{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 14 17:52:35 2018 " "Info: Processing started: Sun Oct 14 17:52:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pciusbtest_90sp1 -c pciusbtest_90sp1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pciusbtest_90sp1 -c pciusbtest_90sp1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "COM_controller_16C550:b2v_inst9\|baudclk_RX " "Info: Detected ripple clock \"COM_controller_16C550:b2v_inst9\|baudclk_RX\" as buffer" {  } { { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 129 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "COM_controller_16C550:b2v_inst9\|baudclk_RX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COM_controller_16C550:b2v_inst9\|com_state.COMF_IIR_READ " "Info: Detected ripple clock \"COM_controller_16C550:b2v_inst9\|com_state.COMF_IIR_READ\" as buffer" {  } { { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 95 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "COM_controller_16C550:b2v_inst9\|com_state.COMF_IIR_READ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COM_controller_16C550:b2v_inst9\|FIFO_TX_COM1_empty " "Info: Detected ripple clock \"COM_controller_16C550:b2v_inst9\|FIFO_TX_COM1_empty\" as buffer" {  } { { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 115 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "COM_controller_16C550:b2v_inst9\|FIFO_TX_COM1_empty" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COM_controller_16C550:b2v_inst9\|IER_COM1\[1\] " "Info: Detected ripple clock \"COM_controller_16C550:b2v_inst9\|IER_COM1\[1\]\" as buffer" {  } { { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 925 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "COM_controller_16C550:b2v_inst9\|IER_COM1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COM_controller_16C550:b2v_inst9\|baudclk_TX " "Info: Detected ripple clock \"COM_controller_16C550:b2v_inst9\|baudclk_TX\" as buffer" {  } { { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 128 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "COM_controller_16C550:b2v_inst9\|baudclk_TX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[11\] register COM_controller_16C550:b2v_inst9\|com_state.COMF_IDLE -997 ps " "Info: Slack time is -997 ps for clock \"clk\" between source register \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[11\]\" and destination register \"COM_controller_16C550:b2v_inst9\|com_state.COMF_IDLE\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "31.95 MHz 31.3 ns " "Info: Fmax is 31.95 MHz (period= 31.3 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "28.803 ns + Largest register register " "Info: + Largest register to register requirement is 28.803 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "30.303 ns + " "Info: + Setup relationship between source and destination is 30.303 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 30.303 ns " "Info: + Latch edge is 30.303 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 30.303 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 30.303 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 30.303 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 30.303 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.800 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns clk 1 CLK PIN_211 390 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 390; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/Block1.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns COM_controller_16C550:b2v_inst9\|com_state.COMF_IDLE 2 REG LC5_M11 14 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC5_M11; Fanout = 14; REG Node = 'COM_controller_16C550:b2v_inst9\|com_state.COMF_IDLE'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { clk COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~out {} COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.800 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns clk 1 CLK PIN_211 390 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 390; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/Block1.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[11\] 2 REG LC6_M16 3 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC6_M16; Fanout = 3; REG Node = 'PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[11\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { clk PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[11] } "NODE_NAME" } } { "pci_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/pci_controller.v" 715 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[11] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~out {} PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[11] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~out {} COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[11] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~out {} PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[11] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.800 ns - " "Info: - Micro clock to output delay of source is 0.800 ns" {  } { { "pci_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/pci_controller.v" 715 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns - " "Info: - Micro setup delay of destination is 0.700 ns" {  } { { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 95 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~out {} COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[11] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~out {} PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[11] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.800 ns - Longest register register " "Info: - Longest register to register delay is 29.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[11\] 1 REG LC6_M16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_M16; Fanout = 3; REG Node = 'PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[11\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[11] } "NODE_NAME" } } { "pci_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/pci_controller.v" 715 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.000 ns) 5.300 ns PCI_target_controller:b2v_inst4\|LessThan8~1 2 COMB LC2_M39 1 " "Info: 2: + IC(3.300 ns) + CELL(2.000 ns) = 5.300 ns; Loc. = LC2_M39; Fanout = 1; COMB Node = 'PCI_target_controller:b2v_inst4\|LessThan8~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[11] PCI_target_controller:b2v_inst4|LessThan8~1 } "NODE_NAME" } } { "pci_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/pci_controller.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 7.500 ns PCI_target_controller:b2v_inst4\|LessThan8~3 3 COMB LC1_M39 1 " "Info: 3: + IC(0.200 ns) + CELL(2.000 ns) = 7.500 ns; Loc. = LC1_M39; Fanout = 1; COMB Node = 'PCI_target_controller:b2v_inst4\|LessThan8~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { PCI_target_controller:b2v_inst4|LessThan8~1 PCI_target_controller:b2v_inst4|LessThan8~3 } "NODE_NAME" } } { "pci_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/pci_controller.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(2.000 ns) 12.900 ns COM_controller_16C550:b2v_inst9\|always8~5 4 COMB LC1_M15 8 " "Info: 4: + IC(3.400 ns) + CELL(2.000 ns) = 12.900 ns; Loc. = LC1_M15; Fanout = 8; COMB Node = 'COM_controller_16C550:b2v_inst9\|always8~5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { PCI_target_controller:b2v_inst4|LessThan8~3 COM_controller_16C550:b2v_inst9|always8~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.000 ns) 16.700 ns COM_controller_16C550:b2v_inst9\|Equal5~0 5 COMB LC8_M12 2 " "Info: 5: + IC(1.800 ns) + CELL(2.000 ns) = 16.700 ns; Loc. = LC8_M12; Fanout = 2; COMB Node = 'COM_controller_16C550:b2v_inst9\|Equal5~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { COM_controller_16C550:b2v_inst9|always8~5 COM_controller_16C550:b2v_inst9|Equal5~0 } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 18.900 ns COM_controller_16C550:b2v_inst9\|Selector49~6 6 COMB LC1_M12 1 " "Info: 6: + IC(0.200 ns) + CELL(2.000 ns) = 18.900 ns; Loc. = LC1_M12; Fanout = 1; COMB Node = 'COM_controller_16C550:b2v_inst9\|Selector49~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { COM_controller_16C550:b2v_inst9|Equal5~0 COM_controller_16C550:b2v_inst9|Selector49~6 } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.000 ns) 23.100 ns COM_controller_16C550:b2v_inst9\|Selector49~7 7 COMB LC1_M25 1 " "Info: 7: + IC(2.200 ns) + CELL(2.000 ns) = 23.100 ns; Loc. = LC1_M25; Fanout = 1; COMB Node = 'COM_controller_16C550:b2v_inst9\|Selector49~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { COM_controller_16C550:b2v_inst9|Selector49~6 COM_controller_16C550:b2v_inst9|Selector49~7 } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.200 ns) 26.400 ns COM_controller_16C550:b2v_inst9\|Selector49~24 8 COMB LC2_M11 1 " "Info: 8: + IC(2.100 ns) + CELL(1.200 ns) = 26.400 ns; Loc. = LC2_M11; Fanout = 1; COMB Node = 'COM_controller_16C550:b2v_inst9\|Selector49~24'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { COM_controller_16C550:b2v_inst9|Selector49~7 COM_controller_16C550:b2v_inst9|Selector49~24 } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 28.400 ns COM_controller_16C550:b2v_inst9\|Selector49~17 9 COMB LC3_M11 1 " "Info: 9: + IC(0.000 ns) + CELL(2.000 ns) = 28.400 ns; Loc. = LC3_M11; Fanout = 1; COMB Node = 'COM_controller_16C550:b2v_inst9\|Selector49~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { COM_controller_16C550:b2v_inst9|Selector49~24 COM_controller_16C550:b2v_inst9|Selector49~17 } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.200 ns) 29.800 ns COM_controller_16C550:b2v_inst9\|com_state.COMF_IDLE 10 REG LC5_M11 14 " "Info: 10: + IC(0.200 ns) + CELL(1.200 ns) = 29.800 ns; Loc. = LC5_M11; Fanout = 14; REG Node = 'COM_controller_16C550:b2v_inst9\|com_state.COMF_IDLE'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { COM_controller_16C550:b2v_inst9|Selector49~17 COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.400 ns ( 55.03 % ) " "Info: Total cell delay = 16.400 ns ( 55.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.400 ns ( 44.97 % ) " "Info: Total interconnect delay = 13.400 ns ( 44.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "29.800 ns" { PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[11] PCI_target_controller:b2v_inst4|LessThan8~1 PCI_target_controller:b2v_inst4|LessThan8~3 COM_controller_16C550:b2v_inst9|always8~5 COM_controller_16C550:b2v_inst9|Equal5~0 COM_controller_16C550:b2v_inst9|Selector49~6 COM_controller_16C550:b2v_inst9|Selector49~7 COM_controller_16C550:b2v_inst9|Selector49~24 COM_controller_16C550:b2v_inst9|Selector49~17 COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "29.800 ns" { PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[11] {} PCI_target_controller:b2v_inst4|LessThan8~1 {} PCI_target_controller:b2v_inst4|LessThan8~3 {} COM_controller_16C550:b2v_inst9|always8~5 {} COM_controller_16C550:b2v_inst9|Equal5~0 {} COM_controller_16C550:b2v_inst9|Selector49~6 {} COM_controller_16C550:b2v_inst9|Selector49~7 {} COM_controller_16C550:b2v_inst9|Selector49~24 {} COM_controller_16C550:b2v_inst9|Selector49~17 {} COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE {} } { 0.000ns 3.300ns 0.200ns 3.400ns 1.800ns 0.200ns 2.200ns 2.100ns 0.000ns 0.200ns } { 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 1.200ns 2.000ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~out {} COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[11] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~out {} PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[11] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "29.800 ns" { PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[11] PCI_target_controller:b2v_inst4|LessThan8~1 PCI_target_controller:b2v_inst4|LessThan8~3 COM_controller_16C550:b2v_inst9|always8~5 COM_controller_16C550:b2v_inst9|Equal5~0 COM_controller_16C550:b2v_inst9|Selector49~6 COM_controller_16C550:b2v_inst9|Selector49~7 COM_controller_16C550:b2v_inst9|Selector49~24 COM_controller_16C550:b2v_inst9|Selector49~17 COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "29.800 ns" { PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[11] {} PCI_target_controller:b2v_inst4|LessThan8~1 {} PCI_target_controller:b2v_inst4|LessThan8~3 {} COM_controller_16C550:b2v_inst9|always8~5 {} COM_controller_16C550:b2v_inst9|Equal5~0 {} COM_controller_16C550:b2v_inst9|Selector49~6 {} COM_controller_16C550:b2v_inst9|Selector49~7 {} COM_controller_16C550:b2v_inst9|Selector49~24 {} COM_controller_16C550:b2v_inst9|Selector49~17 {} COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE {} } { 0.000ns 3.300ns 0.200ns 3.400ns 1.800ns 0.200ns 2.200ns 2.100ns 0.000ns 0.200ns } { 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 1.200ns 2.000ns 1.200ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'clk' 4 " "Warning: Can't achieve timing requirement Clock Setup: 'clk' along 4 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "baudclk_221184kHz register COM_controller_16C550:b2v_inst9\|TSR_COM1\[4\] register COM_controller_16C550:b2v_inst9\|TSR_COM1\[6\] -5.884 ns " "Info: Slack time is -5.884 ns for clock \"baudclk_221184kHz\" between source register \"COM_controller_16C550:b2v_inst9\|TSR_COM1\[4\]\" and destination register \"COM_controller_16C550:b2v_inst9\|TSR_COM1\[6\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "61.35 MHz 16.3 ns " "Info: Fmax is 61.35 MHz (period= 16.3 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "8.916 ns + Largest register register " "Info: + Largest register to register requirement is 8.916 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.416 ns + " "Info: + Setup relationship between source and destination is 10.416 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.416 ns " "Info: + Latch edge is 10.416 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination baudclk_221184kHz 10.416 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"baudclk_221184kHz\" is 10.416 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source baudclk_221184kHz 10.416 ns 0.000 ns  50 " "Info: Clock period of Source clock \"baudclk_221184kHz\" is 10.416 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "baudclk_221184kHz destination 7.800 ns + Shortest register " "Info: + Shortest clock path from clock \"baudclk_221184kHz\" to destination register is 7.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns baudclk_221184kHz 1 CLK PIN_91 46 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_91; Fanout = 46; CLK Node = 'baudclk_221184kHz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { baudclk_221184kHz } "NODE_NAME" } } { "Block1.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/Block1.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.800 ns) 3.600 ns COM_controller_16C550:b2v_inst9\|baudclk_TX 2 REG LC2_K40 19 " "Info: 2: + IC(1.200 ns) + CELL(0.800 ns) = 3.600 ns; Loc. = LC2_K40; Fanout = 19; REG Node = 'COM_controller_16C550:b2v_inst9\|baudclk_TX'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|baudclk_TX } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(0.000 ns) 7.800 ns COM_controller_16C550:b2v_inst9\|TSR_COM1\[6\] 3 REG LC5_V29 2 " "Info: 3: + IC(4.200 ns) + CELL(0.000 ns) = 7.800 ns; Loc. = LC5_V29; Fanout = 2; REG Node = 'COM_controller_16C550:b2v_inst9\|TSR_COM1\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { COM_controller_16C550:b2v_inst9|baudclk_TX COM_controller_16C550:b2v_inst9|TSR_COM1[6] } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 661 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.400 ns ( 30.77 % ) " "Info: Total cell delay = 2.400 ns ( 30.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.400 ns ( 69.23 % ) " "Info: Total interconnect delay = 5.400 ns ( 69.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|baudclk_TX COM_controller_16C550:b2v_inst9|TSR_COM1[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { baudclk_221184kHz {} baudclk_221184kHz~out {} COM_controller_16C550:b2v_inst9|baudclk_TX {} COM_controller_16C550:b2v_inst9|TSR_COM1[6] {} } { 0.000ns 0.000ns 1.200ns 4.200ns } { 0.000ns 1.600ns 0.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "baudclk_221184kHz source 7.800 ns - Longest register " "Info: - Longest clock path from clock \"baudclk_221184kHz\" to source register is 7.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns baudclk_221184kHz 1 CLK PIN_91 46 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_91; Fanout = 46; CLK Node = 'baudclk_221184kHz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { baudclk_221184kHz } "NODE_NAME" } } { "Block1.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/Block1.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.800 ns) 3.600 ns COM_controller_16C550:b2v_inst9\|baudclk_TX 2 REG LC2_K40 19 " "Info: 2: + IC(1.200 ns) + CELL(0.800 ns) = 3.600 ns; Loc. = LC2_K40; Fanout = 19; REG Node = 'COM_controller_16C550:b2v_inst9\|baudclk_TX'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|baudclk_TX } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(0.000 ns) 7.800 ns COM_controller_16C550:b2v_inst9\|TSR_COM1\[4\] 3 REG LC7_V29 2 " "Info: 3: + IC(4.200 ns) + CELL(0.000 ns) = 7.800 ns; Loc. = LC7_V29; Fanout = 2; REG Node = 'COM_controller_16C550:b2v_inst9\|TSR_COM1\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { COM_controller_16C550:b2v_inst9|baudclk_TX COM_controller_16C550:b2v_inst9|TSR_COM1[4] } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 661 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.400 ns ( 30.77 % ) " "Info: Total cell delay = 2.400 ns ( 30.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.400 ns ( 69.23 % ) " "Info: Total interconnect delay = 5.400 ns ( 69.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|baudclk_TX COM_controller_16C550:b2v_inst9|TSR_COM1[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { baudclk_221184kHz {} baudclk_221184kHz~out {} COM_controller_16C550:b2v_inst9|baudclk_TX {} COM_controller_16C550:b2v_inst9|TSR_COM1[4] {} } { 0.000ns 0.000ns 1.200ns 4.200ns } { 0.000ns 1.600ns 0.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|baudclk_TX COM_controller_16C550:b2v_inst9|TSR_COM1[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { baudclk_221184kHz {} baudclk_221184kHz~out {} COM_controller_16C550:b2v_inst9|baudclk_TX {} COM_controller_16C550:b2v_inst9|TSR_COM1[6] {} } { 0.000ns 0.000ns 1.200ns 4.200ns } { 0.000ns 1.600ns 0.800ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|baudclk_TX COM_controller_16C550:b2v_inst9|TSR_COM1[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { baudclk_221184kHz {} baudclk_221184kHz~out {} COM_controller_16C550:b2v_inst9|baudclk_TX {} COM_controller_16C550:b2v_inst9|TSR_COM1[4] {} } { 0.000ns 0.000ns 1.200ns 4.200ns } { 0.000ns 1.600ns 0.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.800 ns - " "Info: - Micro clock to output delay of source is 0.800 ns" {  } { { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 661 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns - " "Info: - Micro setup delay of destination is 0.700 ns" {  } { { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 661 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|baudclk_TX COM_controller_16C550:b2v_inst9|TSR_COM1[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { baudclk_221184kHz {} baudclk_221184kHz~out {} COM_controller_16C550:b2v_inst9|baudclk_TX {} COM_controller_16C550:b2v_inst9|TSR_COM1[6] {} } { 0.000ns 0.000ns 1.200ns 4.200ns } { 0.000ns 1.600ns 0.800ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|baudclk_TX COM_controller_16C550:b2v_inst9|TSR_COM1[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { baudclk_221184kHz {} baudclk_221184kHz~out {} COM_controller_16C550:b2v_inst9|baudclk_TX {} COM_controller_16C550:b2v_inst9|TSR_COM1[4] {} } { 0.000ns 0.000ns 1.200ns 4.200ns } { 0.000ns 1.600ns 0.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.800 ns - Longest register register " "Info: - Longest register to register delay is 14.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COM_controller_16C550:b2v_inst9\|TSR_COM1\[4\] 1 REG LC7_V29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_V29; Fanout = 2; REG Node = 'COM_controller_16C550:b2v_inst9\|TSR_COM1\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM_controller_16C550:b2v_inst9|TSR_COM1[4] } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 661 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 2.200 ns COM_controller_16C550:b2v_inst9\|Equal14~4 2 COMB LC1_V29 1 " "Info: 2: + IC(0.200 ns) + CELL(2.000 ns) = 2.200 ns; Loc. = LC1_V29; Fanout = 1; COMB Node = 'COM_controller_16C550:b2v_inst9\|Equal14~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { COM_controller_16C550:b2v_inst9|TSR_COM1[4] COM_controller_16C550:b2v_inst9|Equal14~4 } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.200 ns) 5.000 ns COM_controller_16C550:b2v_inst9\|Equal14~11 3 COMB LC4_V31 1 " "Info: 3: + IC(1.600 ns) + CELL(1.200 ns) = 5.000 ns; Loc. = LC4_V31; Fanout = 1; COMB Node = 'COM_controller_16C550:b2v_inst9\|Equal14~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { COM_controller_16C550:b2v_inst9|Equal14~4 COM_controller_16C550:b2v_inst9|Equal14~11 } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 7.000 ns COM_controller_16C550:b2v_inst9\|Equal14~7 4 COMB LC5_V31 4 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 7.000 ns; Loc. = LC5_V31; Fanout = 4; COMB Node = 'COM_controller_16C550:b2v_inst9\|Equal14~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { COM_controller_16C550:b2v_inst9|Equal14~11 COM_controller_16C550:b2v_inst9|Equal14~7 } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.000 ns) 11.200 ns COM_controller_16C550:b2v_inst9\|always24~1 5 COMB LC2_V29 19 " "Info: 5: + IC(2.200 ns) + CELL(2.000 ns) = 11.200 ns; Loc. = LC2_V29; Fanout = 19; COMB Node = 'COM_controller_16C550:b2v_inst9\|always24~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { COM_controller_16C550:b2v_inst9|Equal14~7 COM_controller_16C550:b2v_inst9|always24~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 13.400 ns COM_controller_16C550:b2v_inst9\|TSR_COM1~17 6 COMB LC8_V29 1 " "Info: 6: + IC(0.200 ns) + CELL(2.000 ns) = 13.400 ns; Loc. = LC8_V29; Fanout = 1; COMB Node = 'COM_controller_16C550:b2v_inst9\|TSR_COM1~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { COM_controller_16C550:b2v_inst9|always24~1 COM_controller_16C550:b2v_inst9|TSR_COM1~17 } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.200 ns) 14.800 ns COM_controller_16C550:b2v_inst9\|TSR_COM1\[6\] 7 REG LC5_V29 2 " "Info: 7: + IC(0.200 ns) + CELL(1.200 ns) = 14.800 ns; Loc. = LC5_V29; Fanout = 2; REG Node = 'COM_controller_16C550:b2v_inst9\|TSR_COM1\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { COM_controller_16C550:b2v_inst9|TSR_COM1~17 COM_controller_16C550:b2v_inst9|TSR_COM1[6] } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 661 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.400 ns ( 70.27 % ) " "Info: Total cell delay = 10.400 ns ( 70.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 29.73 % ) " "Info: Total interconnect delay = 4.400 ns ( 29.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.800 ns" { COM_controller_16C550:b2v_inst9|TSR_COM1[4] COM_controller_16C550:b2v_inst9|Equal14~4 COM_controller_16C550:b2v_inst9|Equal14~11 COM_controller_16C550:b2v_inst9|Equal14~7 COM_controller_16C550:b2v_inst9|always24~1 COM_controller_16C550:b2v_inst9|TSR_COM1~17 COM_controller_16C550:b2v_inst9|TSR_COM1[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.800 ns" { COM_controller_16C550:b2v_inst9|TSR_COM1[4] {} COM_controller_16C550:b2v_inst9|Equal14~4 {} COM_controller_16C550:b2v_inst9|Equal14~11 {} COM_controller_16C550:b2v_inst9|Equal14~7 {} COM_controller_16C550:b2v_inst9|always24~1 {} COM_controller_16C550:b2v_inst9|TSR_COM1~17 {} COM_controller_16C550:b2v_inst9|TSR_COM1[6] {} } { 0.000ns 0.200ns 1.600ns 0.000ns 2.200ns 0.200ns 0.200ns } { 0.000ns 2.000ns 1.200ns 2.000ns 2.000ns 2.000ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|baudclk_TX COM_controller_16C550:b2v_inst9|TSR_COM1[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { baudclk_221184kHz {} baudclk_221184kHz~out {} COM_controller_16C550:b2v_inst9|baudclk_TX {} COM_controller_16C550:b2v_inst9|TSR_COM1[6] {} } { 0.000ns 0.000ns 1.200ns 4.200ns } { 0.000ns 1.600ns 0.800ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|baudclk_TX COM_controller_16C550:b2v_inst9|TSR_COM1[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { baudclk_221184kHz {} baudclk_221184kHz~out {} COM_controller_16C550:b2v_inst9|baudclk_TX {} COM_controller_16C550:b2v_inst9|TSR_COM1[4] {} } { 0.000ns 0.000ns 1.200ns 4.200ns } { 0.000ns 1.600ns 0.800ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.800 ns" { COM_controller_16C550:b2v_inst9|TSR_COM1[4] COM_controller_16C550:b2v_inst9|Equal14~4 COM_controller_16C550:b2v_inst9|Equal14~11 COM_controller_16C550:b2v_inst9|Equal14~7 COM_controller_16C550:b2v_inst9|always24~1 COM_controller_16C550:b2v_inst9|TSR_COM1~17 COM_controller_16C550:b2v_inst9|TSR_COM1[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.800 ns" { COM_controller_16C550:b2v_inst9|TSR_COM1[4] {} COM_controller_16C550:b2v_inst9|Equal14~4 {} COM_controller_16C550:b2v_inst9|Equal14~11 {} COM_controller_16C550:b2v_inst9|Equal14~7 {} COM_controller_16C550:b2v_inst9|always24~1 {} COM_controller_16C550:b2v_inst9|TSR_COM1~17 {} COM_controller_16C550:b2v_inst9|TSR_COM1[6] {} } { 0.000ns 0.200ns 1.600ns 0.000ns 2.200ns 0.200ns 0.200ns } { 0.000ns 2.000ns 1.200ns 2.000ns 2.000ns 2.000ns 1.200ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'baudclk_221184kHz' 838 " "Warning: Can't achieve timing requirement Clock Setup: 'baudclk_221184kHz' along 838 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register PCI_target_controller:b2v_inst4\|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 register PCI_target_controller:b2v_inst4\|INTERUPT_PIN_LINE_DEVICE1\[1\] 100 ps " "Info: Minimum slack time is 100 ps for clock \"clk\" between source register \"PCI_target_controller:b2v_inst4\|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1\" and destination register \"PCI_target_controller:b2v_inst4\|INTERUPT_PIN_LINE_DEVICE1\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.800 ns + Shortest register register " "Info: + Shortest register to register delay is 0.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PCI_target_controller:b2v_inst4\|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 1 REG LC1_M20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_M20; Fanout = 11; REG Node = 'PCI_target_controller:b2v_inst4\|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCI_target_controller:b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 } "NODE_NAME" } } { "pci_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/pci_controller.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.600 ns) 0.800 ns PCI_target_controller:b2v_inst4\|INTERUPT_PIN_LINE_DEVICE1\[1\] 2 REG LC7_M20 1 " "Info: 2: + IC(0.200 ns) + CELL(0.600 ns) = 0.800 ns; Loc. = LC7_M20; Fanout = 1; REG Node = 'PCI_target_controller:b2v_inst4\|INTERUPT_PIN_LINE_DEVICE1\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { PCI_target_controller:b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1] } "NODE_NAME" } } { "pci_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/pci_controller.v" 715 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.600 ns ( 75.00 % ) " "Info: Total cell delay = 0.600 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 25.00 % ) " "Info: Total interconnect delay = 0.200 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { PCI_target_controller:b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.800 ns" { PCI_target_controller:b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 {} PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1] {} } { 0.000ns 0.200ns } { 0.000ns 0.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.700 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.700 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 30.303 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 30.303 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 30.303 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 30.303 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.800 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns clk 1 CLK PIN_211 390 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 390; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/Block1.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns PCI_target_controller:b2v_inst4\|INTERUPT_PIN_LINE_DEVICE1\[1\] 2 REG LC7_M20 1 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC7_M20; Fanout = 1; REG Node = 'PCI_target_controller:b2v_inst4\|INTERUPT_PIN_LINE_DEVICE1\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { clk PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1] } "NODE_NAME" } } { "pci_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/pci_controller.v" 715 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~out {} PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.800 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns clk 1 CLK PIN_211 390 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 390; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/Block1.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns PCI_target_controller:b2v_inst4\|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 2 REG LC1_M20 11 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC1_M20; Fanout = 11; REG Node = 'PCI_target_controller:b2v_inst4\|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { clk PCI_target_controller:b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 } "NODE_NAME" } } { "pci_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/pci_controller.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk PCI_target_controller:b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~out {} PCI_target_controller:b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~out {} PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk PCI_target_controller:b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~out {} PCI_target_controller:b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.800 ns - " "Info: - Micro clock to output delay of source is 0.800 ns" {  } { { "pci_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/pci_controller.v" 291 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.500 ns + " "Info: + Micro hold delay of destination is 1.500 ns" {  } { { "pci_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/pci_controller.v" 715 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~out {} PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk PCI_target_controller:b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~out {} PCI_target_controller:b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { PCI_target_controller:b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.800 ns" { PCI_target_controller:b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 {} PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1] {} } { 0.000ns 0.200ns } { 0.000ns 0.600ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~out {} PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk PCI_target_controller:b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~out {} PCI_target_controller:b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "baudclk_221184kHz register COM_controller_16C550:b2v_inst9\|RX_input\[0\] register COM_controller_16C550:b2v_inst9\|RSR_COM1\[10\] -5.1 ns " "Info: Minimum slack time is -5.1 ns for clock \"baudclk_221184kHz\" between source register \"COM_controller_16C550:b2v_inst9\|RX_input\[0\]\" and destination register \"COM_controller_16C550:b2v_inst9\|RSR_COM1\[10\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.500 ns + Shortest register register " "Info: + Shortest register to register delay is 3.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COM_controller_16C550:b2v_inst9\|RX_input\[0\] 1 REG LC5_K36 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_K36; Fanout = 25; REG Node = 'COM_controller_16C550:b2v_inst9\|RX_input\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM_controller_16C550:b2v_inst9|RX_input[0] } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.200 ns) 3.500 ns COM_controller_16C550:b2v_inst9\|RSR_COM1\[10\] 2 REG LC5_I34 2 " "Info: 2: + IC(2.300 ns) + CELL(1.200 ns) = 3.500 ns; Loc. = LC5_I34; Fanout = 2; REG Node = 'COM_controller_16C550:b2v_inst9\|RSR_COM1\[10\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { COM_controller_16C550:b2v_inst9|RX_input[0] COM_controller_16C550:b2v_inst9|RSR_COM1[10] } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 483 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.200 ns ( 34.29 % ) " "Info: Total cell delay = 1.200 ns ( 34.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 65.71 % ) " "Info: Total interconnect delay = 2.300 ns ( 65.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { COM_controller_16C550:b2v_inst9|RX_input[0] COM_controller_16C550:b2v_inst9|RSR_COM1[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { COM_controller_16C550:b2v_inst9|RX_input[0] {} COM_controller_16C550:b2v_inst9|RSR_COM1[10] {} } { 0.000ns 2.300ns } { 0.000ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "8.600 ns - Smallest register register " "Info: - Smallest register to register requirement is 8.600 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination baudclk_221184kHz 10.416 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"baudclk_221184kHz\" is 10.416 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source baudclk_221184kHz 10.416 ns 0.000 ns  50 " "Info: Clock period of Source clock \"baudclk_221184kHz\" is 10.416 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.900 ns + Smallest " "Info: + Smallest clock skew is 7.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "baudclk_221184kHz destination 10.700 ns + Longest register " "Info: + Longest clock path from clock \"baudclk_221184kHz\" to destination register is 10.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns baudclk_221184kHz 1 CLK PIN_91 46 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_91; Fanout = 46; CLK Node = 'baudclk_221184kHz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { baudclk_221184kHz } "NODE_NAME" } } { "Block1.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/Block1.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.800 ns) 3.600 ns COM_controller_16C550:b2v_inst9\|baudclk_RX 2 REG LC1_K42 162 " "Info: 2: + IC(1.200 ns) + CELL(0.800 ns) = 3.600 ns; Loc. = LC1_K42; Fanout = 162; REG Node = 'COM_controller_16C550:b2v_inst9\|baudclk_RX'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|baudclk_RX } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.100 ns) + CELL(0.000 ns) 10.700 ns COM_controller_16C550:b2v_inst9\|RSR_COM1\[10\] 3 REG LC5_I34 2 " "Info: 3: + IC(7.100 ns) + CELL(0.000 ns) = 10.700 ns; Loc. = LC5_I34; Fanout = 2; REG Node = 'COM_controller_16C550:b2v_inst9\|RSR_COM1\[10\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { COM_controller_16C550:b2v_inst9|baudclk_RX COM_controller_16C550:b2v_inst9|RSR_COM1[10] } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 483 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.400 ns ( 22.43 % ) " "Info: Total cell delay = 2.400 ns ( 22.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 77.57 % ) " "Info: Total interconnect delay = 8.300 ns ( 77.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|baudclk_RX COM_controller_16C550:b2v_inst9|RSR_COM1[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { baudclk_221184kHz {} baudclk_221184kHz~out {} COM_controller_16C550:b2v_inst9|baudclk_RX {} COM_controller_16C550:b2v_inst9|RSR_COM1[10] {} } { 0.000ns 0.000ns 1.200ns 7.100ns } { 0.000ns 1.600ns 0.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "baudclk_221184kHz source 2.800 ns - Shortest register " "Info: - Shortest clock path from clock \"baudclk_221184kHz\" to source register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns baudclk_221184kHz 1 CLK PIN_91 46 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_91; Fanout = 46; CLK Node = 'baudclk_221184kHz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { baudclk_221184kHz } "NODE_NAME" } } { "Block1.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/Block1.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns COM_controller_16C550:b2v_inst9\|RX_input\[0\] 2 REG LC5_K36 25 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC5_K36; Fanout = 25; REG Node = 'COM_controller_16C550:b2v_inst9\|RX_input\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|RX_input[0] } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|RX_input[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { baudclk_221184kHz {} baudclk_221184kHz~out {} COM_controller_16C550:b2v_inst9|RX_input[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|baudclk_RX COM_controller_16C550:b2v_inst9|RSR_COM1[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { baudclk_221184kHz {} baudclk_221184kHz~out {} COM_controller_16C550:b2v_inst9|baudclk_RX {} COM_controller_16C550:b2v_inst9|RSR_COM1[10] {} } { 0.000ns 0.000ns 1.200ns 7.100ns } { 0.000ns 1.600ns 0.800ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|RX_input[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { baudclk_221184kHz {} baudclk_221184kHz~out {} COM_controller_16C550:b2v_inst9|RX_input[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.800 ns - " "Info: - Micro clock to output delay of source is 0.800 ns" {  } { { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 216 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.500 ns + " "Info: + Micro hold delay of destination is 1.500 ns" {  } { { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 483 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|baudclk_RX COM_controller_16C550:b2v_inst9|RSR_COM1[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { baudclk_221184kHz {} baudclk_221184kHz~out {} COM_controller_16C550:b2v_inst9|baudclk_RX {} COM_controller_16C550:b2v_inst9|RSR_COM1[10] {} } { 0.000ns 0.000ns 1.200ns 7.100ns } { 0.000ns 1.600ns 0.800ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|RX_input[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { baudclk_221184kHz {} baudclk_221184kHz~out {} COM_controller_16C550:b2v_inst9|RX_input[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { COM_controller_16C550:b2v_inst9|RX_input[0] COM_controller_16C550:b2v_inst9|RSR_COM1[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { COM_controller_16C550:b2v_inst9|RX_input[0] {} COM_controller_16C550:b2v_inst9|RSR_COM1[10] {} } { 0.000ns 2.300ns } { 0.000ns 1.200ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|baudclk_RX COM_controller_16C550:b2v_inst9|RSR_COM1[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { baudclk_221184kHz {} baudclk_221184kHz~out {} COM_controller_16C550:b2v_inst9|baudclk_RX {} COM_controller_16C550:b2v_inst9|RSR_COM1[10] {} } { 0.000ns 0.000ns 1.200ns 7.100ns } { 0.000ns 1.600ns 0.800ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|RX_input[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { baudclk_221184kHz {} baudclk_221184kHz~out {} COM_controller_16C550:b2v_inst9|RX_input[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "baudclk_221184kHz 12 " "Warning: Can't achieve minimum setup and hold requirement baudclk_221184kHz along 12 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "COM_controller_16C550:b2v_inst9\|com_state.COMF_IDLE irdy clk 36.600 ns register " "Info: tsu for register \"COM_controller_16C550:b2v_inst9\|com_state.COMF_IDLE\" (data pin = \"irdy\", clock pin = \"clk\") is 36.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "38.700 ns + Longest pin register " "Info: + Longest pin to register delay is 38.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.400 ns) 2.400 ns irdy 1 PIN PIN_21 77 " "Info: 1: + IC(0.000 ns) + CELL(2.400 ns) = 2.400 ns; Loc. = PIN_21; Fanout = 77; PIN Node = 'irdy'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { irdy } "NODE_NAME" } } { "Block1.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/Block1.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.200 ns) + CELL(2.000 ns) 14.600 ns COM_controller_16C550:b2v_inst9\|always8~16 2 COMB LC7_M29 1 " "Info: 2: + IC(10.200 ns) + CELL(2.000 ns) = 14.600 ns; Loc. = LC7_M29; Fanout = 1; COMB Node = 'COM_controller_16C550:b2v_inst9\|always8~16'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { irdy COM_controller_16C550:b2v_inst9|always8~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.000 ns) 19.600 ns COM_controller_16C550:b2v_inst9\|always8~4 3 COMB LC2_M15 1 " "Info: 3: + IC(3.000 ns) + CELL(2.000 ns) = 19.600 ns; Loc. = LC2_M15; Fanout = 1; COMB Node = 'COM_controller_16C550:b2v_inst9\|always8~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { COM_controller_16C550:b2v_inst9|always8~16 COM_controller_16C550:b2v_inst9|always8~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 21.800 ns COM_controller_16C550:b2v_inst9\|always8~5 4 COMB LC1_M15 8 " "Info: 4: + IC(0.200 ns) + CELL(2.000 ns) = 21.800 ns; Loc. = LC1_M15; Fanout = 8; COMB Node = 'COM_controller_16C550:b2v_inst9\|always8~5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { COM_controller_16C550:b2v_inst9|always8~4 COM_controller_16C550:b2v_inst9|always8~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.000 ns) 25.600 ns COM_controller_16C550:b2v_inst9\|Equal5~0 5 COMB LC8_M12 2 " "Info: 5: + IC(1.800 ns) + CELL(2.000 ns) = 25.600 ns; Loc. = LC8_M12; Fanout = 2; COMB Node = 'COM_controller_16C550:b2v_inst9\|Equal5~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { COM_controller_16C550:b2v_inst9|always8~5 COM_controller_16C550:b2v_inst9|Equal5~0 } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 27.800 ns COM_controller_16C550:b2v_inst9\|Selector49~6 6 COMB LC1_M12 1 " "Info: 6: + IC(0.200 ns) + CELL(2.000 ns) = 27.800 ns; Loc. = LC1_M12; Fanout = 1; COMB Node = 'COM_controller_16C550:b2v_inst9\|Selector49~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { COM_controller_16C550:b2v_inst9|Equal5~0 COM_controller_16C550:b2v_inst9|Selector49~6 } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.000 ns) 32.000 ns COM_controller_16C550:b2v_inst9\|Selector49~7 7 COMB LC1_M25 1 " "Info: 7: + IC(2.200 ns) + CELL(2.000 ns) = 32.000 ns; Loc. = LC1_M25; Fanout = 1; COMB Node = 'COM_controller_16C550:b2v_inst9\|Selector49~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { COM_controller_16C550:b2v_inst9|Selector49~6 COM_controller_16C550:b2v_inst9|Selector49~7 } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.200 ns) 35.300 ns COM_controller_16C550:b2v_inst9\|Selector49~24 8 COMB LC2_M11 1 " "Info: 8: + IC(2.100 ns) + CELL(1.200 ns) = 35.300 ns; Loc. = LC2_M11; Fanout = 1; COMB Node = 'COM_controller_16C550:b2v_inst9\|Selector49~24'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { COM_controller_16C550:b2v_inst9|Selector49~7 COM_controller_16C550:b2v_inst9|Selector49~24 } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 37.300 ns COM_controller_16C550:b2v_inst9\|Selector49~17 9 COMB LC3_M11 1 " "Info: 9: + IC(0.000 ns) + CELL(2.000 ns) = 37.300 ns; Loc. = LC3_M11; Fanout = 1; COMB Node = 'COM_controller_16C550:b2v_inst9\|Selector49~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { COM_controller_16C550:b2v_inst9|Selector49~24 COM_controller_16C550:b2v_inst9|Selector49~17 } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.200 ns) 38.700 ns COM_controller_16C550:b2v_inst9\|com_state.COMF_IDLE 10 REG LC5_M11 14 " "Info: 10: + IC(0.200 ns) + CELL(1.200 ns) = 38.700 ns; Loc. = LC5_M11; Fanout = 14; REG Node = 'COM_controller_16C550:b2v_inst9\|com_state.COMF_IDLE'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { COM_controller_16C550:b2v_inst9|Selector49~17 COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.800 ns ( 48.58 % ) " "Info: Total cell delay = 18.800 ns ( 48.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.900 ns ( 51.42 % ) " "Info: Total interconnect delay = 19.900 ns ( 51.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "38.700 ns" { irdy COM_controller_16C550:b2v_inst9|always8~16 COM_controller_16C550:b2v_inst9|always8~4 COM_controller_16C550:b2v_inst9|always8~5 COM_controller_16C550:b2v_inst9|Equal5~0 COM_controller_16C550:b2v_inst9|Selector49~6 COM_controller_16C550:b2v_inst9|Selector49~7 COM_controller_16C550:b2v_inst9|Selector49~24 COM_controller_16C550:b2v_inst9|Selector49~17 COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "38.700 ns" { irdy {} irdy~out {} COM_controller_16C550:b2v_inst9|always8~16 {} COM_controller_16C550:b2v_inst9|always8~4 {} COM_controller_16C550:b2v_inst9|always8~5 {} COM_controller_16C550:b2v_inst9|Equal5~0 {} COM_controller_16C550:b2v_inst9|Selector49~6 {} COM_controller_16C550:b2v_inst9|Selector49~7 {} COM_controller_16C550:b2v_inst9|Selector49~24 {} COM_controller_16C550:b2v_inst9|Selector49~17 {} COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE {} } { 0.000ns 0.000ns 10.200ns 3.000ns 0.200ns 1.800ns 0.200ns 2.200ns 2.100ns 0.000ns 0.200ns } { 0.000ns 2.400ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 1.200ns 2.000ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 95 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.800 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns clk 1 CLK PIN_211 390 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 390; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/Block1.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns COM_controller_16C550:b2v_inst9\|com_state.COMF_IDLE 2 REG LC5_M11 14 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC5_M11; Fanout = 14; REG Node = 'COM_controller_16C550:b2v_inst9\|com_state.COMF_IDLE'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { clk COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~out {} COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "38.700 ns" { irdy COM_controller_16C550:b2v_inst9|always8~16 COM_controller_16C550:b2v_inst9|always8~4 COM_controller_16C550:b2v_inst9|always8~5 COM_controller_16C550:b2v_inst9|Equal5~0 COM_controller_16C550:b2v_inst9|Selector49~6 COM_controller_16C550:b2v_inst9|Selector49~7 COM_controller_16C550:b2v_inst9|Selector49~24 COM_controller_16C550:b2v_inst9|Selector49~17 COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "38.700 ns" { irdy {} irdy~out {} COM_controller_16C550:b2v_inst9|always8~16 {} COM_controller_16C550:b2v_inst9|always8~4 {} COM_controller_16C550:b2v_inst9|always8~5 {} COM_controller_16C550:b2v_inst9|Equal5~0 {} COM_controller_16C550:b2v_inst9|Selector49~6 {} COM_controller_16C550:b2v_inst9|Selector49~7 {} COM_controller_16C550:b2v_inst9|Selector49~24 {} COM_controller_16C550:b2v_inst9|Selector49~17 {} COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE {} } { 0.000ns 0.000ns 10.200ns 3.000ns 0.200ns 1.800ns 0.200ns 2.200ns 2.100ns 0.000ns 0.200ns } { 0.000ns 2.400ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 1.200ns 2.000ns 1.200ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~out {} COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "baudclk_221184kHz inta COM_controller_16C550:b2v_inst9\|FIFO_RX_COM1_int_trigger_int_flag 36.100 ns register " "Info: tco from clock \"baudclk_221184kHz\" to destination pin \"inta\" through register \"COM_controller_16C550:b2v_inst9\|FIFO_RX_COM1_int_trigger_int_flag\" is 36.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "baudclk_221184kHz source 10.700 ns + Longest register " "Info: + Longest clock path from clock \"baudclk_221184kHz\" to source register is 10.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns baudclk_221184kHz 1 CLK PIN_91 46 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_91; Fanout = 46; CLK Node = 'baudclk_221184kHz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { baudclk_221184kHz } "NODE_NAME" } } { "Block1.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/Block1.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.800 ns) 3.600 ns COM_controller_16C550:b2v_inst9\|baudclk_RX 2 REG LC1_K42 162 " "Info: 2: + IC(1.200 ns) + CELL(0.800 ns) = 3.600 ns; Loc. = LC1_K42; Fanout = 162; REG Node = 'COM_controller_16C550:b2v_inst9\|baudclk_RX'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|baudclk_RX } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.100 ns) + CELL(0.000 ns) 10.700 ns COM_controller_16C550:b2v_inst9\|FIFO_RX_COM1_int_trigger_int_flag 3 REG LC7_V38 2 " "Info: 3: + IC(7.100 ns) + CELL(0.000 ns) = 10.700 ns; Loc. = LC7_V38; Fanout = 2; REG Node = 'COM_controller_16C550:b2v_inst9\|FIFO_RX_COM1_int_trigger_int_flag'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { COM_controller_16C550:b2v_inst9|baudclk_RX COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.400 ns ( 22.43 % ) " "Info: Total cell delay = 2.400 ns ( 22.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 77.57 % ) " "Info: Total interconnect delay = 8.300 ns ( 77.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|baudclk_RX COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { baudclk_221184kHz {} baudclk_221184kHz~out {} COM_controller_16C550:b2v_inst9|baudclk_RX {} COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag {} } { 0.000ns 0.000ns 1.200ns 7.100ns } { 0.000ns 1.600ns 0.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.800 ns + " "Info: + Micro clock to output delay of source is 0.800 ns" {  } { { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 166 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.600 ns + Longest register pin " "Info: + Longest register to pin delay is 24.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COM_controller_16C550:b2v_inst9\|FIFO_RX_COM1_int_trigger_int_flag 1 REG LC7_V38 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_V38; Fanout = 2; REG Node = 'COM_controller_16C550:b2v_inst9\|FIFO_RX_COM1_int_trigger_int_flag'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.000 ns) 6.400 ns COM_controller_16C550:b2v_inst9\|interrupt_condition~9 2 COMB LC3_K48 2 " "Info: 2: + IC(4.400 ns) + CELL(2.000 ns) = 6.400 ns; Loc. = LC3_K48; Fanout = 2; COMB Node = 'COM_controller_16C550:b2v_inst9\|interrupt_condition~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag COM_controller_16C550:b2v_inst9|interrupt_condition~9 } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 8.600 ns COM_controller_16C550:b2v_inst9\|interrupt_condition~10 3 COMB LC1_K48 2 " "Info: 3: + IC(0.200 ns) + CELL(2.000 ns) = 8.600 ns; Loc. = LC1_K48; Fanout = 2; COMB Node = 'COM_controller_16C550:b2v_inst9\|interrupt_condition~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { COM_controller_16C550:b2v_inst9|interrupt_condition~9 COM_controller_16C550:b2v_inst9|interrupt_condition~10 } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.000 ns) 12.700 ns COM_controller_16C550:b2v_inst9\|interrupt_condition~11 4 COMB LC3_K47 2 " "Info: 4: + IC(2.100 ns) + CELL(2.000 ns) = 12.700 ns; Loc. = LC3_K47; Fanout = 2; COMB Node = 'COM_controller_16C550:b2v_inst9\|interrupt_condition~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { COM_controller_16C550:b2v_inst9|interrupt_condition~10 COM_controller_16C550:b2v_inst9|interrupt_condition~11 } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.000 ns) 17.400 ns COM_controller_16C550:b2v_inst9\|interrupt_pin~0 5 COMB LC4_M35 1 " "Info: 5: + IC(2.700 ns) + CELL(2.000 ns) = 17.400 ns; Loc. = LC4_M35; Fanout = 1; COMB Node = 'COM_controller_16C550:b2v_inst9\|interrupt_pin~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { COM_controller_16C550:b2v_inst9|interrupt_condition~11 COM_controller_16C550:b2v_inst9|interrupt_pin~0 } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(4.600 ns) 24.600 ns inta 6 PIN PIN_220 0 " "Info: 6: + IC(2.600 ns) + CELL(4.600 ns) = 24.600 ns; Loc. = PIN_220; Fanout = 0; PIN Node = 'inta'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { COM_controller_16C550:b2v_inst9|interrupt_pin~0 inta } "NODE_NAME" } } { "Block1.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/Block1.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.600 ns ( 51.22 % ) " "Info: Total cell delay = 12.600 ns ( 51.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.000 ns ( 48.78 % ) " "Info: Total interconnect delay = 12.000 ns ( 48.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "24.600 ns" { COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag COM_controller_16C550:b2v_inst9|interrupt_condition~9 COM_controller_16C550:b2v_inst9|interrupt_condition~10 COM_controller_16C550:b2v_inst9|interrupt_condition~11 COM_controller_16C550:b2v_inst9|interrupt_pin~0 inta } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "24.600 ns" { COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag {} COM_controller_16C550:b2v_inst9|interrupt_condition~9 {} COM_controller_16C550:b2v_inst9|interrupt_condition~10 {} COM_controller_16C550:b2v_inst9|interrupt_condition~11 {} COM_controller_16C550:b2v_inst9|interrupt_pin~0 {} inta {} } { 0.000ns 4.400ns 0.200ns 2.100ns 2.700ns 2.600ns } { 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns 4.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|baudclk_RX COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { baudclk_221184kHz {} baudclk_221184kHz~out {} COM_controller_16C550:b2v_inst9|baudclk_RX {} COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag {} } { 0.000ns 0.000ns 1.200ns 7.100ns } { 0.000ns 1.600ns 0.800ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "24.600 ns" { COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag COM_controller_16C550:b2v_inst9|interrupt_condition~9 COM_controller_16C550:b2v_inst9|interrupt_condition~10 COM_controller_16C550:b2v_inst9|interrupt_condition~11 COM_controller_16C550:b2v_inst9|interrupt_pin~0 inta } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "24.600 ns" { COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag {} COM_controller_16C550:b2v_inst9|interrupt_condition~9 {} COM_controller_16C550:b2v_inst9|interrupt_condition~10 {} COM_controller_16C550:b2v_inst9|interrupt_condition~11 {} COM_controller_16C550:b2v_inst9|interrupt_pin~0 {} inta {} } { 0.000ns 4.400ns 0.200ns 2.100ns 2.700ns 2.600ns } { 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns 4.600ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "irdy devsel 20.000 ns Longest " "Info: Longest tpd from source pin \"irdy\" to destination pin \"devsel\" is 20.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.400 ns) 2.400 ns irdy 1 PIN PIN_21 77 " "Info: 1: + IC(0.000 ns) + CELL(2.400 ns) = 2.400 ns; Loc. = PIN_21; Fanout = 77; PIN Node = 'irdy'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { irdy } "NODE_NAME" } } { "Block1.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/Block1.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.300 ns) + CELL(2.000 ns) 12.700 ns devsel~0 2 COMB LC4_I22 1 " "Info: 2: + IC(8.300 ns) + CELL(2.000 ns) = 12.700 ns; Loc. = LC4_I22; Fanout = 1; COMB Node = 'devsel~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { irdy devsel~0 } "NODE_NAME" } } { "Block1.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/Block1.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(4.300 ns) 20.000 ns devsel 3 PIN PIN_24 0 " "Info: 3: + IC(3.000 ns) + CELL(4.300 ns) = 20.000 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'devsel'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { devsel~0 devsel } "NODE_NAME" } } { "Block1.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/Block1.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.700 ns ( 43.50 % ) " "Info: Total cell delay = 8.700 ns ( 43.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.300 ns ( 56.50 % ) " "Info: Total interconnect delay = 11.300 ns ( 56.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.000 ns" { irdy devsel~0 devsel } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "20.000 ns" { irdy {} irdy~out {} devsel~0 {} devsel {} } { 0.000ns 0.000ns 8.300ns 3.000ns } { 0.000ns 2.400ns 2.000ns 4.300ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "COM_controller_16C550:b2v_inst9\|CTS_COM1\[0\] CTS baudclk_221184kHz 0.300 ns register " "Info: th for register \"COM_controller_16C550:b2v_inst9\|CTS_COM1\[0\]\" (data pin = \"CTS\", clock pin = \"baudclk_221184kHz\") is 0.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "baudclk_221184kHz destination 2.800 ns + Longest register " "Info: + Longest clock path from clock \"baudclk_221184kHz\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns baudclk_221184kHz 1 CLK PIN_91 46 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_91; Fanout = 46; CLK Node = 'baudclk_221184kHz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { baudclk_221184kHz } "NODE_NAME" } } { "Block1.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/Block1.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns COM_controller_16C550:b2v_inst9\|CTS_COM1\[0\] 2 REG LC6_K47 2 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC6_K47; Fanout = 2; REG Node = 'COM_controller_16C550:b2v_inst9\|CTS_COM1\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|CTS_COM1[0] } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|CTS_COM1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { baudclk_221184kHz {} baudclk_221184kHz~out {} COM_controller_16C550:b2v_inst9|CTS_COM1[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.500 ns + " "Info: + Micro hold delay of destination is 1.500 ns" {  } { { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 180 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns CTS 1 PIN PIN_210 2 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_210; Fanout = 2; PIN Node = 'CTS'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTS } "NODE_NAME" } } { "Block1.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/Block1.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.200 ns) 4.000 ns COM_controller_16C550:b2v_inst9\|CTS_COM1\[0\] 2 REG LC6_K47 2 " "Info: 2: + IC(1.200 ns) + CELL(1.200 ns) = 4.000 ns; Loc. = LC6_K47; Fanout = 2; REG Node = 'COM_controller_16C550:b2v_inst9\|CTS_COM1\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { CTS COM_controller_16C550:b2v_inst9|CTS_COM1[0] } "NODE_NAME" } } { "com_controller.v" "" { Text "c:/altera/90sp1/quartus/pciusbtest_90sp1/com_controller.v" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 70.00 % ) " "Info: Total cell delay = 2.800 ns ( 70.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 30.00 % ) " "Info: Total interconnect delay = 1.200 ns ( 30.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { CTS COM_controller_16C550:b2v_inst9|CTS_COM1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { CTS {} CTS~out {} COM_controller_16C550:b2v_inst9|CTS_COM1[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { baudclk_221184kHz COM_controller_16C550:b2v_inst9|CTS_COM1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { baudclk_221184kHz {} baudclk_221184kHz~out {} COM_controller_16C550:b2v_inst9|CTS_COM1[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { CTS COM_controller_16C550:b2v_inst9|CTS_COM1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { CTS {} CTS~out {} COM_controller_16C550:b2v_inst9|CTS_COM1[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 14 17:52:38 2018 " "Info: Processing ended: Sun Oct 14 17:52:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
