============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     32863
   Run Date =   Mon Jul  8 17:52:21 2024

   Run on =     SUPERIOR-LEGION
============================================================
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../src/rtl/led_phy/hasyncfifo_ahead12to12.v
HDL-5007 WARNING: module instantiation should have an instance name in ../../src/rtl/FPGA/fpga_eg4s.sv(51)
HDL-5007 WARNING: module instantiation should have an instance name in ../../src/rtl/FPGA/fpga_eg4s.sv(51)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL_150M.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL_150M.v(78)
HDL-1007 : analyze verilog file al_ip/hasyncfifo_ahead12to12.v
HDL-1007 : analyze verilog file ../../src/rtl/FPGA/fpga_eg4s.sv
HDL-5007 WARNING: block identifier is required on this block in ../../src/rtl/FPGA/fpga_eg4s.sv(22)
HDL-1007 : undeclared symbol 'lock', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(44)
HDL-1007 : undeclared symbol 'en', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(55)
HDL-1007 : undeclared symbol 'start', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(56)
HDL-1007 : undeclared symbol 'cko_o', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(60)
HDL-1007 : undeclared symbol 'sdo_o', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(61)
HDL-1007 : analyze verilog file ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv
HDL-1007 : analyze verilog file ../../src/rtl/led_phy/LED_send.sv
HDL-1007 : analyze verilog file ../../src/rtl/led_phy/cdc_sbit_handshake.sv
HDL-1007 : analyze verilog file ../../src/rtl/led_phy/fifo_fsm.sv
HDL-5007 WARNING: parameter 'TOTAL_CNT' becomes localparam in 'fifo_fsm' with formal parameter declaration list in ../../src/rtl/led_phy/fifo_fsm.sv(43)
HDL-1007 : analyze verilog file ../../src/rtl/led_phy/hasyncfifo_ahead12to12.v
HDL-5007 WARNING: module instantiation should have an instance name in ../../src/rtl/FPGA/fpga_eg4s.sv(51)
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/syn_1/led_4s_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file ../../src/rtl/FPGA/fpga_eg4s.sv
HDL-8007 ERROR: syntax error near ':' in ../../src/rtl/FPGA/fpga_eg4s.sv(21)
HDL-8007 ERROR: syntax error near 'end' in ../../src/rtl/FPGA/fpga_eg4s.sv(26)
HDL-8007 ERROR: SystemVerilog 2009 keyword 'end' used in incorrect context in ../../src/rtl/FPGA/fpga_eg4s.sv(26)
HDL-1007 : undeclared symbol 'lock', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(44)
HDL-1007 : undeclared symbol 'en', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(55)
HDL-1007 : undeclared symbol 'start', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(56)
HDL-1007 : undeclared symbol 'cko_o', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(60)
HDL-1007 : undeclared symbol 'sdo_o', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(61)
HDL-8007 ERROR: 'i' is not a type in ../../src/rtl/FPGA/fpga_eg4s.sv(22)
HDL-8007 ERROR: 'i' is not a type in ../../src/rtl/FPGA/fpga_eg4s.sv(22)
HDL-8007 ERROR: ignore module module due to previous errors in ../../src/rtl/FPGA/fpga_eg4s.sv(3)
HDL-1007 : Verilog file '../../src/rtl/FPGA/fpga_eg4s.sv' ignored due to errors
HDL-1007 : analyze verilog file ../../src/rtl/FPGA/fpga_eg4s.sv
HDL-1007 : undeclared symbol 'lock', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(44)
HDL-1007 : undeclared symbol 'en', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(55)
HDL-1007 : undeclared symbol 'start', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(56)
HDL-1007 : undeclared symbol 'cko_o', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(60)
HDL-1007 : undeclared symbol 'sdo_o', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(61)
HDL-5007 WARNING: module instantiation should have an instance name in ../../src/rtl/FPGA/fpga_eg4s.sv(51)
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/syn_1/led_4s_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file ../../src/rtl/FPGA/fpga_eg4s.sv
HDL-1007 : undeclared symbol 'lock', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(44)
HDL-1007 : undeclared symbol 'en', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(55)
HDL-1007 : undeclared symbol 'start', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(56)
HDL-1007 : undeclared symbol 'cko_o', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(60)
HDL-1007 : undeclared symbol 'sdo_o', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(61)
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/syn_1/led_4s_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file ../../src/rtl/led_phy/fifo_fsm.sv
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/syn_1/led_4s_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/syn_1/led_4s_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file ../../src/rtl/FPGA/fpga_eg4s.sv
HDL-1007 : undeclared symbol 'lock', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(44)
HDL-1007 : undeclared symbol 'en', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(55)
HDL-1007 : undeclared symbol 'start', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(56)
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/syn_1/led_4s_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
GUI-5004 WARNING: cko has not been assigned a location ...
GUI-5004 WARNING: sdo has not been assigned a location ...
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/syn_1/led_4s_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : net u_ctrl_top/u_LED_send/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s_pr.db" in  2.505275s wall, 2.312500s user + 0.062500s system = 2.375000s CPU (94.8%)

RUN-1004 : used memory is 586 MB, reserved memory is 520 MB, peak memory is 614 MB
RUN-1002 : start command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit led_4s_Runs/phy_1/led_4s.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.411322s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (1.5%)

RUN-1004 : used memory is 628 MB, reserved memory is 561 MB, peak memory is 643 MB
RUN-1003 : finish command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.944370s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (1.8%)

RUN-1004 : used memory is 628 MB, reserved memory is 561 MB, peak memory is 643 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit led_4s_Runs/phy_1/led_4s.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.393352s wall, 0.031250s user + 0.078125s system = 0.109375s CPU (1.7%)

RUN-1004 : used memory is 611 MB, reserved memory is 552 MB, peak memory is 643 MB
RUN-1003 : finish command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.914838s wall, 0.125000s user + 0.093750s system = 0.218750s CPU (3.2%)

RUN-1004 : used memory is 611 MB, reserved memory is 552 MB, peak memory is 643 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit led_4s_Runs/phy_1/led_4s.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.388901s wall, 0.000000s user + 0.109375s system = 0.109375s CPU (1.7%)

RUN-1004 : used memory is 616 MB, reserved memory is 557 MB, peak memory is 643 MB
RUN-1003 : finish command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.868712s wall, 0.015625s user + 0.109375s system = 0.125000s CPU (1.8%)

RUN-1004 : used memory is 616 MB, reserved memory is 557 MB, peak memory is 643 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit led_4s_Runs/phy_1/led_4s.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.397746s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (0.7%)

RUN-1004 : used memory is 617 MB, reserved memory is 558 MB, peak memory is 643 MB
RUN-1003 : finish command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.902446s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (0.9%)

RUN-1004 : used memory is 617 MB, reserved memory is 558 MB, peak memory is 643 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit led_4s_Runs/phy_1/led_4s.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.389273s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (0.7%)

RUN-1004 : used memory is 611 MB, reserved memory is 553 MB, peak memory is 643 MB
RUN-1003 : finish command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.881786s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (1.1%)

RUN-1004 : used memory is 611 MB, reserved memory is 553 MB, peak memory is 643 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../../src/rtl/FPGA/fpga_eg4s.sv
HDL-1007 : undeclared symbol 'lock', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(44)
HDL-1007 : undeclared symbol 'en', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(55)
HDL-1007 : undeclared symbol 'start', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(56)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : net u_ctrl_top/u_LED_send/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s_pr.db" in  1.000688s wall, 0.500000s user + 0.062500s system = 0.562500s CPU (56.2%)

RUN-1004 : used memory is 596 MB, reserved memory is 560 MB, peak memory is 643 MB
RUN-1002 : start command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit led_4s_Runs/phy_1/led_4s.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.386384s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (0.7%)

RUN-1004 : used memory is 605 MB, reserved memory is 569 MB, peak memory is 643 MB
RUN-1003 : finish command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.883722s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (1.6%)

RUN-1004 : used memory is 605 MB, reserved memory is 569 MB, peak memory is 643 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../../src/rtl/FPGA/fpga_eg4s.sv
HDL-1007 : undeclared symbol 'lock', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(44)
HDL-1007 : undeclared symbol 'en', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(55)
HDL-1007 : undeclared symbol 'start', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(56)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : net u_ctrl_top/u_LED_send/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit led_4s_Runs/phy_1/led_4s.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.392997s wall, 0.046875s user + 0.125000s system = 0.171875s CPU (2.7%)

RUN-1004 : used memory is 608 MB, reserved memory is 572 MB, peak memory is 643 MB
RUN-1003 : finish command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.916275s wall, 0.093750s user + 0.125000s system = 0.218750s CPU (3.2%)

RUN-1004 : used memory is 608 MB, reserved memory is 572 MB, peak memory is 643 MB
GUI-1001 : Downloading succeeded!
