// Seed: 1152545715
module module_0 (
    input id_0,
    input reg id_1,
    input id_2,
    output reg id_3,
    input logic id_4,
    input logic id_5,
    output id_6
);
  reg id_7;
  reg id_8;
  assign id_7 = id_1;
  always @(id_2) begin
    id_3 = id_1;
    id_8 <= id_1;
  end
endmodule
