#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jun  4 15:16:39 2021
# Process ID: 11892
# Current directory: C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8716 C:\Users\mara0\Documents\ESCOM6\PracticasArquitectura\arquitectura\P9\ASM.xpr
# Log file: C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/vivado.log
# Journal file: C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 672.551 ; gain = 109.969
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jun  4 15:19:41 2021] Launched synth_1...
Run output will be captured here: C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.runs/synth_1/runme.log
[Fri Jun  4 15:19:41 2021] Launched impl_1...
Run output will be captured here: C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jun  4 15:24:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.runs/synth_1/runme.log
[Fri Jun  4 15:24:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jun  4 15:36:51 2021] Launched synth_1...
Run output will be captured here: C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.runs/synth_1/runme.log
[Fri Jun  4 15:36:51 2021] Launched impl_1...
Run output will be captured here: C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1587.805 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1587.805 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1587.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 1697.230 ; gain = 953.836
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: p9
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1708.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'p9' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/p9.vhd:13]
	Parameter n bound to: 49999999 - type: integer 
INFO: [Synth 8-3491] module 'div_freq' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/div_freq.vhd:5' bound to instance 'divisor' of component 'div_freq' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/p9.vhd:36]
INFO: [Synth 8-638] synthesizing module 'div_freq' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/div_freq.vhd:13]
	Parameter n bound to: 49999999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div_freq' (1#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/div_freq.vhd:13]
INFO: [Synth 8-3491] module 'asm' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd:5' bound to instance 'carta' of component 'asm' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/p9.vhd:43]
INFO: [Synth 8-638] synthesizing module 'asm' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd:14]
INFO: [Synth 8-3491] module 'cartaASM' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/cartaASM.vhd:4' bound to instance 'uc' of component 'cartaASM' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd:23]
INFO: [Synth 8-638] synthesizing module 'cartaASM' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/cartaASM.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'cartaASM' (2#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/cartaASM.vhd:11]
INFO: [Synth 8-3491] module 'arreglo' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/arreglo.vhd:4' bound to instance 'arr' of component 'arreglo' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd:39]
INFO: [Synth 8-638] synthesizing module 'arreglo' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/arreglo.vhd:10]
WARNING: [Synth 8-6014] Unused sequential element aux_reg was removed.  [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/arreglo.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'arreglo' (3#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/arreglo.vhd:10]
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/contador.vhd:6' bound to instance 'cont' of component 'contador' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd:55]
INFO: [Synth 8-638] synthesizing module 'contador' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/contador.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'contador' (4#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/contador.vhd:11]
INFO: [Synth 8-3491] module 'deco' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/deco.vhd:4' bound to instance 'Decodificador' of component 'deco' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd:66]
INFO: [Synth 8-638] synthesizing module 'deco' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/deco.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'deco' (5#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/deco.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'asm' (6#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'p9' (7#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/p9.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1708.609 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1708.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1708.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/constrs_1/new/Nexys4DDR_labremoto.xdc]
Finished Parsing XDC File [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/constrs_1/new/Nexys4DDR_labremoto.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1708.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1708.609 ; gain = 0.000
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1708.609 ; gain = 0.000
