---
name: Table 2-21
full_name: Table 2-21. MSRs Supported by the 2nd Generation Intel® Core™ Processors (Sandy Bridge Microarchitecture)
supported_cpu: []
msr:
- value: 1ADH
  name: MSR_TURBO_RATIO_LIMIT
  bitfields:
  - bit: '7:0'
    long_description: Maximum Ratio Limit for 1C Maximum turbo ratio limit of 1 core active.
    description: Maximum Ratio Limit for 1C
  - bit: '15:8'
    long_description: Maximum Ratio Limit for 2C Maximum turbo ratio limit of 2 core active.
    description: Maximum Ratio Limit for 2C
  - bit: '23:16'
    long_description: Maximum Ratio Limit for 3C Maximum turbo ratio limit of 3 core active.
    description: Maximum Ratio Limit for 3C
  - bit: '31:24'
    long_description: Maximum Ratio Limit for 4C Maximum turbo ratio limit of 4 core active.
    description: Maximum Ratio Limit for 4C
  - bit: '63:32'
    description: Reserved
  scope: Package
  description: Maximum Ratio Limit of Turbo Mode
  long_description: Maximum Ratio Limit of Turbo Mode R/O if MSR_PLATFORM_INFO.[28] = 0. R/W if MSR_PLATFORM_INFO.[28] = 1.
- value: 60CH
  name: MSR_PKGC7_IRTL
  bitfields:
  - bit: '9:0'
    access: R/W
    long_description: Interrupt Response Time Limit Specifies the limit that should be used to decide if the package should be put into a package C7 state.
    description: Interrupt Response Time Limit
  - bit: '12:10'
    access: R/W
    long_description: 'Time Unit Specifies the encoding value of time unit of the interrupt response time limit. The following time unit encodings are supported: 000b: 1 ns 001b: 32 ns 010b: 1024 ns 011b: 32768 ns 100b: 1048576 ns 101b: 33554432 ns'
    description: Time Unit
  - bit: '14:13'
    description: Reserved
  - bit: '15'
    access: R/W
    long_description: Valid Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-sate management.
    description: Valid
  - bit: '63:16'
    description: Reserved
  scope: Package
  access: R/W
  description: Package C7 Interrupt Response Limit
  long_description: 'Package C7 Interrupt Response Limit This MSR defines the budget allocated for the package to exit from a C7 to a C0 state, where interrupt request can be delivered to the core and serviced. Additional core-exit latency may be applicable depending on the actual C-state the core is in. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-states.'
- value: 639H
  name: MSR_PP0_ENERGY_STATUS
  scope: Package
  access: R/O
  description: PP0 Energy Status
  long_description: PP0 Energy Status See Section 14.10.4, “PP0/PP1 RAPL Domains.”
  see_section:
  - 14.10.4
- value: 63AH
  name: MSR_PP0_POLICY
  scope: Package
  access: R/W
  description: PP0 Balance Policy
  long_description: PP0 Balance Policy See Section 14.10.4, “PP0/PP1 RAPL Domains.”
  see_section:
  - 14.10.4
- value: 640H
  name: MSR_PP1_POWER_LIMIT
  scope: Package
  access: R/W
  description: PP1 RAPL Power Limit Control
  long_description: PP1 RAPL Power Limit Control See Section 14.10.4, “PP0/PP1 RAPL Domains.”
  see_section:
  - 14.10.4
- value: 641H
  name: MSR_PP1_ENERGY_STATUS
  scope: Package
  access: R/O
  description: PP1 Energy Status
  long_description: PP1 Energy Status See Section 14.10.4, “PP0/PP1 RAPL Domains.”
  see_section:
  - 14.10.4
- value: 642H
  name: MSR_PP1_POLICY
  scope: Package
  access: R/W
  description: PP1 Balance Policy
  long_description: PP1 Balance Policy See Section 14.10.4, “PP0/PP1 RAPL Domains.”
  see_section:
  - 14.10.4
- value: SeeTable2-20,Table2-21,andTable2-22forMSRdefinitionsapplicabletoprocessorswithCPUIDsignature06_2AH.
