// Seed: 1194120445
module module_0;
  wire id_1, id_2;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input  wire id_2
);
  tri0 id_4 = 1'b0;
  initial if (1) id_4 = id_2;
  module_0();
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    output tri0 id_6,
    input supply0 id_7,
    input wire id_8,
    input wand id_9,
    input wor id_10,
    input wor id_11
    , id_27,
    output tri1 id_12,
    input wire id_13,
    input uwire id_14,
    input wand id_15,
    input wire id_16,
    input tri id_17,
    output wor id_18,
    input wire module_2,
    input wor id_20,
    input wand id_21,
    output supply1 id_22,
    input tri0 id_23,
    input tri0 id_24,
    output wire id_25
);
  always @(id_3) begin
    id_27 <= 1'h0;
  end
  module_0();
endmodule
