INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "D:/Xilinx/Vitis_HLS/2023.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling encoder_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_encoder.cpp
   Compiling encoder.cpp_pre.cpp.tb.cpp
   Compiling apatb_encoder_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
00000000000000000000001010010111 00000000000000000000001010010111
00000000000000001000101111100000 00000000000000001000101111100000
00000000000000001010111000010100 00000000000000001010111000010100
00000000000000001100110101101000 00000000000000001100110101101000
00000000000000001001010100100100 00000000000000001001010100100100
00000000000000000110010010010101 00000000000000000110010010010101
00000000000000001010111100010111 00000000000000001010111100010111
00000000000000000110111010010001 00000000000000000110111010010001
00000000000000001011101100110010 00000000000000001011101100110010
00000000000000000010110110110110 00000000000000000010110110110110
00000000000000001110100001110100 00000000000000001110100001110100
00000000000000001111001111100011 00000000000000001111001111100011
00000000000000000001001001000010 00000000000000000001001001000010
00000000000000000100000011010110 00000000000000000100000011010110
00000000000000001101000001100101 00000000000000001101000001100101
00000000000000000101010001110110 00000000000000000101010001110110
00000000000000001001101100111000 00000000000000001001101100111000
00000000000000000111010011010010 00000000000000000111010011010010
00000000000000000100010000111001 00000000000000000100010000111001
00000000000000000010100010110100 00000000000000000010100010110100
00000000000000000000000111110001 00000000000000000000000111110001
00000000000000001010010110100011 00000000000000001010010110100011
00000000000000000101000010010100 00000000000000000101000010010100
00000000000000001011001001010001 00000000000000001011001001010001
00000000000000001110010111011000 00000000000000001110010111011000
00000000000000000011110010110100 00000000000000000011110010110100
00000000000000001111100101100111 00000000000000001111100101100111
00000000000000001110010001011001 00000000000000001110010001011001
00000000000000000010000100110001 00000000000000000010000100110001
00000000000000001011100010011000 00000000000000001011100010011000
00000000000000000000000111000101 00000000000000000000000111000101
00000000000000000110101011100010 00000000000000000110101011100010
00000000000000000001001000000110 00000000000000000001001000000110
00000000000000000011010100000010 00000000000000000011010100000010
00000000000000001011010000001000 00000000000000001011010000001000
00000000000000001011001101100101 00000000000000001011001101100101
00000000000000001110000100101001 00000000000000001110000100101001
00000000000000001111001100100000 00000000000000001111001100100000
00000000000000001010100111100001 00000000000000001010100111100001
00000000000000001111010010011000 00000000000000001111010010011000
00000000000000001100101011010011 00000000000000001100101011010011
00000000000000001110000101000100 00000000000000001110000101000100
00000000000000001001010001000000 00000000000000001001010001000000
00000000000000000011011001100110 00000000000000000011011001100110
00000000000000000110011010111000 00000000000000000110011010111000
00000000000000000010001100001001 00000000000000000010001100001001
00000000000000000000001100100011 00000000000000000000001100100011
00000000000000000101101000011000 00000000000000000101101000011000
00000000000000001110111101100010 00000000000000001110111101100010
00000000000000001001100100010001 00000000000000001001100100010001
00000000000000000010111000010101 00000000000000000010111000010101
00000000000000000010000111111000 00000000000000000010000111111000
00000000000000001000101100000000 00000000000000001000101100000000
00000000000000000110100110010110 00000000000000000110100110010110
00000000000000001011101110010110 00000000000000001011101110010110
00000000000000000011100111010101 00000000000000000011100111010101
00000000000000001001001011000010 00000000000000001001001011000010
00000000000000001000011111101001 00000000000000001000011111101001
00000000000000001000100110010011 00000000000000001000100110010011
00000000000000000011111010010010 00000000000000000011111010010010
00000000000000001101101100100000 00000000000000001101101100100000
00000000000000000011110010010110 00000000000000000011110010010110
00000000000000000111010100110111 00000000000000000111010100110111
00000000000000001100011001110100 00000000000000001100011001110100
00000000000000001111101111110010 00000000000000001111101111110010
00000000000000001010110101100000 00000000000000001010110101100000
00000000000000000010001011010100 00000000000000000010001011010100
00000000000000000110100011100000 00000000000000000110100011100000
00000000000000001001100000110001 00000000000000001001100000110001
00000000000000000110010101110111 00000000000000000110010101110111
00000000000000001100011000010111 00000000000000001100011000010111
00000000000000001100011010010011 00000000000000001100011010010011
00000000000000001010011000011001 00000000000000001010011000011001
00000000000000001101110100011000 00000000000000001101110100011000
00000000000000001110100111011000 00000000000000001110100111011000
00000000000000001001000101100110 00000000000000001001000101100110
00000000000000001011011100100000 00000000000000001011011100100000
00000000000000000000000111011000 00000000000000000000000111011000
00000000000000000011100001000001 00000000000000000011100001000001
00000000000000001001010010100101 00000000000000001001010010100101
00000000000000000100000000101001 00000000000000000100000000101001
00000000000000001011111010000111 00000000000000001011111010000111
00000000000000000100001011000011 00000000000000000100001011000011
00000000000000001011110010110001 00000000000000001011110010110001
00000000000000001110000100100000 00000000000000001110000100100000
00000000000000001000001100110110 00000000000000001000001100110110
00000000000000000100100111100000 00000000000000000100100111100000
00000000000000000001111101000001 00000000000000000001111101000001
00000000000000001010110101001001 00000000000000001010110101001001
00000000000000001100110101000100 00000000000000001100110101000100
00000000000000000000010110010100 00000000000000000000010110010100
00000000000000000000001101011001 00000000000000000000001101011001
00000000000000000111001100101000 00000000000000000111001100101000
00000000000000001010111101001000 00000000000000001010111101001000
00000000000000000110110011110111 00000000000000000110110011110111
00000000000000001110100100000011 00000000000000001110100100000011
00000000000000000000010010000011 00000000000000000000010010000011
00000000000000000101100011110001 00000000000000000101100011110001
00000000000000000111111001100111 00000000000000000111111001100111
00000000000000001001000111010100 00000000000000001001000111010100

D:\work_directory\TDC\Encoder\solution1\sim\vhdl>set PATH= 

D:\work_directory\TDC\Encoder\solution1\sim\vhdl>call D:/Xilinx/Vivado/2023.2/bin/xelab xil_defaultlib.apatb_encoder_top glbl -Oenable_linking_all_libraries  -prj encoder.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm  -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib "ieee_proposed=./ieee_proposed" -s encoder  
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_encoder_top glbl -Oenable_linking_all_libraries -prj encoder.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s encoder 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_directory/TDC/Encoder/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/work_directory/TDC/Encoder/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/work_directory/TDC/Encoder/solution1/sim/vhdl/encoder.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_encoder_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/work_directory/TDC/Encoder/solution1/sim/vhdl/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behav of entity xil_defaultlib.apatb_encoder_top
Built simulation snapshot encoder
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/encoder/xsim_script.tcl
# xsim {encoder} -autoloadwcfg -tclbatch {encoder.tcl}
Time resolution is 1 ps
source encoder.tcl
## run all
Note: simulation done!
Time: 3745500 ps  Iteration: 1  Process: /apatb_encoder_top/generate_sim_done_proc  File: D:/work_directory/TDC/Encoder/solution1/sim/vhdl/encoder.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 3745500 ps  Iteration: 1  Process: /apatb_encoder_top/generate_sim_done_proc  File: D:/work_directory/TDC/Encoder/solution1/sim/vhdl/encoder.autotb.vhd
$finish called at time : 3745500 ps
## quit
INFO: [Common 17-206] Exiting xsim at Wed Apr 24 15:49:39 2024...
00000000000000000000001010010111 00000000000000000000001010010111
00000000000000001000101111100000 00000000000000001000101111100000
00000000000000001010111000010100 00000000000000001010111000010100
00000000000000001100110101101000 00000000000000001100110101101000
00000000000000001001010100100100 00000000000000001001010100100100
00000000000000000110010010010101 00000000000000000110010010010101
00000000000000001010111100010111 00000000000000001010111100010111
00000000000000000110111010010001 00000000000000000110111010010001
00000000000000001011101100110010 00000000000000001011101100110010
00000000000000000010110110110110 00000000000000000010110110110110
00000000000000001110100001110100 00000000000000001110100001110100
00000000000000001111001111100011 00000000000000001111001111100011
00000000000000000001001001000010 00000000000000000001001001000010
00000000000000000100000011010110 00000000000000000100000011010110
00000000000000001101000001100101 00000000000000001101000001100101
00000000000000000101010001110110 00000000000000000101010001110110
00000000000000001001101100111000 00000000000000001001101100111000
00000000000000000111010011010010 00000000000000000111010011010010
00000000000000000100010000111001 00000000000000000100010000111001
00000000000000000010100010110100 00000000000000000010100010110100
00000000000000000000000111110001 00000000000000000000000111110001
00000000000000001010010110100011 00000000000000001010010110100011
00000000000000000101000010010100 00000000000000000101000010010100
00000000000000001011001001010001 00000000000000001011001001010001
00000000000000001110010111011000 00000000000000001110010111011000
00000000000000000011110010110100 00000000000000000011110010110100
00000000000000001111100101100111 00000000000000001111100101100111
00000000000000001110010001011001 00000000000000001110010001011001
00000000000000000010000100110001 00000000000000000010000100110001
00000000000000001011100010011000 00000000000000001011100010011000
00000000000000000000000111000101 00000000000000000000000111000101
00000000000000000110101011100010 00000000000000000110101011100010
00000000000000000001001000000110 00000000000000000001001000000110
00000000000000000011010100000010 00000000000000000011010100000010
00000000000000001011010000001000 00000000000000001011010000001000
00000000000000001011001101100101 00000000000000001011001101100101
00000000000000001110000100101001 00000000000000001110000100101001
00000000000000001111001100100000 00000000000000001111001100100000
00000000000000001010100111100001 00000000000000001010100111100001
00000000000000001111010010011000 00000000000000001111010010011000
00000000000000001100101011010011 00000000000000001100101011010011
00000000000000001110000101000100 00000000000000001110000101000100
00000000000000001001010001000000 00000000000000001001010001000000
00000000000000000011011001100110 00000000000000000011011001100110
00000000000000000110011010111000 00000000000000000110011010111000
00000000000000000010001100001001 00000000000000000010001100001001
00000000000000000000001100100011 00000000000000000000001100100011
00000000000000000101101000011000 00000000000000000101101000011000
00000000000000001110111101100010 00000000000000001110111101100010
00000000000000001001100100010001 00000000000000001001100100010001
00000000000000000010111000010101 00000000000000000010111000010101
00000000000000000010000111111000 00000000000000000010000111111000
00000000000000001000101100000000 00000000000000001000101100000000
00000000000000000110100110010110 00000000000000000110100110010110
00000000000000001011101110010110 00000000000000001011101110010110
00000000000000000011100111010101 00000000000000000011100111010101
00000000000000001001001011000010 00000000000000001001001011000010
00000000000000001000011111101001 00000000000000001000011111101001
00000000000000001000100110010011 00000000000000001000100110010011
00000000000000000011111010010010 00000000000000000011111010010010
00000000000000001101101100100000 00000000000000001101101100100000
00000000000000000011110010010110 00000000000000000011110010010110
00000000000000000111010100110111 00000000000000000111010100110111
00000000000000001100011001110100 00000000000000001100011001110100
00000000000000001111101111110010 00000000000000001111101111110010
00000000000000001010110101100000 00000000000000001010110101100000
00000000000000000010001011010100 00000000000000000010001011010100
00000000000000000110100011100000 00000000000000000110100011100000
00000000000000001001100000110001 00000000000000001001100000110001
00000000000000000110010101110111 00000000000000000110010101110111
00000000000000001100011000010111 00000000000000001100011000010111
00000000000000001100011010010011 00000000000000001100011010010011
00000000000000001010011000011001 00000000000000001010011000011001
00000000000000001101110100011000 00000000000000001101110100011000
00000000000000001110100111011000 00000000000000001110100111011000
00000000000000001001000101100110 00000000000000001001000101100110
00000000000000001011011100100000 00000000000000001011011100100000
00000000000000000000000111011000 00000000000000000000000111011000
00000000000000000011100001000001 00000000000000000011100001000001
00000000000000001001010010100101 00000000000000001001010010100101
00000000000000000100000000101001 00000000000000000100000000101001
00000000000000001011111010000111 00000000000000001011111010000111
00000000000000000100001011000011 00000000000000000100001011000011
00000000000000001011110010110001 00000000000000001011110010110001
00000000000000001110000100100000 00000000000000001110000100100000
00000000000000001000001100110110 00000000000000001000001100110110
00000000000000000100100111100000 00000000000000000100100111100000
00000000000000000001111101000001 00000000000000000001111101000001
00000000000000001010110101001001 00000000000000001010110101001001
00000000000000001100110101000100 00000000000000001100110101000100
00000000000000000000010110010100 00000000000000000000010110010100
00000000000000000000001101011001 00000000000000000000001101011001
00000000000000000111001100101000 00000000000000000111001100101000
00000000000000001010111101001000 00000000000000001010111101001000
00000000000000000110110011110111 00000000000000000110110011110111
00000000000000001110100100000011 00000000000000001110100100000011
00000000000000000000010010000011 00000000000000000000010010000011
00000000000000000101100011110001 00000000000000000101100011110001
00000000000000000111111001100111 00000000000000000111111001100111
00000000000000001001000111010100 00000000000000001001000111010100
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
