import sys
import os
import io
import contextlib
from typing import Tuple, Optional

def run_quietly(func, *args, **kwargs) -> Tuple[str, Optional[str]]:
    """Runs a function while capturing all output."""
    stdout = io.StringIO()
    stderr = io.StringIO()
    result = None

    with contextlib.redirect_stdout(stdout), contextlib.redirect_stderr(stderr):
        try:
            with open(os.devnull, 'w') as devnull:
                # é‡å®šå‘åŸå§‹æ–‡ä»¶æè¿°ç¬¦ï¼Œæ•è·ä½å±‚ç³»ç»Ÿè°ƒç”¨çš„è¾“å‡º
                old_stdout = os.dup(1)
                old_stderr = os.dup(2)
                os.dup2(devnull.fileno(), 1)
                os.dup2(devnull.fileno(), 2)
                try:
                    result = func(*args, **kwargs)
                finally:
                    os.dup2(old_stdout, 1)
                    os.dup2(old_stderr, 2)
        except Exception as e:
            stderr.write(f"Error: {str(e)}\n")

    return result, stdout.getvalue(), stderr.getvalue()


def build_and_show_ir(module_class, system_name, *args):
    """æ„å»ºæ¨¡å—å¹¶æ˜¾ç¤º IR"""
    from assassyn.frontend import SysBuilder

    sys_build = SysBuilder(system_name)
    with sys_build:
        mod = module_class(*args)
        mod.build()

    print(f"\n=== {system_name} IR ===")
    print(sys_build)
    return sys_build


def generate_and_show_verilog(sys_build, show_keywords=None):
    """ç”Ÿæˆå¹¶æ˜¾ç¤ºé¡¶å±‚æ¨¡å—çš„ Verilog (PyCDE å½¢å¼)"""
    import assassyn
    from assassyn.backend import elaborate
    from assassyn import utils

    config = assassyn.backend.config(verilog=True, sim_threshold=10, idle_threshold=10)

    def gen_verilog():
        return elaborate(sys_build, **config)

    (_, verilog_path), _, _ = run_quietly(gen_verilog)

    if verilog_path:
        print(f"\n{'='*60}")
        print("ç”Ÿæˆçš„ Verilog ä»£ç  (PyCDE è¡¨ç¤º)")
        print(f"{'='*60}\n")

        # æ˜¾ç¤º design.py ä¸­çš„ Top æ¨¡å—
        design_file = os.path.join(verilog_path, 'design.py')
        if os.path.exists(design_file):
            with open(design_file, 'r') as f:
                lines = f.readlines()

            # æ‰¾åˆ° Top ç±»å¹¶æ˜¾ç¤º
            print("ğŸ“„ é¡¶å±‚æ¨¡å— (Top):\n")
            in_top = False
            top_lines = []
            for line in lines:
                if line.startswith('class Top('):
                    in_top = True
                if in_top:
                    top_lines.append(line.rstrip())
                    # æ£€æµ‹åˆ°ä¸‹ä¸€ä¸ªé¡¶å±‚å®šä¹‰ (system = ...) æˆ–ç©ºè¡Œåçš„ class
                    if line.startswith('system =') or (line.startswith('class ') and len(top_lines) > 5):
                        if line.startswith('system ='):
                            pass  # åŒ…å«è¿™ä¸€è¡Œ
                        else:
                            top_lines.pop()  # ä¸åŒ…å«ä¸‹ä¸€ä¸ª class
                        break

            # æ˜¾ç¤º Top ç±»
            for line in top_lines:
                print(line)

        print(f"\n{'='*60}\n")
    else:
        print("âš ï¸  Verilator ä¸å¯ç”¨,è·³è¿‡ Verilog ç”Ÿæˆ")

    return verilog_path