// Seed: 2989965017
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    inout  tri0  id_1,
    output tri0  id_2,
    output uwire id_3,
    output tri1  id_4,
    input  tri0  id_5
);
  supply1 id_7;
  initial begin
    if (id_7) id_7 = 1 <= id_1;
    id_4 = 1;
  end
  wire id_8;
  module_0(
      id_8, id_7, id_7, id_8, id_7
  );
endmodule
