{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1391175179286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1391175179310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 10:32:52 2014 " "Processing started: Fri Jan 31 10:32:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1391175179310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1391175179310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CORDIC -c CORDIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off CORDIC -c CORDIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1391175179310 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1391175189880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.v 1 1 " "Found 1 design units, including 1 entities, in source file cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORDIC " "Found entity 1: CORDIC" {  } { { "CORDIC.v" "" { Text "C:/altera/13.0/AJ/CORDIC.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1391175205264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1391175205264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CORDIC " "Elaborating entity \"CORDIC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1391175206126 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add4 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add4\"" {  } { { "CORDIC.v" "Add4" { Text "C:/altera/13.0/AJ/CORDIC.v" 134 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1391175219249 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add4 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add4\"" {  } { { "CORDIC.v" "Add4" { Text "C:/altera/13.0/AJ/CORDIC.v" 134 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1391175219249 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1391175219249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add4 " "Elaborated megafunction instantiation \"lpm_add_sub:Add4\"" {  } { { "CORDIC.v" "" { Text "C:/altera/13.0/AJ/CORDIC.v" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1391175221728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add4 " "Instantiated megafunction \"lpm_add_sub:Add4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1391175221748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1391175221748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1391175221748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1391175221748 ""}  } { { "CORDIC.v" "" { Text "C:/altera/13.0/AJ/CORDIC.v" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1391175221748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m3j " "Found entity 1: add_sub_m3j" {  } { { "db/add_sub_m3j.tdf" "" { Text "C:/altera/13.0/AJ/db/add_sub_m3j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1391175222577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1391175222577 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1391175230282 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Z\[1\]\[28\]~1209 " "Logic cell \"Z\[1\]\[28\]~1209\"" {  } { { "CORDIC.v" "Z\[1\]\[28\]~1209" { Text "C:/altera/13.0/AJ/CORDIC.v" 130 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1391175238825 ""} { "Info" "ISCL_SCL_CELL_NAME" "Z\[1\]\[27\]~1211 " "Logic cell \"Z\[1\]\[27\]~1211\"" {  } { { "CORDIC.v" "Z\[1\]\[27\]~1211" { Text "C:/altera/13.0/AJ/CORDIC.v" 130 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1391175238825 ""} { "Info" "ISCL_SCL_CELL_NAME" "Z\[1\]\[26\]~1213 " "Logic cell \"Z\[1\]\[26\]~1213\"" {  } { { "CORDIC.v" "Z\[1\]\[26\]~1213" { Text "C:/altera/13.0/AJ/CORDIC.v" 130 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1391175238825 ""} { "Info" "ISCL_SCL_CELL_NAME" "Z\[1\]\[25\]~1215 " "Logic cell \"Z\[1\]\[25\]~1215\"" {  } { { "CORDIC.v" "Z\[1\]\[25\]~1215" { Text "C:/altera/13.0/AJ/CORDIC.v" 130 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1391175238825 ""} { "Info" "ISCL_SCL_CELL_NAME" "Z\[1\]\[24\]~1217 " "Logic cell \"Z\[1\]\[24\]~1217\"" {  } { { "CORDIC.v" "Z\[1\]\[24\]~1217" { Text "C:/altera/13.0/AJ/CORDIC.v" 130 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1391175238825 ""} { "Info" "ISCL_SCL_CELL_NAME" "Z\[1\]\[23\]~1219 " "Logic cell \"Z\[1\]\[23\]~1219\"" {  } { { "CORDIC.v" "Z\[1\]\[23\]~1219" { Text "C:/altera/13.0/AJ/CORDIC.v" 130 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1391175238825 ""} { "Info" "ISCL_SCL_CELL_NAME" "Z\[1\]\[22\]~1221 " "Logic cell \"Z\[1\]\[22\]~1221\"" {  } { { "CORDIC.v" "Z\[1\]\[22\]~1221" { Text "C:/altera/13.0/AJ/CORDIC.v" 130 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1391175238825 ""} { "Info" "ISCL_SCL_CELL_NAME" "Z\[1\]\[21\]~1223 " "Logic cell \"Z\[1\]\[21\]~1223\"" {  } { { "CORDIC.v" "Z\[1\]\[21\]~1223" { Text "C:/altera/13.0/AJ/CORDIC.v" 130 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1391175238825 ""} { "Info" "ISCL_SCL_CELL_NAME" "Z\[1\]\[20\]~1225 " "Logic cell \"Z\[1\]\[20\]~1225\"" {  } { { "CORDIC.v" "Z\[1\]\[20\]~1225" { Text "C:/altera/13.0/AJ/CORDIC.v" 130 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1391175238825 ""} { "Info" "ISCL_SCL_CELL_NAME" "Z\[1\]\[19\]~1227 " "Logic cell \"Z\[1\]\[19\]~1227\"" {  } { { "CORDIC.v" "Z\[1\]\[19\]~1227" { Text "C:/altera/13.0/AJ/CORDIC.v" 130 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1391175238825 ""} { "Info" "ISCL_SCL_CELL_NAME" "Z\[1\]\[18\]~1229 " "Logic cell \"Z\[1\]\[18\]~1229\"" {  } { { "CORDIC.v" "Z\[1\]\[18\]~1229" { Text "C:/altera/13.0/AJ/CORDIC.v" 130 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1391175238825 ""} { "Info" "ISCL_SCL_CELL_NAME" "Z\[1\]\[17\]~1231 " "Logic cell \"Z\[1\]\[17\]~1231\"" {  } { { "CORDIC.v" "Z\[1\]\[17\]~1231" { Text "C:/altera/13.0/AJ/CORDIC.v" 130 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1391175238825 ""} { "Info" "ISCL_SCL_CELL_NAME" "Z\[1\]\[16\]~1233 " "Logic cell \"Z\[1\]\[16\]~1233\"" {  } { { "CORDIC.v" "Z\[1\]\[16\]~1233" { Text "C:/altera/13.0/AJ/CORDIC.v" 130 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1391175238825 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1391175238825 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1391175245694 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1391175245694 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1648 " "Implemented 1648 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1391175256521 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1391175256521 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1549 " "Implemented 1549 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1391175256521 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1391175256521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1391175256674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 31 10:34:16 2014 " "Processing ended: Fri Jan 31 10:34:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1391175256674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1391175256674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1391175256674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1391175256674 ""}
