               ramulator.active_cycles_0                7316                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0                9716                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0                8769                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            0.070385                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0                2649                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0                2649                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0                2782                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            0.022330                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0                1261                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0                1261                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0                1332                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.010691                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
           ramulator.active_cycles_0_0_1                1432                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1                1432                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1                1450                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.011638                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
             ramulator.active_cycles_0_1                1521                                      # Total active cycles for level _0_1
               ramulator.busy_cycles_0_1                1521                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1
          ramulator.serving_requests_0_1                1591                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1
  ramulator.average_serving_requests_0_1            0.012770                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1
           ramulator.active_cycles_0_1_0                 923                                      # Total active cycles for level _0_1_0
             ramulator.busy_cycles_0_1_0                 923                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1_0
        ramulator.serving_requests_0_1_0                 957                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1_0
ramulator.average_serving_requests_0_1_0            0.007681                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1_0
           ramulator.active_cycles_0_1_1                 634                                      # Total active cycles for level _0_1_1
             ramulator.busy_cycles_0_1_1                 634                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1_1
        ramulator.serving_requests_0_1_1                 634                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1_1
ramulator.average_serving_requests_0_1_1            0.005089                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1_1
             ramulator.active_cycles_0_2                2349                                      # Total active cycles for level _0_2
               ramulator.busy_cycles_0_2                2349                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2
          ramulator.serving_requests_0_2                2415                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2
  ramulator.average_serving_requests_0_2            0.019384                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2
           ramulator.active_cycles_0_2_0                 902                                      # Total active cycles for level _0_2_0
             ramulator.busy_cycles_0_2_0                 902                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2_0
        ramulator.serving_requests_0_2_0                 948                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2_0
ramulator.average_serving_requests_0_2_0            0.007609                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2_0
           ramulator.active_cycles_0_2_1                1447                                      # Total active cycles for level _0_2_1
             ramulator.busy_cycles_0_2_1                1447                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2_1
        ramulator.serving_requests_0_2_1                1467                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2_1
ramulator.average_serving_requests_0_2_1            0.011775                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2_1
             ramulator.active_cycles_0_3                1927                                      # Total active cycles for level _0_3
               ramulator.busy_cycles_0_3                1927                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3
          ramulator.serving_requests_0_3                1981                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3
  ramulator.average_serving_requests_0_3            0.015901                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3
           ramulator.active_cycles_0_3_0                 959                                      # Total active cycles for level _0_3_0
             ramulator.busy_cycles_0_3_0                 959                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3_0
        ramulator.serving_requests_0_3_0                 999                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3_0
ramulator.average_serving_requests_0_3_0            0.008018                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3_0
           ramulator.active_cycles_0_3_1                 982                                      # Total active cycles for level _0_3_1
             ramulator.busy_cycles_0_3_1                 982                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3_1
        ramulator.serving_requests_0_3_1                 982                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3_1
ramulator.average_serving_requests_0_3_1            0.007882                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_1                4743                                      # Total active cycles for level _1
                 ramulator.busy_cycles_1                7143                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1
            ramulator.serving_requests_1                5944                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1
    ramulator.average_serving_requests_1            0.047710                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1
             ramulator.active_cycles_1_0                1649                                      # Total active cycles for level _1_0
               ramulator.busy_cycles_1_0                1649                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0
          ramulator.serving_requests_1_0                1769                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0
  ramulator.average_serving_requests_1_0            0.014199                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0
           ramulator.active_cycles_1_0_0                1063                                      # Total active cycles for level _1_0_0
             ramulator.busy_cycles_1_0_0                1063                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0_0
        ramulator.serving_requests_1_0_0                1139                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0_0
ramulator.average_serving_requests_1_0_0            0.009142                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_0
           ramulator.active_cycles_1_0_1                 630                                      # Total active cycles for level _1_0_1
             ramulator.busy_cycles_1_0_1                 630                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0_1
        ramulator.serving_requests_1_0_1                 630                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0_1
ramulator.average_serving_requests_1_0_1            0.005057                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_1
             ramulator.active_cycles_1_1                1179                                      # Total active cycles for level _1_1
               ramulator.busy_cycles_1_1                1179                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1
          ramulator.serving_requests_1_1                1219                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1
  ramulator.average_serving_requests_1_1            0.009784                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1
           ramulator.active_cycles_1_1_0                 837                                      # Total active cycles for level _1_1_0
             ramulator.busy_cycles_1_1_0                 837                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1_0
        ramulator.serving_requests_1_1_0                 877                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1_0
ramulator.average_serving_requests_1_1_0            0.007039                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1_0
           ramulator.active_cycles_1_1_1                 342                                      # Total active cycles for level _1_1_1
             ramulator.busy_cycles_1_1_1                 342                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1_1
        ramulator.serving_requests_1_1_1                 342                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1_1
ramulator.average_serving_requests_1_1_1            0.002745                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1_1
             ramulator.active_cycles_1_2                1512                                      # Total active cycles for level _1_2
               ramulator.busy_cycles_1_2                1512                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2
          ramulator.serving_requests_1_2                1543                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2
  ramulator.average_serving_requests_1_2            0.012385                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2
           ramulator.active_cycles_1_2_0                 760                                      # Total active cycles for level _1_2_0
             ramulator.busy_cycles_1_2_0                 760                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2_0
        ramulator.serving_requests_1_2_0                 791                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2_0
ramulator.average_serving_requests_1_2_0            0.006349                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2_0
           ramulator.active_cycles_1_2_1                 752                                      # Total active cycles for level _1_2_1
             ramulator.busy_cycles_1_2_1                 752                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2_1
        ramulator.serving_requests_1_2_1                 752                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2_1
ramulator.average_serving_requests_1_2_1            0.006036                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2_1
             ramulator.active_cycles_1_3                1389                                      # Total active cycles for level _1_3
               ramulator.busy_cycles_1_3                1389                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3
          ramulator.serving_requests_1_3                1413                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3
  ramulator.average_serving_requests_1_3            0.011341                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3
           ramulator.active_cycles_1_3_0                 864                                      # Total active cycles for level _1_3_0
             ramulator.busy_cycles_1_3_0                 864                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3_0
        ramulator.serving_requests_1_3_0                 888                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3_0
ramulator.average_serving_requests_1_3_0            0.007128                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3_0
           ramulator.active_cycles_1_3_1                 525                                      # Total active cycles for level _1_3_1
             ramulator.busy_cycles_1_3_1                 525                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3_1
        ramulator.serving_requests_1_3_1                 525                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3_1
ramulator.average_serving_requests_1_3_1            0.004214                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_2                4818                                      # Total active cycles for level _2
                 ramulator.busy_cycles_2                7218                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2
            ramulator.serving_requests_2               11508                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2
    ramulator.average_serving_requests_2            0.092369                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2
             ramulator.active_cycles_2_0                2534                                      # Total active cycles for level _2_0
               ramulator.busy_cycles_2_0                2534                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_0
          ramulator.serving_requests_2_0                3551                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_0
  ramulator.average_serving_requests_2_0            0.028502                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_0
           ramulator.active_cycles_2_0_0                1364                                      # Total active cycles for level _2_0_0
             ramulator.busy_cycles_2_0_0                1364                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_0_0
        ramulator.serving_requests_2_0_0                1562                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_0_0
ramulator.average_serving_requests_2_0_0            0.012537                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_0_0
           ramulator.active_cycles_2_0_1                1788                                      # Total active cycles for level _2_0_1
             ramulator.busy_cycles_2_0_1                1788                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_0_1
        ramulator.serving_requests_2_0_1                1989                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_0_1
ramulator.average_serving_requests_2_0_1            0.015965                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_0_1
             ramulator.active_cycles_2_1                2107                                      # Total active cycles for level _2_1
               ramulator.busy_cycles_2_1                2107                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_1
          ramulator.serving_requests_2_1                2603                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_1
  ramulator.average_serving_requests_2_1            0.020893                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_1
           ramulator.active_cycles_2_1_0                1345                                      # Total active cycles for level _2_1_0
             ramulator.busy_cycles_2_1_0                1345                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_1_0
        ramulator.serving_requests_2_1_0                1499                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_1_0
ramulator.average_serving_requests_2_1_0            0.012032                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_1_0
           ramulator.active_cycles_2_1_1                1044                                      # Total active cycles for level _2_1_1
             ramulator.busy_cycles_2_1_1                1044                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_1_1
        ramulator.serving_requests_2_1_1                1104                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_1_1
ramulator.average_serving_requests_2_1_1            0.008861                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_1_1
             ramulator.active_cycles_2_2                2320                                      # Total active cycles for level _2_2
               ramulator.busy_cycles_2_2                2320                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_2
          ramulator.serving_requests_2_2                3151                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_2
  ramulator.average_serving_requests_2_2            0.025292                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_2
           ramulator.active_cycles_2_2_0                1184                                      # Total active cycles for level _2_2_0
             ramulator.busy_cycles_2_2_0                1184                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_2_0
        ramulator.serving_requests_2_2_0                1341                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_2_0
ramulator.average_serving_requests_2_2_0            0.010764                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_2_0
           ramulator.active_cycles_2_2_1                1644                                      # Total active cycles for level _2_2_1
             ramulator.busy_cycles_2_2_1                1644                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_2_1
        ramulator.serving_requests_2_2_1                1810                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_2_1
ramulator.average_serving_requests_2_2_1            0.014528                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_2_1
             ramulator.active_cycles_2_3                1722                                      # Total active cycles for level _2_3
               ramulator.busy_cycles_2_3                1722                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_3
          ramulator.serving_requests_2_3                2203                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_3
  ramulator.average_serving_requests_2_3            0.017682                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_3
           ramulator.active_cycles_2_3_0                 957                                      # Total active cycles for level _2_3_0
             ramulator.busy_cycles_2_3_0                 957                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_3_0
        ramulator.serving_requests_2_3_0                1052                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_3_0
ramulator.average_serving_requests_2_3_0            0.008444                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_3_0
           ramulator.active_cycles_2_3_1                1091                                      # Total active cycles for level _2_3_1
             ramulator.busy_cycles_2_3_1                1091                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_3_1
        ramulator.serving_requests_2_3_1                1151                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_3_1
ramulator.average_serving_requests_2_3_1            0.009239                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_3                6064                                      # Total active cycles for level _3
                 ramulator.busy_cycles_3                8264                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3
            ramulator.serving_requests_3               10846                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3
    ramulator.average_serving_requests_3            0.087056                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3
             ramulator.active_cycles_3_0                2744                                      # Total active cycles for level _3_0
               ramulator.busy_cycles_3_0                2744                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_0
          ramulator.serving_requests_3_0                3155                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_0
  ramulator.average_serving_requests_3_0            0.025324                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_0
           ramulator.active_cycles_3_0_0                 928                                      # Total active cycles for level _3_0_0
             ramulator.busy_cycles_3_0_0                 928                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_0_0
        ramulator.serving_requests_3_0_0                 958                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_0_0
ramulator.average_serving_requests_3_0_0            0.007689                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_0_0
           ramulator.active_cycles_3_0_1                1981                                      # Total active cycles for level _3_0_1
             ramulator.busy_cycles_3_0_1                1981                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_0_1
        ramulator.serving_requests_3_0_1                2197                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_0_1
ramulator.average_serving_requests_3_0_1            0.017634                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_0_1
             ramulator.active_cycles_3_1                2031                                      # Total active cycles for level _3_1
               ramulator.busy_cycles_3_1                2031                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_1
          ramulator.serving_requests_3_1                2293                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_1
  ramulator.average_serving_requests_3_1            0.018405                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_1
           ramulator.active_cycles_3_1_0                 627                                      # Total active cycles for level _3_1_0
             ramulator.busy_cycles_3_1_0                 627                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_1_0
        ramulator.serving_requests_3_1_0                 649                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_1_0
ramulator.average_serving_requests_3_1_0            0.005209                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_1_0
           ramulator.active_cycles_3_1_1                1532                                      # Total active cycles for level _3_1_1
             ramulator.busy_cycles_3_1_1                1532                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_1_1
        ramulator.serving_requests_3_1_1                1644                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_1_1
ramulator.average_serving_requests_3_1_1            0.013196                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_1_1
             ramulator.active_cycles_3_2                2480                                      # Total active cycles for level _3_2
               ramulator.busy_cycles_3_2                2480                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_2
          ramulator.serving_requests_3_2                2798                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_2
  ramulator.average_serving_requests_3_2            0.022458                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_2
           ramulator.active_cycles_3_2_0                 758                                      # Total active cycles for level _3_2_0
             ramulator.busy_cycles_3_2_0                 758                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_2_0
        ramulator.serving_requests_3_2_0                 770                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_2_0
ramulator.average_serving_requests_3_2_0            0.006180                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_2_0
           ramulator.active_cycles_3_2_1                1893                                      # Total active cycles for level _3_2_1
             ramulator.busy_cycles_3_2_1                1893                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_2_1
        ramulator.serving_requests_3_2_1                2028                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_2_1
ramulator.average_serving_requests_3_2_1            0.016278                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_2_1
             ramulator.active_cycles_3_3                2463                                      # Total active cycles for level _3_3
               ramulator.busy_cycles_3_3                2463                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_3
          ramulator.serving_requests_3_3                2600                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_3
  ramulator.average_serving_requests_3_3            0.020869                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_3
           ramulator.active_cycles_3_3_0                 867                                      # Total active cycles for level _3_3_0
             ramulator.busy_cycles_3_3_0                 867                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_3_0
        ramulator.serving_requests_3_3_0                 867                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_3_0
ramulator.average_serving_requests_3_3_0            0.006959                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_3_0
           ramulator.active_cycles_3_3_1                1672                                      # Total active cycles for level _3_3_1
             ramulator.busy_cycles_3_3_1                1672                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_3_1
        ramulator.serving_requests_3_3_1                1733                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_3_1
ramulator.average_serving_requests_3_3_1            0.013910                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_4                5976                                      # Total active cycles for level _4
                 ramulator.busy_cycles_4                8376                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4
            ramulator.serving_requests_4               15478                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4
    ramulator.average_serving_requests_4            0.124234                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4
             ramulator.active_cycles_4_0                3077                                      # Total active cycles for level _4_0
               ramulator.busy_cycles_4_0                3077                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_0
          ramulator.serving_requests_4_0                4565                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_0
  ramulator.average_serving_requests_4_0            0.036641                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_0
           ramulator.active_cycles_4_0_0                1905                                      # Total active cycles for level _4_0_0
             ramulator.busy_cycles_4_0_0                1905                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_0_0
        ramulator.serving_requests_4_0_0                2094                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_0_0
ramulator.average_serving_requests_4_0_0            0.016808                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_0_0
           ramulator.active_cycles_4_0_1                2276                                      # Total active cycles for level _4_0_1
             ramulator.busy_cycles_4_0_1                2276                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_0_1
        ramulator.serving_requests_4_0_1                2471                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_0_1
ramulator.average_serving_requests_4_0_1            0.019834                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_0_1
             ramulator.active_cycles_4_1                2115                                      # Total active cycles for level _4_1
               ramulator.busy_cycles_4_1                2115                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_1
          ramulator.serving_requests_4_1                3408                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_1
  ramulator.average_serving_requests_4_1            0.027354                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_1
           ramulator.active_cycles_4_1_0                1484                                      # Total active cycles for level _4_1_0
             ramulator.busy_cycles_4_1_0                1484                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_1_0
        ramulator.serving_requests_4_1_0                1644                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_1_0
ramulator.average_serving_requests_4_1_0            0.013196                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_1_0
           ramulator.active_cycles_4_1_1                1525                                      # Total active cycles for level _4_1_1
             ramulator.busy_cycles_4_1_1                1525                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_1_1
        ramulator.serving_requests_4_1_1                1764                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_1_1
ramulator.average_serving_requests_4_1_1            0.014159                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_1_1
             ramulator.active_cycles_4_2                3113                                      # Total active cycles for level _4_2
               ramulator.busy_cycles_4_2                3113                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_2
          ramulator.serving_requests_4_2                4209                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_2
  ramulator.average_serving_requests_4_2            0.033784                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_2
           ramulator.active_cycles_4_2_0                1656                                      # Total active cycles for level _4_2_0
             ramulator.busy_cycles_4_2_0                1656                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_2_0
        ramulator.serving_requests_4_2_0                1814                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_2_0
ramulator.average_serving_requests_4_2_0            0.014560                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_2_0
           ramulator.active_cycles_4_2_1                2195                                      # Total active cycles for level _4_2_1
             ramulator.busy_cycles_4_2_1                2195                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_2_1
        ramulator.serving_requests_4_2_1                2395                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_2_1
ramulator.average_serving_requests_4_2_1            0.019224                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_2_1
             ramulator.active_cycles_4_3                2467                                      # Total active cycles for level _4_3
               ramulator.busy_cycles_4_3                2467                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_3
          ramulator.serving_requests_4_3                3296                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_3
  ramulator.average_serving_requests_4_3            0.026455                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_3
           ramulator.active_cycles_4_3_0                1478                                      # Total active cycles for level _4_3_0
             ramulator.busy_cycles_4_3_0                1478                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_3_0
        ramulator.serving_requests_4_3_0                1628                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_3_0
ramulator.average_serving_requests_4_3_0            0.013067                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_3_0
           ramulator.active_cycles_4_3_1                1521                                      # Total active cycles for level _4_3_1
             ramulator.busy_cycles_4_3_1                1521                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_3_1
        ramulator.serving_requests_4_3_1                1668                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_3_1
ramulator.average_serving_requests_4_3_1            0.013388                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_5                6878                                      # Total active cycles for level _5
                 ramulator.busy_cycles_5                9278                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5
            ramulator.serving_requests_5               14219                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5
    ramulator.average_serving_requests_5            0.114129                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5
             ramulator.active_cycles_5_0                2936                                      # Total active cycles for level _5_0
               ramulator.busy_cycles_5_0                2936                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_0
          ramulator.serving_requests_5_0                3680                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_0
  ramulator.average_serving_requests_5_0            0.029538                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_0
           ramulator.active_cycles_5_0_0                1293                                      # Total active cycles for level _5_0_0
             ramulator.busy_cycles_5_0_0                1293                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_0_0
        ramulator.serving_requests_5_0_0                1390                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_0_0
ramulator.average_serving_requests_5_0_0            0.011157                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_0_0
           ramulator.active_cycles_5_0_1                2077                                      # Total active cycles for level _5_0_1
             ramulator.busy_cycles_5_0_1                2077                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_0_1
        ramulator.serving_requests_5_0_1                2290                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_0_1
ramulator.average_serving_requests_5_0_1            0.018381                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_0_1
             ramulator.active_cycles_5_1                2247                                      # Total active cycles for level _5_1
               ramulator.busy_cycles_5_1                2247                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_1
          ramulator.serving_requests_5_1                3073                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_1
  ramulator.average_serving_requests_5_1            0.024665                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_1
           ramulator.active_cycles_5_1_0                1005                                      # Total active cycles for level _5_1_0
             ramulator.busy_cycles_5_1_0                1005                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_1_0
        ramulator.serving_requests_5_1_0                1074                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_1_0
ramulator.average_serving_requests_5_1_0            0.008620                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_1_0
           ramulator.active_cycles_5_1_1                1749                                      # Total active cycles for level _5_1_1
             ramulator.busy_cycles_5_1_1                1749                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_1_1
        ramulator.serving_requests_5_1_1                1999                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_1_1
ramulator.average_serving_requests_5_1_1            0.016045                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_1_1
             ramulator.active_cycles_5_2                2907                                      # Total active cycles for level _5_2
               ramulator.busy_cycles_5_2                2907                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_2
          ramulator.serving_requests_5_2                3861                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_2
  ramulator.average_serving_requests_5_2            0.030990                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_2
           ramulator.active_cycles_5_2_0                1565                                      # Total active cycles for level _5_2_0
             ramulator.busy_cycles_5_2_0                1565                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_2_0
        ramulator.serving_requests_5_2_0                1712                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_2_0
ramulator.average_serving_requests_5_2_0            0.013741                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_2_0
           ramulator.active_cycles_5_2_1                1916                                      # Total active cycles for level _5_2_1
             ramulator.busy_cycles_5_2_1                1916                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_2_1
        ramulator.serving_requests_5_2_1                2149                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_2_1
ramulator.average_serving_requests_5_2_1            0.017249                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_2_1
             ramulator.active_cycles_5_3                2770                                      # Total active cycles for level _5_3
               ramulator.busy_cycles_5_3                2770                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_3
          ramulator.serving_requests_5_3                3605                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_3
  ramulator.average_serving_requests_5_3            0.028936                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_3
           ramulator.active_cycles_5_3_0                1608                                      # Total active cycles for level _5_3_0
             ramulator.busy_cycles_5_3_0                1608                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_3_0
        ramulator.serving_requests_5_3_0                1723                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_3_0
ramulator.average_serving_requests_5_3_0            0.013830                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_3_0
           ramulator.active_cycles_5_3_1                1682                                      # Total active cycles for level _5_3_1
             ramulator.busy_cycles_5_3_1                1682                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_3_1
        ramulator.serving_requests_5_3_1                1882                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_3_1
ramulator.average_serving_requests_5_3_1            0.015106                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_6                3699                                      # Total active cycles for level _6
                 ramulator.busy_cycles_6                6099                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6
            ramulator.serving_requests_6                6170                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6
    ramulator.average_serving_requests_6            0.049524                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6
             ramulator.active_cycles_6_0                1215                                      # Total active cycles for level _6_0
               ramulator.busy_cycles_6_0                1215                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_0
          ramulator.serving_requests_6_0                1308                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_0
  ramulator.average_serving_requests_6_0            0.010499                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_0
           ramulator.active_cycles_6_0_0                 763                                      # Total active cycles for level _6_0_0
             ramulator.busy_cycles_6_0_0                 763                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_0_0
        ramulator.serving_requests_6_0_0                 805                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_0_0
ramulator.average_serving_requests_6_0_0            0.006461                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_0_0
           ramulator.active_cycles_6_0_1                 452                                      # Total active cycles for level _6_0_1
             ramulator.busy_cycles_6_0_1                 452                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_0_1
        ramulator.serving_requests_6_0_1                 503                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_0_1
ramulator.average_serving_requests_6_0_1            0.004037                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_0_1
             ramulator.active_cycles_6_1                 906                                      # Total active cycles for level _6_1
               ramulator.busy_cycles_6_1                 906                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_1
          ramulator.serving_requests_6_1                 980                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_1
  ramulator.average_serving_requests_6_1            0.007866                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_1
           ramulator.active_cycles_6_1_0                 549                                      # Total active cycles for level _6_1_0
             ramulator.busy_cycles_6_1_0                 549                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_1_0
        ramulator.serving_requests_6_1_0                 559                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_1_0
ramulator.average_serving_requests_6_1_0            0.004487                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_1_0
           ramulator.active_cycles_6_1_1                 357                                      # Total active cycles for level _6_1_1
             ramulator.busy_cycles_6_1_1                 357                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_1_1
        ramulator.serving_requests_6_1_1                 421                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_1_1
ramulator.average_serving_requests_6_1_1            0.003379                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_1_1
             ramulator.active_cycles_6_2                1732                                      # Total active cycles for level _6_2
               ramulator.busy_cycles_6_2                1732                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_2
          ramulator.serving_requests_6_2                1865                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_2
  ramulator.average_serving_requests_6_2            0.014969                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_2
           ramulator.active_cycles_6_2_0                1133                                      # Total active cycles for level _6_2_0
             ramulator.busy_cycles_6_2_0                1133                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_2_0
        ramulator.serving_requests_6_2_0                1162                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_2_0
ramulator.average_serving_requests_6_2_0            0.009327                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_2_0
           ramulator.active_cycles_6_2_1                 599                                      # Total active cycles for level _6_2_1
             ramulator.busy_cycles_6_2_1                 599                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_2_1
        ramulator.serving_requests_6_2_1                 703                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_2_1
ramulator.average_serving_requests_6_2_1            0.005643                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_2_1
             ramulator.active_cycles_6_3                1834                                      # Total active cycles for level _6_3
               ramulator.busy_cycles_6_3                1834                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_3
          ramulator.serving_requests_6_3                2017                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_3
  ramulator.average_serving_requests_6_3            0.016189                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_3
           ramulator.active_cycles_6_3_0                1275                                      # Total active cycles for level _6_3_0
             ramulator.busy_cycles_6_3_0                1275                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_3_0
        ramulator.serving_requests_6_3_0                1379                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_3_0
ramulator.average_serving_requests_6_3_0            0.011069                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_3_0
           ramulator.active_cycles_6_3_1                 559                                      # Total active cycles for level _6_3_1
             ramulator.busy_cycles_6_3_1                 559                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_3_1
        ramulator.serving_requests_6_3_1                 638                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_3_1
ramulator.average_serving_requests_6_3_1            0.005121                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_7                3088                                      # Total active cycles for level _7
                 ramulator.busy_cycles_7                5488                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7
            ramulator.serving_requests_7                5495                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7
    ramulator.average_serving_requests_7            0.044106                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7
             ramulator.active_cycles_7_0                1390                                      # Total active cycles for level _7_0
               ramulator.busy_cycles_7_0                1390                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_0
          ramulator.serving_requests_7_0                1482                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_0
  ramulator.average_serving_requests_7_0            0.011895                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_0
           ramulator.active_cycles_7_0_0                 789                                      # Total active cycles for level _7_0_0
             ramulator.busy_cycles_7_0_0                 789                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_0_0
        ramulator.serving_requests_7_0_0                 830                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_0_0
ramulator.average_serving_requests_7_0_0            0.006662                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_0_0
           ramulator.active_cycles_7_0_1                 601                                      # Total active cycles for level _7_0_1
             ramulator.busy_cycles_7_0_1                 601                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_0_1
        ramulator.serving_requests_7_0_1                 652                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_0_1
ramulator.average_serving_requests_7_0_1            0.005233                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_0_1
             ramulator.active_cycles_7_1                 944                                      # Total active cycles for level _7_1
               ramulator.busy_cycles_7_1                 944                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_1
          ramulator.serving_requests_7_1                1018                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_1
  ramulator.average_serving_requests_7_1            0.008171                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_1
           ramulator.active_cycles_7_1_0                 499                                      # Total active cycles for level _7_1_0
             ramulator.busy_cycles_7_1_0                 499                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_1_0
        ramulator.serving_requests_7_1_0                 509                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_1_0
ramulator.average_serving_requests_7_1_0            0.004085                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_1_0
           ramulator.active_cycles_7_1_1                 445                                      # Total active cycles for level _7_1_1
             ramulator.busy_cycles_7_1_1                 445                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_1_1
        ramulator.serving_requests_7_1_1                 509                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_1_1
ramulator.average_serving_requests_7_1_1            0.004085                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_1_1
             ramulator.active_cycles_7_2                1420                                      # Total active cycles for level _7_2
               ramulator.busy_cycles_7_2                1420                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_2
          ramulator.serving_requests_7_2                1554                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_2
  ramulator.average_serving_requests_7_2            0.012473                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_2
           ramulator.active_cycles_7_2_0                 672                                      # Total active cycles for level _7_2_0
             ramulator.busy_cycles_7_2_0                 672                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_2_0
        ramulator.serving_requests_7_2_0                 702                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_2_0
ramulator.average_serving_requests_7_2_0            0.005635                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_2_0
           ramulator.active_cycles_7_2_1                 748                                      # Total active cycles for level _7_2_1
             ramulator.busy_cycles_7_2_1                 748                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_2_1
        ramulator.serving_requests_7_2_1                 852                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_2_1
ramulator.average_serving_requests_7_2_1            0.006839                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_2_1
             ramulator.active_cycles_7_3                1272                                      # Total active cycles for level _7_3
               ramulator.busy_cycles_7_3                1272                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_3
          ramulator.serving_requests_7_3                1441                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_3
  ramulator.average_serving_requests_7_3            0.011566                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_3
           ramulator.active_cycles_7_3_0                 608                                      # Total active cycles for level _7_3_0
             ramulator.busy_cycles_7_3_0                 608                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_3_0
        ramulator.serving_requests_7_3_0                 698                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_3_0
ramulator.average_serving_requests_7_3_0            0.005603                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_3_0
           ramulator.active_cycles_7_3_1                 664                                      # Total active cycles for level _7_3_1
             ramulator.busy_cycles_7_3_1                 664                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_3_1
        ramulator.serving_requests_7_3_1                 743                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_3_1
ramulator.average_serving_requests_7_3_1            0.005964                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_8                5608                                      # Total active cycles for level _8
                 ramulator.busy_cycles_8                8008                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8
            ramulator.serving_requests_8               10863                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8
    ramulator.average_serving_requests_8            0.087192                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8
             ramulator.active_cycles_8_0                1890                                      # Total active cycles for level _8_0
               ramulator.busy_cycles_8_0                1890                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_0
          ramulator.serving_requests_8_0                2092                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_0
  ramulator.average_serving_requests_8_0            0.016791                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_0
           ramulator.active_cycles_8_0_0                 870                                      # Total active cycles for level _8_0_0
             ramulator.busy_cycles_8_0_0                 870                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_0_0
        ramulator.serving_requests_8_0_0                 918                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_0_0
ramulator.average_serving_requests_8_0_0            0.007368                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_0_0
           ramulator.active_cycles_8_0_1                1123                                      # Total active cycles for level _8_0_1
             ramulator.busy_cycles_8_0_1                1123                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_0_1
        ramulator.serving_requests_8_0_1                1174                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_0_1
ramulator.average_serving_requests_8_0_1            0.009423                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_0_1
             ramulator.active_cycles_8_1                2289                                      # Total active cycles for level _8_1
               ramulator.busy_cycles_8_1                2289                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_1
          ramulator.serving_requests_8_1                2911                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_1
  ramulator.average_serving_requests_8_1            0.023365                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_1
           ramulator.active_cycles_8_1_0                1125                                      # Total active cycles for level _8_1_0
             ramulator.busy_cycles_8_1_0                1125                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_1_0
        ramulator.serving_requests_8_1_0                1207                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_1_0
ramulator.average_serving_requests_8_1_0            0.009688                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_1_0
           ramulator.active_cycles_8_1_1                1565                                      # Total active cycles for level _8_1_1
             ramulator.busy_cycles_8_1_1                1565                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_1_1
        ramulator.serving_requests_8_1_1                1704                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_1_1
ramulator.average_serving_requests_8_1_1            0.013677                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_1_1
             ramulator.active_cycles_8_2                2971                                      # Total active cycles for level _8_2
               ramulator.busy_cycles_8_2                2971                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_2
          ramulator.serving_requests_8_2                3503                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_2
  ramulator.average_serving_requests_8_2            0.028117                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_2
           ramulator.active_cycles_8_2_0                1390                                      # Total active cycles for level _8_2_0
             ramulator.busy_cycles_8_2_0                1390                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_2_0
        ramulator.serving_requests_8_2_0                1502                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_2_0
ramulator.average_serving_requests_8_2_0            0.012056                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_2_0
           ramulator.active_cycles_8_2_1                1867                                      # Total active cycles for level _8_2_1
             ramulator.busy_cycles_8_2_1                1867                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_2_1
        ramulator.serving_requests_8_2_1                2001                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_2_1
ramulator.average_serving_requests_8_2_1            0.016061                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_2_1
             ramulator.active_cycles_8_3                2042                                      # Total active cycles for level _8_3
               ramulator.busy_cycles_8_3                2042                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_3
          ramulator.serving_requests_8_3                2357                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_3
  ramulator.average_serving_requests_8_3            0.018919                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_3
           ramulator.active_cycles_8_3_0                1032                                      # Total active cycles for level _8_3_0
             ramulator.busy_cycles_8_3_0                1032                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_3_0
        ramulator.serving_requests_8_3_0                1094                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_3_0
ramulator.average_serving_requests_8_3_0            0.008781                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_3_0
           ramulator.active_cycles_8_3_1                1184                                      # Total active cycles for level _8_3_1
             ramulator.busy_cycles_8_3_1                1184                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_3_1
        ramulator.serving_requests_8_3_1                1263                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_3_1
ramulator.average_serving_requests_8_3_1            0.010137                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_9                6764                                      # Total active cycles for level _9
                 ramulator.busy_cycles_9                9164                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9
            ramulator.serving_requests_9               12875                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9
    ramulator.average_serving_requests_9            0.103341                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9
             ramulator.active_cycles_9_0                2367                                      # Total active cycles for level _9_0
               ramulator.busy_cycles_9_0                2367                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_0
          ramulator.serving_requests_9_0                2872                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_0
  ramulator.average_serving_requests_9_0            0.023052                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_0
           ramulator.active_cycles_9_0_0                1547                                      # Total active cycles for level _9_0_0
             ramulator.busy_cycles_9_0_0                1547                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_0_0
        ramulator.serving_requests_9_0_0                1709                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_0_0
ramulator.average_serving_requests_9_0_0            0.013717                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_0_0
           ramulator.active_cycles_9_0_1                1119                                      # Total active cycles for level _9_0_1
             ramulator.busy_cycles_9_0_1                1119                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_0_1
        ramulator.serving_requests_9_0_1                1163                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_0_1
ramulator.average_serving_requests_9_0_1            0.009335                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_0_1
             ramulator.active_cycles_9_1                2572                                      # Total active cycles for level _9_1
               ramulator.busy_cycles_9_1                2572                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_1
          ramulator.serving_requests_9_1                3139                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_1
  ramulator.average_serving_requests_9_1            0.025195                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_1
           ramulator.active_cycles_9_1_0                1805                                      # Total active cycles for level _9_1_0
             ramulator.busy_cycles_9_1_0                1805                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_1_0
        ramulator.serving_requests_9_1_0                1946                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_1_0
ramulator.average_serving_requests_9_1_0            0.015620                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_1_0
           ramulator.active_cycles_9_1_1                1159                                      # Total active cycles for level _9_1_1
             ramulator.busy_cycles_9_1_1                1159                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_1_1
        ramulator.serving_requests_9_1_1                1193                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_1_1
ramulator.average_serving_requests_9_1_1            0.009576                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_1_1
             ramulator.active_cycles_9_2                3066                                      # Total active cycles for level _9_2
               ramulator.busy_cycles_9_2                3066                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_2
          ramulator.serving_requests_9_2                3913                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_2
  ramulator.average_serving_requests_9_2            0.031408                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_2
           ramulator.active_cycles_9_2_0                1903                                      # Total active cycles for level _9_2_0
             ramulator.busy_cycles_9_2_0                1903                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_2_0
        ramulator.serving_requests_9_2_0                2087                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_2_0
ramulator.average_serving_requests_9_2_0            0.016751                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_2_0
           ramulator.active_cycles_9_2_1                1750                                      # Total active cycles for level _9_2_1
             ramulator.busy_cycles_9_2_1                1750                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_2_1
        ramulator.serving_requests_9_2_1                1826                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_2_1
ramulator.average_serving_requests_9_2_1            0.014656                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_2_1
             ramulator.active_cycles_9_3                2295                                      # Total active cycles for level _9_3
               ramulator.busy_cycles_9_3                2295                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_3
          ramulator.serving_requests_9_3                2951                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_3
  ramulator.average_serving_requests_9_3            0.023686                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_3
           ramulator.active_cycles_9_3_0                1386                                      # Total active cycles for level _9_3_0
             ramulator.busy_cycles_9_3_0                1386                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_3_0
        ramulator.serving_requests_9_3_0                1503                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_3_0
ramulator.average_serving_requests_9_3_0            0.012064                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_3_0
           ramulator.active_cycles_9_3_1                1412                                      # Total active cycles for level _9_3_1
             ramulator.busy_cycles_9_3_1                1412                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_3_1
        ramulator.serving_requests_9_3_1                1448                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_3_1
ramulator.average_serving_requests_9_3_1            0.011622                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_10                4396                                      # Total active cycles for level _10
                ramulator.busy_cycles_10                6796                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10
           ramulator.serving_requests_10                6083                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10
   ramulator.average_serving_requests_10            0.048825                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10
            ramulator.active_cycles_10_0                1296                                      # Total active cycles for level _10_0
              ramulator.busy_cycles_10_0                1296                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_0
         ramulator.serving_requests_10_0                1350                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_0
 ramulator.average_serving_requests_10_0            0.010836                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_0
          ramulator.active_cycles_10_0_0                 464                                      # Total active cycles for level _10_0_0
            ramulator.busy_cycles_10_0_0                 464                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_0_0
       ramulator.serving_requests_10_0_0                 464                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_0_0
ramulator.average_serving_requests_10_0_0            0.003724                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_0_0
          ramulator.active_cycles_10_0_1                 832                                      # Total active cycles for level _10_0_1
            ramulator.busy_cycles_10_0_1                 832                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_0_1
       ramulator.serving_requests_10_0_1                 886                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_0_1
ramulator.average_serving_requests_10_0_1            0.007111                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_0_1
            ramulator.active_cycles_10_1                1409                                      # Total active cycles for level _10_1
              ramulator.busy_cycles_10_1                1409                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_1
         ramulator.serving_requests_10_1                1491                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_1
 ramulator.average_serving_requests_10_1            0.011968                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_1
          ramulator.active_cycles_10_1_0                 870                                      # Total active cycles for level _10_1_0
            ramulator.busy_cycles_10_1_0                 870                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_1_0
       ramulator.serving_requests_10_1_0                 910                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_1_0
ramulator.average_serving_requests_10_1_0            0.007304                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_1_0
          ramulator.active_cycles_10_1_1                 539                                      # Total active cycles for level _10_1_1
            ramulator.busy_cycles_10_1_1                 539                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_1_1
       ramulator.serving_requests_10_1_1                 581                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_1_1
ramulator.average_serving_requests_10_1_1            0.004663                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_1_1
            ramulator.active_cycles_10_2                1789                                      # Total active cycles for level _10_2
              ramulator.busy_cycles_10_2                1789                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_2
         ramulator.serving_requests_10_2                1878                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_2
 ramulator.average_serving_requests_10_2            0.015074                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_2
          ramulator.active_cycles_10_2_0                 847                                      # Total active cycles for level _10_2_0
            ramulator.busy_cycles_10_2_0                 847                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_2_0
       ramulator.serving_requests_10_2_0                 895                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_2_0
ramulator.average_serving_requests_10_2_0            0.007184                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_2_0
          ramulator.active_cycles_10_2_1                 942                                      # Total active cycles for level _10_2_1
            ramulator.busy_cycles_10_2_1                 942                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_2_1
       ramulator.serving_requests_10_2_1                 983                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_2_1
ramulator.average_serving_requests_10_2_1            0.007890                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_2_1
            ramulator.active_cycles_10_3                1299                                      # Total active cycles for level _10_3
              ramulator.busy_cycles_10_3                1299                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_3
         ramulator.serving_requests_10_3                1364                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_3
 ramulator.average_serving_requests_10_3            0.010948                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_3
          ramulator.active_cycles_10_3_0                 534                                      # Total active cycles for level _10_3_0
            ramulator.busy_cycles_10_3_0                 534                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_3_0
       ramulator.serving_requests_10_3_0                 534                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_3_0
ramulator.average_serving_requests_10_3_0            0.004286                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_3_0
          ramulator.active_cycles_10_3_1                 800                                      # Total active cycles for level _10_3_1
            ramulator.busy_cycles_10_3_1                 800                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_3_1
       ramulator.serving_requests_10_3_1                 830                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_3_1
ramulator.average_serving_requests_10_3_1            0.006662                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_11                7435                                      # Total active cycles for level _11
                ramulator.busy_cycles_11                9435                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11
           ramulator.serving_requests_11               13349                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11
   ramulator.average_serving_requests_11            0.107146                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11
            ramulator.active_cycles_11_0                2620                                      # Total active cycles for level _11_0
              ramulator.busy_cycles_11_0                2620                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_0
         ramulator.serving_requests_11_0                3239                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_0
 ramulator.average_serving_requests_11_0            0.025998                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_0
          ramulator.active_cycles_11_0_0                1059                                      # Total active cycles for level _11_0_0
            ramulator.busy_cycles_11_0_0                1059                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_0_0
       ramulator.serving_requests_11_0_0                1195                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_0_0
ramulator.average_serving_requests_11_0_0            0.009592                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_0_0
          ramulator.active_cycles_11_0_1                1917                                      # Total active cycles for level _11_0_1
            ramulator.busy_cycles_11_0_1                1917                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_0_1
       ramulator.serving_requests_11_0_1                2044                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_0_1
ramulator.average_serving_requests_11_0_1            0.016406                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_0_1
            ramulator.active_cycles_11_1                2371                                      # Total active cycles for level _11_1
              ramulator.busy_cycles_11_1                2371                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_1
         ramulator.serving_requests_11_1                2660                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_1
 ramulator.average_serving_requests_11_1            0.021351                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_1
          ramulator.active_cycles_11_1_0                1167                                      # Total active cycles for level _11_1_0
            ramulator.busy_cycles_11_1_0                1167                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_1_0
       ramulator.serving_requests_11_1_0                1253                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_1_0
ramulator.average_serving_requests_11_1_0            0.010057                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_1_0
          ramulator.active_cycles_11_1_1                1362                                      # Total active cycles for level _11_1_1
            ramulator.busy_cycles_11_1_1                1362                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_1_1
       ramulator.serving_requests_11_1_1                1407                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_1_1
ramulator.average_serving_requests_11_1_1            0.011293                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_1_1
            ramulator.active_cycles_11_2                3351                                      # Total active cycles for level _11_2
              ramulator.busy_cycles_11_2                3351                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_2
         ramulator.serving_requests_11_2                4157                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_2
 ramulator.average_serving_requests_11_2            0.033366                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_2
          ramulator.active_cycles_11_2_0                1364                                      # Total active cycles for level _11_2_0
            ramulator.busy_cycles_11_2_0                1364                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_2_0
       ramulator.serving_requests_11_2_0                1499                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_2_0
ramulator.average_serving_requests_11_2_0            0.012032                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_2_0
          ramulator.active_cycles_11_2_1                2550                                      # Total active cycles for level _11_2_1
            ramulator.busy_cycles_11_2_1                2550                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_2_1
       ramulator.serving_requests_11_2_1                2658                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_2_1
ramulator.average_serving_requests_11_2_1            0.021334                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_2_1
            ramulator.active_cycles_11_3                2686                                      # Total active cycles for level _11_3
              ramulator.busy_cycles_11_3                2686                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_3
         ramulator.serving_requests_11_3                3293                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_3
 ramulator.average_serving_requests_11_3            0.026431                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_3
          ramulator.active_cycles_11_3_0                1283                                      # Total active cycles for level _11_3_0
            ramulator.busy_cycles_11_3_0                1283                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_3_0
       ramulator.serving_requests_11_3_0                1481                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_3_0
ramulator.average_serving_requests_11_3_0            0.011887                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_3_0
          ramulator.active_cycles_11_3_1                1768                                      # Total active cycles for level _11_3_1
            ramulator.busy_cycles_11_3_1                1768                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_3_1
       ramulator.serving_requests_11_3_1                1812                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_3_1
ramulator.average_serving_requests_11_3_1            0.014544                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_12                7777                                      # Total active cycles for level _12
                ramulator.busy_cycles_12                9977                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12
           ramulator.serving_requests_12               13188                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12
   ramulator.average_serving_requests_12            0.105854                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12
            ramulator.active_cycles_12_0                2838                                      # Total active cycles for level _12_0
              ramulator.busy_cycles_12_0                2838                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_0
         ramulator.serving_requests_12_0                2974                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_0
 ramulator.average_serving_requests_12_0            0.023871                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_0
          ramulator.active_cycles_12_0_0                1163                                      # Total active cycles for level _12_0_0
            ramulator.busy_cycles_12_0_0                1163                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_0_0
       ramulator.serving_requests_12_0_0                1185                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_0_0
ramulator.average_serving_requests_12_0_0            0.009511                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_0_0
          ramulator.active_cycles_12_0_1                1675                                      # Total active cycles for level _12_0_1
            ramulator.busy_cycles_12_0_1                1675                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_0_1
       ramulator.serving_requests_12_0_1                1789                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_0_1
ramulator.average_serving_requests_12_0_1            0.014359                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_0_1
            ramulator.active_cycles_12_1                2813                                      # Total active cycles for level _12_1
              ramulator.busy_cycles_12_1                2813                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_1
         ramulator.serving_requests_12_1                2915                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_1
 ramulator.average_serving_requests_12_1            0.023397                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_1
          ramulator.active_cycles_12_1_0                1217                                      # Total active cycles for level _12_1_0
            ramulator.busy_cycles_12_1_0                1217                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_1_0
       ramulator.serving_requests_12_1_0                1217                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_1_0
ramulator.average_serving_requests_12_1_0            0.009768                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_1_0
          ramulator.active_cycles_12_1_1                1596                                      # Total active cycles for level _12_1_1
            ramulator.busy_cycles_12_1_1                1596                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_1_1
       ramulator.serving_requests_12_1_1                1698                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_1_1
ramulator.average_serving_requests_12_1_1            0.013629                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_1_1
            ramulator.active_cycles_12_2                3218                                      # Total active cycles for level _12_2
              ramulator.busy_cycles_12_2                3218                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_2
         ramulator.serving_requests_12_2                3660                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_2
 ramulator.average_serving_requests_12_2            0.029377                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_2
          ramulator.active_cycles_12_2_0                1539                                      # Total active cycles for level _12_2_0
            ramulator.busy_cycles_12_2_0                1539                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_2_0
       ramulator.serving_requests_12_2_0                1660                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_2_0
ramulator.average_serving_requests_12_2_0            0.013324                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_2_0
          ramulator.active_cycles_12_2_1                1908                                      # Total active cycles for level _12_2_1
            ramulator.busy_cycles_12_2_1                1908                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_2_1
       ramulator.serving_requests_12_2_1                2000                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_2_1
ramulator.average_serving_requests_12_2_1            0.016053                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_2_1
            ramulator.active_cycles_12_3                3121                                      # Total active cycles for level _12_3
              ramulator.busy_cycles_12_3                3121                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_3
         ramulator.serving_requests_12_3                3639                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_3
 ramulator.average_serving_requests_12_3            0.029209                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_3
          ramulator.active_cycles_12_3_0                1533                                      # Total active cycles for level _12_3_0
            ramulator.busy_cycles_12_3_0                1533                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_3_0
       ramulator.serving_requests_12_3_0                1641                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_3_0
ramulator.average_serving_requests_12_3_0            0.013172                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_3_0
          ramulator.active_cycles_12_3_1                1894                                      # Total active cycles for level _12_3_1
            ramulator.busy_cycles_12_3_1                1894                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_3_1
       ramulator.serving_requests_12_3_1                1998                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_3_1
ramulator.average_serving_requests_12_3_1            0.016037                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_13                6758                                      # Total active cycles for level _13
                ramulator.busy_cycles_13                9158                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13
           ramulator.serving_requests_13               15763                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13
   ramulator.average_serving_requests_13            0.126522                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13
            ramulator.active_cycles_13_0                3253                                      # Total active cycles for level _13_0
              ramulator.busy_cycles_13_0                3253                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_0
         ramulator.serving_requests_13_0                4136                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_0
 ramulator.average_serving_requests_13_0            0.033198                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_0
          ramulator.active_cycles_13_0_0                1056                                      # Total active cycles for level _13_0_0
            ramulator.busy_cycles_13_0_0                1056                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_0_0
       ramulator.serving_requests_13_0_0                1080                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_0_0
ramulator.average_serving_requests_13_0_0            0.008669                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_0_0
          ramulator.active_cycles_13_0_1                2775                                      # Total active cycles for level _13_0_1
            ramulator.busy_cycles_13_0_1                2775                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_0_1
       ramulator.serving_requests_13_0_1                3056                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_0_1
ramulator.average_serving_requests_13_0_1            0.024529                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_0_1
            ramulator.active_cycles_13_1                2665                                      # Total active cycles for level _13_1
              ramulator.busy_cycles_13_1                2665                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_1
         ramulator.serving_requests_13_1                3214                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_1
 ramulator.average_serving_requests_13_1            0.025797                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_1
          ramulator.active_cycles_13_1_0                1385                                      # Total active cycles for level _13_1_0
            ramulator.busy_cycles_13_1_0                1385                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_1_0
       ramulator.serving_requests_13_1_0                1463                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_1_0
ramulator.average_serving_requests_13_1_0            0.011743                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_1_0
          ramulator.active_cycles_13_1_1                1646                                      # Total active cycles for level _13_1_1
            ramulator.busy_cycles_13_1_1                1646                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_1_1
       ramulator.serving_requests_13_1_1                1751                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_1_1
ramulator.average_serving_requests_13_1_1            0.014054                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_1_1
            ramulator.active_cycles_13_2                3285                                      # Total active cycles for level _13_2
              ramulator.busy_cycles_13_2                3285                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_2
         ramulator.serving_requests_13_2                4450                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_2
 ramulator.average_serving_requests_13_2            0.035718                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_2
          ramulator.active_cycles_13_2_0                1678                                      # Total active cycles for level _13_2_0
            ramulator.busy_cycles_13_2_0                1678                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_2_0
       ramulator.serving_requests_13_2_0                1770                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_2_0
ramulator.average_serving_requests_13_2_0            0.014207                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_2_0
          ramulator.active_cycles_13_2_1                2443                                      # Total active cycles for level _13_2_1
            ramulator.busy_cycles_13_2_1                2443                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_2_1
       ramulator.serving_requests_13_2_1                2680                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_2_1
ramulator.average_serving_requests_13_2_1            0.021511                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_2_1
            ramulator.active_cycles_13_3                2881                                      # Total active cycles for level _13_3
              ramulator.busy_cycles_13_3                2881                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_3
         ramulator.serving_requests_13_3                3963                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_3
 ramulator.average_serving_requests_13_3            0.031809                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_3
          ramulator.active_cycles_13_3_0                1325                                      # Total active cycles for level _13_3_0
            ramulator.busy_cycles_13_3_0                1325                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_3_0
       ramulator.serving_requests_13_3_0                1380                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_3_0
ramulator.average_serving_requests_13_3_0            0.011077                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_3_0
          ramulator.active_cycles_13_3_1                2334                                      # Total active cycles for level _13_3_1
            ramulator.busy_cycles_13_3_1                2334                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_3_1
       ramulator.serving_requests_13_3_1                2583                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_3_1
ramulator.average_serving_requests_13_3_1            0.020733                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_14                5539                                      # Total active cycles for level _14
                ramulator.busy_cycles_14                7939                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14
           ramulator.serving_requests_14                8919                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14
   ramulator.average_serving_requests_14            0.071589                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14
            ramulator.active_cycles_14_0                2420                                      # Total active cycles for level _14_0
              ramulator.busy_cycles_14_0                2420                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_0
         ramulator.serving_requests_14_0                2514                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_0
 ramulator.average_serving_requests_14_0            0.020179                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_0
          ramulator.active_cycles_14_0_0                 484                                      # Total active cycles for level _14_0_0
            ramulator.busy_cycles_14_0_0                 484                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_0_0
       ramulator.serving_requests_14_0_0                 484                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_0_0
ramulator.average_serving_requests_14_0_0            0.003885                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_0_0
          ramulator.active_cycles_14_0_1                1936                                      # Total active cycles for level _14_0_1
            ramulator.busy_cycles_14_0_1                1936                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_0_1
       ramulator.serving_requests_14_0_1                2030                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_0_1
ramulator.average_serving_requests_14_0_1            0.016294                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_0_1
            ramulator.active_cycles_14_1                1742                                      # Total active cycles for level _14_1
              ramulator.busy_cycles_14_1                1742                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_1
         ramulator.serving_requests_14_1                1798                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_1
 ramulator.average_serving_requests_14_1            0.014432                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_1
          ramulator.active_cycles_14_1_0                 281                                      # Total active cycles for level _14_1_0
            ramulator.busy_cycles_14_1_0                 281                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_1_0
       ramulator.serving_requests_14_1_0                 281                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_1_0
ramulator.average_serving_requests_14_1_0            0.002255                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_1_0
          ramulator.active_cycles_14_1_1                1461                                      # Total active cycles for level _14_1_1
            ramulator.busy_cycles_14_1_1                1461                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_1_1
       ramulator.serving_requests_14_1_1                1517                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_1_1
ramulator.average_serving_requests_14_1_1            0.012176                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_1_1
            ramulator.active_cycles_14_2                1950                                      # Total active cycles for level _14_2
              ramulator.busy_cycles_14_2                1950                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_2
         ramulator.serving_requests_14_2                2060                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_2
 ramulator.average_serving_requests_14_2            0.016535                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_2
          ramulator.active_cycles_14_2_0                 430                                      # Total active cycles for level _14_2_0
            ramulator.busy_cycles_14_2_0                 430                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_2_0
       ramulator.serving_requests_14_2_0                 430                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_2_0
ramulator.average_serving_requests_14_2_0            0.003451                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_2_0
          ramulator.active_cycles_14_2_1                1520                                      # Total active cycles for level _14_2_1
            ramulator.busy_cycles_14_2_1                1520                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_2_1
       ramulator.serving_requests_14_2_1                1630                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_2_1
ramulator.average_serving_requests_14_2_1            0.013083                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_2_1
            ramulator.active_cycles_14_3                2331                                      # Total active cycles for level _14_3
              ramulator.busy_cycles_14_3                2331                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_3
         ramulator.serving_requests_14_3                2547                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_3
 ramulator.average_serving_requests_14_3            0.020444                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_3
          ramulator.active_cycles_14_3_0                 315                                      # Total active cycles for level _14_3_0
            ramulator.busy_cycles_14_3_0                 315                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_3_0
       ramulator.serving_requests_14_3_0                 315                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_3_0
ramulator.average_serving_requests_14_3_0            0.002528                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_3_0
          ramulator.active_cycles_14_3_1                2016                                      # Total active cycles for level _14_3_1
            ramulator.busy_cycles_14_3_1                2016                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_3_1
       ramulator.serving_requests_14_3_1                2232                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_3_1
ramulator.average_serving_requests_14_3_1            0.017915                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_15                4952                                      # Total active cycles for level _15
                ramulator.busy_cycles_15                7352                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15
           ramulator.serving_requests_15                9372                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15
   ramulator.average_serving_requests_15            0.075225                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15
            ramulator.active_cycles_15_0                2595                                      # Total active cycles for level _15_0
              ramulator.busy_cycles_15_0                2595                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_0
         ramulator.serving_requests_15_0                3161                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_0
 ramulator.average_serving_requests_15_0            0.025372                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_0
          ramulator.active_cycles_15_0_0                 815                                      # Total active cycles for level _15_0_0
            ramulator.busy_cycles_15_0_0                 815                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_0_0
       ramulator.serving_requests_15_0_0                 856                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_0_0
ramulator.average_serving_requests_15_0_0            0.006871                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_0_0
          ramulator.active_cycles_15_0_1                2119                                      # Total active cycles for level _15_0_1
            ramulator.busy_cycles_15_0_1                2119                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_0_1
       ramulator.serving_requests_15_0_1                2305                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_0_1
ramulator.average_serving_requests_15_0_1            0.018501                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_0_1
            ramulator.active_cycles_15_1                1604                                      # Total active cycles for level _15_1
              ramulator.busy_cycles_15_1                1604                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_1
         ramulator.serving_requests_15_1                1719                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_1
 ramulator.average_serving_requests_15_1            0.013798                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_1
          ramulator.active_cycles_15_1_0                 333                                      # Total active cycles for level _15_1_0
            ramulator.busy_cycles_15_1_0                 333                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_1_0
       ramulator.serving_requests_15_1_0                 333                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_1_0
ramulator.average_serving_requests_15_1_0            0.002673                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_1_0
          ramulator.active_cycles_15_1_1                1337                                      # Total active cycles for level _15_1_1
            ramulator.busy_cycles_15_1_1                1337                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_1_1
       ramulator.serving_requests_15_1_1                1386                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_1_1
ramulator.average_serving_requests_15_1_1            0.011125                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_1_1
            ramulator.active_cycles_15_2                2317                                      # Total active cycles for level _15_2
              ramulator.busy_cycles_15_2                2317                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_2
         ramulator.serving_requests_15_2                2521                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_2
 ramulator.average_serving_requests_15_2            0.020235                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_2
          ramulator.active_cycles_15_2_0                 560                                      # Total active cycles for level _15_2_0
            ramulator.busy_cycles_15_2_0                 560                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_2_0
       ramulator.serving_requests_15_2_0                 560                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_2_0
ramulator.average_serving_requests_15_2_0            0.004495                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_2_0
          ramulator.active_cycles_15_2_1                1806                                      # Total active cycles for level _15_2_1
            ramulator.busy_cycles_15_2_1                1806                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_2_1
       ramulator.serving_requests_15_2_1                1961                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_2_1
ramulator.average_serving_requests_15_2_1            0.015740                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_2_1
            ramulator.active_cycles_15_3                1689                                      # Total active cycles for level _15_3
              ramulator.busy_cycles_15_3                1689                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_3
         ramulator.serving_requests_15_3                1971                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_3
 ramulator.average_serving_requests_15_3            0.015820                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_3
          ramulator.active_cycles_15_3_0                 409                                      # Total active cycles for level _15_3_0
            ramulator.busy_cycles_15_3_0                 409                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_3_0
       ramulator.serving_requests_15_3_0                 409                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_3_0
ramulator.average_serving_requests_15_3_0            0.003283                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_3_0
          ramulator.active_cycles_15_3_1                1440                                      # Total active cycles for level _15_3_1
            ramulator.busy_cycles_15_3_1                1440                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_3_1
       ramulator.serving_requests_15_3_1                1562                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_3_1
ramulator.average_serving_requests_15_3_1            0.012537                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_16                5877                                      # Total active cycles for level _16
                ramulator.busy_cycles_16                8277                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16
           ramulator.serving_requests_16               18134                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16
   ramulator.average_serving_requests_16            0.145553                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16
            ramulator.active_cycles_16_0                3478                                      # Total active cycles for level _16_0
              ramulator.busy_cycles_16_0                3478                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_0
         ramulator.serving_requests_16_0                4962                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_0
 ramulator.average_serving_requests_16_0            0.039828                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_0
          ramulator.active_cycles_16_0_0                1851                                      # Total active cycles for level _16_0_0
            ramulator.busy_cycles_16_0_0                1851                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_0_0
       ramulator.serving_requests_16_0_0                2122                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_0_0
ramulator.average_serving_requests_16_0_0            0.017032                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_0_0
          ramulator.active_cycles_16_0_1                2564                                      # Total active cycles for level _16_0_1
            ramulator.busy_cycles_16_0_1                2564                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_0_1
       ramulator.serving_requests_16_0_1                2840                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_0_1
ramulator.average_serving_requests_16_0_1            0.022795                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_0_1
            ramulator.active_cycles_16_1                3005                                      # Total active cycles for level _16_1
              ramulator.busy_cycles_16_1                3005                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_1
         ramulator.serving_requests_16_1                3721                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_1
 ramulator.average_serving_requests_16_1            0.029867                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_1
          ramulator.active_cycles_16_1_0                1577                                      # Total active cycles for level _16_1_0
            ramulator.busy_cycles_16_1_0                1577                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_1_0
       ramulator.serving_requests_16_1_0                1754                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_1_0
ramulator.average_serving_requests_16_1_0            0.014079                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_1_0
          ramulator.active_cycles_16_1_1                1791                                      # Total active cycles for level _16_1_1
            ramulator.busy_cycles_16_1_1                1791                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_1_1
       ramulator.serving_requests_16_1_1                1967                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_1_1
ramulator.average_serving_requests_16_1_1            0.015788                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_1_1
            ramulator.active_cycles_16_2                3438                                      # Total active cycles for level _16_2
              ramulator.busy_cycles_16_2                3438                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_2
         ramulator.serving_requests_16_2                4966                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_2
 ramulator.average_serving_requests_16_2            0.039860                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_2
          ramulator.active_cycles_16_2_0                2030                                      # Total active cycles for level _16_2_0
            ramulator.busy_cycles_16_2_0                2030                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_2_0
       ramulator.serving_requests_16_2_0                2243                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_2_0
ramulator.average_serving_requests_16_2_0            0.018003                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_2_0
          ramulator.active_cycles_16_2_1                2423                                      # Total active cycles for level _16_2_1
            ramulator.busy_cycles_16_2_1                2423                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_2_1
       ramulator.serving_requests_16_2_1                2723                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_2_1
ramulator.average_serving_requests_16_2_1            0.021856                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_2_1
            ramulator.active_cycles_16_3                3118                                      # Total active cycles for level _16_3
              ramulator.busy_cycles_16_3                3118                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_3
         ramulator.serving_requests_16_3                4485                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_3
 ramulator.average_serving_requests_16_3            0.035999                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_3
          ramulator.active_cycles_16_3_0                1838                                      # Total active cycles for level _16_3_0
            ramulator.busy_cycles_16_3_0                1838                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_3_0
       ramulator.serving_requests_16_3_0                2060                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_3_0
ramulator.average_serving_requests_16_3_0            0.016535                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_3_0
          ramulator.active_cycles_16_3_1                2134                                      # Total active cycles for level _16_3_1
            ramulator.busy_cycles_16_3_1                2134                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_3_1
       ramulator.serving_requests_16_3_1                2425                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_3_1
ramulator.average_serving_requests_16_3_1            0.019464                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_17                5100                                      # Total active cycles for level _17
                ramulator.busy_cycles_17                7500                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17
           ramulator.serving_requests_17                8087                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17
   ramulator.average_serving_requests_17            0.064910                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17
            ramulator.active_cycles_17_0                2248                                      # Total active cycles for level _17_0
              ramulator.busy_cycles_17_0                2248                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_0
         ramulator.serving_requests_17_0                2378                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_0
 ramulator.average_serving_requests_17_0            0.019087                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_0
          ramulator.active_cycles_17_0_0                 725                                      # Total active cycles for level _17_0_0
            ramulator.busy_cycles_17_0_0                 725                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_0_0
       ramulator.serving_requests_17_0_0                 777                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_0_0
ramulator.average_serving_requests_17_0_0            0.006237                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_0_0
          ramulator.active_cycles_17_0_1                1523                                      # Total active cycles for level _17_0_1
            ramulator.busy_cycles_17_0_1                1523                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_0_1
       ramulator.serving_requests_17_0_1                1601                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_0_1
ramulator.average_serving_requests_17_0_1            0.012850                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_0_1
            ramulator.active_cycles_17_1                1670                                      # Total active cycles for level _17_1
              ramulator.busy_cycles_17_1                1670                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_1
         ramulator.serving_requests_17_1                1755                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_1
 ramulator.average_serving_requests_17_1            0.014087                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_1
          ramulator.active_cycles_17_1_0                 546                                      # Total active cycles for level _17_1_0
            ramulator.busy_cycles_17_1_0                 546                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_1_0
       ramulator.serving_requests_17_1_0                 564                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_1_0
ramulator.average_serving_requests_17_1_0            0.004527                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_1_0
          ramulator.active_cycles_17_1_1                1190                                      # Total active cycles for level _17_1_1
            ramulator.busy_cycles_17_1_1                1190                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_1_1
       ramulator.serving_requests_17_1_1                1191                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_1_1
ramulator.average_serving_requests_17_1_1            0.009560                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_1_1
            ramulator.active_cycles_17_2                1865                                      # Total active cycles for level _17_2
              ramulator.busy_cycles_17_2                1865                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_2
         ramulator.serving_requests_17_2                2003                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_2
 ramulator.average_serving_requests_17_2            0.016077                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_2
          ramulator.active_cycles_17_2_0                 612                                      # Total active cycles for level _17_2_0
            ramulator.busy_cycles_17_2_0                 612                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_2_0
       ramulator.serving_requests_17_2_0                 624                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_2_0
ramulator.average_serving_requests_17_2_0            0.005009                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_2_0
          ramulator.active_cycles_17_2_1                1314                                      # Total active cycles for level _17_2_1
            ramulator.busy_cycles_17_2_1                1314                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_2_1
       ramulator.serving_requests_17_2_1                1379                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_2_1
ramulator.average_serving_requests_17_2_1            0.011069                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_2_1
            ramulator.active_cycles_17_3                1840                                      # Total active cycles for level _17_3
              ramulator.busy_cycles_17_3                1840                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_3
         ramulator.serving_requests_17_3                1951                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_3
 ramulator.average_serving_requests_17_3            0.015660                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_3
          ramulator.active_cycles_17_3_0                 744                                      # Total active cycles for level _17_3_0
            ramulator.busy_cycles_17_3_0                 744                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_3_0
       ramulator.serving_requests_17_3_0                 804                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_3_0
ramulator.average_serving_requests_17_3_0            0.006453                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_3_0
          ramulator.active_cycles_17_3_1                1096                                      # Total active cycles for level _17_3_1
            ramulator.busy_cycles_17_3_1                1096                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_3_1
       ramulator.serving_requests_17_3_1                1147                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_3_1
ramulator.average_serving_requests_17_3_1            0.009206                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_18                5928                                      # Total active cycles for level _18
                ramulator.busy_cycles_18                8328                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18
           ramulator.serving_requests_18                8847                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18
   ramulator.average_serving_requests_18            0.071011                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18
            ramulator.active_cycles_18_0                2674                                      # Total active cycles for level _18_0
              ramulator.busy_cycles_18_0                2674                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_0
         ramulator.serving_requests_18_0                2903                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_0
 ramulator.average_serving_requests_18_0            0.023301                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_0
          ramulator.active_cycles_18_0_0                1051                                      # Total active cycles for level _18_0_0
            ramulator.busy_cycles_18_0_0                1051                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_0_0
       ramulator.serving_requests_18_0_0                1120                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_0_0
ramulator.average_serving_requests_18_0_0            0.008990                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_0_0
          ramulator.active_cycles_18_0_1                1712                                      # Total active cycles for level _18_0_1
            ramulator.busy_cycles_18_0_1                1712                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_0_1
       ramulator.serving_requests_18_0_1                1783                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_0_1
ramulator.average_serving_requests_18_0_1            0.014311                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_0_1
            ramulator.active_cycles_18_1                1654                                      # Total active cycles for level _18_1
              ramulator.busy_cycles_18_1                1654                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_1
         ramulator.serving_requests_18_1                1704                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_1
 ramulator.average_serving_requests_18_1            0.013677                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_1
          ramulator.active_cycles_18_1_0                 441                                      # Total active cycles for level _18_1_0
            ramulator.busy_cycles_18_1_0                 441                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_1_0
       ramulator.serving_requests_18_1_0                 475                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_1_0
ramulator.average_serving_requests_18_1_0            0.003813                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_1_0
          ramulator.active_cycles_18_1_1                1213                                      # Total active cycles for level _18_1_1
            ramulator.busy_cycles_18_1_1                1213                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_1_1
       ramulator.serving_requests_18_1_1                1229                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_1_1
ramulator.average_serving_requests_18_1_1            0.009865                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_1_1
            ramulator.active_cycles_18_2                2057                                      # Total active cycles for level _18_2
              ramulator.busy_cycles_18_2                2057                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_2
         ramulator.serving_requests_18_2                2248                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_2
 ramulator.average_serving_requests_18_2            0.018044                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_2
          ramulator.active_cycles_18_2_0                 811                                      # Total active cycles for level _18_2_0
            ramulator.busy_cycles_18_2_0                 811                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_2_0
       ramulator.serving_requests_18_2_0                 849                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_2_0
ramulator.average_serving_requests_18_2_0            0.006815                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_2_0
          ramulator.active_cycles_18_2_1                1345                                      # Total active cycles for level _18_2_1
            ramulator.busy_cycles_18_2_1                1345                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_2_1
       ramulator.serving_requests_18_2_1                1399                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_2_1
ramulator.average_serving_requests_18_2_1            0.011229                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_2_1
            ramulator.active_cycles_18_3                1850                                      # Total active cycles for level _18_3
              ramulator.busy_cycles_18_3                1850                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_3
         ramulator.serving_requests_18_3                1992                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_3
 ramulator.average_serving_requests_18_3            0.015989                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_3
          ramulator.active_cycles_18_3_0                 596                                      # Total active cycles for level _18_3_0
            ramulator.busy_cycles_18_3_0                 596                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_3_0
       ramulator.serving_requests_18_3_0                 632                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_3_0
ramulator.average_serving_requests_18_3_0            0.005073                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_3_0
          ramulator.active_cycles_18_3_1                1326                                      # Total active cycles for level _18_3_1
            ramulator.busy_cycles_18_3_1                1326                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_3_1
       ramulator.serving_requests_18_3_1                1360                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_3_1
ramulator.average_serving_requests_18_3_1            0.010916                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_19                5807                                      # Total active cycles for level _19
                ramulator.busy_cycles_19                8207                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19
           ramulator.serving_requests_19                7307                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19
   ramulator.average_serving_requests_19            0.058650                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19
            ramulator.active_cycles_19_0                2426                                      # Total active cycles for level _19_0
              ramulator.busy_cycles_19_0                2426                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_0
         ramulator.serving_requests_19_0                2496                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_0
 ramulator.average_serving_requests_19_0            0.020034                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_0
          ramulator.active_cycles_19_0_0                 813                                      # Total active cycles for level _19_0_0
            ramulator.busy_cycles_19_0_0                 813                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_0_0
       ramulator.serving_requests_19_0_0                 813                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_0_0
ramulator.average_serving_requests_19_0_0            0.006526                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_0_0
          ramulator.active_cycles_19_0_1                1613                                      # Total active cycles for level _19_0_1
            ramulator.busy_cycles_19_0_1                1613                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_0_1
       ramulator.serving_requests_19_0_1                1683                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_0_1
ramulator.average_serving_requests_19_0_1            0.013509                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_0_1
            ramulator.active_cycles_19_1                1460                                      # Total active cycles for level _19_1
              ramulator.busy_cycles_19_1                1460                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_1
         ramulator.serving_requests_19_1                1472                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_1
 ramulator.average_serving_requests_19_1            0.011815                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_1
          ramulator.active_cycles_19_1_0                 342                                      # Total active cycles for level _19_1_0
            ramulator.busy_cycles_19_1_0                 342                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_1_0
       ramulator.serving_requests_19_1_0                 342                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_1_0
ramulator.average_serving_requests_19_1_0            0.002745                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_1_0
          ramulator.active_cycles_19_1_1                1118                                      # Total active cycles for level _19_1_1
            ramulator.busy_cycles_19_1_1                1118                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_1_1
       ramulator.serving_requests_19_1_1                1130                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_1_1
ramulator.average_serving_requests_19_1_1            0.009070                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_1_1
            ramulator.active_cycles_19_2                1741                                      # Total active cycles for level _19_2
              ramulator.busy_cycles_19_2                1741                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_2
         ramulator.serving_requests_19_2                1793                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_2
 ramulator.average_serving_requests_19_2            0.014392                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_2
          ramulator.active_cycles_19_2_0                 589                                      # Total active cycles for level _19_2_0
            ramulator.busy_cycles_19_2_0                 589                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_2_0
       ramulator.serving_requests_19_2_0                 589                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_2_0
ramulator.average_serving_requests_19_2_0            0.004728                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_2_0
          ramulator.active_cycles_19_2_1                1152                                      # Total active cycles for level _19_2_1
            ramulator.busy_cycles_19_2_1                1152                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_2_1
       ramulator.serving_requests_19_2_1                1204                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_2_1
ramulator.average_serving_requests_19_2_1            0.009664                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_2_1
            ramulator.active_cycles_19_3                1459                                      # Total active cycles for level _19_3
              ramulator.busy_cycles_19_3                1459                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_3
         ramulator.serving_requests_19_3                1546                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_3
 ramulator.average_serving_requests_19_3            0.012409                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_3
          ramulator.active_cycles_19_3_0                 403                                      # Total active cycles for level _19_3_0
            ramulator.busy_cycles_19_3_0                 403                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_3_0
       ramulator.serving_requests_19_3_0                 403                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_3_0
ramulator.average_serving_requests_19_3_0            0.003235                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_3_0
          ramulator.active_cycles_19_3_1                1091                                      # Total active cycles for level _19_3_1
            ramulator.busy_cycles_19_3_1                1091                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_3_1
       ramulator.serving_requests_19_3_1                1143                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_3_1
ramulator.average_serving_requests_19_3_1            0.009174                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_20                5610                                      # Total active cycles for level _20
                ramulator.busy_cycles_20                8010                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20
           ramulator.serving_requests_20               11570                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20
   ramulator.average_serving_requests_20            0.092867                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20
            ramulator.active_cycles_20_0                2709                                      # Total active cycles for level _20_0
              ramulator.busy_cycles_20_0                2709                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_0
         ramulator.serving_requests_20_0                3623                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_0
 ramulator.average_serving_requests_20_0            0.029080                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_0
          ramulator.active_cycles_20_0_0                1397                                      # Total active cycles for level _20_0_0
            ramulator.busy_cycles_20_0_0                1397                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_0_0
       ramulator.serving_requests_20_0_0                1502                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_0_0
ramulator.average_serving_requests_20_0_0            0.012056                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_0_0
          ramulator.active_cycles_20_0_1                1896                                      # Total active cycles for level _20_0_1
            ramulator.busy_cycles_20_0_1                1896                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_0_1
       ramulator.serving_requests_20_0_1                2121                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_0_1
ramulator.average_serving_requests_20_0_1            0.017024                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_0_1
            ramulator.active_cycles_20_1                1791                                      # Total active cycles for level _20_1
              ramulator.busy_cycles_20_1                1791                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_1
         ramulator.serving_requests_20_1                2311                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_1
 ramulator.average_serving_requests_20_1            0.018549                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_1
          ramulator.active_cycles_20_1_0                 711                                      # Total active cycles for level _20_1_0
            ramulator.busy_cycles_20_1_0                 711                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_1_0
       ramulator.serving_requests_20_1_0                 744                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_1_0
ramulator.average_serving_requests_20_1_0            0.005972                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_1_0
          ramulator.active_cycles_20_1_1                1405                                      # Total active cycles for level _20_1_1
            ramulator.busy_cycles_20_1_1                1405                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_1_1
       ramulator.serving_requests_20_1_1                1567                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_1_1
ramulator.average_serving_requests_20_1_1            0.012578                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_1_1
            ramulator.active_cycles_20_2                2000                                      # Total active cycles for level _20_2
              ramulator.busy_cycles_20_2                2000                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_2
         ramulator.serving_requests_20_2                2454                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_2
 ramulator.average_serving_requests_20_2            0.019697                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_2
          ramulator.active_cycles_20_2_0                 919                                      # Total active cycles for level _20_2_0
            ramulator.busy_cycles_20_2_0                 919                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_2_0
       ramulator.serving_requests_20_2_0                 952                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_2_0
ramulator.average_serving_requests_20_2_0            0.007641                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_2_0
          ramulator.active_cycles_20_2_1                1397                                      # Total active cycles for level _20_2_1
            ramulator.busy_cycles_20_2_1                1397                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_2_1
       ramulator.serving_requests_20_2_1                1502                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_2_1
ramulator.average_serving_requests_20_2_1            0.012056                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_2_1
            ramulator.active_cycles_20_3                2052                                      # Total active cycles for level _20_3
              ramulator.busy_cycles_20_3                2052                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_3
         ramulator.serving_requests_20_3                3182                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_3
 ramulator.average_serving_requests_20_3            0.025540                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_3
          ramulator.active_cycles_20_3_0                1129                                      # Total active cycles for level _20_3_0
            ramulator.busy_cycles_20_3_0                1129                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_3_0
       ramulator.serving_requests_20_3_0                1279                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_3_0
ramulator.average_serving_requests_20_3_0            0.010266                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_3_0
          ramulator.active_cycles_20_3_1                1693                                      # Total active cycles for level _20_3_1
            ramulator.busy_cycles_20_3_1                1693                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_3_1
       ramulator.serving_requests_20_3_1                1903                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_3_1
ramulator.average_serving_requests_20_3_1            0.015274                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_21                8148                                      # Total active cycles for level _21
                ramulator.busy_cycles_21               10548                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21
           ramulator.serving_requests_21               16598                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21
   ramulator.average_serving_requests_21            0.133224                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21
            ramulator.active_cycles_21_0                3295                                      # Total active cycles for level _21_0
              ramulator.busy_cycles_21_0                3295                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_0
         ramulator.serving_requests_21_0                4354                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_0
 ramulator.average_serving_requests_21_0            0.034947                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_0
          ramulator.active_cycles_21_0_0                1514                                      # Total active cycles for level _21_0_0
            ramulator.busy_cycles_21_0_0                1514                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_0_0
       ramulator.serving_requests_21_0_0                1618                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_0_0
ramulator.average_serving_requests_21_0_0            0.012987                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_0_0
          ramulator.active_cycles_21_0_1                2456                                      # Total active cycles for level _21_0_1
            ramulator.busy_cycles_21_0_1                2456                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_0_1
       ramulator.serving_requests_21_0_1                2736                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_0_1
ramulator.average_serving_requests_21_0_1            0.021961                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_0_1
            ramulator.active_cycles_21_1                2758                                      # Total active cycles for level _21_1
              ramulator.busy_cycles_21_1                2758                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_1
         ramulator.serving_requests_21_1                3601                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_1
 ramulator.average_serving_requests_21_1            0.028903                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_1
          ramulator.active_cycles_21_1_0                1454                                      # Total active cycles for level _21_1_0
            ramulator.busy_cycles_21_1_0                1454                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_1_0
       ramulator.serving_requests_21_1_0                1530                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_1_0
ramulator.average_serving_requests_21_1_0            0.012281                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_1_0
          ramulator.active_cycles_21_1_1                1819                                      # Total active cycles for level _21_1_1
            ramulator.busy_cycles_21_1_1                1819                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_1_1
       ramulator.serving_requests_21_1_1                2071                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_1_1
ramulator.average_serving_requests_21_1_1            0.016623                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_1_1
            ramulator.active_cycles_21_2                3460                                      # Total active cycles for level _21_2
              ramulator.busy_cycles_21_2                3460                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_2
         ramulator.serving_requests_21_2                4198                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_2
 ramulator.average_serving_requests_21_2            0.033695                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_2
          ramulator.active_cycles_21_2_0                1725                                      # Total active cycles for level _21_2_0
            ramulator.busy_cycles_21_2_0                1725                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_2_0
       ramulator.serving_requests_21_2_0                1804                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_2_0
ramulator.average_serving_requests_21_2_0            0.014480                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_2_0
          ramulator.active_cycles_21_2_1                2163                                      # Total active cycles for level _21_2_1
            ramulator.busy_cycles_21_2_1                2163                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_2_1
       ramulator.serving_requests_21_2_1                2394                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_2_1
ramulator.average_serving_requests_21_2_1            0.019215                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_2_1
            ramulator.active_cycles_21_3                3126                                      # Total active cycles for level _21_3
              ramulator.busy_cycles_21_3                3126                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_3
         ramulator.serving_requests_21_3                4445                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_3
 ramulator.average_serving_requests_21_3            0.035678                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_3
          ramulator.active_cycles_21_3_0                1640                                      # Total active cycles for level _21_3_0
            ramulator.busy_cycles_21_3_0                1640                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_3_0
       ramulator.serving_requests_21_3_0                1788                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_3_0
ramulator.average_serving_requests_21_3_0            0.014351                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_3_0
          ramulator.active_cycles_21_3_1                2368                                      # Total active cycles for level _21_3_1
            ramulator.busy_cycles_21_3_1                2368                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_3_1
       ramulator.serving_requests_21_3_1                2657                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_3_1
ramulator.average_serving_requests_21_3_1            0.021326                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_22                7135                                      # Total active cycles for level _22
                ramulator.busy_cycles_22                9535                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22
           ramulator.serving_requests_22               16380                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22
   ramulator.average_serving_requests_22            0.131474                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22
            ramulator.active_cycles_22_0                3224                                      # Total active cycles for level _22_0
              ramulator.busy_cycles_22_0                3224                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_0
         ramulator.serving_requests_22_0                4582                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_0
 ramulator.average_serving_requests_22_0            0.036778                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_0
          ramulator.active_cycles_22_0_0                1675                                      # Total active cycles for level _22_0_0
            ramulator.busy_cycles_22_0_0                1675                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_0_0
       ramulator.serving_requests_22_0_0                1822                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_0_0
ramulator.average_serving_requests_22_0_0            0.014624                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_0_0
          ramulator.active_cycles_22_0_1                2516                                      # Total active cycles for level _22_0_1
            ramulator.busy_cycles_22_0_1                2516                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_0_1
       ramulator.serving_requests_22_0_1                2760                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_0_1
ramulator.average_serving_requests_22_0_1            0.022153                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_0_1
            ramulator.active_cycles_22_1                2420                                      # Total active cycles for level _22_1
              ramulator.busy_cycles_22_1                2420                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_1
         ramulator.serving_requests_22_1                3694                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_1
 ramulator.average_serving_requests_22_1            0.029650                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_1
          ramulator.active_cycles_22_1_0                1449                                      # Total active cycles for level _22_1_0
            ramulator.busy_cycles_22_1_0                1449                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_1_0
       ramulator.serving_requests_22_1_0                1667                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_1_0
ramulator.average_serving_requests_22_1_0            0.013380                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_1_0
          ramulator.active_cycles_22_1_1                1846                                      # Total active cycles for level _22_1_1
            ramulator.busy_cycles_22_1_1                1846                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_1_1
       ramulator.serving_requests_22_1_1                2027                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_1_1
ramulator.average_serving_requests_22_1_1            0.016270                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_1_1
            ramulator.active_cycles_22_2                2811                                      # Total active cycles for level _22_2
              ramulator.busy_cycles_22_2                2811                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_2
         ramulator.serving_requests_22_2                3720                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_2
 ramulator.average_serving_requests_22_2            0.029859                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_2
          ramulator.active_cycles_22_2_0                1425                                      # Total active cycles for level _22_2_0
            ramulator.busy_cycles_22_2_0                1425                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_2_0
       ramulator.serving_requests_22_2_0                1598                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_2_0
ramulator.average_serving_requests_22_2_0            0.012826                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_2_0
          ramulator.active_cycles_22_2_1                1952                                      # Total active cycles for level _22_2_1
            ramulator.busy_cycles_22_2_1                1952                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_2_1
       ramulator.serving_requests_22_2_1                2122                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_2_1
ramulator.average_serving_requests_22_2_1            0.017032                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_2_1
            ramulator.active_cycles_22_3                2921                                      # Total active cycles for level _22_3
              ramulator.busy_cycles_22_3                2921                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_3
         ramulator.serving_requests_22_3                4384                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_3
 ramulator.average_serving_requests_22_3            0.035188                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_3
          ramulator.active_cycles_22_3_0                1467                                      # Total active cycles for level _22_3_0
            ramulator.busy_cycles_22_3_0                1467                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_3_0
       ramulator.serving_requests_22_3_0                1678                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_3_0
ramulator.average_serving_requests_22_3_0            0.013468                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_3_0
          ramulator.active_cycles_22_3_1                2470                                      # Total active cycles for level _22_3_1
            ramulator.busy_cycles_22_3_1                2470                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_3_1
       ramulator.serving_requests_22_3_1                2706                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_3_1
ramulator.average_serving_requests_22_3_1            0.021720                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_23                6520                                      # Total active cycles for level _23
                ramulator.busy_cycles_23                8720                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23
           ramulator.serving_requests_23               12174                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23
   ramulator.average_serving_requests_23            0.097715                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23
            ramulator.active_cycles_23_0                2750                                      # Total active cycles for level _23_0
              ramulator.busy_cycles_23_0                2750                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_0
         ramulator.serving_requests_23_0                3271                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_0
 ramulator.average_serving_requests_23_0            0.026255                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_0
          ramulator.active_cycles_23_0_0                 831                                      # Total active cycles for level _23_0_0
            ramulator.busy_cycles_23_0_0                 831                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_0_0
       ramulator.serving_requests_23_0_0                 889                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_0_0
ramulator.average_serving_requests_23_0_0            0.007136                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_0_0
          ramulator.active_cycles_23_0_1                2173                                      # Total active cycles for level _23_0_1
            ramulator.busy_cycles_23_0_1                2173                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_0_1
       ramulator.serving_requests_23_0_1                2382                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_0_1
ramulator.average_serving_requests_23_0_1            0.019119                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_0_1
            ramulator.active_cycles_23_1                2190                                      # Total active cycles for level _23_1
              ramulator.busy_cycles_23_1                2190                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_1
         ramulator.serving_requests_23_1                2455                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_1
 ramulator.average_serving_requests_23_1            0.019705                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_1
          ramulator.active_cycles_23_1_0                 848                                      # Total active cycles for level _23_1_0
            ramulator.busy_cycles_23_1_0                 848                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_1_0
       ramulator.serving_requests_23_1_0                 894                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_1_0
ramulator.average_serving_requests_23_1_0            0.007176                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_1_0
          ramulator.active_cycles_23_1_1                1479                                      # Total active cycles for level _23_1_1
            ramulator.busy_cycles_23_1_1                1479                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_1_1
       ramulator.serving_requests_23_1_1                1561                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_1_1
ramulator.average_serving_requests_23_1_1            0.012529                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_1_1
            ramulator.active_cycles_23_2                2724                                      # Total active cycles for level _23_2
              ramulator.busy_cycles_23_2                2724                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_2
         ramulator.serving_requests_23_2                3418                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_2
 ramulator.average_serving_requests_23_2            0.027435                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_2
          ramulator.active_cycles_23_2_0                1051                                      # Total active cycles for level _23_2_0
            ramulator.busy_cycles_23_2_0                1051                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_2_0
       ramulator.serving_requests_23_2_0                1117                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_2_0
ramulator.average_serving_requests_23_2_0            0.008966                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_2_0
          ramulator.active_cycles_23_2_1                2110                                      # Total active cycles for level _23_2_1
            ramulator.busy_cycles_23_2_1                2110                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_2_1
       ramulator.serving_requests_23_2_1                2301                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_2_1
ramulator.average_serving_requests_23_2_1            0.018469                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_2_1
            ramulator.active_cycles_23_3                2626                                      # Total active cycles for level _23_3
              ramulator.busy_cycles_23_3                2626                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_3
         ramulator.serving_requests_23_3                3030                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_3
 ramulator.average_serving_requests_23_3            0.024320                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_3
          ramulator.active_cycles_23_3_0                1056                                      # Total active cycles for level _23_3_0
            ramulator.busy_cycles_23_3_0                1056                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_3_0
       ramulator.serving_requests_23_3_0                1089                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_3_0
ramulator.average_serving_requests_23_3_0            0.008741                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_3_0
          ramulator.active_cycles_23_3_1                1831                                      # Total active cycles for level _23_3_1
            ramulator.busy_cycles_23_3_1                1831                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_3_1
       ramulator.serving_requests_23_3_1                1941                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_3_1
ramulator.average_serving_requests_23_3_1            0.015579                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_24                6674                                      # Total active cycles for level _24
                ramulator.busy_cycles_24                9074                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24
           ramulator.serving_requests_24               12180                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24
   ramulator.average_serving_requests_24            0.097763                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24
            ramulator.active_cycles_24_0                2910                                      # Total active cycles for level _24_0
              ramulator.busy_cycles_24_0                2910                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_0
         ramulator.serving_requests_24_0                3161                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_0
 ramulator.average_serving_requests_24_0            0.025372                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_0
          ramulator.active_cycles_24_0_0                2037                                      # Total active cycles for level _24_0_0
            ramulator.busy_cycles_24_0_0                2037                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_0_0
       ramulator.serving_requests_24_0_0                2268                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_0_0
ramulator.average_serving_requests_24_0_0            0.018204                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_0_0
          ramulator.active_cycles_24_0_1                 873                                      # Total active cycles for level _24_0_1
            ramulator.busy_cycles_24_0_1                 873                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_0_1
       ramulator.serving_requests_24_0_1                 893                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_0_1
ramulator.average_serving_requests_24_0_1            0.007168                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_0_1
            ramulator.active_cycles_24_1                2220                                      # Total active cycles for level _24_1
              ramulator.busy_cycles_24_1                2220                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_1
         ramulator.serving_requests_24_1                2388                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_1
 ramulator.average_serving_requests_24_1            0.019167                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_1
          ramulator.active_cycles_24_1_0                1418                                      # Total active cycles for level _24_1_0
            ramulator.busy_cycles_24_1_0                1418                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_1_0
       ramulator.serving_requests_24_1_0                1572                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_1_0
ramulator.average_serving_requests_24_1_0            0.012618                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_1_0
          ramulator.active_cycles_24_1_1                 806                                      # Total active cycles for level _24_1_1
            ramulator.busy_cycles_24_1_1                 806                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_1_1
       ramulator.serving_requests_24_1_1                 816                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_1_1
ramulator.average_serving_requests_24_1_1            0.006550                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_1_1
            ramulator.active_cycles_24_2                2940                                      # Total active cycles for level _24_2
              ramulator.busy_cycles_24_2                2940                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_2
         ramulator.serving_requests_24_2                3237                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_2
 ramulator.average_serving_requests_24_2            0.025982                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_2
          ramulator.active_cycles_24_2_0                2011                                      # Total active cycles for level _24_2_0
            ramulator.busy_cycles_24_2_0                2011                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_2_0
       ramulator.serving_requests_24_2_0                2207                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_2_0
ramulator.average_serving_requests_24_2_0            0.017715                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_2_0
          ramulator.active_cycles_24_2_1                 973                                      # Total active cycles for level _24_2_1
            ramulator.busy_cycles_24_2_1                 973                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_2_1
       ramulator.serving_requests_24_2_1                1030                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_2_1
ramulator.average_serving_requests_24_2_1            0.008267                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_2_1
            ramulator.active_cycles_24_3                3022                                      # Total active cycles for level _24_3
              ramulator.busy_cycles_24_3                3022                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_3
         ramulator.serving_requests_24_3                3394                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_3
 ramulator.average_serving_requests_24_3            0.027242                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_3
          ramulator.active_cycles_24_3_0                2063                                      # Total active cycles for level _24_3_0
            ramulator.busy_cycles_24_3_0                2063                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_3_0
       ramulator.serving_requests_24_3_0                2425                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_3_0
ramulator.average_serving_requests_24_3_0            0.019464                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_3_0
          ramulator.active_cycles_24_3_1                 959                                      # Total active cycles for level _24_3_1
            ramulator.busy_cycles_24_3_1                 959                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_3_1
       ramulator.serving_requests_24_3_1                 969                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_3_1
ramulator.average_serving_requests_24_3_1            0.007778                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_25                5953                                      # Total active cycles for level _25
                ramulator.busy_cycles_25                8353                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25
           ramulator.serving_requests_25                9963                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25
   ramulator.average_serving_requests_25            0.079968                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25
            ramulator.active_cycles_25_0                2417                                      # Total active cycles for level _25_0
              ramulator.busy_cycles_25_0                2417                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_0
         ramulator.serving_requests_25_0                2606                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_0
 ramulator.average_serving_requests_25_0            0.020917                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_0
          ramulator.active_cycles_25_0_0                1679                                      # Total active cycles for level _25_0_0
            ramulator.busy_cycles_25_0_0                1679                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_0_0
       ramulator.serving_requests_25_0_0                1846                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_0_0
ramulator.average_serving_requests_25_0_0            0.014817                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_0_0
          ramulator.active_cycles_25_0_1                 738                                      # Total active cycles for level _25_0_1
            ramulator.busy_cycles_25_0_1                 738                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_0_1
       ramulator.serving_requests_25_0_1                 760                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_0_1
ramulator.average_serving_requests_25_0_1            0.006100                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_0_1
            ramulator.active_cycles_25_1                1613                                      # Total active cycles for level _25_1
              ramulator.busy_cycles_25_1                1613                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_1
         ramulator.serving_requests_25_1                1758                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_1
 ramulator.average_serving_requests_25_1            0.014111                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_1
          ramulator.active_cycles_25_1_0                 959                                      # Total active cycles for level _25_1_0
            ramulator.busy_cycles_25_1_0                 959                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_1_0
       ramulator.serving_requests_25_1_0                1023                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_1_0
ramulator.average_serving_requests_25_1_0            0.008211                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_1_0
          ramulator.active_cycles_25_1_1                 725                                      # Total active cycles for level _25_1_1
            ramulator.busy_cycles_25_1_1                 725                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_1_1
       ramulator.serving_requests_25_1_1                 735                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_1_1
ramulator.average_serving_requests_25_1_1            0.005899                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_1_1
            ramulator.active_cycles_25_2                2508                                      # Total active cycles for level _25_2
              ramulator.busy_cycles_25_2                2508                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_2
         ramulator.serving_requests_25_2                2709                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_2
 ramulator.average_serving_requests_25_2            0.021744                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_2
          ramulator.active_cycles_25_2_0                1468                                      # Total active cycles for level _25_2_0
            ramulator.busy_cycles_25_2_0                1468                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_2_0
       ramulator.serving_requests_25_2_0                1561                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_2_0
ramulator.average_serving_requests_25_2_0            0.012529                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_2_0
          ramulator.active_cycles_25_2_1                1084                                      # Total active cycles for level _25_2_1
            ramulator.busy_cycles_25_2_1                1084                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_2_1
       ramulator.serving_requests_25_2_1                1148                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_2_1
ramulator.average_serving_requests_25_2_1            0.009214                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_2_1
            ramulator.active_cycles_25_3                2570                                      # Total active cycles for level _25_3
              ramulator.busy_cycles_25_3                2570                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_3
         ramulator.serving_requests_25_3                2890                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_3
 ramulator.average_serving_requests_25_3            0.023197                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_3
          ramulator.active_cycles_25_3_0                1640                                      # Total active cycles for level _25_3_0
            ramulator.busy_cycles_25_3_0                1640                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_3_0
       ramulator.serving_requests_25_3_0                1839                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_3_0
ramulator.average_serving_requests_25_3_0            0.014761                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_3_0
          ramulator.active_cycles_25_3_1                1031                                      # Total active cycles for level _25_3_1
            ramulator.busy_cycles_25_3_1                1031                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_3_1
       ramulator.serving_requests_25_3_1                1051                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_3_1
ramulator.average_serving_requests_25_3_1            0.008436                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_26                7202                                      # Total active cycles for level _26
                ramulator.busy_cycles_26                9602                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26
           ramulator.serving_requests_26               11070                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26
   ramulator.average_serving_requests_26            0.088854                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26
            ramulator.active_cycles_26_0                3038                                      # Total active cycles for level _26_0
              ramulator.busy_cycles_26_0                3038                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_0
         ramulator.serving_requests_26_0                3214                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_0
 ramulator.average_serving_requests_26_0            0.025797                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_0
          ramulator.active_cycles_26_0_0                1742                                      # Total active cycles for level _26_0_0
            ramulator.busy_cycles_26_0_0                1742                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_0_0
       ramulator.serving_requests_26_0_0                1898                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_0_0
ramulator.average_serving_requests_26_0_0            0.015234                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_0_0
          ramulator.active_cycles_26_0_1                1296                                      # Total active cycles for level _26_0_1
            ramulator.busy_cycles_26_0_1                1296                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_0_1
       ramulator.serving_requests_26_0_1                1316                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_0_1
ramulator.average_serving_requests_26_0_1            0.010563                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_0_1
            ramulator.active_cycles_26_1                1721                                      # Total active cycles for level _26_1
              ramulator.busy_cycles_26_1                1721                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_1
         ramulator.serving_requests_26_1                1820                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_1
 ramulator.average_serving_requests_26_1            0.014608                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_1
          ramulator.active_cycles_26_1_0                 948                                      # Total active cycles for level _26_1_0
            ramulator.busy_cycles_26_1_0                 948                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_1_0
       ramulator.serving_requests_26_1_0                1013                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_1_0
ramulator.average_serving_requests_26_1_0            0.008131                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_1_0
          ramulator.active_cycles_26_1_1                 797                                      # Total active cycles for level _26_1_1
            ramulator.busy_cycles_26_1_1                 797                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_1_1
       ramulator.serving_requests_26_1_1                 807                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_1_1
ramulator.average_serving_requests_26_1_1            0.006477                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_1_1
            ramulator.active_cycles_26_2                3245                                      # Total active cycles for level _26_2
              ramulator.busy_cycles_26_2                3245                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_2
         ramulator.serving_requests_26_2                3523                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_2
 ramulator.average_serving_requests_26_2            0.028277                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_2
          ramulator.active_cycles_26_2_0                1857                                      # Total active cycles for level _26_2_0
            ramulator.busy_cycles_26_2_0                1857                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_2_0
       ramulator.serving_requests_26_2_0                2037                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_2_0
ramulator.average_serving_requests_26_2_0            0.016350                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_2_0
          ramulator.active_cycles_26_2_1                1436                                      # Total active cycles for level _26_2_1
            ramulator.busy_cycles_26_2_1                1436                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_2_1
       ramulator.serving_requests_26_2_1                1486                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_2_1
ramulator.average_serving_requests_26_2_1            0.011927                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_2_1
            ramulator.active_cycles_26_3                2371                                      # Total active cycles for level _26_3
              ramulator.busy_cycles_26_3                2371                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_3
         ramulator.serving_requests_26_3                2513                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_3
 ramulator.average_serving_requests_26_3            0.020171                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_3
          ramulator.active_cycles_26_3_0                1207                                      # Total active cycles for level _26_3_0
            ramulator.busy_cycles_26_3_0                1207                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_3_0
       ramulator.serving_requests_26_3_0                1283                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_3_0
ramulator.average_serving_requests_26_3_0            0.010298                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_3_0
          ramulator.active_cycles_26_3_1                1210                                      # Total active cycles for level _26_3_1
            ramulator.busy_cycles_26_3_1                1210                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_3_1
       ramulator.serving_requests_26_3_1                1230                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_3_1
ramulator.average_serving_requests_26_3_1            0.009873                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_27                6409                                      # Total active cycles for level _27
                ramulator.busy_cycles_27                8809                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27
           ramulator.serving_requests_27               19005                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27
   ramulator.average_serving_requests_27            0.152544                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27
            ramulator.active_cycles_27_0                3841                                      # Total active cycles for level _27_0
              ramulator.busy_cycles_27_0                3841                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_0
         ramulator.serving_requests_27_0                4974                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_0
 ramulator.average_serving_requests_27_0            0.039924                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_0
          ramulator.active_cycles_27_0_0                3214                                      # Total active cycles for level _27_0_0
            ramulator.busy_cycles_27_0_0                3214                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_0_0
       ramulator.serving_requests_27_0_0                3727                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_0_0
ramulator.average_serving_requests_27_0_0            0.029915                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_0_0
          ramulator.active_cycles_27_0_1                1208                                      # Total active cycles for level _27_0_1
            ramulator.busy_cycles_27_0_1                1208                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_0_1
       ramulator.serving_requests_27_0_1                1247                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_0_1
ramulator.average_serving_requests_27_0_1            0.010009                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_0_1
            ramulator.active_cycles_27_1                2508                                      # Total active cycles for level _27_1
              ramulator.busy_cycles_27_1                2508                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_1
         ramulator.serving_requests_27_1                3431                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_1
 ramulator.average_serving_requests_27_1            0.027539                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_1
          ramulator.active_cycles_27_1_0                1932                                      # Total active cycles for level _27_1_0
            ramulator.busy_cycles_27_1_0                1932                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_1_0
       ramulator.serving_requests_27_1_0                2158                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_1_0
ramulator.average_serving_requests_27_1_0            0.017321                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_1_0
          ramulator.active_cycles_27_1_1                1166                                      # Total active cycles for level _27_1_1
            ramulator.busy_cycles_27_1_1                1166                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_1_1
       ramulator.serving_requests_27_1_1                1273                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_1_1
ramulator.average_serving_requests_27_1_1            0.010218                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_1_1
            ramulator.active_cycles_27_2                3605                                      # Total active cycles for level _27_2
              ramulator.busy_cycles_27_2                3605                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_2
         ramulator.serving_requests_27_2                5320                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_2
 ramulator.average_serving_requests_27_2            0.042701                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_2
          ramulator.active_cycles_27_2_0                2732                                      # Total active cycles for level _27_2_0
            ramulator.busy_cycles_27_2_0                2732                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_2_0
       ramulator.serving_requests_27_2_0                3148                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_2_0
ramulator.average_serving_requests_27_2_0            0.025267                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_2_0
          ramulator.active_cycles_27_2_1                1981                                      # Total active cycles for level _27_2_1
            ramulator.busy_cycles_27_2_1                1981                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_2_1
       ramulator.serving_requests_27_2_1                2172                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_2_1
ramulator.average_serving_requests_27_2_1            0.017434                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_2_1
            ramulator.active_cycles_27_3                3524                                      # Total active cycles for level _27_3
              ramulator.busy_cycles_27_3                3524                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_3
         ramulator.serving_requests_27_3                5280                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_3
 ramulator.average_serving_requests_27_3            0.042380                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_3
          ramulator.active_cycles_27_3_0                2958                                      # Total active cycles for level _27_3_0
            ramulator.busy_cycles_27_3_0                2958                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_3_0
       ramulator.serving_requests_27_3_0                3537                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_3_0
ramulator.average_serving_requests_27_3_0            0.028390                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_3_0
          ramulator.active_cycles_27_3_1                1628                                      # Total active cycles for level _27_3_1
            ramulator.busy_cycles_27_3_1                1628                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_3_1
       ramulator.serving_requests_27_3_1                1743                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_3_1
ramulator.average_serving_requests_27_3_1            0.013990                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_28                6931                                      # Total active cycles for level _28
                ramulator.busy_cycles_28                9331                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28
           ramulator.serving_requests_28               11573                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28
   ramulator.average_serving_requests_28            0.092891                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28
            ramulator.active_cycles_28_0                2936                                      # Total active cycles for level _28_0
              ramulator.busy_cycles_28_0                2936                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_0
         ramulator.serving_requests_28_0                3188                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_0
 ramulator.average_serving_requests_28_0            0.025589                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_0
          ramulator.active_cycles_28_0_0                2472                                      # Total active cycles for level _28_0_0
            ramulator.busy_cycles_28_0_0                2472                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_0_0
       ramulator.serving_requests_28_0_0                2724                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_0_0
ramulator.average_serving_requests_28_0_0            0.021864                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_0_0
          ramulator.active_cycles_28_0_1                 464                                      # Total active cycles for level _28_0_1
            ramulator.busy_cycles_28_0_1                 464                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_0_1
       ramulator.serving_requests_28_0_1                 464                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_0_1
ramulator.average_serving_requests_28_0_1            0.003724                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_0_1
            ramulator.active_cycles_28_1                1996                                      # Total active cycles for level _28_1
              ramulator.busy_cycles_28_1                1996                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_1
         ramulator.serving_requests_28_1                2087                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_1
 ramulator.average_serving_requests_28_1            0.016751                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_1
          ramulator.active_cycles_28_1_0                1820                                      # Total active cycles for level _28_1_0
            ramulator.busy_cycles_28_1_0                1820                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_1_0
       ramulator.serving_requests_28_1_0                1911                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_1_0
ramulator.average_serving_requests_28_1_0            0.015339                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_1_0
          ramulator.active_cycles_28_1_1                 176                                      # Total active cycles for level _28_1_1
            ramulator.busy_cycles_28_1_1                 176                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_1_1
       ramulator.serving_requests_28_1_1                 176                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_1_1
ramulator.average_serving_requests_28_1_1            0.001413                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_1_1
            ramulator.active_cycles_28_2                2805                                      # Total active cycles for level _28_2
              ramulator.busy_cycles_28_2                2805                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_2
         ramulator.serving_requests_28_2                3005                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_2
 ramulator.average_serving_requests_28_2            0.024120                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_2
          ramulator.active_cycles_28_2_0                2236                                      # Total active cycles for level _28_2_0
            ramulator.busy_cycles_28_2_0                2236                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_2_0
       ramulator.serving_requests_28_2_0                2436                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_2_0
ramulator.average_serving_requests_28_2_0            0.019553                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_2_0
          ramulator.active_cycles_28_2_1                 569                                      # Total active cycles for level _28_2_1
            ramulator.busy_cycles_28_2_1                 569                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_2_1
       ramulator.serving_requests_28_2_1                 569                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_2_1
ramulator.average_serving_requests_28_2_1            0.004567                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_2_1
            ramulator.active_cycles_28_3                3059                                      # Total active cycles for level _28_3
              ramulator.busy_cycles_28_3                3059                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_3
         ramulator.serving_requests_28_3                3293                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_3
 ramulator.average_serving_requests_28_3            0.026431                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_3
          ramulator.active_cycles_28_3_0                2708                                      # Total active cycles for level _28_3_0
            ramulator.busy_cycles_28_3_0                2708                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_3_0
       ramulator.serving_requests_28_3_0                2942                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_3_0
ramulator.average_serving_requests_28_3_0            0.023614                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_3_0
          ramulator.active_cycles_28_3_1                 351                                      # Total active cycles for level _28_3_1
            ramulator.busy_cycles_28_3_1                 351                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_3_1
       ramulator.serving_requests_28_3_1                 351                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_3_1
ramulator.average_serving_requests_28_3_1            0.002817                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_29                5457                                      # Total active cycles for level _29
                ramulator.busy_cycles_29                7657                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29
           ramulator.serving_requests_29               10463                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29
   ramulator.average_serving_requests_29            0.083981                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29
            ramulator.active_cycles_29_0                2763                                      # Total active cycles for level _29_0
              ramulator.busy_cycles_29_0                2763                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_0
         ramulator.serving_requests_29_0                3051                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_0
 ramulator.average_serving_requests_29_0            0.024489                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_0
          ramulator.active_cycles_29_0_0                2035                                      # Total active cycles for level _29_0_0
            ramulator.busy_cycles_29_0_0                2035                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_0_0
       ramulator.serving_requests_29_0_0                2242                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_0_0
ramulator.average_serving_requests_29_0_0            0.017995                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_0_0
          ramulator.active_cycles_29_0_1                 728                                      # Total active cycles for level _29_0_1
            ramulator.busy_cycles_29_0_1                 728                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_0_1
       ramulator.serving_requests_29_0_1                 809                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_0_1
ramulator.average_serving_requests_29_0_1            0.006493                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_0_1
            ramulator.active_cycles_29_1                1585                                      # Total active cycles for level _29_1
              ramulator.busy_cycles_29_1                1585                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_1
         ramulator.serving_requests_29_1                1723                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_1
 ramulator.average_serving_requests_29_1            0.013830                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_1
          ramulator.active_cycles_29_1_0                1271                                      # Total active cycles for level _29_1_0
            ramulator.busy_cycles_29_1_0                1271                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_1_0
       ramulator.serving_requests_29_1_0                1335                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_1_0
ramulator.average_serving_requests_29_1_0            0.010715                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_1_0
          ramulator.active_cycles_29_1_1                 344                                      # Total active cycles for level _29_1_1
            ramulator.busy_cycles_29_1_1                 344                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_1_1
       ramulator.serving_requests_29_1_1                 388                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_1_1
ramulator.average_serving_requests_29_1_1            0.003114                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_1_1
            ramulator.active_cycles_29_2                2418                                      # Total active cycles for level _29_2
              ramulator.busy_cycles_29_2                2418                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_2
         ramulator.serving_requests_29_2                2625                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_2
 ramulator.average_serving_requests_29_2            0.021070                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_2
          ramulator.active_cycles_29_2_0                1913                                      # Total active cycles for level _29_2_0
            ramulator.busy_cycles_29_2_0                1913                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_2_0
       ramulator.serving_requests_29_2_0                1996                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_2_0
ramulator.average_serving_requests_29_2_0            0.016021                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_2_0
          ramulator.active_cycles_29_2_1                 557                                      # Total active cycles for level _29_2_1
            ramulator.busy_cycles_29_2_1                 557                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_2_1
       ramulator.serving_requests_29_2_1                 629                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_2_1
ramulator.average_serving_requests_29_2_1            0.005049                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_2_1
            ramulator.active_cycles_29_3                2741                                      # Total active cycles for level _29_3
              ramulator.busy_cycles_29_3                2741                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_3
         ramulator.serving_requests_29_3                3064                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_3
 ramulator.average_serving_requests_29_3            0.024593                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_3
          ramulator.active_cycles_29_3_0                2095                                      # Total active cycles for level _29_3_0
            ramulator.busy_cycles_29_3_0                2095                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_3_0
       ramulator.serving_requests_29_3_0                2322                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_3_0
ramulator.average_serving_requests_29_3_0            0.018638                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_3_0
          ramulator.active_cycles_29_3_1                 646                                      # Total active cycles for level _29_3_1
            ramulator.busy_cycles_29_3_1                 646                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_3_1
       ramulator.serving_requests_29_3_1                 742                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_3_1
ramulator.average_serving_requests_29_3_1            0.005956                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_30                7779                                      # Total active cycles for level _30
                ramulator.busy_cycles_30                9979                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30
           ramulator.serving_requests_30               11562                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30
   ramulator.average_serving_requests_30            0.092803                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30
            ramulator.active_cycles_30_0                2882                                      # Total active cycles for level _30_0
              ramulator.busy_cycles_30_0                2882                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_0
         ramulator.serving_requests_30_0                3503                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_0
 ramulator.average_serving_requests_30_0            0.028117                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_0
          ramulator.active_cycles_30_0_0                1920                                      # Total active cycles for level _30_0_0
            ramulator.busy_cycles_30_0_0                1920                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_0_0
       ramulator.serving_requests_30_0_0                1990                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_0_0
ramulator.average_serving_requests_30_0_0            0.015973                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_0_0
          ramulator.active_cycles_30_0_1                1436                                      # Total active cycles for level _30_0_1
            ramulator.busy_cycles_30_0_1                1436                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_0_1
       ramulator.serving_requests_30_0_1                1513                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_0_1
ramulator.average_serving_requests_30_0_1            0.012144                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_0_1
            ramulator.active_cycles_30_1                1543                                      # Total active cycles for level _30_1
              ramulator.busy_cycles_30_1                1543                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_1
         ramulator.serving_requests_30_1                1723                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_1
 ramulator.average_serving_requests_30_1            0.013830                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_1
          ramulator.active_cycles_30_1_0                1180                                      # Total active cycles for level _30_1_0
            ramulator.busy_cycles_30_1_0                1180                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_1_0
       ramulator.serving_requests_30_1_0                1192                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_1_0
ramulator.average_serving_requests_30_1_0            0.009568                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_1_0
          ramulator.active_cycles_30_1_1                 519                                      # Total active cycles for level _30_1_1
            ramulator.busy_cycles_30_1_1                 519                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_1_1
       ramulator.serving_requests_30_1_1                 531                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_1_1
ramulator.average_serving_requests_30_1_1            0.004262                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_1_1
            ramulator.active_cycles_30_2                2903                                      # Total active cycles for level _30_2
              ramulator.busy_cycles_30_2                2903                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_2
         ramulator.serving_requests_30_2                3171                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_2
 ramulator.average_serving_requests_30_2            0.025452                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_2
          ramulator.active_cycles_30_2_0                1787                                      # Total active cycles for level _30_2_0
            ramulator.busy_cycles_30_2_0                1787                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_2_0
       ramulator.serving_requests_30_2_0                1807                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_2_0
ramulator.average_serving_requests_30_2_0            0.014504                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_2_0
          ramulator.active_cycles_30_2_1                1336                                      # Total active cycles for level _30_2_1
            ramulator.busy_cycles_30_2_1                1336                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_2_1
       ramulator.serving_requests_30_2_1                1364                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_2_1
ramulator.average_serving_requests_30_2_1            0.010948                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_2_1
            ramulator.active_cycles_30_3                2778                                      # Total active cycles for level _30_3
              ramulator.busy_cycles_30_3                2778                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_3
         ramulator.serving_requests_30_3                3165                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_3
 ramulator.average_serving_requests_30_3            0.025404                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_3
          ramulator.active_cycles_30_3_0                2081                                      # Total active cycles for level _30_3_0
            ramulator.busy_cycles_30_3_0                2081                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_3_0
       ramulator.serving_requests_30_3_0                2226                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_3_0
ramulator.average_serving_requests_30_3_0            0.017867                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_3_0
          ramulator.active_cycles_30_3_1                 917                                      # Total active cycles for level _30_3_1
            ramulator.busy_cycles_30_3_1                 917                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_3_1
       ramulator.serving_requests_30_3_1                 939                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_3_1
ramulator.average_serving_requests_30_3_1            0.007537                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_31                7988                                      # Total active cycles for level _31
                ramulator.busy_cycles_31               10388                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31
           ramulator.serving_requests_31               11523                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31
   ramulator.average_serving_requests_31            0.092490                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31
            ramulator.active_cycles_31_0                3539                                      # Total active cycles for level _31_0
              ramulator.busy_cycles_31_0                3539                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_0
         ramulator.serving_requests_31_0                3762                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_0
 ramulator.average_serving_requests_31_0            0.030196                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_0
          ramulator.active_cycles_31_0_0                2027                                      # Total active cycles for level _31_0_0
            ramulator.busy_cycles_31_0_0                2027                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_0_0
       ramulator.serving_requests_31_0_0                2060                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_0_0
ramulator.average_serving_requests_31_0_0            0.016535                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_0_0
          ramulator.active_cycles_31_0_1                1546                                      # Total active cycles for level _31_0_1
            ramulator.busy_cycles_31_0_1                1546                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_0_1
       ramulator.serving_requests_31_0_1                1702                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_0_1
ramulator.average_serving_requests_31_0_1            0.013661                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_0_1
            ramulator.active_cycles_31_1                1661                                      # Total active cycles for level _31_1
              ramulator.busy_cycles_31_1                1661                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_1
         ramulator.serving_requests_31_1                1740                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_1
 ramulator.average_serving_requests_31_1            0.013966                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_1
          ramulator.active_cycles_31_1_0                 664                                      # Total active cycles for level _31_1_0
            ramulator.busy_cycles_31_1_0                 664                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_1_0
       ramulator.serving_requests_31_1_0                 664                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_1_0
ramulator.average_serving_requests_31_1_0            0.005330                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_1_0
          ramulator.active_cycles_31_1_1                 997                                      # Total active cycles for level _31_1_1
            ramulator.busy_cycles_31_1_1                 997                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_1_1
       ramulator.serving_requests_31_1_1                1076                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_1_1
ramulator.average_serving_requests_31_1_1            0.008637                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_1_1
            ramulator.active_cycles_31_2                3217                                      # Total active cycles for level _31_2
              ramulator.busy_cycles_31_2                3217                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_2
         ramulator.serving_requests_31_2                3505                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_2
 ramulator.average_serving_requests_31_2            0.028133                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_2
          ramulator.active_cycles_31_2_0                1754                                      # Total active cycles for level _31_2_0
            ramulator.busy_cycles_31_2_0                1754                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_2_0
       ramulator.serving_requests_31_2_0                1810                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_2_0
ramulator.average_serving_requests_31_2_0            0.014528                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_2_0
          ramulator.active_cycles_31_2_1                1622                                      # Total active cycles for level _31_2_1
            ramulator.busy_cycles_31_2_1                1622                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_2_1
       ramulator.serving_requests_31_2_1                1695                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_2_1
ramulator.average_serving_requests_31_2_1            0.013605                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_2_1
            ramulator.active_cycles_31_3                2400                                      # Total active cycles for level _31_3
              ramulator.busy_cycles_31_3                2400                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_3
         ramulator.serving_requests_31_3                2516                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_3
 ramulator.average_serving_requests_31_3            0.020195                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_3
          ramulator.active_cycles_31_3_0                1176                                      # Total active cycles for level _31_3_0
            ramulator.busy_cycles_31_3_0                1176                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_3_0
       ramulator.serving_requests_31_3_0                1188                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_3_0
ramulator.average_serving_requests_31_3_0            0.009536                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_3_0
          ramulator.active_cycles_31_3_1                1224                                      # Total active cycles for level _31_3_1
            ramulator.busy_cycles_31_3_1                1224                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_3_1
       ramulator.serving_requests_31_3_1                1328                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_3_1
ramulator.average_serving_requests_31_3_1            0.010659                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles              124587                                      # Number of DRAM cycles simulated
                 ramulator.read_requests                6094                                      # Number of incoming read requests to DRAM
                                     [0]               125.0                                      # 
                                     [1]               128.0                                      # 
                                     [2]               149.0                                      # 
                                     [3]               161.0                                      # 
                                     [4]               181.0                                      # 
                                     [5]               199.0                                      # 
                                     [6]               203.0                                      # 
                                     [7]               179.0                                      # 
                                     [8]               184.0                                      # 
                                     [9]               142.0                                      # 
                                     [:]               210.0                                      # 
                                     [;]               217.0                                      # 
                                     [<]               166.0                                      # 
                                     [=]               188.0                                      # 
                                     [>]               191.0                                      # 
                                     [?]               137.0                                      # 
                                     [@]               153.0                                      # 
                                     [A]               196.0                                      # 
                                     [B]               215.0                                      # 
                                     [C]               215.0                                      # 
                                     [D]               216.0                                      # 
                                     [E]               230.0                                      # 
                                     [F]               202.0                                      # 
                                     [G]               189.0                                      # 
                                     [H]               223.0                                      # 
                                     [I]               198.0                                      # 
                                     [J]               220.0                                      # 
                                     [K]               207.0                                      # 
                                     [L]               224.0                                      # 
                                     [M]               213.0                                      # 
                                     [N]               206.0                                      # 
                                     [O]               227.0                                      # 
                ramulator.write_requests                   0                                      # Number of incoming write requests to DRAM
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
       ramulator.ramulator_active_cycles               48548                                      # The total number of cycles that the DRAM part is active (serving R/W)
              ramulator.memory_footprint             3497984                                      # memory footprint in byte
 ramulator.incoming_requests_per_channel                6094                                      # Number of incoming requests to each DRAM channel
                                     [0]               157.0                                      # 
                                     [1]               110.0                                      # 
                                     [2]               188.0                                      # 
                                     [3]               179.0                                      # 
                                     [4]               242.0                                      # 
                                     [5]               227.0                                      # 
                                     [6]               109.0                                      # 
                                     [7]                98.0                                      # 
                                     [8]               185.0                                      # 
                                     [9]               213.0                                      # 
                                     [:]               109.0                                      # 
                                     [;]               215.0                                      # 
                                     [<]               222.0                                      # 
                                     [=]               258.0                                      # 
                                     [>]               154.0                                      # 
                                     [?]               162.0                                      # 
                                     [@]               291.0                                      # 
                                     [A]               141.0                                      # 
                                     [B]               155.0                                      # 
                                     [C]               130.0                                      # 
                                     [D]               188.0                                      # 
                                     [E]               268.0                                      # 
                                     [F]               257.0                                      # 
                                     [G]               202.0                                      # 
                                     [H]               207.0                                      # 
                                     [I]               170.0                                      # 
                                     [J]               189.0                                      # 
                                     [K]               302.0                                      # 
                                     [L]               200.0                                      # 
                                     [M]               174.0                                      # 
                                     [N]               192.0                                      # 
                                     [O]               200.0                                      # 
ramulator.incoming_read_reqs_per_channel                6094                                      # Number of incoming read requests to each DRAM channel
                                     [0]               157.0                                      # 
                                     [1]               110.0                                      # 
                                     [2]               188.0                                      # 
                                     [3]               179.0                                      # 
                                     [4]               242.0                                      # 
                                     [5]               227.0                                      # 
                                     [6]               109.0                                      # 
                                     [7]                98.0                                      # 
                                     [8]               185.0                                      # 
                                     [9]               213.0                                      # 
                                     [:]               109.0                                      # 
                                     [;]               215.0                                      # 
                                     [<]               222.0                                      # 
                                     [=]               258.0                                      # 
                                     [>]               154.0                                      # 
                                     [?]               162.0                                      # 
                                     [@]               291.0                                      # 
                                     [A]               141.0                                      # 
                                     [B]               155.0                                      # 
                                     [C]               130.0                                      # 
                                     [D]               188.0                                      # 
                                     [E]               268.0                                      # 
                                     [F]               257.0                                      # 
                                     [G]               202.0                                      # 
                                     [H]               207.0                                      # 
                                     [I]               170.0                                      # 
                                     [J]               189.0                                      # 
                                     [K]               302.0                                      # 
                                     [L]               200.0                                      # 
                                     [M]               174.0                                      # 
                                     [N]               192.0                                      # 
                                     [O]               200.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
    ramulator.maximum_internal_bandwidth        320000000000                                      # The theoretical maximum bandwidth (Bps)
        ramulator.maximum_link_bandwidth        480000000000                                      # The theoretical maximum bandwidth (Bps)
                ramulator.read_bandwidth          3913088846                                      # Real read bandwidth(Bps)
               ramulator.write_bandwidth                   0                                      # Real write bandwidth(Bps)
              ramulator.read_latency_avg            0.000000                                      # The average memory latency cycles (in memory time domain) per request for all read requests
           ramulator.read_latency_ns_avg            0.000000                                      # The average memory latency (ns) per request for all read requests in this channel
              ramulator.read_latency_sum                   0                                      # The memory latency cycles (in memory time domain) sum for all read requests
          ramulator.queueing_latency_avg           68.567936                                      # The average of time waiting in queue before first command issued
       ramulator.queueing_latency_ns_avg           54.854349                                      # The average of time (ns) waiting in queue before first command issued
          ramulator.queueing_latency_sum              417853                                      # The sum of time waiting in queue before first command issued
    ramulator.request_packet_latency_avg            0.000000                                      # The average memory latency cycles (in memory time domain) per request for all read request packets transmission
 ramulator.request_packet_latency_ns_avg            0.000000                                      # The average memory latency (ns) per request for all read request packets transmission
    ramulator.request_packet_latency_sum                   0                                      # The memory latency cycles (in memory time domain) sum for all read request packets transmission
   ramulator.response_packet_latency_avg            0.000000                                      # The average memory latency cycles (in memory time domain) per response for all read response packets transmission
ramulator.response_packet_latency_ns_avg            0.000000                                      # The average memory latency (ns) per response for all read response packets transmission
   ramulator.response_packet_latency_sum                   0                                      # The memory latency cycles (in memory time domain) sum for all read response packets transmission
        ramulator.read_transaction_bytes              390016                                      # The total byte of read transaction
       ramulator.write_transaction_bytes                   0                                      # The total byte of write transaction
                      ramulator.row_hits                   0                                      # Number of row hits
                    ramulator.row_misses                1315                                      # Number of row misses
                 ramulator.row_conflicts                4779                                      # Number of row conflicts
                 ramulator.read_row_hits                   0                                      # Number of row hits for read requests
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
               ramulator.read_row_misses                1315                                      # Number of row misses for read requests
                                     [0]                 6.0                                      # 
                                     [1]                 5.0                                      # 
                                     [2]                48.0                                      # 
                                     [3]                33.0                                      # 
                                     [4]                81.0                                      # 
                                     [5]                64.0                                      # 
                                     [6]                57.0                                      # 
                                     [7]                38.0                                      # 
                                     [8]                58.0                                      # 
                                     [9]                11.0                                      # 
                                     [:]                49.0                                      # 
                                     [;]                50.0                                      # 
                                     [<]                32.0                                      # 
                                     [=]                26.0                                      # 
                                     [>]                37.0                                      # 
                                     [?]                 1.0                                      # 
                                     [@]                12.0                                      # 
                                     [A]                44.0                                      # 
                                     [B]                48.0                                      # 
                                     [C]                62.0                                      # 
                                     [D]                39.0                                      # 
                                     [E]                38.0                                      # 
                                     [F]                31.0                                      # 
                                     [G]                36.0                                      # 
                                     [H]                65.0                                      # 
                                     [I]                37.0                                      # 
                                     [J]                43.0                                      # 
                                     [K]                47.0                                      # 
                                     [L]                64.0                                      # 
                                     [M]                39.0                                      # 
                                     [N]                53.0                                      # 
                                     [O]                61.0                                      # 
            ramulator.read_row_conflicts                4779                                      # Number of row conflicts for read requests
                                     [0]               119.0                                      # 
                                     [1]               123.0                                      # 
                                     [2]               101.0                                      # 
                                     [3]               128.0                                      # 
                                     [4]               100.0                                      # 
                                     [5]               135.0                                      # 
                                     [6]               146.0                                      # 
                                     [7]               141.0                                      # 
                                     [8]               126.0                                      # 
                                     [9]               131.0                                      # 
                                     [:]               161.0                                      # 
                                     [;]               167.0                                      # 
                                     [<]               134.0                                      # 
                                     [=]               162.0                                      # 
                                     [>]               154.0                                      # 
                                     [?]               136.0                                      # 
                                     [@]               141.0                                      # 
                                     [A]               152.0                                      # 
                                     [B]               167.0                                      # 
                                     [C]               153.0                                      # 
                                     [D]               177.0                                      # 
                                     [E]               192.0                                      # 
                                     [F]               171.0                                      # 
                                     [G]               153.0                                      # 
                                     [H]               158.0                                      # 
                                     [I]               161.0                                      # 
                                     [J]               177.0                                      # 
                                     [K]               160.0                                      # 
                                     [L]               160.0                                      # 
                                     [M]               174.0                                      # 
                                     [N]               153.0                                      # 
                                     [O]               166.0                                      # 
                ramulator.write_row_hits                   0                                      # Number of row hits for write requests
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
              ramulator.write_row_misses                   0                                      # Number of row misses for write requests
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
           ramulator.write_row_conflicts                   0                                      # Number of row conflicts for write requests
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
          ramulator.req_queue_length_avg            6.285808                                      # Average of read and write queue length per memory cycle.
          ramulator.req_queue_length_sum              783130                                      # Sum of read and write queue length per memory cycle.
     ramulator.read_req_queue_length_avg            6.285808                                      # Read queue length average per memory cycle.
     ramulator.read_req_queue_length_sum              783130                                      # Read queue length sum per memory cycle.
    ramulator.write_req_queue_length_avg            0.000000                                      # Write queue length average per memory cycle.
    ramulator.write_req_queue_length_sum                   0                                      # Write queue length sum per memory cycle.
              ramulator.record_read_hits                 0.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
            ramulator.record_read_misses                 0.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
         ramulator.record_read_conflicts                 0.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
             ramulator.record_write_hits                 0.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
           ramulator.record_write_misses                 0.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
        ramulator.record_write_conflicts                 0.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles              124588                                      # cpu cycle number
             ramulator.Total idle cycles              283151                                      # Total idle cycles due to full window.
           ramulator.Average idle cycles                8848                                      # Average idle cycles due to full window
                                                         0.0                                      # 
                                                         0.0                                      # 
                           ramulator.ipc           26.680507                                      # final ipc number
              ramulator.cpu_instructions             3324071                                      # total cpu instructions number
                    ramulator.total_time        99670.400000                                      # Total Time (ns)
            ramulator.record_cycs_core_0                5300                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0                4937                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0                3371                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0                4937                                      # cpu instruction number
            ramulator.idle_cycles_core_0                 430                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_0                1447                                      # memory instruction number
ramulator.non_memory_instructions_core_0                3490                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 829                                      # cache read miss count
           ramulator.L1_cache_write_miss                 139                                      # cache write miss count
           ramulator.L1_cache_total_miss                 968                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access                2824                                      # cache read access count
         ramulator.L1_cache_write_access                 408                                      # cache write access count
         ramulator.L1_cache_total_access                3232                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 235                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 608                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_1               10327                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_1               13087                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_1                3608                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_1               13087                                      # cpu instruction number
            ramulator.idle_cycles_core_1                1072                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_1                3984                                      # memory instruction number
ramulator.non_memory_instructions_core_1                9103                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 879                                      # cache read miss count
           ramulator.L1_cache_write_miss                 156                                      # cache write miss count
           ramulator.L1_cache_total_miss                1035                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access                6805                                      # cache read access count
         ramulator.L1_cache_write_access                1051                                      # cache write access count
         ramulator.L1_cache_total_access                7856                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 243                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 664                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_2               28529                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_2               43543                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_2                4038                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_2               43543                                      # cpu instruction number
            ramulator.idle_cycles_core_2                3773                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_2               12638                                      # memory instruction number
ramulator.non_memory_instructions_core_2               30905                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 417                                      # cache read miss count
           ramulator.L1_cache_write_miss                  81                                      # cache write miss count
           ramulator.L1_cache_total_miss                 498                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               20857                                      # cache read access count
         ramulator.L1_cache_write_access                2642                                      # cache write access count
         ramulator.L1_cache_total_access               23499                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 236                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 113                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_3               50787                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_3               77732                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_3                4692                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_3               77732                                      # cpu instruction number
            ramulator.idle_cycles_core_3                6677                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_3               22698                                      # memory instruction number
ramulator.non_memory_instructions_core_3               55034                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 524                                      # cache read miss count
           ramulator.L1_cache_write_miss                 100                                      # cache write miss count
           ramulator.L1_cache_total_miss                 624                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               37867                                      # cache read access count
         ramulator.L1_cache_write_access                4547                                      # cache write access count
         ramulator.L1_cache_total_access               42414                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 268                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 195                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_4               69438                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_4              108327                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_4                4474                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_4              108327                                      # cpu instruction number
            ramulator.idle_cycles_core_4                9388                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_4               31443                                      # memory instruction number
ramulator.non_memory_instructions_core_4               76884                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 534                                      # cache read miss count
           ramulator.L1_cache_write_miss                 101                                      # cache write miss count
           ramulator.L1_cache_total_miss                 635                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               52576                                      # cache read access count
         ramulator.L1_cache_write_access                6154                                      # cache write access count
         ramulator.L1_cache_total_access               58730                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 338                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 116                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_5               78990                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_5              124450                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_5                5333                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_5              124450                                      # cpu instruction number
            ramulator.idle_cycles_core_5               10683                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_5               36325                                      # memory instruction number
ramulator.non_memory_instructions_core_5               88125                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 705                                      # cache read miss count
           ramulator.L1_cache_write_miss                 101                                      # cache write miss count
           ramulator.L1_cache_total_miss                 806                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               60014                                      # cache read access count
         ramulator.L1_cache_write_access                7429                                      # cache write access count
         ramulator.L1_cache_total_access               67443                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 353                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 254                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_6               83488                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_6              130943                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_6                5823                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_6              130943                                      # cpu instruction number
            ramulator.idle_cycles_core_6               10952                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_6               38830                                      # memory instruction number
ramulator.non_memory_instructions_core_6               92113                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 721                                      # cache read miss count
           ramulator.L1_cache_write_miss                 109                                      # cache write miss count
           ramulator.L1_cache_total_miss                 830                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               62819                                      # cache read access count
         ramulator.L1_cache_write_access                8411                                      # cache write access count
         ramulator.L1_cache_total_access               71230                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 338                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 289                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_7               55747                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_7               86005                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_7                4924                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_7               86005                                      # cpu instruction number
            ramulator.idle_cycles_core_7                7316                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_7               25243                                      # memory instruction number
ramulator.non_memory_instructions_core_7               60762                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 581                                      # cache read miss count
           ramulator.L1_cache_write_miss                 124                                      # cache write miss count
           ramulator.L1_cache_total_miss                 705                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               41676                                      # cache read access count
         ramulator.L1_cache_write_access                5237                                      # cache write access count
         ramulator.L1_cache_total_access               46913                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 274                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 252                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_8               61039                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_8               92983                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_8                4894                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_8               92983                                      # cpu instruction number
            ramulator.idle_cycles_core_8                7748                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_8               27805                                      # memory instruction number
ramulator.non_memory_instructions_core_8               65178                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 730                                      # cache read miss count
           ramulator.L1_cache_write_miss                 106                                      # cache write miss count
           ramulator.L1_cache_total_miss                 836                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               45753                                      # cache read access count
         ramulator.L1_cache_write_access                5824                                      # cache write access count
         ramulator.L1_cache_total_access               51577                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 318                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 334                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_9               22521                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_9               32702                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_9                4002                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_9               32702                                      # cpu instruction number
            ramulator.idle_cycles_core_9                2685                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_9                9877                                      # memory instruction number
ramulator.non_memory_instructions_core_9               22825                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 628                                      # cache read miss count
           ramulator.L1_cache_write_miss                 106                                      # cache write miss count
           ramulator.L1_cache_total_miss                 734                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               16133                                      # cache read access count
         ramulator.L1_cache_write_access                2241                                      # cache write access count
         ramulator.L1_cache_total_access               18374                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 243                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 349                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_10              124588                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_10              194940                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_10                5794                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_10              194940                                      # cpu instruction number
           ramulator.idle_cycles_core_10               16623                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_10               57159                                      # memory instruction number
ramulator.non_memory_instructions_core_10              137781                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 964                                      # cache read miss count
           ramulator.L1_cache_write_miss                  94                                      # cache write miss count
           ramulator.L1_cache_total_miss                1058                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               95648                                      # cache read access count
         ramulator.L1_cache_write_access               11280                                      # cache write access count
         ramulator.L1_cache_total_access              106928                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 375                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 473                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_11              121651                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_11              193125                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_11                5693                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_11              193125                                      # cpu instruction number
           ramulator.idle_cycles_core_11               16629                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_11               56161                                      # memory instruction number
ramulator.non_memory_instructions_core_11              136964                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 860                                      # cache read miss count
           ramulator.L1_cache_write_miss                 142                                      # cache write miss count
           ramulator.L1_cache_total_miss                1002                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               92823                                      # cache read access count
         ramulator.L1_cache_write_access               11416                                      # cache write access count
         ramulator.L1_cache_total_access              104239                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 364                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 421                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_12               52001                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_12               80979                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_12                4413                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_12               80979                                      # cpu instruction number
           ramulator.idle_cycles_core_12                7139                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_12               23169                                      # memory instruction number
ramulator.non_memory_instructions_core_12               57810                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 808                                      # cache read miss count
           ramulator.L1_cache_write_miss                 114                                      # cache write miss count
           ramulator.L1_cache_total_miss                 922                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               38968                                      # cache read access count
         ramulator.L1_cache_write_access                4642                                      # cache write access count
         ramulator.L1_cache_total_access               43610                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 258                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 498                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_13               68271                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_13              104425                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_13                5814                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_13              104425                                      # cpu instruction number
           ramulator.idle_cycles_core_13                8680                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_13               31273                                      # memory instruction number
ramulator.non_memory_instructions_core_13               73152                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1057                                      # cache read miss count
           ramulator.L1_cache_write_miss                 141                                      # cache write miss count
           ramulator.L1_cache_total_miss                1198                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               51481                                      # cache read access count
         ramulator.L1_cache_write_access                6698                                      # cache write access count
         ramulator.L1_cache_total_access               58179                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 336                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 674                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_14               91904                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_14              144778                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_14                6124                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_14              144778                                      # cpu instruction number
           ramulator.idle_cycles_core_14               12611                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_14               41533                                      # memory instruction number
ramulator.non_memory_instructions_core_14              103245                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 864                                      # cache read miss count
           ramulator.L1_cache_write_miss                 163                                      # cache write miss count
           ramulator.L1_cache_total_miss                1027                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               69116                                      # cache read access count
         ramulator.L1_cache_write_access                8357                                      # cache write access count
         ramulator.L1_cache_total_access               77473                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 338                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 498                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_15               17192                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_15               24631                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_15                3816                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_15               24631                                      # cpu instruction number
           ramulator.idle_cycles_core_15                2201                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_15                7021                                      # memory instruction number
ramulator.non_memory_instructions_core_15               17610                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 746                                      # cache read miss count
           ramulator.L1_cache_write_miss                  83                                      # cache write miss count
           ramulator.L1_cache_total_miss                 829                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               12054                                      # cache read access count
         ramulator.L1_cache_write_access                1471                                      # cache write access count
         ramulator.L1_cache_total_access               13525                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 184                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 508                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_16               33564                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_16               51446                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_16                3559                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_16               51446                                      # cpu instruction number
           ramulator.idle_cycles_core_16                4325                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_16               15274                                      # memory instruction number
ramulator.non_memory_instructions_core_16               36172                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 904                                      # cache read miss count
           ramulator.L1_cache_write_miss                 156                                      # cache write miss count
           ramulator.L1_cache_total_miss                1060                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               25458                                      # cache read access count
         ramulator.L1_cache_write_access                3340                                      # cache write access count
         ramulator.L1_cache_total_access               28798                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 256                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 651                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_17               76148                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_17              118388                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_17                5027                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_17              118388                                      # cpu instruction number
           ramulator.idle_cycles_core_17                9879                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_17               35304                                      # memory instruction number
ramulator.non_memory_instructions_core_17               83084                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 962                                      # cache read miss count
           ramulator.L1_cache_write_miss                 121                                      # cache write miss count
           ramulator.L1_cache_total_miss                1083                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               58333                                      # cache read access count
         ramulator.L1_cache_write_access                7346                                      # cache write access count
         ramulator.L1_cache_total_access               65679                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 332                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 555                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_18               81867                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_18              128663                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_18                6193                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_18              128663                                      # cpu instruction number
           ramulator.idle_cycles_core_18               11172                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_18               37052                                      # memory instruction number
ramulator.non_memory_instructions_core_18               91611                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 982                                      # cache read miss count
           ramulator.L1_cache_write_miss                 132                                      # cache write miss count
           ramulator.L1_cache_total_miss                1114                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               61884                                      # cache read access count
         ramulator.L1_cache_write_access                7407                                      # cache write access count
         ramulator.L1_cache_total_access               69291                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 398                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 501                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_19               98592                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_19              156250                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_19                5881                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_19              156250                                      # cpu instruction number
           ramulator.idle_cycles_core_19               13677                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_19               44566                                      # memory instruction number
ramulator.non_memory_instructions_core_19              111684                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 962                                      # cache read miss count
           ramulator.L1_cache_write_miss                 225                                      # cache write miss count
           ramulator.L1_cache_total_miss                1187                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               75241                                      # cache read access count
         ramulator.L1_cache_write_access                8624                                      # cache write access count
         ramulator.L1_cache_total_access               83865                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 365                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 607                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_20               72903                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_20              113547                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_20                6043                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_20              113547                                      # cpu instruction number
           ramulator.idle_cycles_core_20                9597                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_20               33537                                      # memory instruction number
ramulator.non_memory_instructions_core_20               80010                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1103                                      # cache read miss count
           ramulator.L1_cache_write_miss                 112                                      # cache write miss count
           ramulator.L1_cache_total_miss                1215                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               55123                                      # cache read access count
         ramulator.L1_cache_write_access                7074                                      # cache write access count
         ramulator.L1_cache_total_access               62197                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 351                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 648                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_21              100611                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_21              158055                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_21                6949                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_21              158055                                      # cpu instruction number
           ramulator.idle_cycles_core_21               13649                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_21               45687                                      # memory instruction number
ramulator.non_memory_instructions_core_21              112368                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 960                                      # cache read miss count
           ramulator.L1_cache_write_miss                 162                                      # cache write miss count
           ramulator.L1_cache_total_miss                1122                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               76447                                      # cache read access count
         ramulator.L1_cache_write_access                9029                                      # cache write access count
         ramulator.L1_cache_total_access               85476                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 397                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 495                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_22               55746                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_22               85594                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_22                5315                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_22               85594                                      # cpu instruction number
           ramulator.idle_cycles_core_22                7018                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_22               25788                                      # memory instruction number
ramulator.non_memory_instructions_core_22               59806                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1028                                      # cache read miss count
           ramulator.L1_cache_write_miss                 180                                      # cache write miss count
           ramulator.L1_cache_total_miss                1208                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               42005                                      # cache read access count
         ramulator.L1_cache_write_access                5716                                      # cache write access count
         ramulator.L1_cache_total_access               47721                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 361                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 645                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_23               47811                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_23               72121                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_23                5457                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_23               72121                                      # cpu instruction number
           ramulator.idle_cycles_core_23                5806                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_23               22092                                      # memory instruction number
ramulator.non_memory_instructions_core_23               50029                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1182                                      # cache read miss count
           ramulator.L1_cache_write_miss                 105                                      # cache write miss count
           ramulator.L1_cache_total_miss                1287                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               35794                                      # cache read access count
         ramulator.L1_cache_write_access                5038                                      # cache write access count
         ramulator.L1_cache_total_access               40832                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 326                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 772                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_24               99829                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_24              157689                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_24                6247                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_24              157689                                      # cpu instruction number
           ramulator.idle_cycles_core_24               13823                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_24               45037                                      # memory instruction number
ramulator.non_memory_instructions_core_24              112652                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1149                                      # cache read miss count
           ramulator.L1_cache_write_miss                 128                                      # cache write miss count
           ramulator.L1_cache_total_miss                1277                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               76235                                      # cache read access count
         ramulator.L1_cache_write_access                8655                                      # cache write access count
         ramulator.L1_cache_total_access               84890                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 370                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 684                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_25               71493                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_25              111612                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_25                5398                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_25              111612                                      # cpu instruction number
           ramulator.idle_cycles_core_25                9530                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_25               32503                                      # memory instruction number
ramulator.non_memory_instructions_core_25               79109                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1157                                      # cache read miss count
           ramulator.L1_cache_write_miss                 204                                      # cache write miss count
           ramulator.L1_cache_total_miss                1361                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               54918                                      # cache read access count
         ramulator.L1_cache_write_access                6472                                      # cache write access count
         ramulator.L1_cache_total_access               61390                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 326                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 837                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_26               80674                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_26              126128                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_26                6640                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_26              126128                                      # cpu instruction number
           ramulator.idle_cycles_core_26               10728                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_26               36932                                      # memory instruction number
ramulator.non_memory_instructions_core_26               89196                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1222                                      # cache read miss count
           ramulator.L1_cache_write_miss                 127                                      # cache write miss count
           ramulator.L1_cache_total_miss                1349                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               61211                                      # cache read access count
         ramulator.L1_cache_write_access                7600                                      # cache write access count
         ramulator.L1_cache_total_access               68811                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 389                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 740                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_27               61887                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_27               94885                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_27                6128                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_27               94885                                      # cpu instruction number
           ramulator.idle_cycles_core_27                7876                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_27               28361                                      # memory instruction number
ramulator.non_memory_instructions_core_27               66524                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1077                                      # cache read miss count
           ramulator.L1_cache_write_miss                 107                                      # cache write miss count
           ramulator.L1_cache_total_miss                1184                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               46141                                      # cache read access count
         ramulator.L1_cache_write_access                6251                                      # cache write access count
         ramulator.L1_cache_total_access               52392                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 331                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 646                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_28               89532                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_28              139425                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_28                6588                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_28              139425                                      # cpu instruction number
           ramulator.idle_cycles_core_28               11918                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_28               40684                                      # memory instruction number
ramulator.non_memory_instructions_core_28               98741                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1376                                      # cache read miss count
           ramulator.L1_cache_write_miss                 132                                      # cache write miss count
           ramulator.L1_cache_total_miss                1508                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               68326                                      # cache read access count
         ramulator.L1_cache_write_access                8169                                      # cache write access count
         ramulator.L1_cache_total_access               76495                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 345                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 939                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_29               83945                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_29              130010                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_29                6740                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_29              130010                                      # cpu instruction number
           ramulator.idle_cycles_core_29               11126                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_29               37901                                      # memory instruction number
ramulator.non_memory_instructions_core_29               92109                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1388                                      # cache read miss count
           ramulator.L1_cache_write_miss                 172                                      # cache write miss count
           ramulator.L1_cache_total_miss                1560                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               64052                                      # cache read access count
         ramulator.L1_cache_write_access                7547                                      # cache write access count
         ramulator.L1_cache_total_access               71599                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 366                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 981                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_30               57130                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_30               86294                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_30                5342                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_30               86294                                      # cpu instruction number
           ramulator.idle_cycles_core_30                6789                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_30               26738                                      # memory instruction number
ramulator.non_memory_instructions_core_30               59556                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1183                                      # cache read miss count
           ramulator.L1_cache_write_miss                 151                                      # cache write miss count
           ramulator.L1_cache_total_miss                1334                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               43590                                      # cache read access count
         ramulator.L1_cache_write_access                5961                                      # cache write access count
         ramulator.L1_cache_total_access               49551                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 371                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 757                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_31               87297                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_31              136377                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_31                7202                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_31              136377                                      # cpu instruction number
           ramulator.idle_cycles_core_31               11631                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_31               39691                                      # memory instruction number
ramulator.non_memory_instructions_core_31               96686                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1304                                      # cache read miss count
           ramulator.L1_cache_write_miss                 168                                      # cache write miss count
           ramulator.L1_cache_total_miss                1472                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               65746                                      # cache read access count
         ramulator.L1_cache_write_access                8223                                      # cache write access count
         ramulator.L1_cache_total_access               73969                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 391                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 854                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
