
bin\Debug\RP6.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003e04  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000114  00800060  00003e04  00003e98  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000f2  00800174  00800174  00003fac  2**0
                  ALLOC
  3 .debug_aranges 000001e0  00000000  00000000  00003fac  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000cb2  00000000  00000000  0000418c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003aae  00000000  00000000  00004e3e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001665  00000000  00000000  000088ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00002c81  00000000  00000000  00009f51  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000600  00000000  00000000  0000cbd4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000f07  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000956  00000000  00000000  0000e0db  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  0000ea31  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 09 01 	jmp	0x212	; 0x212 <__ctors_end>
       4:	0c 94 e3 05 	jmp	0xbc6	; 0xbc6 <__vector_1>
       8:	0c 94 09 06 	jmp	0xc12	; 0xc12 <__vector_2>
       c:	0c 94 21 0d 	jmp	0x1a42	; 0x1a42 <__vector_3>
      10:	0c 94 6d 0c 	jmp	0x18da	; 0x18da <__vector_4>
      14:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      18:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      1c:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      20:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      24:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      28:	0c 94 2b 11 	jmp	0x2256	; 0x2256 <__vector_10>
      2c:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      30:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      34:	0c 94 fa 16 	jmp	0x2df4	; 0x2df4 <__vector_13>
      38:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      3c:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      40:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      44:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      48:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      4c:	0c 94 1f 15 	jmp	0x2a3e	; 0x2a3e <__vector_19>
      50:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>

00000054 <__c.2098>:
      54:	54 68 65 20 52 6f 62 6f 74 20 6e 65 65 64 73 20     The Robot needs 
      64:	74 6f 20 62 65 20 72 65 73 65 74 74 65 64 20 6e     to be resetted n
      74:	6f 77 2e 0a 0a 00                                   ow....

0000007a <__c.2096>:
      7a:	59 6f 75 20 6e 65 65 64 20 74 6f 20 63 68 65 63     You need to chec
      8a:	6b 20 4d 6f 74 6f 72 20 61 73 73 65 6d 62 6c 79     k Motor assembly
      9a:	20 28 6f 72 20 79 6f 75 72 20 73 6f 66 74 77 61      (or your softwa
      aa:	72 65 29 2e 0a 0a 00                                re)....

000000b1 <__c.2094>:
      b1:	0a 0a 28 73 2e 20 74 61 73 6b 5f 6d 6f 74 6f 72     ..(s. task_motor
      c1:	43 6f 6e 74 72 6f 6c 28 29 20 66 75 6e 63 74 69     Control() functi
      d1:	6f 6e 20 69 6e 20 52 50 36 4c 69 62 21 29 0a 00     on in RP6Lib!)..

000000e1 <__c.2092>:
      e1:	0a 0a 23 23 23 20 4d 4f 54 4f 52 20 4f 56 45 52     ..### MOTOR OVER
      f1:	43 55 52 52 45 4e 54 20 23 23 23 0a 00              CURRENT ###..

000000fe <__c.2090>:
      fe:	59 6f 75 20 6e 65 65 64 20 74 6f 20 63 68 65 63     You need to chec
     10e:	6b 20 45 6e 63 6f 64 65 72 2f 4d 6f 74 6f 72 20     k Encoder/Motor 
     11e:	61 73 73 65 6d 62 6c 79 20 28 6f 72 20 79 6f 75     assembly (or you
     12e:	72 20 73 6f 66 74 77 61 72 65 29 2e 0a 0a 00        r software)....

0000013d <__c.2088>:
     13d:	21 0a 0a 28 73 2e 20 74 61 73 6b 5f 6d 6f 74 6f     !..(s. task_moto
     14d:	72 43 6f 6e 74 72 6f 6c 28 29 20 66 75 6e 63 74     rControl() funct
     15d:	69 6f 6e 20 69 6e 20 52 50 36 4c 69 62 21 29 0a     ion in RP6Lib!).
	...

0000016e <__c.2086>:
     16e:	52 49 47 48 54 00                                   RIGHT.

00000174 <__c.2084>:
     174:	4c 45 46 54 00                                      LEFT.

00000179 <__c.2082>:
     179:	41 66 66 65 63 74 65 64 20 63 68 61 6e 6e 65 6c     Affected channel
     189:	3a 00                                               :.

0000018b <__c.2080>:
     18b:	0a 23 23 23 20 45 4e 43 4f 44 45 52 20 28 4f 52     .### ENCODER (OR
     19b:	20 4d 4f 54 4f 52 29 20 4d 41 4c 46 55 4e 43 54      MOTOR) MALFUNCT
     1ab:	49 4f 4e 21 20 23 23 23 0a 00                       ION! ###..

000001b5 <__c.2078>:
     1b5:	23 23 23 23 23 20 41 4c 4c 20 4f 50 45 52 41 54     ##### ALL OPERAT
     1c5:	49 4f 4e 53 20 53 54 4f 50 50 45 44 20 54 4f 20     IONS STOPPED TO 
     1d5:	50 52 45 56 45 4e 54 20 41 4e 59 20 44 41 4d 41     PREVENT ANY DAMA
     1e5:	47 45 21 20 23 23 23 23 23 0a 00                    GE! #####..

000001f0 <__c.2076>:
     1f0:	0a 0a 23 23 23 23 23 20 45 4d 45 52 47 45 4e 43     ..##### EMERGENC
     200:	59 20 53 48 55 54 44 4f 57 4e 20 23 23 23 23 23     Y SHUTDOWN #####
     210:	0a 00                                               ..

00000212 <__ctors_end>:
     212:	11 24       	eor	r1, r1
     214:	1f be       	out	0x3f, r1	; 63
     216:	cf e5       	ldi	r28, 0x5F	; 95
     218:	d8 e0       	ldi	r29, 0x08	; 8
     21a:	de bf       	out	0x3e, r29	; 62
     21c:	cd bf       	out	0x3d, r28	; 61

0000021e <__do_copy_data>:
     21e:	11 e0       	ldi	r17, 0x01	; 1
     220:	a0 e6       	ldi	r26, 0x60	; 96
     222:	b0 e0       	ldi	r27, 0x00	; 0
     224:	e4 e0       	ldi	r30, 0x04	; 4
     226:	fe e3       	ldi	r31, 0x3E	; 62
     228:	02 c0       	rjmp	.+4      	; 0x22e <.do_copy_data_start>

0000022a <.do_copy_data_loop>:
     22a:	05 90       	lpm	r0, Z+
     22c:	0d 92       	st	X+, r0

0000022e <.do_copy_data_start>:
     22e:	a4 37       	cpi	r26, 0x74	; 116
     230:	b1 07       	cpc	r27, r17
     232:	d9 f7       	brne	.-10     	; 0x22a <.do_copy_data_loop>

00000234 <__do_clear_bss>:
     234:	12 e0       	ldi	r17, 0x02	; 2
     236:	a4 e7       	ldi	r26, 0x74	; 116
     238:	b1 e0       	ldi	r27, 0x01	; 1
     23a:	01 c0       	rjmp	.+2      	; 0x23e <.do_clear_bss_start>

0000023c <.do_clear_bss_loop>:
     23c:	1d 92       	st	X+, r1

0000023e <.do_clear_bss_start>:
     23e:	a6 36       	cpi	r26, 0x66	; 102
     240:	b1 07       	cpc	r27, r17
     242:	e1 f7       	brne	.-8      	; 0x23c <.do_clear_bss_loop>
     244:	0e 94 28 01 	call	0x250	; 0x250 <main>
     248:	0c 94 00 1f 	jmp	0x3e00	; 0x3e00 <_exit>

0000024c <__bad_interrupt>:
     24c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000250 <main>:

    uint16_t calculateDistanceForLeftTrack_Arc(int, char);


int main(void)
{
     250:	0f 93       	push	r16
     252:	1f 93       	push	r17
     254:	df 93       	push	r29
     256:	cf 93       	push	r28
     258:	00 d0       	rcall	.+0      	; 0x25a <main+0xa>
     25a:	cd b7       	in	r28, 0x3d	; 61
     25c:	de b7       	in	r29, 0x3e	; 62
    initRobotBase();
     25e:	0e 94 69 14 	call	0x28d2	; 0x28d2 <initRobotBase>
    int r = 400;
     262:	80 e9       	ldi	r24, 0x90	; 144
     264:	91 e0       	ldi	r25, 0x01	; 1
     266:	9a 83       	std	Y+2, r25	; 0x02
     268:	89 83       	std	Y+1, r24	; 0x01
    mleft_dist = 0;
     26a:	10 92 f8 01 	sts	0x01F8, r1
     26e:	10 92 f7 01 	sts	0x01F7, r1
    mright_dist = 0;
     272:	10 92 ea 01 	sts	0x01EA, r1
     276:	10 92 e9 01 	sts	0x01E9, r1
iLeftSpeed = 80;
     27a:	80 e5       	ldi	r24, 0x50	; 80
     27c:	90 e0       	ldi	r25, 0x00	; 0
     27e:	90 93 9a 01 	sts	0x019A, r25
     282:	80 93 99 01 	sts	0x0199, r24
iRightSpeed = 80;
     286:	80 e5       	ldi	r24, 0x50	; 80
     288:	90 e0       	ldi	r25, 0x00	; 0
     28a:	90 93 95 01 	sts	0x0195, r25
     28e:	80 93 94 01 	sts	0x0194, r24

    mSleep(1500);
     292:	8c ed       	ldi	r24, 0xDC	; 220
     294:	95 e0       	ldi	r25, 0x05	; 5
     296:	0e 94 f0 13 	call	0x27e0	; 0x27e0 <mSleep>

    powerON(); // Encoder und Motorstromsensoren anschalten!
     29a:	0e 94 ef 10 	call	0x21de	; 0x21de <powerON>

    moveAtSpeed(iLeftSpeed,iRightSpeed); // Geschwindigkeit einstellen#
     29e:	80 91 99 01 	lds	r24, 0x0199
     2a2:	90 91 9a 01 	lds	r25, 0x019A
     2a6:	28 2f       	mov	r18, r24
     2a8:	80 91 94 01 	lds	r24, 0x0194
     2ac:	90 91 95 01 	lds	r25, 0x0195
     2b0:	98 2f       	mov	r25, r24
     2b2:	82 2f       	mov	r24, r18
     2b4:	69 2f       	mov	r22, r25
     2b6:	0e 94 7c 09 	call	0x12f8	; 0x12f8 <moveAtSpeed>

    while(true)
    {

        if (getLeftDistance()== r)
     2ba:	29 81       	ldd	r18, Y+1	; 0x01
     2bc:	3a 81       	ldd	r19, Y+2	; 0x02
     2be:	80 91 f7 01 	lds	r24, 0x01F7
     2c2:	90 91 f8 01 	lds	r25, 0x01F8
     2c6:	28 17       	cp	r18, r24
     2c8:	39 07       	cpc	r19, r25
     2ca:	39 f4       	brne	.+14     	; 0x2da <main+0x8a>
        {
            calculateSpeed(r, 60, 'L');
     2cc:	89 81       	ldd	r24, Y+1	; 0x01
     2ce:	9a 81       	ldd	r25, Y+2	; 0x02
     2d0:	6c e3       	ldi	r22, 0x3C	; 60
     2d2:	70 e0       	ldi	r23, 0x00	; 0
     2d4:	4c e4       	ldi	r20, 0x4C	; 76
     2d6:	0e 94 0f 02 	call	0x41e	; 0x41e <calculateSpeed>
        }

        if (getLeftDistance()== (r+calculateDistanceForLeftTrack_Arc(r, 'L')))
     2da:	89 81       	ldd	r24, Y+1	; 0x01
     2dc:	9a 81       	ldd	r25, Y+2	; 0x02
     2de:	6c e4       	ldi	r22, 0x4C	; 76
     2e0:	0e 94 0e 03 	call	0x61c	; 0x61c <calculateDistanceForLeftTrack_Arc>
     2e4:	9c 01       	movw	r18, r24
     2e6:	89 81       	ldd	r24, Y+1	; 0x01
     2e8:	9a 81       	ldd	r25, Y+2	; 0x02
     2ea:	28 0f       	add	r18, r24
     2ec:	39 1f       	adc	r19, r25
     2ee:	80 91 f7 01 	lds	r24, 0x01F7
     2f2:	90 91 f8 01 	lds	r25, 0x01F8
     2f6:	28 17       	cp	r18, r24
     2f8:	39 07       	cpc	r19, r25
     2fa:	39 f4       	brne	.+14     	; 0x30a <main+0xba>
        {
            calculateSpeed(r, 60, 'G');
     2fc:	89 81       	ldd	r24, Y+1	; 0x01
     2fe:	9a 81       	ldd	r25, Y+2	; 0x02
     300:	6c e3       	ldi	r22, 0x3C	; 60
     302:	70 e0       	ldi	r23, 0x00	; 0
     304:	47 e4       	ldi	r20, 0x47	; 71
     306:	0e 94 0f 02 	call	0x41e	; 0x41e <calculateSpeed>
        }
        if (getLeftDistance()> (2*r+calculateDistanceForLeftTrack_Arc(r, 'L')))
     30a:	89 81       	ldd	r24, Y+1	; 0x01
     30c:	9a 81       	ldd	r25, Y+2	; 0x02
     30e:	88 0f       	add	r24, r24
     310:	99 1f       	adc	r25, r25
     312:	8c 01       	movw	r16, r24
     314:	89 81       	ldd	r24, Y+1	; 0x01
     316:	9a 81       	ldd	r25, Y+2	; 0x02
     318:	6c e4       	ldi	r22, 0x4C	; 76
     31a:	0e 94 0e 03 	call	0x61c	; 0x61c <calculateDistanceForLeftTrack_Arc>
     31e:	98 01       	movw	r18, r16
     320:	28 0f       	add	r18, r24
     322:	39 1f       	adc	r19, r25
     324:	80 91 f7 01 	lds	r24, 0x01F7
     328:	90 91 f8 01 	lds	r25, 0x01F8
     32c:	28 17       	cp	r18, r24
     32e:	39 07       	cpc	r19, r25
     330:	50 f4       	brcc	.+20     	; 0x346 <main+0xf6>
        {
            stop();
     332:	0e 94 38 0a 	call	0x1470	; 0x1470 <stop>
            iLeftSpeed=0;
     336:	10 92 9a 01 	sts	0x019A, r1
     33a:	10 92 99 01 	sts	0x0199, r1
            iRightSpeed=0;
     33e:	10 92 95 01 	sts	0x0195, r1
     342:	10 92 94 01 	sts	0x0194, r1
        }

        moveAtSpeed(iLeftSpeed,iRightSpeed);
     346:	80 91 99 01 	lds	r24, 0x0199
     34a:	90 91 9a 01 	lds	r25, 0x019A
     34e:	28 2f       	mov	r18, r24
     350:	80 91 94 01 	lds	r24, 0x0194
     354:	90 91 95 01 	lds	r25, 0x0195
     358:	98 2f       	mov	r25, r24
     35a:	82 2f       	mov	r24, r18
     35c:	69 2f       	mov	r22, r25
     35e:	0e 94 7c 09 	call	0x12f8	; 0x12f8 <moveAtSpeed>


        // Aus der Hauptschleife ständig die motionControl Funktion
        // aufrufen – sie regelt die Motorgeschwindigkeiten:
        task_motionControl();
     362:	0e 94 d6 06 	call	0xdac	; 0xdac <task_motionControl>
        task_ADC(); // Wird wegen den Motorstromsensoren aufgerufen!
     366:	0e 94 3e 05 	call	0xa7c	; 0xa7c <task_ADC>
     36a:	a7 cf       	rjmp	.-178    	; 0x2ba <main+0x6a>

0000036c <driveRad>:

    return 0;
}

void driveRad (int Radius, char direction)
{
     36c:	0f 93       	push	r16
     36e:	1f 93       	push	r17
     370:	df 93       	push	r29
     372:	cf 93       	push	r28
     374:	00 d0       	rcall	.+0      	; 0x376 <driveRad+0xa>
     376:	0f 92       	push	r0
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	9a 83       	std	Y+2, r25	; 0x02
     37e:	89 83       	std	Y+1, r24	; 0x01
     380:	6b 83       	std	Y+3, r22	; 0x03
        if (getLeftDistance()== Radius)
     382:	29 81       	ldd	r18, Y+1	; 0x01
     384:	3a 81       	ldd	r19, Y+2	; 0x02
     386:	80 91 f7 01 	lds	r24, 0x01F7
     38a:	90 91 f8 01 	lds	r25, 0x01F8
     38e:	28 17       	cp	r18, r24
     390:	39 07       	cpc	r19, r25
     392:	39 f4       	brne	.+14     	; 0x3a2 <driveRad+0x36>
        {
            calculateSpeed(Radius, 60, direction);
     394:	89 81       	ldd	r24, Y+1	; 0x01
     396:	9a 81       	ldd	r25, Y+2	; 0x02
     398:	6c e3       	ldi	r22, 0x3C	; 60
     39a:	70 e0       	ldi	r23, 0x00	; 0
     39c:	4b 81       	ldd	r20, Y+3	; 0x03
     39e:	0e 94 0f 02 	call	0x41e	; 0x41e <calculateSpeed>
        }

        if (getLeftDistance()== (Radius+calculateDistanceForLeftTrack_Arc(Radius  , direction)))
     3a2:	89 81       	ldd	r24, Y+1	; 0x01
     3a4:	9a 81       	ldd	r25, Y+2	; 0x02
     3a6:	6b 81       	ldd	r22, Y+3	; 0x03
     3a8:	0e 94 0e 03 	call	0x61c	; 0x61c <calculateDistanceForLeftTrack_Arc>
     3ac:	9c 01       	movw	r18, r24
     3ae:	89 81       	ldd	r24, Y+1	; 0x01
     3b0:	9a 81       	ldd	r25, Y+2	; 0x02
     3b2:	28 0f       	add	r18, r24
     3b4:	39 1f       	adc	r19, r25
     3b6:	80 91 f7 01 	lds	r24, 0x01F7
     3ba:	90 91 f8 01 	lds	r25, 0x01F8
     3be:	28 17       	cp	r18, r24
     3c0:	39 07       	cpc	r19, r25
     3c2:	39 f4       	brne	.+14     	; 0x3d2 <driveRad+0x66>
        {
            calculateSpeed(Radius, 60, 'G');
     3c4:	89 81       	ldd	r24, Y+1	; 0x01
     3c6:	9a 81       	ldd	r25, Y+2	; 0x02
     3c8:	6c e3       	ldi	r22, 0x3C	; 60
     3ca:	70 e0       	ldi	r23, 0x00	; 0
     3cc:	47 e4       	ldi	r20, 0x47	; 71
     3ce:	0e 94 0f 02 	call	0x41e	; 0x41e <calculateSpeed>
        }
        if (getLeftDistance()> (2*Radius+calculateDistanceForLeftTrack_Arc(Radius, direction)))
     3d2:	89 81       	ldd	r24, Y+1	; 0x01
     3d4:	9a 81       	ldd	r25, Y+2	; 0x02
     3d6:	88 0f       	add	r24, r24
     3d8:	99 1f       	adc	r25, r25
     3da:	8c 01       	movw	r16, r24
     3dc:	89 81       	ldd	r24, Y+1	; 0x01
     3de:	9a 81       	ldd	r25, Y+2	; 0x02
     3e0:	6b 81       	ldd	r22, Y+3	; 0x03
     3e2:	0e 94 0e 03 	call	0x61c	; 0x61c <calculateDistanceForLeftTrack_Arc>
     3e6:	98 01       	movw	r18, r16
     3e8:	28 0f       	add	r18, r24
     3ea:	39 1f       	adc	r19, r25
     3ec:	80 91 f7 01 	lds	r24, 0x01F7
     3f0:	90 91 f8 01 	lds	r25, 0x01F8
     3f4:	28 17       	cp	r18, r24
     3f6:	39 07       	cpc	r19, r25
     3f8:	50 f4       	brcc	.+20     	; 0x40e <driveRad+0xa2>
        {
            stop();
     3fa:	0e 94 38 0a 	call	0x1470	; 0x1470 <stop>
            iLeftSpeed=0;
     3fe:	10 92 9a 01 	sts	0x019A, r1
     402:	10 92 99 01 	sts	0x0199, r1
            iRightSpeed=0;
     406:	10 92 95 01 	sts	0x0195, r1
     40a:	10 92 94 01 	sts	0x0194, r1
        }
}
     40e:	0f 90       	pop	r0
     410:	0f 90       	pop	r0
     412:	0f 90       	pop	r0
     414:	cf 91       	pop	r28
     416:	df 91       	pop	r29
     418:	1f 91       	pop	r17
     41a:	0f 91       	pop	r16
     41c:	08 95       	ret

0000041e <calculateSpeed>:

void calculateSpeed(int iRadius, int iSpeed, char direction)
{
     41e:	ef 92       	push	r14
     420:	ff 92       	push	r15
     422:	0f 93       	push	r16
     424:	1f 93       	push	r17
     426:	df 93       	push	r29
     428:	cf 93       	push	r28
     42a:	cd b7       	in	r28, 0x3d	; 61
     42c:	de b7       	in	r29, 0x3e	; 62
     42e:	27 97       	sbiw	r28, 0x07	; 7
     430:	0f b6       	in	r0, 0x3f	; 63
     432:	f8 94       	cli
     434:	de bf       	out	0x3e, r29	; 62
     436:	0f be       	out	0x3f, r0	; 63
     438:	cd bf       	out	0x3d, r28	; 61
     43a:	9a 83       	std	Y+2, r25	; 0x02
     43c:	89 83       	std	Y+1, r24	; 0x01
     43e:	7c 83       	std	Y+4, r23	; 0x04
     440:	6b 83       	std	Y+3, r22	; 0x03
     442:	4d 83       	std	Y+5, r20	; 0x05
    switch(direction)
     444:	8d 81       	ldd	r24, Y+5	; 0x05
     446:	28 2f       	mov	r18, r24
     448:	33 27       	eor	r19, r19
     44a:	27 fd       	sbrc	r18, 7
     44c:	30 95       	com	r19
     44e:	3f 83       	std	Y+7, r19	; 0x07
     450:	2e 83       	std	Y+6, r18	; 0x06
     452:	8e 81       	ldd	r24, Y+6	; 0x06
     454:	9f 81       	ldd	r25, Y+7	; 0x07
     456:	8c 34       	cpi	r24, 0x4C	; 76
     458:	91 05       	cpc	r25, r1
     45a:	09 f4       	brne	.+2      	; 0x45e <calculateSpeed+0x40>
     45c:	69 c0       	rjmp	.+210    	; 0x530 <calculateSpeed+0x112>
     45e:	2e 81       	ldd	r18, Y+6	; 0x06
     460:	3f 81       	ldd	r19, Y+7	; 0x07
     462:	22 35       	cpi	r18, 0x52	; 82
     464:	31 05       	cpc	r19, r1
     466:	39 f0       	breq	.+14     	; 0x476 <calculateSpeed+0x58>
     468:	8e 81       	ldd	r24, Y+6	; 0x06
     46a:	9f 81       	ldd	r25, Y+7	; 0x07
     46c:	87 34       	cpi	r24, 0x47	; 71
     46e:	91 05       	cpc	r25, r1
     470:	09 f4       	brne	.+2      	; 0x474 <calculateSpeed+0x56>
     472:	bb c0       	rjmp	.+374    	; 0x5ea <calculateSpeed+0x1cc>
     474:	c6 c0       	rjmp	.+396    	; 0x602 <calculateSpeed+0x1e4>
    {
    case 'R':
        iLeftSpeed  = iSpeed;
     476:	8b 81       	ldd	r24, Y+3	; 0x03
     478:	9c 81       	ldd	r25, Y+4	; 0x04
     47a:	90 93 9a 01 	sts	0x019A, r25
     47e:	80 93 99 01 	sts	0x0199, r24
        iRightSpeed = iLeftSpeed / (iRadius + HALBER_ACHSABSTAND) * (iRadius - HALBER_ACHSABSTAND);
     482:	80 91 99 01 	lds	r24, 0x0199
     486:	90 91 9a 01 	lds	r25, 0x019A
     48a:	aa 27       	eor	r26, r26
     48c:	97 fd       	sbrc	r25, 7
     48e:	a0 95       	com	r26
     490:	ba 2f       	mov	r27, r26
     492:	bc 01       	movw	r22, r24
     494:	cd 01       	movw	r24, r26
     496:	0e 94 8e 1b 	call	0x371c	; 0x371c <__floatsisf>
     49a:	7b 01       	movw	r14, r22
     49c:	8c 01       	movw	r16, r24
     49e:	89 81       	ldd	r24, Y+1	; 0x01
     4a0:	9a 81       	ldd	r25, Y+2	; 0x02
     4a2:	aa 27       	eor	r26, r26
     4a4:	97 fd       	sbrc	r25, 7
     4a6:	a0 95       	com	r26
     4a8:	ba 2f       	mov	r27, r26
     4aa:	bc 01       	movw	r22, r24
     4ac:	cd 01       	movw	r24, r26
     4ae:	0e 94 8e 1b 	call	0x371c	; 0x371c <__floatsisf>
     4b2:	dc 01       	movw	r26, r24
     4b4:	cb 01       	movw	r24, r22
     4b6:	bc 01       	movw	r22, r24
     4b8:	cd 01       	movw	r24, r26
     4ba:	20 e0       	ldi	r18, 0x00	; 0
     4bc:	30 e0       	ldi	r19, 0x00	; 0
     4be:	4e e4       	ldi	r20, 0x4E	; 78
     4c0:	52 e4       	ldi	r21, 0x42	; 66
     4c2:	0e 94 8b 19 	call	0x3316	; 0x3316 <__addsf3>
     4c6:	dc 01       	movw	r26, r24
     4c8:	cb 01       	movw	r24, r22
     4ca:	9c 01       	movw	r18, r24
     4cc:	ad 01       	movw	r20, r26
     4ce:	c8 01       	movw	r24, r16
     4d0:	b7 01       	movw	r22, r14
     4d2:	0e 94 b2 1a 	call	0x3564	; 0x3564 <__divsf3>
     4d6:	dc 01       	movw	r26, r24
     4d8:	cb 01       	movw	r24, r22
     4da:	7c 01       	movw	r14, r24
     4dc:	8d 01       	movw	r16, r26
     4de:	89 81       	ldd	r24, Y+1	; 0x01
     4e0:	9a 81       	ldd	r25, Y+2	; 0x02
     4e2:	aa 27       	eor	r26, r26
     4e4:	97 fd       	sbrc	r25, 7
     4e6:	a0 95       	com	r26
     4e8:	ba 2f       	mov	r27, r26
     4ea:	bc 01       	movw	r22, r24
     4ec:	cd 01       	movw	r24, r26
     4ee:	0e 94 8e 1b 	call	0x371c	; 0x371c <__floatsisf>
     4f2:	dc 01       	movw	r26, r24
     4f4:	cb 01       	movw	r24, r22
     4f6:	bc 01       	movw	r22, r24
     4f8:	cd 01       	movw	r24, r26
     4fa:	20 e0       	ldi	r18, 0x00	; 0
     4fc:	30 e0       	ldi	r19, 0x00	; 0
     4fe:	4e e4       	ldi	r20, 0x4E	; 78
     500:	52 e4       	ldi	r21, 0x42	; 66
     502:	0e 94 5a 19 	call	0x32b4	; 0x32b4 <__subsf3>
     506:	dc 01       	movw	r26, r24
     508:	cb 01       	movw	r24, r22
     50a:	9c 01       	movw	r18, r24
     50c:	ad 01       	movw	r20, r26
     50e:	c8 01       	movw	r24, r16
     510:	b7 01       	movw	r22, r14
     512:	0e 94 b8 19 	call	0x3370	; 0x3370 <__mulsf3>
     516:	dc 01       	movw	r26, r24
     518:	cb 01       	movw	r24, r22
     51a:	bc 01       	movw	r22, r24
     51c:	cd 01       	movw	r24, r26
     51e:	0e 94 ec 1b 	call	0x37d8	; 0x37d8 <__fixsfsi>
     522:	dc 01       	movw	r26, r24
     524:	cb 01       	movw	r24, r22
     526:	90 93 95 01 	sts	0x0195, r25
     52a:	80 93 94 01 	sts	0x0194, r24
     52e:	69 c0       	rjmp	.+210    	; 0x602 <calculateSpeed+0x1e4>
        break;

    case 'L':
        iRightSpeed = iSpeed;
     530:	8b 81       	ldd	r24, Y+3	; 0x03
     532:	9c 81       	ldd	r25, Y+4	; 0x04
     534:	90 93 95 01 	sts	0x0195, r25
     538:	80 93 94 01 	sts	0x0194, r24
        iLeftSpeed  = iRightSpeed / (iRadius + HALBER_ACHSABSTAND) * (iRadius - HALBER_ACHSABSTAND);
     53c:	80 91 94 01 	lds	r24, 0x0194
     540:	90 91 95 01 	lds	r25, 0x0195
     544:	aa 27       	eor	r26, r26
     546:	97 fd       	sbrc	r25, 7
     548:	a0 95       	com	r26
     54a:	ba 2f       	mov	r27, r26
     54c:	bc 01       	movw	r22, r24
     54e:	cd 01       	movw	r24, r26
     550:	0e 94 8e 1b 	call	0x371c	; 0x371c <__floatsisf>
     554:	7b 01       	movw	r14, r22
     556:	8c 01       	movw	r16, r24
     558:	89 81       	ldd	r24, Y+1	; 0x01
     55a:	9a 81       	ldd	r25, Y+2	; 0x02
     55c:	aa 27       	eor	r26, r26
     55e:	97 fd       	sbrc	r25, 7
     560:	a0 95       	com	r26
     562:	ba 2f       	mov	r27, r26
     564:	bc 01       	movw	r22, r24
     566:	cd 01       	movw	r24, r26
     568:	0e 94 8e 1b 	call	0x371c	; 0x371c <__floatsisf>
     56c:	dc 01       	movw	r26, r24
     56e:	cb 01       	movw	r24, r22
     570:	bc 01       	movw	r22, r24
     572:	cd 01       	movw	r24, r26
     574:	20 e0       	ldi	r18, 0x00	; 0
     576:	30 e0       	ldi	r19, 0x00	; 0
     578:	4e e4       	ldi	r20, 0x4E	; 78
     57a:	52 e4       	ldi	r21, 0x42	; 66
     57c:	0e 94 8b 19 	call	0x3316	; 0x3316 <__addsf3>
     580:	dc 01       	movw	r26, r24
     582:	cb 01       	movw	r24, r22
     584:	9c 01       	movw	r18, r24
     586:	ad 01       	movw	r20, r26
     588:	c8 01       	movw	r24, r16
     58a:	b7 01       	movw	r22, r14
     58c:	0e 94 b2 1a 	call	0x3564	; 0x3564 <__divsf3>
     590:	dc 01       	movw	r26, r24
     592:	cb 01       	movw	r24, r22
     594:	7c 01       	movw	r14, r24
     596:	8d 01       	movw	r16, r26
     598:	89 81       	ldd	r24, Y+1	; 0x01
     59a:	9a 81       	ldd	r25, Y+2	; 0x02
     59c:	aa 27       	eor	r26, r26
     59e:	97 fd       	sbrc	r25, 7
     5a0:	a0 95       	com	r26
     5a2:	ba 2f       	mov	r27, r26
     5a4:	bc 01       	movw	r22, r24
     5a6:	cd 01       	movw	r24, r26
     5a8:	0e 94 8e 1b 	call	0x371c	; 0x371c <__floatsisf>
     5ac:	dc 01       	movw	r26, r24
     5ae:	cb 01       	movw	r24, r22
     5b0:	bc 01       	movw	r22, r24
     5b2:	cd 01       	movw	r24, r26
     5b4:	20 e0       	ldi	r18, 0x00	; 0
     5b6:	30 e0       	ldi	r19, 0x00	; 0
     5b8:	4e e4       	ldi	r20, 0x4E	; 78
     5ba:	52 e4       	ldi	r21, 0x42	; 66
     5bc:	0e 94 5a 19 	call	0x32b4	; 0x32b4 <__subsf3>
     5c0:	dc 01       	movw	r26, r24
     5c2:	cb 01       	movw	r24, r22
     5c4:	9c 01       	movw	r18, r24
     5c6:	ad 01       	movw	r20, r26
     5c8:	c8 01       	movw	r24, r16
     5ca:	b7 01       	movw	r22, r14
     5cc:	0e 94 b8 19 	call	0x3370	; 0x3370 <__mulsf3>
     5d0:	dc 01       	movw	r26, r24
     5d2:	cb 01       	movw	r24, r22
     5d4:	bc 01       	movw	r22, r24
     5d6:	cd 01       	movw	r24, r26
     5d8:	0e 94 ec 1b 	call	0x37d8	; 0x37d8 <__fixsfsi>
     5dc:	dc 01       	movw	r26, r24
     5de:	cb 01       	movw	r24, r22
     5e0:	90 93 9a 01 	sts	0x019A, r25
     5e4:	80 93 99 01 	sts	0x0199, r24
     5e8:	0c c0       	rjmp	.+24     	; 0x602 <calculateSpeed+0x1e4>
        break;

    case 'G':
        iLeftSpeed  = iSpeed;
     5ea:	8b 81       	ldd	r24, Y+3	; 0x03
     5ec:	9c 81       	ldd	r25, Y+4	; 0x04
     5ee:	90 93 9a 01 	sts	0x019A, r25
     5f2:	80 93 99 01 	sts	0x0199, r24
        iRightSpeed = iSpeed;
     5f6:	8b 81       	ldd	r24, Y+3	; 0x03
     5f8:	9c 81       	ldd	r25, Y+4	; 0x04
     5fa:	90 93 95 01 	sts	0x0195, r25
     5fe:	80 93 94 01 	sts	0x0194, r24
        break;
    }
}
     602:	27 96       	adiw	r28, 0x07	; 7
     604:	0f b6       	in	r0, 0x3f	; 63
     606:	f8 94       	cli
     608:	de bf       	out	0x3e, r29	; 62
     60a:	0f be       	out	0x3f, r0	; 63
     60c:	cd bf       	out	0x3d, r28	; 61
     60e:	cf 91       	pop	r28
     610:	df 91       	pop	r29
     612:	1f 91       	pop	r17
     614:	0f 91       	pop	r16
     616:	ff 90       	pop	r15
     618:	ef 90       	pop	r14
     61a:	08 95       	ret

0000061c <calculateDistanceForLeftTrack_Arc>:

uint16_t calculateDistanceForLeftTrack_Arc(int iRadius, char direction)
{
     61c:	df 93       	push	r29
     61e:	cf 93       	push	r28
     620:	cd b7       	in	r28, 0x3d	; 61
     622:	de b7       	in	r29, 0x3e	; 62
     624:	27 97       	sbiw	r28, 0x07	; 7
     626:	0f b6       	in	r0, 0x3f	; 63
     628:	f8 94       	cli
     62a:	de bf       	out	0x3e, r29	; 62
     62c:	0f be       	out	0x3f, r0	; 63
     62e:	cd bf       	out	0x3d, r28	; 61
     630:	9c 83       	std	Y+4, r25	; 0x04
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	6d 83       	std	Y+5, r22	; 0x05
    uint16_t distance = 0;
     636:	1a 82       	std	Y+2, r1	; 0x02
     638:	19 82       	std	Y+1, r1	; 0x01

    switch(direction)
     63a:	8d 81       	ldd	r24, Y+5	; 0x05
     63c:	28 2f       	mov	r18, r24
     63e:	33 27       	eor	r19, r19
     640:	27 fd       	sbrc	r18, 7
     642:	30 95       	com	r19
     644:	3f 83       	std	Y+7, r19	; 0x07
     646:	2e 83       	std	Y+6, r18	; 0x06
     648:	8e 81       	ldd	r24, Y+6	; 0x06
     64a:	9f 81       	ldd	r25, Y+7	; 0x07
     64c:	8c 34       	cpi	r24, 0x4C	; 76
     64e:	91 05       	cpc	r25, r1
     650:	79 f1       	breq	.+94     	; 0x6b0 <calculateDistanceForLeftTrack_Arc+0x94>
     652:	2e 81       	ldd	r18, Y+6	; 0x06
     654:	3f 81       	ldd	r19, Y+7	; 0x07
     656:	22 35       	cpi	r18, 0x52	; 82
     658:	31 05       	cpc	r19, r1
     65a:	09 f0       	breq	.+2      	; 0x65e <calculateDistanceForLeftTrack_Arc+0x42>
     65c:	51 c0       	rjmp	.+162    	; 0x700 <calculateDistanceForLeftTrack_Arc+0xe4>
    {
    case 'R':
        distance = 2 * PI * (iRadius + HALBER_ACHSABSTAND);
     65e:	8b 81       	ldd	r24, Y+3	; 0x03
     660:	9c 81       	ldd	r25, Y+4	; 0x04
     662:	aa 27       	eor	r26, r26
     664:	97 fd       	sbrc	r25, 7
     666:	a0 95       	com	r26
     668:	ba 2f       	mov	r27, r26
     66a:	bc 01       	movw	r22, r24
     66c:	cd 01       	movw	r24, r26
     66e:	0e 94 8e 1b 	call	0x371c	; 0x371c <__floatsisf>
     672:	dc 01       	movw	r26, r24
     674:	cb 01       	movw	r24, r22
     676:	bc 01       	movw	r22, r24
     678:	cd 01       	movw	r24, r26
     67a:	20 e0       	ldi	r18, 0x00	; 0
     67c:	30 e0       	ldi	r19, 0x00	; 0
     67e:	4e e4       	ldi	r20, 0x4E	; 78
     680:	52 e4       	ldi	r21, 0x42	; 66
     682:	0e 94 8b 19 	call	0x3316	; 0x3316 <__addsf3>
     686:	dc 01       	movw	r26, r24
     688:	cb 01       	movw	r24, r22
     68a:	bc 01       	movw	r22, r24
     68c:	cd 01       	movw	r24, r26
     68e:	27 e8       	ldi	r18, 0x87	; 135
     690:	36 e1       	ldi	r19, 0x16	; 22
     692:	49 ec       	ldi	r20, 0xC9	; 201
     694:	50 e4       	ldi	r21, 0x40	; 64
     696:	0e 94 b8 19 	call	0x3370	; 0x3370 <__mulsf3>
     69a:	dc 01       	movw	r26, r24
     69c:	cb 01       	movw	r24, r22
     69e:	bc 01       	movw	r22, r24
     6a0:	cd 01       	movw	r24, r26
     6a2:	0e 94 e2 17 	call	0x2fc4	; 0x2fc4 <__fixunssfsi>
     6a6:	dc 01       	movw	r26, r24
     6a8:	cb 01       	movw	r24, r22
     6aa:	9a 83       	std	Y+2, r25	; 0x02
     6ac:	89 83       	std	Y+1, r24	; 0x01
     6ae:	28 c0       	rjmp	.+80     	; 0x700 <calculateDistanceForLeftTrack_Arc+0xe4>
        break;

    case 'L':
        distance = 2 * PI * (iRadius - HALBER_ACHSABSTAND);
     6b0:	8b 81       	ldd	r24, Y+3	; 0x03
     6b2:	9c 81       	ldd	r25, Y+4	; 0x04
     6b4:	aa 27       	eor	r26, r26
     6b6:	97 fd       	sbrc	r25, 7
     6b8:	a0 95       	com	r26
     6ba:	ba 2f       	mov	r27, r26
     6bc:	bc 01       	movw	r22, r24
     6be:	cd 01       	movw	r24, r26
     6c0:	0e 94 8e 1b 	call	0x371c	; 0x371c <__floatsisf>
     6c4:	dc 01       	movw	r26, r24
     6c6:	cb 01       	movw	r24, r22
     6c8:	bc 01       	movw	r22, r24
     6ca:	cd 01       	movw	r24, r26
     6cc:	20 e0       	ldi	r18, 0x00	; 0
     6ce:	30 e0       	ldi	r19, 0x00	; 0
     6d0:	4e e4       	ldi	r20, 0x4E	; 78
     6d2:	52 e4       	ldi	r21, 0x42	; 66
     6d4:	0e 94 5a 19 	call	0x32b4	; 0x32b4 <__subsf3>
     6d8:	dc 01       	movw	r26, r24
     6da:	cb 01       	movw	r24, r22
     6dc:	bc 01       	movw	r22, r24
     6de:	cd 01       	movw	r24, r26
     6e0:	27 e8       	ldi	r18, 0x87	; 135
     6e2:	36 e1       	ldi	r19, 0x16	; 22
     6e4:	49 ec       	ldi	r20, 0xC9	; 201
     6e6:	50 e4       	ldi	r21, 0x40	; 64
     6e8:	0e 94 b8 19 	call	0x3370	; 0x3370 <__mulsf3>
     6ec:	dc 01       	movw	r26, r24
     6ee:	cb 01       	movw	r24, r22
     6f0:	bc 01       	movw	r22, r24
     6f2:	cd 01       	movw	r24, r26
     6f4:	0e 94 e2 17 	call	0x2fc4	; 0x2fc4 <__fixunssfsi>
     6f8:	dc 01       	movw	r26, r24
     6fa:	cb 01       	movw	r24, r22
     6fc:	9a 83       	std	Y+2, r25	; 0x02
     6fe:	89 83       	std	Y+1, r24	; 0x01
        break;
    }

    return distance;
     700:	89 81       	ldd	r24, Y+1	; 0x01
     702:	9a 81       	ldd	r25, Y+2	; 0x02
}
     704:	27 96       	adiw	r28, 0x07	; 7
     706:	0f b6       	in	r0, 0x3f	; 63
     708:	f8 94       	cli
     70a:	de bf       	out	0x3e, r29	; 62
     70c:	0f be       	out	0x3f, r0	; 63
     70e:	cd bf       	out	0x3d, r28	; 61
     710:	cf 91       	pop	r28
     712:	df 91       	pop	r29
     714:	08 95       	ret

00000716 <enablePowerOnWarning>:
	 * no active LEDs. This is to ensure that you don't forget
	 * to turn of the Robot if your program does not use
	 * any LEDs for a long time! 
	 */
	void enablePowerOnWarning(void) 
	{ 
     716:	df 93       	push	r29
     718:	cf 93       	push	r28
     71a:	cd b7       	in	r28, 0x3d	; 61
     71c:	de b7       	in	r29, 0x3e	; 62
		if(leds_on > 3)
     71e:	80 91 b0 01 	lds	r24, 0x01B0
     722:	84 30       	cpi	r24, 0x04	; 4
     724:	10 f0       	brcs	.+4      	; 0x72a <enablePowerOnWarning+0x14>
			leds_on = 0; 
     726:	10 92 b0 01 	sts	0x01B0, r1
	}
     72a:	cf 91       	pop	r28
     72c:	df 91       	pop	r29
     72e:	08 95       	ret

00000730 <disablePowerOnWarning>:
	/**
	 * This disables the power on warning. 
	 * also see RP6Config.h for #define POWER_ON_WARNING
	 */
	void disablePowerOnWarning(void) 
	{ 
     730:	df 93       	push	r29
     732:	cf 93       	push	r28
     734:	cd b7       	in	r28, 0x3d	; 61
     736:	de b7       	in	r29, 0x3e	; 62
		leds_on = 4; 
     738:	84 e0       	ldi	r24, 0x04	; 4
     73a:	80 93 b0 01 	sts	0x01B0, r24
	}
     73e:	cf 91       	pop	r28
     740:	df 91       	pop	r29
     742:	08 95       	ret

00000744 <updateStatusLEDs>:
 *			statusLEDs.LED2=true;
 *			updateStatusLEDs();
 *			// This sets LED2 and does not affect any other LED!
 */
void updateStatusLEDs(void)
{
     744:	df 93       	push	r29
     746:	cf 93       	push	r28
     748:	00 d0       	rcall	.+0      	; 0x74a <updateStatusLEDs+0x6>
     74a:	cd b7       	in	r28, 0x3d	; 61
     74c:	de b7       	in	r29, 0x3e	; 62
	DDRB &= ~0x83;
     74e:	a7 e3       	ldi	r26, 0x37	; 55
     750:	b0 e0       	ldi	r27, 0x00	; 0
     752:	e7 e3       	ldi	r30, 0x37	; 55
     754:	f0 e0       	ldi	r31, 0x00	; 0
     756:	80 81       	ld	r24, Z
     758:	8c 77       	andi	r24, 0x7C	; 124
     75a:	8c 93       	st	X, r24
	PORTB &= ~0x83;
     75c:	a8 e3       	ldi	r26, 0x38	; 56
     75e:	b0 e0       	ldi	r27, 0x00	; 0
     760:	e8 e3       	ldi	r30, 0x38	; 56
     762:	f0 e0       	ldi	r31, 0x00	; 0
     764:	80 81       	ld	r24, Z
     766:	8c 77       	andi	r24, 0x7C	; 124
     768:	8c 93       	st	X, r24
	if(statusLEDs.LED4){ DDRB |= SL4; PORTB |= SL4; }
     76a:	80 91 9b 01 	lds	r24, 0x019B
     76e:	88 70       	andi	r24, 0x08	; 8
     770:	88 23       	and	r24, r24
     772:	71 f0       	breq	.+28     	; 0x790 <updateStatusLEDs+0x4c>
     774:	a7 e3       	ldi	r26, 0x37	; 55
     776:	b0 e0       	ldi	r27, 0x00	; 0
     778:	e7 e3       	ldi	r30, 0x37	; 55
     77a:	f0 e0       	ldi	r31, 0x00	; 0
     77c:	80 81       	ld	r24, Z
     77e:	80 68       	ori	r24, 0x80	; 128
     780:	8c 93       	st	X, r24
     782:	a8 e3       	ldi	r26, 0x38	; 56
     784:	b0 e0       	ldi	r27, 0x00	; 0
     786:	e8 e3       	ldi	r30, 0x38	; 56
     788:	f0 e0       	ldi	r31, 0x00	; 0
     78a:	80 81       	ld	r24, Z
     78c:	80 68       	ori	r24, 0x80	; 128
     78e:	8c 93       	st	X, r24
	if(statusLEDs.LED5){ DDRB |= SL5; PORTB |= SL5; }
     790:	80 91 9b 01 	lds	r24, 0x019B
     794:	80 71       	andi	r24, 0x10	; 16
     796:	88 23       	and	r24, r24
     798:	71 f0       	breq	.+28     	; 0x7b6 <updateStatusLEDs+0x72>
     79a:	a7 e3       	ldi	r26, 0x37	; 55
     79c:	b0 e0       	ldi	r27, 0x00	; 0
     79e:	e7 e3       	ldi	r30, 0x37	; 55
     7a0:	f0 e0       	ldi	r31, 0x00	; 0
     7a2:	80 81       	ld	r24, Z
     7a4:	82 60       	ori	r24, 0x02	; 2
     7a6:	8c 93       	st	X, r24
     7a8:	a8 e3       	ldi	r26, 0x38	; 56
     7aa:	b0 e0       	ldi	r27, 0x00	; 0
     7ac:	e8 e3       	ldi	r30, 0x38	; 56
     7ae:	f0 e0       	ldi	r31, 0x00	; 0
     7b0:	80 81       	ld	r24, Z
     7b2:	82 60       	ori	r24, 0x02	; 2
     7b4:	8c 93       	st	X, r24
	if(statusLEDs.LED6){ DDRB |= SL6; PORTB |= SL6; }
     7b6:	80 91 9b 01 	lds	r24, 0x019B
     7ba:	80 72       	andi	r24, 0x20	; 32
     7bc:	88 23       	and	r24, r24
     7be:	71 f0       	breq	.+28     	; 0x7dc <updateStatusLEDs+0x98>
     7c0:	a7 e3       	ldi	r26, 0x37	; 55
     7c2:	b0 e0       	ldi	r27, 0x00	; 0
     7c4:	e7 e3       	ldi	r30, 0x37	; 55
     7c6:	f0 e0       	ldi	r31, 0x00	; 0
     7c8:	80 81       	ld	r24, Z
     7ca:	81 60       	ori	r24, 0x01	; 1
     7cc:	8c 93       	st	X, r24
     7ce:	a8 e3       	ldi	r26, 0x38	; 56
     7d0:	b0 e0       	ldi	r27, 0x00	; 0
     7d2:	e8 e3       	ldi	r30, 0x38	; 56
     7d4:	f0 e0       	ldi	r31, 0x00	; 0
     7d6:	80 81       	ld	r24, Z
     7d8:	81 60       	ori	r24, 0x01	; 1
     7da:	8c 93       	st	X, r24
	DDRC &= ~0x70;
     7dc:	a4 e3       	ldi	r26, 0x34	; 52
     7de:	b0 e0       	ldi	r27, 0x00	; 0
     7e0:	e4 e3       	ldi	r30, 0x34	; 52
     7e2:	f0 e0       	ldi	r31, 0x00	; 0
     7e4:	80 81       	ld	r24, Z
     7e6:	8f 78       	andi	r24, 0x8F	; 143
     7e8:	8c 93       	st	X, r24
	PORTC &= ~0x70;
     7ea:	a5 e3       	ldi	r26, 0x35	; 53
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	e5 e3       	ldi	r30, 0x35	; 53
     7f0:	f0 e0       	ldi	r31, 0x00	; 0
     7f2:	80 81       	ld	r24, Z
     7f4:	8f 78       	andi	r24, 0x8F	; 143
     7f6:	8c 93       	st	X, r24
	DDRC |= ((statusLEDs.byte << 4) & 0x70);
     7f8:	a4 e3       	ldi	r26, 0x34	; 52
     7fa:	b0 e0       	ldi	r27, 0x00	; 0
     7fc:	e4 e3       	ldi	r30, 0x34	; 52
     7fe:	f0 e0       	ldi	r31, 0x00	; 0
     800:	80 81       	ld	r24, Z
     802:	28 2f       	mov	r18, r24
     804:	80 91 9b 01 	lds	r24, 0x019B
     808:	88 2f       	mov	r24, r24
     80a:	90 e0       	ldi	r25, 0x00	; 0
     80c:	82 95       	swap	r24
     80e:	92 95       	swap	r25
     810:	90 7f       	andi	r25, 0xF0	; 240
     812:	98 27       	eor	r25, r24
     814:	80 7f       	andi	r24, 0xF0	; 240
     816:	98 27       	eor	r25, r24
     818:	80 77       	andi	r24, 0x70	; 112
     81a:	82 2b       	or	r24, r18
     81c:	8c 93       	st	X, r24
	PORTC |= ((statusLEDs.byte << 4) & 0x70);
     81e:	a5 e3       	ldi	r26, 0x35	; 53
     820:	b0 e0       	ldi	r27, 0x00	; 0
     822:	e5 e3       	ldi	r30, 0x35	; 53
     824:	f0 e0       	ldi	r31, 0x00	; 0
     826:	80 81       	ld	r24, Z
     828:	28 2f       	mov	r18, r24
     82a:	80 91 9b 01 	lds	r24, 0x019B
     82e:	88 2f       	mov	r24, r24
     830:	90 e0       	ldi	r25, 0x00	; 0
     832:	82 95       	swap	r24
     834:	92 95       	swap	r25
     836:	90 7f       	andi	r25, 0xF0	; 240
     838:	98 27       	eor	r25, r24
     83a:	80 7f       	andi	r24, 0xF0	; 240
     83c:	98 27       	eor	r25, r24
     83e:	80 77       	andi	r24, 0x70	; 112
     840:	82 2b       	or	r24, r18
     842:	8c 93       	st	X, r24
	#ifdef POWER_ON_WARNING
		leds_on = (leds_on ? leds_on : (statusLEDs.byte && 1));
     844:	80 91 b0 01 	lds	r24, 0x01B0
     848:	88 23       	and	r24, r24
     84a:	59 f4       	brne	.+22     	; 0x862 <__stack+0x3>
     84c:	80 91 9b 01 	lds	r24, 0x019B
     850:	8a 83       	std	Y+2, r24	; 0x02
     852:	8a 81       	ldd	r24, Y+2	; 0x02
     854:	88 23       	and	r24, r24
     856:	11 f0       	breq	.+4      	; 0x85c <updateStatusLEDs+0x118>
     858:	81 e0       	ldi	r24, 0x01	; 1
     85a:	8a 83       	std	Y+2, r24	; 0x02
     85c:	8a 81       	ldd	r24, Y+2	; 0x02
     85e:	89 83       	std	Y+1, r24	; 0x01
     860:	03 c0       	rjmp	.+6      	; 0x868 <__stack+0x9>
     862:	80 91 b0 01 	lds	r24, 0x01B0
     866:	89 83       	std	Y+1, r24	; 0x01
     868:	89 81       	ldd	r24, Y+1	; 0x01
     86a:	80 93 b0 01 	sts	0x01B0, r24
	#endif
}
     86e:	0f 90       	pop	r0
     870:	0f 90       	pop	r0
     872:	cf 91       	pop	r28
     874:	df 91       	pop	r29
     876:	08 95       	ret

00000878 <setLEDs>:
 *			setLEDs(0b101001);
 *			// this clears all LEDs and sets the LEDs STATUS1,
 *			// STATUS6 and STATUS4!
 */
void setLEDs(uint8_t leds)
{
     878:	df 93       	push	r29
     87a:	cf 93       	push	r28
     87c:	0f 92       	push	r0
     87e:	cd b7       	in	r28, 0x3d	; 61
     880:	de b7       	in	r29, 0x3e	; 62
     882:	89 83       	std	Y+1, r24	; 0x01
	statusLEDs.byte = leds;
     884:	89 81       	ldd	r24, Y+1	; 0x01
     886:	80 93 9b 01 	sts	0x019B, r24
	updateStatusLEDs();
     88a:	0e 94 a2 03 	call	0x744	; 0x744 <updateStatusLEDs>
}
     88e:	0f 90       	pop	r0
     890:	cf 91       	pop	r28
     892:	df 91       	pop	r29
     894:	08 95       	ret

00000896 <getBumperLeft>:
 *
 *		if(getBumperLeft())
 *			// do something
 */
uint8_t getBumperLeft(void)
{ 
     896:	df 93       	push	r29
     898:	cf 93       	push	r28
     89a:	0f 92       	push	r0
     89c:	cd b7       	in	r28, 0x3d	; 61
     89e:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~SL6;
     8a0:	a8 e3       	ldi	r26, 0x38	; 56
     8a2:	b0 e0       	ldi	r27, 0x00	; 0
     8a4:	e8 e3       	ldi	r30, 0x38	; 56
     8a6:	f0 e0       	ldi	r31, 0x00	; 0
     8a8:	80 81       	ld	r24, Z
     8aa:	8e 7f       	andi	r24, 0xFE	; 254
     8ac:	8c 93       	st	X, r24
	DDRB &= ~SL6; 
     8ae:	a7 e3       	ldi	r26, 0x37	; 55
     8b0:	b0 e0       	ldi	r27, 0x00	; 0
     8b2:	e7 e3       	ldi	r30, 0x37	; 55
     8b4:	f0 e0       	ldi	r31, 0x00	; 0
     8b6:	80 81       	ld	r24, Z
     8b8:	8e 7f       	andi	r24, 0xFE	; 254
     8ba:	8c 93       	st	X, r24
	nop();
     8bc:	00 00       	nop
	uint8_t tmp = PINB & SL6;
     8be:	e6 e3       	ldi	r30, 0x36	; 54
     8c0:	f0 e0       	ldi	r31, 0x00	; 0
     8c2:	80 81       	ld	r24, Z
     8c4:	81 70       	andi	r24, 0x01	; 1
     8c6:	89 83       	std	Y+1, r24	; 0x01
	if(statusLEDs.LED6) { 
     8c8:	80 91 9b 01 	lds	r24, 0x019B
     8cc:	80 72       	andi	r24, 0x20	; 32
     8ce:	88 23       	and	r24, r24
     8d0:	71 f0       	breq	.+28     	; 0x8ee <getBumperLeft+0x58>
		DDRB |= SL6; 
     8d2:	a7 e3       	ldi	r26, 0x37	; 55
     8d4:	b0 e0       	ldi	r27, 0x00	; 0
     8d6:	e7 e3       	ldi	r30, 0x37	; 55
     8d8:	f0 e0       	ldi	r31, 0x00	; 0
     8da:	80 81       	ld	r24, Z
     8dc:	81 60       	ori	r24, 0x01	; 1
     8de:	8c 93       	st	X, r24
		PORTB |= SL6; 
     8e0:	a8 e3       	ldi	r26, 0x38	; 56
     8e2:	b0 e0       	ldi	r27, 0x00	; 0
     8e4:	e8 e3       	ldi	r30, 0x38	; 56
     8e6:	f0 e0       	ldi	r31, 0x00	; 0
     8e8:	80 81       	ld	r24, Z
     8ea:	81 60       	ori	r24, 0x01	; 1
     8ec:	8c 93       	st	X, r24
	}
	return tmp;
     8ee:	89 81       	ldd	r24, Y+1	; 0x01
}
     8f0:	0f 90       	pop	r0
     8f2:	cf 91       	pop	r28
     8f4:	df 91       	pop	r29
     8f6:	08 95       	ret

000008f8 <getBumperRight>:
 *
 *		if(getBumperRight())
 *			// do something
 */
uint8_t getBumperRight(void)
{
     8f8:	df 93       	push	r29
     8fa:	cf 93       	push	r28
     8fc:	0f 92       	push	r0
     8fe:	cd b7       	in	r28, 0x3d	; 61
     900:	de b7       	in	r29, 0x3e	; 62
	PORTC &= ~SL3;
     902:	a5 e3       	ldi	r26, 0x35	; 53
     904:	b0 e0       	ldi	r27, 0x00	; 0
     906:	e5 e3       	ldi	r30, 0x35	; 53
     908:	f0 e0       	ldi	r31, 0x00	; 0
     90a:	80 81       	ld	r24, Z
     90c:	8f 7b       	andi	r24, 0xBF	; 191
     90e:	8c 93       	st	X, r24
	DDRC &= ~SL3; 
     910:	a4 e3       	ldi	r26, 0x34	; 52
     912:	b0 e0       	ldi	r27, 0x00	; 0
     914:	e4 e3       	ldi	r30, 0x34	; 52
     916:	f0 e0       	ldi	r31, 0x00	; 0
     918:	80 81       	ld	r24, Z
     91a:	8f 7b       	andi	r24, 0xBF	; 191
     91c:	8c 93       	st	X, r24
	nop();
     91e:	00 00       	nop
	uint8_t tmp = PINC & SL3;
     920:	e3 e3       	ldi	r30, 0x33	; 51
     922:	f0 e0       	ldi	r31, 0x00	; 0
     924:	80 81       	ld	r24, Z
     926:	80 74       	andi	r24, 0x40	; 64
     928:	89 83       	std	Y+1, r24	; 0x01
	if(statusLEDs.LED3) { 
     92a:	80 91 9b 01 	lds	r24, 0x019B
     92e:	84 70       	andi	r24, 0x04	; 4
     930:	88 23       	and	r24, r24
     932:	71 f0       	breq	.+28     	; 0x950 <getBumperRight+0x58>
		DDRC |= SL3; 
     934:	a4 e3       	ldi	r26, 0x34	; 52
     936:	b0 e0       	ldi	r27, 0x00	; 0
     938:	e4 e3       	ldi	r30, 0x34	; 52
     93a:	f0 e0       	ldi	r31, 0x00	; 0
     93c:	80 81       	ld	r24, Z
     93e:	80 64       	ori	r24, 0x40	; 64
     940:	8c 93       	st	X, r24
		PORTC |= SL3; 
     942:	a5 e3       	ldi	r26, 0x35	; 53
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e5 e3       	ldi	r30, 0x35	; 53
     948:	f0 e0       	ldi	r31, 0x00	; 0
     94a:	80 81       	ld	r24, Z
     94c:	80 64       	ori	r24, 0x40	; 64
     94e:	8c 93       	st	X, r24
	}
	return tmp;
     950:	89 81       	ldd	r24, Y+1	; 0x01
}
     952:	0f 90       	pop	r0
     954:	cf 91       	pop	r28
     956:	df 91       	pop	r29
     958:	08 95       	ret

0000095a <BUMPERS_stateChanged_DUMMY>:

// -------------------------------
// Bumpers State changed handler:

void BUMPERS_stateChanged_DUMMY(void){}
     95a:	df 93       	push	r29
     95c:	cf 93       	push	r28
     95e:	cd b7       	in	r28, 0x3d	; 61
     960:	de b7       	in	r29, 0x3e	; 62
     962:	cf 91       	pop	r28
     964:	df 91       	pop	r29
     966:	08 95       	ret

00000968 <BUMPERS_setStateChangedHandler>:
/**
 * Use this function to set the Bumpers state change handler. 
 * 
 */
void BUMPERS_setStateChangedHandler(void (*bumperHandler)(void)) 
{
     968:	df 93       	push	r29
     96a:	cf 93       	push	r28
     96c:	00 d0       	rcall	.+0      	; 0x96e <BUMPERS_setStateChangedHandler+0x6>
     96e:	cd b7       	in	r28, 0x3d	; 61
     970:	de b7       	in	r29, 0x3e	; 62
     972:	9a 83       	std	Y+2, r25	; 0x02
     974:	89 83       	std	Y+1, r24	; 0x01
	BUMPERS_stateChangedHandler = bumperHandler;
     976:	89 81       	ldd	r24, Y+1	; 0x01
     978:	9a 81       	ldd	r25, Y+2	; 0x02
     97a:	90 93 63 00 	sts	0x0063, r25
     97e:	80 93 62 00 	sts	0x0062, r24
}
     982:	0f 90       	pop	r0
     984:	0f 90       	pop	r0
     986:	cf 91       	pop	r28
     988:	df 91       	pop	r29
     98a:	08 95       	ret

0000098c <task_Bumpers>:
 * variables are updated automatically every 50ms and can be used everywhere
 * in your program. It can also call an event handler routine, that you
 * need to register with BUMPERS_setStateChangedHandler before.
 */
void task_Bumpers(void)
{
     98c:	df 93       	push	r29
     98e:	cf 93       	push	r28
     990:	00 d0       	rcall	.+0      	; 0x992 <task_Bumpers+0x6>
     992:	cd b7       	in	r28, 0x3d	; 61
     994:	de b7       	in	r29, 0x3e	; 62
	if(bumper_timer > 50) { // 50ms
     996:	80 91 e8 01 	lds	r24, 0x01E8
     99a:	83 33       	cpi	r24, 0x33	; 51
     99c:	e8 f0       	brcs	.+58     	; 0x9d8 <task_Bumpers+0x4c>
		uint8_t left = getBumperLeft();
     99e:	0e 94 4b 04 	call	0x896	; 0x896 <getBumperLeft>
     9a2:	8a 83       	std	Y+2, r24	; 0x02
		uint8_t right = getBumperRight();
     9a4:	0e 94 7c 04 	call	0x8f8	; 0x8f8 <getBumperRight>
     9a8:	89 83       	std	Y+1, r24	; 0x01
		if(bumper_left != left || bumper_right != right) {
     9aa:	90 91 9c 01 	lds	r25, 0x019C
     9ae:	8a 81       	ldd	r24, Y+2	; 0x02
     9b0:	98 17       	cp	r25, r24
     9b2:	29 f4       	brne	.+10     	; 0x9be <task_Bumpers+0x32>
     9b4:	90 91 f9 01 	lds	r25, 0x01F9
     9b8:	89 81       	ldd	r24, Y+1	; 0x01
     9ba:	98 17       	cp	r25, r24
     9bc:	59 f0       	breq	.+22     	; 0x9d4 <task_Bumpers+0x48>
			bumper_left = left;
     9be:	8a 81       	ldd	r24, Y+2	; 0x02
     9c0:	80 93 9c 01 	sts	0x019C, r24
			bumper_right = right;
     9c4:	89 81       	ldd	r24, Y+1	; 0x01
     9c6:	80 93 f9 01 	sts	0x01F9, r24
			BUMPERS_stateChangedHandler();
     9ca:	e0 91 62 00 	lds	r30, 0x0062
     9ce:	f0 91 63 00 	lds	r31, 0x0063
     9d2:	09 95       	icall
		}
		bumper_timer = 0;
     9d4:	10 92 e8 01 	sts	0x01E8, r1
	}
}
     9d8:	0f 90       	pop	r0
     9da:	0f 90       	pop	r0
     9dc:	cf 91       	pop	r28
     9de:	df 91       	pop	r29
     9e0:	08 95       	ret

000009e2 <readADC>:
 *			if(uBat < 600)
 *				writeString("WARNING: BAT IS LOW!\n");
 *
 */
uint16_t readADC(uint8_t channel)
{
     9e2:	df 93       	push	r29
     9e4:	cf 93       	push	r28
     9e6:	00 d0       	rcall	.+0      	; 0x9e8 <readADC+0x6>
     9e8:	0f 92       	push	r0
     9ea:	cd b7       	in	r28, 0x3d	; 61
     9ec:	de b7       	in	r29, 0x3e	; 62
     9ee:	89 83       	std	Y+1, r24	; 0x01
	if((ADCSRA & (1<<ADSC))) return 0; // check if ADC is buisy...
     9f0:	e6 e2       	ldi	r30, 0x26	; 38
     9f2:	f0 e0       	ldi	r31, 0x00	; 0
     9f4:	80 81       	ld	r24, Z
     9f6:	88 2f       	mov	r24, r24
     9f8:	90 e0       	ldi	r25, 0x00	; 0
     9fa:	80 74       	andi	r24, 0x40	; 64
     9fc:	90 70       	andi	r25, 0x00	; 0
     9fe:	00 97       	sbiw	r24, 0x00	; 0
     a00:	19 f0       	breq	.+6      	; 0xa08 <readADC+0x26>
     a02:	1b 82       	std	Y+3, r1	; 0x03
     a04:	1a 82       	std	Y+2, r1	; 0x02
     a06:	1f c0       	rjmp	.+62     	; 0xa46 <readADC+0x64>
	ADMUX = (1<<REFS0) | (0<<REFS1) | (channel<<MUX0);
     a08:	e7 e2       	ldi	r30, 0x27	; 39
     a0a:	f0 e0       	ldi	r31, 0x00	; 0
     a0c:	89 81       	ldd	r24, Y+1	; 0x01
     a0e:	80 64       	ori	r24, 0x40	; 64
     a10:	80 83       	st	Z, r24
	ADCSRA = (0<<ADIE) | (1<<ADSC) | (1<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADIF);
     a12:	e6 e2       	ldi	r30, 0x26	; 38
     a14:	f0 e0       	ldi	r31, 0x00	; 0
     a16:	86 ed       	ldi	r24, 0xD6	; 214
     a18:	80 83       	st	Z, r24
	while ((ADCSRA & (1<<ADSC))); 
     a1a:	e6 e2       	ldi	r30, 0x26	; 38
     a1c:	f0 e0       	ldi	r31, 0x00	; 0
     a1e:	80 81       	ld	r24, Z
     a20:	88 2f       	mov	r24, r24
     a22:	90 e0       	ldi	r25, 0x00	; 0
     a24:	80 74       	andi	r24, 0x40	; 64
     a26:	90 70       	andi	r25, 0x00	; 0
     a28:	00 97       	sbiw	r24, 0x00	; 0
     a2a:	b9 f7       	brne	.-18     	; 0xa1a <readADC+0x38>
	ADCSRA |= (1<<ADIF);
     a2c:	a6 e2       	ldi	r26, 0x26	; 38
     a2e:	b0 e0       	ldi	r27, 0x00	; 0
     a30:	e6 e2       	ldi	r30, 0x26	; 38
     a32:	f0 e0       	ldi	r31, 0x00	; 0
     a34:	80 81       	ld	r24, Z
     a36:	80 61       	ori	r24, 0x10	; 16
     a38:	8c 93       	st	X, r24
	return ADC;
     a3a:	e4 e2       	ldi	r30, 0x24	; 36
     a3c:	f0 e0       	ldi	r31, 0x00	; 0
     a3e:	80 81       	ld	r24, Z
     a40:	91 81       	ldd	r25, Z+1	; 0x01
     a42:	9b 83       	std	Y+3, r25	; 0x03
     a44:	8a 83       	std	Y+2, r24	; 0x02
     a46:	8a 81       	ldd	r24, Y+2	; 0x02
     a48:	9b 81       	ldd	r25, Y+3	; 0x03
}
     a4a:	0f 90       	pop	r0
     a4c:	0f 90       	pop	r0
     a4e:	0f 90       	pop	r0
     a50:	cf 91       	pop	r28
     a52:	df 91       	pop	r29
     a54:	08 95       	ret

00000a56 <startADC>:
 * read value! You need to poll if the conversion is complete somewhere
 * else and then read it from the ADC result register.
 * (s. task_ADC function below)
 */
void startADC(uint8_t channel)
{
     a56:	df 93       	push	r29
     a58:	cf 93       	push	r28
     a5a:	0f 92       	push	r0
     a5c:	cd b7       	in	r28, 0x3d	; 61
     a5e:	de b7       	in	r29, 0x3e	; 62
     a60:	89 83       	std	Y+1, r24	; 0x01
	ADMUX = (1<<REFS0) | (0<<REFS1) | (channel<<MUX0);
     a62:	e7 e2       	ldi	r30, 0x27	; 39
     a64:	f0 e0       	ldi	r31, 0x00	; 0
     a66:	89 81       	ldd	r24, Y+1	; 0x01
     a68:	80 64       	ori	r24, 0x40	; 64
     a6a:	80 83       	st	Z, r24
	ADCSRA = (0<<ADIE) | (1<<ADSC) | (1<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADIF);
     a6c:	e6 e2       	ldi	r30, 0x26	; 38
     a6e:	f0 e0       	ldi	r31, 0x00	; 0
     a70:	86 ed       	ldi	r24, 0xD6	; 214
     a72:	80 83       	st	Z, r24
}
     a74:	0f 90       	pop	r0
     a76:	cf 91       	pop	r28
     a78:	df 91       	pop	r29
     a7a:	08 95       	ret

00000a7c <task_ADC>:
 *
 * Instead you can use the seven global variables you see above to
 * get the ADC values!
 */
void task_ADC(void)
{
     a7c:	df 93       	push	r29
     a7e:	cf 93       	push	r28
     a80:	00 d0       	rcall	.+0      	; 0xa82 <task_ADC+0x6>
     a82:	cd b7       	in	r28, 0x3d	; 61
     a84:	de b7       	in	r29, 0x3e	; 62
	static uint8_t current_adc_channel = 0;
	if(!(ADCSRA & (1<<ADSC))) {
     a86:	e6 e2       	ldi	r30, 0x26	; 38
     a88:	f0 e0       	ldi	r31, 0x00	; 0
     a8a:	80 81       	ld	r24, Z
     a8c:	88 2f       	mov	r24, r24
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	80 74       	andi	r24, 0x40	; 64
     a92:	90 70       	andi	r25, 0x00	; 0
     a94:	00 97       	sbiw	r24, 0x00	; 0
     a96:	09 f0       	breq	.+2      	; 0xa9a <task_ADC+0x1e>
     a98:	91 c0       	rjmp	.+290    	; 0xbbc <task_ADC+0x140>
	//	ADCSRA |= (1<<ADIF);
		switch(current_adc_channel) {
     a9a:	80 91 7b 01 	lds	r24, 0x017B
     a9e:	28 2f       	mov	r18, r24
     aa0:	30 e0       	ldi	r19, 0x00	; 0
     aa2:	3a 83       	std	Y+2, r19	; 0x02
     aa4:	29 83       	std	Y+1, r18	; 0x01
     aa6:	89 81       	ldd	r24, Y+1	; 0x01
     aa8:	9a 81       	ldd	r25, Y+2	; 0x02
     aaa:	83 30       	cpi	r24, 0x03	; 3
     aac:	91 05       	cpc	r25, r1
     aae:	09 f4       	brne	.+2      	; 0xab2 <task_ADC+0x36>
     ab0:	4a c0       	rjmp	.+148    	; 0xb46 <task_ADC+0xca>
     ab2:	29 81       	ldd	r18, Y+1	; 0x01
     ab4:	3a 81       	ldd	r19, Y+2	; 0x02
     ab6:	24 30       	cpi	r18, 0x04	; 4
     ab8:	31 05       	cpc	r19, r1
     aba:	7c f4       	brge	.+30     	; 0xada <task_ADC+0x5e>
     abc:	89 81       	ldd	r24, Y+1	; 0x01
     abe:	9a 81       	ldd	r25, Y+2	; 0x02
     ac0:	81 30       	cpi	r24, 0x01	; 1
     ac2:	91 05       	cpc	r25, r1
     ac4:	41 f1       	breq	.+80     	; 0xb16 <task_ADC+0x9a>
     ac6:	29 81       	ldd	r18, Y+1	; 0x01
     ac8:	3a 81       	ldd	r19, Y+2	; 0x02
     aca:	22 30       	cpi	r18, 0x02	; 2
     acc:	31 05       	cpc	r19, r1
     ace:	7c f5       	brge	.+94     	; 0xb2e <task_ADC+0xb2>
     ad0:	89 81       	ldd	r24, Y+1	; 0x01
     ad2:	9a 81       	ldd	r25, Y+2	; 0x02
     ad4:	00 97       	sbiw	r24, 0x00	; 0
     ad6:	99 f0       	breq	.+38     	; 0xafe <task_ADC+0x82>
     ad8:	65 c0       	rjmp	.+202    	; 0xba4 <task_ADC+0x128>
     ada:	29 81       	ldd	r18, Y+1	; 0x01
     adc:	3a 81       	ldd	r19, Y+2	; 0x02
     ade:	25 30       	cpi	r18, 0x05	; 5
     ae0:	31 05       	cpc	r19, r1
     ae2:	09 f4       	brne	.+2      	; 0xae6 <task_ADC+0x6a>
     ae4:	48 c0       	rjmp	.+144    	; 0xb76 <task_ADC+0xfa>
     ae6:	89 81       	ldd	r24, Y+1	; 0x01
     ae8:	9a 81       	ldd	r25, Y+2	; 0x02
     aea:	85 30       	cpi	r24, 0x05	; 5
     aec:	91 05       	cpc	r25, r1
     aee:	bc f1       	brlt	.+110    	; 0xb5e <task_ADC+0xe2>
     af0:	29 81       	ldd	r18, Y+1	; 0x01
     af2:	3a 81       	ldd	r19, Y+2	; 0x02
     af4:	26 30       	cpi	r18, 0x06	; 6
     af6:	31 05       	cpc	r19, r1
     af8:	09 f4       	brne	.+2      	; 0xafc <task_ADC+0x80>
     afa:	49 c0       	rjmp	.+146    	; 0xb8e <task_ADC+0x112>
     afc:	53 c0       	rjmp	.+166    	; 0xba4 <task_ADC+0x128>
			case 0: adcBat = ADC; startADC(ADC_MCURRENT_L); break;
     afe:	e4 e2       	ldi	r30, 0x24	; 36
     b00:	f0 e0       	ldi	r31, 0x00	; 0
     b02:	80 81       	ld	r24, Z
     b04:	91 81       	ldd	r25, Z+1	; 0x01
     b06:	90 93 fd 01 	sts	0x01FD, r25
     b0a:	80 93 fc 01 	sts	0x01FC, r24
     b0e:	86 e0       	ldi	r24, 0x06	; 6
     b10:	0e 94 2b 05 	call	0xa56	; 0xa56 <startADC>
     b14:	47 c0       	rjmp	.+142    	; 0xba4 <task_ADC+0x128>
			case 1: adcMotorCurrentLeft = ADC; startADC(ADC_MCURRENT_R); break;
     b16:	e4 e2       	ldi	r30, 0x24	; 36
     b18:	f0 e0       	ldi	r31, 0x00	; 0
     b1a:	80 81       	ld	r24, Z
     b1c:	91 81       	ldd	r25, Z+1	; 0x01
     b1e:	90 93 02 02 	sts	0x0202, r25
     b22:	80 93 01 02 	sts	0x0201, r24
     b26:	85 e0       	ldi	r24, 0x05	; 5
     b28:	0e 94 2b 05 	call	0xa56	; 0xa56 <startADC>
     b2c:	3b c0       	rjmp	.+118    	; 0xba4 <task_ADC+0x128>
			case 2: adcMotorCurrentRight = ADC; startADC(ADC_LS_L); break;
     b2e:	e4 e2       	ldi	r30, 0x24	; 36
     b30:	f0 e0       	ldi	r31, 0x00	; 0
     b32:	80 81       	ld	r24, Z
     b34:	91 81       	ldd	r25, Z+1	; 0x01
     b36:	90 93 f3 01 	sts	0x01F3, r25
     b3a:	80 93 f2 01 	sts	0x01F2, r24
     b3e:	83 e0       	ldi	r24, 0x03	; 3
     b40:	0e 94 2b 05 	call	0xa56	; 0xa56 <startADC>
     b44:	2f c0       	rjmp	.+94     	; 0xba4 <task_ADC+0x128>
			case 3: adcLSL = ADC; startADC(ADC_LS_R); break;
     b46:	e4 e2       	ldi	r30, 0x24	; 36
     b48:	f0 e0       	ldi	r31, 0x00	; 0
     b4a:	80 81       	ld	r24, Z
     b4c:	91 81       	ldd	r25, Z+1	; 0x01
     b4e:	90 93 bc 01 	sts	0x01BC, r25
     b52:	80 93 bb 01 	sts	0x01BB, r24
     b56:	82 e0       	ldi	r24, 0x02	; 2
     b58:	0e 94 2b 05 	call	0xa56	; 0xa56 <startADC>
     b5c:	23 c0       	rjmp	.+70     	; 0xba4 <task_ADC+0x128>
			case 4: adcLSR = ADC; startADC(ADC_ADC0); break;
     b5e:	e4 e2       	ldi	r30, 0x24	; 36
     b60:	f0 e0       	ldi	r31, 0x00	; 0
     b62:	80 81       	ld	r24, Z
     b64:	91 81       	ldd	r25, Z+1	; 0x01
     b66:	90 93 e2 01 	sts	0x01E2, r25
     b6a:	80 93 e1 01 	sts	0x01E1, r24
     b6e:	80 e0       	ldi	r24, 0x00	; 0
     b70:	0e 94 2b 05 	call	0xa56	; 0xa56 <startADC>
     b74:	17 c0       	rjmp	.+46     	; 0xba4 <task_ADC+0x128>
			case 5: adc0 = ADC; startADC(ADC_ADC1); break;
     b76:	e4 e2       	ldi	r30, 0x24	; 36
     b78:	f0 e0       	ldi	r31, 0x00	; 0
     b7a:	80 81       	ld	r24, Z
     b7c:	91 81       	ldd	r25, Z+1	; 0x01
     b7e:	90 93 f0 01 	sts	0x01F0, r25
     b82:	80 93 ef 01 	sts	0x01EF, r24
     b86:	81 e0       	ldi	r24, 0x01	; 1
     b88:	0e 94 2b 05 	call	0xa56	; 0xa56 <startADC>
     b8c:	0b c0       	rjmp	.+22     	; 0xba4 <task_ADC+0x128>
			case 6: adc1 = ADC; startADC(ADC_BAT); break;
     b8e:	e4 e2       	ldi	r30, 0x24	; 36
     b90:	f0 e0       	ldi	r31, 0x00	; 0
     b92:	80 81       	ld	r24, Z
     b94:	91 81       	ldd	r25, Z+1	; 0x01
     b96:	90 93 ba 01 	sts	0x01BA, r25
     b9a:	80 93 b9 01 	sts	0x01B9, r24
     b9e:	87 e0       	ldi	r24, 0x07	; 7
     ba0:	0e 94 2b 05 	call	0xa56	; 0xa56 <startADC>
		}
		if(current_adc_channel == 6)
     ba4:	80 91 7b 01 	lds	r24, 0x017B
     ba8:	86 30       	cpi	r24, 0x06	; 6
     baa:	19 f4       	brne	.+6      	; 0xbb2 <task_ADC+0x136>
			current_adc_channel = 0;
     bac:	10 92 7b 01 	sts	0x017B, r1
     bb0:	05 c0       	rjmp	.+10     	; 0xbbc <task_ADC+0x140>
		else
			current_adc_channel++;
     bb2:	80 91 7b 01 	lds	r24, 0x017B
     bb6:	8f 5f       	subi	r24, 0xFF	; 255
     bb8:	80 93 7b 01 	sts	0x017B, r24
	}
}
     bbc:	0f 90       	pop	r0
     bbe:	0f 90       	pop	r0
     bc0:	cf 91       	pop	r28
     bc2:	df 91       	pop	r29
     bc4:	08 95       	ret

00000bc6 <__vector_1>:
 * External Interrupt 0 ISR
 * (ENCL)
 *
 */
ISR (INT0_vect)
{
     bc6:	1f 92       	push	r1
     bc8:	0f 92       	push	r0
     bca:	0f b6       	in	r0, 0x3f	; 63
     bcc:	0f 92       	push	r0
     bce:	11 24       	eor	r1, r1
     bd0:	8f 93       	push	r24
     bd2:	9f 93       	push	r25
     bd4:	df 93       	push	r29
     bd6:	cf 93       	push	r28
     bd8:	cd b7       	in	r28, 0x3d	; 61
     bda:	de b7       	in	r29, 0x3e	; 62
	mleft_dist++;
     bdc:	80 91 f7 01 	lds	r24, 0x01F7
     be0:	90 91 f8 01 	lds	r25, 0x01F8
     be4:	01 96       	adiw	r24, 0x01	; 1
     be6:	90 93 f8 01 	sts	0x01F8, r25
     bea:	80 93 f7 01 	sts	0x01F7, r24
	mleft_counter++;	
     bee:	80 91 ed 01 	lds	r24, 0x01ED
     bf2:	90 91 ee 01 	lds	r25, 0x01EE
     bf6:	01 96       	adiw	r24, 0x01	; 1
     bf8:	90 93 ee 01 	sts	0x01EE, r25
     bfc:	80 93 ed 01 	sts	0x01ED, r24
		else {
			cycle_h_l = cycle_h_l_tmp;
			cycle_h_l_tmp = 0;
		}
	#endif
}
     c00:	cf 91       	pop	r28
     c02:	df 91       	pop	r29
     c04:	9f 91       	pop	r25
     c06:	8f 91       	pop	r24
     c08:	0f 90       	pop	r0
     c0a:	0f be       	out	0x3f, r0	; 63
     c0c:	0f 90       	pop	r0
     c0e:	1f 90       	pop	r1
     c10:	18 95       	reti

00000c12 <__vector_2>:
 * External Interrupt 1 ISR
 * (ENCR)
 *
 */
ISR (INT1_vect)
{
     c12:	1f 92       	push	r1
     c14:	0f 92       	push	r0
     c16:	0f b6       	in	r0, 0x3f	; 63
     c18:	0f 92       	push	r0
     c1a:	11 24       	eor	r1, r1
     c1c:	8f 93       	push	r24
     c1e:	9f 93       	push	r25
     c20:	df 93       	push	r29
     c22:	cf 93       	push	r28
     c24:	cd b7       	in	r28, 0x3d	; 61
     c26:	de b7       	in	r29, 0x3e	; 62
	mright_dist++;
     c28:	80 91 e9 01 	lds	r24, 0x01E9
     c2c:	90 91 ea 01 	lds	r25, 0x01EA
     c30:	01 96       	adiw	r24, 0x01	; 1
     c32:	90 93 ea 01 	sts	0x01EA, r25
     c36:	80 93 e9 01 	sts	0x01E9, r24
	mright_counter++;
     c3a:	80 91 c3 01 	lds	r24, 0x01C3
     c3e:	90 91 c4 01 	lds	r25, 0x01C4
     c42:	01 96       	adiw	r24, 0x01	; 1
     c44:	90 93 c4 01 	sts	0x01C4, r25
     c48:	80 93 c3 01 	sts	0x01C3, r24
			cycle_h_r += cycle_h_r_tmp;
			cycle_h_r >>=1;
			cycle_h_r_tmp = 0;
		}
	#endif
}
     c4c:	cf 91       	pop	r28
     c4e:	df 91       	pop	r29
     c50:	9f 91       	pop	r25
     c52:	8f 91       	pop	r24
     c54:	0f 90       	pop	r0
     c56:	0f be       	out	0x3f, r0	; 63
     c58:	0f 90       	pop	r0
     c5a:	1f 90       	pop	r1
     c5c:	18 95       	reti

00000c5e <MOTIONCONTROL_stateChanged_DUMMY>:


// -------------------------------
// MotionControl state changed handler:

void MOTIONCONTROL_stateChanged_DUMMY(void){}
     c5e:	df 93       	push	r29
     c60:	cf 93       	push	r28
     c62:	cd b7       	in	r28, 0x3d	; 61
     c64:	de b7       	in	r29, 0x3e	; 62
     c66:	cf 91       	pop	r28
     c68:	df 91       	pop	r29
     c6a:	08 95       	ret

00000c6c <MOTIONCONTROL_setStateChangedHandler>:
/**
 * Use this function to set the Motion Control state change handler. 
 * 
 */
void MOTIONCONTROL_setStateChangedHandler(void (*motionControlHandler)(void)) 
{
     c6c:	df 93       	push	r29
     c6e:	cf 93       	push	r28
     c70:	00 d0       	rcall	.+0      	; 0xc72 <MOTIONCONTROL_setStateChangedHandler+0x6>
     c72:	cd b7       	in	r28, 0x3d	; 61
     c74:	de b7       	in	r29, 0x3e	; 62
     c76:	9a 83       	std	Y+2, r25	; 0x02
     c78:	89 83       	std	Y+1, r24	; 0x01
	MOTIONCONTROL_stateChangedHandler = motionControlHandler;
     c7a:	89 81       	ldd	r24, Y+1	; 0x01
     c7c:	9a 81       	ldd	r25, Y+2	; 0x02
     c7e:	90 93 65 00 	sts	0x0065, r25
     c82:	80 93 64 00 	sts	0x0064, r24
}
     c86:	0f 90       	pop	r0
     c88:	0f 90       	pop	r0
     c8a:	cf 91       	pop	r28
     c8c:	df 91       	pop	r29
     c8e:	08 95       	ret

00000c90 <emergencyShutdown>:
 * called from task_motionControl (s. below) and outputs an error message and then stops
 * all operations to save the robot from damages that may occur if it continues
 * to drive around. 
 */
void emergencyShutdown(uint8_t why)
{
     c90:	df 93       	push	r29
     c92:	cf 93       	push	r28
     c94:	00 d0       	rcall	.+0      	; 0xc96 <emergencyShutdown+0x6>
     c96:	cd b7       	in	r28, 0x3d	; 61
     c98:	de b7       	in	r29, 0x3e	; 62
     c9a:	8a 83       	std	Y+2, r24	; 0x02
	cli();
     c9c:	f8 94       	cli
	IRCOMM_OFF();
     c9e:	a2 e3       	ldi	r26, 0x32	; 50
     ca0:	b0 e0       	ldi	r27, 0x00	; 0
     ca2:	e2 e3       	ldi	r30, 0x32	; 50
     ca4:	f0 e0       	ldi	r31, 0x00	; 0
     ca6:	80 81       	ld	r24, Z
     ca8:	8f 77       	andi	r24, 0x7F	; 127
     caa:	8c 93       	st	X, r24
	setACSPwrOff();
     cac:	0e 94 55 10 	call	0x20aa	; 0x20aa <setACSPwrOff>
	mleft_power = 0;
     cb0:	10 92 b2 01 	sts	0x01B2, r1
     cb4:	10 92 b1 01 	sts	0x01B1, r1
	mright_power = 0;
     cb8:	10 92 c2 01 	sts	0x01C2, r1
     cbc:	10 92 c1 01 	sts	0x01C1, r1
	left_i = 0;
     cc0:	10 92 ac 01 	sts	0x01AC, r1
     cc4:	10 92 ab 01 	sts	0x01AB, r1
	right_i = 0;
     cc8:	10 92 e7 01 	sts	0x01E7, r1
     ccc:	10 92 e6 01 	sts	0x01E6, r1
	mleft_ptmp = 0;
     cd0:	10 92 00 02 	sts	0x0200, r1
	mright_ptmp = 0;
     cd4:	10 92 de 01 	sts	0x01DE, r1
	OCR1AL = 0;
     cd8:	ea e4       	ldi	r30, 0x4A	; 74
     cda:	f0 e0       	ldi	r31, 0x00	; 0
     cdc:	10 82       	st	Z, r1
	OCR1BL = 0;
     cde:	e8 e4       	ldi	r30, 0x48	; 72
     ce0:	f0 e0       	ldi	r31, 0x00	; 0
     ce2:	10 82       	st	Z, r1
	TCCR1A = 0;
     ce4:	ef e4       	ldi	r30, 0x4F	; 79
     ce6:	f0 e0       	ldi	r31, 0x00	; 0
     ce8:	10 82       	st	Z, r1
	powerOFF();
     cea:	0e 94 04 11 	call	0x2208	; 0x2208 <powerOFF>
#ifdef ENABLE_OC_ERROR_MESSAGE
	writeString_P("\n\n##### EMERGENCY SHUTDOWN #####\n");
     cee:	80 ef       	ldi	r24, 0xF0	; 240
     cf0:	91 e0       	ldi	r25, 0x01	; 1
     cf2:	0e 94 37 16 	call	0x2c6e	; 0x2c6e <writeNStringP>
	writeString_P("##### ALL OPERATIONS STOPPED TO PREVENT ANY DAMAGE! #####\n");
     cf6:	85 eb       	ldi	r24, 0xB5	; 181
     cf8:	91 e0       	ldi	r25, 0x01	; 1
     cfa:	0e 94 37 16 	call	0x2c6e	; 0x2c6e <writeNStringP>
	if(why == ENCODER_MALFUNCTION_LEFT || why == ENCODER_MALFUNCTION_RIGHT) {
     cfe:	8a 81       	ldd	r24, Y+2	; 0x02
     d00:	81 30       	cpi	r24, 0x01	; 1
     d02:	19 f0       	breq	.+6      	; 0xd0a <emergencyShutdown+0x7a>
     d04:	8a 81       	ldd	r24, Y+2	; 0x02
     d06:	82 30       	cpi	r24, 0x02	; 2
     d08:	e9 f4       	brne	.+58     	; 0xd44 <emergencyShutdown+0xb4>
		
		writeString_P("\n### ENCODER (OR MOTOR) MALFUNCTION! ###\n");
     d0a:	8b e8       	ldi	r24, 0x8B	; 139
     d0c:	91 e0       	ldi	r25, 0x01	; 1
     d0e:	0e 94 37 16 	call	0x2c6e	; 0x2c6e <writeNStringP>
		writeString_P("Affected channel:"); 	
     d12:	89 e7       	ldi	r24, 0x79	; 121
     d14:	91 e0       	ldi	r25, 0x01	; 1
     d16:	0e 94 37 16 	call	0x2c6e	; 0x2c6e <writeNStringP>
		if(why == ENCODER_MALFUNCTION_LEFT)
     d1a:	8a 81       	ldd	r24, Y+2	; 0x02
     d1c:	81 30       	cpi	r24, 0x01	; 1
     d1e:	29 f4       	brne	.+10     	; 0xd2a <emergencyShutdown+0x9a>
			writeString_P("LEFT");
     d20:	84 e7       	ldi	r24, 0x74	; 116
     d22:	91 e0       	ldi	r25, 0x01	; 1
     d24:	0e 94 37 16 	call	0x2c6e	; 0x2c6e <writeNStringP>
     d28:	04 c0       	rjmp	.+8      	; 0xd32 <emergencyShutdown+0xa2>
		else
			writeString_P("RIGHT");
     d2a:	8e e6       	ldi	r24, 0x6E	; 110
     d2c:	91 e0       	ldi	r25, 0x01	; 1
     d2e:	0e 94 37 16 	call	0x2c6e	; 0x2c6e <writeNStringP>
		writeString_P("!\n\n(s. task_motorControl() function in RP6Lib!)\n");
     d32:	8d e3       	ldi	r24, 0x3D	; 61
     d34:	91 e0       	ldi	r25, 0x01	; 1
     d36:	0e 94 37 16 	call	0x2c6e	; 0x2c6e <writeNStringP>
		writeString_P("You need to check Encoder/Motor assembly (or your software).\n\n");
     d3a:	8e ef       	ldi	r24, 0xFE	; 254
     d3c:	90 e0       	ldi	r25, 0x00	; 0
     d3e:	0e 94 37 16 	call	0x2c6e	; 0x2c6e <writeNStringP>
     d42:	0f c0       	rjmp	.+30     	; 0xd62 <emergencyShutdown+0xd2>
	}
	else if(why == OVERCURRENT)
     d44:	8a 81       	ldd	r24, Y+2	; 0x02
     d46:	83 30       	cpi	r24, 0x03	; 3
     d48:	61 f4       	brne	.+24     	; 0xd62 <emergencyShutdown+0xd2>
	{
		writeString_P("\n\n### MOTOR OVERCURRENT ###\n");
     d4a:	81 ee       	ldi	r24, 0xE1	; 225
     d4c:	90 e0       	ldi	r25, 0x00	; 0
     d4e:	0e 94 37 16 	call	0x2c6e	; 0x2c6e <writeNStringP>
		writeString_P("\n\n(s. task_motorControl() function in RP6Lib!)\n");
     d52:	81 eb       	ldi	r24, 0xB1	; 177
     d54:	90 e0       	ldi	r25, 0x00	; 0
     d56:	0e 94 37 16 	call	0x2c6e	; 0x2c6e <writeNStringP>
		writeString_P("You need to check Motor assembly (or your software).\n\n");
     d5a:	8a e7       	ldi	r24, 0x7A	; 122
     d5c:	90 e0       	ldi	r25, 0x00	; 0
     d5e:	0e 94 37 16 	call	0x2c6e	; 0x2c6e <writeNStringP>
	}
	writeString_P("The Robot needs to be resetted now.\n\n");
     d62:	84 e5       	ldi	r24, 0x54	; 84
     d64:	90 e0       	ldi	r25, 0x00	; 0
     d66:	0e 94 37 16 	call	0x2c6e	; 0x2c6e <writeNStringP>
#endif
	while(true) // Rest In Peace
	{
		setLEDs(0b110110);
     d6a:	86 e3       	ldi	r24, 0x36	; 54
     d6c:	0e 94 3c 04 	call	0x878	; 0x878 <setLEDs>
		uint8_t dly;
		for(dly = 10; dly; dly--)
     d70:	8a e0       	ldi	r24, 0x0A	; 10
     d72:	89 83       	std	Y+1, r24	; 0x01
     d74:	07 c0       	rjmp	.+14     	; 0xd84 <emergencyShutdown+0xf4>
			delayCycles(32768);
     d76:	80 e0       	ldi	r24, 0x00	; 0
     d78:	90 e8       	ldi	r25, 0x80	; 128
     d7a:	0e 94 11 14 	call	0x2822	; 0x2822 <delayCycles>
#endif
	while(true) // Rest In Peace
	{
		setLEDs(0b110110);
		uint8_t dly;
		for(dly = 10; dly; dly--)
     d7e:	89 81       	ldd	r24, Y+1	; 0x01
     d80:	81 50       	subi	r24, 0x01	; 1
     d82:	89 83       	std	Y+1, r24	; 0x01
     d84:	89 81       	ldd	r24, Y+1	; 0x01
     d86:	88 23       	and	r24, r24
     d88:	b1 f7       	brne	.-20     	; 0xd76 <emergencyShutdown+0xe6>
			delayCycles(32768);
		setLEDs(0b000000);
     d8a:	80 e0       	ldi	r24, 0x00	; 0
     d8c:	0e 94 3c 04 	call	0x878	; 0x878 <setLEDs>
		for(dly = 10; dly; dly--)
     d90:	8a e0       	ldi	r24, 0x0A	; 10
     d92:	89 83       	std	Y+1, r24	; 0x01
     d94:	07 c0       	rjmp	.+14     	; 0xda4 <emergencyShutdown+0x114>
			delayCycles(65535);
     d96:	8f ef       	ldi	r24, 0xFF	; 255
     d98:	9f ef       	ldi	r25, 0xFF	; 255
     d9a:	0e 94 11 14 	call	0x2822	; 0x2822 <delayCycles>
		setLEDs(0b110110);
		uint8_t dly;
		for(dly = 10; dly; dly--)
			delayCycles(32768);
		setLEDs(0b000000);
		for(dly = 10; dly; dly--)
     d9e:	89 81       	ldd	r24, Y+1	; 0x01
     da0:	81 50       	subi	r24, 0x01	; 1
     da2:	89 83       	std	Y+1, r24	; 0x01
     da4:	89 81       	ldd	r24, Y+1	; 0x01
     da6:	88 23       	and	r24, r24
     da8:	b1 f7       	brne	.-20     	; 0xd96 <emergencyShutdown+0x106>
     daa:	df cf       	rjmp	.-66     	; 0xd6a <emergencyShutdown+0xda>

00000dac <task_motionControl>:
 *
 * You need to consider this Soft-PWM when changing/tuning this function!
 *
 */
void task_motionControl(void)
{
     dac:	df 93       	push	r29
     dae:	cf 93       	push	r28
     db0:	cd b7       	in	r28, 0x3d	; 61
     db2:	de b7       	in	r29, 0x3e	; 62
     db4:	28 97       	sbiw	r28, 0x08	; 8
     db6:	0f b6       	in	r0, 0x3f	; 63
     db8:	f8 94       	cli
     dba:	de bf       	out	0x3e, r29	; 62
     dbc:	0f be       	out	0x3f, r0	; 63
     dbe:	cd bf       	out	0x3d, r28	; 61
	// Automatic motor overcurrent shutdown:
	if(overcurrent_timer >= 50) { // every 5ms
     dc0:	80 91 dd 01 	lds	r24, 0x01DD
     dc4:	82 33       	cpi	r24, 0x32	; 50
     dc6:	08 f4       	brcc	.+2      	; 0xdca <task_motionControl+0x1e>
     dc8:	7e c0       	rjmp	.+252    	; 0xec6 <task_motionControl+0x11a>
		overcurrent_timer = 0;
     dca:	10 92 dd 01 	sts	0x01DD, r1
		if(!overcurrent_timeout) {
     dce:	80 91 da 01 	lds	r24, 0x01DA
     dd2:	88 23       	and	r24, r24
     dd4:	09 f0       	breq	.+2      	; 0xdd8 <task_motionControl+0x2c>
     dd6:	43 c0       	rjmp	.+134    	; 0xe5e <task_motionControl+0xb2>
			if((adcMotorCurrentLeft > 770) || (adcMotorCurrentRight > 770)) {
     dd8:	80 91 01 02 	lds	r24, 0x0201
     ddc:	90 91 02 02 	lds	r25, 0x0202
     de0:	23 e0       	ldi	r18, 0x03	; 3
     de2:	83 30       	cpi	r24, 0x03	; 3
     de4:	92 07       	cpc	r25, r18
     de6:	40 f4       	brcc	.+16     	; 0xdf8 <task_motionControl+0x4c>
     de8:	80 91 f2 01 	lds	r24, 0x01F2
     dec:	90 91 f3 01 	lds	r25, 0x01F3
     df0:	43 e0       	ldi	r20, 0x03	; 3
     df2:	83 30       	cpi	r24, 0x03	; 3
     df4:	94 07       	cpc	r25, r20
     df6:	f0 f0       	brcs	.+60     	; 0xe34 <task_motionControl+0x88>
				overcurrent_errors++;
     df8:	80 91 dc 01 	lds	r24, 0x01DC
     dfc:	8f 5f       	subi	r24, 0xFF	; 255
     dfe:	80 93 dc 01 	sts	0x01DC, r24
				overcurrent_timeout = 10; 
     e02:	8a e0       	ldi	r24, 0x0A	; 10
     e04:	80 93 da 01 	sts	0x01DA, r24
				mleft_power = 0;
     e08:	10 92 b2 01 	sts	0x01B2, r1
     e0c:	10 92 b1 01 	sts	0x01B1, r1
				mright_power = 0;				
     e10:	10 92 c2 01 	sts	0x01C2, r1
     e14:	10 92 c1 01 	sts	0x01C1, r1
				left_i = 0;
     e18:	10 92 ac 01 	sts	0x01AC, r1
     e1c:	10 92 ab 01 	sts	0x01AB, r1
				right_i = 0;
     e20:	10 92 e7 01 	sts	0x01E7, r1
     e24:	10 92 e6 01 	sts	0x01E6, r1
				motion_status.overcurrent = true;
     e28:	80 91 98 01 	lds	r24, 0x0198
     e2c:	84 60       	ori	r24, 0x04	; 4
     e2e:	80 93 98 01 	sts	0x0198, r24
     e32:	59 c2       	rjmp	.+1202   	; 0x12e6 <task_motionControl+0x53a>
				return;
			}
			else
				motion_status.overcurrent = false;
     e34:	80 91 98 01 	lds	r24, 0x0198
     e38:	8b 7f       	andi	r24, 0xFB	; 251
     e3a:	80 93 98 01 	sts	0x0198, r24
			
			// Emergency shutdown if there are too many (default: 3) overcurrent
			// events within ~20 seconds (100 * 200ms).
			if(overcurrent_error_clear > 100) {
     e3e:	80 91 a7 01 	lds	r24, 0x01A7
     e42:	85 36       	cpi	r24, 0x65	; 101
     e44:	28 f0       	brcs	.+10     	; 0xe50 <task_motionControl+0xa4>
				overcurrent_errors = 0;
     e46:	10 92 dc 01 	sts	0x01DC, r1
				overcurrent_error_clear = 0;
     e4a:	10 92 a7 01 	sts	0x01A7, r1
     e4e:	07 c0       	rjmp	.+14     	; 0xe5e <task_motionControl+0xb2>
			}
			else if(overcurrent_errors > 2)
     e50:	80 91 dc 01 	lds	r24, 0x01DC
     e54:	83 30       	cpi	r24, 0x03	; 3
     e56:	18 f0       	brcs	.+6      	; 0xe5e <task_motionControl+0xb2>
				emergencyShutdown(OVERCURRENT);
     e58:	83 e0       	ldi	r24, 0x03	; 3
     e5a:	0e 94 48 06 	call	0xc90	; 0xc90 <emergencyShutdown>
		}
		
		// Detect if one of the encoders or motors does not work properly and stop 
		// all operations immediately if this is the case! 
		if((adcMotorCurrentLeft < 150) && (mleft_speed == 0) 
     e5e:	80 91 01 02 	lds	r24, 0x0201
     e62:	90 91 02 02 	lds	r25, 0x0202
     e66:	86 39       	cpi	r24, 0x96	; 150
     e68:	91 05       	cpc	r25, r1
     e6a:	98 f4       	brcc	.+38     	; 0xe92 <task_motionControl+0xe6>
     e6c:	80 91 b3 01 	lds	r24, 0x01B3
     e70:	90 91 b4 01 	lds	r25, 0x01B4
     e74:	00 97       	sbiw	r24, 0x00	; 0
     e76:	69 f4       	brne	.+26     	; 0xe92 <task_motionControl+0xe6>
     e78:	80 91 a1 01 	lds	r24, 0x01A1
     e7c:	90 91 a2 01 	lds	r25, 0x01A2
     e80:	00 97       	sbiw	r24, 0x00	; 0
     e82:	39 f0       	breq	.+14     	; 0xe92 <task_motionControl+0xe6>
     e84:	80 91 00 02 	lds	r24, 0x0200
     e88:	87 39       	cpi	r24, 0x97	; 151
     e8a:	18 f0       	brcs	.+6      	; 0xe92 <task_motionControl+0xe6>
		  && (mleft_des_speed != 0) &&  (mleft_ptmp > 150))
			emergencyShutdown(ENCODER_MALFUNCTION_LEFT);
     e8c:	81 e0       	ldi	r24, 0x01	; 1
     e8e:	0e 94 48 06 	call	0xc90	; 0xc90 <emergencyShutdown>
		if((adcMotorCurrentRight < 150) && (mright_speed == 0) 
     e92:	80 91 f2 01 	lds	r24, 0x01F2
     e96:	90 91 f3 01 	lds	r25, 0x01F3
     e9a:	86 39       	cpi	r24, 0x96	; 150
     e9c:	91 05       	cpc	r25, r1
     e9e:	98 f4       	brcc	.+38     	; 0xec6 <task_motionControl+0x11a>
     ea0:	80 91 f5 01 	lds	r24, 0x01F5
     ea4:	90 91 f6 01 	lds	r25, 0x01F6
     ea8:	00 97       	sbiw	r24, 0x00	; 0
     eaa:	69 f4       	brne	.+26     	; 0xec6 <task_motionControl+0x11a>
     eac:	80 91 9f 01 	lds	r24, 0x019F
     eb0:	90 91 a0 01 	lds	r25, 0x01A0
     eb4:	00 97       	sbiw	r24, 0x00	; 0
     eb6:	39 f0       	breq	.+14     	; 0xec6 <task_motionControl+0x11a>
     eb8:	80 91 de 01 	lds	r24, 0x01DE
     ebc:	87 39       	cpi	r24, 0x97	; 151
     ebe:	18 f0       	brcs	.+6      	; 0xec6 <task_motionControl+0x11a>
		  && (mright_des_speed != 0) && (mright_ptmp > 150))
			emergencyShutdown(ENCODER_MALFUNCTION_RIGHT);
     ec0:	82 e0       	ldi	r24, 0x02	; 2
     ec2:	0e 94 48 06 	call	0xc90	; 0xc90 <emergencyShutdown>
	}
	
	// Motor Control
	if(motor_control) { // Everytime after the speed has been measured. (default: 200ms)
     ec6:	80 91 af 01 	lds	r24, 0x01AF
     eca:	88 23       	and	r24, r24
     ecc:	09 f4       	brne	.+2      	; 0xed0 <task_motionControl+0x124>
     ece:	fc c1       	rjmp	.+1016   	; 0x12c8 <task_motionControl+0x51c>
		if(!overcurrent_timeout) { // No overcurrent timeout? (default is to wait 2 seconds before new try)
     ed0:	80 91 da 01 	lds	r24, 0x01DA
     ed4:	88 23       	and	r24, r24
     ed6:	09 f0       	breq	.+2      	; 0xeda <task_motionControl+0x12e>
     ed8:	f0 c1       	rjmp	.+992    	; 0x12ba <task_motionControl+0x50e>
			if(overcurrent_errors) // Overcurrent errors?
     eda:	80 91 dc 01 	lds	r24, 0x01DC
     ede:	88 23       	and	r24, r24
     ee0:	31 f0       	breq	.+12     	; 0xeee <task_motionControl+0x142>
				overcurrent_error_clear++; // Yes, Timeout to clear all error events.
     ee2:	80 91 a7 01 	lds	r24, 0x01A7
     ee6:	8f 5f       	subi	r24, 0xFF	; 255
     ee8:	80 93 a7 01 	sts	0x01A7, r24
     eec:	02 c0       	rjmp	.+4      	; 0xef2 <task_motionControl+0x146>
			else
				overcurrent_error_clear=0; // No, we set the timeout to zero.
     eee:	10 92 a7 01 	sts	0x01A7, r1
				
			// Move Distance left:
			if(motion_status.move_R) {
     ef2:	80 91 98 01 	lds	r24, 0x0198
     ef6:	82 70       	andi	r24, 0x02	; 2
     ef8:	88 23       	and	r24, r24
     efa:	09 f4       	brne	.+2      	; 0xefe <task_motionControl+0x152>
     efc:	3f c0       	rjmp	.+126    	; 0xf7c <task_motionControl+0x1d0>
				if(mleft_dist >= preStop_R) { // Stop a bit before the desired distance for ..
     efe:	20 91 f7 01 	lds	r18, 0x01F7
     f02:	30 91 f8 01 	lds	r19, 0x01F8
     f06:	80 91 9d 01 	lds	r24, 0x019D
     f0a:	90 91 9e 01 	lds	r25, 0x019E
     f0e:	28 17       	cp	r18, r24
     f10:	39 07       	cpc	r19, r25
     f12:	90 f0       	brcs	.+36     	; 0xf38 <task_motionControl+0x18c>
					mleft_des_speed = 0;      // ... better accurancy.
     f14:	10 92 a2 01 	sts	0x01A2, r1
     f18:	10 92 a1 01 	sts	0x01A1, r1
					left_i = 0;
     f1c:	10 92 ac 01 	sts	0x01AC, r1
     f20:	10 92 ab 01 	sts	0x01AB, r1
					mleft_power = 0;		
     f24:	10 92 b2 01 	sts	0x01B2, r1
     f28:	10 92 b1 01 	sts	0x01B1, r1
					motion_status.move_R = false;
     f2c:	80 91 98 01 	lds	r24, 0x0198
     f30:	8d 7f       	andi	r24, 0xFD	; 253
     f32:	80 93 98 01 	sts	0x0198, r24
     f36:	22 c0       	rjmp	.+68     	; 0xf7c <task_motionControl+0x1d0>
				}
				else if(mleft_dist >= preDecelerate_R) { // Start to decelerate?
     f38:	20 91 f7 01 	lds	r18, 0x01F7
     f3c:	30 91 f8 01 	lds	r19, 0x01F8
     f40:	80 91 b5 01 	lds	r24, 0x01B5
     f44:	90 91 b6 01 	lds	r25, 0x01B6
     f48:	28 17       	cp	r18, r24
     f4a:	39 07       	cpc	r19, r25
     f4c:	b8 f0       	brcs	.+46     	; 0xf7c <task_motionControl+0x1d0>
					mleft_des_speed /= 2;
     f4e:	80 91 a1 01 	lds	r24, 0x01A1
     f52:	90 91 a2 01 	lds	r25, 0x01A2
     f56:	96 95       	lsr	r25
     f58:	87 95       	ror	r24
     f5a:	90 93 a2 01 	sts	0x01A2, r25
     f5e:	80 93 a1 01 	sts	0x01A1, r24
					if(mleft_des_speed < 22) mleft_des_speed = 22;
     f62:	80 91 a1 01 	lds	r24, 0x01A1
     f66:	90 91 a2 01 	lds	r25, 0x01A2
     f6a:	86 31       	cpi	r24, 0x16	; 22
     f6c:	91 05       	cpc	r25, r1
     f6e:	30 f4       	brcc	.+12     	; 0xf7c <task_motionControl+0x1d0>
     f70:	86 e1       	ldi	r24, 0x16	; 22
     f72:	90 e0       	ldi	r25, 0x00	; 0
     f74:	90 93 a2 01 	sts	0x01A2, r25
     f78:	80 93 a1 01 	sts	0x01A1, r24
				}	
			}
			
			// Move Distance right:
			if(motion_status.move_L) {
     f7c:	80 91 98 01 	lds	r24, 0x0198
     f80:	81 70       	andi	r24, 0x01	; 1
     f82:	88 23       	and	r24, r24
     f84:	09 f4       	brne	.+2      	; 0xf88 <task_motionControl+0x1dc>
     f86:	3f c0       	rjmp	.+126    	; 0x1006 <task_motionControl+0x25a>
				if(mright_dist >= preStop_L) { // Stop a bit before the desired distance for ..
     f88:	20 91 e9 01 	lds	r18, 0x01E9
     f8c:	30 91 ea 01 	lds	r19, 0x01EA
     f90:	80 91 bf 01 	lds	r24, 0x01BF
     f94:	90 91 c0 01 	lds	r25, 0x01C0
     f98:	28 17       	cp	r18, r24
     f9a:	39 07       	cpc	r19, r25
     f9c:	90 f0       	brcs	.+36     	; 0xfc2 <task_motionControl+0x216>
					mright_des_speed = 0;      // ... better accurancy.
     f9e:	10 92 a0 01 	sts	0x01A0, r1
     fa2:	10 92 9f 01 	sts	0x019F, r1
					right_i = 0;
     fa6:	10 92 e7 01 	sts	0x01E7, r1
     faa:	10 92 e6 01 	sts	0x01E6, r1
					mright_power = 0;
     fae:	10 92 c2 01 	sts	0x01C2, r1
     fb2:	10 92 c1 01 	sts	0x01C1, r1
					motion_status.move_L = false;
     fb6:	80 91 98 01 	lds	r24, 0x0198
     fba:	8e 7f       	andi	r24, 0xFE	; 254
     fbc:	80 93 98 01 	sts	0x0198, r24
     fc0:	22 c0       	rjmp	.+68     	; 0x1006 <task_motionControl+0x25a>
				}
				else if(mright_dist >= preDecelerate_L) { // Start to decelerate?
     fc2:	20 91 e9 01 	lds	r18, 0x01E9
     fc6:	30 91 ea 01 	lds	r19, 0x01EA
     fca:	80 91 eb 01 	lds	r24, 0x01EB
     fce:	90 91 ec 01 	lds	r25, 0x01EC
     fd2:	28 17       	cp	r18, r24
     fd4:	39 07       	cpc	r19, r25
     fd6:	b8 f0       	brcs	.+46     	; 0x1006 <task_motionControl+0x25a>
					mright_des_speed /= 2;
     fd8:	80 91 9f 01 	lds	r24, 0x019F
     fdc:	90 91 a0 01 	lds	r25, 0x01A0
     fe0:	96 95       	lsr	r25
     fe2:	87 95       	ror	r24
     fe4:	90 93 a0 01 	sts	0x01A0, r25
     fe8:	80 93 9f 01 	sts	0x019F, r24
					if(mright_des_speed < 22) mright_des_speed = 22;
     fec:	80 91 9f 01 	lds	r24, 0x019F
     ff0:	90 91 a0 01 	lds	r25, 0x01A0
     ff4:	86 31       	cpi	r24, 0x16	; 22
     ff6:	91 05       	cpc	r25, r1
     ff8:	30 f4       	brcc	.+12     	; 0x1006 <task_motionControl+0x25a>
     ffa:	86 e1       	ldi	r24, 0x16	; 22
     ffc:	90 e0       	ldi	r25, 0x00	; 0
     ffe:	90 93 a0 01 	sts	0x01A0, r25
    1002:	80 93 9f 01 	sts	0x019F, r24
#else 
#ifdef CHANGE_DIRECTION_MEDIUM
			// Change direction -- Medium Version.
      // This stops before changing the motor direction but is a bit faster
      // than the original version. 
			if(mleft_des_dir != mleft_dir || mright_des_dir != mright_dir) {
    1006:	90 91 76 01 	lds	r25, 0x0176
    100a:	80 91 78 01 	lds	r24, 0x0178
    100e:	98 17       	cp	r25, r24
    1010:	39 f4       	brne	.+14     	; 0x1020 <task_motionControl+0x274>
    1012:	90 91 77 01 	lds	r25, 0x0177
    1016:	80 91 79 01 	lds	r24, 0x0179
    101a:	98 17       	cp	r25, r24
    101c:	09 f4       	brne	.+2      	; 0x1020 <task_motionControl+0x274>
    101e:	64 c0       	rjmp	.+200    	; 0x10e8 <task_motionControl+0x33c>
				if(mleft_des_speed || mright_des_speed) {
    1020:	80 91 a1 01 	lds	r24, 0x01A1
    1024:	90 91 a2 01 	lds	r25, 0x01A2
    1028:	00 97       	sbiw	r24, 0x00	; 0
    102a:	31 f4       	brne	.+12     	; 0x1038 <task_motionControl+0x28c>
    102c:	80 91 9f 01 	lds	r24, 0x019F
    1030:	90 91 a0 01 	lds	r25, 0x01A0
    1034:	00 97       	sbiw	r24, 0x00	; 0
    1036:	41 f1       	breq	.+80     	; 0x1088 <task_motionControl+0x2dc>
					mleft_des_speed_tmp = mleft_des_speed; // store current speed
    1038:	80 91 a1 01 	lds	r24, 0x01A1
    103c:	90 91 a2 01 	lds	r25, 0x01A2
    1040:	90 93 a4 01 	sts	0x01A4, r25
    1044:	80 93 a3 01 	sts	0x01A3, r24
					mright_des_speed_tmp = mright_des_speed; 
    1048:	80 91 9f 01 	lds	r24, 0x019F
    104c:	90 91 a0 01 	lds	r25, 0x01A0
    1050:	90 93 b8 01 	sts	0x01B8, r25
    1054:	80 93 b7 01 	sts	0x01B7, r24
					mleft_des_speed = 0;			
    1058:	10 92 a2 01 	sts	0x01A2, r1
    105c:	10 92 a1 01 	sts	0x01A1, r1
					mright_des_speed = 0;
    1060:	10 92 a0 01 	sts	0x01A0, r1
    1064:	10 92 9f 01 	sts	0x019F, r1
					mright_power=0; // Soft PWM adjust to 0
    1068:	10 92 c2 01 	sts	0x01C2, r1
    106c:	10 92 c1 01 	sts	0x01C1, r1
					mleft_power=0;
    1070:	10 92 b2 01 	sts	0x01B2, r1
    1074:	10 92 b1 01 	sts	0x01B1, r1
					left_i = 0;
    1078:	10 92 ac 01 	sts	0x01AC, r1
    107c:	10 92 ab 01 	sts	0x01AB, r1
					right_i = 0;
    1080:	10 92 e7 01 	sts	0x01E7, r1
    1084:	10 92 e6 01 	sts	0x01E6, r1
				}
				if(!TCCR1A) {
    1088:	ef e4       	ldi	r30, 0x4F	; 79
    108a:	f0 e0       	ldi	r31, 0x00	; 0
    108c:	80 81       	ld	r24, Z
    108e:	88 23       	and	r24, r24
    1090:	59 f5       	brne	.+86     	; 0x10e8 <task_motionControl+0x33c>
					setMotorDir(mleft_des_dir,mright_des_dir);
    1092:	80 91 76 01 	lds	r24, 0x0176
    1096:	90 91 77 01 	lds	r25, 0x0177
    109a:	69 2f       	mov	r22, r25
    109c:	0e 94 f9 0b 	call	0x17f2	; 0x17f2 <setMotorDir>
					mleft_des_speed = mleft_des_speed_tmp;
    10a0:	80 91 a3 01 	lds	r24, 0x01A3
    10a4:	90 91 a4 01 	lds	r25, 0x01A4
    10a8:	90 93 a2 01 	sts	0x01A2, r25
    10ac:	80 93 a1 01 	sts	0x01A1, r24
					mright_des_speed = mright_des_speed_tmp;
    10b0:	80 91 b7 01 	lds	r24, 0x01B7
    10b4:	90 91 b8 01 	lds	r25, 0x01B8
    10b8:	90 93 a0 01 	sts	0x01A0, r25
    10bc:	80 93 9f 01 	sts	0x019F, r24
					left_i = mleft_des_speed / 2;
    10c0:	80 91 a1 01 	lds	r24, 0x01A1
    10c4:	90 91 a2 01 	lds	r25, 0x01A2
    10c8:	96 95       	lsr	r25
    10ca:	87 95       	ror	r24
    10cc:	90 93 ac 01 	sts	0x01AC, r25
    10d0:	80 93 ab 01 	sts	0x01AB, r24
					right_i = mright_des_speed / 2;
    10d4:	80 91 9f 01 	lds	r24, 0x019F
    10d8:	90 91 a0 01 	lds	r25, 0x01A0
    10dc:	96 95       	lsr	r25
    10de:	87 95       	ror	r24
    10e0:	90 93 e7 01 	sts	0x01E7, r25
    10e4:	80 93 e6 01 	sts	0x01E6, r24
#endif
#endif


			// Left motor speed control:
			int16_t error_left = mleft_des_speed - mleft_speed;
    10e8:	20 91 a1 01 	lds	r18, 0x01A1
    10ec:	30 91 a2 01 	lds	r19, 0x01A2
    10f0:	80 91 b3 01 	lds	r24, 0x01B3
    10f4:	90 91 b4 01 	lds	r25, 0x01B4
    10f8:	a9 01       	movw	r20, r18
    10fa:	48 1b       	sub	r20, r24
    10fc:	59 0b       	sbc	r21, r25
    10fe:	ca 01       	movw	r24, r20
    1100:	9c 83       	std	Y+4, r25	; 0x04
    1102:	8b 83       	std	Y+3, r24	; 0x03
			left_i = left_i + error_left;
    1104:	20 91 ab 01 	lds	r18, 0x01AB
    1108:	30 91 ac 01 	lds	r19, 0x01AC
    110c:	8b 81       	ldd	r24, Y+3	; 0x03
    110e:	9c 81       	ldd	r25, Y+4	; 0x04
    1110:	82 0f       	add	r24, r18
    1112:	93 1f       	adc	r25, r19
    1114:	90 93 ac 01 	sts	0x01AC, r25
    1118:	80 93 ab 01 	sts	0x01AB, r24
			if(left_i > MC_LEFT_IMAX) left_i = MC_LEFT_IMAX;
    111c:	80 91 ab 01 	lds	r24, 0x01AB
    1120:	90 91 ac 01 	lds	r25, 0x01AC
    1124:	51 e0       	ldi	r21, 0x01	; 1
    1126:	85 3a       	cpi	r24, 0xA5	; 165
    1128:	95 07       	cpc	r25, r21
    112a:	34 f0       	brlt	.+12     	; 0x1138 <task_motionControl+0x38c>
    112c:	84 ea       	ldi	r24, 0xA4	; 164
    112e:	91 e0       	ldi	r25, 0x01	; 1
    1130:	90 93 ac 01 	sts	0x01AC, r25
    1134:	80 93 ab 01 	sts	0x01AB, r24
			if(left_i < MC_LEFT_IMIN) left_i = MC_LEFT_IMIN;
    1138:	80 91 ab 01 	lds	r24, 0x01AB
    113c:	90 91 ac 01 	lds	r25, 0x01AC
    1140:	2e ef       	ldi	r18, 0xFE	; 254
    1142:	8c 35       	cpi	r24, 0x5C	; 92
    1144:	92 07       	cpc	r25, r18
    1146:	34 f4       	brge	.+12     	; 0x1154 <task_motionControl+0x3a8>
    1148:	8c e5       	ldi	r24, 0x5C	; 92
    114a:	9e ef       	ldi	r25, 0xFE	; 254
    114c:	90 93 ac 01 	sts	0x01AC, r25
    1150:	80 93 ab 01 	sts	0x01AB, r24
			if(mleft_speed == 0 && mleft_des_speed == 0)
    1154:	80 91 b3 01 	lds	r24, 0x01B3
    1158:	90 91 b4 01 	lds	r25, 0x01B4
    115c:	00 97       	sbiw	r24, 0x00	; 0
    115e:	51 f4       	brne	.+20     	; 0x1174 <task_motionControl+0x3c8>
    1160:	80 91 a1 01 	lds	r24, 0x01A1
    1164:	90 91 a2 01 	lds	r25, 0x01A2
    1168:	00 97       	sbiw	r24, 0x00	; 0
    116a:	21 f4       	brne	.+8      	; 0x1174 <task_motionControl+0x3c8>
				left_i = 0;
    116c:	10 92 ac 01 	sts	0x01AC, r1
    1170:	10 92 ab 01 	sts	0x01AB, r1
			mleft_power = left_i / 2; 
    1174:	80 91 ab 01 	lds	r24, 0x01AB
    1178:	90 91 ac 01 	lds	r25, 0x01AC
    117c:	9e 83       	std	Y+6, r25	; 0x06
    117e:	8d 83       	std	Y+5, r24	; 0x05
    1180:	4d 81       	ldd	r20, Y+5	; 0x05
    1182:	5e 81       	ldd	r21, Y+6	; 0x06
    1184:	55 23       	and	r21, r21
    1186:	2c f4       	brge	.+10     	; 0x1192 <task_motionControl+0x3e6>
    1188:	8d 81       	ldd	r24, Y+5	; 0x05
    118a:	9e 81       	ldd	r25, Y+6	; 0x06
    118c:	01 96       	adiw	r24, 0x01	; 1
    118e:	9e 83       	std	Y+6, r25	; 0x06
    1190:	8d 83       	std	Y+5, r24	; 0x05
    1192:	8d 81       	ldd	r24, Y+5	; 0x05
    1194:	9e 81       	ldd	r25, Y+6	; 0x06
    1196:	95 95       	asr	r25
    1198:	87 95       	ror	r24
    119a:	90 93 b2 01 	sts	0x01B2, r25
    119e:	80 93 b1 01 	sts	0x01B1, r24
			if(mleft_power > 210) mleft_power = 210;
    11a2:	80 91 b1 01 	lds	r24, 0x01B1
    11a6:	90 91 b2 01 	lds	r25, 0x01B2
    11aa:	83 3d       	cpi	r24, 0xD3	; 211
    11ac:	91 05       	cpc	r25, r1
    11ae:	34 f0       	brlt	.+12     	; 0x11bc <task_motionControl+0x410>
    11b0:	82 ed       	ldi	r24, 0xD2	; 210
    11b2:	90 e0       	ldi	r25, 0x00	; 0
    11b4:	90 93 b2 01 	sts	0x01B2, r25
    11b8:	80 93 b1 01 	sts	0x01B1, r24
			if(mleft_power < 0) mleft_power = 0;
    11bc:	80 91 b1 01 	lds	r24, 0x01B1
    11c0:	90 91 b2 01 	lds	r25, 0x01B2
    11c4:	99 23       	and	r25, r25
    11c6:	24 f4       	brge	.+8      	; 0x11d0 <task_motionControl+0x424>
    11c8:	10 92 b2 01 	sts	0x01B2, r1
    11cc:	10 92 b1 01 	sts	0x01B1, r1
			
			// Right motor speed control:
			int16_t error_right = mright_des_speed - mright_speed;
    11d0:	20 91 9f 01 	lds	r18, 0x019F
    11d4:	30 91 a0 01 	lds	r19, 0x01A0
    11d8:	80 91 f5 01 	lds	r24, 0x01F5
    11dc:	90 91 f6 01 	lds	r25, 0x01F6
    11e0:	a9 01       	movw	r20, r18
    11e2:	48 1b       	sub	r20, r24
    11e4:	59 0b       	sbc	r21, r25
    11e6:	ca 01       	movw	r24, r20
    11e8:	9a 83       	std	Y+2, r25	; 0x02
    11ea:	89 83       	std	Y+1, r24	; 0x01
			right_i = right_i + error_right;
    11ec:	20 91 e6 01 	lds	r18, 0x01E6
    11f0:	30 91 e7 01 	lds	r19, 0x01E7
    11f4:	89 81       	ldd	r24, Y+1	; 0x01
    11f6:	9a 81       	ldd	r25, Y+2	; 0x02
    11f8:	82 0f       	add	r24, r18
    11fa:	93 1f       	adc	r25, r19
    11fc:	90 93 e7 01 	sts	0x01E7, r25
    1200:	80 93 e6 01 	sts	0x01E6, r24
			if(right_i > MC_RIGHT_IMAX) right_i = MC_RIGHT_IMAX;
    1204:	80 91 e6 01 	lds	r24, 0x01E6
    1208:	90 91 e7 01 	lds	r25, 0x01E7
    120c:	51 e0       	ldi	r21, 0x01	; 1
    120e:	85 3a       	cpi	r24, 0xA5	; 165
    1210:	95 07       	cpc	r25, r21
    1212:	34 f0       	brlt	.+12     	; 0x1220 <task_motionControl+0x474>
    1214:	84 ea       	ldi	r24, 0xA4	; 164
    1216:	91 e0       	ldi	r25, 0x01	; 1
    1218:	90 93 e7 01 	sts	0x01E7, r25
    121c:	80 93 e6 01 	sts	0x01E6, r24
			if(right_i < MC_RIGHT_IMIN) right_i = MC_RIGHT_IMIN;
    1220:	80 91 e6 01 	lds	r24, 0x01E6
    1224:	90 91 e7 01 	lds	r25, 0x01E7
    1228:	2e ef       	ldi	r18, 0xFE	; 254
    122a:	8c 35       	cpi	r24, 0x5C	; 92
    122c:	92 07       	cpc	r25, r18
    122e:	34 f4       	brge	.+12     	; 0x123c <task_motionControl+0x490>
    1230:	8c e5       	ldi	r24, 0x5C	; 92
    1232:	9e ef       	ldi	r25, 0xFE	; 254
    1234:	90 93 e7 01 	sts	0x01E7, r25
    1238:	80 93 e6 01 	sts	0x01E6, r24
			if(mright_speed == 0 && mright_des_speed == 0)
    123c:	80 91 f5 01 	lds	r24, 0x01F5
    1240:	90 91 f6 01 	lds	r25, 0x01F6
    1244:	00 97       	sbiw	r24, 0x00	; 0
    1246:	51 f4       	brne	.+20     	; 0x125c <task_motionControl+0x4b0>
    1248:	80 91 9f 01 	lds	r24, 0x019F
    124c:	90 91 a0 01 	lds	r25, 0x01A0
    1250:	00 97       	sbiw	r24, 0x00	; 0
    1252:	21 f4       	brne	.+8      	; 0x125c <task_motionControl+0x4b0>
				right_i = 0;
    1254:	10 92 e7 01 	sts	0x01E7, r1
    1258:	10 92 e6 01 	sts	0x01E6, r1
			mright_power = right_i / 2;
    125c:	80 91 e6 01 	lds	r24, 0x01E6
    1260:	90 91 e7 01 	lds	r25, 0x01E7
    1264:	98 87       	std	Y+8, r25	; 0x08
    1266:	8f 83       	std	Y+7, r24	; 0x07
    1268:	4f 81       	ldd	r20, Y+7	; 0x07
    126a:	58 85       	ldd	r21, Y+8	; 0x08
    126c:	55 23       	and	r21, r21
    126e:	2c f4       	brge	.+10     	; 0x127a <task_motionControl+0x4ce>
    1270:	8f 81       	ldd	r24, Y+7	; 0x07
    1272:	98 85       	ldd	r25, Y+8	; 0x08
    1274:	01 96       	adiw	r24, 0x01	; 1
    1276:	98 87       	std	Y+8, r25	; 0x08
    1278:	8f 83       	std	Y+7, r24	; 0x07
    127a:	8f 81       	ldd	r24, Y+7	; 0x07
    127c:	98 85       	ldd	r25, Y+8	; 0x08
    127e:	95 95       	asr	r25
    1280:	87 95       	ror	r24
    1282:	90 93 c2 01 	sts	0x01C2, r25
    1286:	80 93 c1 01 	sts	0x01C1, r24
			if(mright_power > 210) mright_power = 210;
    128a:	80 91 c1 01 	lds	r24, 0x01C1
    128e:	90 91 c2 01 	lds	r25, 0x01C2
    1292:	83 3d       	cpi	r24, 0xD3	; 211
    1294:	91 05       	cpc	r25, r1
    1296:	34 f0       	brlt	.+12     	; 0x12a4 <task_motionControl+0x4f8>
    1298:	82 ed       	ldi	r24, 0xD2	; 210
    129a:	90 e0       	ldi	r25, 0x00	; 0
    129c:	90 93 c2 01 	sts	0x01C2, r25
    12a0:	80 93 c1 01 	sts	0x01C1, r24
			if(mright_power < 0) mright_power = 0;
    12a4:	80 91 c1 01 	lds	r24, 0x01C1
    12a8:	90 91 c2 01 	lds	r25, 0x01C2
    12ac:	99 23       	and	r25, r25
    12ae:	54 f4       	brge	.+20     	; 0x12c4 <task_motionControl+0x518>
    12b0:	10 92 c2 01 	sts	0x01C2, r1
    12b4:	10 92 c1 01 	sts	0x01C1, r1
    12b8:	05 c0       	rjmp	.+10     	; 0x12c4 <task_motionControl+0x518>
		}
		else
			overcurrent_timeout--;
    12ba:	80 91 da 01 	lds	r24, 0x01DA
    12be:	81 50       	subi	r24, 0x01	; 1
    12c0:	80 93 da 01 	sts	0x01DA, r24
		motor_control = false;
    12c4:	10 92 af 01 	sts	0x01AF, r1
	}
	
	// Call event handlers if necessary:
	if(motion_status_tmp != motion_status.byte)
    12c8:	90 91 98 01 	lds	r25, 0x0198
    12cc:	80 91 fb 01 	lds	r24, 0x01FB
    12d0:	98 17       	cp	r25, r24
    12d2:	49 f0       	breq	.+18     	; 0x12e6 <task_motionControl+0x53a>
	{
		motion_status_tmp = motion_status.byte;
    12d4:	80 91 98 01 	lds	r24, 0x0198
    12d8:	80 93 fb 01 	sts	0x01FB, r24
		MOTIONCONTROL_stateChangedHandler();
    12dc:	e0 91 64 00 	lds	r30, 0x0064
    12e0:	f0 91 65 00 	lds	r31, 0x0065
    12e4:	09 95       	icall
	}
}
    12e6:	28 96       	adiw	r28, 0x08	; 8
    12e8:	0f b6       	in	r0, 0x3f	; 63
    12ea:	f8 94       	cli
    12ec:	de bf       	out	0x3e, r29	; 62
    12ee:	0f be       	out	0x3f, r0	; 63
    12f0:	cd bf       	out	0x3d, r28	; 61
    12f2:	cf 91       	pop	r28
    12f4:	df 91       	pop	r29
    12f6:	08 95       	ret

000012f8 <moveAtSpeed>:
 * Also 200 leaves a bit room to the maximum possible PWM value when you 
 * put additional load onto the Robot or drive up a ramp etc.  
 *
 */
void moveAtSpeed(uint8_t desired_speed_left, uint8_t desired_speed_right)
{
    12f8:	df 93       	push	r29
    12fa:	cf 93       	push	r28
    12fc:	00 d0       	rcall	.+0      	; 0x12fe <moveAtSpeed+0x6>
    12fe:	cd b7       	in	r28, 0x3d	; 61
    1300:	de b7       	in	r29, 0x3e	; 62
    1302:	89 83       	std	Y+1, r24	; 0x01
    1304:	6a 83       	std	Y+2, r22	; 0x02
	if(desired_speed_left > 200) desired_speed_left = 200; 
    1306:	89 81       	ldd	r24, Y+1	; 0x01
    1308:	89 3c       	cpi	r24, 0xC9	; 201
    130a:	10 f0       	brcs	.+4      	; 0x1310 <moveAtSpeed+0x18>
    130c:	88 ec       	ldi	r24, 0xC8	; 200
    130e:	89 83       	std	Y+1, r24	; 0x01
	if(desired_speed_right > 200) desired_speed_right = 200;
    1310:	8a 81       	ldd	r24, Y+2	; 0x02
    1312:	89 3c       	cpi	r24, 0xC9	; 201
    1314:	10 f0       	brcs	.+4      	; 0x131a <moveAtSpeed+0x22>
    1316:	88 ec       	ldi	r24, 0xC8	; 200
    1318:	8a 83       	std	Y+2, r24	; 0x02
	mleft_des_speed = desired_speed_left;
    131a:	89 81       	ldd	r24, Y+1	; 0x01
    131c:	88 2f       	mov	r24, r24
    131e:	90 e0       	ldi	r25, 0x00	; 0
    1320:	90 93 a2 01 	sts	0x01A2, r25
    1324:	80 93 a1 01 	sts	0x01A1, r24
	mright_des_speed = desired_speed_right;
    1328:	8a 81       	ldd	r24, Y+2	; 0x02
    132a:	88 2f       	mov	r24, r24
    132c:	90 e0       	ldi	r25, 0x00	; 0
    132e:	90 93 a0 01 	sts	0x01A0, r25
    1332:	80 93 9f 01 	sts	0x019F, r24
}
    1336:	0f 90       	pop	r0
    1338:	0f 90       	pop	r0
    133a:	cf 91       	pop	r28
    133c:	df 91       	pop	r29
    133e:	08 95       	ret

00001340 <changeDirection>:
 * to the previours speed (if the robot was driving... ).  
 * This is done to increase motors and gears lifetime and to avoid hard cut changes.
 *
 */
void changeDirection(uint8_t dir)
{
    1340:	df 93       	push	r29
    1342:	cf 93       	push	r28
    1344:	00 d0       	rcall	.+0      	; 0x1346 <changeDirection+0x6>
    1346:	00 d0       	rcall	.+0      	; 0x1348 <changeDirection+0x8>
    1348:	0f 92       	push	r0
    134a:	cd b7       	in	r28, 0x3d	; 61
    134c:	de b7       	in	r29, 0x3e	; 62
    134e:	89 83       	std	Y+1, r24	; 0x01
	drive_dir = dir;
    1350:	89 81       	ldd	r24, Y+1	; 0x01
    1352:	80 93 7a 01 	sts	0x017A, r24
	mleft_des_dir = (dir == BWD || dir == LEFT);
    1356:	89 81       	ldd	r24, Y+1	; 0x01
    1358:	81 30       	cpi	r24, 0x01	; 1
    135a:	19 f0       	breq	.+6      	; 0x1362 <changeDirection+0x22>
    135c:	89 81       	ldd	r24, Y+1	; 0x01
    135e:	82 30       	cpi	r24, 0x02	; 2
    1360:	29 f4       	brne	.+10     	; 0x136c <changeDirection+0x2c>
    1362:	81 e0       	ldi	r24, 0x01	; 1
    1364:	90 e0       	ldi	r25, 0x00	; 0
    1366:	9d 83       	std	Y+5, r25	; 0x05
    1368:	8c 83       	std	Y+4, r24	; 0x04
    136a:	02 c0       	rjmp	.+4      	; 0x1370 <changeDirection+0x30>
    136c:	1d 82       	std	Y+5, r1	; 0x05
    136e:	1c 82       	std	Y+4, r1	; 0x04
    1370:	8c 81       	ldd	r24, Y+4	; 0x04
    1372:	80 93 76 01 	sts	0x0176, r24
	mright_des_dir = (dir == BWD || dir == RIGHT);
    1376:	89 81       	ldd	r24, Y+1	; 0x01
    1378:	81 30       	cpi	r24, 0x01	; 1
    137a:	19 f0       	breq	.+6      	; 0x1382 <changeDirection+0x42>
    137c:	89 81       	ldd	r24, Y+1	; 0x01
    137e:	83 30       	cpi	r24, 0x03	; 3
    1380:	29 f4       	brne	.+10     	; 0x138c <changeDirection+0x4c>
    1382:	81 e0       	ldi	r24, 0x01	; 1
    1384:	90 e0       	ldi	r25, 0x00	; 0
    1386:	9b 83       	std	Y+3, r25	; 0x03
    1388:	8a 83       	std	Y+2, r24	; 0x02
    138a:	02 c0       	rjmp	.+4      	; 0x1390 <changeDirection+0x50>
    138c:	1b 82       	std	Y+3, r1	; 0x03
    138e:	1a 82       	std	Y+2, r1	; 0x02
    1390:	8a 81       	ldd	r24, Y+2	; 0x02
    1392:	80 93 77 01 	sts	0x0177, r24
}
    1396:	0f 90       	pop	r0
    1398:	0f 90       	pop	r0
    139a:	0f 90       	pop	r0
    139c:	0f 90       	pop	r0
    139e:	0f 90       	pop	r0
    13a0:	cf 91       	pop	r28
    13a2:	df 91       	pop	r29
    13a4:	08 95       	ret

000013a6 <moveAtSpeedDirection>:

/**
 *
 */
void moveAtSpeedDirection(int16_t desired_speed_left, int16_t desired_speed_right)
{
    13a6:	df 93       	push	r29
    13a8:	cf 93       	push	r28
    13aa:	cd b7       	in	r28, 0x3d	; 61
    13ac:	de b7       	in	r29, 0x3e	; 62
    13ae:	2a 97       	sbiw	r28, 0x0a	; 10
    13b0:	0f b6       	in	r0, 0x3f	; 63
    13b2:	f8 94       	cli
    13b4:	de bf       	out	0x3e, r29	; 62
    13b6:	0f be       	out	0x3f, r0	; 63
    13b8:	cd bf       	out	0x3d, r28	; 61
    13ba:	9c 83       	std	Y+4, r25	; 0x04
    13bc:	8b 83       	std	Y+3, r24	; 0x03
    13be:	7e 83       	std	Y+6, r23	; 0x06
    13c0:	6d 83       	std	Y+5, r22	; 0x05
	mleft_des_dir = desired_speed_left < 0;
    13c2:	1a 86       	std	Y+10, r1	; 0x0a
    13c4:	8b 81       	ldd	r24, Y+3	; 0x03
    13c6:	9c 81       	ldd	r25, Y+4	; 0x04
    13c8:	99 23       	and	r25, r25
    13ca:	14 f4       	brge	.+4      	; 0x13d0 <moveAtSpeedDirection+0x2a>
    13cc:	81 e0       	ldi	r24, 0x01	; 1
    13ce:	8a 87       	std	Y+10, r24	; 0x0a
    13d0:	8a 85       	ldd	r24, Y+10	; 0x0a
    13d2:	80 93 76 01 	sts	0x0176, r24
	mright_des_dir = desired_speed_right < 0;
    13d6:	19 86       	std	Y+9, r1	; 0x09
    13d8:	8d 81       	ldd	r24, Y+5	; 0x05
    13da:	9e 81       	ldd	r25, Y+6	; 0x06
    13dc:	99 23       	and	r25, r25
    13de:	14 f4       	brge	.+4      	; 0x13e4 <moveAtSpeedDirection+0x3e>
    13e0:	81 e0       	ldi	r24, 0x01	; 1
    13e2:	89 87       	std	Y+9, r24	; 0x09
    13e4:	89 85       	ldd	r24, Y+9	; 0x09
    13e6:	80 93 77 01 	sts	0x0177, r24
  
  //drive_dir = ;  muss ich mir noch berlegen ist aber auch unwichtig TODO
  
  uint8_t speed_l_abs = desired_speed_left > 0 ? (uint8_t)desired_speed_left : (uint8_t)(-desired_speed_left);
    13ea:	8b 81       	ldd	r24, Y+3	; 0x03
    13ec:	9c 81       	ldd	r25, Y+4	; 0x04
    13ee:	18 16       	cp	r1, r24
    13f0:	19 06       	cpc	r1, r25
    13f2:	1c f4       	brge	.+6      	; 0x13fa <moveAtSpeedDirection+0x54>
    13f4:	8b 81       	ldd	r24, Y+3	; 0x03
    13f6:	88 87       	std	Y+8, r24	; 0x08
    13f8:	03 c0       	rjmp	.+6      	; 0x1400 <moveAtSpeedDirection+0x5a>
    13fa:	8b 81       	ldd	r24, Y+3	; 0x03
    13fc:	81 95       	neg	r24
    13fe:	88 87       	std	Y+8, r24	; 0x08
    1400:	88 85       	ldd	r24, Y+8	; 0x08
    1402:	8a 83       	std	Y+2, r24	; 0x02
  uint8_t speed_r_abs = desired_speed_left > 0 ? (uint8_t)desired_speed_right : (uint8_t)(-desired_speed_right);
    1404:	8b 81       	ldd	r24, Y+3	; 0x03
    1406:	9c 81       	ldd	r25, Y+4	; 0x04
    1408:	18 16       	cp	r1, r24
    140a:	19 06       	cpc	r1, r25
    140c:	1c f4       	brge	.+6      	; 0x1414 <moveAtSpeedDirection+0x6e>
    140e:	8d 81       	ldd	r24, Y+5	; 0x05
    1410:	8f 83       	std	Y+7, r24	; 0x07
    1412:	03 c0       	rjmp	.+6      	; 0x141a <moveAtSpeedDirection+0x74>
    1414:	8d 81       	ldd	r24, Y+5	; 0x05
    1416:	81 95       	neg	r24
    1418:	8f 83       	std	Y+7, r24	; 0x07
    141a:	8f 81       	ldd	r24, Y+7	; 0x07
    141c:	89 83       	std	Y+1, r24	; 0x01
  moveAtSpeed(speed_l_abs, speed_r_abs);
    141e:	8a 81       	ldd	r24, Y+2	; 0x02
    1420:	69 81       	ldd	r22, Y+1	; 0x01
    1422:	0e 94 7c 09 	call	0x12f8	; 0x12f8 <moveAtSpeed>
}
    1426:	2a 96       	adiw	r28, 0x0a	; 10
    1428:	0f b6       	in	r0, 0x3f	; 63
    142a:	f8 94       	cli
    142c:	de bf       	out	0x3e, r29	; 62
    142e:	0f be       	out	0x3f, r0	; 63
    1430:	cd bf       	out	0x3d, r28	; 61
    1432:	cf 91       	pop	r28
    1434:	df 91       	pop	r29
    1436:	08 95       	ret

00001438 <isMovementComplete>:
/**
 * You can use this function to check if there is any movement going on or if
 * every operation like moving a specific distance or rotating has been finished. 
 */
uint8_t isMovementComplete(void)
{
    1438:	df 93       	push	r29
    143a:	cf 93       	push	r28
    143c:	00 d0       	rcall	.+0      	; 0x143e <isMovementComplete+0x6>
    143e:	cd b7       	in	r28, 0x3d	; 61
    1440:	de b7       	in	r29, 0x3e	; 62
	return !(motion_status.move_L || motion_status.move_R);
    1442:	80 91 98 01 	lds	r24, 0x0198
    1446:	81 70       	andi	r24, 0x01	; 1
    1448:	88 23       	and	r24, r24
    144a:	51 f4       	brne	.+20     	; 0x1460 <isMovementComplete+0x28>
    144c:	80 91 98 01 	lds	r24, 0x0198
    1450:	82 70       	andi	r24, 0x02	; 2
    1452:	88 23       	and	r24, r24
    1454:	29 f4       	brne	.+10     	; 0x1460 <isMovementComplete+0x28>
    1456:	81 e0       	ldi	r24, 0x01	; 1
    1458:	90 e0       	ldi	r25, 0x00	; 0
    145a:	9a 83       	std	Y+2, r25	; 0x02
    145c:	89 83       	std	Y+1, r24	; 0x01
    145e:	02 c0       	rjmp	.+4      	; 0x1464 <isMovementComplete+0x2c>
    1460:	1a 82       	std	Y+2, r1	; 0x02
    1462:	19 82       	std	Y+1, r1	; 0x01
    1464:	89 81       	ldd	r24, Y+1	; 0x01
}
    1466:	0f 90       	pop	r0
    1468:	0f 90       	pop	r0
    146a:	cf 91       	pop	r28
    146c:	df 91       	pop	r29
    146e:	08 95       	ret

00001470 <stop>:
 * any motion at all, you can stop the robot with this function. 
 * This can be used for example if the Bumpers detected and obstacle during
 * movement...
 */
void stop(void)
{
    1470:	df 93       	push	r29
    1472:	cf 93       	push	r28
    1474:	cd b7       	in	r28, 0x3d	; 61
    1476:	de b7       	in	r29, 0x3e	; 62
	mleft_des_speed = 0;
    1478:	10 92 a2 01 	sts	0x01A2, r1
    147c:	10 92 a1 01 	sts	0x01A1, r1
	mright_des_speed = 0;
    1480:	10 92 a0 01 	sts	0x01A0, r1
    1484:	10 92 9f 01 	sts	0x019F, r1
	left_i = 0;
    1488:	10 92 ac 01 	sts	0x01AC, r1
    148c:	10 92 ab 01 	sts	0x01AB, r1
	right_i = 0;
    1490:	10 92 e7 01 	sts	0x01E7, r1
    1494:	10 92 e6 01 	sts	0x01E6, r1
	motion_status.move_L = false;
    1498:	80 91 98 01 	lds	r24, 0x0198
    149c:	8e 7f       	andi	r24, 0xFE	; 254
    149e:	80 93 98 01 	sts	0x0198, r24
	motion_status.move_R = false;
    14a2:	80 91 98 01 	lds	r24, 0x0198
    14a6:	8d 7f       	andi	r24, 0xFD	; 253
    14a8:	80 93 98 01 	sts	0x0198, r24
	motion_status_tmp = motion_status.byte;
    14ac:	80 91 98 01 	lds	r24, 0x0198
    14b0:	80 93 fb 01 	sts	0x01FB, r24
	MOTIONCONTROL_stateChangedHandler();
    14b4:	e0 91 64 00 	lds	r30, 0x0064
    14b8:	f0 91 65 00 	lds	r31, 0x0065
    14bc:	09 95       	icall
}
    14be:	cf 91       	pop	r28
    14c0:	df 91       	pop	r29
    14c2:	08 95       	ret

000014c4 <move>:
 * If you need faster reaction rather than precision then you should implement 
 * your own routine and set the distance a bit lower... 
 *
 */
void move(uint8_t desired_speed, uint8_t dir, uint16_t distance, uint8_t blocking)
{
    14c4:	df 93       	push	r29
    14c6:	cf 93       	push	r28
    14c8:	00 d0       	rcall	.+0      	; 0x14ca <move+0x6>
    14ca:	00 d0       	rcall	.+0      	; 0x14cc <move+0x8>
    14cc:	0f 92       	push	r0
    14ce:	cd b7       	in	r28, 0x3d	; 61
    14d0:	de b7       	in	r29, 0x3e	; 62
    14d2:	89 83       	std	Y+1, r24	; 0x01
    14d4:	6a 83       	std	Y+2, r22	; 0x02
    14d6:	5c 83       	std	Y+4, r21	; 0x04
    14d8:	4b 83       	std	Y+3, r20	; 0x03
    14da:	2d 83       	std	Y+5, r18	; 0x05
	motion_status.move_L = true;
    14dc:	80 91 98 01 	lds	r24, 0x0198
    14e0:	81 60       	ori	r24, 0x01	; 1
    14e2:	80 93 98 01 	sts	0x0198, r24
	motion_status.move_R = true;
    14e6:	80 91 98 01 	lds	r24, 0x0198
    14ea:	82 60       	ori	r24, 0x02	; 2
    14ec:	80 93 98 01 	sts	0x0198, r24
	preDecelerate_L = 0;
    14f0:	10 92 ec 01 	sts	0x01EC, r1
    14f4:	10 92 eb 01 	sts	0x01EB, r1
	preDecelerate_R = 0;
    14f8:	10 92 b6 01 	sts	0x01B6, r1
    14fc:	10 92 b5 01 	sts	0x01B5, r1
	if(desired_speed > 22) {
    1500:	89 81       	ldd	r24, Y+1	; 0x01
    1502:	87 31       	cpi	r24, 0x17	; 23
    1504:	d0 f0       	brcs	.+52     	; 0x153a <move+0x76>
		preDecelerate_L = distance - (20+(desired_speed*2));
    1506:	89 81       	ldd	r24, Y+1	; 0x01
    1508:	28 2f       	mov	r18, r24
    150a:	30 e0       	ldi	r19, 0x00	; 0
    150c:	86 ef       	ldi	r24, 0xF6	; 246
    150e:	9f ef       	ldi	r25, 0xFF	; 255
    1510:	82 1b       	sub	r24, r18
    1512:	93 0b       	sbc	r25, r19
    1514:	88 0f       	add	r24, r24
    1516:	99 1f       	adc	r25, r25
    1518:	9c 01       	movw	r18, r24
    151a:	8b 81       	ldd	r24, Y+3	; 0x03
    151c:	9c 81       	ldd	r25, Y+4	; 0x04
    151e:	82 0f       	add	r24, r18
    1520:	93 1f       	adc	r25, r19
    1522:	90 93 ec 01 	sts	0x01EC, r25
    1526:	80 93 eb 01 	sts	0x01EB, r24
		preDecelerate_R = preDecelerate_L;
    152a:	80 91 eb 01 	lds	r24, 0x01EB
    152e:	90 91 ec 01 	lds	r25, 0x01EC
    1532:	90 93 b6 01 	sts	0x01B6, r25
    1536:	80 93 b5 01 	sts	0x01B5, r24
	}
	preStop_L = distance - 2;
    153a:	8b 81       	ldd	r24, Y+3	; 0x03
    153c:	9c 81       	ldd	r25, Y+4	; 0x04
    153e:	02 97       	sbiw	r24, 0x02	; 2
    1540:	90 93 c0 01 	sts	0x01C0, r25
    1544:	80 93 bf 01 	sts	0x01BF, r24
	preStop_R = preStop_L;
    1548:	80 91 bf 01 	lds	r24, 0x01BF
    154c:	90 91 c0 01 	lds	r25, 0x01C0
    1550:	90 93 9e 01 	sts	0x019E, r25
    1554:	80 93 9d 01 	sts	0x019D, r24
	if(distance < 40) {
    1558:	8b 81       	ldd	r24, Y+3	; 0x03
    155a:	9c 81       	ldd	r25, Y+4	; 0x04
    155c:	88 32       	cpi	r24, 0x28	; 40
    155e:	91 05       	cpc	r25, r1
    1560:	00 f5       	brcc	.+64     	; 0x15a2 <move+0xde>
		distance = 40; 
    1562:	88 e2       	ldi	r24, 0x28	; 40
    1564:	90 e0       	ldi	r25, 0x00	; 0
    1566:	9c 83       	std	Y+4, r25	; 0x04
    1568:	8b 83       	std	Y+3, r24	; 0x03
		preStop_L = 20;
    156a:	84 e1       	ldi	r24, 0x14	; 20
    156c:	90 e0       	ldi	r25, 0x00	; 0
    156e:	90 93 c0 01 	sts	0x01C0, r25
    1572:	80 93 bf 01 	sts	0x01BF, r24
		preStop_R = preStop_L;
    1576:	80 91 bf 01 	lds	r24, 0x01BF
    157a:	90 91 c0 01 	lds	r25, 0x01C0
    157e:	90 93 9e 01 	sts	0x019E, r25
    1582:	80 93 9d 01 	sts	0x019D, r24
		preDecelerate_L = 10;
    1586:	8a e0       	ldi	r24, 0x0A	; 10
    1588:	90 e0       	ldi	r25, 0x00	; 0
    158a:	90 93 ec 01 	sts	0x01EC, r25
    158e:	80 93 eb 01 	sts	0x01EB, r24
		preDecelerate_R = preDecelerate_L;
    1592:	80 91 eb 01 	lds	r24, 0x01EB
    1596:	90 91 ec 01 	lds	r25, 0x01EC
    159a:	90 93 b6 01 	sts	0x01B6, r25
    159e:	80 93 b5 01 	sts	0x01B5, r24
	}
	if(distance < 400 && desired_speed > 40) {
    15a2:	8b 81       	ldd	r24, Y+3	; 0x03
    15a4:	9c 81       	ldd	r25, Y+4	; 0x04
    15a6:	21 e0       	ldi	r18, 0x01	; 1
    15a8:	80 39       	cpi	r24, 0x90	; 144
    15aa:	92 07       	cpc	r25, r18
    15ac:	e0 f4       	brcc	.+56     	; 0x15e6 <move+0x122>
    15ae:	89 81       	ldd	r24, Y+1	; 0x01
    15b0:	89 32       	cpi	r24, 0x29	; 41
    15b2:	c8 f0       	brcs	.+50     	; 0x15e6 <move+0x122>
		desired_speed = 40; 
    15b4:	88 e2       	ldi	r24, 0x28	; 40
    15b6:	89 83       	std	Y+1, r24	; 0x01
		preDecelerate_L = distance - (distance/4);
    15b8:	8b 81       	ldd	r24, Y+3	; 0x03
    15ba:	9c 81       	ldd	r25, Y+4	; 0x04
    15bc:	9c 01       	movw	r18, r24
    15be:	36 95       	lsr	r19
    15c0:	27 95       	ror	r18
    15c2:	36 95       	lsr	r19
    15c4:	27 95       	ror	r18
    15c6:	8b 81       	ldd	r24, Y+3	; 0x03
    15c8:	9c 81       	ldd	r25, Y+4	; 0x04
    15ca:	82 1b       	sub	r24, r18
    15cc:	93 0b       	sbc	r25, r19
    15ce:	90 93 ec 01 	sts	0x01EC, r25
    15d2:	80 93 eb 01 	sts	0x01EB, r24
		preDecelerate_R = preDecelerate_L;
    15d6:	80 91 eb 01 	lds	r24, 0x01EB
    15da:	90 91 ec 01 	lds	r25, 0x01EC
    15de:	90 93 b6 01 	sts	0x01B6, r25
    15e2:	80 93 b5 01 	sts	0x01B5, r24
	}
    mleft_dist = 0; 
    15e6:	10 92 f8 01 	sts	0x01F8, r1
    15ea:	10 92 f7 01 	sts	0x01F7, r1
	mright_dist = 0;
    15ee:	10 92 ea 01 	sts	0x01EA, r1
    15f2:	10 92 e9 01 	sts	0x01E9, r1
	moveAtSpeed(desired_speed,desired_speed);
    15f6:	89 81       	ldd	r24, Y+1	; 0x01
    15f8:	69 81       	ldd	r22, Y+1	; 0x01
    15fa:	0e 94 7c 09 	call	0x12f8	; 0x12f8 <moveAtSpeed>
	changeDirection(dir);
    15fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1600:	0e 94 a0 09 	call	0x1340	; 0x1340 <changeDirection>
	
	distanceToMove_L = distance;
    1604:	8b 81       	ldd	r24, Y+3	; 0x03
    1606:	9c 81       	ldd	r25, Y+4	; 0x04
    1608:	90 93 c8 01 	sts	0x01C8, r25
    160c:	80 93 c7 01 	sts	0x01C7, r24
	distanceToMove_R = distance;
    1610:	8b 81       	ldd	r24, Y+3	; 0x03
    1612:	9c 81       	ldd	r25, Y+4	; 0x04
    1614:	90 93 a9 01 	sts	0x01A9, r25
    1618:	80 93 a8 01 	sts	0x01A8, r24

	motion_status_tmp = motion_status.byte;
    161c:	80 91 98 01 	lds	r24, 0x0198
    1620:	80 93 fb 01 	sts	0x01FB, r24
	
	motion_status_tmp = motion_status.byte;
    1624:	80 91 98 01 	lds	r24, 0x0198
    1628:	80 93 fb 01 	sts	0x01FB, r24
	MOTIONCONTROL_stateChangedHandler();
    162c:	e0 91 64 00 	lds	r30, 0x0064
    1630:	f0 91 65 00 	lds	r31, 0x0065
    1634:	09 95       	icall
	
	if(blocking)
    1636:	8d 81       	ldd	r24, Y+5	; 0x05
    1638:	88 23       	and	r24, r24
    163a:	39 f0       	breq	.+14     	; 0x164a <move+0x186>
    163c:	02 c0       	rjmp	.+4      	; 0x1642 <move+0x17e>
		while(!isMovementComplete())
			task_RP6System();
    163e:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <task_RP6System>
	
	motion_status_tmp = motion_status.byte;
	MOTIONCONTROL_stateChangedHandler();
	
	if(blocking)
		while(!isMovementComplete())
    1642:	0e 94 1c 0a 	call	0x1438	; 0x1438 <isMovementComplete>
    1646:	88 23       	and	r24, r24
    1648:	d1 f3       	breq	.-12     	; 0x163e <move+0x17a>
			task_RP6System();
}
    164a:	0f 90       	pop	r0
    164c:	0f 90       	pop	r0
    164e:	0f 90       	pop	r0
    1650:	0f 90       	pop	r0
    1652:	0f 90       	pop	r0
    1654:	cf 91       	pop	r28
    1656:	df 91       	pop	r29
    1658:	08 95       	ret

0000165a <rotate>:
 * This means that you can use external sensors for rotation in order to make it
 * more accurate. For example an electronic compass. 
 * 
 */
void rotate(uint8_t desired_speed, uint8_t dir, uint16_t angle, uint8_t blocking)
{
    165a:	df 93       	push	r29
    165c:	cf 93       	push	r28
    165e:	cd b7       	in	r28, 0x3d	; 61
    1660:	de b7       	in	r29, 0x3e	; 62
    1662:	27 97       	sbiw	r28, 0x07	; 7
    1664:	0f b6       	in	r0, 0x3f	; 63
    1666:	f8 94       	cli
    1668:	de bf       	out	0x3e, r29	; 62
    166a:	0f be       	out	0x3f, r0	; 63
    166c:	cd bf       	out	0x3d, r28	; 61
    166e:	8b 83       	std	Y+3, r24	; 0x03
    1670:	6c 83       	std	Y+4, r22	; 0x04
    1672:	5e 83       	std	Y+6, r21	; 0x06
    1674:	4d 83       	std	Y+5, r20	; 0x05
    1676:	2f 83       	std	Y+7, r18	; 0x07
	motion_status.move_L = true;
    1678:	80 91 98 01 	lds	r24, 0x0198
    167c:	81 60       	ori	r24, 0x01	; 1
    167e:	80 93 98 01 	sts	0x0198, r24
	motion_status.move_R = true;
    1682:	80 91 98 01 	lds	r24, 0x0198
    1686:	82 60       	ori	r24, 0x02	; 2
    1688:	80 93 98 01 	sts	0x0198, r24
	uint16_t distance = (uint16_t) (((uint32_t)(ROTATION_FACTOR) * (uint16_t)angle)/100);
    168c:	8d 81       	ldd	r24, Y+5	; 0x05
    168e:	9e 81       	ldd	r25, Y+6	; 0x06
    1690:	cc 01       	movw	r24, r24
    1692:	a0 e0       	ldi	r26, 0x00	; 0
    1694:	b0 e0       	ldi	r27, 0x00	; 0
    1696:	20 eb       	ldi	r18, 0xB0	; 176
    1698:	32 e0       	ldi	r19, 0x02	; 2
    169a:	40 e0       	ldi	r20, 0x00	; 0
    169c:	50 e0       	ldi	r21, 0x00	; 0
    169e:	bc 01       	movw	r22, r24
    16a0:	cd 01       	movw	r24, r26
    16a2:	0e 94 35 1e 	call	0x3c6a	; 0x3c6a <__mulsi3>
    16a6:	dc 01       	movw	r26, r24
    16a8:	cb 01       	movw	r24, r22
    16aa:	24 e6       	ldi	r18, 0x64	; 100
    16ac:	30 e0       	ldi	r19, 0x00	; 0
    16ae:	40 e0       	ldi	r20, 0x00	; 0
    16b0:	50 e0       	ldi	r21, 0x00	; 0
    16b2:	bc 01       	movw	r22, r24
    16b4:	cd 01       	movw	r24, r26
    16b6:	0e 94 68 1e 	call	0x3cd0	; 0x3cd0 <__udivmodsi4>
    16ba:	da 01       	movw	r26, r20
    16bc:	c9 01       	movw	r24, r18
    16be:	9a 83       	std	Y+2, r25	; 0x02
    16c0:	89 83       	std	Y+1, r24	; 0x01
	preDecelerate_L = distance - 100;
    16c2:	89 81       	ldd	r24, Y+1	; 0x01
    16c4:	9a 81       	ldd	r25, Y+2	; 0x02
    16c6:	84 56       	subi	r24, 0x64	; 100
    16c8:	90 40       	sbci	r25, 0x00	; 0
    16ca:	90 93 ec 01 	sts	0x01EC, r25
    16ce:	80 93 eb 01 	sts	0x01EB, r24
	preDecelerate_R = distance - 100;
    16d2:	89 81       	ldd	r24, Y+1	; 0x01
    16d4:	9a 81       	ldd	r25, Y+2	; 0x02
    16d6:	84 56       	subi	r24, 0x64	; 100
    16d8:	90 40       	sbci	r25, 0x00	; 0
    16da:	90 93 b6 01 	sts	0x01B6, r25
    16de:	80 93 b5 01 	sts	0x01B5, r24
	preStop_L = distance;
    16e2:	89 81       	ldd	r24, Y+1	; 0x01
    16e4:	9a 81       	ldd	r25, Y+2	; 0x02
    16e6:	90 93 c0 01 	sts	0x01C0, r25
    16ea:	80 93 bf 01 	sts	0x01BF, r24
	preStop_R = distance;
    16ee:	89 81       	ldd	r24, Y+1	; 0x01
    16f0:	9a 81       	ldd	r25, Y+2	; 0x02
    16f2:	90 93 9e 01 	sts	0x019E, r25
    16f6:	80 93 9d 01 	sts	0x019D, r24
	if(distance < 40) {
    16fa:	89 81       	ldd	r24, Y+1	; 0x01
    16fc:	9a 81       	ldd	r25, Y+2	; 0x02
    16fe:	88 32       	cpi	r24, 0x28	; 40
    1700:	91 05       	cpc	r25, r1
    1702:	e0 f4       	brcc	.+56     	; 0x173c <rotate+0xe2>
		distance = 40; 
    1704:	88 e2       	ldi	r24, 0x28	; 40
    1706:	90 e0       	ldi	r25, 0x00	; 0
    1708:	9a 83       	std	Y+2, r25	; 0x02
    170a:	89 83       	std	Y+1, r24	; 0x01
		preStop_L = 20;
    170c:	84 e1       	ldi	r24, 0x14	; 20
    170e:	90 e0       	ldi	r25, 0x00	; 0
    1710:	90 93 c0 01 	sts	0x01C0, r25
    1714:	80 93 bf 01 	sts	0x01BF, r24
		preStop_R = 20;
    1718:	84 e1       	ldi	r24, 0x14	; 20
    171a:	90 e0       	ldi	r25, 0x00	; 0
    171c:	90 93 9e 01 	sts	0x019E, r25
    1720:	80 93 9d 01 	sts	0x019D, r24
		preDecelerate_L = 10;
    1724:	8a e0       	ldi	r24, 0x0A	; 10
    1726:	90 e0       	ldi	r25, 0x00	; 0
    1728:	90 93 ec 01 	sts	0x01EC, r25
    172c:	80 93 eb 01 	sts	0x01EB, r24
		preDecelerate_R = 10;
    1730:	8a e0       	ldi	r24, 0x0A	; 10
    1732:	90 e0       	ldi	r25, 0x00	; 0
    1734:	90 93 b6 01 	sts	0x01B6, r25
    1738:	80 93 b5 01 	sts	0x01B5, r24
	}
	moveAtSpeed(desired_speed,desired_speed);
    173c:	8b 81       	ldd	r24, Y+3	; 0x03
    173e:	6b 81       	ldd	r22, Y+3	; 0x03
    1740:	0e 94 7c 09 	call	0x12f8	; 0x12f8 <moveAtSpeed>
	changeDirection(dir);
    1744:	8c 81       	ldd	r24, Y+4	; 0x04
    1746:	0e 94 a0 09 	call	0x1340	; 0x1340 <changeDirection>
	
    mleft_dist = 0; 
    174a:	10 92 f8 01 	sts	0x01F8, r1
    174e:	10 92 f7 01 	sts	0x01F7, r1
	mright_dist = 0;
    1752:	10 92 ea 01 	sts	0x01EA, r1
    1756:	10 92 e9 01 	sts	0x01E9, r1
	distanceToMove_L = distance;
    175a:	89 81       	ldd	r24, Y+1	; 0x01
    175c:	9a 81       	ldd	r25, Y+2	; 0x02
    175e:	90 93 c8 01 	sts	0x01C8, r25
    1762:	80 93 c7 01 	sts	0x01C7, r24
	distanceToMove_R = distance;
    1766:	89 81       	ldd	r24, Y+1	; 0x01
    1768:	9a 81       	ldd	r25, Y+2	; 0x02
    176a:	90 93 a9 01 	sts	0x01A9, r25
    176e:	80 93 a8 01 	sts	0x01A8, r24
	
	motion_status_tmp = motion_status.byte;
    1772:	80 91 98 01 	lds	r24, 0x0198
    1776:	80 93 fb 01 	sts	0x01FB, r24
	MOTIONCONTROL_stateChangedHandler();
    177a:	e0 91 64 00 	lds	r30, 0x0064
    177e:	f0 91 65 00 	lds	r31, 0x0065
    1782:	09 95       	icall
	if(blocking)
    1784:	8f 81       	ldd	r24, Y+7	; 0x07
    1786:	88 23       	and	r24, r24
    1788:	39 f0       	breq	.+14     	; 0x1798 <rotate+0x13e>
    178a:	02 c0       	rjmp	.+4      	; 0x1790 <rotate+0x136>
		while(!isMovementComplete())
			task_RP6System();
    178c:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <task_RP6System>
	distanceToMove_R = distance;
	
	motion_status_tmp = motion_status.byte;
	MOTIONCONTROL_stateChangedHandler();
	if(blocking)
		while(!isMovementComplete())
    1790:	0e 94 1c 0a 	call	0x1438	; 0x1438 <isMovementComplete>
    1794:	88 23       	and	r24, r24
    1796:	d1 f3       	breq	.-12     	; 0x178c <rotate+0x132>
			task_RP6System();
}
    1798:	27 96       	adiw	r28, 0x07	; 7
    179a:	0f b6       	in	r0, 0x3f	; 63
    179c:	f8 94       	cli
    179e:	de bf       	out	0x3e, r29	; 62
    17a0:	0f be       	out	0x3f, r0	; 63
    17a2:	cd bf       	out	0x3d, r28	; 61
    17a4:	cf 91       	pop	r28
    17a6:	df 91       	pop	r29
    17a8:	08 95       	ret

000017aa <setMotorPower>:
 * task_motionControl!  This will not work!
 * -------------------------------------------------------------
 *
 */
void setMotorPower(uint8_t left_power, uint8_t right_power)
{
    17aa:	df 93       	push	r29
    17ac:	cf 93       	push	r28
    17ae:	00 d0       	rcall	.+0      	; 0x17b0 <setMotorPower+0x6>
    17b0:	cd b7       	in	r28, 0x3d	; 61
    17b2:	de b7       	in	r29, 0x3e	; 62
    17b4:	89 83       	std	Y+1, r24	; 0x01
    17b6:	6a 83       	std	Y+2, r22	; 0x02
	if(left_power > 210) left_power = 210;
    17b8:	89 81       	ldd	r24, Y+1	; 0x01
    17ba:	83 3d       	cpi	r24, 0xD3	; 211
    17bc:	10 f0       	brcs	.+4      	; 0x17c2 <setMotorPower+0x18>
    17be:	82 ed       	ldi	r24, 0xD2	; 210
    17c0:	89 83       	std	Y+1, r24	; 0x01
	if(right_power > 210) right_power = 210;
    17c2:	8a 81       	ldd	r24, Y+2	; 0x02
    17c4:	83 3d       	cpi	r24, 0xD3	; 211
    17c6:	10 f0       	brcs	.+4      	; 0x17cc <setMotorPower+0x22>
    17c8:	82 ed       	ldi	r24, 0xD2	; 210
    17ca:	8a 83       	std	Y+2, r24	; 0x02
	mright_power = right_power;
    17cc:	8a 81       	ldd	r24, Y+2	; 0x02
    17ce:	88 2f       	mov	r24, r24
    17d0:	90 e0       	ldi	r25, 0x00	; 0
    17d2:	90 93 c2 01 	sts	0x01C2, r25
    17d6:	80 93 c1 01 	sts	0x01C1, r24
	mleft_power = left_power;
    17da:	89 81       	ldd	r24, Y+1	; 0x01
    17dc:	88 2f       	mov	r24, r24
    17de:	90 e0       	ldi	r25, 0x00	; 0
    17e0:	90 93 b2 01 	sts	0x01B2, r25
    17e4:	80 93 b1 01 	sts	0x01B1, r24
}
    17e8:	0f 90       	pop	r0
    17ea:	0f 90       	pop	r0
    17ec:	cf 91       	pop	r28
    17ee:	df 91       	pop	r29
    17f0:	08 95       	ret

000017f2 <setMotorDir>:
 *			setMotorDir(FWD,BWD); // Rotate left
 *			setMotorDir(BWD,BWD); // Move backwards
 *
 */
void setMotorDir(uint8_t left_dir, uint8_t right_dir)
{
    17f2:	df 93       	push	r29
    17f4:	cf 93       	push	r28
    17f6:	00 d0       	rcall	.+0      	; 0x17f8 <setMotorDir+0x6>
    17f8:	cd b7       	in	r28, 0x3d	; 61
    17fa:	de b7       	in	r29, 0x3e	; 62
    17fc:	89 83       	std	Y+1, r24	; 0x01
    17fe:	6a 83       	std	Y+2, r22	; 0x02
	mleft_dir = left_dir;
    1800:	89 81       	ldd	r24, Y+1	; 0x01
    1802:	80 93 78 01 	sts	0x0178, r24
	mright_dir = right_dir;
    1806:	8a 81       	ldd	r24, Y+2	; 0x02
    1808:	80 93 79 01 	sts	0x0179, r24
	mleft_des_dir = left_dir;
    180c:	89 81       	ldd	r24, Y+1	; 0x01
    180e:	80 93 76 01 	sts	0x0176, r24
	mright_des_dir = right_dir;
    1812:	8a 81       	ldd	r24, Y+2	; 0x02
    1814:	80 93 77 01 	sts	0x0177, r24
	if(left_dir)
    1818:	89 81       	ldd	r24, Y+1	; 0x01
    181a:	88 23       	and	r24, r24
    181c:	41 f0       	breq	.+16     	; 0x182e <setMotorDir+0x3c>
		PORTC |= DIR_L;
    181e:	a5 e3       	ldi	r26, 0x35	; 53
    1820:	b0 e0       	ldi	r27, 0x00	; 0
    1822:	e5 e3       	ldi	r30, 0x35	; 53
    1824:	f0 e0       	ldi	r31, 0x00	; 0
    1826:	80 81       	ld	r24, Z
    1828:	84 60       	ori	r24, 0x04	; 4
    182a:	8c 93       	st	X, r24
    182c:	07 c0       	rjmp	.+14     	; 0x183c <setMotorDir+0x4a>
	else
		PORTC &= ~DIR_L;
    182e:	a5 e3       	ldi	r26, 0x35	; 53
    1830:	b0 e0       	ldi	r27, 0x00	; 0
    1832:	e5 e3       	ldi	r30, 0x35	; 53
    1834:	f0 e0       	ldi	r31, 0x00	; 0
    1836:	80 81       	ld	r24, Z
    1838:	8b 7f       	andi	r24, 0xFB	; 251
    183a:	8c 93       	st	X, r24
	if(right_dir)
    183c:	8a 81       	ldd	r24, Y+2	; 0x02
    183e:	88 23       	and	r24, r24
    1840:	41 f0       	breq	.+16     	; 0x1852 <setMotorDir+0x60>
		PORTC |= DIR_R;
    1842:	a5 e3       	ldi	r26, 0x35	; 53
    1844:	b0 e0       	ldi	r27, 0x00	; 0
    1846:	e5 e3       	ldi	r30, 0x35	; 53
    1848:	f0 e0       	ldi	r31, 0x00	; 0
    184a:	80 81       	ld	r24, Z
    184c:	88 60       	ori	r24, 0x08	; 8
    184e:	8c 93       	st	X, r24
    1850:	07 c0       	rjmp	.+14     	; 0x1860 <setMotorDir+0x6e>
	else
		PORTC &= ~DIR_R;
    1852:	a5 e3       	ldi	r26, 0x35	; 53
    1854:	b0 e0       	ldi	r27, 0x00	; 0
    1856:	e5 e3       	ldi	r30, 0x35	; 53
    1858:	f0 e0       	ldi	r31, 0x00	; 0
    185a:	80 81       	ld	r24, Z
    185c:	87 7f       	andi	r24, 0xF7	; 247
    185e:	8c 93       	st	X, r24
}
    1860:	0f 90       	pop	r0
    1862:	0f 90       	pop	r0
    1864:	cf 91       	pop	r28
    1866:	df 91       	pop	r29
    1868:	08 95       	ret

0000186a <IRCOMM_sendRC5>:
 *  // This is another transmission with device address 30 and 60 as data
 *  // with togglebit NOT set.
 *  
 */
void IRCOMM_sendRC5(uint8_t adr, uint8_t data)
{
    186a:	df 93       	push	r29
    186c:	cf 93       	push	r28
    186e:	00 d0       	rcall	.+0      	; 0x1870 <IRCOMM_sendRC5+0x6>
    1870:	cd b7       	in	r28, 0x3d	; 61
    1872:	de b7       	in	r29, 0x3e	; 62
    1874:	89 83       	std	Y+1, r24	; 0x01
    1876:	6a 83       	std	Y+2, r22	; 0x02
    1878:	07 c0       	rjmp	.+14     	; 0x1888 <IRCOMM_sendRC5+0x1e>
	while(ircomm_send){TIMSK |= (1 << OCIE2);}
    187a:	a9 e5       	ldi	r26, 0x59	; 89
    187c:	b0 e0       	ldi	r27, 0x00	; 0
    187e:	e9 e5       	ldi	r30, 0x59	; 89
    1880:	f0 e0       	ldi	r31, 0x00	; 0
    1882:	80 81       	ld	r24, Z
    1884:	80 68       	ori	r24, 0x80	; 128
    1886:	8c 93       	st	X, r24
    1888:	80 91 a6 01 	lds	r24, 0x01A6
    188c:	88 23       	and	r24, r24
    188e:	a9 f7       	brne	.-22     	; 0x187a <IRCOMM_sendRC5+0x10>
	// Here we create the RC5 data packet:
	ircomm_data_tmp = 0x3000 | (((uint16_t)(adr & 0x3F)) << 6) | (((uint16_t)(data & 0x3F)));
    1890:	89 81       	ldd	r24, Y+1	; 0x01
    1892:	88 2f       	mov	r24, r24
    1894:	90 e0       	ldi	r25, 0x00	; 0
    1896:	8f 73       	andi	r24, 0x3F	; 63
    1898:	90 70       	andi	r25, 0x00	; 0
    189a:	9c 01       	movw	r18, r24
    189c:	00 24       	eor	r0, r0
    189e:	36 95       	lsr	r19
    18a0:	27 95       	ror	r18
    18a2:	07 94       	ror	r0
    18a4:	36 95       	lsr	r19
    18a6:	27 95       	ror	r18
    18a8:	07 94       	ror	r0
    18aa:	32 2f       	mov	r19, r18
    18ac:	20 2d       	mov	r18, r0
    18ae:	8a 81       	ldd	r24, Y+2	; 0x02
    18b0:	88 2f       	mov	r24, r24
    18b2:	90 e0       	ldi	r25, 0x00	; 0
    18b4:	8f 73       	andi	r24, 0x3F	; 63
    18b6:	90 70       	andi	r25, 0x00	; 0
    18b8:	82 2b       	or	r24, r18
    18ba:	93 2b       	or	r25, r19
    18bc:	90 63       	ori	r25, 0x30	; 48
    18be:	90 93 c6 01 	sts	0x01C6, r25
    18c2:	80 93 c5 01 	sts	0x01C5, r24
	sysStatACS.ircomm_transmit = true;
    18c6:	80 91 a5 01 	lds	r24, 0x01A5
    18ca:	80 64       	ori	r24, 0x40	; 64
    18cc:	80 93 a5 01 	sts	0x01A5, r24
}
    18d0:	0f 90       	pop	r0
    18d2:	0f 90       	pop	r0
    18d4:	cf 91       	pop	r28
    18d6:	df 91       	pop	r29
    18d8:	08 95       	ret

000018da <__vector_4>:
 * NEVER try to control the IRCOMM by your own routines if you do not
 * know what you are doing!
 *
 */
ISR (TIMER2_COMP_vect)
{
    18da:	1f 92       	push	r1
    18dc:	0f 92       	push	r0
    18de:	0f b6       	in	r0, 0x3f	; 63
    18e0:	0f 92       	push	r0
    18e2:	11 24       	eor	r1, r1
    18e4:	8f 93       	push	r24
    18e6:	9f 93       	push	r25
    18e8:	af 93       	push	r26
    18ea:	bf 93       	push	r27
    18ec:	ef 93       	push	r30
    18ee:	ff 93       	push	r31
    18f0:	df 93       	push	r29
    18f2:	cf 93       	push	r28
    18f4:	cd b7       	in	r28, 0x3d	; 61
    18f6:	de b7       	in	r29, 0x3e	; 62
	static uint8_t ircomm_pulse;
	if(acs_state < 2) { // If ACS is not active, perform IRCOMM transmissions
    18f8:	80 91 66 00 	lds	r24, 0x0066
    18fc:	82 30       	cpi	r24, 0x02	; 2
    18fe:	08 f0       	brcs	.+2      	; 0x1902 <__vector_4+0x28>
    1900:	65 c0       	rjmp	.+202    	; 0x19cc <__vector_4+0xf2>
		if(ircomm_pulse) { // Do we have IR pulses to send?
    1902:	80 91 7c 01 	lds	r24, 0x017C
    1906:	88 23       	and	r24, r24
    1908:	d9 f1       	breq	.+118    	; 0x1980 <__vector_4+0xa6>
			if(ircomm_pulse < 60) { // Bi-Phase encoding...
    190a:	80 91 7c 01 	lds	r24, 0x017C
    190e:	8c 33       	cpi	r24, 0x3C	; 60
    1910:	c8 f4       	brcc	.+50     	; 0x1944 <__vector_4+0x6a>
				if(ircomm_data & 0x4000) // check current bit
    1912:	80 91 df 01 	lds	r24, 0x01DF
    1916:	90 91 e0 01 	lds	r25, 0x01E0
    191a:	80 70       	andi	r24, 0x00	; 0
    191c:	90 74       	andi	r25, 0x40	; 64
    191e:	00 97       	sbiw	r24, 0x00	; 0
    1920:	49 f0       	breq	.+18     	; 0x1934 <__vector_4+0x5a>
					PORTD ^= (1<<PIND7); // Toggle IRCOMM port
    1922:	a2 e3       	ldi	r26, 0x32	; 50
    1924:	b0 e0       	ldi	r27, 0x00	; 0
    1926:	e2 e3       	ldi	r30, 0x32	; 50
    1928:	f0 e0       	ldi	r31, 0x00	; 0
    192a:	90 81       	ld	r25, Z
    192c:	80 e8       	ldi	r24, 0x80	; 128
    192e:	89 27       	eor	r24, r25
    1930:	8c 93       	st	X, r24
    1932:	20 c0       	rjmp	.+64     	; 0x1974 <__vector_4+0x9a>
				else
					PORTD &= ~(1<<PIND7); // deactivate IRCOMM port
    1934:	a2 e3       	ldi	r26, 0x32	; 50
    1936:	b0 e0       	ldi	r27, 0x00	; 0
    1938:	e2 e3       	ldi	r30, 0x32	; 50
    193a:	f0 e0       	ldi	r31, 0x00	; 0
    193c:	80 81       	ld	r24, Z
    193e:	8f 77       	andi	r24, 0x7F	; 127
    1940:	8c 93       	st	X, r24
    1942:	18 c0       	rjmp	.+48     	; 0x1974 <__vector_4+0x9a>
			}
			else if(ircomm_data & 0x4000) // The same as above, but the other way round:
    1944:	80 91 df 01 	lds	r24, 0x01DF
    1948:	90 91 e0 01 	lds	r25, 0x01E0
    194c:	80 70       	andi	r24, 0x00	; 0
    194e:	90 74       	andi	r25, 0x40	; 64
    1950:	00 97       	sbiw	r24, 0x00	; 0
    1952:	41 f0       	breq	.+16     	; 0x1964 <__vector_4+0x8a>
				PORTD &= ~(1<<PIND7); // deactivate IRCOMM port
    1954:	a2 e3       	ldi	r26, 0x32	; 50
    1956:	b0 e0       	ldi	r27, 0x00	; 0
    1958:	e2 e3       	ldi	r30, 0x32	; 50
    195a:	f0 e0       	ldi	r31, 0x00	; 0
    195c:	80 81       	ld	r24, Z
    195e:	8f 77       	andi	r24, 0x7F	; 127
    1960:	8c 93       	st	X, r24
    1962:	08 c0       	rjmp	.+16     	; 0x1974 <__vector_4+0x9a>
			else
				PORTD ^= (1<<PIND7); // Toggle IRCOMM port
    1964:	a2 e3       	ldi	r26, 0x32	; 50
    1966:	b0 e0       	ldi	r27, 0x00	; 0
    1968:	e2 e3       	ldi	r30, 0x32	; 50
    196a:	f0 e0       	ldi	r31, 0x00	; 0
    196c:	90 81       	ld	r25, Z
    196e:	80 e8       	ldi	r24, 0x80	; 128
    1970:	89 27       	eor	r24, r25
    1972:	8c 93       	st	X, r24
			ircomm_pulse--;
    1974:	80 91 7c 01 	lds	r24, 0x017C
    1978:	81 50       	subi	r24, 0x01	; 1
    197a:	80 93 7c 01 	sts	0x017C, r24
    197e:	54 c0       	rjmp	.+168    	; 0x1a28 <__vector_4+0x14e>
		}
		else if(ircomm_send) { // Do we still have data?
    1980:	80 91 a6 01 	lds	r24, 0x01A6
    1984:	88 23       	and	r24, r24
    1986:	d1 f0       	breq	.+52     	; 0x19bc <__vector_4+0xe2>
			PORTD &= ~(1<<PIND7);
    1988:	a2 e3       	ldi	r26, 0x32	; 50
    198a:	b0 e0       	ldi	r27, 0x00	; 0
    198c:	e2 e3       	ldi	r30, 0x32	; 50
    198e:	f0 e0       	ldi	r31, 0x00	; 0
    1990:	80 81       	ld	r24, Z
    1992:	8f 77       	andi	r24, 0x7F	; 127
    1994:	8c 93       	st	X, r24
			ircomm_data <<= 1; // Next Bit!
    1996:	80 91 df 01 	lds	r24, 0x01DF
    199a:	90 91 e0 01 	lds	r25, 0x01E0
    199e:	88 0f       	add	r24, r24
    19a0:	99 1f       	adc	r25, r25
    19a2:	90 93 e0 01 	sts	0x01E0, r25
    19a6:	80 93 df 01 	sts	0x01DF, r24
			ircomm_pulse = 120;
    19aa:	88 e7       	ldi	r24, 0x78	; 120
    19ac:	80 93 7c 01 	sts	0x017C, r24
			ircomm_send--;
    19b0:	80 91 a6 01 	lds	r24, 0x01A6
    19b4:	81 50       	subi	r24, 0x01	; 1
    19b6:	80 93 a6 01 	sts	0x01A6, r24
    19ba:	36 c0       	rjmp	.+108    	; 0x1a28 <__vector_4+0x14e>
		}
		else 
			PORTD &= ~(1<<PIND7); // no more pulses - IR LEDs off!
    19bc:	a2 e3       	ldi	r26, 0x32	; 50
    19be:	b0 e0       	ldi	r27, 0x00	; 0
    19c0:	e2 e3       	ldi	r30, 0x32	; 50
    19c2:	f0 e0       	ldi	r31, 0x00	; 0
    19c4:	80 81       	ld	r24, Z
    19c6:	8f 77       	andi	r24, 0x7F	; 127
    19c8:	8c 93       	st	X, r24
    19ca:	2e c0       	rjmp	.+92     	; 0x1a28 <__vector_4+0x14e>
	}
	else if(acs_pulse) { // Send ACS IR pulses?
    19cc:	80 91 aa 01 	lds	r24, 0x01AA
    19d0:	88 23       	and	r24, r24
    19d2:	e1 f0       	breq	.+56     	; 0x1a0c <__vector_4+0x132>
		if(sysStatACS.channel == ACS_CHANNEL_LEFT) // which channel?
    19d4:	80 91 a5 01 	lds	r24, 0x01A5
    19d8:	81 70       	andi	r24, 0x01	; 1
    19da:	88 23       	and	r24, r24
    19dc:	49 f4       	brne	.+18     	; 0x19f0 <__vector_4+0x116>
			PORTB ^= ACS_L; 
    19de:	a8 e3       	ldi	r26, 0x38	; 56
    19e0:	b0 e0       	ldi	r27, 0x00	; 0
    19e2:	e8 e3       	ldi	r30, 0x38	; 56
    19e4:	f0 e0       	ldi	r31, 0x00	; 0
    19e6:	90 81       	ld	r25, Z
    19e8:	80 e4       	ldi	r24, 0x40	; 64
    19ea:	89 27       	eor	r24, r25
    19ec:	8c 93       	st	X, r24
    19ee:	08 c0       	rjmp	.+16     	; 0x1a00 <__vector_4+0x126>
		else 			
			PORTC ^= ACS_R; 
    19f0:	a5 e3       	ldi	r26, 0x35	; 53
    19f2:	b0 e0       	ldi	r27, 0x00	; 0
    19f4:	e5 e3       	ldi	r30, 0x35	; 53
    19f6:	f0 e0       	ldi	r31, 0x00	; 0
    19f8:	90 81       	ld	r25, Z
    19fa:	80 e8       	ldi	r24, 0x80	; 128
    19fc:	89 27       	eor	r24, r25
    19fe:	8c 93       	st	X, r24
		acs_pulse--;
    1a00:	80 91 aa 01 	lds	r24, 0x01AA
    1a04:	81 50       	subi	r24, 0x01	; 1
    1a06:	80 93 aa 01 	sts	0x01AA, r24
    1a0a:	0e c0       	rjmp	.+28     	; 0x1a28 <__vector_4+0x14e>
	}
	else { // no more pulses - IR LEDs off!
		PORTB |= ACS_L;
    1a0c:	a8 e3       	ldi	r26, 0x38	; 56
    1a0e:	b0 e0       	ldi	r27, 0x00	; 0
    1a10:	e8 e3       	ldi	r30, 0x38	; 56
    1a12:	f0 e0       	ldi	r31, 0x00	; 0
    1a14:	80 81       	ld	r24, Z
    1a16:	80 64       	ori	r24, 0x40	; 64
    1a18:	8c 93       	st	X, r24
		PORTC |= ACS_R;
    1a1a:	a5 e3       	ldi	r26, 0x35	; 53
    1a1c:	b0 e0       	ldi	r27, 0x00	; 0
    1a1e:	e5 e3       	ldi	r30, 0x35	; 53
    1a20:	f0 e0       	ldi	r31, 0x00	; 0
    1a22:	80 81       	ld	r24, Z
    1a24:	80 68       	ori	r24, 0x80	; 128
    1a26:	8c 93       	st	X, r24
	}
}
    1a28:	cf 91       	pop	r28
    1a2a:	df 91       	pop	r29
    1a2c:	ff 91       	pop	r31
    1a2e:	ef 91       	pop	r30
    1a30:	bf 91       	pop	r27
    1a32:	af 91       	pop	r26
    1a34:	9f 91       	pop	r25
    1a36:	8f 91       	pop	r24
    1a38:	0f 90       	pop	r0
    1a3a:	0f be       	out	0x3f, r0	; 63
    1a3c:	0f 90       	pop	r0
    1a3e:	1f 90       	pop	r1
    1a40:	18 95       	reti

00001a42 <__vector_3>:
/**
 * External Interrupt 2 ISR (ACS)
 * Detects ACS Events.
 */
ISR (INT2_vect)
{
    1a42:	1f 92       	push	r1
    1a44:	0f 92       	push	r0
    1a46:	0f b6       	in	r0, 0x3f	; 63
    1a48:	0f 92       	push	r0
    1a4a:	11 24       	eor	r1, r1
    1a4c:	8f 93       	push	r24
    1a4e:	9f 93       	push	r25
    1a50:	ef 93       	push	r30
    1a52:	ff 93       	push	r31
    1a54:	df 93       	push	r29
    1a56:	cf 93       	push	r28
    1a58:	0f 92       	push	r0
    1a5a:	cd b7       	in	r28, 0x3d	; 61
    1a5c:	de b7       	in	r29, 0x3e	; 62
	if(acs_state == ACS_STATE_WAIT_LEFT || acs_state == ACS_STATE_WAIT_RIGHT)
    1a5e:	80 91 66 00 	lds	r24, 0x0066
    1a62:	83 30       	cpi	r24, 0x03	; 3
    1a64:	21 f0       	breq	.+8      	; 0x1a6e <__vector_3+0x2c>
    1a66:	80 91 66 00 	lds	r24, 0x0066
    1a6a:	86 30       	cpi	r24, 0x06	; 6
    1a6c:	c1 f4       	brne	.+48     	; 0x1a9e <__vector_3+0x5c>
		if(!sysStatACS.detect_rc5 && sysStatACS.acs_go && !(PINB & ACS))
    1a6e:	80 91 a5 01 	lds	r24, 0x01A5
    1a72:	80 71       	andi	r24, 0x10	; 16
    1a74:	88 23       	and	r24, r24
    1a76:	99 f4       	brne	.+38     	; 0x1a9e <__vector_3+0x5c>
    1a78:	80 91 a5 01 	lds	r24, 0x01A5
    1a7c:	80 72       	andi	r24, 0x20	; 32
    1a7e:	88 23       	and	r24, r24
    1a80:	71 f0       	breq	.+28     	; 0x1a9e <__vector_3+0x5c>
    1a82:	e6 e3       	ldi	r30, 0x36	; 54
    1a84:	f0 e0       	ldi	r31, 0x00	; 0
    1a86:	80 81       	ld	r24, Z
    1a88:	88 2f       	mov	r24, r24
    1a8a:	90 e0       	ldi	r25, 0x00	; 0
    1a8c:	84 70       	andi	r24, 0x04	; 4
    1a8e:	90 70       	andi	r25, 0x00	; 0
    1a90:	00 97       	sbiw	r24, 0x00	; 0
    1a92:	29 f4       	brne	.+10     	; 0x1a9e <__vector_3+0x5c>
			acs_event_counter++;
    1a94:	80 91 fa 01 	lds	r24, 0x01FA
    1a98:	8f 5f       	subi	r24, 0xFF	; 255
    1a9a:	80 93 fa 01 	sts	0x01FA, r24
	sysStatACS.pin = (PINB & ACS);
    1a9e:	e6 e3       	ldi	r30, 0x36	; 54
    1aa0:	f0 e0       	ldi	r31, 0x00	; 0
    1aa2:	80 81       	ld	r24, Z
    1aa4:	80 91 a5 01 	lds	r24, 0x01A5
    1aa8:	8d 7f       	andi	r24, 0xFD	; 253
    1aaa:	80 93 a5 01 	sts	0x01A5, r24
}
    1aae:	0f 90       	pop	r0
    1ab0:	cf 91       	pop	r28
    1ab2:	df 91       	pop	r29
    1ab4:	ff 91       	pop	r31
    1ab6:	ef 91       	pop	r30
    1ab8:	9f 91       	pop	r25
    1aba:	8f 91       	pop	r24
    1abc:	0f 90       	pop	r0
    1abe:	0f be       	out	0x3f, r0	; 63
    1ac0:	0f 90       	pop	r0
    1ac2:	1f 90       	pop	r1
    1ac4:	18 95       	reti

00001ac6 <IRCOMM_RC5dataReady_DUMMY>:

// -------------------------------
// RC5 Data reception Handler:

void IRCOMM_RC5dataReady_DUMMY(RC5data_t rc5data){}
    1ac6:	df 93       	push	r29
    1ac8:	cf 93       	push	r28
    1aca:	00 d0       	rcall	.+0      	; 0x1acc <IRCOMM_RC5dataReady_DUMMY+0x6>
    1acc:	cd b7       	in	r28, 0x3d	; 61
    1ace:	de b7       	in	r29, 0x3e	; 62
    1ad0:	9a 83       	std	Y+2, r25	; 0x02
    1ad2:	89 83       	std	Y+1, r24	; 0x01
    1ad4:	0f 90       	pop	r0
    1ad6:	0f 90       	pop	r0
    1ad8:	cf 91       	pop	r28
    1ada:	df 91       	pop	r29
    1adc:	08 95       	ret

00001ade <IRCOMM_setRC5DataReadyHandler>:
 * With this setup, the function receiveRC5Data would be called everytime
 * the IRCOMM receives a RC5 Data packet.
 * 
 */
void IRCOMM_setRC5DataReadyHandler(void (*rc5Handler)(RC5data_t rc5data)) 
{
    1ade:	df 93       	push	r29
    1ae0:	cf 93       	push	r28
    1ae2:	00 d0       	rcall	.+0      	; 0x1ae4 <IRCOMM_setRC5DataReadyHandler+0x6>
    1ae4:	cd b7       	in	r28, 0x3d	; 61
    1ae6:	de b7       	in	r29, 0x3e	; 62
    1ae8:	9a 83       	std	Y+2, r25	; 0x02
    1aea:	89 83       	std	Y+1, r24	; 0x01
	IRCOMM_RC5dataReadyHandler = rc5Handler;
    1aec:	89 81       	ldd	r24, Y+1	; 0x01
    1aee:	9a 81       	ldd	r25, Y+2	; 0x02
    1af0:	90 93 68 00 	sts	0x0068, r25
    1af4:	80 93 67 00 	sts	0x0067, r24
}
    1af8:	0f 90       	pop	r0
    1afa:	0f 90       	pop	r0
    1afc:	cf 91       	pop	r28
    1afe:	df 91       	pop	r29
    1b00:	08 95       	ret

00001b02 <ACS_stateChanged_DUMMY>:


// -------------------------------
// ACS State changed handler:

void ACS_stateChanged_DUMMY(void){}
    1b02:	df 93       	push	r29
    1b04:	cf 93       	push	r28
    1b06:	cd b7       	in	r28, 0x3d	; 61
    1b08:	de b7       	in	r29, 0x3e	; 62
    1b0a:	cf 91       	pop	r28
    1b0c:	df 91       	pop	r29
    1b0e:	08 95       	ret

00001b10 <ACS_setStateChangedHandler>:
 * has different status - e.g. if it suddenly detects and obstacle
 * OR if the obstacle moves out of the line of sight and ACS
 * reports "Way is free" again.
 */
void ACS_setStateChangedHandler(void (*acsHandler)(void)) 
{
    1b10:	df 93       	push	r29
    1b12:	cf 93       	push	r28
    1b14:	00 d0       	rcall	.+0      	; 0x1b16 <ACS_setStateChangedHandler+0x6>
    1b16:	cd b7       	in	r28, 0x3d	; 61
    1b18:	de b7       	in	r29, 0x3e	; 62
    1b1a:	9a 83       	std	Y+2, r25	; 0x02
    1b1c:	89 83       	std	Y+1, r24	; 0x01
	ACS_stateChangedHandler = acsHandler;
    1b1e:	89 81       	ldd	r24, Y+1	; 0x01
    1b20:	9a 81       	ldd	r25, Y+2	; 0x02
    1b22:	90 93 6a 00 	sts	0x006A, r25
    1b26:	80 93 69 00 	sts	0x0069, r24
}
    1b2a:	0f 90       	pop	r0
    1b2c:	0f 90       	pop	r0
    1b2e:	cf 91       	pop	r28
    1b30:	df 91       	pop	r29
    1b32:	08 95       	ret

00001b34 <task_ACS>:
 *
 */
 

void task_ACS(void)
{
    1b34:	df 93       	push	r29
    1b36:	cf 93       	push	r28
    1b38:	cd b7       	in	r28, 0x3d	; 61
    1b3a:	de b7       	in	r29, 0x3e	; 62
    1b3c:	2e 97       	sbiw	r28, 0x0e	; 14
    1b3e:	0f b6       	in	r0, 0x3f	; 63
    1b40:	f8 94       	cli
    1b42:	de bf       	out	0x3e, r29	; 62
    1b44:	0f be       	out	0x3f, r0	; 63
    1b46:	cd bf       	out	0x3d, r28	; 61
 	static uint8_t acs_counter;
	static uint16_t acs_detect_timeout;
	if(acs_timer >= ACS_UPDATE_INTERVAL) { 
    1b48:	80 91 bd 01 	lds	r24, 0x01BD
    1b4c:	90 91 be 01 	lds	r25, 0x01BE
    1b50:	82 30       	cpi	r24, 0x02	; 2
    1b52:	91 05       	cpc	r25, r1
    1b54:	08 f4       	brcc	.+2      	; 0x1b58 <task_ACS+0x24>
    1b56:	4d c2       	rjmp	.+1178   	; 0x1ff2 <task_ACS+0x4be>
		if(!sysStatACS.detect_rc5) {    // Any RC5 reception detected?
    1b58:	80 91 a5 01 	lds	r24, 0x01A5
    1b5c:	80 71       	andi	r24, 0x10	; 16
    1b5e:	88 23       	and	r24, r24
    1b60:	09 f0       	breq	.+2      	; 0x1b64 <task_ACS+0x30>
    1b62:	24 c2       	rjmp	.+1096   	; 0x1fac <task_ACS+0x478>
			switch(acs_state) {       // No - perform IR Transmission and ACS tasks...
    1b64:	80 91 66 00 	lds	r24, 0x0066
    1b68:	28 2f       	mov	r18, r24
    1b6a:	30 e0       	ldi	r19, 0x00	; 0
    1b6c:	3e 87       	std	Y+14, r19	; 0x0e
    1b6e:	2d 87       	std	Y+13, r18	; 0x0d
    1b70:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b72:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b74:	82 30       	cpi	r24, 0x02	; 2
    1b76:	91 05       	cpc	r25, r1
    1b78:	09 f4       	brne	.+2      	; 0x1b7c <task_ACS+0x48>
    1b7a:	b9 c0       	rjmp	.+370    	; 0x1cee <task_ACS+0x1ba>
    1b7c:	2d 85       	ldd	r18, Y+13	; 0x0d
    1b7e:	3e 85       	ldd	r19, Y+14	; 0x0e
    1b80:	23 30       	cpi	r18, 0x03	; 3
    1b82:	31 05       	cpc	r19, r1
    1b84:	54 f4       	brge	.+20     	; 0x1b9a <task_ACS+0x66>
    1b86:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b88:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b8a:	00 97       	sbiw	r24, 0x00	; 0
    1b8c:	c9 f0       	breq	.+50     	; 0x1bc0 <task_ACS+0x8c>
    1b8e:	2d 85       	ldd	r18, Y+13	; 0x0d
    1b90:	3e 85       	ldd	r19, Y+14	; 0x0e
    1b92:	21 30       	cpi	r18, 0x01	; 1
    1b94:	31 05       	cpc	r19, r1
    1b96:	89 f1       	breq	.+98     	; 0x1bfa <task_ACS+0xc6>
    1b98:	0f c2       	rjmp	.+1054   	; 0x1fb8 <task_ACS+0x484>
    1b9a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b9c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b9e:	85 30       	cpi	r24, 0x05	; 5
    1ba0:	91 05       	cpc	r25, r1
    1ba2:	09 f4       	brne	.+2      	; 0x1ba6 <task_ACS+0x72>
    1ba4:	54 c1       	rjmp	.+680    	; 0x1e4e <task_ACS+0x31a>
    1ba6:	2d 85       	ldd	r18, Y+13	; 0x0d
    1ba8:	3e 85       	ldd	r19, Y+14	; 0x0e
    1baa:	26 30       	cpi	r18, 0x06	; 6
    1bac:	31 05       	cpc	r19, r1
    1bae:	09 f4       	brne	.+2      	; 0x1bb2 <task_ACS+0x7e>
    1bb0:	83 c1       	rjmp	.+774    	; 0x1eb8 <task_ACS+0x384>
    1bb2:	8d 85       	ldd	r24, Y+13	; 0x0d
    1bb4:	9e 85       	ldd	r25, Y+14	; 0x0e
    1bb6:	83 30       	cpi	r24, 0x03	; 3
    1bb8:	91 05       	cpc	r25, r1
    1bba:	09 f4       	brne	.+2      	; 0x1bbe <task_ACS+0x8a>
    1bbc:	cd c0       	rjmp	.+410    	; 0x1d58 <task_ACS+0x224>
    1bbe:	fc c1       	rjmp	.+1016   	; 0x1fb8 <task_ACS+0x484>
				case ACS_STATE_IDLE: // Disable Timer2 interrupt to save processing time:
					TIMSK &= ~(1 << OCIE2);
    1bc0:	a9 e5       	ldi	r26, 0x59	; 89
    1bc2:	b0 e0       	ldi	r27, 0x00	; 0
    1bc4:	e9 e5       	ldi	r30, 0x59	; 89
    1bc6:	f0 e0       	ldi	r31, 0x00	; 0
    1bc8:	80 81       	ld	r24, Z
    1bca:	8f 77       	andi	r24, 0x7F	; 127
    1bcc:	8c 93       	st	X, r24
					IRCOMM_OFF();
    1bce:	a2 e3       	ldi	r26, 0x32	; 50
    1bd0:	b0 e0       	ldi	r27, 0x00	; 0
    1bd2:	e2 e3       	ldi	r30, 0x32	; 50
    1bd4:	f0 e0       	ldi	r31, 0x00	; 0
    1bd6:	80 81       	ld	r24, Z
    1bd8:	8f 77       	andi	r24, 0x7F	; 127
    1bda:	8c 93       	st	X, r24
					PORTB |= ACS_L;
    1bdc:	a8 e3       	ldi	r26, 0x38	; 56
    1bde:	b0 e0       	ldi	r27, 0x00	; 0
    1be0:	e8 e3       	ldi	r30, 0x38	; 56
    1be2:	f0 e0       	ldi	r31, 0x00	; 0
    1be4:	80 81       	ld	r24, Z
    1be6:	80 64       	ori	r24, 0x40	; 64
    1be8:	8c 93       	st	X, r24
					PORTC |= ACS_R;
    1bea:	a5 e3       	ldi	r26, 0x35	; 53
    1bec:	b0 e0       	ldi	r27, 0x00	; 0
    1bee:	e5 e3       	ldi	r30, 0x35	; 53
    1bf0:	f0 e0       	ldi	r31, 0x00	; 0
    1bf2:	80 81       	ld	r24, Z
    1bf4:	80 68       	ori	r24, 0x80	; 128
    1bf6:	8c 93       	st	X, r24
    1bf8:	df c1       	rjmp	.+958    	; 0x1fb8 <task_ACS+0x484>
				break;
				case ACS_STATE_IRCOMM_DELAY: // Check for IRCOMM transmit data:
					if(!ircomm_send) {  // Transmission finished?
    1bfa:	80 91 a6 01 	lds	r24, 0x01A6
    1bfe:	88 23       	and	r24, r24
    1c00:	09 f0       	breq	.+2      	; 0x1c04 <task_ACS+0xd0>
    1c02:	4d c0       	rjmp	.+154    	; 0x1c9e <task_ACS+0x16a>
						if(sysStatACS.ircomm_transmit) { // New transmission?
    1c04:	80 91 a5 01 	lds	r24, 0x01A5
    1c08:	80 74       	andi	r24, 0x40	; 64
    1c0a:	88 23       	and	r24, r24
    1c0c:	c1 f0       	breq	.+48     	; 0x1c3e <task_ACS+0x10a>
							ircomm_data = ircomm_data_tmp;
    1c0e:	80 91 c5 01 	lds	r24, 0x01C5
    1c12:	90 91 c6 01 	lds	r25, 0x01C6
    1c16:	90 93 e0 01 	sts	0x01E0, r25
    1c1a:	80 93 df 01 	sts	0x01DF, r24
							ircomm_send = 14;
    1c1e:	8e e0       	ldi	r24, 0x0E	; 14
    1c20:	80 93 a6 01 	sts	0x01A6, r24
							sysStatACS.ircomm_transmit = false;
    1c24:	80 91 a5 01 	lds	r24, 0x01A5
    1c28:	8f 7b       	andi	r24, 0xBF	; 191
    1c2a:	80 93 a5 01 	sts	0x01A5, r24
							TIMSK |= (1 << OCIE2);
    1c2e:	a9 e5       	ldi	r26, 0x59	; 89
    1c30:	b0 e0       	ldi	r27, 0x00	; 0
    1c32:	e9 e5       	ldi	r30, 0x59	; 89
    1c34:	f0 e0       	ldi	r31, 0x00	; 0
    1c36:	80 81       	ld	r24, Z
    1c38:	80 68       	ori	r24, 0x80	; 128
    1c3a:	8c 93       	st	X, r24
    1c3c:	1c c0       	rjmp	.+56     	; 0x1c76 <task_ACS+0x142>
						}
						else {
							TIMSK &= ~(1 << OCIE2);
    1c3e:	a9 e5       	ldi	r26, 0x59	; 89
    1c40:	b0 e0       	ldi	r27, 0x00	; 0
    1c42:	e9 e5       	ldi	r30, 0x59	; 89
    1c44:	f0 e0       	ldi	r31, 0x00	; 0
    1c46:	80 81       	ld	r24, Z
    1c48:	8f 77       	andi	r24, 0x7F	; 127
    1c4a:	8c 93       	st	X, r24
							IRCOMM_OFF();
    1c4c:	a2 e3       	ldi	r26, 0x32	; 50
    1c4e:	b0 e0       	ldi	r27, 0x00	; 0
    1c50:	e2 e3       	ldi	r30, 0x32	; 50
    1c52:	f0 e0       	ldi	r31, 0x00	; 0
    1c54:	80 81       	ld	r24, Z
    1c56:	8f 77       	andi	r24, 0x7F	; 127
    1c58:	8c 93       	st	X, r24
							PORTB |= ACS_L;
    1c5a:	a8 e3       	ldi	r26, 0x38	; 56
    1c5c:	b0 e0       	ldi	r27, 0x00	; 0
    1c5e:	e8 e3       	ldi	r30, 0x38	; 56
    1c60:	f0 e0       	ldi	r31, 0x00	; 0
    1c62:	80 81       	ld	r24, Z
    1c64:	80 64       	ori	r24, 0x40	; 64
    1c66:	8c 93       	st	X, r24
							PORTC |= ACS_R;
    1c68:	a5 e3       	ldi	r26, 0x35	; 53
    1c6a:	b0 e0       	ldi	r27, 0x00	; 0
    1c6c:	e5 e3       	ldi	r30, 0x35	; 53
    1c6e:	f0 e0       	ldi	r31, 0x00	; 0
    1c70:	80 81       	ld	r24, Z
    1c72:	80 68       	ori	r24, 0x80	; 128
    1c74:	8c 93       	st	X, r24
						}
						if(acs_counter++ >= ACS_IRCOMM_WAIT_TIME) // Delay 
    1c76:	90 91 81 01 	lds	r25, 0x0181
    1c7a:	9c 87       	std	Y+12, r25	; 0x0c
    1c7c:	1b 86       	std	Y+11, r1	; 0x0b
    1c7e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1c80:	24 31       	cpi	r18, 0x14	; 20
    1c82:	10 f0       	brcs	.+4      	; 0x1c88 <task_ACS+0x154>
    1c84:	31 e0       	ldi	r19, 0x01	; 1
    1c86:	3b 87       	std	Y+11, r19	; 0x0b
    1c88:	8c 85       	ldd	r24, Y+12	; 0x0c
    1c8a:	8f 5f       	subi	r24, 0xFF	; 255
    1c8c:	80 93 81 01 	sts	0x0181, r24
    1c90:	8b 85       	ldd	r24, Y+11	; 0x0b
    1c92:	88 23       	and	r24, r24
    1c94:	59 f0       	breq	.+22     	; 0x1cac <task_ACS+0x178>
							acs_state=ACS_STATE_SEND_LEFT;
    1c96:	82 e0       	ldi	r24, 0x02	; 2
    1c98:	80 93 66 00 	sts	0x0066, r24
    1c9c:	07 c0       	rjmp	.+14     	; 0x1cac <task_ACS+0x178>
					}
					else
						TIMSK |= (1 << OCIE2);
    1c9e:	a9 e5       	ldi	r26, 0x59	; 89
    1ca0:	b0 e0       	ldi	r27, 0x00	; 0
    1ca2:	e9 e5       	ldi	r30, 0x59	; 89
    1ca4:	f0 e0       	ldi	r31, 0x00	; 0
    1ca6:	80 81       	ld	r24, Z
    1ca8:	80 68       	ori	r24, 0x80	; 128
    1caa:	8c 93       	st	X, r24
					if(sysStatACS.rc5_data_received) { // RC5 data received? 
    1cac:	80 91 a5 01 	lds	r24, 0x01A5
    1cb0:	88 70       	andi	r24, 0x08	; 8
    1cb2:	88 23       	and	r24, r24
    1cb4:	09 f4       	brne	.+2      	; 0x1cb8 <task_ACS+0x184>
    1cb6:	80 c1       	rjmp	.+768    	; 0x1fb8 <task_ACS+0x484>
						IRCOMM_RC5dataReadyHandler(IRCOMM_RC5_data_ok); // Call handler
    1cb8:	e0 91 67 00 	lds	r30, 0x0067
    1cbc:	f0 91 68 00 	lds	r31, 0x0068
    1cc0:	80 91 fe 01 	lds	r24, 0x01FE
    1cc4:	90 91 ff 01 	lds	r25, 0x01FF
    1cc8:	09 95       	icall
						IRCOMM_RC5_data	= IRCOMM_RC5_data_ok;
    1cca:	80 91 fe 01 	lds	r24, 0x01FE
    1cce:	90 91 ff 01 	lds	r25, 0x01FF
    1cd2:	90 93 ae 01 	sts	0x01AE, r25
    1cd6:	80 93 ad 01 	sts	0x01AD, r24
						IRCOMM_RC5_data_ok.data = 0;
    1cda:	10 92 ff 01 	sts	0x01FF, r1
    1cde:	10 92 fe 01 	sts	0x01FE, r1
						sysStatACS.rc5_data_received = false;
    1ce2:	80 91 a5 01 	lds	r24, 0x01A5
    1ce6:	87 7f       	andi	r24, 0xF7	; 247
    1ce8:	80 93 a5 01 	sts	0x01A5, r24
    1cec:	65 c1       	rjmp	.+714    	; 0x1fb8 <task_ACS+0x484>
					}
				break;
				case ACS_STATE_SEND_LEFT:  // Prepare left channel:
					TIMSK &= ~(1 << OCIE2);
    1cee:	a9 e5       	ldi	r26, 0x59	; 89
    1cf0:	b0 e0       	ldi	r27, 0x00	; 0
    1cf2:	e9 e5       	ldi	r30, 0x59	; 89
    1cf4:	f0 e0       	ldi	r31, 0x00	; 0
    1cf6:	80 81       	ld	r24, Z
    1cf8:	8f 77       	andi	r24, 0x7F	; 127
    1cfa:	8c 93       	st	X, r24
					IRCOMM_OFF();
    1cfc:	a2 e3       	ldi	r26, 0x32	; 50
    1cfe:	b0 e0       	ldi	r27, 0x00	; 0
    1d00:	e2 e3       	ldi	r30, 0x32	; 50
    1d02:	f0 e0       	ldi	r31, 0x00	; 0
    1d04:	80 81       	ld	r24, Z
    1d06:	8f 77       	andi	r24, 0x7F	; 127
    1d08:	8c 93       	st	X, r24
					PORTB |= ACS_L;
    1d0a:	a8 e3       	ldi	r26, 0x38	; 56
    1d0c:	b0 e0       	ldi	r27, 0x00	; 0
    1d0e:	e8 e3       	ldi	r30, 0x38	; 56
    1d10:	f0 e0       	ldi	r31, 0x00	; 0
    1d12:	80 81       	ld	r24, Z
    1d14:	80 64       	ori	r24, 0x40	; 64
    1d16:	8c 93       	st	X, r24
					PORTC |= ACS_R;
    1d18:	a5 e3       	ldi	r26, 0x35	; 53
    1d1a:	b0 e0       	ldi	r27, 0x00	; 0
    1d1c:	e5 e3       	ldi	r30, 0x35	; 53
    1d1e:	f0 e0       	ldi	r31, 0x00	; 0
    1d20:	80 81       	ld	r24, Z
    1d22:	80 68       	ori	r24, 0x80	; 128
    1d24:	8c 93       	st	X, r24
					acs_pulse = 0;
    1d26:	10 92 aa 01 	sts	0x01AA, r1
					acs_event_counter = 0;
    1d2a:	10 92 fa 01 	sts	0x01FA, r1
					acs_detect_timeout = 0;
    1d2e:	10 92 80 01 	sts	0x0180, r1
    1d32:	10 92 7f 01 	sts	0x017F, r1
					sysStatACS.channel = ACS_CHANNEL_LEFT;
    1d36:	80 91 a5 01 	lds	r24, 0x01A5
    1d3a:	8e 7f       	andi	r24, 0xFE	; 254
    1d3c:	80 93 a5 01 	sts	0x01A5, r24
					sysStatACS.acs_go = true;
    1d40:	80 91 a5 01 	lds	r24, 0x01A5
    1d44:	80 62       	ori	r24, 0x20	; 32
    1d46:	80 93 a5 01 	sts	0x01A5, r24
					acs_counter = 3; 
    1d4a:	83 e0       	ldi	r24, 0x03	; 3
    1d4c:	80 93 81 01 	sts	0x0181, r24
					acs_state = ACS_STATE_WAIT_LEFT;
    1d50:	83 e0       	ldi	r24, 0x03	; 3
    1d52:	80 93 66 00 	sts	0x0066, r24
    1d56:	30 c1       	rjmp	.+608    	; 0x1fb8 <task_ACS+0x484>
				break;
				case ACS_STATE_WAIT_LEFT: // Wait for reception of IR pulses from Left channel
					if(!acs_pulse && acs_counter++ > 2) { 
    1d58:	80 91 aa 01 	lds	r24, 0x01AA
    1d5c:	88 23       	and	r24, r24
    1d5e:	e1 f4       	brne	.+56     	; 0x1d98 <task_ACS+0x264>
    1d60:	90 91 81 01 	lds	r25, 0x0181
    1d64:	9a 87       	std	Y+10, r25	; 0x0a
    1d66:	19 86       	std	Y+9, r1	; 0x09
    1d68:	2a 85       	ldd	r18, Y+10	; 0x0a
    1d6a:	23 30       	cpi	r18, 0x03	; 3
    1d6c:	10 f0       	brcs	.+4      	; 0x1d72 <task_ACS+0x23e>
    1d6e:	31 e0       	ldi	r19, 0x01	; 1
    1d70:	39 87       	std	Y+9, r19	; 0x09
    1d72:	8a 85       	ldd	r24, Y+10	; 0x0a
    1d74:	8f 5f       	subi	r24, 0xFF	; 255
    1d76:	80 93 81 01 	sts	0x0181, r24
    1d7a:	89 85       	ldd	r24, Y+9	; 0x09
    1d7c:	88 23       	and	r24, r24
    1d7e:	61 f0       	breq	.+24     	; 0x1d98 <task_ACS+0x264>
						TIMSK |= (1 << OCIE2); 
    1d80:	a9 e5       	ldi	r26, 0x59	; 89
    1d82:	b0 e0       	ldi	r27, 0x00	; 0
    1d84:	e9 e5       	ldi	r30, 0x59	; 89
    1d86:	f0 e0       	ldi	r31, 0x00	; 0
    1d88:	80 81       	ld	r24, Z
    1d8a:	80 68       	ori	r24, 0x80	; 128
    1d8c:	8c 93       	st	X, r24
						acs_pulse = ACS_SEND_PULSES_LEFT;  // Send pulses! 
    1d8e:	88 e2       	ldi	r24, 0x28	; 40
    1d90:	80 93 aa 01 	sts	0x01AA, r24
						acs_counter = 0;
    1d94:	10 92 81 01 	sts	0x0181, r1
					}
					if(obstacle_left && acs_event_counter >= ACS_REC_PULSES_LEFT_THRESHOLD) {
    1d98:	80 91 db 01 	lds	r24, 0x01DB
    1d9c:	88 23       	and	r24, r24
    1d9e:	69 f0       	breq	.+26     	; 0x1dba <task_ACS+0x286>
    1da0:	80 91 fa 01 	lds	r24, 0x01FA
    1da4:	82 30       	cpi	r24, 0x02	; 2
    1da6:	48 f0       	brcs	.+18     	; 0x1dba <task_ACS+0x286>
						acs_event_counter = 0;
    1da8:	10 92 fa 01 	sts	0x01FA, r1
						obstacle_left = true;
    1dac:	81 e0       	ldi	r24, 0x01	; 1
    1dae:	80 93 db 01 	sts	0x01DB, r24
						acs_state = ACS_STATE_SEND_RIGHT;
    1db2:	85 e0       	ldi	r24, 0x05	; 5
    1db4:	80 93 66 00 	sts	0x0066, r24
    1db8:	ff c0       	rjmp	.+510    	; 0x1fb8 <task_ACS+0x484>
					}
					else if(acs_event_counter >= ACS_REC_PULSES_LEFT) { // receive min. ACS_REC_PULSES_LEFT pulses  
    1dba:	80 91 fa 01 	lds	r24, 0x01FA
    1dbe:	86 30       	cpi	r24, 0x06	; 6
    1dc0:	48 f0       	brcs	.+18     	; 0x1dd4 <task_ACS+0x2a0>
						acs_event_counter = 0;
    1dc2:	10 92 fa 01 	sts	0x01FA, r1
						obstacle_left = true;
    1dc6:	81 e0       	ldi	r24, 0x01	; 1
    1dc8:	80 93 db 01 	sts	0x01DB, r24
						acs_state = ACS_STATE_SEND_RIGHT;
    1dcc:	85 e0       	ldi	r24, 0x05	; 5
    1dce:	80 93 66 00 	sts	0x0066, r24
    1dd2:	f2 c0       	rjmp	.+484    	; 0x1fb8 <task_ACS+0x484>
					}
					else if(acs_detect_timeout++ >= ACS_TIMEOUT_LEFT) { // Timeout?
    1dd4:	20 91 7f 01 	lds	r18, 0x017F
    1dd8:	30 91 80 01 	lds	r19, 0x0180
    1ddc:	38 87       	std	Y+8, r19	; 0x08
    1dde:	2f 83       	std	Y+7, r18	; 0x07
    1de0:	1e 82       	std	Y+6, r1	; 0x06
    1de2:	8f 81       	ldd	r24, Y+7	; 0x07
    1de4:	98 85       	ldd	r25, Y+8	; 0x08
    1de6:	8e 30       	cpi	r24, 0x0E	; 14
    1de8:	91 05       	cpc	r25, r1
    1dea:	10 f0       	brcs	.+4      	; 0x1df0 <task_ACS+0x2bc>
    1dec:	91 e0       	ldi	r25, 0x01	; 1
    1dee:	9e 83       	std	Y+6, r25	; 0x06
    1df0:	8f 81       	ldd	r24, Y+7	; 0x07
    1df2:	98 85       	ldd	r25, Y+8	; 0x08
    1df4:	01 96       	adiw	r24, 0x01	; 1
    1df6:	90 93 80 01 	sts	0x0180, r25
    1dfa:	80 93 7f 01 	sts	0x017F, r24
    1dfe:	2e 81       	ldd	r18, Y+6	; 0x06
    1e00:	22 23       	and	r18, r18
    1e02:	09 f4       	brne	.+2      	; 0x1e06 <task_ACS+0x2d2>
    1e04:	d9 c0       	rjmp	.+434    	; 0x1fb8 <task_ACS+0x484>
						obstacle_left = false;
    1e06:	10 92 db 01 	sts	0x01DB, r1
						acs_state = ACS_STATE_SEND_RIGHT;
    1e0a:	85 e0       	ldi	r24, 0x05	; 5
    1e0c:	80 93 66 00 	sts	0x0066, r24
						TIMSK &= ~(1 << OCIE2);
    1e10:	a9 e5       	ldi	r26, 0x59	; 89
    1e12:	b0 e0       	ldi	r27, 0x00	; 0
    1e14:	e9 e5       	ldi	r30, 0x59	; 89
    1e16:	f0 e0       	ldi	r31, 0x00	; 0
    1e18:	80 81       	ld	r24, Z
    1e1a:	8f 77       	andi	r24, 0x7F	; 127
    1e1c:	8c 93       	st	X, r24
						IRCOMM_OFF();
    1e1e:	a2 e3       	ldi	r26, 0x32	; 50
    1e20:	b0 e0       	ldi	r27, 0x00	; 0
    1e22:	e2 e3       	ldi	r30, 0x32	; 50
    1e24:	f0 e0       	ldi	r31, 0x00	; 0
    1e26:	80 81       	ld	r24, Z
    1e28:	8f 77       	andi	r24, 0x7F	; 127
    1e2a:	8c 93       	st	X, r24
						PORTB |= ACS_L;
    1e2c:	a8 e3       	ldi	r26, 0x38	; 56
    1e2e:	b0 e0       	ldi	r27, 0x00	; 0
    1e30:	e8 e3       	ldi	r30, 0x38	; 56
    1e32:	f0 e0       	ldi	r31, 0x00	; 0
    1e34:	80 81       	ld	r24, Z
    1e36:	80 64       	ori	r24, 0x40	; 64
    1e38:	8c 93       	st	X, r24
						PORTC |= ACS_R;
    1e3a:	a5 e3       	ldi	r26, 0x35	; 53
    1e3c:	b0 e0       	ldi	r27, 0x00	; 0
    1e3e:	e5 e3       	ldi	r30, 0x35	; 53
    1e40:	f0 e0       	ldi	r31, 0x00	; 0
    1e42:	80 81       	ld	r24, Z
    1e44:	80 68       	ori	r24, 0x80	; 128
    1e46:	8c 93       	st	X, r24
						acs_pulse = 0;
    1e48:	10 92 aa 01 	sts	0x01AA, r1
    1e4c:	b5 c0       	rjmp	.+362    	; 0x1fb8 <task_ACS+0x484>
					}
				break;
				case ACS_STATE_SEND_RIGHT:   // Prepare right channel:
					TIMSK &= ~(1 << OCIE2);
    1e4e:	a9 e5       	ldi	r26, 0x59	; 89
    1e50:	b0 e0       	ldi	r27, 0x00	; 0
    1e52:	e9 e5       	ldi	r30, 0x59	; 89
    1e54:	f0 e0       	ldi	r31, 0x00	; 0
    1e56:	80 81       	ld	r24, Z
    1e58:	8f 77       	andi	r24, 0x7F	; 127
    1e5a:	8c 93       	st	X, r24
					IRCOMM_OFF();
    1e5c:	a2 e3       	ldi	r26, 0x32	; 50
    1e5e:	b0 e0       	ldi	r27, 0x00	; 0
    1e60:	e2 e3       	ldi	r30, 0x32	; 50
    1e62:	f0 e0       	ldi	r31, 0x00	; 0
    1e64:	80 81       	ld	r24, Z
    1e66:	8f 77       	andi	r24, 0x7F	; 127
    1e68:	8c 93       	st	X, r24
					PORTB |= ACS_L;
    1e6a:	a8 e3       	ldi	r26, 0x38	; 56
    1e6c:	b0 e0       	ldi	r27, 0x00	; 0
    1e6e:	e8 e3       	ldi	r30, 0x38	; 56
    1e70:	f0 e0       	ldi	r31, 0x00	; 0
    1e72:	80 81       	ld	r24, Z
    1e74:	80 64       	ori	r24, 0x40	; 64
    1e76:	8c 93       	st	X, r24
					PORTC |= ACS_R;
    1e78:	a5 e3       	ldi	r26, 0x35	; 53
    1e7a:	b0 e0       	ldi	r27, 0x00	; 0
    1e7c:	e5 e3       	ldi	r30, 0x35	; 53
    1e7e:	f0 e0       	ldi	r31, 0x00	; 0
    1e80:	80 81       	ld	r24, Z
    1e82:	80 68       	ori	r24, 0x80	; 128
    1e84:	8c 93       	st	X, r24
					acs_pulse = 0;
    1e86:	10 92 aa 01 	sts	0x01AA, r1
					acs_event_counter = 0;
    1e8a:	10 92 fa 01 	sts	0x01FA, r1
					acs_detect_timeout = 0;
    1e8e:	10 92 80 01 	sts	0x0180, r1
    1e92:	10 92 7f 01 	sts	0x017F, r1
					sysStatACS.channel = ACS_CHANNEL_RIGHT;
    1e96:	80 91 a5 01 	lds	r24, 0x01A5
    1e9a:	81 60       	ori	r24, 0x01	; 1
    1e9c:	80 93 a5 01 	sts	0x01A5, r24
					sysStatACS.acs_go = true;
    1ea0:	80 91 a5 01 	lds	r24, 0x01A5
    1ea4:	80 62       	ori	r24, 0x20	; 32
    1ea6:	80 93 a5 01 	sts	0x01A5, r24
					acs_counter = 3;
    1eaa:	83 e0       	ldi	r24, 0x03	; 3
    1eac:	80 93 81 01 	sts	0x0181, r24
					acs_state = ACS_STATE_WAIT_RIGHT;
    1eb0:	86 e0       	ldi	r24, 0x06	; 6
    1eb2:	80 93 66 00 	sts	0x0066, r24
    1eb6:	80 c0       	rjmp	.+256    	; 0x1fb8 <task_ACS+0x484>
				break;
				case ACS_STATE_WAIT_RIGHT:  // Wait for reception of IR pulses
					if(!acs_pulse && acs_counter++ > 2) { 
    1eb8:	80 91 aa 01 	lds	r24, 0x01AA
    1ebc:	88 23       	and	r24, r24
    1ebe:	e1 f4       	brne	.+56     	; 0x1ef8 <task_ACS+0x3c4>
    1ec0:	30 91 81 01 	lds	r19, 0x0181
    1ec4:	3d 83       	std	Y+5, r19	; 0x05
    1ec6:	1c 82       	std	Y+4, r1	; 0x04
    1ec8:	8d 81       	ldd	r24, Y+5	; 0x05
    1eca:	83 30       	cpi	r24, 0x03	; 3
    1ecc:	10 f0       	brcs	.+4      	; 0x1ed2 <task_ACS+0x39e>
    1ece:	91 e0       	ldi	r25, 0x01	; 1
    1ed0:	9c 83       	std	Y+4, r25	; 0x04
    1ed2:	8d 81       	ldd	r24, Y+5	; 0x05
    1ed4:	8f 5f       	subi	r24, 0xFF	; 255
    1ed6:	80 93 81 01 	sts	0x0181, r24
    1eda:	2c 81       	ldd	r18, Y+4	; 0x04
    1edc:	22 23       	and	r18, r18
    1ede:	61 f0       	breq	.+24     	; 0x1ef8 <task_ACS+0x3c4>
						TIMSK |= (1 << OCIE2);
    1ee0:	a9 e5       	ldi	r26, 0x59	; 89
    1ee2:	b0 e0       	ldi	r27, 0x00	; 0
    1ee4:	e9 e5       	ldi	r30, 0x59	; 89
    1ee6:	f0 e0       	ldi	r31, 0x00	; 0
    1ee8:	80 81       	ld	r24, Z
    1eea:	80 68       	ori	r24, 0x80	; 128
    1eec:	8c 93       	st	X, r24
						acs_pulse = ACS_SEND_PULSES_RIGHT; 	// Send pulses!
    1eee:	88 e2       	ldi	r24, 0x28	; 40
    1ef0:	80 93 aa 01 	sts	0x01AA, r24
						acs_counter = 0;
    1ef4:	10 92 81 01 	sts	0x0181, r1
					}
					if(obstacle_right && acs_event_counter >= ACS_REC_PULSES_RIGHT_THRESHOLD) {
    1ef8:	80 91 e4 01 	lds	r24, 0x01E4
    1efc:	88 23       	and	r24, r24
    1efe:	69 f0       	breq	.+26     	; 0x1f1a <task_ACS+0x3e6>
    1f00:	80 91 fa 01 	lds	r24, 0x01FA
    1f04:	82 30       	cpi	r24, 0x02	; 2
    1f06:	48 f0       	brcs	.+18     	; 0x1f1a <task_ACS+0x3e6>
						acs_event_counter = 0;
    1f08:	10 92 fa 01 	sts	0x01FA, r1
						obstacle_right = true;
    1f0c:	81 e0       	ldi	r24, 0x01	; 1
    1f0e:	80 93 e4 01 	sts	0x01E4, r24
						acs_state = ACS_STATE_IRCOMM_DELAY;
    1f12:	81 e0       	ldi	r24, 0x01	; 1
    1f14:	80 93 66 00 	sts	0x0066, r24
    1f18:	4f c0       	rjmp	.+158    	; 0x1fb8 <task_ACS+0x484>
					}
					else if(acs_event_counter >= ACS_REC_PULSES_RIGHT) { // receive min. ACS_REC_PULSES_RIGHT pulses
    1f1a:	80 91 fa 01 	lds	r24, 0x01FA
    1f1e:	86 30       	cpi	r24, 0x06	; 6
    1f20:	48 f0       	brcs	.+18     	; 0x1f34 <task_ACS+0x400>
						acs_event_counter = 0;
    1f22:	10 92 fa 01 	sts	0x01FA, r1
						obstacle_right = true;
    1f26:	81 e0       	ldi	r24, 0x01	; 1
    1f28:	80 93 e4 01 	sts	0x01E4, r24
						acs_state = ACS_STATE_IRCOMM_DELAY;
    1f2c:	81 e0       	ldi	r24, 0x01	; 1
    1f2e:	80 93 66 00 	sts	0x0066, r24
    1f32:	42 c0       	rjmp	.+132    	; 0x1fb8 <task_ACS+0x484>
					}
					else if(acs_detect_timeout++ >= ACS_TIMEOUT_RIGHT) { // Timeout?
    1f34:	80 91 7f 01 	lds	r24, 0x017F
    1f38:	90 91 80 01 	lds	r25, 0x0180
    1f3c:	9b 83       	std	Y+3, r25	; 0x03
    1f3e:	8a 83       	std	Y+2, r24	; 0x02
    1f40:	19 82       	std	Y+1, r1	; 0x01
    1f42:	2a 81       	ldd	r18, Y+2	; 0x02
    1f44:	3b 81       	ldd	r19, Y+3	; 0x03
    1f46:	2e 30       	cpi	r18, 0x0E	; 14
    1f48:	31 05       	cpc	r19, r1
    1f4a:	10 f0       	brcs	.+4      	; 0x1f50 <task_ACS+0x41c>
    1f4c:	31 e0       	ldi	r19, 0x01	; 1
    1f4e:	39 83       	std	Y+1, r19	; 0x01
    1f50:	8a 81       	ldd	r24, Y+2	; 0x02
    1f52:	9b 81       	ldd	r25, Y+3	; 0x03
    1f54:	01 96       	adiw	r24, 0x01	; 1
    1f56:	90 93 80 01 	sts	0x0180, r25
    1f5a:	80 93 7f 01 	sts	0x017F, r24
    1f5e:	89 81       	ldd	r24, Y+1	; 0x01
    1f60:	88 23       	and	r24, r24
    1f62:	51 f1       	breq	.+84     	; 0x1fb8 <task_ACS+0x484>
						obstacle_right = false;
    1f64:	10 92 e4 01 	sts	0x01E4, r1
						acs_state = ACS_STATE_IRCOMM_DELAY;
    1f68:	81 e0       	ldi	r24, 0x01	; 1
    1f6a:	80 93 66 00 	sts	0x0066, r24
						TIMSK &= ~(1 << OCIE2);
    1f6e:	a9 e5       	ldi	r26, 0x59	; 89
    1f70:	b0 e0       	ldi	r27, 0x00	; 0
    1f72:	e9 e5       	ldi	r30, 0x59	; 89
    1f74:	f0 e0       	ldi	r31, 0x00	; 0
    1f76:	80 81       	ld	r24, Z
    1f78:	8f 77       	andi	r24, 0x7F	; 127
    1f7a:	8c 93       	st	X, r24
						IRCOMM_OFF();
    1f7c:	a2 e3       	ldi	r26, 0x32	; 50
    1f7e:	b0 e0       	ldi	r27, 0x00	; 0
    1f80:	e2 e3       	ldi	r30, 0x32	; 50
    1f82:	f0 e0       	ldi	r31, 0x00	; 0
    1f84:	80 81       	ld	r24, Z
    1f86:	8f 77       	andi	r24, 0x7F	; 127
    1f88:	8c 93       	st	X, r24
						PORTB |= ACS_L;
    1f8a:	a8 e3       	ldi	r26, 0x38	; 56
    1f8c:	b0 e0       	ldi	r27, 0x00	; 0
    1f8e:	e8 e3       	ldi	r30, 0x38	; 56
    1f90:	f0 e0       	ldi	r31, 0x00	; 0
    1f92:	80 81       	ld	r24, Z
    1f94:	80 64       	ori	r24, 0x40	; 64
    1f96:	8c 93       	st	X, r24
						PORTC |= ACS_R;
    1f98:	a5 e3       	ldi	r26, 0x35	; 53
    1f9a:	b0 e0       	ldi	r27, 0x00	; 0
    1f9c:	e5 e3       	ldi	r30, 0x35	; 53
    1f9e:	f0 e0       	ldi	r31, 0x00	; 0
    1fa0:	80 81       	ld	r24, Z
    1fa2:	80 68       	ori	r24, 0x80	; 128
    1fa4:	8c 93       	st	X, r24
						acs_pulse = 0;
    1fa6:	10 92 aa 01 	sts	0x01AA, r1
    1faa:	06 c0       	rjmp	.+12     	; 0x1fb8 <task_ACS+0x484>
					}
				break;
			}
		}
		else { // RC5 reception detected...
			acs_detect_timeout = 0;
    1fac:	10 92 80 01 	sts	0x0180, r1
    1fb0:	10 92 7f 01 	sts	0x017F, r1
			acs_counter = 0;
    1fb4:	10 92 81 01 	sts	0x0181, r1
		}
		
		// Check for changes and call event handler if necessary:
		static uint8_t acs_l_tmp;
		static uint8_t acs_r_tmp;
		if(acs_l_tmp != obstacle_left || acs_r_tmp != obstacle_right) { // Did the ACS Status change?
    1fb8:	90 91 7e 01 	lds	r25, 0x017E
    1fbc:	80 91 db 01 	lds	r24, 0x01DB
    1fc0:	98 17       	cp	r25, r24
    1fc2:	31 f4       	brne	.+12     	; 0x1fd0 <task_ACS+0x49c>
    1fc4:	90 91 7d 01 	lds	r25, 0x017D
    1fc8:	80 91 e4 01 	lds	r24, 0x01E4
    1fcc:	98 17       	cp	r25, r24
    1fce:	69 f0       	breq	.+26     	; 0x1fea <task_ACS+0x4b6>
			acs_l_tmp = obstacle_left;   // Yes, update and call event handler...
    1fd0:	80 91 db 01 	lds	r24, 0x01DB
    1fd4:	80 93 7e 01 	sts	0x017E, r24
			acs_r_tmp = obstacle_right;
    1fd8:	80 91 e4 01 	lds	r24, 0x01E4
    1fdc:	80 93 7d 01 	sts	0x017D, r24
			ACS_stateChangedHandler();
    1fe0:	e0 91 69 00 	lds	r30, 0x0069
    1fe4:	f0 91 6a 00 	lds	r31, 0x006A
    1fe8:	09 95       	icall
		}
		acs_timer = 0;
    1fea:	10 92 be 01 	sts	0x01BE, r1
    1fee:	10 92 bd 01 	sts	0x01BD, r1
	}
}
    1ff2:	2e 96       	adiw	r28, 0x0e	; 14
    1ff4:	0f b6       	in	r0, 0x3f	; 63
    1ff6:	f8 94       	cli
    1ff8:	de bf       	out	0x3e, r29	; 62
    1ffa:	0f be       	out	0x3f, r0	; 63
    1ffc:	cd bf       	out	0x3d, r28	; 61
    1ffe:	cf 91       	pop	r28
    2000:	df 91       	pop	r29
    2002:	08 95       	ret

00002004 <disableACS>:
/**
 * Disables the ACS task.
 * ACS and IRCOMM Transmissions/Receptions will not work anymore.
 */
void disableACS(void)
{
    2004:	df 93       	push	r29
    2006:	cf 93       	push	r28
    2008:	cd b7       	in	r28, 0x3d	; 61
    200a:	de b7       	in	r29, 0x3e	; 62
	acs_state = ACS_STATE_IDLE;
    200c:	10 92 66 00 	sts	0x0066, r1
	TIMSK &= ~(1 << OCIE2);
    2010:	a9 e5       	ldi	r26, 0x59	; 89
    2012:	b0 e0       	ldi	r27, 0x00	; 0
    2014:	e9 e5       	ldi	r30, 0x59	; 89
    2016:	f0 e0       	ldi	r31, 0x00	; 0
    2018:	80 81       	ld	r24, Z
    201a:	8f 77       	andi	r24, 0x7F	; 127
    201c:	8c 93       	st	X, r24
	IRCOMM_OFF();
    201e:	a2 e3       	ldi	r26, 0x32	; 50
    2020:	b0 e0       	ldi	r27, 0x00	; 0
    2022:	e2 e3       	ldi	r30, 0x32	; 50
    2024:	f0 e0       	ldi	r31, 0x00	; 0
    2026:	80 81       	ld	r24, Z
    2028:	8f 77       	andi	r24, 0x7F	; 127
    202a:	8c 93       	st	X, r24
	PORTB |= ACS_L;
    202c:	a8 e3       	ldi	r26, 0x38	; 56
    202e:	b0 e0       	ldi	r27, 0x00	; 0
    2030:	e8 e3       	ldi	r30, 0x38	; 56
    2032:	f0 e0       	ldi	r31, 0x00	; 0
    2034:	80 81       	ld	r24, Z
    2036:	80 64       	ori	r24, 0x40	; 64
    2038:	8c 93       	st	X, r24
	PORTC |= ACS_R;
    203a:	a5 e3       	ldi	r26, 0x35	; 53
    203c:	b0 e0       	ldi	r27, 0x00	; 0
    203e:	e5 e3       	ldi	r30, 0x35	; 53
    2040:	f0 e0       	ldi	r31, 0x00	; 0
    2042:	80 81       	ld	r24, Z
    2044:	80 68       	ori	r24, 0x80	; 128
    2046:	8c 93       	st	X, r24
	obstacle_right = false;
    2048:	10 92 e4 01 	sts	0x01E4, r1
	obstacle_left = false;
    204c:	10 92 db 01 	sts	0x01DB, r1
}
    2050:	cf 91       	pop	r28
    2052:	df 91       	pop	r29
    2054:	08 95       	ret

00002056 <enableACS>:

/**
 * Enables the ACS task.
 */
void enableACS(void)
{
    2056:	df 93       	push	r29
    2058:	cf 93       	push	r28
    205a:	cd b7       	in	r28, 0x3d	; 61
    205c:	de b7       	in	r29, 0x3e	; 62
	TIMSK &= ~(1 << OCIE2);
    205e:	a9 e5       	ldi	r26, 0x59	; 89
    2060:	b0 e0       	ldi	r27, 0x00	; 0
    2062:	e9 e5       	ldi	r30, 0x59	; 89
    2064:	f0 e0       	ldi	r31, 0x00	; 0
    2066:	80 81       	ld	r24, Z
    2068:	8f 77       	andi	r24, 0x7F	; 127
    206a:	8c 93       	st	X, r24
	IRCOMM_OFF();
    206c:	a2 e3       	ldi	r26, 0x32	; 50
    206e:	b0 e0       	ldi	r27, 0x00	; 0
    2070:	e2 e3       	ldi	r30, 0x32	; 50
    2072:	f0 e0       	ldi	r31, 0x00	; 0
    2074:	80 81       	ld	r24, Z
    2076:	8f 77       	andi	r24, 0x7F	; 127
    2078:	8c 93       	st	X, r24
	PORTB |= ACS_L;
    207a:	a8 e3       	ldi	r26, 0x38	; 56
    207c:	b0 e0       	ldi	r27, 0x00	; 0
    207e:	e8 e3       	ldi	r30, 0x38	; 56
    2080:	f0 e0       	ldi	r31, 0x00	; 0
    2082:	80 81       	ld	r24, Z
    2084:	80 64       	ori	r24, 0x40	; 64
    2086:	8c 93       	st	X, r24
	PORTC |= ACS_R;
    2088:	a5 e3       	ldi	r26, 0x35	; 53
    208a:	b0 e0       	ldi	r27, 0x00	; 0
    208c:	e5 e3       	ldi	r30, 0x35	; 53
    208e:	f0 e0       	ldi	r31, 0x00	; 0
    2090:	80 81       	ld	r24, Z
    2092:	80 68       	ori	r24, 0x80	; 128
    2094:	8c 93       	st	X, r24
	obstacle_right = false;
    2096:	10 92 e4 01 	sts	0x01E4, r1
	obstacle_left = false;
    209a:	10 92 db 01 	sts	0x01DB, r1
	acs_state = ACS_STATE_IRCOMM_DELAY;
    209e:	81 e0       	ldi	r24, 0x01	; 1
    20a0:	80 93 66 00 	sts	0x0066, r24
}
    20a4:	cf 91       	pop	r28
    20a6:	df 91       	pop	r29
    20a8:	08 95       	ret

000020aa <setACSPwrOff>:
 *
 *			setACSPwrOff();
 *
 */
void setACSPwrOff(void)
{
    20aa:	df 93       	push	r29
    20ac:	cf 93       	push	r28
    20ae:	cd b7       	in	r28, 0x3d	; 61
    20b0:	de b7       	in	r29, 0x3e	; 62
	DDRD &= ~ACS_PWR;
    20b2:	a1 e3       	ldi	r26, 0x31	; 49
    20b4:	b0 e0       	ldi	r27, 0x00	; 0
    20b6:	e1 e3       	ldi	r30, 0x31	; 49
    20b8:	f0 e0       	ldi	r31, 0x00	; 0
    20ba:	80 81       	ld	r24, Z
    20bc:	8f 7b       	andi	r24, 0xBF	; 191
    20be:	8c 93       	st	X, r24
	PORTD &= ~ACS_PWR;
    20c0:	a2 e3       	ldi	r26, 0x32	; 50
    20c2:	b0 e0       	ldi	r27, 0x00	; 0
    20c4:	e2 e3       	ldi	r30, 0x32	; 50
    20c6:	f0 e0       	ldi	r31, 0x00	; 0
    20c8:	80 81       	ld	r24, Z
    20ca:	8f 7b       	andi	r24, 0xBF	; 191
    20cc:	8c 93       	st	X, r24
	DDRB &= ~ACS_PWRH;
    20ce:	a7 e3       	ldi	r26, 0x37	; 55
    20d0:	b0 e0       	ldi	r27, 0x00	; 0
    20d2:	e7 e3       	ldi	r30, 0x37	; 55
    20d4:	f0 e0       	ldi	r31, 0x00	; 0
    20d6:	80 81       	ld	r24, Z
    20d8:	87 7f       	andi	r24, 0xF7	; 247
    20da:	8c 93       	st	X, r24
	PORTB &= ~ACS_PWRH;
    20dc:	a8 e3       	ldi	r26, 0x38	; 56
    20de:	b0 e0       	ldi	r27, 0x00	; 0
    20e0:	e8 e3       	ldi	r30, 0x38	; 56
    20e2:	f0 e0       	ldi	r31, 0x00	; 0
    20e4:	80 81       	ld	r24, Z
    20e6:	87 7f       	andi	r24, 0xF7	; 247
    20e8:	8c 93       	st	X, r24
	PORTB &= ~ACS_L;
    20ea:	a8 e3       	ldi	r26, 0x38	; 56
    20ec:	b0 e0       	ldi	r27, 0x00	; 0
    20ee:	e8 e3       	ldi	r30, 0x38	; 56
    20f0:	f0 e0       	ldi	r31, 0x00	; 0
    20f2:	80 81       	ld	r24, Z
    20f4:	8f 7b       	andi	r24, 0xBF	; 191
    20f6:	8c 93       	st	X, r24
	PORTC &= ~ACS_R;
    20f8:	a5 e3       	ldi	r26, 0x35	; 53
    20fa:	b0 e0       	ldi	r27, 0x00	; 0
    20fc:	e5 e3       	ldi	r30, 0x35	; 53
    20fe:	f0 e0       	ldi	r31, 0x00	; 0
    2100:	80 81       	ld	r24, Z
    2102:	8f 77       	andi	r24, 0x7F	; 127
    2104:	8c 93       	st	X, r24
}
    2106:	cf 91       	pop	r28
    2108:	df 91       	pop	r29
    210a:	08 95       	ret

0000210c <setACSPwrLow>:
 *
 *			setACSPwrLow();
 *
 */
void setACSPwrLow(void)
{
    210c:	df 93       	push	r29
    210e:	cf 93       	push	r28
    2110:	cd b7       	in	r28, 0x3d	; 61
    2112:	de b7       	in	r29, 0x3e	; 62
	DDRD |= ACS_PWR;
    2114:	a1 e3       	ldi	r26, 0x31	; 49
    2116:	b0 e0       	ldi	r27, 0x00	; 0
    2118:	e1 e3       	ldi	r30, 0x31	; 49
    211a:	f0 e0       	ldi	r31, 0x00	; 0
    211c:	80 81       	ld	r24, Z
    211e:	80 64       	ori	r24, 0x40	; 64
    2120:	8c 93       	st	X, r24
	PORTD |= ACS_PWR;
    2122:	a2 e3       	ldi	r26, 0x32	; 50
    2124:	b0 e0       	ldi	r27, 0x00	; 0
    2126:	e2 e3       	ldi	r30, 0x32	; 50
    2128:	f0 e0       	ldi	r31, 0x00	; 0
    212a:	80 81       	ld	r24, Z
    212c:	80 64       	ori	r24, 0x40	; 64
    212e:	8c 93       	st	X, r24
	DDRB &= ~ACS_PWRH;
    2130:	a7 e3       	ldi	r26, 0x37	; 55
    2132:	b0 e0       	ldi	r27, 0x00	; 0
    2134:	e7 e3       	ldi	r30, 0x37	; 55
    2136:	f0 e0       	ldi	r31, 0x00	; 0
    2138:	80 81       	ld	r24, Z
    213a:	87 7f       	andi	r24, 0xF7	; 247
    213c:	8c 93       	st	X, r24
	PORTB &= ~ACS_PWRH;
    213e:	a8 e3       	ldi	r26, 0x38	; 56
    2140:	b0 e0       	ldi	r27, 0x00	; 0
    2142:	e8 e3       	ldi	r30, 0x38	; 56
    2144:	f0 e0       	ldi	r31, 0x00	; 0
    2146:	80 81       	ld	r24, Z
    2148:	87 7f       	andi	r24, 0xF7	; 247
    214a:	8c 93       	st	X, r24
}
    214c:	cf 91       	pop	r28
    214e:	df 91       	pop	r29
    2150:	08 95       	ret

00002152 <setACSPwrMed>:
 *
 *			setACSPwrMed();
 *
 */
void setACSPwrMed(void)
{
    2152:	df 93       	push	r29
    2154:	cf 93       	push	r28
    2156:	cd b7       	in	r28, 0x3d	; 61
    2158:	de b7       	in	r29, 0x3e	; 62
	DDRD &= ~ACS_PWR;
    215a:	a1 e3       	ldi	r26, 0x31	; 49
    215c:	b0 e0       	ldi	r27, 0x00	; 0
    215e:	e1 e3       	ldi	r30, 0x31	; 49
    2160:	f0 e0       	ldi	r31, 0x00	; 0
    2162:	80 81       	ld	r24, Z
    2164:	8f 7b       	andi	r24, 0xBF	; 191
    2166:	8c 93       	st	X, r24
	PORTD &= ~ACS_PWR;
    2168:	a2 e3       	ldi	r26, 0x32	; 50
    216a:	b0 e0       	ldi	r27, 0x00	; 0
    216c:	e2 e3       	ldi	r30, 0x32	; 50
    216e:	f0 e0       	ldi	r31, 0x00	; 0
    2170:	80 81       	ld	r24, Z
    2172:	8f 7b       	andi	r24, 0xBF	; 191
    2174:	8c 93       	st	X, r24
	DDRB |= ACS_PWRH;
    2176:	a7 e3       	ldi	r26, 0x37	; 55
    2178:	b0 e0       	ldi	r27, 0x00	; 0
    217a:	e7 e3       	ldi	r30, 0x37	; 55
    217c:	f0 e0       	ldi	r31, 0x00	; 0
    217e:	80 81       	ld	r24, Z
    2180:	88 60       	ori	r24, 0x08	; 8
    2182:	8c 93       	st	X, r24
	PORTB |= ACS_PWRH;
    2184:	a8 e3       	ldi	r26, 0x38	; 56
    2186:	b0 e0       	ldi	r27, 0x00	; 0
    2188:	e8 e3       	ldi	r30, 0x38	; 56
    218a:	f0 e0       	ldi	r31, 0x00	; 0
    218c:	80 81       	ld	r24, Z
    218e:	88 60       	ori	r24, 0x08	; 8
    2190:	8c 93       	st	X, r24
}
    2192:	cf 91       	pop	r28
    2194:	df 91       	pop	r29
    2196:	08 95       	ret

00002198 <setACSPwrHigh>:
 *
 *			setACSPwrHigh();
 *
 */
void setACSPwrHigh(void)
{
    2198:	df 93       	push	r29
    219a:	cf 93       	push	r28
    219c:	cd b7       	in	r28, 0x3d	; 61
    219e:	de b7       	in	r29, 0x3e	; 62
	DDRD |= ACS_PWR;
    21a0:	a1 e3       	ldi	r26, 0x31	; 49
    21a2:	b0 e0       	ldi	r27, 0x00	; 0
    21a4:	e1 e3       	ldi	r30, 0x31	; 49
    21a6:	f0 e0       	ldi	r31, 0x00	; 0
    21a8:	80 81       	ld	r24, Z
    21aa:	80 64       	ori	r24, 0x40	; 64
    21ac:	8c 93       	st	X, r24
	PORTD |= ACS_PWR;
    21ae:	a2 e3       	ldi	r26, 0x32	; 50
    21b0:	b0 e0       	ldi	r27, 0x00	; 0
    21b2:	e2 e3       	ldi	r30, 0x32	; 50
    21b4:	f0 e0       	ldi	r31, 0x00	; 0
    21b6:	80 81       	ld	r24, Z
    21b8:	80 64       	ori	r24, 0x40	; 64
    21ba:	8c 93       	st	X, r24
	DDRB |= ACS_PWRH;
    21bc:	a7 e3       	ldi	r26, 0x37	; 55
    21be:	b0 e0       	ldi	r27, 0x00	; 0
    21c0:	e7 e3       	ldi	r30, 0x37	; 55
    21c2:	f0 e0       	ldi	r31, 0x00	; 0
    21c4:	80 81       	ld	r24, Z
    21c6:	88 60       	ori	r24, 0x08	; 8
    21c8:	8c 93       	st	X, r24
	PORTB |= ACS_PWRH;
    21ca:	a8 e3       	ldi	r26, 0x38	; 56
    21cc:	b0 e0       	ldi	r27, 0x00	; 0
    21ce:	e8 e3       	ldi	r30, 0x38	; 56
    21d0:	f0 e0       	ldi	r31, 0x00	; 0
    21d2:	80 81       	ld	r24, Z
    21d4:	88 60       	ori	r24, 0x08	; 8
    21d6:	8c 93       	st	X, r24
}
    21d8:	cf 91       	pop	r28
    21da:	df 91       	pop	r29
    21dc:	08 95       	ret

000021de <powerON>:

/*****************************************************************************/
// 

void powerON(void) 
{ 
    21de:	df 93       	push	r29
    21e0:	cf 93       	push	r28
    21e2:	cd b7       	in	r28, 0x3d	; 61
    21e4:	de b7       	in	r29, 0x3e	; 62
	PORTB |= PWRON;
    21e6:	a8 e3       	ldi	r26, 0x38	; 56
    21e8:	b0 e0       	ldi	r27, 0x00	; 0
    21ea:	e8 e3       	ldi	r30, 0x38	; 56
    21ec:	f0 e0       	ldi	r31, 0x00	; 0
    21ee:	80 81       	ld	r24, Z
    21f0:	80 61       	ori	r24, 0x10	; 16
    21f2:	8c 93       	st	X, r24
	#ifdef POWER_ON_WARNING
		if(leds_on < 4)
    21f4:	80 91 b0 01 	lds	r24, 0x01B0
    21f8:	84 30       	cpi	r24, 0x04	; 4
    21fa:	18 f4       	brcc	.+6      	; 0x2202 <powerON+0x24>
			leds_on = 3;
    21fc:	83 e0       	ldi	r24, 0x03	; 3
    21fe:	80 93 b0 01 	sts	0x01B0, r24
	#endif
}
    2202:	cf 91       	pop	r28
    2204:	df 91       	pop	r29
    2206:	08 95       	ret

00002208 <powerOFF>:

void powerOFF(void)
{
    2208:	df 93       	push	r29
    220a:	cf 93       	push	r28
    220c:	00 d0       	rcall	.+0      	; 0x220e <powerOFF+0x6>
    220e:	cd b7       	in	r28, 0x3d	; 61
    2210:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~PWRON;
    2212:	a8 e3       	ldi	r26, 0x38	; 56
    2214:	b0 e0       	ldi	r27, 0x00	; 0
    2216:	e8 e3       	ldi	r30, 0x38	; 56
    2218:	f0 e0       	ldi	r31, 0x00	; 0
    221a:	80 81       	ld	r24, Z
    221c:	8f 7e       	andi	r24, 0xEF	; 239
    221e:	8c 93       	st	X, r24
	#ifdef POWER_ON_WARNING
		if(leds_on < 4)
    2220:	80 91 b0 01 	lds	r24, 0x01B0
    2224:	84 30       	cpi	r24, 0x04	; 4
    2226:	90 f4       	brcc	.+36     	; 0x224c <powerOFF+0x44>
			leds_on = (leds_on ? 1 : (statusLEDs.byte && 1));
    2228:	80 91 b0 01 	lds	r24, 0x01B0
    222c:	88 23       	and	r24, r24
    222e:	21 f4       	brne	.+8      	; 0x2238 <powerOFF+0x30>
    2230:	80 91 9b 01 	lds	r24, 0x019B
    2234:	88 23       	and	r24, r24
    2236:	29 f0       	breq	.+10     	; 0x2242 <powerOFF+0x3a>
    2238:	81 e0       	ldi	r24, 0x01	; 1
    223a:	90 e0       	ldi	r25, 0x00	; 0
    223c:	9a 83       	std	Y+2, r25	; 0x02
    223e:	89 83       	std	Y+1, r24	; 0x01
    2240:	02 c0       	rjmp	.+4      	; 0x2246 <powerOFF+0x3e>
    2242:	1a 82       	std	Y+2, r1	; 0x02
    2244:	19 82       	std	Y+1, r1	; 0x01
    2246:	89 81       	ldd	r24, Y+1	; 0x01
    2248:	80 93 b0 01 	sts	0x01B0, r24
	#endif
}
    224c:	0f 90       	pop	r0
    224e:	0f 90       	pop	r0
    2250:	cf 91       	pop	r28
    2252:	df 91       	pop	r29
    2254:	08 95       	ret

00002256 <__vector_10>:
 *
 * By default, it runs at 10kHz which means this ISR is called
 * every ~100s! This is nice for all kinds of timing stuff!
 */
ISR (TIMER0_COMP_vect)
{
    2256:	1f 92       	push	r1
    2258:	0f 92       	push	r0
    225a:	0f b6       	in	r0, 0x3f	; 63
    225c:	0f 92       	push	r0
    225e:	11 24       	eor	r1, r1
    2260:	2f 93       	push	r18
    2262:	3f 93       	push	r19
    2264:	5f 93       	push	r21
    2266:	6f 93       	push	r22
    2268:	7f 93       	push	r23
    226a:	8f 93       	push	r24
    226c:	9f 93       	push	r25
    226e:	af 93       	push	r26
    2270:	bf 93       	push	r27
    2272:	ef 93       	push	r30
    2274:	ff 93       	push	r31
    2276:	df 93       	push	r29
    2278:	cf 93       	push	r28
    227a:	cd b7       	in	r28, 0x3d	; 61
    227c:	de b7       	in	r29, 0x3e	; 62
    227e:	2b 97       	sbiw	r28, 0x0b	; 11
    2280:	de bf       	out	0x3e, r29	; 62
    2282:	cd bf       	out	0x3d, r28	; 61
	#ifdef POWER_ON_WARNING
		static uint16_t leds_on_timer = 0;
	#endif
	
	// 16bit timer (100s resolution)
	timer++;
    2284:	80 91 96 01 	lds	r24, 0x0196
    2288:	90 91 97 01 	lds	r25, 0x0197
    228c:	01 96       	adiw	r24, 0x01	; 1
    228e:	90 93 97 01 	sts	0x0197, r25
    2292:	80 93 96 01 	sts	0x0196, r24
	
	// Blocking delay (100s):
	delay_timer++;
    2296:	80 91 f1 01 	lds	r24, 0x01F1
    229a:	8f 5f       	subi	r24, 0xFF	; 255
    229c:	80 93 f1 01 	sts	0x01F1, r24
	
	// All 1ms based timing stuff
	if(ms_timer++ >= 9) { // 10 * 100s = 1ms, >= 9 because 0..9 = 10 counts
    22a0:	20 91 f4 01 	lds	r18, 0x01F4
    22a4:	2b 87       	std	Y+11, r18	; 0x0b
    22a6:	1a 86       	std	Y+10, r1	; 0x0a
    22a8:	8b 85       	ldd	r24, Y+11	; 0x0b
    22aa:	89 30       	cpi	r24, 0x09	; 9
    22ac:	10 f0       	brcs	.+4      	; 0x22b2 <__vector_10+0x5c>
    22ae:	91 e0       	ldi	r25, 0x01	; 1
    22b0:	9a 87       	std	Y+10, r25	; 0x0a
    22b2:	8b 85       	ldd	r24, Y+11	; 0x0b
    22b4:	8f 5f       	subi	r24, 0xFF	; 255
    22b6:	80 93 f4 01 	sts	0x01F4, r24
    22ba:	2a 85       	ldd	r18, Y+10	; 0x0a
    22bc:	22 23       	and	r18, r18
    22be:	09 f4       	brne	.+2      	; 0x22c2 <__vector_10+0x6c>
    22c0:	ec c1       	rjmp	.+984    	; 0x269a <__vector_10+0x444>
		// 16bit Stopwatches:
		if(stopwatches.watches & STOPWATCH1)
    22c2:	80 91 c9 01 	lds	r24, 0x01C9
    22c6:	88 2f       	mov	r24, r24
    22c8:	90 e0       	ldi	r25, 0x00	; 0
    22ca:	81 70       	andi	r24, 0x01	; 1
    22cc:	90 70       	andi	r25, 0x00	; 0
    22ce:	88 23       	and	r24, r24
    22d0:	49 f0       	breq	.+18     	; 0x22e4 <__vector_10+0x8e>
			stopwatches.watch1++;
    22d2:	80 91 ca 01 	lds	r24, 0x01CA
    22d6:	90 91 cb 01 	lds	r25, 0x01CB
    22da:	01 96       	adiw	r24, 0x01	; 1
    22dc:	90 93 cb 01 	sts	0x01CB, r25
    22e0:	80 93 ca 01 	sts	0x01CA, r24
		if(stopwatches.watches & STOPWATCH2)
    22e4:	80 91 c9 01 	lds	r24, 0x01C9
    22e8:	88 2f       	mov	r24, r24
    22ea:	90 e0       	ldi	r25, 0x00	; 0
    22ec:	82 70       	andi	r24, 0x02	; 2
    22ee:	90 70       	andi	r25, 0x00	; 0
    22f0:	00 97       	sbiw	r24, 0x00	; 0
    22f2:	49 f0       	breq	.+18     	; 0x2306 <__vector_10+0xb0>
			stopwatches.watch2++;
    22f4:	80 91 cc 01 	lds	r24, 0x01CC
    22f8:	90 91 cd 01 	lds	r25, 0x01CD
    22fc:	01 96       	adiw	r24, 0x01	; 1
    22fe:	90 93 cd 01 	sts	0x01CD, r25
    2302:	80 93 cc 01 	sts	0x01CC, r24
		if(stopwatches.watches & STOPWATCH3)
    2306:	80 91 c9 01 	lds	r24, 0x01C9
    230a:	88 2f       	mov	r24, r24
    230c:	90 e0       	ldi	r25, 0x00	; 0
    230e:	84 70       	andi	r24, 0x04	; 4
    2310:	90 70       	andi	r25, 0x00	; 0
    2312:	00 97       	sbiw	r24, 0x00	; 0
    2314:	49 f0       	breq	.+18     	; 0x2328 <__vector_10+0xd2>
			stopwatches.watch3++;
    2316:	80 91 ce 01 	lds	r24, 0x01CE
    231a:	90 91 cf 01 	lds	r25, 0x01CF
    231e:	01 96       	adiw	r24, 0x01	; 1
    2320:	90 93 cf 01 	sts	0x01CF, r25
    2324:	80 93 ce 01 	sts	0x01CE, r24
		if(stopwatches.watches & STOPWATCH4)
    2328:	80 91 c9 01 	lds	r24, 0x01C9
    232c:	88 2f       	mov	r24, r24
    232e:	90 e0       	ldi	r25, 0x00	; 0
    2330:	88 70       	andi	r24, 0x08	; 8
    2332:	90 70       	andi	r25, 0x00	; 0
    2334:	00 97       	sbiw	r24, 0x00	; 0
    2336:	49 f0       	breq	.+18     	; 0x234a <__vector_10+0xf4>
			stopwatches.watch4++;
    2338:	80 91 d0 01 	lds	r24, 0x01D0
    233c:	90 91 d1 01 	lds	r25, 0x01D1
    2340:	01 96       	adiw	r24, 0x01	; 1
    2342:	90 93 d1 01 	sts	0x01D1, r25
    2346:	80 93 d0 01 	sts	0x01D0, r24
		if(stopwatches.watches & STOPWATCH5)
    234a:	80 91 c9 01 	lds	r24, 0x01C9
    234e:	88 2f       	mov	r24, r24
    2350:	90 e0       	ldi	r25, 0x00	; 0
    2352:	80 71       	andi	r24, 0x10	; 16
    2354:	90 70       	andi	r25, 0x00	; 0
    2356:	00 97       	sbiw	r24, 0x00	; 0
    2358:	49 f0       	breq	.+18     	; 0x236c <__vector_10+0x116>
			stopwatches.watch5++;
    235a:	80 91 d2 01 	lds	r24, 0x01D2
    235e:	90 91 d3 01 	lds	r25, 0x01D3
    2362:	01 96       	adiw	r24, 0x01	; 1
    2364:	90 93 d3 01 	sts	0x01D3, r25
    2368:	80 93 d2 01 	sts	0x01D2, r24
		if(stopwatches.watches & STOPWATCH6)
    236c:	80 91 c9 01 	lds	r24, 0x01C9
    2370:	88 2f       	mov	r24, r24
    2372:	90 e0       	ldi	r25, 0x00	; 0
    2374:	80 72       	andi	r24, 0x20	; 32
    2376:	90 70       	andi	r25, 0x00	; 0
    2378:	00 97       	sbiw	r24, 0x00	; 0
    237a:	49 f0       	breq	.+18     	; 0x238e <__vector_10+0x138>
			stopwatches.watch6++;
    237c:	80 91 d4 01 	lds	r24, 0x01D4
    2380:	90 91 d5 01 	lds	r25, 0x01D5
    2384:	01 96       	adiw	r24, 0x01	; 1
    2386:	90 93 d5 01 	sts	0x01D5, r25
    238a:	80 93 d4 01 	sts	0x01D4, r24
		if(stopwatches.watches & STOPWATCH7)
    238e:	80 91 c9 01 	lds	r24, 0x01C9
    2392:	88 2f       	mov	r24, r24
    2394:	90 e0       	ldi	r25, 0x00	; 0
    2396:	80 74       	andi	r24, 0x40	; 64
    2398:	90 70       	andi	r25, 0x00	; 0
    239a:	00 97       	sbiw	r24, 0x00	; 0
    239c:	49 f0       	breq	.+18     	; 0x23b0 <__vector_10+0x15a>
			stopwatches.watch7++;
    239e:	80 91 d6 01 	lds	r24, 0x01D6
    23a2:	90 91 d7 01 	lds	r25, 0x01D7
    23a6:	01 96       	adiw	r24, 0x01	; 1
    23a8:	90 93 d7 01 	sts	0x01D7, r25
    23ac:	80 93 d6 01 	sts	0x01D6, r24
		if(stopwatches.watches & STOPWATCH8)
    23b0:	80 91 c9 01 	lds	r24, 0x01C9
    23b4:	88 23       	and	r24, r24
    23b6:	4c f4       	brge	.+18     	; 0x23ca <__vector_10+0x174>
			stopwatches.watch8++;
    23b8:	80 91 d8 01 	lds	r24, 0x01D8
    23bc:	90 91 d9 01 	lds	r25, 0x01D9
    23c0:	01 96       	adiw	r24, 0x01	; 1
    23c2:	90 93 d9 01 	sts	0x01D9, r25
    23c6:	80 93 d8 01 	sts	0x01D8, r24

		// Speed measurement timer
		if(speed_timer++ > SPEED_TIMER_BASE) {
    23ca:	80 91 e5 01 	lds	r24, 0x01E5
    23ce:	89 87       	std	Y+9, r24	; 0x09
    23d0:	18 86       	std	Y+8, r1	; 0x08
    23d2:	99 85       	ldd	r25, Y+9	; 0x09
    23d4:	99 3c       	cpi	r25, 0xC9	; 201
    23d6:	10 f0       	brcs	.+4      	; 0x23dc <__vector_10+0x186>
    23d8:	21 e0       	ldi	r18, 0x01	; 1
    23da:	28 87       	std	Y+8, r18	; 0x08
    23dc:	89 85       	ldd	r24, Y+9	; 0x09
    23de:	8f 5f       	subi	r24, 0xFF	; 255
    23e0:	80 93 e5 01 	sts	0x01E5, r24
    23e4:	88 85       	ldd	r24, Y+8	; 0x08
    23e6:	88 23       	and	r24, r24
    23e8:	e9 f0       	breq	.+58     	; 0x2424 <__vector_10+0x1ce>
			mright_speed = mright_counter;
    23ea:	80 91 c3 01 	lds	r24, 0x01C3
    23ee:	90 91 c4 01 	lds	r25, 0x01C4
    23f2:	90 93 f6 01 	sts	0x01F6, r25
    23f6:	80 93 f5 01 	sts	0x01F5, r24
			mleft_speed = mleft_counter;
    23fa:	80 91 ed 01 	lds	r24, 0x01ED
    23fe:	90 91 ee 01 	lds	r25, 0x01EE
    2402:	90 93 b4 01 	sts	0x01B4, r25
    2406:	80 93 b3 01 	sts	0x01B3, r24
			mright_counter = 0;
    240a:	10 92 c4 01 	sts	0x01C4, r1
    240e:	10 92 c3 01 	sts	0x01C3, r1
			mleft_counter = 0;
    2412:	10 92 ee 01 	sts	0x01EE, r1
    2416:	10 92 ed 01 	sts	0x01ED, r1
			motor_control = true;
    241a:	81 e0       	ldi	r24, 0x01	; 1
    241c:	80 93 af 01 	sts	0x01AF, r24
			speed_timer = 0;
    2420:	10 92 e5 01 	sts	0x01E5, r1
		}
		
		// Power on LED flashing:
		#ifdef POWER_ON_WARNING
			if(leds_on < 3) {
    2424:	80 91 b0 01 	lds	r24, 0x01B0
    2428:	83 30       	cpi	r24, 0x03	; 3
    242a:	08 f0       	brcs	.+2      	; 0x242e <__vector_10+0x1d8>
    242c:	a3 c0       	rjmp	.+326    	; 0x2574 <__vector_10+0x31e>
				if(leds_on == 2) {
    242e:	80 91 b0 01 	lds	r24, 0x01B0
    2432:	82 30       	cpi	r24, 0x02	; 2
    2434:	09 f0       	breq	.+2      	; 0x2438 <__vector_10+0x1e2>
    2436:	6b c0       	rjmp	.+214    	; 0x250e <__vector_10+0x2b8>
					if(!statusLEDs.byte) {
    2438:	80 91 9b 01 	lds	r24, 0x019B
    243c:	88 23       	and	r24, r24
    243e:	09 f0       	breq	.+2      	; 0x2442 <__vector_10+0x1ec>
    2440:	4b c0       	rjmp	.+150    	; 0x24d8 <__vector_10+0x282>
						if(leds_on_timer++ % 200 == 0) {
    2442:	80 91 86 01 	lds	r24, 0x0186
    2446:	90 91 87 01 	lds	r25, 0x0187
    244a:	9f 83       	std	Y+7, r25	; 0x07
    244c:	8e 83       	std	Y+6, r24	; 0x06
    244e:	28 ec       	ldi	r18, 0xC8	; 200
    2450:	30 e0       	ldi	r19, 0x00	; 0
    2452:	8e 81       	ldd	r24, Y+6	; 0x06
    2454:	9f 81       	ldd	r25, Y+7	; 0x07
    2456:	b9 01       	movw	r22, r18
    2458:	0e 94 54 1e 	call	0x3ca8	; 0x3ca8 <__udivmodhi4>
    245c:	1d 82       	std	Y+5, r1	; 0x05
    245e:	00 97       	sbiw	r24, 0x00	; 0
    2460:	11 f4       	brne	.+4      	; 0x2466 <__vector_10+0x210>
    2462:	91 e0       	ldi	r25, 0x01	; 1
    2464:	9d 83       	std	Y+5, r25	; 0x05
    2466:	8e 81       	ldd	r24, Y+6	; 0x06
    2468:	9f 81       	ldd	r25, Y+7	; 0x07
    246a:	01 96       	adiw	r24, 0x01	; 1
    246c:	90 93 87 01 	sts	0x0187, r25
    2470:	80 93 86 01 	sts	0x0186, r24
    2474:	2d 81       	ldd	r18, Y+5	; 0x05
    2476:	22 23       	and	r18, r18
    2478:	09 f4       	brne	.+2      	; 0x247c <__vector_10+0x226>
    247a:	7c c0       	rjmp	.+248    	; 0x2574 <__vector_10+0x31e>
							if(leds_on_timer > POWER_ON_SHOW_TIME) {
    247c:	80 91 86 01 	lds	r24, 0x0186
    2480:	90 91 87 01 	lds	r25, 0x0187
    2484:	2f e0       	ldi	r18, 0x0F	; 15
    2486:	81 3a       	cpi	r24, 0xA1	; 161
    2488:	92 07       	cpc	r25, r18
    248a:	a8 f0       	brcs	.+42     	; 0x24b6 <__vector_10+0x260>
								DDRB &= ~SL5; 
    248c:	a7 e3       	ldi	r26, 0x37	; 55
    248e:	b0 e0       	ldi	r27, 0x00	; 0
    2490:	e7 e3       	ldi	r30, 0x37	; 55
    2492:	f0 e0       	ldi	r31, 0x00	; 0
    2494:	80 81       	ld	r24, Z
    2496:	8d 7f       	andi	r24, 0xFD	; 253
    2498:	8c 93       	st	X, r24
								PORTB &= ~SL5;
    249a:	a8 e3       	ldi	r26, 0x38	; 56
    249c:	b0 e0       	ldi	r27, 0x00	; 0
    249e:	e8 e3       	ldi	r30, 0x38	; 56
    24a0:	f0 e0       	ldi	r31, 0x00	; 0
    24a2:	80 81       	ld	r24, Z
    24a4:	8d 7f       	andi	r24, 0xFD	; 253
    24a6:	8c 93       	st	X, r24
								leds_on = 0;
    24a8:	10 92 b0 01 	sts	0x01B0, r1
								leds_on_timer = 0;
    24ac:	10 92 87 01 	sts	0x0187, r1
    24b0:	10 92 86 01 	sts	0x0186, r1
    24b4:	5f c0       	rjmp	.+190    	; 0x2574 <__vector_10+0x31e>
							}
							else {
								DDRB ^= SL5; 
    24b6:	a7 e3       	ldi	r26, 0x37	; 55
    24b8:	b0 e0       	ldi	r27, 0x00	; 0
    24ba:	e7 e3       	ldi	r30, 0x37	; 55
    24bc:	f0 e0       	ldi	r31, 0x00	; 0
    24be:	90 81       	ld	r25, Z
    24c0:	82 e0       	ldi	r24, 0x02	; 2
    24c2:	89 27       	eor	r24, r25
    24c4:	8c 93       	st	X, r24
								PORTB ^= SL5;
    24c6:	a8 e3       	ldi	r26, 0x38	; 56
    24c8:	b0 e0       	ldi	r27, 0x00	; 0
    24ca:	e8 e3       	ldi	r30, 0x38	; 56
    24cc:	f0 e0       	ldi	r31, 0x00	; 0
    24ce:	90 81       	ld	r25, Z
    24d0:	82 e0       	ldi	r24, 0x02	; 2
    24d2:	89 27       	eor	r24, r25
    24d4:	8c 93       	st	X, r24
    24d6:	4e c0       	rjmp	.+156    	; 0x2574 <__vector_10+0x31e>
							}
						}
					}
					else {
						if(!statusLEDs.LED5) {
    24d8:	80 91 9b 01 	lds	r24, 0x019B
    24dc:	80 71       	andi	r24, 0x10	; 16
    24de:	88 23       	and	r24, r24
    24e0:	71 f4       	brne	.+28     	; 0x24fe <__vector_10+0x2a8>
							DDRB &= ~SL5; 
    24e2:	a7 e3       	ldi	r26, 0x37	; 55
    24e4:	b0 e0       	ldi	r27, 0x00	; 0
    24e6:	e7 e3       	ldi	r30, 0x37	; 55
    24e8:	f0 e0       	ldi	r31, 0x00	; 0
    24ea:	80 81       	ld	r24, Z
    24ec:	8d 7f       	andi	r24, 0xFD	; 253
    24ee:	8c 93       	st	X, r24
							PORTB &= ~SL5;
    24f0:	a8 e3       	ldi	r26, 0x38	; 56
    24f2:	b0 e0       	ldi	r27, 0x00	; 0
    24f4:	e8 e3       	ldi	r30, 0x38	; 56
    24f6:	f0 e0       	ldi	r31, 0x00	; 0
    24f8:	80 81       	ld	r24, Z
    24fa:	8d 7f       	andi	r24, 0xFD	; 253
    24fc:	8c 93       	st	X, r24
						}
						leds_on_timer = 0;
    24fe:	10 92 87 01 	sts	0x0187, r1
    2502:	10 92 86 01 	sts	0x0186, r1
						leds_on = 1;
    2506:	81 e0       	ldi	r24, 0x01	; 1
    2508:	80 93 b0 01 	sts	0x01B0, r24
    250c:	33 c0       	rjmp	.+102    	; 0x2574 <__vector_10+0x31e>
					}
				}
				else if(leds_on_timer > POWER_ON_WAIT_TIME) {
    250e:	80 91 86 01 	lds	r24, 0x0186
    2512:	90 91 87 01 	lds	r25, 0x0187
    2516:	2e e2       	ldi	r18, 0x2E	; 46
    2518:	81 3e       	cpi	r24, 0xE1	; 225
    251a:	92 07       	cpc	r25, r18
    251c:	10 f1       	brcs	.+68     	; 0x2562 <__vector_10+0x30c>
					if(leds_on == 1) {
    251e:	80 91 b0 01 	lds	r24, 0x01B0
    2522:	81 30       	cpi	r24, 0x01	; 1
    2524:	b1 f4       	brne	.+44     	; 0x2552 <__vector_10+0x2fc>
						leds_on = 0;
    2526:	10 92 b0 01 	sts	0x01B0, r1
						if(!statusLEDs.LED5) {
    252a:	80 91 9b 01 	lds	r24, 0x019B
    252e:	80 71       	andi	r24, 0x10	; 16
    2530:	88 23       	and	r24, r24
    2532:	91 f4       	brne	.+36     	; 0x2558 <__vector_10+0x302>
							DDRB &= ~SL5; 
    2534:	a7 e3       	ldi	r26, 0x37	; 55
    2536:	b0 e0       	ldi	r27, 0x00	; 0
    2538:	e7 e3       	ldi	r30, 0x37	; 55
    253a:	f0 e0       	ldi	r31, 0x00	; 0
    253c:	80 81       	ld	r24, Z
    253e:	8d 7f       	andi	r24, 0xFD	; 253
    2540:	8c 93       	st	X, r24
							PORTB &= ~SL5;
    2542:	a8 e3       	ldi	r26, 0x38	; 56
    2544:	b0 e0       	ldi	r27, 0x00	; 0
    2546:	e8 e3       	ldi	r30, 0x38	; 56
    2548:	f0 e0       	ldi	r31, 0x00	; 0
    254a:	80 81       	ld	r24, Z
    254c:	8d 7f       	andi	r24, 0xFD	; 253
    254e:	8c 93       	st	X, r24
    2550:	03 c0       	rjmp	.+6      	; 0x2558 <__vector_10+0x302>
						}
					}
					else 
						leds_on = 2;
    2552:	82 e0       	ldi	r24, 0x02	; 2
    2554:	80 93 b0 01 	sts	0x01B0, r24
					leds_on_timer = 0;
    2558:	10 92 87 01 	sts	0x0187, r1
    255c:	10 92 86 01 	sts	0x0186, r1
    2560:	09 c0       	rjmp	.+18     	; 0x2574 <__vector_10+0x31e>
				}
				else
					leds_on_timer++;
    2562:	80 91 86 01 	lds	r24, 0x0186
    2566:	90 91 87 01 	lds	r25, 0x0187
    256a:	01 96       	adiw	r24, 0x01	; 1
    256c:	90 93 87 01 	sts	0x0187, r25
    2570:	80 93 86 01 	sts	0x0186, r24
			}
		#endif

		// ACS timer:
		if(acs_timer < (ACS_UPDATE_INTERVAL+1))
    2574:	80 91 bd 01 	lds	r24, 0x01BD
    2578:	90 91 be 01 	lds	r25, 0x01BE
    257c:	83 30       	cpi	r24, 0x03	; 3
    257e:	91 05       	cpc	r25, r1
    2580:	48 f4       	brcc	.+18     	; 0x2594 <__vector_10+0x33e>
			acs_timer++;	
    2582:	80 91 bd 01 	lds	r24, 0x01BD
    2586:	90 91 be 01 	lds	r25, 0x01BE
    258a:	01 96       	adiw	r24, 0x01	; 1
    258c:	90 93 be 01 	sts	0x01BE, r25
    2590:	80 93 bd 01 	sts	0x01BD, r24

		// Overcurrent measurement timer
		if(overcurrent_timer < 55)
    2594:	80 91 dd 01 	lds	r24, 0x01DD
    2598:	87 33       	cpi	r24, 0x37	; 55
    259a:	28 f4       	brcc	.+10     	; 0x25a6 <__vector_10+0x350>
			overcurrent_timer++;
    259c:	80 91 dd 01 	lds	r24, 0x01DD
    25a0:	8f 5f       	subi	r24, 0xFF	; 255
    25a2:	80 93 dd 01 	sts	0x01DD, r24
		
		// Bumper check timer
		if(bumper_timer < 52)
    25a6:	80 91 e8 01 	lds	r24, 0x01E8
    25aa:	84 33       	cpi	r24, 0x34	; 52
    25ac:	28 f4       	brcc	.+10     	; 0x25b8 <__vector_10+0x362>
			bumper_timer++;		
    25ae:	80 91 e8 01 	lds	r24, 0x01E8
    25b2:	8f 5f       	subi	r24, 0xFF	; 255
    25b4:	80 93 e8 01 	sts	0x01E8, r24
		
		// Soft PWM adjustment and automatic PWM shutdown if motor power is 0:
		if(speed_adjust_timer++ > 2) {
    25b8:	80 91 e3 01 	lds	r24, 0x01E3
    25bc:	8c 83       	std	Y+4, r24	; 0x04
    25be:	1b 82       	std	Y+3, r1	; 0x03
    25c0:	9c 81       	ldd	r25, Y+4	; 0x04
    25c2:	93 30       	cpi	r25, 0x03	; 3
    25c4:	10 f0       	brcs	.+4      	; 0x25ca <__vector_10+0x374>
    25c6:	21 e0       	ldi	r18, 0x01	; 1
    25c8:	2b 83       	std	Y+3, r18	; 0x03
    25ca:	8c 81       	ldd	r24, Y+4	; 0x04
    25cc:	8f 5f       	subi	r24, 0xFF	; 255
    25ce:	80 93 e3 01 	sts	0x01E3, r24
    25d2:	8b 81       	ldd	r24, Y+3	; 0x03
    25d4:	88 23       	and	r24, r24
    25d6:	09 f4       	brne	.+2      	; 0x25da <__vector_10+0x384>
    25d8:	5e c0       	rjmp	.+188    	; 0x2696 <__vector_10+0x440>
			if(mright_ptmp != mright_power) {
    25da:	80 91 de 01 	lds	r24, 0x01DE
    25de:	28 2f       	mov	r18, r24
    25e0:	30 e0       	ldi	r19, 0x00	; 0
    25e2:	80 91 c1 01 	lds	r24, 0x01C1
    25e6:	90 91 c2 01 	lds	r25, 0x01C2
    25ea:	28 17       	cp	r18, r24
    25ec:	39 07       	cpc	r19, r25
    25ee:	d9 f0       	breq	.+54     	; 0x2626 <__vector_10+0x3d0>
				if(mright_ptmp < mright_power) 
    25f0:	80 91 de 01 	lds	r24, 0x01DE
    25f4:	28 2f       	mov	r18, r24
    25f6:	30 e0       	ldi	r19, 0x00	; 0
    25f8:	80 91 c1 01 	lds	r24, 0x01C1
    25fc:	90 91 c2 01 	lds	r25, 0x01C2
    2600:	28 17       	cp	r18, r24
    2602:	39 07       	cpc	r19, r25
    2604:	34 f4       	brge	.+12     	; 0x2612 <__vector_10+0x3bc>
					mright_ptmp++;
    2606:	80 91 de 01 	lds	r24, 0x01DE
    260a:	8f 5f       	subi	r24, 0xFF	; 255
    260c:	80 93 de 01 	sts	0x01DE, r24
    2610:	05 c0       	rjmp	.+10     	; 0x261c <__vector_10+0x3c6>
				else 
					mright_ptmp--;
    2612:	80 91 de 01 	lds	r24, 0x01DE
    2616:	81 50       	subi	r24, 0x01	; 1
    2618:	80 93 de 01 	sts	0x01DE, r24
				OCR1AL = mright_ptmp;
    261c:	ea e4       	ldi	r30, 0x4A	; 74
    261e:	f0 e0       	ldi	r31, 0x00	; 0
    2620:	80 91 de 01 	lds	r24, 0x01DE
    2624:	80 83       	st	Z, r24
			}
			if(mleft_ptmp != mleft_power) {
    2626:	80 91 00 02 	lds	r24, 0x0200
    262a:	28 2f       	mov	r18, r24
    262c:	30 e0       	ldi	r19, 0x00	; 0
    262e:	80 91 b1 01 	lds	r24, 0x01B1
    2632:	90 91 b2 01 	lds	r25, 0x01B2
    2636:	28 17       	cp	r18, r24
    2638:	39 07       	cpc	r19, r25
    263a:	d9 f0       	breq	.+54     	; 0x2672 <__vector_10+0x41c>
				if(mleft_ptmp < mleft_power) 
    263c:	80 91 00 02 	lds	r24, 0x0200
    2640:	28 2f       	mov	r18, r24
    2642:	30 e0       	ldi	r19, 0x00	; 0
    2644:	80 91 b1 01 	lds	r24, 0x01B1
    2648:	90 91 b2 01 	lds	r25, 0x01B2
    264c:	28 17       	cp	r18, r24
    264e:	39 07       	cpc	r19, r25
    2650:	34 f4       	brge	.+12     	; 0x265e <__vector_10+0x408>
					mleft_ptmp++;
    2652:	80 91 00 02 	lds	r24, 0x0200
    2656:	8f 5f       	subi	r24, 0xFF	; 255
    2658:	80 93 00 02 	sts	0x0200, r24
    265c:	05 c0       	rjmp	.+10     	; 0x2668 <__vector_10+0x412>
				else 
					mleft_ptmp--;
    265e:	80 91 00 02 	lds	r24, 0x0200
    2662:	81 50       	subi	r24, 0x01	; 1
    2664:	80 93 00 02 	sts	0x0200, r24
				OCR1BL = mleft_ptmp;
    2668:	e8 e4       	ldi	r30, 0x48	; 72
    266a:	f0 e0       	ldi	r31, 0x00	; 0
    266c:	80 91 00 02 	lds	r24, 0x0200
    2670:	80 83       	st	Z, r24
			}
			if(mleft_ptmp || mright_ptmp)
    2672:	80 91 00 02 	lds	r24, 0x0200
    2676:	88 23       	and	r24, r24
    2678:	21 f4       	brne	.+8      	; 0x2682 <__vector_10+0x42c>
    267a:	80 91 de 01 	lds	r24, 0x01DE
    267e:	88 23       	and	r24, r24
    2680:	29 f0       	breq	.+10     	; 0x268c <__vector_10+0x436>
				TCCR1A = (1 << WGM11) | (1 << COM1A1) | (1 << COM1B1);
    2682:	ef e4       	ldi	r30, 0x4F	; 79
    2684:	f0 e0       	ldi	r31, 0x00	; 0
    2686:	82 ea       	ldi	r24, 0xA2	; 162
    2688:	80 83       	st	Z, r24
    268a:	03 c0       	rjmp	.+6      	; 0x2692 <__vector_10+0x43c>
			else
				TCCR1A = 0;
    268c:	ef e4       	ldi	r30, 0x4F	; 79
    268e:	f0 e0       	ldi	r31, 0x00	; 0
    2690:	10 82       	st	Z, r1
			speed_adjust_timer = 0;
    2692:	10 92 e3 01 	sts	0x01E3, r1
		}

		ms_timer = 0;
    2696:	10 92 f4 01 	sts	0x01F4, r1
	
	static uint8_t	IRCOMM_RC5_bit;		// bit value
	static uint8_t	IRCOMM_RC5_time;	// count bit time
	static uint16_t IRCOMM_RC5_tmp;		// shift bits in
	
	if((!sysStatACS.rc5_data_received)) {
    269a:	80 91 a5 01 	lds	r24, 0x01A5
    269e:	88 70       	andi	r24, 0x08	; 8
    26a0:	88 23       	and	r24, r24
    26a2:	09 f0       	breq	.+2      	; 0x26a6 <__vector_10+0x450>
    26a4:	77 c0       	rjmp	.+238    	; 0x2794 <__vector_10+0x53e>
		uint16_t tmp = IRCOMM_RC5_tmp;
    26a6:	80 91 82 01 	lds	r24, 0x0182
    26aa:	90 91 83 01 	lds	r25, 0x0183
    26ae:	9a 83       	std	Y+2, r25	; 0x02
    26b0:	89 83       	std	Y+1, r24	; 0x01
		if(++IRCOMM_RC5_time > RC5_PULSE_MAX) {				// count pulse time
    26b2:	80 91 84 01 	lds	r24, 0x0184
    26b6:	8f 5f       	subi	r24, 0xFF	; 255
    26b8:	80 93 84 01 	sts	0x0184, r24
    26bc:	80 91 84 01 	lds	r24, 0x0184
    26c0:	86 31       	cpi	r24, 0x16	; 22
    26c2:	f0 f0       	brcs	.+60     	; 0x2700 <__vector_10+0x4aa>
			if(!(tmp & 0x4000) && (tmp & 0x2000)) {			// only 14 bits received?
    26c4:	89 81       	ldd	r24, Y+1	; 0x01
    26c6:	9a 81       	ldd	r25, Y+2	; 0x02
    26c8:	80 70       	andi	r24, 0x00	; 0
    26ca:	90 74       	andi	r25, 0x40	; 64
    26cc:	00 97       	sbiw	r24, 0x00	; 0
    26ce:	89 f4       	brne	.+34     	; 0x26f2 <__vector_10+0x49c>
    26d0:	89 81       	ldd	r24, Y+1	; 0x01
    26d2:	9a 81       	ldd	r25, Y+2	; 0x02
    26d4:	80 70       	andi	r24, 0x00	; 0
    26d6:	90 72       	andi	r25, 0x20	; 32
    26d8:	00 97       	sbiw	r24, 0x00	; 0
    26da:	59 f0       	breq	.+22     	; 0x26f2 <__vector_10+0x49c>
				IRCOMM_RC5_data_ok.data = tmp;				// store result
    26dc:	89 81       	ldd	r24, Y+1	; 0x01
    26de:	9a 81       	ldd	r25, Y+2	; 0x02
    26e0:	90 93 ff 01 	sts	0x01FF, r25
    26e4:	80 93 fe 01 	sts	0x01FE, r24
				sysStatACS.rc5_data_received = true; // we have new data!
    26e8:	80 91 a5 01 	lds	r24, 0x01A5
    26ec:	88 60       	ori	r24, 0x08	; 8
    26ee:	80 93 a5 01 	sts	0x01A5, r24
			}
			sysStatACS.detect_rc5 = false; // NO RC5! 
    26f2:	80 91 a5 01 	lds	r24, 0x01A5
    26f6:	8f 7e       	andi	r24, 0xEF	; 239
    26f8:	80 93 a5 01 	sts	0x01A5, r24
			tmp = 0;
    26fc:	1a 82       	std	Y+2, r1	; 0x02
    26fe:	19 82       	std	Y+1, r1	; 0x01
		}
		if ((IRCOMM_RC5_bit ^ PINB) & ACS) {				// change detect
    2700:	e6 e3       	ldi	r30, 0x36	; 54
    2702:	f0 e0       	ldi	r31, 0x00	; 0
    2704:	90 81       	ld	r25, Z
    2706:	80 91 85 01 	lds	r24, 0x0185
    270a:	89 27       	eor	r24, r25
    270c:	88 2f       	mov	r24, r24
    270e:	90 e0       	ldi	r25, 0x00	; 0
    2710:	84 70       	andi	r24, 0x04	; 4
    2712:	90 70       	andi	r25, 0x00	; 0
    2714:	00 97       	sbiw	r24, 0x00	; 0
    2716:	c1 f1       	breq	.+112    	; 0x2788 <__vector_10+0x532>
			IRCOMM_RC5_bit = ~IRCOMM_RC5_bit;				// 0x00 -> 0xFF -> 0x00
    2718:	80 91 85 01 	lds	r24, 0x0185
    271c:	80 95       	com	r24
    271e:	80 93 85 01 	sts	0x0185, r24
			if(IRCOMM_RC5_time < RC5_PULSE_MIN)	{			// to short
    2722:	80 91 84 01 	lds	r24, 0x0184
    2726:	87 30       	cpi	r24, 0x07	; 7
    2728:	38 f4       	brcc	.+14     	; 0x2738 <__vector_10+0x4e2>
				sysStatACS.detect_rc5 = false; // RC5 transmission detected! 
    272a:	80 91 a5 01 	lds	r24, 0x01A5
    272e:	8f 7e       	andi	r24, 0xEF	; 239
    2730:	80 93 a5 01 	sts	0x01A5, r24
				tmp = 0;
    2734:	1a 82       	std	Y+2, r1	; 0x02
    2736:	19 82       	std	Y+1, r1	; 0x01
			}
			if(!tmp || (IRCOMM_RC5_time > RC5_PULSE_1_2)) {	// start or long pulse time
    2738:	89 81       	ldd	r24, Y+1	; 0x01
    273a:	9a 81       	ldd	r25, Y+2	; 0x02
    273c:	00 97       	sbiw	r24, 0x00	; 0
    273e:	21 f0       	breq	.+8      	; 0x2748 <__vector_10+0x4f2>
    2740:	80 91 84 01 	lds	r24, 0x0184
    2744:	8f 30       	cpi	r24, 0x0F	; 15
    2746:	00 f1       	brcs	.+64     	; 0x2788 <__vector_10+0x532>
				sysStatACS.detect_rc5 = true;
    2748:	80 91 a5 01 	lds	r24, 0x01A5
    274c:	80 61       	ori	r24, 0x10	; 16
    274e:	80 93 a5 01 	sts	0x01A5, r24
				if(!(tmp & 0x4000))							// not to many bits
    2752:	89 81       	ldd	r24, Y+1	; 0x01
    2754:	9a 81       	ldd	r25, Y+2	; 0x02
    2756:	80 70       	andi	r24, 0x00	; 0
    2758:	90 74       	andi	r25, 0x40	; 64
    275a:	00 97       	sbiw	r24, 0x00	; 0
    275c:	31 f4       	brne	.+12     	; 0x276a <__vector_10+0x514>
					tmp <<= 1;								// shift
    275e:	89 81       	ldd	r24, Y+1	; 0x01
    2760:	9a 81       	ldd	r25, Y+2	; 0x02
    2762:	88 0f       	add	r24, r24
    2764:	99 1f       	adc	r25, r25
    2766:	9a 83       	std	Y+2, r25	; 0x02
    2768:	89 83       	std	Y+1, r24	; 0x01
				if(!(IRCOMM_RC5_bit & ACS))					// inverted bit
    276a:	80 91 85 01 	lds	r24, 0x0185
    276e:	88 2f       	mov	r24, r24
    2770:	90 e0       	ldi	r25, 0x00	; 0
    2772:	84 70       	andi	r24, 0x04	; 4
    2774:	90 70       	andi	r25, 0x00	; 0
    2776:	00 97       	sbiw	r24, 0x00	; 0
    2778:	29 f4       	brne	.+10     	; 0x2784 <__vector_10+0x52e>
					tmp |= 1;								// insert new bit
    277a:	89 81       	ldd	r24, Y+1	; 0x01
    277c:	9a 81       	ldd	r25, Y+2	; 0x02
    277e:	81 60       	ori	r24, 0x01	; 1
    2780:	9a 83       	std	Y+2, r25	; 0x02
    2782:	89 83       	std	Y+1, r24	; 0x01
				IRCOMM_RC5_time = 0;						// count next pulse time
    2784:	10 92 84 01 	sts	0x0184, r1
			}
		}
		IRCOMM_RC5_tmp = tmp;	
    2788:	89 81       	ldd	r24, Y+1	; 0x01
    278a:	9a 81       	ldd	r25, Y+2	; 0x02
    278c:	90 93 83 01 	sts	0x0183, r25
    2790:	80 93 82 01 	sts	0x0182, r24
		if(!isEncoderRight())
			cycle_l_r_tmp++;
		else 
			cycle_h_r_tmp++;
	#endif
}
    2794:	2b 96       	adiw	r28, 0x0b	; 11
    2796:	de bf       	out	0x3e, r29	; 62
    2798:	cd bf       	out	0x3d, r28	; 61
    279a:	cf 91       	pop	r28
    279c:	df 91       	pop	r29
    279e:	ff 91       	pop	r31
    27a0:	ef 91       	pop	r30
    27a2:	bf 91       	pop	r27
    27a4:	af 91       	pop	r26
    27a6:	9f 91       	pop	r25
    27a8:	8f 91       	pop	r24
    27aa:	7f 91       	pop	r23
    27ac:	6f 91       	pop	r22
    27ae:	5f 91       	pop	r21
    27b0:	3f 91       	pop	r19
    27b2:	2f 91       	pop	r18
    27b4:	0f 90       	pop	r0
    27b6:	0f be       	out	0x3f, r0	; 63
    27b8:	0f 90       	pop	r0
    27ba:	1f 90       	pop	r1
    27bc:	18 95       	reti

000027be <sleep>:
 *		sleep(100); // delay 100 * 100us = 10000us = 10ms
 *		// The maximum delay is:
 *		sleep(255); // delay 255 * 100us = 25500us = 25.5ms
 */
void sleep(uint8_t time)
{
    27be:	df 93       	push	r29
    27c0:	cf 93       	push	r28
    27c2:	0f 92       	push	r0
    27c4:	cd b7       	in	r28, 0x3d	; 61
    27c6:	de b7       	in	r29, 0x3e	; 62
    27c8:	89 83       	std	Y+1, r24	; 0x01
	for (delay_timer = 0; delay_timer < time;);
    27ca:	10 92 f1 01 	sts	0x01F1, r1
    27ce:	90 91 f1 01 	lds	r25, 0x01F1
    27d2:	89 81       	ldd	r24, Y+1	; 0x01
    27d4:	98 17       	cp	r25, r24
    27d6:	d8 f3       	brcs	.-10     	; 0x27ce <sleep+0x10>
}
    27d8:	0f 90       	pop	r0
    27da:	cf 91       	pop	r28
    27dc:	df 91       	pop	r29
    27de:	08 95       	ret

000027e0 <mSleep>:
 *      mSleep(100); // delay 100 * 1ms = 100ms = 0.1s
 *		mSleep(1000); // delay 1000 * 1ms = 1000ms = 1s
 *
 */
void mSleep(uint16_t time)
{
    27e0:	df 93       	push	r29
    27e2:	cf 93       	push	r28
    27e4:	00 d0       	rcall	.+0      	; 0x27e6 <mSleep+0x6>
    27e6:	0f 92       	push	r0
    27e8:	cd b7       	in	r28, 0x3d	; 61
    27ea:	de b7       	in	r29, 0x3e	; 62
    27ec:	9a 83       	std	Y+2, r25	; 0x02
    27ee:	89 83       	std	Y+1, r24	; 0x01
    27f0:	03 c0       	rjmp	.+6      	; 0x27f8 <mSleep+0x18>
	while (time--) sleep(10);
    27f2:	8a e0       	ldi	r24, 0x0A	; 10
    27f4:	0e 94 df 13 	call	0x27be	; 0x27be <sleep>
    27f8:	1b 82       	std	Y+3, r1	; 0x03
    27fa:	89 81       	ldd	r24, Y+1	; 0x01
    27fc:	9a 81       	ldd	r25, Y+2	; 0x02
    27fe:	00 97       	sbiw	r24, 0x00	; 0
    2800:	11 f0       	breq	.+4      	; 0x2806 <mSleep+0x26>
    2802:	81 e0       	ldi	r24, 0x01	; 1
    2804:	8b 83       	std	Y+3, r24	; 0x03
    2806:	89 81       	ldd	r24, Y+1	; 0x01
    2808:	9a 81       	ldd	r25, Y+2	; 0x02
    280a:	01 97       	sbiw	r24, 0x01	; 1
    280c:	9a 83       	std	Y+2, r25	; 0x02
    280e:	89 83       	std	Y+1, r24	; 0x01
    2810:	8b 81       	ldd	r24, Y+3	; 0x03
    2812:	88 23       	and	r24, r24
    2814:	71 f7       	brne	.-36     	; 0x27f2 <mSleep+0x12>
}
    2816:	0f 90       	pop	r0
    2818:	0f 90       	pop	r0
    281a:	0f 90       	pop	r0
    281c:	cf 91       	pop	r28
    281e:	df 91       	pop	r29
    2820:	08 95       	ret

00002822 <delayCycles>:
 * Example:
 * 	delayCycles(1000); // Delays for minimal 1000 instruction cycles
 *					   // (it will be a lot more...)
 */
void delayCycles(uint16_t dly)
{
    2822:	df 93       	push	r29
    2824:	cf 93       	push	r28
    2826:	00 d0       	rcall	.+0      	; 0x2828 <delayCycles+0x6>
    2828:	0f 92       	push	r0
    282a:	cd b7       	in	r28, 0x3d	; 61
    282c:	de b7       	in	r29, 0x3e	; 62
    282e:	9a 83       	std	Y+2, r25	; 0x02
    2830:	89 83       	std	Y+1, r24	; 0x01
    2832:	01 c0       	rjmp	.+2      	; 0x2836 <delayCycles+0x14>
	while(dly--) nop();
    2834:	00 00       	nop
    2836:	1b 82       	std	Y+3, r1	; 0x03
    2838:	89 81       	ldd	r24, Y+1	; 0x01
    283a:	9a 81       	ldd	r25, Y+2	; 0x02
    283c:	00 97       	sbiw	r24, 0x00	; 0
    283e:	11 f0       	breq	.+4      	; 0x2844 <delayCycles+0x22>
    2840:	81 e0       	ldi	r24, 0x01	; 1
    2842:	8b 83       	std	Y+3, r24	; 0x03
    2844:	89 81       	ldd	r24, Y+1	; 0x01
    2846:	9a 81       	ldd	r25, Y+2	; 0x02
    2848:	01 97       	sbiw	r24, 0x01	; 1
    284a:	9a 83       	std	Y+2, r25	; 0x02
    284c:	89 83       	std	Y+1, r24	; 0x01
    284e:	8b 81       	ldd	r24, Y+3	; 0x03
    2850:	88 23       	and	r24, r24
    2852:	81 f7       	brne	.-32     	; 0x2834 <delayCycles+0x12>
}
    2854:	0f 90       	pop	r0
    2856:	0f 90       	pop	r0
    2858:	0f 90       	pop	r0
    285a:	cf 91       	pop	r28
    285c:	df 91       	pop	r29
    285e:	08 95       	ret

00002860 <extIntON>:

/**
 * Set external interrupt to high level
 */
void extIntON(void)
{
    2860:	df 93       	push	r29
    2862:	cf 93       	push	r28
    2864:	cd b7       	in	r28, 0x3d	; 61
    2866:	de b7       	in	r29, 0x3e	; 62
	DDRA |= E_INT1;
    2868:	aa e3       	ldi	r26, 0x3A	; 58
    286a:	b0 e0       	ldi	r27, 0x00	; 0
    286c:	ea e3       	ldi	r30, 0x3A	; 58
    286e:	f0 e0       	ldi	r31, 0x00	; 0
    2870:	80 81       	ld	r24, Z
    2872:	80 61       	ori	r24, 0x10	; 16
    2874:	8c 93       	st	X, r24
	PORTA |= E_INT1;
    2876:	ab e3       	ldi	r26, 0x3B	; 59
    2878:	b0 e0       	ldi	r27, 0x00	; 0
    287a:	eb e3       	ldi	r30, 0x3B	; 59
    287c:	f0 e0       	ldi	r31, 0x00	; 0
    287e:	80 81       	ld	r24, Z
    2880:	80 61       	ori	r24, 0x10	; 16
    2882:	8c 93       	st	X, r24
}
    2884:	cf 91       	pop	r28
    2886:	df 91       	pop	r29
    2888:	08 95       	ret

0000288a <extIntOFF>:

/**
 * Set external interrupt to low level
 */
void extIntOFF(void)
{
    288a:	df 93       	push	r29
    288c:	cf 93       	push	r28
    288e:	cd b7       	in	r28, 0x3d	; 61
    2890:	de b7       	in	r29, 0x3e	; 62
	PORTA &= ~E_INT1;
    2892:	ab e3       	ldi	r26, 0x3B	; 59
    2894:	b0 e0       	ldi	r27, 0x00	; 0
    2896:	eb e3       	ldi	r30, 0x3B	; 59
    2898:	f0 e0       	ldi	r31, 0x00	; 0
    289a:	80 81       	ld	r24, Z
    289c:	8f 7e       	andi	r24, 0xEF	; 239
    289e:	8c 93       	st	X, r24
	DDRA &= ~E_INT1;
    28a0:	aa e3       	ldi	r26, 0x3A	; 58
    28a2:	b0 e0       	ldi	r27, 0x00	; 0
    28a4:	ea e3       	ldi	r30, 0x3A	; 58
    28a6:	f0 e0       	ldi	r31, 0x00	; 0
    28a8:	80 81       	ld	r24, Z
    28aa:	8f 7e       	andi	r24, 0xEF	; 239
    28ac:	8c 93       	st	X, r24
}
    28ae:	cf 91       	pop	r28
    28b0:	df 91       	pop	r29
    28b2:	08 95       	ret

000028b4 <task_RP6System>:

/**
 * Calls all important system tasks.
 */
void task_RP6System(void)
{
    28b4:	df 93       	push	r29
    28b6:	cf 93       	push	r28
    28b8:	cd b7       	in	r28, 0x3d	; 61
    28ba:	de b7       	in	r29, 0x3e	; 62
	task_ADC();
    28bc:	0e 94 3e 05 	call	0xa7c	; 0xa7c <task_ADC>
	task_ACS();
    28c0:	0e 94 9a 0d 	call	0x1b34	; 0x1b34 <task_ACS>
	task_Bumpers();
    28c4:	0e 94 c6 04 	call	0x98c	; 0x98c <task_Bumpers>
	task_motionControl();
    28c8:	0e 94 d6 06 	call	0xdac	; 0xdac <task_motionControl>
}
    28cc:	cf 91       	pop	r28
    28ce:	df 91       	pop	r29
    28d0:	08 95       	ret

000028d2 <initRobotBase>:
 *				return 0;
 *			}
 *
 */
void initRobotBase(void)
{
    28d2:	df 93       	push	r29
    28d4:	cf 93       	push	r28
    28d6:	0f 92       	push	r0
    28d8:	cd b7       	in	r28, 0x3d	; 61
    28da:	de b7       	in	r29, 0x3e	; 62
	portInit();		// Setup port directions and initial values.
    28dc:	eb e3       	ldi	r30, 0x3B	; 59
    28de:	f0 e0       	ldi	r31, 0x00	; 0
    28e0:	10 82       	st	Z, r1
    28e2:	e8 e3       	ldi	r30, 0x38	; 56
    28e4:	f0 e0       	ldi	r31, 0x00	; 0
    28e6:	10 82       	st	Z, r1
    28e8:	e5 e3       	ldi	r30, 0x35	; 53
    28ea:	f0 e0       	ldi	r31, 0x00	; 0
    28ec:	10 82       	st	Z, r1
    28ee:	e2 e3       	ldi	r30, 0x32	; 50
    28f0:	f0 e0       	ldi	r31, 0x00	; 0
    28f2:	81 e0       	ldi	r24, 0x01	; 1
    28f4:	80 83       	st	Z, r24
    28f6:	ea e3       	ldi	r30, 0x3A	; 58
    28f8:	f0 e0       	ldi	r31, 0x00	; 0
    28fa:	10 82       	st	Z, r1
    28fc:	e7 e3       	ldi	r30, 0x37	; 55
    28fe:	f0 e0       	ldi	r31, 0x00	; 0
    2900:	88 e5       	ldi	r24, 0x58	; 88
    2902:	80 83       	st	Z, r24
    2904:	e4 e3       	ldi	r30, 0x34	; 52
    2906:	f0 e0       	ldi	r31, 0x00	; 0
    2908:	8c e8       	ldi	r24, 0x8C	; 140
    290a:	80 83       	st	Z, r24
    290c:	e1 e3       	ldi	r30, 0x31	; 49
    290e:	f0 e0       	ldi	r31, 0x00	; 0
    2910:	82 ef       	ldi	r24, 0xF2	; 242
    2912:	80 83       	st	Z, r24
					// THIS IS THE MOST IMPORTANT STEP!

	cli();			// Disable global interrupts
    2914:	f8 94       	cli
	
	enableResetButton(); // Make sure the Reset Button is enabled!
    2916:	a8 e3       	ldi	r26, 0x38	; 56
    2918:	b0 e0       	ldi	r27, 0x00	; 0
    291a:	e8 e3       	ldi	r30, 0x38	; 56
    291c:	f0 e0       	ldi	r31, 0x00	; 0
    291e:	80 81       	ld	r24, Z
    2920:	8f 7d       	andi	r24, 0xDF	; 223
    2922:	8c 93       	st	X, r24
    2924:	a7 e3       	ldi	r26, 0x37	; 55
    2926:	b0 e0       	ldi	r27, 0x00	; 0
    2928:	e7 e3       	ldi	r30, 0x37	; 55
    292a:	f0 e0       	ldi	r31, 0x00	; 0
    292c:	80 81       	ld	r24, Z
    292e:	80 62       	ori	r24, 0x20	; 32
    2930:	8c 93       	st	X, r24
    2932:	8c 91       	ld	r24, X
						 // Do not disable it if you want to be able to
						 // reset your robot! (Otherwise you can only
						 // stop it by switching it off completely, 
						 // if it gets out of control ;) )

	IRCOMM_OFF(); 	     // Make sure that IRCOMM and ...
    2934:	a2 e3       	ldi	r26, 0x32	; 50
    2936:	b0 e0       	ldi	r27, 0x00	; 0
    2938:	e2 e3       	ldi	r30, 0x32	; 50
    293a:	f0 e0       	ldi	r31, 0x00	; 0
    293c:	80 81       	ld	r24, Z
    293e:	8f 77       	andi	r24, 0x7F	; 127
    2940:	8c 93       	st	X, r24
	setACSPwrOff();		 // ACS are turned OFF!
    2942:	0e 94 55 10 	call	0x20aa	; 0x20aa <setACSPwrOff>

	// UART:
	UBRRH = UBRR_BAUD_LOW >> 8;	// Setup UART: Baudrate is Low Speed
    2946:	e0 e4       	ldi	r30, 0x40	; 64
    2948:	f0 e0       	ldi	r31, 0x00	; 0
    294a:	10 82       	st	Z, r1
	UBRRL = (uint8_t) UBRR_BAUD_LOW;
    294c:	e9 e2       	ldi	r30, 0x29	; 41
    294e:	f0 e0       	ldi	r31, 0x00	; 0
    2950:	8c e0       	ldi	r24, 0x0C	; 12
    2952:	80 83       	st	Z, r24
	UCSRA = 0x00;
    2954:	eb e2       	ldi	r30, 0x2B	; 43
    2956:	f0 e0       	ldi	r31, 0x00	; 0
    2958:	10 82       	st	Z, r1
    UCSRC = (1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0);
    295a:	e0 e4       	ldi	r30, 0x40	; 64
    295c:	f0 e0       	ldi	r31, 0x00	; 0
    295e:	86 e8       	ldi	r24, 0x86	; 134
    2960:	80 83       	st	Z, r24
    UCSRB = (1 << TXEN) | (1 << RXEN) | (1 << RXCIE);
    2962:	ea e2       	ldi	r30, 0x2A	; 42
    2964:	f0 e0       	ldi	r31, 0x00	; 0
    2966:	88 e9       	ldi	r24, 0x98	; 152
    2968:	80 83       	st	Z, r24
	
	// Initialize ADC:
	ADMUX = 0; //external reference 
    296a:	e7 e2       	ldi	r30, 0x27	; 39
    296c:	f0 e0       	ldi	r31, 0x00	; 0
    296e:	10 82       	st	Z, r1
	ADCSRA = (0<<ADIE) | (0<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADIF);
    2970:	e6 e2       	ldi	r30, 0x26	; 38
    2972:	f0 e0       	ldi	r31, 0x00	; 0
    2974:	86 e1       	ldi	r24, 0x16	; 22
    2976:	80 83       	st	Z, r24
	SFIOR = 0;
    2978:	e0 e5       	ldi	r30, 0x50	; 80
    297a:	f0 e0       	ldi	r31, 0x00	; 0
    297c:	10 82       	st	Z, r1

	// Initialize External interrupts:
	MCUCR = (0 << ISC11) | (1 << ISC10) | (0 << ISC01) | (1 << ISC00);
    297e:	e5 e5       	ldi	r30, 0x55	; 85
    2980:	f0 e0       	ldi	r31, 0x00	; 0
    2982:	85 e0       	ldi	r24, 0x05	; 5
    2984:	80 83       	st	Z, r24
	GICR = (1 << INT2) | (1 << INT1) | (1 << INT0);
    2986:	eb e5       	ldi	r30, 0x5B	; 91
    2988:	f0 e0       	ldi	r31, 0x00	; 0
    298a:	80 ee       	ldi	r24, 0xE0	; 224
    298c:	80 83       	st	Z, r24
	MCUCSR = (0 << ISC2);
    298e:	e4 e5       	ldi	r30, 0x54	; 84
    2990:	f0 e0       	ldi	r31, 0x00	; 0
    2992:	10 82       	st	Z, r1

	// Initialize Timer 0 -  100s cycle for Delays/Stopwatches, RC5 reception etc.:
	TCCR0 =   (0 << WGM00) | (1 << WGM01) 
    2994:	e3 e5       	ldi	r30, 0x53	; 83
    2996:	f0 e0       	ldi	r31, 0x00	; 0
    2998:	8a e0       	ldi	r24, 0x0A	; 10
    299a:	80 83       	st	Z, r24
			| (0 << COM00) | (0 << COM01) 
			| (0 << CS02)  | (1 << CS01) | (0 << CS00);
	OCR0  = 99;
    299c:	ec e5       	ldi	r30, 0x5C	; 92
    299e:	f0 e0       	ldi	r31, 0x00	; 0
    29a0:	83 e6       	ldi	r24, 0x63	; 99
    29a2:	80 83       	st	Z, r24

	// Initialize Timer1 - PWM:
	// PWM, phase correct with ICR1 as top value.
	TCCR1A = (0 << WGM10) | (1 << WGM11) | (1 << COM1A1) | (1 << COM1B1);
    29a4:	ef e4       	ldi	r30, 0x4F	; 79
    29a6:	f0 e0       	ldi	r31, 0x00	; 0
    29a8:	82 ea       	ldi	r24, 0xA2	; 162
    29aa:	80 83       	st	Z, r24
	TCCR1B =  (1 << WGM13) | (0 << WGM12) | (1 << CS10);
    29ac:	ee e4       	ldi	r30, 0x4E	; 78
    29ae:	f0 e0       	ldi	r31, 0x00	; 0
    29b0:	81 e1       	ldi	r24, 0x11	; 17
    29b2:	80 83       	st	Z, r24
	ICR1 = 210; // Phase corret PWM top value - 210 results in 
    29b4:	e6 e4       	ldi	r30, 0x46	; 70
    29b6:	f0 e0       	ldi	r31, 0x00	; 0
    29b8:	82 ed       	ldi	r24, 0xD2	; 210
    29ba:	90 e0       	ldi	r25, 0x00	; 0
    29bc:	91 83       	std	Z+1, r25	; 0x01
    29be:	80 83       	st	Z, r24
				// annoying high pitch noises from the motors!
				// 19 kHz is a bit over the maximum frequency most people can
				// hear!
				// 
				// ATTENTION: Max PWM value is 210 and NOT 255 !!!
	OCR1AL = 0;
    29c0:	ea e4       	ldi	r30, 0x4A	; 74
    29c2:	f0 e0       	ldi	r31, 0x00	; 0
    29c4:	10 82       	st	Z, r1
	OCR1BL = 0;
    29c6:	e8 e4       	ldi	r30, 0x48	; 72
    29c8:	f0 e0       	ldi	r31, 0x00	; 0
    29ca:	10 82       	st	Z, r1
	setMotorDir(FWD,FWD); 	// Direction Forwards
    29cc:	80 e0       	ldi	r24, 0x00	; 0
    29ce:	60 e0       	ldi	r22, 0x00	; 0
    29d0:	0e 94 f9 0b 	call	0x17f2	; 0x17f2 <setMotorDir>

	// Initialize Timer2 - ACS:
	TCCR2 = (1 << WGM21) | (0 << COM20) | (1 << CS20);
    29d4:	e5 e4       	ldi	r30, 0x45	; 69
    29d6:	f0 e0       	ldi	r31, 0x00	; 0
    29d8:	89 e0       	ldi	r24, 0x09	; 9
    29da:	80 83       	st	Z, r24
	OCR2  = 0x6E; // 0x6E = 72kHz @8MHz
    29dc:	e3 e4       	ldi	r30, 0x43	; 67
    29de:	f0 e0       	ldi	r31, 0x00	; 0
    29e0:	8e e6       	ldi	r24, 0x6E	; 110
    29e2:	80 83       	st	Z, r24
	
	// Initialize Timer Interrupts:
	TIMSK = (1 << OCIE0); //| (1 << OCIE2); // Fixed: Timer2 Interrupt is turned 
    29e4:	e9 e5       	ldi	r30, 0x59	; 89
    29e6:	f0 e0       	ldi	r31, 0x00	; 0
    29e8:	82 e0       	ldi	r24, 0x02	; 2
    29ea:	80 83       	st	Z, r24
	                      // off by default now! It is only active 
						  // when ACS/IRCOMM are transmitting.

	// Initialize ACS:
	sysStatACS.channel = ACS_CHANNEL_RIGHT;
    29ec:	80 91 a5 01 	lds	r24, 0x01A5
    29f0:	81 60       	ori	r24, 0x01	; 1
    29f2:	80 93 a5 01 	sts	0x01A5, r24
	acs_state = ACS_STATE_IRCOMM_DELAY;
    29f6:	81 e0       	ldi	r24, 0x01	; 1
    29f8:	80 93 66 00 	sts	0x0066, r24

	sei(); // Enable Global Interrupts
    29fc:	78 94       	sei
}
    29fe:	0f 90       	pop	r0
    2a00:	cf 91       	pop	r28
    2a02:	df 91       	pop	r29
    2a04:	08 95       	ret

00002a06 <I2CTWI_initSlave>:
 *
 * Example:
 * I2CTWI_initSlave((TWI_slaveAddress<<TWI_ADR_BITS) | (TRUE<<TWI_GEN_BIT));  
 */
void I2CTWI_initSlave(uint8_t address)
{
    2a06:	df 93       	push	r29
    2a08:	cf 93       	push	r28
    2a0a:	0f 92       	push	r0
    2a0c:	cd b7       	in	r28, 0x3d	; 61
    2a0e:	de b7       	in	r29, 0x3e	; 62
    2a10:	89 83       	std	Y+1, r24	; 0x01
	cli();
    2a12:	f8 94       	cli
	TWAR = address;                  // Set own TWI slave address. Accept TWI General Calls.
    2a14:	e2 e2       	ldi	r30, 0x22	; 34
    2a16:	f0 e0       	ldi	r31, 0x00	; 0
    2a18:	89 81       	ldd	r24, Y+1	; 0x01
    2a1a:	80 83       	st	Z, r24
	TWDR = 0xFF;                     // Default content = SDA released.
    2a1c:	e3 e2       	ldi	r30, 0x23	; 35
    2a1e:	f0 e0       	ldi	r31, 0x00	; 0
    2a20:	8f ef       	ldi	r24, 0xFF	; 255
    2a22:	80 83       	st	Z, r24
	TWCR = (1<<TWEN);
    2a24:	e6 e5       	ldi	r30, 0x56	; 86
    2a26:	f0 e0       	ldi	r31, 0x00	; 0
    2a28:	84 e0       	ldi	r24, 0x04	; 4
    2a2a:	80 83       	st	Z, r24
	sei();
    2a2c:	78 94       	sei
	// Start the TWI transceiver to enable reception of the first command from the TWI Master.
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    2a2e:	e6 e5       	ldi	r30, 0x56	; 86
    2a30:	f0 e0       	ldi	r31, 0x00	; 0
    2a32:	85 ec       	ldi	r24, 0xC5	; 197
    2a34:	80 83       	st	Z, r24
}
    2a36:	0f 90       	pop	r0
    2a38:	cf 91       	pop	r28
    2a3a:	df 91       	pop	r29
    2a3c:	08 95       	ret

00002a3e <__vector_19>:

volatile uint8_t I2CTWI_readBusy = 0;
volatile uint8_t I2CTWI_writeBusy = 0;

ISR (TWI_vect)
{
    2a3e:	1f 92       	push	r1
    2a40:	0f 92       	push	r0
    2a42:	0f b6       	in	r0, 0x3f	; 63
    2a44:	0f 92       	push	r0
    2a46:	11 24       	eor	r1, r1
    2a48:	2f 93       	push	r18
    2a4a:	3f 93       	push	r19
    2a4c:	8f 93       	push	r24
    2a4e:	9f 93       	push	r25
    2a50:	af 93       	push	r26
    2a52:	bf 93       	push	r27
    2a54:	ef 93       	push	r30
    2a56:	ff 93       	push	r31
    2a58:	df 93       	push	r29
    2a5a:	cf 93       	push	r28
    2a5c:	00 d0       	rcall	.+0      	; 0x2a5e <__vector_19+0x20>
    2a5e:	cd b7       	in	r28, 0x3d	; 61
    2a60:	de b7       	in	r29, 0x3e	; 62
	static uint8_t current_register = 0;
	static uint8_t TWI_state = I2CTWI_STATE_IDLE;
	switch (TWSR) {
    2a62:	e1 e2       	ldi	r30, 0x21	; 33
    2a64:	f0 e0       	ldi	r31, 0x00	; 0
    2a66:	80 81       	ld	r24, Z
    2a68:	28 2f       	mov	r18, r24
    2a6a:	30 e0       	ldi	r19, 0x00	; 0
    2a6c:	3a 83       	std	Y+2, r19	; 0x02
    2a6e:	29 83       	std	Y+1, r18	; 0x01
    2a70:	89 81       	ldd	r24, Y+1	; 0x01
    2a72:	9a 81       	ldd	r25, Y+2	; 0x02
    2a74:	80 39       	cpi	r24, 0x90	; 144
    2a76:	91 05       	cpc	r25, r1
    2a78:	09 f4       	brne	.+2      	; 0x2a7c <__vector_19+0x3e>
    2a7a:	9c c0       	rjmp	.+312    	; 0x2bb4 <__vector_19+0x176>
    2a7c:	29 81       	ldd	r18, Y+1	; 0x01
    2a7e:	3a 81       	ldd	r19, Y+2	; 0x02
    2a80:	21 39       	cpi	r18, 0x91	; 145
    2a82:	31 05       	cpc	r19, r1
    2a84:	9c f4       	brge	.+38     	; 0x2aac <__vector_19+0x6e>
    2a86:	89 81       	ldd	r24, Y+1	; 0x01
    2a88:	9a 81       	ldd	r25, Y+2	; 0x02
    2a8a:	80 37       	cpi	r24, 0x70	; 112
    2a8c:	91 05       	cpc	r25, r1
    2a8e:	09 f4       	brne	.+2      	; 0x2a92 <__vector_19+0x54>
    2a90:	89 c0       	rjmp	.+274    	; 0x2ba4 <__vector_19+0x166>
    2a92:	29 81       	ldd	r18, Y+1	; 0x01
    2a94:	3a 81       	ldd	r19, Y+2	; 0x02
    2a96:	20 38       	cpi	r18, 0x80	; 128
    2a98:	31 05       	cpc	r19, r1
    2a9a:	09 f4       	brne	.+2      	; 0x2a9e <__vector_19+0x60>
    2a9c:	5a c0       	rjmp	.+180    	; 0x2b52 <__vector_19+0x114>
    2a9e:	89 81       	ldd	r24, Y+1	; 0x01
    2aa0:	9a 81       	ldd	r25, Y+2	; 0x02
    2aa2:	80 36       	cpi	r24, 0x60	; 96
    2aa4:	91 05       	cpc	r25, r1
    2aa6:	09 f4       	brne	.+2      	; 0x2aaa <__vector_19+0x6c>
    2aa8:	49 c0       	rjmp	.+146    	; 0x2b3c <__vector_19+0xfe>
    2aaa:	98 c0       	rjmp	.+304    	; 0x2bdc <__vector_19+0x19e>
    2aac:	29 81       	ldd	r18, Y+1	; 0x01
    2aae:	3a 81       	ldd	r19, Y+2	; 0x02
    2ab0:	28 3a       	cpi	r18, 0xA8	; 168
    2ab2:	31 05       	cpc	r19, r1
    2ab4:	b9 f0       	breq	.+46     	; 0x2ae4 <__vector_19+0xa6>
    2ab6:	89 81       	ldd	r24, Y+1	; 0x01
    2ab8:	9a 81       	ldd	r25, Y+2	; 0x02
    2aba:	89 3a       	cpi	r24, 0xA9	; 169
    2abc:	91 05       	cpc	r25, r1
    2abe:	3c f4       	brge	.+14     	; 0x2ace <__vector_19+0x90>
    2ac0:	29 81       	ldd	r18, Y+1	; 0x01
    2ac2:	3a 81       	ldd	r19, Y+2	; 0x02
    2ac4:	20 3a       	cpi	r18, 0xA0	; 160
    2ac6:	31 05       	cpc	r19, r1
    2ac8:	09 f4       	brne	.+2      	; 0x2acc <__vector_19+0x8e>
    2aca:	7e c0       	rjmp	.+252    	; 0x2bc8 <__vector_19+0x18a>
    2acc:	87 c0       	rjmp	.+270    	; 0x2bdc <__vector_19+0x19e>
    2ace:	89 81       	ldd	r24, Y+1	; 0x01
    2ad0:	9a 81       	ldd	r25, Y+2	; 0x02
    2ad2:	88 3b       	cpi	r24, 0xB8	; 184
    2ad4:	91 05       	cpc	r25, r1
    2ad6:	61 f0       	breq	.+24     	; 0x2af0 <__vector_19+0xb2>
    2ad8:	29 81       	ldd	r18, Y+1	; 0x01
    2ada:	3a 81       	ldd	r19, Y+2	; 0x02
    2adc:	20 3c       	cpi	r18, 0xC0	; 192
    2ade:	31 05       	cpc	r19, r1
    2ae0:	f9 f0       	breq	.+62     	; 0x2b20 <__vector_19+0xe2>
    2ae2:	7c c0       	rjmp	.+248    	; 0x2bdc <__vector_19+0x19e>
		case TWI_STX_ADR_ACK:   // Own SLA+R has been received; ACK has been returned
			TWI_state = I2CTWI_STATE_READ_REG;				
    2ae4:	84 e0       	ldi	r24, 0x04	; 4
    2ae6:	80 93 8c 01 	sts	0x018C, r24
			I2CTWI_readBusy = 1;		
    2aea:	81 e0       	ldi	r24, 0x01	; 1
    2aec:	80 93 8a 01 	sts	0x018A, r24
		case TWI_STX_DATA_ACK:  // Data byte in TWDR has been transmitted; ACK has been received
			if(TWI_state == I2CTWI_STATE_READ_REG)
    2af0:	80 91 8c 01 	lds	r24, 0x018C
    2af4:	84 30       	cpi	r24, 0x04	; 4
    2af6:	79 f4       	brne	.+30     	; 0x2b16 <__vector_19+0xd8>
				TWDR = I2CTWI_readRegisters[current_register++];
    2af8:	a3 e2       	ldi	r26, 0x23	; 35
    2afa:	b0 e0       	ldi	r27, 0x00	; 0
    2afc:	20 91 8d 01 	lds	r18, 0x018D
    2b00:	82 2f       	mov	r24, r18
    2b02:	90 e0       	ldi	r25, 0x00	; 0
    2b04:	fc 01       	movw	r30, r24
    2b06:	ec 5e       	subi	r30, 0xEC	; 236
    2b08:	fd 4f       	sbci	r31, 0xFD	; 253
    2b0a:	80 81       	ld	r24, Z
    2b0c:	8c 93       	st	X, r24
    2b0e:	82 2f       	mov	r24, r18
    2b10:	8f 5f       	subi	r24, 0xFF	; 255
    2b12:	80 93 8d 01 	sts	0x018D, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Enable TWI Interupt and clear the flag to send byte
    2b16:	e6 e5       	ldi	r30, 0x56	; 86
    2b18:	f0 e0       	ldi	r31, 0x00	; 0
    2b1a:	85 ec       	ldi	r24, 0xC5	; 197
    2b1c:	80 83       	st	Z, r24
    2b1e:	62 c0       	rjmp	.+196    	; 0x2be4 <__vector_19+0x1a6>
		break;
		case TWI_STX_DATA_NACK: // Data byte in TWDR has been transmitted; NACK has been received.
			TWI_state = I2CTWI_STATE_IDLE; // ... this is most likely the end of the transmission.
    2b20:	10 92 8c 01 	sts	0x018C, r1
			current_register = 0;
    2b24:	10 92 8d 01 	sts	0x018D, r1
			I2CTWI_readBusy = 0;	
    2b28:	10 92 8a 01 	sts	0x018A, r1
			I2CTWI_dataWasRead = 1;
    2b2c:	81 e0       	ldi	r24, 0x01	; 1
    2b2e:	80 93 88 01 	sts	0x0188, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    2b32:	e6 e5       	ldi	r30, 0x56	; 86
    2b34:	f0 e0       	ldi	r31, 0x00	; 0
    2b36:	85 ec       	ldi	r24, 0xC5	; 197
    2b38:	80 83       	st	Z, r24
    2b3a:	54 c0       	rjmp	.+168    	; 0x2be4 <__vector_19+0x1a6>
		break;
		case TWI_SRX_ADR_ACK: // Own SLA+W has been received ACK has been returned
			I2CTWI_writeBusy = 1;
    2b3c:	81 e0       	ldi	r24, 0x01	; 1
    2b3e:	80 93 8b 01 	sts	0x018B, r24
			TWI_state = I2CTWI_STATE_WRITE_REG;	
    2b42:	82 e0       	ldi	r24, 0x02	; 2
    2b44:	80 93 8c 01 	sts	0x018C, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Reset the TWI Interupt to wait for a new event.	
    2b48:	e6 e5       	ldi	r30, 0x56	; 86
    2b4a:	f0 e0       	ldi	r31, 0x00	; 0
    2b4c:	85 ec       	ldi	r24, 0xC5	; 197
    2b4e:	80 83       	st	Z, r24
    2b50:	49 c0       	rjmp	.+146    	; 0x2be4 <__vector_19+0x1a6>
		break;
		case TWI_SRX_ADR_DATA_ACK: // Previously addressed with own SLA+W; data has been received; ACK has been returned
			if(TWI_state == I2CTWI_STATE_WRITE_REG) {
    2b52:	80 91 8c 01 	lds	r24, 0x018C
    2b56:	82 30       	cpi	r24, 0x02	; 2
    2b58:	69 f4       	brne	.+26     	; 0x2b74 <__vector_19+0x136>
				current_register = TWDR;
    2b5a:	e3 e2       	ldi	r30, 0x23	; 35
    2b5c:	f0 e0       	ldi	r31, 0x00	; 0
    2b5e:	80 81       	ld	r24, Z
    2b60:	80 93 8d 01 	sts	0x018D, r24
				I2CTWI_dataReadFromReg = current_register;
    2b64:	80 91 8d 01 	lds	r24, 0x018D
    2b68:	80 93 89 01 	sts	0x0189, r24
				TWI_state = I2CTWI_STATE_WRITE_DATA;
    2b6c:	83 e0       	ldi	r24, 0x03	; 3
    2b6e:	80 93 8c 01 	sts	0x018C, r24
    2b72:	13 c0       	rjmp	.+38     	; 0x2b9a <__vector_19+0x15c>
			}
			else if(TWI_state == I2CTWI_STATE_WRITE_DATA)
    2b74:	80 91 8c 01 	lds	r24, 0x018C
    2b78:	83 30       	cpi	r24, 0x03	; 3
    2b7a:	79 f4       	brne	.+30     	; 0x2b9a <__vector_19+0x15c>
				I2CTWI_writeRegisters[current_register++] = TWDR;
    2b7c:	30 91 8d 01 	lds	r19, 0x018D
    2b80:	83 2f       	mov	r24, r19
    2b82:	90 e0       	ldi	r25, 0x00	; 0
    2b84:	e3 e2       	ldi	r30, 0x23	; 35
    2b86:	f0 e0       	ldi	r31, 0x00	; 0
    2b88:	20 81       	ld	r18, Z
    2b8a:	fc 01       	movw	r30, r24
    2b8c:	ec 5f       	subi	r30, 0xFC	; 252
    2b8e:	fd 4f       	sbci	r31, 0xFD	; 253
    2b90:	20 83       	st	Z, r18
    2b92:	83 2f       	mov	r24, r19
    2b94:	8f 5f       	subi	r24, 0xFF	; 255
    2b96:	80 93 8d 01 	sts	0x018D, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Reset the TWI Interupt to wait for a new event, send ACK after next reception
    2b9a:	e6 e5       	ldi	r30, 0x56	; 86
    2b9c:	f0 e0       	ldi	r31, 0x00	; 0
    2b9e:	85 ec       	ldi	r24, 0xC5	; 197
    2ba0:	80 83       	st	Z, r24
    2ba2:	20 c0       	rjmp	.+64     	; 0x2be4 <__vector_19+0x1a6>
		break;
		case TWI_SRX_GEN_ACK: // General call address has been received; ACK has been returned
			TWI_state = I2CTWI_STATE_GEN_CALL;
    2ba4:	81 e0       	ldi	r24, 0x01	; 1
    2ba6:	80 93 8c 01 	sts	0x018C, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    2baa:	e6 e5       	ldi	r30, 0x56	; 86
    2bac:	f0 e0       	ldi	r31, 0x00	; 0
    2bae:	85 ec       	ldi	r24, 0xC5	; 197
    2bb0:	80 83       	st	Z, r24
    2bb2:	18 c0       	rjmp	.+48     	; 0x2be4 <__vector_19+0x1a6>
		break;
		case TWI_SRX_GEN_DATA_ACK: // Previously addressed with general call; data has been received; ACK has been returned
			I2CTWI_genCallCMD = TWDR;
    2bb4:	e3 e2       	ldi	r30, 0x23	; 35
    2bb6:	f0 e0       	ldi	r31, 0x00	; 0
    2bb8:	80 81       	ld	r24, Z
    2bba:	80 93 03 02 	sts	0x0203, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Send ACK after next reception
    2bbe:	e6 e5       	ldi	r30, 0x56	; 86
    2bc0:	f0 e0       	ldi	r31, 0x00	; 0
    2bc2:	85 ec       	ldi	r24, 0xC5	; 197
    2bc4:	80 83       	st	Z, r24
    2bc6:	0e c0       	rjmp	.+28     	; 0x2be4 <__vector_19+0x1a6>
	    break;
		case TWI_SRX_STOP_RESTART:  // A STOP condition or repeated START condition has been received while still addressed as Slave
			TWI_state = I2CTWI_STATE_REP_START;
    2bc8:	85 e0       	ldi	r24, 0x05	; 5
    2bca:	80 93 8c 01 	sts	0x018C, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    2bce:	e6 e5       	ldi	r30, 0x56	; 86
    2bd0:	f0 e0       	ldi	r31, 0x00	; 0
    2bd2:	85 ec       	ldi	r24, 0xC5	; 197
    2bd4:	80 83       	st	Z, r24
			I2CTWI_writeBusy = 0;
    2bd6:	10 92 8b 01 	sts	0x018B, r1
    2bda:	04 c0       	rjmp	.+8      	; 0x2be4 <__vector_19+0x1a6>
		break;
		default: // Any error, no state etc. 
			TWCR = (1<<TWEN)|(1<<TWINT); 
    2bdc:	e6 e5       	ldi	r30, 0x56	; 86
    2bde:	f0 e0       	ldi	r31, 0x00	; 0
    2be0:	84 e8       	ldi	r24, 0x84	; 132
    2be2:	80 83       	st	Z, r24
		break;
	}
}
    2be4:	0f 90       	pop	r0
    2be6:	0f 90       	pop	r0
    2be8:	cf 91       	pop	r28
    2bea:	df 91       	pop	r29
    2bec:	ff 91       	pop	r31
    2bee:	ef 91       	pop	r30
    2bf0:	bf 91       	pop	r27
    2bf2:	af 91       	pop	r26
    2bf4:	9f 91       	pop	r25
    2bf6:	8f 91       	pop	r24
    2bf8:	3f 91       	pop	r19
    2bfa:	2f 91       	pop	r18
    2bfc:	0f 90       	pop	r0
    2bfe:	0f be       	out	0x3f, r0	; 63
    2c00:	0f 90       	pop	r0
    2c02:	1f 90       	pop	r1
    2c04:	18 95       	reti

00002c06 <writeChar>:
 *			RP6
 *			00123
 *
 */
void writeChar(char ch)
{
    2c06:	df 93       	push	r29
    2c08:	cf 93       	push	r28
    2c0a:	0f 92       	push	r0
    2c0c:	cd b7       	in	r28, 0x3d	; 61
    2c0e:	de b7       	in	r29, 0x3e	; 62
    2c10:	89 83       	std	Y+1, r24	; 0x01
    while (!(UCSRA & (1<<UDRE)));
    2c12:	eb e2       	ldi	r30, 0x2B	; 43
    2c14:	f0 e0       	ldi	r31, 0x00	; 0
    2c16:	80 81       	ld	r24, Z
    2c18:	88 2f       	mov	r24, r24
    2c1a:	90 e0       	ldi	r25, 0x00	; 0
    2c1c:	80 72       	andi	r24, 0x20	; 32
    2c1e:	90 70       	andi	r25, 0x00	; 0
    2c20:	00 97       	sbiw	r24, 0x00	; 0
    2c22:	b9 f3       	breq	.-18     	; 0x2c12 <writeChar+0xc>
    UDR = (uint8_t)ch;
    2c24:	ec e2       	ldi	r30, 0x2C	; 44
    2c26:	f0 e0       	ldi	r31, 0x00	; 0
    2c28:	89 81       	ldd	r24, Y+1	; 0x01
    2c2a:	80 83       	st	Z, r24
}
    2c2c:	0f 90       	pop	r0
    2c2e:	cf 91       	pop	r28
    2c30:	df 91       	pop	r29
    2c32:	08 95       	ret

00002c34 <writeString>:
 *
 *			writeString("RP6 Robot System\n");
 *
 */
void writeString(char *string)
{
    2c34:	df 93       	push	r29
    2c36:	cf 93       	push	r28
    2c38:	00 d0       	rcall	.+0      	; 0x2c3a <writeString+0x6>
    2c3a:	cd b7       	in	r28, 0x3d	; 61
    2c3c:	de b7       	in	r29, 0x3e	; 62
    2c3e:	9a 83       	std	Y+2, r25	; 0x02
    2c40:	89 83       	std	Y+1, r24	; 0x01
    2c42:	0b c0       	rjmp	.+22     	; 0x2c5a <writeString+0x26>
	while(*string)
		writeChar(*string++);
    2c44:	e9 81       	ldd	r30, Y+1	; 0x01
    2c46:	fa 81       	ldd	r31, Y+2	; 0x02
    2c48:	20 81       	ld	r18, Z
    2c4a:	89 81       	ldd	r24, Y+1	; 0x01
    2c4c:	9a 81       	ldd	r25, Y+2	; 0x02
    2c4e:	01 96       	adiw	r24, 0x01	; 1
    2c50:	9a 83       	std	Y+2, r25	; 0x02
    2c52:	89 83       	std	Y+1, r24	; 0x01
    2c54:	82 2f       	mov	r24, r18
    2c56:	0e 94 03 16 	call	0x2c06	; 0x2c06 <writeChar>
 *			writeString("RP6 Robot System\n");
 *
 */
void writeString(char *string)
{
	while(*string)
    2c5a:	e9 81       	ldd	r30, Y+1	; 0x01
    2c5c:	fa 81       	ldd	r31, Y+2	; 0x02
    2c5e:	80 81       	ld	r24, Z
    2c60:	88 23       	and	r24, r24
    2c62:	81 f7       	brne	.-32     	; 0x2c44 <writeString+0x10>
		writeChar(*string++);
}
    2c64:	0f 90       	pop	r0
    2c66:	0f 90       	pop	r0
    2c68:	cf 91       	pop	r28
    2c6a:	df 91       	pop	r29
    2c6c:	08 95       	ret

00002c6e <writeNStringP>:
 *			// you can simply write:
 *			writeString_P("RP6 Robot System\n");
 *
 */
void writeNStringP(const char *pstring)
{
    2c6e:	df 93       	push	r29
    2c70:	cf 93       	push	r28
    2c72:	00 d0       	rcall	.+0      	; 0x2c74 <writeNStringP+0x6>
    2c74:	00 d0       	rcall	.+0      	; 0x2c76 <writeNStringP+0x8>
    2c76:	00 d0       	rcall	.+0      	; 0x2c78 <writeNStringP+0xa>
    2c78:	cd b7       	in	r28, 0x3d	; 61
    2c7a:	de b7       	in	r29, 0x3e	; 62
    2c7c:	9e 83       	std	Y+6, r25	; 0x06
    2c7e:	8d 83       	std	Y+5, r24	; 0x05
    2c80:	03 c0       	rjmp	.+6      	; 0x2c88 <writeNStringP+0x1a>
    uint8_t c;
    for (;(c = pgm_read_byte_near(pstring++));writeChar(c));
    2c82:	8c 81       	ldd	r24, Y+4	; 0x04
    2c84:	0e 94 03 16 	call	0x2c06	; 0x2c06 <writeChar>
    2c88:	8d 81       	ldd	r24, Y+5	; 0x05
    2c8a:	9e 81       	ldd	r25, Y+6	; 0x06
    2c8c:	9b 83       	std	Y+3, r25	; 0x03
    2c8e:	8a 83       	std	Y+2, r24	; 0x02
    2c90:	8d 81       	ldd	r24, Y+5	; 0x05
    2c92:	9e 81       	ldd	r25, Y+6	; 0x06
    2c94:	01 96       	adiw	r24, 0x01	; 1
    2c96:	9e 83       	std	Y+6, r25	; 0x06
    2c98:	8d 83       	std	Y+5, r24	; 0x05
    2c9a:	ea 81       	ldd	r30, Y+2	; 0x02
    2c9c:	fb 81       	ldd	r31, Y+3	; 0x03
    2c9e:	84 91       	lpm	r24, Z+
    2ca0:	89 83       	std	Y+1, r24	; 0x01
    2ca2:	89 81       	ldd	r24, Y+1	; 0x01
    2ca4:	8c 83       	std	Y+4, r24	; 0x04
    2ca6:	8c 81       	ldd	r24, Y+4	; 0x04
    2ca8:	88 23       	and	r24, r24
    2caa:	59 f7       	brne	.-42     	; 0x2c82 <writeNStringP+0x14>
}
    2cac:	26 96       	adiw	r28, 0x06	; 6
    2cae:	0f b6       	in	r0, 0x3f	; 63
    2cb0:	f8 94       	cli
    2cb2:	de bf       	out	0x3e, r29	; 62
    2cb4:	0f be       	out	0x3f, r0	; 63
    2cb6:	cd bf       	out	0x3d, r28	; 61
    2cb8:	cf 91       	pop	r28
    2cba:	df 91       	pop	r29
    2cbc:	08 95       	ret

00002cbe <writeStringLength>:
 *			// would output: "Robot System\n"
 *			// No matter if the specified length is 40 characters!
 *
 */
void writeStringLength(char *string, uint8_t length, uint8_t offset)
{
    2cbe:	df 93       	push	r29
    2cc0:	cf 93       	push	r28
    2cc2:	00 d0       	rcall	.+0      	; 0x2cc4 <writeStringLength+0x6>
    2cc4:	00 d0       	rcall	.+0      	; 0x2cc6 <writeStringLength+0x8>
    2cc6:	cd b7       	in	r28, 0x3d	; 61
    2cc8:	de b7       	in	r29, 0x3e	; 62
    2cca:	9a 83       	std	Y+2, r25	; 0x02
    2ccc:	89 83       	std	Y+1, r24	; 0x01
    2cce:	6b 83       	std	Y+3, r22	; 0x03
    2cd0:	4c 83       	std	Y+4, r20	; 0x04
	for(string = &string[offset]; *string && length; length--)
    2cd2:	8c 81       	ldd	r24, Y+4	; 0x04
    2cd4:	28 2f       	mov	r18, r24
    2cd6:	30 e0       	ldi	r19, 0x00	; 0
    2cd8:	89 81       	ldd	r24, Y+1	; 0x01
    2cda:	9a 81       	ldd	r25, Y+2	; 0x02
    2cdc:	82 0f       	add	r24, r18
    2cde:	93 1f       	adc	r25, r19
    2ce0:	9a 83       	std	Y+2, r25	; 0x02
    2ce2:	89 83       	std	Y+1, r24	; 0x01
    2ce4:	0e c0       	rjmp	.+28     	; 0x2d02 <writeStringLength+0x44>
		writeChar(*string++);
    2ce6:	e9 81       	ldd	r30, Y+1	; 0x01
    2ce8:	fa 81       	ldd	r31, Y+2	; 0x02
    2cea:	20 81       	ld	r18, Z
    2cec:	89 81       	ldd	r24, Y+1	; 0x01
    2cee:	9a 81       	ldd	r25, Y+2	; 0x02
    2cf0:	01 96       	adiw	r24, 0x01	; 1
    2cf2:	9a 83       	std	Y+2, r25	; 0x02
    2cf4:	89 83       	std	Y+1, r24	; 0x01
    2cf6:	82 2f       	mov	r24, r18
    2cf8:	0e 94 03 16 	call	0x2c06	; 0x2c06 <writeChar>
 *			// No matter if the specified length is 40 characters!
 *
 */
void writeStringLength(char *string, uint8_t length, uint8_t offset)
{
	for(string = &string[offset]; *string && length; length--)
    2cfc:	8b 81       	ldd	r24, Y+3	; 0x03
    2cfe:	81 50       	subi	r24, 0x01	; 1
    2d00:	8b 83       	std	Y+3, r24	; 0x03
    2d02:	e9 81       	ldd	r30, Y+1	; 0x01
    2d04:	fa 81       	ldd	r31, Y+2	; 0x02
    2d06:	80 81       	ld	r24, Z
    2d08:	88 23       	and	r24, r24
    2d0a:	19 f0       	breq	.+6      	; 0x2d12 <writeStringLength+0x54>
    2d0c:	8b 81       	ldd	r24, Y+3	; 0x03
    2d0e:	88 23       	and	r24, r24
    2d10:	51 f7       	brne	.-44     	; 0x2ce6 <writeStringLength+0x28>
		writeChar(*string++);
}
    2d12:	0f 90       	pop	r0
    2d14:	0f 90       	pop	r0
    2d16:	0f 90       	pop	r0
    2d18:	0f 90       	pop	r0
    2d1a:	cf 91       	pop	r28
    2d1c:	df 91       	pop	r29
    2d1e:	08 95       	ret

00002d20 <writeInteger>:
 *			writeInteger(1024,DEC);  	// Decimal
 *			writeInteger(044,OCT);		// Ocal
 *			writeInteger(0b11010111,BIN); // Binary
 */
void writeInteger(int16_t number, uint8_t base)
{
    2d20:	df 93       	push	r29
    2d22:	cf 93       	push	r28
    2d24:	cd b7       	in	r28, 0x3d	; 61
    2d26:	de b7       	in	r29, 0x3e	; 62
    2d28:	64 97       	sbiw	r28, 0x14	; 20
    2d2a:	0f b6       	in	r0, 0x3f	; 63
    2d2c:	f8 94       	cli
    2d2e:	de bf       	out	0x3e, r29	; 62
    2d30:	0f be       	out	0x3f, r0	; 63
    2d32:	cd bf       	out	0x3d, r28	; 61
    2d34:	9b 8b       	std	Y+19, r25	; 0x13
    2d36:	8a 8b       	std	Y+18, r24	; 0x12
    2d38:	6c 8b       	std	Y+20, r22	; 0x14
	char buffer[17];
	itoa(number, &buffer[0], base);
    2d3a:	8c 89       	ldd	r24, Y+20	; 0x14
    2d3c:	48 2f       	mov	r20, r24
    2d3e:	50 e0       	ldi	r21, 0x00	; 0
    2d40:	8a 89       	ldd	r24, Y+18	; 0x12
    2d42:	9b 89       	ldd	r25, Y+19	; 0x13
    2d44:	9e 01       	movw	r18, r28
    2d46:	2f 5f       	subi	r18, 0xFF	; 255
    2d48:	3f 4f       	sbci	r19, 0xFF	; 255
    2d4a:	b9 01       	movw	r22, r18
    2d4c:	0e 94 cb 1e 	call	0x3d96	; 0x3d96 <itoa>
	writeString(&buffer[0]);
    2d50:	ce 01       	movw	r24, r28
    2d52:	01 96       	adiw	r24, 0x01	; 1
    2d54:	0e 94 1a 16 	call	0x2c34	; 0x2c34 <writeString>
}
    2d58:	64 96       	adiw	r28, 0x14	; 20
    2d5a:	0f b6       	in	r0, 0x3f	; 63
    2d5c:	f8 94       	cli
    2d5e:	de bf       	out	0x3e, r29	; 62
    2d60:	0f be       	out	0x3f, r0	; 63
    2d62:	cd bf       	out	0x3d, r28	; 61
    2d64:	cf 91       	pop	r28
    2d66:	df 91       	pop	r29
    2d68:	08 95       	ret

00002d6a <writeIntegerLength>:
 *			writeIntegerLength(1024,DEC,6);  	// Decimal
 *			writeIntegerLength(044,OCT,4);		// Ocal
 *			writeIntegerLength(0b11010111,BIN,8); // Binary
 */
void writeIntegerLength(int16_t number, uint8_t base, uint8_t length)
{
    2d6a:	df 93       	push	r29
    2d6c:	cf 93       	push	r28
    2d6e:	cd b7       	in	r28, 0x3d	; 61
    2d70:	de b7       	in	r29, 0x3e	; 62
    2d72:	66 97       	sbiw	r28, 0x16	; 22
    2d74:	0f b6       	in	r0, 0x3f	; 63
    2d76:	f8 94       	cli
    2d78:	de bf       	out	0x3e, r29	; 62
    2d7a:	0f be       	out	0x3f, r0	; 63
    2d7c:	cd bf       	out	0x3d, r28	; 61
    2d7e:	9c 8b       	std	Y+20, r25	; 0x14
    2d80:	8b 8b       	std	Y+19, r24	; 0x13
    2d82:	6d 8b       	std	Y+21, r22	; 0x15
    2d84:	4e 8b       	std	Y+22, r20	; 0x16
	char buffer[17];
	itoa(number, &buffer[0], base);
    2d86:	8d 89       	ldd	r24, Y+21	; 0x15
    2d88:	48 2f       	mov	r20, r24
    2d8a:	50 e0       	ldi	r21, 0x00	; 0
    2d8c:	8b 89       	ldd	r24, Y+19	; 0x13
    2d8e:	9c 89       	ldd	r25, Y+20	; 0x14
    2d90:	9e 01       	movw	r18, r28
    2d92:	2e 5f       	subi	r18, 0xFE	; 254
    2d94:	3f 4f       	sbci	r19, 0xFF	; 255
    2d96:	b9 01       	movw	r22, r18
    2d98:	0e 94 cb 1e 	call	0x3d96	; 0x3d96 <itoa>
	int8_t cnt = length - strlen(buffer);
    2d9c:	ce 01       	movw	r24, r28
    2d9e:	02 96       	adiw	r24, 0x02	; 2
    2da0:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <strlen>
    2da4:	98 2f       	mov	r25, r24
    2da6:	8e 89       	ldd	r24, Y+22	; 0x16
    2da8:	89 1b       	sub	r24, r25
    2daa:	89 83       	std	Y+1, r24	; 0x01
	if(cnt > 0) {
    2dac:	89 81       	ldd	r24, Y+1	; 0x01
    2dae:	18 16       	cp	r1, r24
    2db0:	7c f4       	brge	.+30     	; 0x2dd0 <writeIntegerLength+0x66>
    2db2:	06 c0       	rjmp	.+12     	; 0x2dc0 <writeIntegerLength+0x56>
		for(; cnt > 0; cnt--, writeChar('0'));
    2db4:	89 81       	ldd	r24, Y+1	; 0x01
    2db6:	81 50       	subi	r24, 0x01	; 1
    2db8:	89 83       	std	Y+1, r24	; 0x01
    2dba:	80 e3       	ldi	r24, 0x30	; 48
    2dbc:	0e 94 03 16 	call	0x2c06	; 0x2c06 <writeChar>
    2dc0:	89 81       	ldd	r24, Y+1	; 0x01
    2dc2:	18 16       	cp	r1, r24
    2dc4:	bc f3       	brlt	.-18     	; 0x2db4 <writeIntegerLength+0x4a>
		writeString(&buffer[0]);
    2dc6:	ce 01       	movw	r24, r28
    2dc8:	02 96       	adiw	r24, 0x02	; 2
    2dca:	0e 94 1a 16 	call	0x2c34	; 0x2c34 <writeString>
    2dce:	09 c0       	rjmp	.+18     	; 0x2de2 <writeIntegerLength+0x78>
	}
	else 
		writeStringLength(&buffer[0],length,-cnt);
    2dd0:	89 81       	ldd	r24, Y+1	; 0x01
    2dd2:	81 95       	neg	r24
    2dd4:	28 2f       	mov	r18, r24
    2dd6:	ce 01       	movw	r24, r28
    2dd8:	02 96       	adiw	r24, 0x02	; 2
    2dda:	6e 89       	ldd	r22, Y+22	; 0x16
    2ddc:	42 2f       	mov	r20, r18
    2dde:	0e 94 5f 16 	call	0x2cbe	; 0x2cbe <writeStringLength>
}
    2de2:	66 96       	adiw	r28, 0x16	; 22
    2de4:	0f b6       	in	r0, 0x3f	; 63
    2de6:	f8 94       	cli
    2de8:	de bf       	out	0x3e, r29	; 62
    2dea:	0f be       	out	0x3f, r0	; 63
    2dec:	cd bf       	out	0x3d, r28	; 61
    2dee:	cf 91       	pop	r28
    2df0:	df 91       	pop	r29
    2df2:	08 95       	ret

00002df4 <__vector_13>:
/**
 * UART receive ISR.
 * Handles reception to circular buffer.
 */
ISR(USART_RXC_vect)
{	
    2df4:	1f 92       	push	r1
    2df6:	0f 92       	push	r0
    2df8:	0f b6       	in	r0, 0x3f	; 63
    2dfa:	0f 92       	push	r0
    2dfc:	11 24       	eor	r1, r1
    2dfe:	2f 93       	push	r18
    2e00:	3f 93       	push	r19
    2e02:	8f 93       	push	r24
    2e04:	9f 93       	push	r25
    2e06:	ef 93       	push	r30
    2e08:	ff 93       	push	r31
    2e0a:	df 93       	push	r29
    2e0c:	cf 93       	push	r28
    2e0e:	cd b7       	in	r28, 0x3d	; 61
    2e10:	de b7       	in	r29, 0x3e	; 62
	static volatile uint8_t dummy;
	if(((uint8_t)(write_size - read_size)) < UART_RECEIVE_BUFFER_SIZE) {
    2e12:	80 91 91 01 	lds	r24, 0x0191
    2e16:	90 91 90 01 	lds	r25, 0x0190
    2e1a:	89 1b       	sub	r24, r25
    2e1c:	80 32       	cpi	r24, 0x20	; 32
    2e1e:	e8 f4       	brcc	.+58     	; 0x2e5a <__vector_13+0x66>
		uart_receive_buffer[write_pos++] = UDR;
    2e20:	90 91 8f 01 	lds	r25, 0x018F
    2e24:	29 2f       	mov	r18, r25
    2e26:	30 e0       	ldi	r19, 0x00	; 0
    2e28:	ec e2       	ldi	r30, 0x2C	; 44
    2e2a:	f0 e0       	ldi	r31, 0x00	; 0
    2e2c:	80 81       	ld	r24, Z
    2e2e:	f9 01       	movw	r30, r18
    2e30:	eb 5b       	subi	r30, 0xBB	; 187
    2e32:	fd 4f       	sbci	r31, 0xFD	; 253
    2e34:	80 83       	st	Z, r24
    2e36:	89 2f       	mov	r24, r25
    2e38:	8f 5f       	subi	r24, 0xFF	; 255
    2e3a:	80 93 8f 01 	sts	0x018F, r24
		write_size++;
    2e3e:	80 91 91 01 	lds	r24, 0x0191
    2e42:	8f 5f       	subi	r24, 0xFF	; 255
    2e44:	80 93 91 01 	sts	0x0191, r24
		if(write_pos > UART_RECEIVE_BUFFER_SIZE) 
    2e48:	80 91 8f 01 	lds	r24, 0x018F
    2e4c:	81 32       	cpi	r24, 0x21	; 33
    2e4e:	10 f0       	brcs	.+4      	; 0x2e54 <__vector_13+0x60>
			write_pos = 0;
    2e50:	10 92 8f 01 	sts	0x018F, r1
		uart_status = UART_BUFFER_OK;
    2e54:	10 92 44 02 	sts	0x0244, r1
    2e58:	08 c0       	rjmp	.+16     	; 0x2e6a <__vector_13+0x76>
	}
	else {	
		dummy = UDR;
    2e5a:	ec e2       	ldi	r30, 0x2C	; 44
    2e5c:	f0 e0       	ldi	r31, 0x00	; 0
    2e5e:	80 81       	ld	r24, Z
    2e60:	80 93 92 01 	sts	0x0192, r24
		uart_status = UART_BUFFER_OVERFLOW;
    2e64:	81 e0       	ldi	r24, 0x01	; 1
    2e66:	80 93 44 02 	sts	0x0244, r24
	}
}
    2e6a:	cf 91       	pop	r28
    2e6c:	df 91       	pop	r29
    2e6e:	ff 91       	pop	r31
    2e70:	ef 91       	pop	r30
    2e72:	9f 91       	pop	r25
    2e74:	8f 91       	pop	r24
    2e76:	3f 91       	pop	r19
    2e78:	2f 91       	pop	r18
    2e7a:	0f 90       	pop	r0
    2e7c:	0f be       	out	0x3f, r0	; 63
    2e7e:	0f 90       	pop	r0
    2e80:	1f 90       	pop	r1
    2e82:	18 95       	reti

00002e84 <readChar>:
 *	   receivedData[data_position++] = readChar();
 * // [...]
 *
 */
char readChar(void)
{
    2e84:	df 93       	push	r29
    2e86:	cf 93       	push	r28
    2e88:	0f 92       	push	r0
    2e8a:	cd b7       	in	r28, 0x3d	; 61
    2e8c:	de b7       	in	r29, 0x3e	; 62
	uart_status = UART_BUFFER_OK;
    2e8e:	10 92 44 02 	sts	0x0244, r1
	if(((uint8_t)(write_size - read_size)) > 0) {
    2e92:	90 91 91 01 	lds	r25, 0x0191
    2e96:	80 91 90 01 	lds	r24, 0x0190
    2e9a:	98 17       	cp	r25, r24
    2e9c:	c9 f0       	breq	.+50     	; 0x2ed0 <readChar+0x4c>
		read_size++;
    2e9e:	80 91 90 01 	lds	r24, 0x0190
    2ea2:	8f 5f       	subi	r24, 0xFF	; 255
    2ea4:	80 93 90 01 	sts	0x0190, r24
		if(read_pos > UART_RECEIVE_BUFFER_SIZE) 
    2ea8:	80 91 8e 01 	lds	r24, 0x018E
    2eac:	81 32       	cpi	r24, 0x21	; 33
    2eae:	10 f0       	brcs	.+4      	; 0x2eb4 <readChar+0x30>
			read_pos = 0;
    2eb0:	10 92 8e 01 	sts	0x018E, r1
		return uart_receive_buffer[read_pos++];
    2eb4:	20 91 8e 01 	lds	r18, 0x018E
    2eb8:	82 2f       	mov	r24, r18
    2eba:	90 e0       	ldi	r25, 0x00	; 0
    2ebc:	fc 01       	movw	r30, r24
    2ebe:	eb 5b       	subi	r30, 0xBB	; 187
    2ec0:	fd 4f       	sbci	r31, 0xFD	; 253
    2ec2:	80 81       	ld	r24, Z
    2ec4:	89 83       	std	Y+1, r24	; 0x01
    2ec6:	82 2f       	mov	r24, r18
    2ec8:	8f 5f       	subi	r24, 0xFF	; 255
    2eca:	80 93 8e 01 	sts	0x018E, r24
    2ece:	01 c0       	rjmp	.+2      	; 0x2ed2 <readChar+0x4e>
	}
	return 0;
    2ed0:	19 82       	std	Y+1, r1	; 0x01
    2ed2:	89 81       	ldd	r24, Y+1	; 0x01
}
    2ed4:	0f 90       	pop	r0
    2ed6:	cf 91       	pop	r28
    2ed8:	df 91       	pop	r29
    2eda:	08 95       	ret

00002edc <readChars>:
 * circular buffer to buf. 
 * It also returns the number of characters really copied to the buffer! 
 * Just in case that there were fewer chars in the buffer...
 */
uint8_t readChars(char *buf, uint8_t numberOfChars)
{
    2edc:	df 93       	push	r29
    2ede:	cf 93       	push	r28
    2ee0:	00 d0       	rcall	.+0      	; 0x2ee2 <readChars+0x6>
    2ee2:	00 d0       	rcall	.+0      	; 0x2ee4 <readChars+0x8>
    2ee4:	cd b7       	in	r28, 0x3d	; 61
    2ee6:	de b7       	in	r29, 0x3e	; 62
    2ee8:	9b 83       	std	Y+3, r25	; 0x03
    2eea:	8a 83       	std	Y+2, r24	; 0x02
    2eec:	6c 83       	std	Y+4, r22	; 0x04
   uint8_t i = 0;
    2eee:	19 82       	std	Y+1, r1	; 0x01
   uart_status = UART_BUFFER_OK;
    2ef0:	10 92 44 02 	sts	0x0244, r1
    2ef4:	23 c0       	rjmp	.+70     	; 0x2f3c <readChars+0x60>
   while(((uint8_t)(write_size - read_size))  > 0 && i < numberOfChars) {
      read_size++;
    2ef6:	80 91 90 01 	lds	r24, 0x0190
    2efa:	8f 5f       	subi	r24, 0xFF	; 255
    2efc:	80 93 90 01 	sts	0x0190, r24
      buf[i++] = uart_receive_buffer[read_pos++];
    2f00:	89 81       	ldd	r24, Y+1	; 0x01
    2f02:	28 2f       	mov	r18, r24
    2f04:	30 e0       	ldi	r19, 0x00	; 0
    2f06:	8a 81       	ldd	r24, Y+2	; 0x02
    2f08:	9b 81       	ldd	r25, Y+3	; 0x03
    2f0a:	dc 01       	movw	r26, r24
    2f0c:	a2 0f       	add	r26, r18
    2f0e:	b3 1f       	adc	r27, r19
    2f10:	20 91 8e 01 	lds	r18, 0x018E
    2f14:	82 2f       	mov	r24, r18
    2f16:	90 e0       	ldi	r25, 0x00	; 0
    2f18:	fc 01       	movw	r30, r24
    2f1a:	eb 5b       	subi	r30, 0xBB	; 187
    2f1c:	fd 4f       	sbci	r31, 0xFD	; 253
    2f1e:	80 81       	ld	r24, Z
    2f20:	8c 93       	st	X, r24
    2f22:	89 81       	ldd	r24, Y+1	; 0x01
    2f24:	8f 5f       	subi	r24, 0xFF	; 255
    2f26:	89 83       	std	Y+1, r24	; 0x01
    2f28:	82 2f       	mov	r24, r18
    2f2a:	8f 5f       	subi	r24, 0xFF	; 255
    2f2c:	80 93 8e 01 	sts	0x018E, r24
      if(read_pos > UART_RECEIVE_BUFFER_SIZE)
    2f30:	80 91 8e 01 	lds	r24, 0x018E
    2f34:	81 32       	cpi	r24, 0x21	; 33
    2f36:	10 f0       	brcs	.+4      	; 0x2f3c <readChars+0x60>
         read_pos = 0;
    2f38:	10 92 8e 01 	sts	0x018E, r1
 */
uint8_t readChars(char *buf, uint8_t numberOfChars)
{
   uint8_t i = 0;
   uart_status = UART_BUFFER_OK;
   while(((uint8_t)(write_size - read_size))  > 0 && i < numberOfChars) {
    2f3c:	90 91 91 01 	lds	r25, 0x0191
    2f40:	80 91 90 01 	lds	r24, 0x0190
    2f44:	98 17       	cp	r25, r24
    2f46:	21 f0       	breq	.+8      	; 0x2f50 <readChars+0x74>
    2f48:	99 81       	ldd	r25, Y+1	; 0x01
    2f4a:	8c 81       	ldd	r24, Y+4	; 0x04
    2f4c:	98 17       	cp	r25, r24
    2f4e:	98 f2       	brcs	.-90     	; 0x2ef6 <readChars+0x1a>
      read_size++;
      buf[i++] = uart_receive_buffer[read_pos++];
      if(read_pos > UART_RECEIVE_BUFFER_SIZE)
         read_pos = 0;
   }
   return i;
    2f50:	89 81       	ldd	r24, Y+1	; 0x01
} 
    2f52:	0f 90       	pop	r0
    2f54:	0f 90       	pop	r0
    2f56:	0f 90       	pop	r0
    2f58:	0f 90       	pop	r0
    2f5a:	cf 91       	pop	r28
    2f5c:	df 91       	pop	r29
    2f5e:	08 95       	ret

00002f60 <getBufferLength>:
 *
 * Example:
 * s. readChar function above!
 */
uint8_t getBufferLength(void)
{
    2f60:	df 93       	push	r29
    2f62:	cf 93       	push	r28
    2f64:	cd b7       	in	r28, 0x3d	; 61
    2f66:	de b7       	in	r29, 0x3e	; 62
	return (((uint8_t)(write_size - read_size)));
    2f68:	90 91 91 01 	lds	r25, 0x0191
    2f6c:	80 91 90 01 	lds	r24, 0x0190
    2f70:	29 2f       	mov	r18, r25
    2f72:	28 1b       	sub	r18, r24
    2f74:	82 2f       	mov	r24, r18
}
    2f76:	cf 91       	pop	r28
    2f78:	df 91       	pop	r29
    2f7a:	08 95       	ret

00002f7c <clearReceptionBuffer>:
/**
 * Clears the reception buffer - it disables UART Receive 
 * interrupt for a short period of time. 
 */
void clearReceptionBuffer(void)
{
    2f7c:	df 93       	push	r29
    2f7e:	cf 93       	push	r28
    2f80:	cd b7       	in	r28, 0x3d	; 61
    2f82:	de b7       	in	r29, 0x3e	; 62
	static uint8_t dummy;
	UCSRB &= ~(1 << RXCIE); // disable UART RX Interrupt
    2f84:	aa e2       	ldi	r26, 0x2A	; 42
    2f86:	b0 e0       	ldi	r27, 0x00	; 0
    2f88:	ea e2       	ldi	r30, 0x2A	; 42
    2f8a:	f0 e0       	ldi	r31, 0x00	; 0
    2f8c:	80 81       	ld	r24, Z
    2f8e:	8f 77       	andi	r24, 0x7F	; 127
    2f90:	8c 93       	st	X, r24
	dummy = UDR;
    2f92:	ec e2       	ldi	r30, 0x2C	; 44
    2f94:	f0 e0       	ldi	r31, 0x00	; 0
    2f96:	80 81       	ld	r24, Z
    2f98:	80 93 93 01 	sts	0x0193, r24
	read_pos = 0;
    2f9c:	10 92 8e 01 	sts	0x018E, r1
	write_pos = 0; 
    2fa0:	10 92 8f 01 	sts	0x018F, r1
	read_size = 0;
    2fa4:	10 92 90 01 	sts	0x0190, r1
	write_size = 0;
    2fa8:	10 92 91 01 	sts	0x0191, r1
	uart_status = UART_BUFFER_OK;
    2fac:	10 92 44 02 	sts	0x0244, r1
	UCSRB |= (1 << RXCIE); // enable Interrupt again
    2fb0:	aa e2       	ldi	r26, 0x2A	; 42
    2fb2:	b0 e0       	ldi	r27, 0x00	; 0
    2fb4:	ea e2       	ldi	r30, 0x2A	; 42
    2fb6:	f0 e0       	ldi	r31, 0x00	; 0
    2fb8:	80 81       	ld	r24, Z
    2fba:	80 68       	ori	r24, 0x80	; 128
    2fbc:	8c 93       	st	X, r24
}
    2fbe:	cf 91       	pop	r28
    2fc0:	df 91       	pop	r29
    2fc2:	08 95       	ret

00002fc4 <__fixunssfsi>:
    2fc4:	ef 92       	push	r14
    2fc6:	ff 92       	push	r15
    2fc8:	0f 93       	push	r16
    2fca:	1f 93       	push	r17
    2fcc:	7b 01       	movw	r14, r22
    2fce:	8c 01       	movw	r16, r24
    2fd0:	20 e0       	ldi	r18, 0x00	; 0
    2fd2:	30 e0       	ldi	r19, 0x00	; 0
    2fd4:	40 e0       	ldi	r20, 0x00	; 0
    2fd6:	5f e4       	ldi	r21, 0x4F	; 79
    2fd8:	0e 94 5e 1b 	call	0x36bc	; 0x36bc <__gesf2>
    2fdc:	88 23       	and	r24, r24
    2fde:	8c f0       	brlt	.+34     	; 0x3002 <__fixunssfsi+0x3e>
    2fe0:	c8 01       	movw	r24, r16
    2fe2:	b7 01       	movw	r22, r14
    2fe4:	20 e0       	ldi	r18, 0x00	; 0
    2fe6:	30 e0       	ldi	r19, 0x00	; 0
    2fe8:	40 e0       	ldi	r20, 0x00	; 0
    2fea:	5f e4       	ldi	r21, 0x4F	; 79
    2fec:	0e 94 5a 19 	call	0x32b4	; 0x32b4 <__subsf3>
    2ff0:	0e 94 ec 1b 	call	0x37d8	; 0x37d8 <__fixsfsi>
    2ff4:	9b 01       	movw	r18, r22
    2ff6:	ac 01       	movw	r20, r24
    2ff8:	20 50       	subi	r18, 0x00	; 0
    2ffa:	30 40       	sbci	r19, 0x00	; 0
    2ffc:	40 40       	sbci	r20, 0x00	; 0
    2ffe:	50 48       	sbci	r21, 0x80	; 128
    3000:	06 c0       	rjmp	.+12     	; 0x300e <__fixunssfsi+0x4a>
    3002:	c8 01       	movw	r24, r16
    3004:	b7 01       	movw	r22, r14
    3006:	0e 94 ec 1b 	call	0x37d8	; 0x37d8 <__fixsfsi>
    300a:	9b 01       	movw	r18, r22
    300c:	ac 01       	movw	r20, r24
    300e:	b9 01       	movw	r22, r18
    3010:	ca 01       	movw	r24, r20
    3012:	1f 91       	pop	r17
    3014:	0f 91       	pop	r16
    3016:	ff 90       	pop	r15
    3018:	ef 90       	pop	r14
    301a:	08 95       	ret

0000301c <_fpadd_parts>:
    301c:	a0 e0       	ldi	r26, 0x00	; 0
    301e:	b0 e0       	ldi	r27, 0x00	; 0
    3020:	e4 e1       	ldi	r30, 0x14	; 20
    3022:	f8 e1       	ldi	r31, 0x18	; 24
    3024:	0c 94 8a 1e 	jmp	0x3d14	; 0x3d14 <__prologue_saves__>
    3028:	dc 01       	movw	r26, r24
    302a:	2b 01       	movw	r4, r22
    302c:	fa 01       	movw	r30, r20
    302e:	9c 91       	ld	r25, X
    3030:	92 30       	cpi	r25, 0x02	; 2
    3032:	08 f4       	brcc	.+2      	; 0x3036 <_fpadd_parts+0x1a>
    3034:	39 c1       	rjmp	.+626    	; 0x32a8 <_fpadd_parts+0x28c>
    3036:	eb 01       	movw	r28, r22
    3038:	88 81       	ld	r24, Y
    303a:	82 30       	cpi	r24, 0x02	; 2
    303c:	08 f4       	brcc	.+2      	; 0x3040 <_fpadd_parts+0x24>
    303e:	33 c1       	rjmp	.+614    	; 0x32a6 <_fpadd_parts+0x28a>
    3040:	94 30       	cpi	r25, 0x04	; 4
    3042:	69 f4       	brne	.+26     	; 0x305e <_fpadd_parts+0x42>
    3044:	84 30       	cpi	r24, 0x04	; 4
    3046:	09 f0       	breq	.+2      	; 0x304a <_fpadd_parts+0x2e>
    3048:	2f c1       	rjmp	.+606    	; 0x32a8 <_fpadd_parts+0x28c>
    304a:	11 96       	adiw	r26, 0x01	; 1
    304c:	9c 91       	ld	r25, X
    304e:	11 97       	sbiw	r26, 0x01	; 1
    3050:	89 81       	ldd	r24, Y+1	; 0x01
    3052:	98 17       	cp	r25, r24
    3054:	09 f4       	brne	.+2      	; 0x3058 <_fpadd_parts+0x3c>
    3056:	28 c1       	rjmp	.+592    	; 0x32a8 <_fpadd_parts+0x28c>
    3058:	ab e6       	ldi	r26, 0x6B	; 107
    305a:	b0 e0       	ldi	r27, 0x00	; 0
    305c:	25 c1       	rjmp	.+586    	; 0x32a8 <_fpadd_parts+0x28c>
    305e:	84 30       	cpi	r24, 0x04	; 4
    3060:	09 f4       	brne	.+2      	; 0x3064 <_fpadd_parts+0x48>
    3062:	21 c1       	rjmp	.+578    	; 0x32a6 <_fpadd_parts+0x28a>
    3064:	82 30       	cpi	r24, 0x02	; 2
    3066:	a9 f4       	brne	.+42     	; 0x3092 <_fpadd_parts+0x76>
    3068:	92 30       	cpi	r25, 0x02	; 2
    306a:	09 f0       	breq	.+2      	; 0x306e <_fpadd_parts+0x52>
    306c:	1d c1       	rjmp	.+570    	; 0x32a8 <_fpadd_parts+0x28c>
    306e:	9a 01       	movw	r18, r20
    3070:	ad 01       	movw	r20, r26
    3072:	88 e0       	ldi	r24, 0x08	; 8
    3074:	ea 01       	movw	r28, r20
    3076:	09 90       	ld	r0, Y+
    3078:	ae 01       	movw	r20, r28
    307a:	e9 01       	movw	r28, r18
    307c:	09 92       	st	Y+, r0
    307e:	9e 01       	movw	r18, r28
    3080:	81 50       	subi	r24, 0x01	; 1
    3082:	c1 f7       	brne	.-16     	; 0x3074 <_fpadd_parts+0x58>
    3084:	e2 01       	movw	r28, r4
    3086:	89 81       	ldd	r24, Y+1	; 0x01
    3088:	11 96       	adiw	r26, 0x01	; 1
    308a:	9c 91       	ld	r25, X
    308c:	89 23       	and	r24, r25
    308e:	81 83       	std	Z+1, r24	; 0x01
    3090:	08 c1       	rjmp	.+528    	; 0x32a2 <_fpadd_parts+0x286>
    3092:	92 30       	cpi	r25, 0x02	; 2
    3094:	09 f4       	brne	.+2      	; 0x3098 <_fpadd_parts+0x7c>
    3096:	07 c1       	rjmp	.+526    	; 0x32a6 <_fpadd_parts+0x28a>
    3098:	12 96       	adiw	r26, 0x02	; 2
    309a:	2d 90       	ld	r2, X+
    309c:	3c 90       	ld	r3, X
    309e:	13 97       	sbiw	r26, 0x03	; 3
    30a0:	eb 01       	movw	r28, r22
    30a2:	8a 81       	ldd	r24, Y+2	; 0x02
    30a4:	9b 81       	ldd	r25, Y+3	; 0x03
    30a6:	14 96       	adiw	r26, 0x04	; 4
    30a8:	ad 90       	ld	r10, X+
    30aa:	bd 90       	ld	r11, X+
    30ac:	cd 90       	ld	r12, X+
    30ae:	dc 90       	ld	r13, X
    30b0:	17 97       	sbiw	r26, 0x07	; 7
    30b2:	ec 80       	ldd	r14, Y+4	; 0x04
    30b4:	fd 80       	ldd	r15, Y+5	; 0x05
    30b6:	0e 81       	ldd	r16, Y+6	; 0x06
    30b8:	1f 81       	ldd	r17, Y+7	; 0x07
    30ba:	91 01       	movw	r18, r2
    30bc:	28 1b       	sub	r18, r24
    30be:	39 0b       	sbc	r19, r25
    30c0:	b9 01       	movw	r22, r18
    30c2:	37 ff       	sbrs	r19, 7
    30c4:	04 c0       	rjmp	.+8      	; 0x30ce <_fpadd_parts+0xb2>
    30c6:	66 27       	eor	r22, r22
    30c8:	77 27       	eor	r23, r23
    30ca:	62 1b       	sub	r22, r18
    30cc:	73 0b       	sbc	r23, r19
    30ce:	60 32       	cpi	r22, 0x20	; 32
    30d0:	71 05       	cpc	r23, r1
    30d2:	0c f0       	brlt	.+2      	; 0x30d6 <_fpadd_parts+0xba>
    30d4:	61 c0       	rjmp	.+194    	; 0x3198 <_fpadd_parts+0x17c>
    30d6:	12 16       	cp	r1, r18
    30d8:	13 06       	cpc	r1, r19
    30da:	6c f5       	brge	.+90     	; 0x3136 <_fpadd_parts+0x11a>
    30dc:	37 01       	movw	r6, r14
    30de:	48 01       	movw	r8, r16
    30e0:	06 2e       	mov	r0, r22
    30e2:	04 c0       	rjmp	.+8      	; 0x30ec <_fpadd_parts+0xd0>
    30e4:	96 94       	lsr	r9
    30e6:	87 94       	ror	r8
    30e8:	77 94       	ror	r7
    30ea:	67 94       	ror	r6
    30ec:	0a 94       	dec	r0
    30ee:	d2 f7       	brpl	.-12     	; 0x30e4 <_fpadd_parts+0xc8>
    30f0:	21 e0       	ldi	r18, 0x01	; 1
    30f2:	30 e0       	ldi	r19, 0x00	; 0
    30f4:	40 e0       	ldi	r20, 0x00	; 0
    30f6:	50 e0       	ldi	r21, 0x00	; 0
    30f8:	04 c0       	rjmp	.+8      	; 0x3102 <_fpadd_parts+0xe6>
    30fa:	22 0f       	add	r18, r18
    30fc:	33 1f       	adc	r19, r19
    30fe:	44 1f       	adc	r20, r20
    3100:	55 1f       	adc	r21, r21
    3102:	6a 95       	dec	r22
    3104:	d2 f7       	brpl	.-12     	; 0x30fa <_fpadd_parts+0xde>
    3106:	21 50       	subi	r18, 0x01	; 1
    3108:	30 40       	sbci	r19, 0x00	; 0
    310a:	40 40       	sbci	r20, 0x00	; 0
    310c:	50 40       	sbci	r21, 0x00	; 0
    310e:	2e 21       	and	r18, r14
    3110:	3f 21       	and	r19, r15
    3112:	40 23       	and	r20, r16
    3114:	51 23       	and	r21, r17
    3116:	21 15       	cp	r18, r1
    3118:	31 05       	cpc	r19, r1
    311a:	41 05       	cpc	r20, r1
    311c:	51 05       	cpc	r21, r1
    311e:	21 f0       	breq	.+8      	; 0x3128 <_fpadd_parts+0x10c>
    3120:	21 e0       	ldi	r18, 0x01	; 1
    3122:	30 e0       	ldi	r19, 0x00	; 0
    3124:	40 e0       	ldi	r20, 0x00	; 0
    3126:	50 e0       	ldi	r21, 0x00	; 0
    3128:	79 01       	movw	r14, r18
    312a:	8a 01       	movw	r16, r20
    312c:	e6 28       	or	r14, r6
    312e:	f7 28       	or	r15, r7
    3130:	08 29       	or	r16, r8
    3132:	19 29       	or	r17, r9
    3134:	3c c0       	rjmp	.+120    	; 0x31ae <_fpadd_parts+0x192>
    3136:	23 2b       	or	r18, r19
    3138:	d1 f1       	breq	.+116    	; 0x31ae <_fpadd_parts+0x192>
    313a:	26 0e       	add	r2, r22
    313c:	37 1e       	adc	r3, r23
    313e:	35 01       	movw	r6, r10
    3140:	46 01       	movw	r8, r12
    3142:	06 2e       	mov	r0, r22
    3144:	04 c0       	rjmp	.+8      	; 0x314e <_fpadd_parts+0x132>
    3146:	96 94       	lsr	r9
    3148:	87 94       	ror	r8
    314a:	77 94       	ror	r7
    314c:	67 94       	ror	r6
    314e:	0a 94       	dec	r0
    3150:	d2 f7       	brpl	.-12     	; 0x3146 <_fpadd_parts+0x12a>
    3152:	21 e0       	ldi	r18, 0x01	; 1
    3154:	30 e0       	ldi	r19, 0x00	; 0
    3156:	40 e0       	ldi	r20, 0x00	; 0
    3158:	50 e0       	ldi	r21, 0x00	; 0
    315a:	04 c0       	rjmp	.+8      	; 0x3164 <_fpadd_parts+0x148>
    315c:	22 0f       	add	r18, r18
    315e:	33 1f       	adc	r19, r19
    3160:	44 1f       	adc	r20, r20
    3162:	55 1f       	adc	r21, r21
    3164:	6a 95       	dec	r22
    3166:	d2 f7       	brpl	.-12     	; 0x315c <_fpadd_parts+0x140>
    3168:	21 50       	subi	r18, 0x01	; 1
    316a:	30 40       	sbci	r19, 0x00	; 0
    316c:	40 40       	sbci	r20, 0x00	; 0
    316e:	50 40       	sbci	r21, 0x00	; 0
    3170:	2a 21       	and	r18, r10
    3172:	3b 21       	and	r19, r11
    3174:	4c 21       	and	r20, r12
    3176:	5d 21       	and	r21, r13
    3178:	21 15       	cp	r18, r1
    317a:	31 05       	cpc	r19, r1
    317c:	41 05       	cpc	r20, r1
    317e:	51 05       	cpc	r21, r1
    3180:	21 f0       	breq	.+8      	; 0x318a <_fpadd_parts+0x16e>
    3182:	21 e0       	ldi	r18, 0x01	; 1
    3184:	30 e0       	ldi	r19, 0x00	; 0
    3186:	40 e0       	ldi	r20, 0x00	; 0
    3188:	50 e0       	ldi	r21, 0x00	; 0
    318a:	59 01       	movw	r10, r18
    318c:	6a 01       	movw	r12, r20
    318e:	a6 28       	or	r10, r6
    3190:	b7 28       	or	r11, r7
    3192:	c8 28       	or	r12, r8
    3194:	d9 28       	or	r13, r9
    3196:	0b c0       	rjmp	.+22     	; 0x31ae <_fpadd_parts+0x192>
    3198:	82 15       	cp	r24, r2
    319a:	93 05       	cpc	r25, r3
    319c:	2c f0       	brlt	.+10     	; 0x31a8 <_fpadd_parts+0x18c>
    319e:	1c 01       	movw	r2, r24
    31a0:	aa 24       	eor	r10, r10
    31a2:	bb 24       	eor	r11, r11
    31a4:	65 01       	movw	r12, r10
    31a6:	03 c0       	rjmp	.+6      	; 0x31ae <_fpadd_parts+0x192>
    31a8:	ee 24       	eor	r14, r14
    31aa:	ff 24       	eor	r15, r15
    31ac:	87 01       	movw	r16, r14
    31ae:	11 96       	adiw	r26, 0x01	; 1
    31b0:	9c 91       	ld	r25, X
    31b2:	d2 01       	movw	r26, r4
    31b4:	11 96       	adiw	r26, 0x01	; 1
    31b6:	8c 91       	ld	r24, X
    31b8:	98 17       	cp	r25, r24
    31ba:	09 f4       	brne	.+2      	; 0x31be <_fpadd_parts+0x1a2>
    31bc:	45 c0       	rjmp	.+138    	; 0x3248 <_fpadd_parts+0x22c>
    31be:	99 23       	and	r25, r25
    31c0:	39 f0       	breq	.+14     	; 0x31d0 <_fpadd_parts+0x1b4>
    31c2:	a8 01       	movw	r20, r16
    31c4:	97 01       	movw	r18, r14
    31c6:	2a 19       	sub	r18, r10
    31c8:	3b 09       	sbc	r19, r11
    31ca:	4c 09       	sbc	r20, r12
    31cc:	5d 09       	sbc	r21, r13
    31ce:	06 c0       	rjmp	.+12     	; 0x31dc <_fpadd_parts+0x1c0>
    31d0:	a6 01       	movw	r20, r12
    31d2:	95 01       	movw	r18, r10
    31d4:	2e 19       	sub	r18, r14
    31d6:	3f 09       	sbc	r19, r15
    31d8:	40 0b       	sbc	r20, r16
    31da:	51 0b       	sbc	r21, r17
    31dc:	57 fd       	sbrc	r21, 7
    31de:	08 c0       	rjmp	.+16     	; 0x31f0 <_fpadd_parts+0x1d4>
    31e0:	11 82       	std	Z+1, r1	; 0x01
    31e2:	33 82       	std	Z+3, r3	; 0x03
    31e4:	22 82       	std	Z+2, r2	; 0x02
    31e6:	24 83       	std	Z+4, r18	; 0x04
    31e8:	35 83       	std	Z+5, r19	; 0x05
    31ea:	46 83       	std	Z+6, r20	; 0x06
    31ec:	57 83       	std	Z+7, r21	; 0x07
    31ee:	1d c0       	rjmp	.+58     	; 0x322a <_fpadd_parts+0x20e>
    31f0:	81 e0       	ldi	r24, 0x01	; 1
    31f2:	81 83       	std	Z+1, r24	; 0x01
    31f4:	33 82       	std	Z+3, r3	; 0x03
    31f6:	22 82       	std	Z+2, r2	; 0x02
    31f8:	88 27       	eor	r24, r24
    31fa:	99 27       	eor	r25, r25
    31fc:	dc 01       	movw	r26, r24
    31fe:	82 1b       	sub	r24, r18
    3200:	93 0b       	sbc	r25, r19
    3202:	a4 0b       	sbc	r26, r20
    3204:	b5 0b       	sbc	r27, r21
    3206:	84 83       	std	Z+4, r24	; 0x04
    3208:	95 83       	std	Z+5, r25	; 0x05
    320a:	a6 83       	std	Z+6, r26	; 0x06
    320c:	b7 83       	std	Z+7, r27	; 0x07
    320e:	0d c0       	rjmp	.+26     	; 0x322a <_fpadd_parts+0x20e>
    3210:	22 0f       	add	r18, r18
    3212:	33 1f       	adc	r19, r19
    3214:	44 1f       	adc	r20, r20
    3216:	55 1f       	adc	r21, r21
    3218:	24 83       	std	Z+4, r18	; 0x04
    321a:	35 83       	std	Z+5, r19	; 0x05
    321c:	46 83       	std	Z+6, r20	; 0x06
    321e:	57 83       	std	Z+7, r21	; 0x07
    3220:	82 81       	ldd	r24, Z+2	; 0x02
    3222:	93 81       	ldd	r25, Z+3	; 0x03
    3224:	01 97       	sbiw	r24, 0x01	; 1
    3226:	93 83       	std	Z+3, r25	; 0x03
    3228:	82 83       	std	Z+2, r24	; 0x02
    322a:	24 81       	ldd	r18, Z+4	; 0x04
    322c:	35 81       	ldd	r19, Z+5	; 0x05
    322e:	46 81       	ldd	r20, Z+6	; 0x06
    3230:	57 81       	ldd	r21, Z+7	; 0x07
    3232:	da 01       	movw	r26, r20
    3234:	c9 01       	movw	r24, r18
    3236:	01 97       	sbiw	r24, 0x01	; 1
    3238:	a1 09       	sbc	r26, r1
    323a:	b1 09       	sbc	r27, r1
    323c:	8f 5f       	subi	r24, 0xFF	; 255
    323e:	9f 4f       	sbci	r25, 0xFF	; 255
    3240:	af 4f       	sbci	r26, 0xFF	; 255
    3242:	bf 43       	sbci	r27, 0x3F	; 63
    3244:	28 f3       	brcs	.-54     	; 0x3210 <_fpadd_parts+0x1f4>
    3246:	0b c0       	rjmp	.+22     	; 0x325e <_fpadd_parts+0x242>
    3248:	91 83       	std	Z+1, r25	; 0x01
    324a:	33 82       	std	Z+3, r3	; 0x03
    324c:	22 82       	std	Z+2, r2	; 0x02
    324e:	ea 0c       	add	r14, r10
    3250:	fb 1c       	adc	r15, r11
    3252:	0c 1d       	adc	r16, r12
    3254:	1d 1d       	adc	r17, r13
    3256:	e4 82       	std	Z+4, r14	; 0x04
    3258:	f5 82       	std	Z+5, r15	; 0x05
    325a:	06 83       	std	Z+6, r16	; 0x06
    325c:	17 83       	std	Z+7, r17	; 0x07
    325e:	83 e0       	ldi	r24, 0x03	; 3
    3260:	80 83       	st	Z, r24
    3262:	24 81       	ldd	r18, Z+4	; 0x04
    3264:	35 81       	ldd	r19, Z+5	; 0x05
    3266:	46 81       	ldd	r20, Z+6	; 0x06
    3268:	57 81       	ldd	r21, Z+7	; 0x07
    326a:	57 ff       	sbrs	r21, 7
    326c:	1a c0       	rjmp	.+52     	; 0x32a2 <_fpadd_parts+0x286>
    326e:	c9 01       	movw	r24, r18
    3270:	aa 27       	eor	r26, r26
    3272:	97 fd       	sbrc	r25, 7
    3274:	a0 95       	com	r26
    3276:	ba 2f       	mov	r27, r26
    3278:	81 70       	andi	r24, 0x01	; 1
    327a:	90 70       	andi	r25, 0x00	; 0
    327c:	a0 70       	andi	r26, 0x00	; 0
    327e:	b0 70       	andi	r27, 0x00	; 0
    3280:	56 95       	lsr	r21
    3282:	47 95       	ror	r20
    3284:	37 95       	ror	r19
    3286:	27 95       	ror	r18
    3288:	82 2b       	or	r24, r18
    328a:	93 2b       	or	r25, r19
    328c:	a4 2b       	or	r26, r20
    328e:	b5 2b       	or	r27, r21
    3290:	84 83       	std	Z+4, r24	; 0x04
    3292:	95 83       	std	Z+5, r25	; 0x05
    3294:	a6 83       	std	Z+6, r26	; 0x06
    3296:	b7 83       	std	Z+7, r27	; 0x07
    3298:	82 81       	ldd	r24, Z+2	; 0x02
    329a:	93 81       	ldd	r25, Z+3	; 0x03
    329c:	01 96       	adiw	r24, 0x01	; 1
    329e:	93 83       	std	Z+3, r25	; 0x03
    32a0:	82 83       	std	Z+2, r24	; 0x02
    32a2:	df 01       	movw	r26, r30
    32a4:	01 c0       	rjmp	.+2      	; 0x32a8 <_fpadd_parts+0x28c>
    32a6:	d2 01       	movw	r26, r4
    32a8:	cd 01       	movw	r24, r26
    32aa:	cd b7       	in	r28, 0x3d	; 61
    32ac:	de b7       	in	r29, 0x3e	; 62
    32ae:	e2 e1       	ldi	r30, 0x12	; 18
    32b0:	0c 94 a6 1e 	jmp	0x3d4c	; 0x3d4c <__epilogue_restores__>

000032b4 <__subsf3>:
    32b4:	a0 e2       	ldi	r26, 0x20	; 32
    32b6:	b0 e0       	ldi	r27, 0x00	; 0
    32b8:	e0 e6       	ldi	r30, 0x60	; 96
    32ba:	f9 e1       	ldi	r31, 0x19	; 25
    32bc:	0c 94 96 1e 	jmp	0x3d2c	; 0x3d2c <__prologue_saves__+0x18>
    32c0:	69 83       	std	Y+1, r22	; 0x01
    32c2:	7a 83       	std	Y+2, r23	; 0x02
    32c4:	8b 83       	std	Y+3, r24	; 0x03
    32c6:	9c 83       	std	Y+4, r25	; 0x04
    32c8:	2d 83       	std	Y+5, r18	; 0x05
    32ca:	3e 83       	std	Y+6, r19	; 0x06
    32cc:	4f 83       	std	Y+7, r20	; 0x07
    32ce:	58 87       	std	Y+8, r21	; 0x08
    32d0:	e9 e0       	ldi	r30, 0x09	; 9
    32d2:	ee 2e       	mov	r14, r30
    32d4:	f1 2c       	mov	r15, r1
    32d6:	ec 0e       	add	r14, r28
    32d8:	fd 1e       	adc	r15, r29
    32da:	ce 01       	movw	r24, r28
    32dc:	01 96       	adiw	r24, 0x01	; 1
    32de:	b7 01       	movw	r22, r14
    32e0:	0e 94 64 1d 	call	0x3ac8	; 0x3ac8 <__unpack_f>
    32e4:	8e 01       	movw	r16, r28
    32e6:	0f 5e       	subi	r16, 0xEF	; 239
    32e8:	1f 4f       	sbci	r17, 0xFF	; 255
    32ea:	ce 01       	movw	r24, r28
    32ec:	05 96       	adiw	r24, 0x05	; 5
    32ee:	b8 01       	movw	r22, r16
    32f0:	0e 94 64 1d 	call	0x3ac8	; 0x3ac8 <__unpack_f>
    32f4:	8a 89       	ldd	r24, Y+18	; 0x12
    32f6:	91 e0       	ldi	r25, 0x01	; 1
    32f8:	89 27       	eor	r24, r25
    32fa:	8a 8b       	std	Y+18, r24	; 0x12
    32fc:	c7 01       	movw	r24, r14
    32fe:	b8 01       	movw	r22, r16
    3300:	ae 01       	movw	r20, r28
    3302:	47 5e       	subi	r20, 0xE7	; 231
    3304:	5f 4f       	sbci	r21, 0xFF	; 255
    3306:	0e 94 0e 18 	call	0x301c	; 0x301c <_fpadd_parts>
    330a:	0e 94 8f 1c 	call	0x391e	; 0x391e <__pack_f>
    330e:	a0 96       	adiw	r28, 0x20	; 32
    3310:	e6 e0       	ldi	r30, 0x06	; 6
    3312:	0c 94 b2 1e 	jmp	0x3d64	; 0x3d64 <__epilogue_restores__+0x18>

00003316 <__addsf3>:
    3316:	a0 e2       	ldi	r26, 0x20	; 32
    3318:	b0 e0       	ldi	r27, 0x00	; 0
    331a:	e1 e9       	ldi	r30, 0x91	; 145
    331c:	f9 e1       	ldi	r31, 0x19	; 25
    331e:	0c 94 96 1e 	jmp	0x3d2c	; 0x3d2c <__prologue_saves__+0x18>
    3322:	69 83       	std	Y+1, r22	; 0x01
    3324:	7a 83       	std	Y+2, r23	; 0x02
    3326:	8b 83       	std	Y+3, r24	; 0x03
    3328:	9c 83       	std	Y+4, r25	; 0x04
    332a:	2d 83       	std	Y+5, r18	; 0x05
    332c:	3e 83       	std	Y+6, r19	; 0x06
    332e:	4f 83       	std	Y+7, r20	; 0x07
    3330:	58 87       	std	Y+8, r21	; 0x08
    3332:	f9 e0       	ldi	r31, 0x09	; 9
    3334:	ef 2e       	mov	r14, r31
    3336:	f1 2c       	mov	r15, r1
    3338:	ec 0e       	add	r14, r28
    333a:	fd 1e       	adc	r15, r29
    333c:	ce 01       	movw	r24, r28
    333e:	01 96       	adiw	r24, 0x01	; 1
    3340:	b7 01       	movw	r22, r14
    3342:	0e 94 64 1d 	call	0x3ac8	; 0x3ac8 <__unpack_f>
    3346:	8e 01       	movw	r16, r28
    3348:	0f 5e       	subi	r16, 0xEF	; 239
    334a:	1f 4f       	sbci	r17, 0xFF	; 255
    334c:	ce 01       	movw	r24, r28
    334e:	05 96       	adiw	r24, 0x05	; 5
    3350:	b8 01       	movw	r22, r16
    3352:	0e 94 64 1d 	call	0x3ac8	; 0x3ac8 <__unpack_f>
    3356:	c7 01       	movw	r24, r14
    3358:	b8 01       	movw	r22, r16
    335a:	ae 01       	movw	r20, r28
    335c:	47 5e       	subi	r20, 0xE7	; 231
    335e:	5f 4f       	sbci	r21, 0xFF	; 255
    3360:	0e 94 0e 18 	call	0x301c	; 0x301c <_fpadd_parts>
    3364:	0e 94 8f 1c 	call	0x391e	; 0x391e <__pack_f>
    3368:	a0 96       	adiw	r28, 0x20	; 32
    336a:	e6 e0       	ldi	r30, 0x06	; 6
    336c:	0c 94 b2 1e 	jmp	0x3d64	; 0x3d64 <__epilogue_restores__+0x18>

00003370 <__mulsf3>:
    3370:	a0 e2       	ldi	r26, 0x20	; 32
    3372:	b0 e0       	ldi	r27, 0x00	; 0
    3374:	ee eb       	ldi	r30, 0xBE	; 190
    3376:	f9 e1       	ldi	r31, 0x19	; 25
    3378:	0c 94 8a 1e 	jmp	0x3d14	; 0x3d14 <__prologue_saves__>
    337c:	69 83       	std	Y+1, r22	; 0x01
    337e:	7a 83       	std	Y+2, r23	; 0x02
    3380:	8b 83       	std	Y+3, r24	; 0x03
    3382:	9c 83       	std	Y+4, r25	; 0x04
    3384:	2d 83       	std	Y+5, r18	; 0x05
    3386:	3e 83       	std	Y+6, r19	; 0x06
    3388:	4f 83       	std	Y+7, r20	; 0x07
    338a:	58 87       	std	Y+8, r21	; 0x08
    338c:	ce 01       	movw	r24, r28
    338e:	01 96       	adiw	r24, 0x01	; 1
    3390:	be 01       	movw	r22, r28
    3392:	67 5f       	subi	r22, 0xF7	; 247
    3394:	7f 4f       	sbci	r23, 0xFF	; 255
    3396:	0e 94 64 1d 	call	0x3ac8	; 0x3ac8 <__unpack_f>
    339a:	ce 01       	movw	r24, r28
    339c:	05 96       	adiw	r24, 0x05	; 5
    339e:	be 01       	movw	r22, r28
    33a0:	6f 5e       	subi	r22, 0xEF	; 239
    33a2:	7f 4f       	sbci	r23, 0xFF	; 255
    33a4:	0e 94 64 1d 	call	0x3ac8	; 0x3ac8 <__unpack_f>
    33a8:	99 85       	ldd	r25, Y+9	; 0x09
    33aa:	92 30       	cpi	r25, 0x02	; 2
    33ac:	88 f0       	brcs	.+34     	; 0x33d0 <__mulsf3+0x60>
    33ae:	89 89       	ldd	r24, Y+17	; 0x11
    33b0:	82 30       	cpi	r24, 0x02	; 2
    33b2:	c8 f0       	brcs	.+50     	; 0x33e6 <__mulsf3+0x76>
    33b4:	94 30       	cpi	r25, 0x04	; 4
    33b6:	19 f4       	brne	.+6      	; 0x33be <__mulsf3+0x4e>
    33b8:	82 30       	cpi	r24, 0x02	; 2
    33ba:	51 f4       	brne	.+20     	; 0x33d0 <__mulsf3+0x60>
    33bc:	04 c0       	rjmp	.+8      	; 0x33c6 <__mulsf3+0x56>
    33be:	84 30       	cpi	r24, 0x04	; 4
    33c0:	29 f4       	brne	.+10     	; 0x33cc <__mulsf3+0x5c>
    33c2:	92 30       	cpi	r25, 0x02	; 2
    33c4:	81 f4       	brne	.+32     	; 0x33e6 <__mulsf3+0x76>
    33c6:	8b e6       	ldi	r24, 0x6B	; 107
    33c8:	90 e0       	ldi	r25, 0x00	; 0
    33ca:	c6 c0       	rjmp	.+396    	; 0x3558 <__mulsf3+0x1e8>
    33cc:	92 30       	cpi	r25, 0x02	; 2
    33ce:	49 f4       	brne	.+18     	; 0x33e2 <__mulsf3+0x72>
    33d0:	20 e0       	ldi	r18, 0x00	; 0
    33d2:	9a 85       	ldd	r25, Y+10	; 0x0a
    33d4:	8a 89       	ldd	r24, Y+18	; 0x12
    33d6:	98 13       	cpse	r25, r24
    33d8:	21 e0       	ldi	r18, 0x01	; 1
    33da:	2a 87       	std	Y+10, r18	; 0x0a
    33dc:	ce 01       	movw	r24, r28
    33de:	09 96       	adiw	r24, 0x09	; 9
    33e0:	bb c0       	rjmp	.+374    	; 0x3558 <__mulsf3+0x1e8>
    33e2:	82 30       	cpi	r24, 0x02	; 2
    33e4:	49 f4       	brne	.+18     	; 0x33f8 <__mulsf3+0x88>
    33e6:	20 e0       	ldi	r18, 0x00	; 0
    33e8:	9a 85       	ldd	r25, Y+10	; 0x0a
    33ea:	8a 89       	ldd	r24, Y+18	; 0x12
    33ec:	98 13       	cpse	r25, r24
    33ee:	21 e0       	ldi	r18, 0x01	; 1
    33f0:	2a 8b       	std	Y+18, r18	; 0x12
    33f2:	ce 01       	movw	r24, r28
    33f4:	41 96       	adiw	r24, 0x11	; 17
    33f6:	b0 c0       	rjmp	.+352    	; 0x3558 <__mulsf3+0x1e8>
    33f8:	2d 84       	ldd	r2, Y+13	; 0x0d
    33fa:	3e 84       	ldd	r3, Y+14	; 0x0e
    33fc:	4f 84       	ldd	r4, Y+15	; 0x0f
    33fe:	58 88       	ldd	r5, Y+16	; 0x10
    3400:	6d 88       	ldd	r6, Y+21	; 0x15
    3402:	7e 88       	ldd	r7, Y+22	; 0x16
    3404:	8f 88       	ldd	r8, Y+23	; 0x17
    3406:	98 8c       	ldd	r9, Y+24	; 0x18
    3408:	ee 24       	eor	r14, r14
    340a:	ff 24       	eor	r15, r15
    340c:	87 01       	movw	r16, r14
    340e:	aa 24       	eor	r10, r10
    3410:	bb 24       	eor	r11, r11
    3412:	65 01       	movw	r12, r10
    3414:	40 e0       	ldi	r20, 0x00	; 0
    3416:	50 e0       	ldi	r21, 0x00	; 0
    3418:	60 e0       	ldi	r22, 0x00	; 0
    341a:	70 e0       	ldi	r23, 0x00	; 0
    341c:	e0 e0       	ldi	r30, 0x00	; 0
    341e:	f0 e0       	ldi	r31, 0x00	; 0
    3420:	c1 01       	movw	r24, r2
    3422:	81 70       	andi	r24, 0x01	; 1
    3424:	90 70       	andi	r25, 0x00	; 0
    3426:	89 2b       	or	r24, r25
    3428:	e9 f0       	breq	.+58     	; 0x3464 <__mulsf3+0xf4>
    342a:	e6 0c       	add	r14, r6
    342c:	f7 1c       	adc	r15, r7
    342e:	08 1d       	adc	r16, r8
    3430:	19 1d       	adc	r17, r9
    3432:	9a 01       	movw	r18, r20
    3434:	ab 01       	movw	r20, r22
    3436:	2a 0d       	add	r18, r10
    3438:	3b 1d       	adc	r19, r11
    343a:	4c 1d       	adc	r20, r12
    343c:	5d 1d       	adc	r21, r13
    343e:	80 e0       	ldi	r24, 0x00	; 0
    3440:	90 e0       	ldi	r25, 0x00	; 0
    3442:	a0 e0       	ldi	r26, 0x00	; 0
    3444:	b0 e0       	ldi	r27, 0x00	; 0
    3446:	e6 14       	cp	r14, r6
    3448:	f7 04       	cpc	r15, r7
    344a:	08 05       	cpc	r16, r8
    344c:	19 05       	cpc	r17, r9
    344e:	20 f4       	brcc	.+8      	; 0x3458 <__mulsf3+0xe8>
    3450:	81 e0       	ldi	r24, 0x01	; 1
    3452:	90 e0       	ldi	r25, 0x00	; 0
    3454:	a0 e0       	ldi	r26, 0x00	; 0
    3456:	b0 e0       	ldi	r27, 0x00	; 0
    3458:	ba 01       	movw	r22, r20
    345a:	a9 01       	movw	r20, r18
    345c:	48 0f       	add	r20, r24
    345e:	59 1f       	adc	r21, r25
    3460:	6a 1f       	adc	r22, r26
    3462:	7b 1f       	adc	r23, r27
    3464:	aa 0c       	add	r10, r10
    3466:	bb 1c       	adc	r11, r11
    3468:	cc 1c       	adc	r12, r12
    346a:	dd 1c       	adc	r13, r13
    346c:	97 fe       	sbrs	r9, 7
    346e:	08 c0       	rjmp	.+16     	; 0x3480 <__mulsf3+0x110>
    3470:	81 e0       	ldi	r24, 0x01	; 1
    3472:	90 e0       	ldi	r25, 0x00	; 0
    3474:	a0 e0       	ldi	r26, 0x00	; 0
    3476:	b0 e0       	ldi	r27, 0x00	; 0
    3478:	a8 2a       	or	r10, r24
    347a:	b9 2a       	or	r11, r25
    347c:	ca 2a       	or	r12, r26
    347e:	db 2a       	or	r13, r27
    3480:	31 96       	adiw	r30, 0x01	; 1
    3482:	e0 32       	cpi	r30, 0x20	; 32
    3484:	f1 05       	cpc	r31, r1
    3486:	49 f0       	breq	.+18     	; 0x349a <__mulsf3+0x12a>
    3488:	66 0c       	add	r6, r6
    348a:	77 1c       	adc	r7, r7
    348c:	88 1c       	adc	r8, r8
    348e:	99 1c       	adc	r9, r9
    3490:	56 94       	lsr	r5
    3492:	47 94       	ror	r4
    3494:	37 94       	ror	r3
    3496:	27 94       	ror	r2
    3498:	c3 cf       	rjmp	.-122    	; 0x3420 <__mulsf3+0xb0>
    349a:	fa 85       	ldd	r31, Y+10	; 0x0a
    349c:	ea 89       	ldd	r30, Y+18	; 0x12
    349e:	2b 89       	ldd	r18, Y+19	; 0x13
    34a0:	3c 89       	ldd	r19, Y+20	; 0x14
    34a2:	8b 85       	ldd	r24, Y+11	; 0x0b
    34a4:	9c 85       	ldd	r25, Y+12	; 0x0c
    34a6:	28 0f       	add	r18, r24
    34a8:	39 1f       	adc	r19, r25
    34aa:	2e 5f       	subi	r18, 0xFE	; 254
    34ac:	3f 4f       	sbci	r19, 0xFF	; 255
    34ae:	17 c0       	rjmp	.+46     	; 0x34de <__mulsf3+0x16e>
    34b0:	ca 01       	movw	r24, r20
    34b2:	81 70       	andi	r24, 0x01	; 1
    34b4:	90 70       	andi	r25, 0x00	; 0
    34b6:	89 2b       	or	r24, r25
    34b8:	61 f0       	breq	.+24     	; 0x34d2 <__mulsf3+0x162>
    34ba:	16 95       	lsr	r17
    34bc:	07 95       	ror	r16
    34be:	f7 94       	ror	r15
    34c0:	e7 94       	ror	r14
    34c2:	80 e0       	ldi	r24, 0x00	; 0
    34c4:	90 e0       	ldi	r25, 0x00	; 0
    34c6:	a0 e0       	ldi	r26, 0x00	; 0
    34c8:	b0 e8       	ldi	r27, 0x80	; 128
    34ca:	e8 2a       	or	r14, r24
    34cc:	f9 2a       	or	r15, r25
    34ce:	0a 2b       	or	r16, r26
    34d0:	1b 2b       	or	r17, r27
    34d2:	76 95       	lsr	r23
    34d4:	67 95       	ror	r22
    34d6:	57 95       	ror	r21
    34d8:	47 95       	ror	r20
    34da:	2f 5f       	subi	r18, 0xFF	; 255
    34dc:	3f 4f       	sbci	r19, 0xFF	; 255
    34de:	77 fd       	sbrc	r23, 7
    34e0:	e7 cf       	rjmp	.-50     	; 0x34b0 <__mulsf3+0x140>
    34e2:	0c c0       	rjmp	.+24     	; 0x34fc <__mulsf3+0x18c>
    34e4:	44 0f       	add	r20, r20
    34e6:	55 1f       	adc	r21, r21
    34e8:	66 1f       	adc	r22, r22
    34ea:	77 1f       	adc	r23, r23
    34ec:	17 fd       	sbrc	r17, 7
    34ee:	41 60       	ori	r20, 0x01	; 1
    34f0:	ee 0c       	add	r14, r14
    34f2:	ff 1c       	adc	r15, r15
    34f4:	00 1f       	adc	r16, r16
    34f6:	11 1f       	adc	r17, r17
    34f8:	21 50       	subi	r18, 0x01	; 1
    34fa:	30 40       	sbci	r19, 0x00	; 0
    34fc:	40 30       	cpi	r20, 0x00	; 0
    34fe:	90 e0       	ldi	r25, 0x00	; 0
    3500:	59 07       	cpc	r21, r25
    3502:	90 e0       	ldi	r25, 0x00	; 0
    3504:	69 07       	cpc	r22, r25
    3506:	90 e4       	ldi	r25, 0x40	; 64
    3508:	79 07       	cpc	r23, r25
    350a:	60 f3       	brcs	.-40     	; 0x34e4 <__mulsf3+0x174>
    350c:	2b 8f       	std	Y+27, r18	; 0x1b
    350e:	3c 8f       	std	Y+28, r19	; 0x1c
    3510:	db 01       	movw	r26, r22
    3512:	ca 01       	movw	r24, r20
    3514:	8f 77       	andi	r24, 0x7F	; 127
    3516:	90 70       	andi	r25, 0x00	; 0
    3518:	a0 70       	andi	r26, 0x00	; 0
    351a:	b0 70       	andi	r27, 0x00	; 0
    351c:	80 34       	cpi	r24, 0x40	; 64
    351e:	91 05       	cpc	r25, r1
    3520:	a1 05       	cpc	r26, r1
    3522:	b1 05       	cpc	r27, r1
    3524:	61 f4       	brne	.+24     	; 0x353e <__mulsf3+0x1ce>
    3526:	47 fd       	sbrc	r20, 7
    3528:	0a c0       	rjmp	.+20     	; 0x353e <__mulsf3+0x1ce>
    352a:	e1 14       	cp	r14, r1
    352c:	f1 04       	cpc	r15, r1
    352e:	01 05       	cpc	r16, r1
    3530:	11 05       	cpc	r17, r1
    3532:	29 f0       	breq	.+10     	; 0x353e <__mulsf3+0x1ce>
    3534:	40 5c       	subi	r20, 0xC0	; 192
    3536:	5f 4f       	sbci	r21, 0xFF	; 255
    3538:	6f 4f       	sbci	r22, 0xFF	; 255
    353a:	7f 4f       	sbci	r23, 0xFF	; 255
    353c:	40 78       	andi	r20, 0x80	; 128
    353e:	1a 8e       	std	Y+26, r1	; 0x1a
    3540:	fe 17       	cp	r31, r30
    3542:	11 f0       	breq	.+4      	; 0x3548 <__mulsf3+0x1d8>
    3544:	81 e0       	ldi	r24, 0x01	; 1
    3546:	8a 8f       	std	Y+26, r24	; 0x1a
    3548:	4d 8f       	std	Y+29, r20	; 0x1d
    354a:	5e 8f       	std	Y+30, r21	; 0x1e
    354c:	6f 8f       	std	Y+31, r22	; 0x1f
    354e:	78 a3       	std	Y+32, r23	; 0x20
    3550:	83 e0       	ldi	r24, 0x03	; 3
    3552:	89 8f       	std	Y+25, r24	; 0x19
    3554:	ce 01       	movw	r24, r28
    3556:	49 96       	adiw	r24, 0x19	; 25
    3558:	0e 94 8f 1c 	call	0x391e	; 0x391e <__pack_f>
    355c:	a0 96       	adiw	r28, 0x20	; 32
    355e:	e2 e1       	ldi	r30, 0x12	; 18
    3560:	0c 94 a6 1e 	jmp	0x3d4c	; 0x3d4c <__epilogue_restores__>

00003564 <__divsf3>:
    3564:	a8 e1       	ldi	r26, 0x18	; 24
    3566:	b0 e0       	ldi	r27, 0x00	; 0
    3568:	e8 eb       	ldi	r30, 0xB8	; 184
    356a:	fa e1       	ldi	r31, 0x1A	; 26
    356c:	0c 94 92 1e 	jmp	0x3d24	; 0x3d24 <__prologue_saves__+0x10>
    3570:	69 83       	std	Y+1, r22	; 0x01
    3572:	7a 83       	std	Y+2, r23	; 0x02
    3574:	8b 83       	std	Y+3, r24	; 0x03
    3576:	9c 83       	std	Y+4, r25	; 0x04
    3578:	2d 83       	std	Y+5, r18	; 0x05
    357a:	3e 83       	std	Y+6, r19	; 0x06
    357c:	4f 83       	std	Y+7, r20	; 0x07
    357e:	58 87       	std	Y+8, r21	; 0x08
    3580:	b9 e0       	ldi	r27, 0x09	; 9
    3582:	eb 2e       	mov	r14, r27
    3584:	f1 2c       	mov	r15, r1
    3586:	ec 0e       	add	r14, r28
    3588:	fd 1e       	adc	r15, r29
    358a:	ce 01       	movw	r24, r28
    358c:	01 96       	adiw	r24, 0x01	; 1
    358e:	b7 01       	movw	r22, r14
    3590:	0e 94 64 1d 	call	0x3ac8	; 0x3ac8 <__unpack_f>
    3594:	8e 01       	movw	r16, r28
    3596:	0f 5e       	subi	r16, 0xEF	; 239
    3598:	1f 4f       	sbci	r17, 0xFF	; 255
    359a:	ce 01       	movw	r24, r28
    359c:	05 96       	adiw	r24, 0x05	; 5
    359e:	b8 01       	movw	r22, r16
    35a0:	0e 94 64 1d 	call	0x3ac8	; 0x3ac8 <__unpack_f>
    35a4:	29 85       	ldd	r18, Y+9	; 0x09
    35a6:	22 30       	cpi	r18, 0x02	; 2
    35a8:	08 f4       	brcc	.+2      	; 0x35ac <__divsf3+0x48>
    35aa:	7e c0       	rjmp	.+252    	; 0x36a8 <__divsf3+0x144>
    35ac:	39 89       	ldd	r19, Y+17	; 0x11
    35ae:	32 30       	cpi	r19, 0x02	; 2
    35b0:	10 f4       	brcc	.+4      	; 0x35b6 <__divsf3+0x52>
    35b2:	b8 01       	movw	r22, r16
    35b4:	7c c0       	rjmp	.+248    	; 0x36ae <__divsf3+0x14a>
    35b6:	8a 85       	ldd	r24, Y+10	; 0x0a
    35b8:	9a 89       	ldd	r25, Y+18	; 0x12
    35ba:	89 27       	eor	r24, r25
    35bc:	8a 87       	std	Y+10, r24	; 0x0a
    35be:	24 30       	cpi	r18, 0x04	; 4
    35c0:	11 f0       	breq	.+4      	; 0x35c6 <__divsf3+0x62>
    35c2:	22 30       	cpi	r18, 0x02	; 2
    35c4:	31 f4       	brne	.+12     	; 0x35d2 <__divsf3+0x6e>
    35c6:	23 17       	cp	r18, r19
    35c8:	09 f0       	breq	.+2      	; 0x35cc <__divsf3+0x68>
    35ca:	6e c0       	rjmp	.+220    	; 0x36a8 <__divsf3+0x144>
    35cc:	6b e6       	ldi	r22, 0x6B	; 107
    35ce:	70 e0       	ldi	r23, 0x00	; 0
    35d0:	6e c0       	rjmp	.+220    	; 0x36ae <__divsf3+0x14a>
    35d2:	34 30       	cpi	r19, 0x04	; 4
    35d4:	39 f4       	brne	.+14     	; 0x35e4 <__divsf3+0x80>
    35d6:	1d 86       	std	Y+13, r1	; 0x0d
    35d8:	1e 86       	std	Y+14, r1	; 0x0e
    35da:	1f 86       	std	Y+15, r1	; 0x0f
    35dc:	18 8a       	std	Y+16, r1	; 0x10
    35de:	1c 86       	std	Y+12, r1	; 0x0c
    35e0:	1b 86       	std	Y+11, r1	; 0x0b
    35e2:	04 c0       	rjmp	.+8      	; 0x35ec <__divsf3+0x88>
    35e4:	32 30       	cpi	r19, 0x02	; 2
    35e6:	21 f4       	brne	.+8      	; 0x35f0 <__divsf3+0x8c>
    35e8:	84 e0       	ldi	r24, 0x04	; 4
    35ea:	89 87       	std	Y+9, r24	; 0x09
    35ec:	b7 01       	movw	r22, r14
    35ee:	5f c0       	rjmp	.+190    	; 0x36ae <__divsf3+0x14a>
    35f0:	2b 85       	ldd	r18, Y+11	; 0x0b
    35f2:	3c 85       	ldd	r19, Y+12	; 0x0c
    35f4:	8b 89       	ldd	r24, Y+19	; 0x13
    35f6:	9c 89       	ldd	r25, Y+20	; 0x14
    35f8:	28 1b       	sub	r18, r24
    35fa:	39 0b       	sbc	r19, r25
    35fc:	3c 87       	std	Y+12, r19	; 0x0c
    35fe:	2b 87       	std	Y+11, r18	; 0x0b
    3600:	ed 84       	ldd	r14, Y+13	; 0x0d
    3602:	fe 84       	ldd	r15, Y+14	; 0x0e
    3604:	0f 85       	ldd	r16, Y+15	; 0x0f
    3606:	18 89       	ldd	r17, Y+16	; 0x10
    3608:	ad 88       	ldd	r10, Y+21	; 0x15
    360a:	be 88       	ldd	r11, Y+22	; 0x16
    360c:	cf 88       	ldd	r12, Y+23	; 0x17
    360e:	d8 8c       	ldd	r13, Y+24	; 0x18
    3610:	ea 14       	cp	r14, r10
    3612:	fb 04       	cpc	r15, r11
    3614:	0c 05       	cpc	r16, r12
    3616:	1d 05       	cpc	r17, r13
    3618:	40 f4       	brcc	.+16     	; 0x362a <__divsf3+0xc6>
    361a:	ee 0c       	add	r14, r14
    361c:	ff 1c       	adc	r15, r15
    361e:	00 1f       	adc	r16, r16
    3620:	11 1f       	adc	r17, r17
    3622:	21 50       	subi	r18, 0x01	; 1
    3624:	30 40       	sbci	r19, 0x00	; 0
    3626:	3c 87       	std	Y+12, r19	; 0x0c
    3628:	2b 87       	std	Y+11, r18	; 0x0b
    362a:	20 e0       	ldi	r18, 0x00	; 0
    362c:	30 e0       	ldi	r19, 0x00	; 0
    362e:	40 e0       	ldi	r20, 0x00	; 0
    3630:	50 e0       	ldi	r21, 0x00	; 0
    3632:	80 e0       	ldi	r24, 0x00	; 0
    3634:	90 e0       	ldi	r25, 0x00	; 0
    3636:	a0 e0       	ldi	r26, 0x00	; 0
    3638:	b0 e4       	ldi	r27, 0x40	; 64
    363a:	60 e0       	ldi	r22, 0x00	; 0
    363c:	70 e0       	ldi	r23, 0x00	; 0
    363e:	ea 14       	cp	r14, r10
    3640:	fb 04       	cpc	r15, r11
    3642:	0c 05       	cpc	r16, r12
    3644:	1d 05       	cpc	r17, r13
    3646:	40 f0       	brcs	.+16     	; 0x3658 <__divsf3+0xf4>
    3648:	28 2b       	or	r18, r24
    364a:	39 2b       	or	r19, r25
    364c:	4a 2b       	or	r20, r26
    364e:	5b 2b       	or	r21, r27
    3650:	ea 18       	sub	r14, r10
    3652:	fb 08       	sbc	r15, r11
    3654:	0c 09       	sbc	r16, r12
    3656:	1d 09       	sbc	r17, r13
    3658:	b6 95       	lsr	r27
    365a:	a7 95       	ror	r26
    365c:	97 95       	ror	r25
    365e:	87 95       	ror	r24
    3660:	ee 0c       	add	r14, r14
    3662:	ff 1c       	adc	r15, r15
    3664:	00 1f       	adc	r16, r16
    3666:	11 1f       	adc	r17, r17
    3668:	6f 5f       	subi	r22, 0xFF	; 255
    366a:	7f 4f       	sbci	r23, 0xFF	; 255
    366c:	6f 31       	cpi	r22, 0x1F	; 31
    366e:	71 05       	cpc	r23, r1
    3670:	31 f7       	brne	.-52     	; 0x363e <__divsf3+0xda>
    3672:	da 01       	movw	r26, r20
    3674:	c9 01       	movw	r24, r18
    3676:	8f 77       	andi	r24, 0x7F	; 127
    3678:	90 70       	andi	r25, 0x00	; 0
    367a:	a0 70       	andi	r26, 0x00	; 0
    367c:	b0 70       	andi	r27, 0x00	; 0
    367e:	80 34       	cpi	r24, 0x40	; 64
    3680:	91 05       	cpc	r25, r1
    3682:	a1 05       	cpc	r26, r1
    3684:	b1 05       	cpc	r27, r1
    3686:	61 f4       	brne	.+24     	; 0x36a0 <__divsf3+0x13c>
    3688:	27 fd       	sbrc	r18, 7
    368a:	0a c0       	rjmp	.+20     	; 0x36a0 <__divsf3+0x13c>
    368c:	e1 14       	cp	r14, r1
    368e:	f1 04       	cpc	r15, r1
    3690:	01 05       	cpc	r16, r1
    3692:	11 05       	cpc	r17, r1
    3694:	29 f0       	breq	.+10     	; 0x36a0 <__divsf3+0x13c>
    3696:	20 5c       	subi	r18, 0xC0	; 192
    3698:	3f 4f       	sbci	r19, 0xFF	; 255
    369a:	4f 4f       	sbci	r20, 0xFF	; 255
    369c:	5f 4f       	sbci	r21, 0xFF	; 255
    369e:	20 78       	andi	r18, 0x80	; 128
    36a0:	2d 87       	std	Y+13, r18	; 0x0d
    36a2:	3e 87       	std	Y+14, r19	; 0x0e
    36a4:	4f 87       	std	Y+15, r20	; 0x0f
    36a6:	58 8b       	std	Y+16, r21	; 0x10
    36a8:	be 01       	movw	r22, r28
    36aa:	67 5f       	subi	r22, 0xF7	; 247
    36ac:	7f 4f       	sbci	r23, 0xFF	; 255
    36ae:	cb 01       	movw	r24, r22
    36b0:	0e 94 8f 1c 	call	0x391e	; 0x391e <__pack_f>
    36b4:	68 96       	adiw	r28, 0x18	; 24
    36b6:	ea e0       	ldi	r30, 0x0A	; 10
    36b8:	0c 94 ae 1e 	jmp	0x3d5c	; 0x3d5c <__epilogue_restores__+0x10>

000036bc <__gesf2>:
    36bc:	a8 e1       	ldi	r26, 0x18	; 24
    36be:	b0 e0       	ldi	r27, 0x00	; 0
    36c0:	e4 e6       	ldi	r30, 0x64	; 100
    36c2:	fb e1       	ldi	r31, 0x1B	; 27
    36c4:	0c 94 96 1e 	jmp	0x3d2c	; 0x3d2c <__prologue_saves__+0x18>
    36c8:	69 83       	std	Y+1, r22	; 0x01
    36ca:	7a 83       	std	Y+2, r23	; 0x02
    36cc:	8b 83       	std	Y+3, r24	; 0x03
    36ce:	9c 83       	std	Y+4, r25	; 0x04
    36d0:	2d 83       	std	Y+5, r18	; 0x05
    36d2:	3e 83       	std	Y+6, r19	; 0x06
    36d4:	4f 83       	std	Y+7, r20	; 0x07
    36d6:	58 87       	std	Y+8, r21	; 0x08
    36d8:	89 e0       	ldi	r24, 0x09	; 9
    36da:	e8 2e       	mov	r14, r24
    36dc:	f1 2c       	mov	r15, r1
    36de:	ec 0e       	add	r14, r28
    36e0:	fd 1e       	adc	r15, r29
    36e2:	ce 01       	movw	r24, r28
    36e4:	01 96       	adiw	r24, 0x01	; 1
    36e6:	b7 01       	movw	r22, r14
    36e8:	0e 94 64 1d 	call	0x3ac8	; 0x3ac8 <__unpack_f>
    36ec:	8e 01       	movw	r16, r28
    36ee:	0f 5e       	subi	r16, 0xEF	; 239
    36f0:	1f 4f       	sbci	r17, 0xFF	; 255
    36f2:	ce 01       	movw	r24, r28
    36f4:	05 96       	adiw	r24, 0x05	; 5
    36f6:	b8 01       	movw	r22, r16
    36f8:	0e 94 64 1d 	call	0x3ac8	; 0x3ac8 <__unpack_f>
    36fc:	89 85       	ldd	r24, Y+9	; 0x09
    36fe:	82 30       	cpi	r24, 0x02	; 2
    3700:	40 f0       	brcs	.+16     	; 0x3712 <__gesf2+0x56>
    3702:	89 89       	ldd	r24, Y+17	; 0x11
    3704:	82 30       	cpi	r24, 0x02	; 2
    3706:	28 f0       	brcs	.+10     	; 0x3712 <__gesf2+0x56>
    3708:	c7 01       	movw	r24, r14
    370a:	b8 01       	movw	r22, r16
    370c:	0e 94 dc 1d 	call	0x3bb8	; 0x3bb8 <__fpcmp_parts_f>
    3710:	01 c0       	rjmp	.+2      	; 0x3714 <__gesf2+0x58>
    3712:	8f ef       	ldi	r24, 0xFF	; 255
    3714:	68 96       	adiw	r28, 0x18	; 24
    3716:	e6 e0       	ldi	r30, 0x06	; 6
    3718:	0c 94 b2 1e 	jmp	0x3d64	; 0x3d64 <__epilogue_restores__+0x18>

0000371c <__floatsisf>:
    371c:	a8 e0       	ldi	r26, 0x08	; 8
    371e:	b0 e0       	ldi	r27, 0x00	; 0
    3720:	e4 e9       	ldi	r30, 0x94	; 148
    3722:	fb e1       	ldi	r31, 0x1B	; 27
    3724:	0c 94 93 1e 	jmp	0x3d26	; 0x3d26 <__prologue_saves__+0x12>
    3728:	9b 01       	movw	r18, r22
    372a:	ac 01       	movw	r20, r24
    372c:	83 e0       	ldi	r24, 0x03	; 3
    372e:	89 83       	std	Y+1, r24	; 0x01
    3730:	da 01       	movw	r26, r20
    3732:	c9 01       	movw	r24, r18
    3734:	88 27       	eor	r24, r24
    3736:	b7 fd       	sbrc	r27, 7
    3738:	83 95       	inc	r24
    373a:	99 27       	eor	r25, r25
    373c:	aa 27       	eor	r26, r26
    373e:	bb 27       	eor	r27, r27
    3740:	b8 2e       	mov	r11, r24
    3742:	21 15       	cp	r18, r1
    3744:	31 05       	cpc	r19, r1
    3746:	41 05       	cpc	r20, r1
    3748:	51 05       	cpc	r21, r1
    374a:	19 f4       	brne	.+6      	; 0x3752 <__floatsisf+0x36>
    374c:	82 e0       	ldi	r24, 0x02	; 2
    374e:	89 83       	std	Y+1, r24	; 0x01
    3750:	3a c0       	rjmp	.+116    	; 0x37c6 <__floatsisf+0xaa>
    3752:	88 23       	and	r24, r24
    3754:	a9 f0       	breq	.+42     	; 0x3780 <__floatsisf+0x64>
    3756:	20 30       	cpi	r18, 0x00	; 0
    3758:	80 e0       	ldi	r24, 0x00	; 0
    375a:	38 07       	cpc	r19, r24
    375c:	80 e0       	ldi	r24, 0x00	; 0
    375e:	48 07       	cpc	r20, r24
    3760:	80 e8       	ldi	r24, 0x80	; 128
    3762:	58 07       	cpc	r21, r24
    3764:	29 f4       	brne	.+10     	; 0x3770 <__floatsisf+0x54>
    3766:	60 e0       	ldi	r22, 0x00	; 0
    3768:	70 e0       	ldi	r23, 0x00	; 0
    376a:	80 e0       	ldi	r24, 0x00	; 0
    376c:	9f ec       	ldi	r25, 0xCF	; 207
    376e:	30 c0       	rjmp	.+96     	; 0x37d0 <__floatsisf+0xb4>
    3770:	ee 24       	eor	r14, r14
    3772:	ff 24       	eor	r15, r15
    3774:	87 01       	movw	r16, r14
    3776:	e2 1a       	sub	r14, r18
    3778:	f3 0a       	sbc	r15, r19
    377a:	04 0b       	sbc	r16, r20
    377c:	15 0b       	sbc	r17, r21
    377e:	02 c0       	rjmp	.+4      	; 0x3784 <__floatsisf+0x68>
    3780:	79 01       	movw	r14, r18
    3782:	8a 01       	movw	r16, r20
    3784:	8e e1       	ldi	r24, 0x1E	; 30
    3786:	c8 2e       	mov	r12, r24
    3788:	d1 2c       	mov	r13, r1
    378a:	dc 82       	std	Y+4, r13	; 0x04
    378c:	cb 82       	std	Y+3, r12	; 0x03
    378e:	ed 82       	std	Y+5, r14	; 0x05
    3790:	fe 82       	std	Y+6, r15	; 0x06
    3792:	0f 83       	std	Y+7, r16	; 0x07
    3794:	18 87       	std	Y+8, r17	; 0x08
    3796:	c8 01       	movw	r24, r16
    3798:	b7 01       	movw	r22, r14
    379a:	0e 94 40 1c 	call	0x3880	; 0x3880 <__clzsi2>
    379e:	01 97       	sbiw	r24, 0x01	; 1
    37a0:	18 16       	cp	r1, r24
    37a2:	19 06       	cpc	r1, r25
    37a4:	84 f4       	brge	.+32     	; 0x37c6 <__floatsisf+0xaa>
    37a6:	08 2e       	mov	r0, r24
    37a8:	04 c0       	rjmp	.+8      	; 0x37b2 <__floatsisf+0x96>
    37aa:	ee 0c       	add	r14, r14
    37ac:	ff 1c       	adc	r15, r15
    37ae:	00 1f       	adc	r16, r16
    37b0:	11 1f       	adc	r17, r17
    37b2:	0a 94       	dec	r0
    37b4:	d2 f7       	brpl	.-12     	; 0x37aa <__floatsisf+0x8e>
    37b6:	ed 82       	std	Y+5, r14	; 0x05
    37b8:	fe 82       	std	Y+6, r15	; 0x06
    37ba:	0f 83       	std	Y+7, r16	; 0x07
    37bc:	18 87       	std	Y+8, r17	; 0x08
    37be:	c8 1a       	sub	r12, r24
    37c0:	d9 0a       	sbc	r13, r25
    37c2:	dc 82       	std	Y+4, r13	; 0x04
    37c4:	cb 82       	std	Y+3, r12	; 0x03
    37c6:	ba 82       	std	Y+2, r11	; 0x02
    37c8:	ce 01       	movw	r24, r28
    37ca:	01 96       	adiw	r24, 0x01	; 1
    37cc:	0e 94 8f 1c 	call	0x391e	; 0x391e <__pack_f>
    37d0:	28 96       	adiw	r28, 0x08	; 8
    37d2:	e9 e0       	ldi	r30, 0x09	; 9
    37d4:	0c 94 af 1e 	jmp	0x3d5e	; 0x3d5e <__epilogue_restores__+0x12>

000037d8 <__fixsfsi>:
    37d8:	ac e0       	ldi	r26, 0x0C	; 12
    37da:	b0 e0       	ldi	r27, 0x00	; 0
    37dc:	e2 ef       	ldi	r30, 0xF2	; 242
    37de:	fb e1       	ldi	r31, 0x1B	; 27
    37e0:	0c 94 9a 1e 	jmp	0x3d34	; 0x3d34 <__prologue_saves__+0x20>
    37e4:	69 83       	std	Y+1, r22	; 0x01
    37e6:	7a 83       	std	Y+2, r23	; 0x02
    37e8:	8b 83       	std	Y+3, r24	; 0x03
    37ea:	9c 83       	std	Y+4, r25	; 0x04
    37ec:	ce 01       	movw	r24, r28
    37ee:	01 96       	adiw	r24, 0x01	; 1
    37f0:	be 01       	movw	r22, r28
    37f2:	6b 5f       	subi	r22, 0xFB	; 251
    37f4:	7f 4f       	sbci	r23, 0xFF	; 255
    37f6:	0e 94 64 1d 	call	0x3ac8	; 0x3ac8 <__unpack_f>
    37fa:	8d 81       	ldd	r24, Y+5	; 0x05
    37fc:	82 30       	cpi	r24, 0x02	; 2
    37fe:	61 f1       	breq	.+88     	; 0x3858 <__fixsfsi+0x80>
    3800:	82 30       	cpi	r24, 0x02	; 2
    3802:	50 f1       	brcs	.+84     	; 0x3858 <__fixsfsi+0x80>
    3804:	84 30       	cpi	r24, 0x04	; 4
    3806:	21 f4       	brne	.+8      	; 0x3810 <__fixsfsi+0x38>
    3808:	8e 81       	ldd	r24, Y+6	; 0x06
    380a:	88 23       	and	r24, r24
    380c:	51 f1       	breq	.+84     	; 0x3862 <__fixsfsi+0x8a>
    380e:	2e c0       	rjmp	.+92     	; 0x386c <__fixsfsi+0x94>
    3810:	2f 81       	ldd	r18, Y+7	; 0x07
    3812:	38 85       	ldd	r19, Y+8	; 0x08
    3814:	37 fd       	sbrc	r19, 7
    3816:	20 c0       	rjmp	.+64     	; 0x3858 <__fixsfsi+0x80>
    3818:	6e 81       	ldd	r22, Y+6	; 0x06
    381a:	2f 31       	cpi	r18, 0x1F	; 31
    381c:	31 05       	cpc	r19, r1
    381e:	1c f0       	brlt	.+6      	; 0x3826 <__fixsfsi+0x4e>
    3820:	66 23       	and	r22, r22
    3822:	f9 f0       	breq	.+62     	; 0x3862 <__fixsfsi+0x8a>
    3824:	23 c0       	rjmp	.+70     	; 0x386c <__fixsfsi+0x94>
    3826:	8e e1       	ldi	r24, 0x1E	; 30
    3828:	90 e0       	ldi	r25, 0x00	; 0
    382a:	82 1b       	sub	r24, r18
    382c:	93 0b       	sbc	r25, r19
    382e:	29 85       	ldd	r18, Y+9	; 0x09
    3830:	3a 85       	ldd	r19, Y+10	; 0x0a
    3832:	4b 85       	ldd	r20, Y+11	; 0x0b
    3834:	5c 85       	ldd	r21, Y+12	; 0x0c
    3836:	04 c0       	rjmp	.+8      	; 0x3840 <__fixsfsi+0x68>
    3838:	56 95       	lsr	r21
    383a:	47 95       	ror	r20
    383c:	37 95       	ror	r19
    383e:	27 95       	ror	r18
    3840:	8a 95       	dec	r24
    3842:	d2 f7       	brpl	.-12     	; 0x3838 <__fixsfsi+0x60>
    3844:	66 23       	and	r22, r22
    3846:	b1 f0       	breq	.+44     	; 0x3874 <__fixsfsi+0x9c>
    3848:	50 95       	com	r21
    384a:	40 95       	com	r20
    384c:	30 95       	com	r19
    384e:	21 95       	neg	r18
    3850:	3f 4f       	sbci	r19, 0xFF	; 255
    3852:	4f 4f       	sbci	r20, 0xFF	; 255
    3854:	5f 4f       	sbci	r21, 0xFF	; 255
    3856:	0e c0       	rjmp	.+28     	; 0x3874 <__fixsfsi+0x9c>
    3858:	20 e0       	ldi	r18, 0x00	; 0
    385a:	30 e0       	ldi	r19, 0x00	; 0
    385c:	40 e0       	ldi	r20, 0x00	; 0
    385e:	50 e0       	ldi	r21, 0x00	; 0
    3860:	09 c0       	rjmp	.+18     	; 0x3874 <__fixsfsi+0x9c>
    3862:	2f ef       	ldi	r18, 0xFF	; 255
    3864:	3f ef       	ldi	r19, 0xFF	; 255
    3866:	4f ef       	ldi	r20, 0xFF	; 255
    3868:	5f e7       	ldi	r21, 0x7F	; 127
    386a:	04 c0       	rjmp	.+8      	; 0x3874 <__fixsfsi+0x9c>
    386c:	20 e0       	ldi	r18, 0x00	; 0
    386e:	30 e0       	ldi	r19, 0x00	; 0
    3870:	40 e0       	ldi	r20, 0x00	; 0
    3872:	50 e8       	ldi	r21, 0x80	; 128
    3874:	b9 01       	movw	r22, r18
    3876:	ca 01       	movw	r24, r20
    3878:	2c 96       	adiw	r28, 0x0c	; 12
    387a:	e2 e0       	ldi	r30, 0x02	; 2
    387c:	0c 94 b6 1e 	jmp	0x3d6c	; 0x3d6c <__epilogue_restores__+0x20>

00003880 <__clzsi2>:
    3880:	ef 92       	push	r14
    3882:	ff 92       	push	r15
    3884:	0f 93       	push	r16
    3886:	1f 93       	push	r17
    3888:	7b 01       	movw	r14, r22
    388a:	8c 01       	movw	r16, r24
    388c:	80 e0       	ldi	r24, 0x00	; 0
    388e:	e8 16       	cp	r14, r24
    3890:	80 e0       	ldi	r24, 0x00	; 0
    3892:	f8 06       	cpc	r15, r24
    3894:	81 e0       	ldi	r24, 0x01	; 1
    3896:	08 07       	cpc	r16, r24
    3898:	80 e0       	ldi	r24, 0x00	; 0
    389a:	18 07       	cpc	r17, r24
    389c:	88 f4       	brcc	.+34     	; 0x38c0 <__clzsi2+0x40>
    389e:	8f ef       	ldi	r24, 0xFF	; 255
    38a0:	e8 16       	cp	r14, r24
    38a2:	f1 04       	cpc	r15, r1
    38a4:	01 05       	cpc	r16, r1
    38a6:	11 05       	cpc	r17, r1
    38a8:	31 f0       	breq	.+12     	; 0x38b6 <__clzsi2+0x36>
    38aa:	28 f0       	brcs	.+10     	; 0x38b6 <__clzsi2+0x36>
    38ac:	88 e0       	ldi	r24, 0x08	; 8
    38ae:	90 e0       	ldi	r25, 0x00	; 0
    38b0:	a0 e0       	ldi	r26, 0x00	; 0
    38b2:	b0 e0       	ldi	r27, 0x00	; 0
    38b4:	17 c0       	rjmp	.+46     	; 0x38e4 <__clzsi2+0x64>
    38b6:	80 e0       	ldi	r24, 0x00	; 0
    38b8:	90 e0       	ldi	r25, 0x00	; 0
    38ba:	a0 e0       	ldi	r26, 0x00	; 0
    38bc:	b0 e0       	ldi	r27, 0x00	; 0
    38be:	12 c0       	rjmp	.+36     	; 0x38e4 <__clzsi2+0x64>
    38c0:	80 e0       	ldi	r24, 0x00	; 0
    38c2:	e8 16       	cp	r14, r24
    38c4:	80 e0       	ldi	r24, 0x00	; 0
    38c6:	f8 06       	cpc	r15, r24
    38c8:	80 e0       	ldi	r24, 0x00	; 0
    38ca:	08 07       	cpc	r16, r24
    38cc:	81 e0       	ldi	r24, 0x01	; 1
    38ce:	18 07       	cpc	r17, r24
    38d0:	28 f0       	brcs	.+10     	; 0x38dc <__clzsi2+0x5c>
    38d2:	88 e1       	ldi	r24, 0x18	; 24
    38d4:	90 e0       	ldi	r25, 0x00	; 0
    38d6:	a0 e0       	ldi	r26, 0x00	; 0
    38d8:	b0 e0       	ldi	r27, 0x00	; 0
    38da:	04 c0       	rjmp	.+8      	; 0x38e4 <__clzsi2+0x64>
    38dc:	80 e1       	ldi	r24, 0x10	; 16
    38de:	90 e0       	ldi	r25, 0x00	; 0
    38e0:	a0 e0       	ldi	r26, 0x00	; 0
    38e2:	b0 e0       	ldi	r27, 0x00	; 0
    38e4:	20 e2       	ldi	r18, 0x20	; 32
    38e6:	30 e0       	ldi	r19, 0x00	; 0
    38e8:	40 e0       	ldi	r20, 0x00	; 0
    38ea:	50 e0       	ldi	r21, 0x00	; 0
    38ec:	28 1b       	sub	r18, r24
    38ee:	39 0b       	sbc	r19, r25
    38f0:	4a 0b       	sbc	r20, r26
    38f2:	5b 0b       	sbc	r21, r27
    38f4:	04 c0       	rjmp	.+8      	; 0x38fe <__clzsi2+0x7e>
    38f6:	16 95       	lsr	r17
    38f8:	07 95       	ror	r16
    38fa:	f7 94       	ror	r15
    38fc:	e7 94       	ror	r14
    38fe:	8a 95       	dec	r24
    3900:	d2 f7       	brpl	.-12     	; 0x38f6 <__clzsi2+0x76>
    3902:	f7 01       	movw	r30, r14
    3904:	ed 58       	subi	r30, 0x8D	; 141
    3906:	ff 4f       	sbci	r31, 0xFF	; 255
    3908:	80 81       	ld	r24, Z
    390a:	28 1b       	sub	r18, r24
    390c:	31 09       	sbc	r19, r1
    390e:	41 09       	sbc	r20, r1
    3910:	51 09       	sbc	r21, r1
    3912:	c9 01       	movw	r24, r18
    3914:	1f 91       	pop	r17
    3916:	0f 91       	pop	r16
    3918:	ff 90       	pop	r15
    391a:	ef 90       	pop	r14
    391c:	08 95       	ret

0000391e <__pack_f>:
    391e:	df 92       	push	r13
    3920:	ef 92       	push	r14
    3922:	ff 92       	push	r15
    3924:	0f 93       	push	r16
    3926:	1f 93       	push	r17
    3928:	fc 01       	movw	r30, r24
    392a:	e4 80       	ldd	r14, Z+4	; 0x04
    392c:	f5 80       	ldd	r15, Z+5	; 0x05
    392e:	06 81       	ldd	r16, Z+6	; 0x06
    3930:	17 81       	ldd	r17, Z+7	; 0x07
    3932:	d1 80       	ldd	r13, Z+1	; 0x01
    3934:	80 81       	ld	r24, Z
    3936:	82 30       	cpi	r24, 0x02	; 2
    3938:	48 f4       	brcc	.+18     	; 0x394c <__pack_f+0x2e>
    393a:	80 e0       	ldi	r24, 0x00	; 0
    393c:	90 e0       	ldi	r25, 0x00	; 0
    393e:	a0 e1       	ldi	r26, 0x10	; 16
    3940:	b0 e0       	ldi	r27, 0x00	; 0
    3942:	e8 2a       	or	r14, r24
    3944:	f9 2a       	or	r15, r25
    3946:	0a 2b       	or	r16, r26
    3948:	1b 2b       	or	r17, r27
    394a:	a5 c0       	rjmp	.+330    	; 0x3a96 <__pack_f+0x178>
    394c:	84 30       	cpi	r24, 0x04	; 4
    394e:	09 f4       	brne	.+2      	; 0x3952 <__pack_f+0x34>
    3950:	9f c0       	rjmp	.+318    	; 0x3a90 <__pack_f+0x172>
    3952:	82 30       	cpi	r24, 0x02	; 2
    3954:	21 f4       	brne	.+8      	; 0x395e <__pack_f+0x40>
    3956:	ee 24       	eor	r14, r14
    3958:	ff 24       	eor	r15, r15
    395a:	87 01       	movw	r16, r14
    395c:	05 c0       	rjmp	.+10     	; 0x3968 <__pack_f+0x4a>
    395e:	e1 14       	cp	r14, r1
    3960:	f1 04       	cpc	r15, r1
    3962:	01 05       	cpc	r16, r1
    3964:	11 05       	cpc	r17, r1
    3966:	19 f4       	brne	.+6      	; 0x396e <__pack_f+0x50>
    3968:	e0 e0       	ldi	r30, 0x00	; 0
    396a:	f0 e0       	ldi	r31, 0x00	; 0
    396c:	96 c0       	rjmp	.+300    	; 0x3a9a <__pack_f+0x17c>
    396e:	62 81       	ldd	r22, Z+2	; 0x02
    3970:	73 81       	ldd	r23, Z+3	; 0x03
    3972:	9f ef       	ldi	r25, 0xFF	; 255
    3974:	62 38       	cpi	r22, 0x82	; 130
    3976:	79 07       	cpc	r23, r25
    3978:	0c f0       	brlt	.+2      	; 0x397c <__pack_f+0x5e>
    397a:	5b c0       	rjmp	.+182    	; 0x3a32 <__pack_f+0x114>
    397c:	22 e8       	ldi	r18, 0x82	; 130
    397e:	3f ef       	ldi	r19, 0xFF	; 255
    3980:	26 1b       	sub	r18, r22
    3982:	37 0b       	sbc	r19, r23
    3984:	2a 31       	cpi	r18, 0x1A	; 26
    3986:	31 05       	cpc	r19, r1
    3988:	2c f0       	brlt	.+10     	; 0x3994 <__pack_f+0x76>
    398a:	20 e0       	ldi	r18, 0x00	; 0
    398c:	30 e0       	ldi	r19, 0x00	; 0
    398e:	40 e0       	ldi	r20, 0x00	; 0
    3990:	50 e0       	ldi	r21, 0x00	; 0
    3992:	2a c0       	rjmp	.+84     	; 0x39e8 <__pack_f+0xca>
    3994:	b8 01       	movw	r22, r16
    3996:	a7 01       	movw	r20, r14
    3998:	02 2e       	mov	r0, r18
    399a:	04 c0       	rjmp	.+8      	; 0x39a4 <__pack_f+0x86>
    399c:	76 95       	lsr	r23
    399e:	67 95       	ror	r22
    39a0:	57 95       	ror	r21
    39a2:	47 95       	ror	r20
    39a4:	0a 94       	dec	r0
    39a6:	d2 f7       	brpl	.-12     	; 0x399c <__pack_f+0x7e>
    39a8:	81 e0       	ldi	r24, 0x01	; 1
    39aa:	90 e0       	ldi	r25, 0x00	; 0
    39ac:	a0 e0       	ldi	r26, 0x00	; 0
    39ae:	b0 e0       	ldi	r27, 0x00	; 0
    39b0:	04 c0       	rjmp	.+8      	; 0x39ba <__pack_f+0x9c>
    39b2:	88 0f       	add	r24, r24
    39b4:	99 1f       	adc	r25, r25
    39b6:	aa 1f       	adc	r26, r26
    39b8:	bb 1f       	adc	r27, r27
    39ba:	2a 95       	dec	r18
    39bc:	d2 f7       	brpl	.-12     	; 0x39b2 <__pack_f+0x94>
    39be:	01 97       	sbiw	r24, 0x01	; 1
    39c0:	a1 09       	sbc	r26, r1
    39c2:	b1 09       	sbc	r27, r1
    39c4:	8e 21       	and	r24, r14
    39c6:	9f 21       	and	r25, r15
    39c8:	a0 23       	and	r26, r16
    39ca:	b1 23       	and	r27, r17
    39cc:	00 97       	sbiw	r24, 0x00	; 0
    39ce:	a1 05       	cpc	r26, r1
    39d0:	b1 05       	cpc	r27, r1
    39d2:	21 f0       	breq	.+8      	; 0x39dc <__pack_f+0xbe>
    39d4:	81 e0       	ldi	r24, 0x01	; 1
    39d6:	90 e0       	ldi	r25, 0x00	; 0
    39d8:	a0 e0       	ldi	r26, 0x00	; 0
    39da:	b0 e0       	ldi	r27, 0x00	; 0
    39dc:	9a 01       	movw	r18, r20
    39de:	ab 01       	movw	r20, r22
    39e0:	28 2b       	or	r18, r24
    39e2:	39 2b       	or	r19, r25
    39e4:	4a 2b       	or	r20, r26
    39e6:	5b 2b       	or	r21, r27
    39e8:	da 01       	movw	r26, r20
    39ea:	c9 01       	movw	r24, r18
    39ec:	8f 77       	andi	r24, 0x7F	; 127
    39ee:	90 70       	andi	r25, 0x00	; 0
    39f0:	a0 70       	andi	r26, 0x00	; 0
    39f2:	b0 70       	andi	r27, 0x00	; 0
    39f4:	80 34       	cpi	r24, 0x40	; 64
    39f6:	91 05       	cpc	r25, r1
    39f8:	a1 05       	cpc	r26, r1
    39fa:	b1 05       	cpc	r27, r1
    39fc:	39 f4       	brne	.+14     	; 0x3a0c <__pack_f+0xee>
    39fe:	27 ff       	sbrs	r18, 7
    3a00:	09 c0       	rjmp	.+18     	; 0x3a14 <__pack_f+0xf6>
    3a02:	20 5c       	subi	r18, 0xC0	; 192
    3a04:	3f 4f       	sbci	r19, 0xFF	; 255
    3a06:	4f 4f       	sbci	r20, 0xFF	; 255
    3a08:	5f 4f       	sbci	r21, 0xFF	; 255
    3a0a:	04 c0       	rjmp	.+8      	; 0x3a14 <__pack_f+0xf6>
    3a0c:	21 5c       	subi	r18, 0xC1	; 193
    3a0e:	3f 4f       	sbci	r19, 0xFF	; 255
    3a10:	4f 4f       	sbci	r20, 0xFF	; 255
    3a12:	5f 4f       	sbci	r21, 0xFF	; 255
    3a14:	e0 e0       	ldi	r30, 0x00	; 0
    3a16:	f0 e0       	ldi	r31, 0x00	; 0
    3a18:	20 30       	cpi	r18, 0x00	; 0
    3a1a:	a0 e0       	ldi	r26, 0x00	; 0
    3a1c:	3a 07       	cpc	r19, r26
    3a1e:	a0 e0       	ldi	r26, 0x00	; 0
    3a20:	4a 07       	cpc	r20, r26
    3a22:	a0 e4       	ldi	r26, 0x40	; 64
    3a24:	5a 07       	cpc	r21, r26
    3a26:	10 f0       	brcs	.+4      	; 0x3a2c <__pack_f+0x10e>
    3a28:	e1 e0       	ldi	r30, 0x01	; 1
    3a2a:	f0 e0       	ldi	r31, 0x00	; 0
    3a2c:	79 01       	movw	r14, r18
    3a2e:	8a 01       	movw	r16, r20
    3a30:	27 c0       	rjmp	.+78     	; 0x3a80 <__pack_f+0x162>
    3a32:	60 38       	cpi	r22, 0x80	; 128
    3a34:	71 05       	cpc	r23, r1
    3a36:	64 f5       	brge	.+88     	; 0x3a90 <__pack_f+0x172>
    3a38:	fb 01       	movw	r30, r22
    3a3a:	e1 58       	subi	r30, 0x81	; 129
    3a3c:	ff 4f       	sbci	r31, 0xFF	; 255
    3a3e:	d8 01       	movw	r26, r16
    3a40:	c7 01       	movw	r24, r14
    3a42:	8f 77       	andi	r24, 0x7F	; 127
    3a44:	90 70       	andi	r25, 0x00	; 0
    3a46:	a0 70       	andi	r26, 0x00	; 0
    3a48:	b0 70       	andi	r27, 0x00	; 0
    3a4a:	80 34       	cpi	r24, 0x40	; 64
    3a4c:	91 05       	cpc	r25, r1
    3a4e:	a1 05       	cpc	r26, r1
    3a50:	b1 05       	cpc	r27, r1
    3a52:	39 f4       	brne	.+14     	; 0x3a62 <__pack_f+0x144>
    3a54:	e7 fe       	sbrs	r14, 7
    3a56:	0d c0       	rjmp	.+26     	; 0x3a72 <__pack_f+0x154>
    3a58:	80 e4       	ldi	r24, 0x40	; 64
    3a5a:	90 e0       	ldi	r25, 0x00	; 0
    3a5c:	a0 e0       	ldi	r26, 0x00	; 0
    3a5e:	b0 e0       	ldi	r27, 0x00	; 0
    3a60:	04 c0       	rjmp	.+8      	; 0x3a6a <__pack_f+0x14c>
    3a62:	8f e3       	ldi	r24, 0x3F	; 63
    3a64:	90 e0       	ldi	r25, 0x00	; 0
    3a66:	a0 e0       	ldi	r26, 0x00	; 0
    3a68:	b0 e0       	ldi	r27, 0x00	; 0
    3a6a:	e8 0e       	add	r14, r24
    3a6c:	f9 1e       	adc	r15, r25
    3a6e:	0a 1f       	adc	r16, r26
    3a70:	1b 1f       	adc	r17, r27
    3a72:	17 ff       	sbrs	r17, 7
    3a74:	05 c0       	rjmp	.+10     	; 0x3a80 <__pack_f+0x162>
    3a76:	16 95       	lsr	r17
    3a78:	07 95       	ror	r16
    3a7a:	f7 94       	ror	r15
    3a7c:	e7 94       	ror	r14
    3a7e:	31 96       	adiw	r30, 0x01	; 1
    3a80:	87 e0       	ldi	r24, 0x07	; 7
    3a82:	16 95       	lsr	r17
    3a84:	07 95       	ror	r16
    3a86:	f7 94       	ror	r15
    3a88:	e7 94       	ror	r14
    3a8a:	8a 95       	dec	r24
    3a8c:	d1 f7       	brne	.-12     	; 0x3a82 <__pack_f+0x164>
    3a8e:	05 c0       	rjmp	.+10     	; 0x3a9a <__pack_f+0x17c>
    3a90:	ee 24       	eor	r14, r14
    3a92:	ff 24       	eor	r15, r15
    3a94:	87 01       	movw	r16, r14
    3a96:	ef ef       	ldi	r30, 0xFF	; 255
    3a98:	f0 e0       	ldi	r31, 0x00	; 0
    3a9a:	6e 2f       	mov	r22, r30
    3a9c:	67 95       	ror	r22
    3a9e:	66 27       	eor	r22, r22
    3aa0:	67 95       	ror	r22
    3aa2:	90 2f       	mov	r25, r16
    3aa4:	9f 77       	andi	r25, 0x7F	; 127
    3aa6:	d7 94       	ror	r13
    3aa8:	dd 24       	eor	r13, r13
    3aaa:	d7 94       	ror	r13
    3aac:	8e 2f       	mov	r24, r30
    3aae:	86 95       	lsr	r24
    3ab0:	49 2f       	mov	r20, r25
    3ab2:	46 2b       	or	r20, r22
    3ab4:	58 2f       	mov	r21, r24
    3ab6:	5d 29       	or	r21, r13
    3ab8:	b7 01       	movw	r22, r14
    3aba:	ca 01       	movw	r24, r20
    3abc:	1f 91       	pop	r17
    3abe:	0f 91       	pop	r16
    3ac0:	ff 90       	pop	r15
    3ac2:	ef 90       	pop	r14
    3ac4:	df 90       	pop	r13
    3ac6:	08 95       	ret

00003ac8 <__unpack_f>:
    3ac8:	fc 01       	movw	r30, r24
    3aca:	db 01       	movw	r26, r22
    3acc:	40 81       	ld	r20, Z
    3ace:	51 81       	ldd	r21, Z+1	; 0x01
    3ad0:	22 81       	ldd	r18, Z+2	; 0x02
    3ad2:	62 2f       	mov	r22, r18
    3ad4:	6f 77       	andi	r22, 0x7F	; 127
    3ad6:	70 e0       	ldi	r23, 0x00	; 0
    3ad8:	22 1f       	adc	r18, r18
    3ada:	22 27       	eor	r18, r18
    3adc:	22 1f       	adc	r18, r18
    3ade:	93 81       	ldd	r25, Z+3	; 0x03
    3ae0:	89 2f       	mov	r24, r25
    3ae2:	88 0f       	add	r24, r24
    3ae4:	82 2b       	or	r24, r18
    3ae6:	28 2f       	mov	r18, r24
    3ae8:	30 e0       	ldi	r19, 0x00	; 0
    3aea:	99 1f       	adc	r25, r25
    3aec:	99 27       	eor	r25, r25
    3aee:	99 1f       	adc	r25, r25
    3af0:	11 96       	adiw	r26, 0x01	; 1
    3af2:	9c 93       	st	X, r25
    3af4:	11 97       	sbiw	r26, 0x01	; 1
    3af6:	21 15       	cp	r18, r1
    3af8:	31 05       	cpc	r19, r1
    3afa:	a9 f5       	brne	.+106    	; 0x3b66 <__unpack_f+0x9e>
    3afc:	41 15       	cp	r20, r1
    3afe:	51 05       	cpc	r21, r1
    3b00:	61 05       	cpc	r22, r1
    3b02:	71 05       	cpc	r23, r1
    3b04:	11 f4       	brne	.+4      	; 0x3b0a <__unpack_f+0x42>
    3b06:	82 e0       	ldi	r24, 0x02	; 2
    3b08:	37 c0       	rjmp	.+110    	; 0x3b78 <__unpack_f+0xb0>
    3b0a:	82 e8       	ldi	r24, 0x82	; 130
    3b0c:	9f ef       	ldi	r25, 0xFF	; 255
    3b0e:	13 96       	adiw	r26, 0x03	; 3
    3b10:	9c 93       	st	X, r25
    3b12:	8e 93       	st	-X, r24
    3b14:	12 97       	sbiw	r26, 0x02	; 2
    3b16:	9a 01       	movw	r18, r20
    3b18:	ab 01       	movw	r20, r22
    3b1a:	67 e0       	ldi	r22, 0x07	; 7
    3b1c:	22 0f       	add	r18, r18
    3b1e:	33 1f       	adc	r19, r19
    3b20:	44 1f       	adc	r20, r20
    3b22:	55 1f       	adc	r21, r21
    3b24:	6a 95       	dec	r22
    3b26:	d1 f7       	brne	.-12     	; 0x3b1c <__unpack_f+0x54>
    3b28:	83 e0       	ldi	r24, 0x03	; 3
    3b2a:	8c 93       	st	X, r24
    3b2c:	0d c0       	rjmp	.+26     	; 0x3b48 <__unpack_f+0x80>
    3b2e:	22 0f       	add	r18, r18
    3b30:	33 1f       	adc	r19, r19
    3b32:	44 1f       	adc	r20, r20
    3b34:	55 1f       	adc	r21, r21
    3b36:	12 96       	adiw	r26, 0x02	; 2
    3b38:	8d 91       	ld	r24, X+
    3b3a:	9c 91       	ld	r25, X
    3b3c:	13 97       	sbiw	r26, 0x03	; 3
    3b3e:	01 97       	sbiw	r24, 0x01	; 1
    3b40:	13 96       	adiw	r26, 0x03	; 3
    3b42:	9c 93       	st	X, r25
    3b44:	8e 93       	st	-X, r24
    3b46:	12 97       	sbiw	r26, 0x02	; 2
    3b48:	20 30       	cpi	r18, 0x00	; 0
    3b4a:	80 e0       	ldi	r24, 0x00	; 0
    3b4c:	38 07       	cpc	r19, r24
    3b4e:	80 e0       	ldi	r24, 0x00	; 0
    3b50:	48 07       	cpc	r20, r24
    3b52:	80 e4       	ldi	r24, 0x40	; 64
    3b54:	58 07       	cpc	r21, r24
    3b56:	58 f3       	brcs	.-42     	; 0x3b2e <__unpack_f+0x66>
    3b58:	14 96       	adiw	r26, 0x04	; 4
    3b5a:	2d 93       	st	X+, r18
    3b5c:	3d 93       	st	X+, r19
    3b5e:	4d 93       	st	X+, r20
    3b60:	5c 93       	st	X, r21
    3b62:	17 97       	sbiw	r26, 0x07	; 7
    3b64:	08 95       	ret
    3b66:	2f 3f       	cpi	r18, 0xFF	; 255
    3b68:	31 05       	cpc	r19, r1
    3b6a:	79 f4       	brne	.+30     	; 0x3b8a <__unpack_f+0xc2>
    3b6c:	41 15       	cp	r20, r1
    3b6e:	51 05       	cpc	r21, r1
    3b70:	61 05       	cpc	r22, r1
    3b72:	71 05       	cpc	r23, r1
    3b74:	19 f4       	brne	.+6      	; 0x3b7c <__unpack_f+0xb4>
    3b76:	84 e0       	ldi	r24, 0x04	; 4
    3b78:	8c 93       	st	X, r24
    3b7a:	08 95       	ret
    3b7c:	64 ff       	sbrs	r22, 4
    3b7e:	03 c0       	rjmp	.+6      	; 0x3b86 <__unpack_f+0xbe>
    3b80:	81 e0       	ldi	r24, 0x01	; 1
    3b82:	8c 93       	st	X, r24
    3b84:	12 c0       	rjmp	.+36     	; 0x3baa <__unpack_f+0xe2>
    3b86:	1c 92       	st	X, r1
    3b88:	10 c0       	rjmp	.+32     	; 0x3baa <__unpack_f+0xe2>
    3b8a:	2f 57       	subi	r18, 0x7F	; 127
    3b8c:	30 40       	sbci	r19, 0x00	; 0
    3b8e:	13 96       	adiw	r26, 0x03	; 3
    3b90:	3c 93       	st	X, r19
    3b92:	2e 93       	st	-X, r18
    3b94:	12 97       	sbiw	r26, 0x02	; 2
    3b96:	83 e0       	ldi	r24, 0x03	; 3
    3b98:	8c 93       	st	X, r24
    3b9a:	87 e0       	ldi	r24, 0x07	; 7
    3b9c:	44 0f       	add	r20, r20
    3b9e:	55 1f       	adc	r21, r21
    3ba0:	66 1f       	adc	r22, r22
    3ba2:	77 1f       	adc	r23, r23
    3ba4:	8a 95       	dec	r24
    3ba6:	d1 f7       	brne	.-12     	; 0x3b9c <__unpack_f+0xd4>
    3ba8:	70 64       	ori	r23, 0x40	; 64
    3baa:	14 96       	adiw	r26, 0x04	; 4
    3bac:	4d 93       	st	X+, r20
    3bae:	5d 93       	st	X+, r21
    3bb0:	6d 93       	st	X+, r22
    3bb2:	7c 93       	st	X, r23
    3bb4:	17 97       	sbiw	r26, 0x07	; 7
    3bb6:	08 95       	ret

00003bb8 <__fpcmp_parts_f>:
    3bb8:	1f 93       	push	r17
    3bba:	dc 01       	movw	r26, r24
    3bbc:	fb 01       	movw	r30, r22
    3bbe:	9c 91       	ld	r25, X
    3bc0:	92 30       	cpi	r25, 0x02	; 2
    3bc2:	08 f4       	brcc	.+2      	; 0x3bc6 <__fpcmp_parts_f+0xe>
    3bc4:	47 c0       	rjmp	.+142    	; 0x3c54 <__fpcmp_parts_f+0x9c>
    3bc6:	80 81       	ld	r24, Z
    3bc8:	82 30       	cpi	r24, 0x02	; 2
    3bca:	08 f4       	brcc	.+2      	; 0x3bce <__fpcmp_parts_f+0x16>
    3bcc:	43 c0       	rjmp	.+134    	; 0x3c54 <__fpcmp_parts_f+0x9c>
    3bce:	94 30       	cpi	r25, 0x04	; 4
    3bd0:	51 f4       	brne	.+20     	; 0x3be6 <__fpcmp_parts_f+0x2e>
    3bd2:	11 96       	adiw	r26, 0x01	; 1
    3bd4:	1c 91       	ld	r17, X
    3bd6:	84 30       	cpi	r24, 0x04	; 4
    3bd8:	99 f5       	brne	.+102    	; 0x3c40 <__fpcmp_parts_f+0x88>
    3bda:	81 81       	ldd	r24, Z+1	; 0x01
    3bdc:	68 2f       	mov	r22, r24
    3bde:	70 e0       	ldi	r23, 0x00	; 0
    3be0:	61 1b       	sub	r22, r17
    3be2:	71 09       	sbc	r23, r1
    3be4:	3f c0       	rjmp	.+126    	; 0x3c64 <__fpcmp_parts_f+0xac>
    3be6:	84 30       	cpi	r24, 0x04	; 4
    3be8:	21 f0       	breq	.+8      	; 0x3bf2 <__fpcmp_parts_f+0x3a>
    3bea:	92 30       	cpi	r25, 0x02	; 2
    3bec:	31 f4       	brne	.+12     	; 0x3bfa <__fpcmp_parts_f+0x42>
    3bee:	82 30       	cpi	r24, 0x02	; 2
    3bf0:	b9 f1       	breq	.+110    	; 0x3c60 <__fpcmp_parts_f+0xa8>
    3bf2:	81 81       	ldd	r24, Z+1	; 0x01
    3bf4:	88 23       	and	r24, r24
    3bf6:	89 f1       	breq	.+98     	; 0x3c5a <__fpcmp_parts_f+0xa2>
    3bf8:	2d c0       	rjmp	.+90     	; 0x3c54 <__fpcmp_parts_f+0x9c>
    3bfa:	11 96       	adiw	r26, 0x01	; 1
    3bfc:	1c 91       	ld	r17, X
    3bfe:	11 97       	sbiw	r26, 0x01	; 1
    3c00:	82 30       	cpi	r24, 0x02	; 2
    3c02:	f1 f0       	breq	.+60     	; 0x3c40 <__fpcmp_parts_f+0x88>
    3c04:	81 81       	ldd	r24, Z+1	; 0x01
    3c06:	18 17       	cp	r17, r24
    3c08:	d9 f4       	brne	.+54     	; 0x3c40 <__fpcmp_parts_f+0x88>
    3c0a:	12 96       	adiw	r26, 0x02	; 2
    3c0c:	2d 91       	ld	r18, X+
    3c0e:	3c 91       	ld	r19, X
    3c10:	13 97       	sbiw	r26, 0x03	; 3
    3c12:	82 81       	ldd	r24, Z+2	; 0x02
    3c14:	93 81       	ldd	r25, Z+3	; 0x03
    3c16:	82 17       	cp	r24, r18
    3c18:	93 07       	cpc	r25, r19
    3c1a:	94 f0       	brlt	.+36     	; 0x3c40 <__fpcmp_parts_f+0x88>
    3c1c:	28 17       	cp	r18, r24
    3c1e:	39 07       	cpc	r19, r25
    3c20:	bc f0       	brlt	.+46     	; 0x3c50 <__fpcmp_parts_f+0x98>
    3c22:	14 96       	adiw	r26, 0x04	; 4
    3c24:	8d 91       	ld	r24, X+
    3c26:	9d 91       	ld	r25, X+
    3c28:	0d 90       	ld	r0, X+
    3c2a:	bc 91       	ld	r27, X
    3c2c:	a0 2d       	mov	r26, r0
    3c2e:	24 81       	ldd	r18, Z+4	; 0x04
    3c30:	35 81       	ldd	r19, Z+5	; 0x05
    3c32:	46 81       	ldd	r20, Z+6	; 0x06
    3c34:	57 81       	ldd	r21, Z+7	; 0x07
    3c36:	28 17       	cp	r18, r24
    3c38:	39 07       	cpc	r19, r25
    3c3a:	4a 07       	cpc	r20, r26
    3c3c:	5b 07       	cpc	r21, r27
    3c3e:	18 f4       	brcc	.+6      	; 0x3c46 <__fpcmp_parts_f+0x8e>
    3c40:	11 23       	and	r17, r17
    3c42:	41 f0       	breq	.+16     	; 0x3c54 <__fpcmp_parts_f+0x9c>
    3c44:	0a c0       	rjmp	.+20     	; 0x3c5a <__fpcmp_parts_f+0xa2>
    3c46:	82 17       	cp	r24, r18
    3c48:	93 07       	cpc	r25, r19
    3c4a:	a4 07       	cpc	r26, r20
    3c4c:	b5 07       	cpc	r27, r21
    3c4e:	40 f4       	brcc	.+16     	; 0x3c60 <__fpcmp_parts_f+0xa8>
    3c50:	11 23       	and	r17, r17
    3c52:	19 f0       	breq	.+6      	; 0x3c5a <__fpcmp_parts_f+0xa2>
    3c54:	61 e0       	ldi	r22, 0x01	; 1
    3c56:	70 e0       	ldi	r23, 0x00	; 0
    3c58:	05 c0       	rjmp	.+10     	; 0x3c64 <__fpcmp_parts_f+0xac>
    3c5a:	6f ef       	ldi	r22, 0xFF	; 255
    3c5c:	7f ef       	ldi	r23, 0xFF	; 255
    3c5e:	02 c0       	rjmp	.+4      	; 0x3c64 <__fpcmp_parts_f+0xac>
    3c60:	60 e0       	ldi	r22, 0x00	; 0
    3c62:	70 e0       	ldi	r23, 0x00	; 0
    3c64:	cb 01       	movw	r24, r22
    3c66:	1f 91       	pop	r17
    3c68:	08 95       	ret

00003c6a <__mulsi3>:
    3c6a:	62 9f       	mul	r22, r18
    3c6c:	d0 01       	movw	r26, r0
    3c6e:	73 9f       	mul	r23, r19
    3c70:	f0 01       	movw	r30, r0
    3c72:	82 9f       	mul	r24, r18
    3c74:	e0 0d       	add	r30, r0
    3c76:	f1 1d       	adc	r31, r1
    3c78:	64 9f       	mul	r22, r20
    3c7a:	e0 0d       	add	r30, r0
    3c7c:	f1 1d       	adc	r31, r1
    3c7e:	92 9f       	mul	r25, r18
    3c80:	f0 0d       	add	r31, r0
    3c82:	83 9f       	mul	r24, r19
    3c84:	f0 0d       	add	r31, r0
    3c86:	74 9f       	mul	r23, r20
    3c88:	f0 0d       	add	r31, r0
    3c8a:	65 9f       	mul	r22, r21
    3c8c:	f0 0d       	add	r31, r0
    3c8e:	99 27       	eor	r25, r25
    3c90:	72 9f       	mul	r23, r18
    3c92:	b0 0d       	add	r27, r0
    3c94:	e1 1d       	adc	r30, r1
    3c96:	f9 1f       	adc	r31, r25
    3c98:	63 9f       	mul	r22, r19
    3c9a:	b0 0d       	add	r27, r0
    3c9c:	e1 1d       	adc	r30, r1
    3c9e:	f9 1f       	adc	r31, r25
    3ca0:	bd 01       	movw	r22, r26
    3ca2:	cf 01       	movw	r24, r30
    3ca4:	11 24       	eor	r1, r1
    3ca6:	08 95       	ret

00003ca8 <__udivmodhi4>:
    3ca8:	aa 1b       	sub	r26, r26
    3caa:	bb 1b       	sub	r27, r27
    3cac:	51 e1       	ldi	r21, 0x11	; 17
    3cae:	07 c0       	rjmp	.+14     	; 0x3cbe <__udivmodhi4_ep>

00003cb0 <__udivmodhi4_loop>:
    3cb0:	aa 1f       	adc	r26, r26
    3cb2:	bb 1f       	adc	r27, r27
    3cb4:	a6 17       	cp	r26, r22
    3cb6:	b7 07       	cpc	r27, r23
    3cb8:	10 f0       	brcs	.+4      	; 0x3cbe <__udivmodhi4_ep>
    3cba:	a6 1b       	sub	r26, r22
    3cbc:	b7 0b       	sbc	r27, r23

00003cbe <__udivmodhi4_ep>:
    3cbe:	88 1f       	adc	r24, r24
    3cc0:	99 1f       	adc	r25, r25
    3cc2:	5a 95       	dec	r21
    3cc4:	a9 f7       	brne	.-22     	; 0x3cb0 <__udivmodhi4_loop>
    3cc6:	80 95       	com	r24
    3cc8:	90 95       	com	r25
    3cca:	bc 01       	movw	r22, r24
    3ccc:	cd 01       	movw	r24, r26
    3cce:	08 95       	ret

00003cd0 <__udivmodsi4>:
    3cd0:	a1 e2       	ldi	r26, 0x21	; 33
    3cd2:	1a 2e       	mov	r1, r26
    3cd4:	aa 1b       	sub	r26, r26
    3cd6:	bb 1b       	sub	r27, r27
    3cd8:	fd 01       	movw	r30, r26
    3cda:	0d c0       	rjmp	.+26     	; 0x3cf6 <__udivmodsi4_ep>

00003cdc <__udivmodsi4_loop>:
    3cdc:	aa 1f       	adc	r26, r26
    3cde:	bb 1f       	adc	r27, r27
    3ce0:	ee 1f       	adc	r30, r30
    3ce2:	ff 1f       	adc	r31, r31
    3ce4:	a2 17       	cp	r26, r18
    3ce6:	b3 07       	cpc	r27, r19
    3ce8:	e4 07       	cpc	r30, r20
    3cea:	f5 07       	cpc	r31, r21
    3cec:	20 f0       	brcs	.+8      	; 0x3cf6 <__udivmodsi4_ep>
    3cee:	a2 1b       	sub	r26, r18
    3cf0:	b3 0b       	sbc	r27, r19
    3cf2:	e4 0b       	sbc	r30, r20
    3cf4:	f5 0b       	sbc	r31, r21

00003cf6 <__udivmodsi4_ep>:
    3cf6:	66 1f       	adc	r22, r22
    3cf8:	77 1f       	adc	r23, r23
    3cfa:	88 1f       	adc	r24, r24
    3cfc:	99 1f       	adc	r25, r25
    3cfe:	1a 94       	dec	r1
    3d00:	69 f7       	brne	.-38     	; 0x3cdc <__udivmodsi4_loop>
    3d02:	60 95       	com	r22
    3d04:	70 95       	com	r23
    3d06:	80 95       	com	r24
    3d08:	90 95       	com	r25
    3d0a:	9b 01       	movw	r18, r22
    3d0c:	ac 01       	movw	r20, r24
    3d0e:	bd 01       	movw	r22, r26
    3d10:	cf 01       	movw	r24, r30
    3d12:	08 95       	ret

00003d14 <__prologue_saves__>:
    3d14:	2f 92       	push	r2
    3d16:	3f 92       	push	r3
    3d18:	4f 92       	push	r4
    3d1a:	5f 92       	push	r5
    3d1c:	6f 92       	push	r6
    3d1e:	7f 92       	push	r7
    3d20:	8f 92       	push	r8
    3d22:	9f 92       	push	r9
    3d24:	af 92       	push	r10
    3d26:	bf 92       	push	r11
    3d28:	cf 92       	push	r12
    3d2a:	df 92       	push	r13
    3d2c:	ef 92       	push	r14
    3d2e:	ff 92       	push	r15
    3d30:	0f 93       	push	r16
    3d32:	1f 93       	push	r17
    3d34:	cf 93       	push	r28
    3d36:	df 93       	push	r29
    3d38:	cd b7       	in	r28, 0x3d	; 61
    3d3a:	de b7       	in	r29, 0x3e	; 62
    3d3c:	ca 1b       	sub	r28, r26
    3d3e:	db 0b       	sbc	r29, r27
    3d40:	0f b6       	in	r0, 0x3f	; 63
    3d42:	f8 94       	cli
    3d44:	de bf       	out	0x3e, r29	; 62
    3d46:	0f be       	out	0x3f, r0	; 63
    3d48:	cd bf       	out	0x3d, r28	; 61
    3d4a:	09 94       	ijmp

00003d4c <__epilogue_restores__>:
    3d4c:	2a 88       	ldd	r2, Y+18	; 0x12
    3d4e:	39 88       	ldd	r3, Y+17	; 0x11
    3d50:	48 88       	ldd	r4, Y+16	; 0x10
    3d52:	5f 84       	ldd	r5, Y+15	; 0x0f
    3d54:	6e 84       	ldd	r6, Y+14	; 0x0e
    3d56:	7d 84       	ldd	r7, Y+13	; 0x0d
    3d58:	8c 84       	ldd	r8, Y+12	; 0x0c
    3d5a:	9b 84       	ldd	r9, Y+11	; 0x0b
    3d5c:	aa 84       	ldd	r10, Y+10	; 0x0a
    3d5e:	b9 84       	ldd	r11, Y+9	; 0x09
    3d60:	c8 84       	ldd	r12, Y+8	; 0x08
    3d62:	df 80       	ldd	r13, Y+7	; 0x07
    3d64:	ee 80       	ldd	r14, Y+6	; 0x06
    3d66:	fd 80       	ldd	r15, Y+5	; 0x05
    3d68:	0c 81       	ldd	r16, Y+4	; 0x04
    3d6a:	1b 81       	ldd	r17, Y+3	; 0x03
    3d6c:	aa 81       	ldd	r26, Y+2	; 0x02
    3d6e:	b9 81       	ldd	r27, Y+1	; 0x01
    3d70:	ce 0f       	add	r28, r30
    3d72:	d1 1d       	adc	r29, r1
    3d74:	0f b6       	in	r0, 0x3f	; 63
    3d76:	f8 94       	cli
    3d78:	de bf       	out	0x3e, r29	; 62
    3d7a:	0f be       	out	0x3f, r0	; 63
    3d7c:	cd bf       	out	0x3d, r28	; 61
    3d7e:	ed 01       	movw	r28, r26
    3d80:	08 95       	ret

00003d82 <strlen>:
    3d82:	e8 2f       	mov	r30, r24
    3d84:	f9 2f       	mov	r31, r25
    3d86:	01 90       	ld	r0, Z+
    3d88:	00 20       	and	r0, r0
    3d8a:	e9 f7       	brne	.-6      	; 0x3d86 <strlen+0x4>
    3d8c:	80 95       	com	r24
    3d8e:	90 95       	com	r25
    3d90:	8e 0f       	add	r24, r30
    3d92:	9f 1f       	adc	r25, r31
    3d94:	08 95       	ret

00003d96 <itoa>:
    3d96:	e6 2f       	mov	r30, r22
    3d98:	f7 2f       	mov	r31, r23
    3d9a:	2e 2f       	mov	r18, r30
    3d9c:	3f 2f       	mov	r19, r31
    3d9e:	e8 94       	clt
    3da0:	42 30       	cpi	r20, 0x02	; 2
    3da2:	c4 f0       	brlt	.+48     	; 0x3dd4 <itoa+0x3e>
    3da4:	45 32       	cpi	r20, 0x25	; 37
    3da6:	b4 f4       	brge	.+44     	; 0x3dd4 <itoa+0x3e>
    3da8:	4a 30       	cpi	r20, 0x0A	; 10
    3daa:	29 f4       	brne	.+10     	; 0x3db6 <itoa+0x20>
    3dac:	97 fb       	bst	r25, 7
    3dae:	1e f4       	brtc	.+6      	; 0x3db6 <itoa+0x20>
    3db0:	90 95       	com	r25
    3db2:	81 95       	neg	r24
    3db4:	9f 4f       	sbci	r25, 0xFF	; 255
    3db6:	64 2f       	mov	r22, r20
    3db8:	77 27       	eor	r23, r23
    3dba:	76 df       	rcall	.-276    	; 0x3ca8 <__udivmodhi4>
    3dbc:	80 5d       	subi	r24, 0xD0	; 208
    3dbe:	8a 33       	cpi	r24, 0x3A	; 58
    3dc0:	0c f0       	brlt	.+2      	; 0x3dc4 <itoa+0x2e>
    3dc2:	89 5d       	subi	r24, 0xD9	; 217
    3dc4:	81 93       	st	Z+, r24
    3dc6:	86 2f       	mov	r24, r22
    3dc8:	97 2f       	mov	r25, r23
    3dca:	00 97       	sbiw	r24, 0x00	; 0
    3dcc:	a1 f7       	brne	.-24     	; 0x3db6 <itoa+0x20>
    3dce:	16 f4       	brtc	.+4      	; 0x3dd4 <itoa+0x3e>
    3dd0:	5d e2       	ldi	r21, 0x2D	; 45
    3dd2:	51 93       	st	Z+, r21
    3dd4:	10 82       	st	Z, r1
    3dd6:	82 2f       	mov	r24, r18
    3dd8:	93 2f       	mov	r25, r19
    3dda:	00 c0       	rjmp	.+0      	; 0x3ddc <strrev>

00003ddc <strrev>:
    3ddc:	a8 2f       	mov	r26, r24
    3dde:	b9 2f       	mov	r27, r25
    3de0:	e8 2f       	mov	r30, r24
    3de2:	f9 2f       	mov	r31, r25
    3de4:	67 2f       	mov	r22, r23
    3de6:	71 91       	ld	r23, Z+
    3de8:	77 23       	and	r23, r23
    3dea:	e1 f7       	brne	.-8      	; 0x3de4 <strrev+0x8>
    3dec:	32 97       	sbiw	r30, 0x02	; 2
    3dee:	04 c0       	rjmp	.+8      	; 0x3df8 <strrev+0x1c>
    3df0:	7c 91       	ld	r23, X
    3df2:	6d 93       	st	X+, r22
    3df4:	70 83       	st	Z, r23
    3df6:	62 91       	ld	r22, -Z
    3df8:	ae 17       	cp	r26, r30
    3dfa:	bf 07       	cpc	r27, r31
    3dfc:	c8 f3       	brcs	.-14     	; 0x3df0 <strrev+0x14>
    3dfe:	08 95       	ret

00003e00 <_exit>:
    3e00:	f8 94       	cli

00003e02 <__stop_program>:
    3e02:	ff cf       	rjmp	.-2      	; 0x3e02 <__stop_program>
