$date
	Thu Mar 13 12:28:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_PE $end
$var wire 1 ! valid_out $end
$var wire 1 " ready_out $end
$var wire 16 # C_out [15:0] $end
$var wire 8 $ B_out [7:0] $end
$var wire 8 % A_out [7:0] $end
$var parameter 32 & ACC_WIDTH $end
$var parameter 32 ' DATA_WIDTH $end
$var reg 8 ( A_in [7:0] $end
$var reg 8 ) B_in [7:0] $end
$var reg 1 * clk $end
$var reg 1 + en $end
$var reg 1 , ready_in $end
$var reg 1 - rst_n $end
$var reg 1 . valid_in $end
$scope module uut $end
$var wire 8 / A_in [7:0] $end
$var wire 8 0 B_in [7:0] $end
$var wire 1 * clk $end
$var wire 1 + en $end
$var wire 1 , ready_in $end
$var wire 1 - rst_n $end
$var wire 1 . valid_in $end
$var reg 8 1 A_out [7:0] $end
$var reg 8 2 A_reg [7:0] $end
$var reg 8 3 B_out [7:0] $end
$var reg 8 4 B_reg [7:0] $end
$var reg 16 5 C_out [15:0] $end
$var reg 16 6 accumulate [15:0] $end
$var reg 16 7 product [15:0] $end
$var reg 1 " ready_out $end
$var reg 1 ! valid_out $end
$upscope $end
$scope task drive_input $end
$var reg 8 8 a [7:0] $end
$var reg 8 9 b [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 '
b10000 &
$end
#0
$dumpvars
bx 9
bx 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
0.
0-
1,
0+
1*
b0 )
b0 (
b0 %
b0 $
b0 #
1"
0!
$end
#5000
0*
#10000
1*
#15000
0*
1-
#20000
1*
#25000
0*
1.
b100 )
b100 0
b11 (
b11 /
b100 9
b11 8
1+
0,
#30000
0"
1!
b100 4
b11 2
1*
#35000
0*
0.
b0 )
b0 0
b0 (
b0 /
b101 9
b10 8
#40000
0!
1*
#45000
0*
b110 9
b1 8
#50000
1"
1*
1,
#55000
0*
1.
b1000 )
b1000 0
b1000 9
b0 8
#60000
1!
b100 $
b100 3
b11 %
b11 1
b1100 7
b1000 4
b0 2
1*
#65000
0*
b0 )
b0 0
b0 9
#70000
b1000 $
b1000 3
b0 %
b0 1
b0 4
1*
#75000
0*
0.
0,
#80000
0"
0!
1*
#85000
0*
#90000
1*
#95000
0*
#100000
1"
1*
1,
#105000
0*
#110000
1*
#115000
0*
#120000
1*
#125000
0*
0,
0+
#130000
1*
#135000
0*
#140000
1*
#145000
0*
#150000
1*
1,
#155000
0*
#160000
1*
#165000
0*
#170000
1*
#175000
0*
0,
