m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dF:/Maven_Training/Verilog/Verilog_labs/lab1/Full_and_Half_Adder/sim
vfull_adder_df
Z0 !s110 1602153837
!i10b 1
!s100 ;h3@P@4VM?fn8hadCO?h13
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IeBgROojfcdf=B6_n;`lY]0
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dF:/Maven_Training/Verilog/Verilog_labs/lab1/Full_Adder_dataflow/sim
w1601279335
8F:/Maven_Training/Verilog/Verilog_labs/lab1/Full_Adder_dataflow/rtl/full_adder_df.v
FF:/Maven_Training/Verilog/Verilog_labs/lab1/Full_Adder_dataflow/rtl/full_adder_df.v
!i122 3
L0 24 8
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1602153837.000000
!s107 F:/Maven_Training/Verilog/Verilog_labs/lab1/Full_Adder_dataflow/rtl/full_adder_df.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Verilog_labs/lab1/Full_Adder_dataflow/rtl/full_adder_df.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vtb_full_adder_df
R0
!i10b 1
!s100 PAXLQc`PKKQXZ]e3`^W5>0
R1
ICaBG]@aeC5k8mmD<9;4>S0
R2
R3
w1601279833
8F:/Maven_Training/Verilog/Verilog_labs/lab1/Full_Adder_dataflow/tb/tb_full_adder_df.v
FF:/Maven_Training/Verilog/Verilog_labs/lab1/Full_Adder_dataflow/tb/tb_full_adder_df.v
!i122 4
L0 23 39
R4
r1
!s85 0
31
R5
!s107 F:/Maven_Training/Verilog/Verilog_labs/lab1/Full_Adder_dataflow/tb/tb_full_adder_df.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Verilog_labs/lab1/Full_Adder_dataflow/tb/tb_full_adder_df.v|
!i113 1
R6
R7
