{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 1e+39,
	"cts__clock__skew__setup__pre_repair": 0,
	"cts__clock__skew__hold__pre_repair": 0,
	"cts__timing__drv__max_slew_limit__pre_repair": -1.69245,
	"cts__timing__drv__max_slew__pre_repair": 498,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.775625,
	"cts__timing__drv__max_cap__pre_repair": 70,
	"cts__timing__drv__max_fanout_limit__pre_repair": 10,
	"cts__timing__drv__max_fanout__pre_repair": 671,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 4.41463e-09,
	"cts__power__switching__total__pre_repair": 7.09806e-09,
	"cts__power__leakage__total__pre_repair": 0.000670306,
	"cts__power__total__pre_repair": 0.000670318,
	"cts__design__io__pre_repair": 154,
	"cts__design__die__area__pre_repair": 2.39675e+07,
	"cts__design__core__area__pre_repair": 1.92501e+07,
	"cts__design__instance__count__pre_repair": 531934,
	"cts__design__instance__area__pre_repair": 1.08399e+07,
	"cts__design__instance__count__stdcell__pre_repair": 531590,
	"cts__design__instance__area__stdcell__pre_repair": 4.20241e+06,
	"cts__design__instance__count__macros__pre_repair": 15,
	"cts__design__instance__area__macros__pre_repair": 6.63752e+06,
	"cts__design__instance__utilization__pre_repair": 0.563111,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.333193,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 1e+39,
	"cts__clock__skew__setup__post_repair": 0,
	"cts__clock__skew__hold__post_repair": 0,
	"cts__timing__drv__max_slew_limit__post_repair": -1.69245,
	"cts__timing__drv__max_slew__post_repair": 498,
	"cts__timing__drv__max_cap_limit__post_repair": -0.775625,
	"cts__timing__drv__max_cap__post_repair": 70,
	"cts__timing__drv__max_fanout_limit__post_repair": 10,
	"cts__timing__drv__max_fanout__post_repair": 671,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 4.41463e-09,
	"cts__power__switching__total__post_repair": 7.09806e-09,
	"cts__power__leakage__total__post_repair": 0.000670306,
	"cts__power__total__post_repair": 0.000670318,
	"cts__design__io__post_repair": 154,
	"cts__design__die__area__post_repair": 2.39675e+07,
	"cts__design__core__area__post_repair": 1.92501e+07,
	"cts__design__instance__count__post_repair": 531934,
	"cts__design__instance__area__post_repair": 1.08399e+07,
	"cts__design__instance__count__stdcell__post_repair": 531590,
	"cts__design__instance__area__stdcell__post_repair": 4.20241e+06,
	"cts__design__instance__count__macros__post_repair": 15,
	"cts__design__instance__area__macros__post_repair": 6.63752e+06,
	"cts__design__instance__utilization__post_repair": 0.563111,
	"cts__design__instance__utilization__stdcell__post_repair": 0.333193,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 1.99572e+07,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 1.99572e+07,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 1e+39,
	"cts__clock__skew__setup": 0,
	"cts__clock__skew__hold": 0,
	"cts__timing__drv__max_slew_limit": -1.69245,
	"cts__timing__drv__max_slew": 526,
	"cts__timing__drv__max_cap_limit": -0.775625,
	"cts__timing__drv__max_cap": 74,
	"cts__timing__drv__max_fanout_limit": 10,
	"cts__timing__drv__max_fanout": 671,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 4.42035e-09,
	"cts__power__switching__total": 7.14396e-09,
	"cts__power__leakage__total": 0.000670306,
	"cts__power__total": 0.000670318,
	"cts__design__io": 154,
	"cts__design__die__area": 2.39675e+07,
	"cts__design__core__area": 1.92501e+07,
	"cts__design__instance__count": 531934,
	"cts__design__instance__area": 1.08399e+07,
	"cts__design__instance__count__stdcell": 531590,
	"cts__design__instance__area__stdcell": 4.20241e+06,
	"cts__design__instance__count__macros": 15,
	"cts__design__instance__area__macros": 6.63752e+06,
	"cts__design__instance__utilization": 0.563111,
	"cts__design__instance__utilization__stdcell": 0.333193
}