//  Copyright Â© 2023 ChefKiss Inc. Licensed under the Thou Shalt Not Profit License version 1.0. See LICENSE for
//  details.

#ifndef RadeonChipsets_hpp
#define RadeonChipsets_hpp
#include <Headers/kern_util.hpp>

constexpr UInt32 CG_SI_THERMAL_STATUS = 0x714;

constexpr UInt32 CG_CI_MULT_THERMAL_STATUS = 0xC0300014;

constexpr UInt32 mmSMC_IND_INDEX_11 = (0x1AC * 4);
constexpr UInt32 mmSMC_IND_DATA_11 = (0x1AD * 4);
constexpr UInt32 mmSMC_MSG_ARG_0 = (0xA4 * 4);
// constexpr UInt32 mmSMC_MESSAGE_0=     (0x008B * 4) //smu_6;
constexpr UInt32 mmSMC_MESSAGE_0 = (0x94 * 4) /* SMU_7 */;
constexpr UInt32 mmSMC_RESP_0 = (0x95 * 4) /* SMU_7 */;

constexpr UInt32 SMC_IND_INDEX_0 = 0x80;
constexpr UInt32 SMC_IND_DATA_0 = 0x81;

constexpr UInt32 mmPCIE_INDEX = 0xC;
constexpr UInt32 mmPCIE_DATA = 0xD;
constexpr UInt32 mmPCIE_INDEX2 = 0xE;
constexpr UInt32 mmPCIE_DATA2 = 0xF;

constexpr UInt32 THM_BASE = 0x16600;

constexpr UInt32 mmTHM_TCON_CUR_TMP = 0;
constexpr UInt32 CUR_TEMP_SHIFT = 21;
constexpr UInt32 CUR_TEMP_RANGE_SEL_MASK = 0x80000;
constexpr UInt32 CUR_TEMP_MASK = 0xFFE00000;

constexpr UInt32 mmCG_MULT_THERMAL_STATUS = 0x5A;
constexpr UInt32 CTF_TEMP_SHIFT = 9;
constexpr UInt32 CTF_TEMP_MASK = 0x3FE00;

#endif /* RadeonChipsets.hpp */
