

================================================================
== Vitis HLS Report for 'arp_table'
================================================================
* Date:           Sat Mar 18 14:32:58 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        arp_server_subnet_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.200 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.600 ns|  9.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       48|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        3|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      117|    -|
|Register             |        -|     -|      467|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        3|     0|      467|      325|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+--------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory         |                      Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+--------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |arpTable_macAddress_V_U  |arp_table_arpTable_macAddress_V_RAM_1P_BRAM_1R1W  |        2|  0|   0|    0|   256|   48|     1|        12288|
    |arpTable_valid_U         |arp_table_arpTable_valid_RAM_1P_BRAM_1R1W         |        1|  0|   0|    0|   256|    1|     1|          256|
    +-------------------------+--------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                    |                                                  |        3|  0|   0|    0|   512|   49|     2|        12544|
    +-------------------------+--------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_257                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_280                   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op26_read_state1      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op29_read_state1      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_load_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op52_load_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op58_load_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op64_write_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op66_write_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op68_write_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op70_write_state4     |       and|   0|  0|   2|           1|           1|
    |tmp_1_i_nbreadreq_fu_90_p3         |       and|   0|  0|   2|           1|           0|
    |tmp_i_31_nbreadreq_fu_82_p3        |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_74_p3           |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  48|          24|          22|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                     |   9|          2|    1|          2|
    |arpRequestMetaFifo_blk_n                    |   9|          2|    1|          2|
    |arpRequestMetaFifo_din                      |  14|          3|   32|         96|
    |arpTableInsertFifo_blk_n                    |   9|          2|    1|          2|
    |arpTable_macAddress_V_address0              |  20|          4|    8|         32|
    |arpTable_valid_address0                     |  20|          4|    8|         32|
    |m_axis_arp_lookup_reply_TDATA_blk_n         |   9|          2|    1|          2|
    |m_axis_host_arp_lookup_reply_TDATA_blk_n    |   9|          2|    1|          2|
    |s_axis_arp_lookup_request_TDATA_blk_n       |   9|          2|    1|          2|
    |s_axis_host_arp_lookup_request_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 117|         25|   55|        174|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   1|   0|    1|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |currEntry_macAddress_V_reg_316  |  48|   0|   48|          0|
    |currEntry_valid_1_reg_360       |   1|   0|    1|          0|
    |currEntry_valid_2_reg_351       |   1|   0|    1|          0|
    |currEntry_valid_reg_321         |   1|   0|    1|          0|
    |p_Result_3_i_reg_301            |   8|   0|    8|          0|
    |p_Result_i_32_reg_311           |   8|   0|    8|          0|
    |p_Result_i_reg_326              |   8|   0|    8|          0|
    |query_ip_V_1_reg_296            |  32|   0|   32|          0|
    |query_ip_V_reg_306              |  32|   0|   32|          0|
    |tmp_1_i_reg_292                 |   1|   0|    1|          0|
    |tmp_i_31_reg_288                |   1|   0|    1|          0|
    |tmp_i_reg_284                   |   1|   0|    1|          0|
    |query_ip_V_1_reg_296            |  64|  32|   32|          0|
    |query_ip_V_reg_306              |  64|  32|   32|          0|
    |tmp_1_i_reg_292                 |  64|  32|    1|          0|
    |tmp_i_31_reg_288                |  64|  32|    1|          0|
    |tmp_i_reg_284                   |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 467| 160|  214|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|                       arp_table|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|                       arp_table|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|                       arp_table|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|                       arp_table|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|                       arp_table|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|                       arp_table|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|                       arp_table|  return value|
|s_axis_host_arp_lookup_request_TVALID  |   in|    1|        axis|  s_axis_host_arp_lookup_request|       pointer|
|s_axis_host_arp_lookup_request_TDATA   |   in|   32|        axis|  s_axis_host_arp_lookup_request|       pointer|
|s_axis_host_arp_lookup_request_TREADY  |  out|    1|        axis|  s_axis_host_arp_lookup_request|       pointer|
|s_axis_arp_lookup_request_TVALID       |   in|    1|        axis|       s_axis_arp_lookup_request|       pointer|
|s_axis_arp_lookup_request_TDATA        |   in|   32|        axis|       s_axis_arp_lookup_request|       pointer|
|s_axis_arp_lookup_request_TREADY       |  out|    1|        axis|       s_axis_arp_lookup_request|       pointer|
|arpTableInsertFifo_dout                |   in|   81|     ap_fifo|              arpTableInsertFifo|       pointer|
|arpTableInsertFifo_empty_n             |   in|    1|     ap_fifo|              arpTableInsertFifo|       pointer|
|arpTableInsertFifo_read                |  out|    1|     ap_fifo|              arpTableInsertFifo|       pointer|
|m_axis_host_arp_lookup_reply_TREADY    |   in|    1|        axis|    m_axis_host_arp_lookup_reply|       pointer|
|m_axis_host_arp_lookup_reply_TDATA     |  out|   56|        axis|    m_axis_host_arp_lookup_reply|       pointer|
|m_axis_host_arp_lookup_reply_TVALID    |  out|    1|        axis|    m_axis_host_arp_lookup_reply|       pointer|
|m_axis_arp_lookup_reply_TREADY         |   in|    1|        axis|         m_axis_arp_lookup_reply|       pointer|
|m_axis_arp_lookup_reply_TDATA          |  out|   56|        axis|         m_axis_arp_lookup_reply|       pointer|
|m_axis_arp_lookup_reply_TVALID         |  out|    1|        axis|         m_axis_arp_lookup_reply|       pointer|
|arpRequestMetaFifo_din                 |  out|   32|     ap_fifo|              arpRequestMetaFifo|       pointer|
|arpRequestMetaFifo_full_n              |   in|    1|     ap_fifo|              arpRequestMetaFifo|       pointer|
|arpRequestMetaFifo_write               |  out|    1|     ap_fifo|              arpRequestMetaFifo|       pointer|
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i56 %m_axis_host_arp_lookup_reply, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i56 %m_axis_arp_lookup_reply, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_host_arp_lookup_request, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_arp_lookup_request, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln172 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:172]   --->   Operation 17 'specpipeline' 'specpipeline_ln172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln176 = specmemcore void @_ssdm_op_SpecMemCore, i48 %arpTable_macAddress_V, i64 666, i64 18, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:176]   --->   Operation 18 'specmemcore' 'specmemcore_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln176 = specmemcore void @_ssdm_op_SpecMemCore, i1 %arpTable_valid, i64 666, i64 18, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:176]   --->   Operation 19 'specmemcore' 'specmemcore_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i81P0A, i81 %arpTableInsertFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 20 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 81> <Depth = 4> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %tmp_i, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:184]   --->   Operation 21 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_i_31 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %s_axis_arp_lookup_request, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 22 'nbreadreq' 'tmp_i_31' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln189 = br i1 %tmp_i_31, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:189]   --->   Operation 23 'br' 'br_ln189' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %s_axis_host_arp_lookup_request, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 24 'nbreadreq' 'tmp_1_i' <Predicate = (!tmp_i & !tmp_i_31)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %tmp_1_i, void %._crit_edge1.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:200]   --->   Operation 25 'br' 'br_ln200' <Predicate = (!tmp_i & !tmp_i_31)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%query_ip_V_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %s_axis_host_arp_lookup_request" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 26 'read' 'query_ip_V_1' <Predicate = (!tmp_i & !tmp_i_31 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_3_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %query_ip_V_1, i32 24, i32 31"   --->   Operation 27 'partselect' 'p_Result_3_i' <Predicate = (!tmp_i & !tmp_i_31 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!tmp_i & !tmp_i_31)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%query_ip_V = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %s_axis_arp_lookup_request" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 29 'read' 'query_ip_V' <Predicate = (!tmp_i & tmp_i_31)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_i_32 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %query_ip_V, i32 24, i32 31"   --->   Operation 30 'partselect' 'p_Result_i_32' <Predicate = (!tmp_i & tmp_i_31)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arp_table.exit"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.16ns)   --->   "%arpTableInsertFifo_read = read i81 @_ssdm_op_Read.ap_fifo.volatile.i81P0A, i81 %arpTableInsertFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 32 'read' 'arpTableInsertFifo_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 81> <Depth = 4> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%currEntry_macAddress_V = partselect i48 @_ssdm_op_PartSelect.i48.i81.i32.i32, i81 %arpTableInsertFifo_read, i32 32, i32 79" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 33 'partselect' 'currEntry_macAddress_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%currEntry_valid = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %arpTableInsertFifo_read, i32 80" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 34 'bitselect' 'currEntry_valid' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i81.i32.i32, i81 %arpTableInsertFifo_read, i32 24, i32 31"   --->   Operation 35 'partselect' 'p_Result_i' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln708_2 = zext i8 %p_Result_3_i"   --->   Operation 36 'zext' 'zext_ln708_2' <Predicate = (!tmp_i & !tmp_i_31 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%arpTable_macAddress_V_addr_2 = getelementptr i48 %arpTable_macAddress_V, i64 0, i64 %zext_ln708_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:203]   --->   Operation 37 'getelementptr' 'arpTable_macAddress_V_addr_2' <Predicate = (!tmp_i & !tmp_i_31 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.20ns)   --->   "%currEntry_macAddress_V_2 = load i8 %arpTable_macAddress_V_addr_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:203]   --->   Operation 38 'load' 'currEntry_macAddress_V_2' <Predicate = (!tmp_i & !tmp_i_31 & tmp_1_i)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 48> <Depth = 256> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%arpTable_valid_addr_2 = getelementptr i1 %arpTable_valid, i64 0, i64 %zext_ln708_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:203]   --->   Operation 39 'getelementptr' 'arpTable_valid_addr_2' <Predicate = (!tmp_i & !tmp_i_31 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.17ns)   --->   "%currEntry_valid_2 = load i8 %arpTable_valid_addr_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:203]   --->   Operation 40 'load' 'currEntry_valid_2' <Predicate = (!tmp_i & !tmp_i_31 & tmp_1_i)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 256> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln708_1 = zext i8 %p_Result_i_32"   --->   Operation 41 'zext' 'zext_ln708_1' <Predicate = (!tmp_i & tmp_i_31)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%arpTable_macAddress_V_addr_1 = getelementptr i48 %arpTable_macAddress_V, i64 0, i64 %zext_ln708_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:192]   --->   Operation 42 'getelementptr' 'arpTable_macAddress_V_addr_1' <Predicate = (!tmp_i & tmp_i_31)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.20ns)   --->   "%currEntry_macAddress_V_1 = load i8 %arpTable_macAddress_V_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:192]   --->   Operation 43 'load' 'currEntry_macAddress_V_1' <Predicate = (!tmp_i & tmp_i_31)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 48> <Depth = 256> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%arpTable_valid_addr_1 = getelementptr i1 %arpTable_valid, i64 0, i64 %zext_ln708_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:192]   --->   Operation 44 'getelementptr' 'arpTable_valid_addr_1' <Predicate = (!tmp_i & tmp_i_31)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (1.17ns)   --->   "%currEntry_valid_1 = load i8 %arpTable_valid_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:192]   --->   Operation 45 'load' 'currEntry_valid_1' <Predicate = (!tmp_i & tmp_i_31)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 256> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i8 %p_Result_i"   --->   Operation 46 'zext' 'zext_ln708' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%arpTable_macAddress_V_addr = getelementptr i48 %arpTable_macAddress_V, i64 0, i64 %zext_ln708" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:187]   --->   Operation 47 'getelementptr' 'arpTable_macAddress_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.20ns)   --->   "%store_ln187 = store i48 %currEntry_macAddress_V, i8 %arpTable_macAddress_V_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:187]   --->   Operation 48 'store' 'store_ln187' <Predicate = (tmp_i)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 48> <Depth = 256> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%arpTable_valid_addr = getelementptr i1 %arpTable_valid, i64 0, i64 %zext_ln708" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:187]   --->   Operation 49 'getelementptr' 'arpTable_valid_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.17ns)   --->   "%store_ln187 = store i1 %currEntry_valid, i8 %arpTable_valid_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:187]   --->   Operation 50 'store' 'store_ln187' <Predicate = (tmp_i)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 256> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arp_table.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:188]   --->   Operation 51 'br' 'br_ln188' <Predicate = (tmp_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 52 [1/2] (1.20ns)   --->   "%currEntry_macAddress_V_2 = load i8 %arpTable_macAddress_V_addr_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:203]   --->   Operation 52 'load' 'currEntry_macAddress_V_2' <Predicate = (!tmp_i & !tmp_i_31 & tmp_1_i)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 48> <Depth = 256> <RAM>
ST_3 : Operation 53 [1/2] (1.17ns)   --->   "%currEntry_valid_2 = load i8 %arpTable_valid_addr_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:203]   --->   Operation 53 'load' 'currEntry_valid_2' <Predicate = (!tmp_i & !tmp_i_31 & tmp_1_i)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 256> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln204 = br i1 %currEntry_valid_2, void, void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:204]   --->   Operation 54 'br' 'br_ln204' <Predicate = (!tmp_i & !tmp_i_31 & tmp_1_i)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3_i = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 %currEntry_valid_2, i48 %currEntry_macAddress_V_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 55 'bitconcatenate' 'tmp_3_i' <Predicate = (!tmp_i & !tmp_i_31 & tmp_1_i)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i49 %tmp_3_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 56 'zext' 'zext_ln173_1' <Predicate = (!tmp_i & !tmp_i_31 & tmp_1_i)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i56P128A, i56 %m_axis_host_arp_lookup_reply, i56 %zext_ln173_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 57 'write' 'write_ln173' <Predicate = (!tmp_i & !tmp_i_31 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 58 [1/2] (1.20ns)   --->   "%currEntry_macAddress_V_1 = load i8 %arpTable_macAddress_V_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:192]   --->   Operation 58 'load' 'currEntry_macAddress_V_1' <Predicate = (!tmp_i & tmp_i_31)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 48> <Depth = 256> <RAM>
ST_3 : Operation 59 [1/2] (1.17ns)   --->   "%currEntry_valid_1 = load i8 %arpTable_valid_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:192]   --->   Operation 59 'load' 'currEntry_valid_1' <Predicate = (!tmp_i & tmp_i_31)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 256> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln193 = br i1 %currEntry_valid_1, void, void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:193]   --->   Operation 60 'br' 'br_ln193' <Predicate = (!tmp_i & tmp_i_31)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_2_i = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 %currEntry_valid_1, i48 %currEntry_macAddress_V_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 61 'bitconcatenate' 'tmp_2_i' <Predicate = (!tmp_i & tmp_i_31)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i49 %tmp_2_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 62 'zext' 'zext_ln173' <Predicate = (!tmp_i & tmp_i_31)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i56P128A, i56 %m_axis_arp_lookup_reply, i56 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 63 'write' 'write_ln173' <Predicate = (!tmp_i & tmp_i_31)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 1.16>
ST_4 : Operation 64 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %arpRequestMetaFifo, i32 %query_ip_V_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 64 'write' 'write_ln173' <Predicate = (!tmp_i & !tmp_i_31 & tmp_1_i & !currEntry_valid_2)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln208 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:208]   --->   Operation 65 'br' 'br_ln208' <Predicate = (!tmp_i & !tmp_i_31 & tmp_1_i & !currEntry_valid_2)> <Delay = 0.00>
ST_4 : Operation 66 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i56P128A, i56 %m_axis_host_arp_lookup_reply, i56 %zext_ln173_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 66 'write' 'write_ln173' <Predicate = (!tmp_i & !tmp_i_31 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln210 = br void %._crit_edge1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:210]   --->   Operation 67 'br' 'br_ln210' <Predicate = (!tmp_i & !tmp_i_31 & tmp_1_i)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %arpRequestMetaFifo, i32 %query_ip_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 68 'write' 'write_ln173' <Predicate = (!tmp_i & tmp_i_31 & !currEntry_valid_1)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln197 = br void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:197]   --->   Operation 69 'br' 'br_ln197' <Predicate = (!tmp_i & tmp_i_31 & !currEntry_valid_1)> <Delay = 0.00>
ST_4 : Operation 70 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i56P128A, i56 %m_axis_arp_lookup_reply, i56 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 70 'write' 'write_ln173' <Predicate = (!tmp_i & tmp_i_31)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln199 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:199]   --->   Operation 71 'br' 'br_ln199' <Predicate = (!tmp_i & tmp_i_31)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_arp_lookup_request]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_host_arp_lookup_request]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_arp_lookup_reply]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_host_arp_lookup_reply]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arpTableInsertFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ arpTable_macAddress_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ arpTable_valid]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ arpRequestMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specpipeline_ln172           (specpipeline  ) [ 00000]
specmemcore_ln176            (specmemcore   ) [ 00000]
specmemcore_ln176            (specmemcore   ) [ 00000]
tmp_i                        (nbreadreq     ) [ 01111]
br_ln184                     (br            ) [ 00000]
tmp_i_31                     (nbreadreq     ) [ 01111]
br_ln189                     (br            ) [ 00000]
tmp_1_i                      (nbreadreq     ) [ 01111]
br_ln200                     (br            ) [ 00000]
query_ip_V_1                 (read          ) [ 01111]
p_Result_3_i                 (partselect    ) [ 01100]
br_ln0                       (br            ) [ 00000]
query_ip_V                   (read          ) [ 01111]
p_Result_i_32                (partselect    ) [ 01100]
br_ln0                       (br            ) [ 00000]
arpTableInsertFifo_read      (read          ) [ 00000]
currEntry_macAddress_V       (partselect    ) [ 01100]
currEntry_valid              (bitselect     ) [ 01100]
p_Result_i                   (partselect    ) [ 01100]
zext_ln708_2                 (zext          ) [ 00000]
arpTable_macAddress_V_addr_2 (getelementptr ) [ 01010]
arpTable_valid_addr_2        (getelementptr ) [ 01010]
zext_ln708_1                 (zext          ) [ 00000]
arpTable_macAddress_V_addr_1 (getelementptr ) [ 01010]
arpTable_valid_addr_1        (getelementptr ) [ 01010]
zext_ln708                   (zext          ) [ 00000]
arpTable_macAddress_V_addr   (getelementptr ) [ 00000]
store_ln187                  (store         ) [ 00000]
arpTable_valid_addr          (getelementptr ) [ 00000]
store_ln187                  (store         ) [ 00000]
br_ln188                     (br            ) [ 00000]
currEntry_macAddress_V_2     (load          ) [ 00000]
currEntry_valid_2            (load          ) [ 01001]
br_ln204                     (br            ) [ 00000]
tmp_3_i                      (bitconcatenate) [ 00000]
zext_ln173_1                 (zext          ) [ 01001]
currEntry_macAddress_V_1     (load          ) [ 00000]
currEntry_valid_1            (load          ) [ 01001]
br_ln193                     (br            ) [ 00000]
tmp_2_i                      (bitconcatenate) [ 00000]
zext_ln173                   (zext          ) [ 01001]
write_ln173                  (write         ) [ 00000]
br_ln208                     (br            ) [ 00000]
write_ln173                  (write         ) [ 00000]
br_ln210                     (br            ) [ 00000]
write_ln173                  (write         ) [ 00000]
br_ln197                     (br            ) [ 00000]
write_ln173                  (write         ) [ 00000]
br_ln199                     (br            ) [ 00000]
ret_ln0                      (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_arp_lookup_request">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_arp_lookup_request"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_host_arp_lookup_request">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_host_arp_lookup_request"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_arp_lookup_reply">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_arp_lookup_reply"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_host_arp_lookup_reply">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_host_arp_lookup_reply"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arpTableInsertFifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTableInsertFifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arpTable_macAddress_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTable_macAddress_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arpTable_valid">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTable_valid"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arpRequestMetaFifo">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpRequestMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i81P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i81P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i81.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i81.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i81.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i1.i48"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i56P128A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_i_nbreadreq_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="81" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_i_31_nbreadreq_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_31/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_1_i_nbreadreq_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1_i/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="query_ip_V_1_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="query_ip_V_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="query_ip_V_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="query_ip_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="arpTableInsertFifo_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="81" slack="0"/>
<pin id="112" dir="0" index="1" bw="81" slack="0"/>
<pin id="113" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arpTableInsertFifo_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="56" slack="0"/>
<pin id="119" dir="0" index="2" bw="49" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="56" slack="0"/>
<pin id="126" dir="0" index="2" bw="49" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="3"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/4 write_ln173/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="arpTable_macAddress_V_addr_2_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="48" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_macAddress_V_addr_2/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="48" slack="1"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="currEntry_macAddress_V_2/2 currEntry_macAddress_V_1/2 store_ln187/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="arpTable_valid_addr_2_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_valid_addr_2/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="1"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="currEntry_valid_2/2 currEntry_valid_1/2 store_ln187/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="arpTable_macAddress_V_addr_1_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="48" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="8" slack="0"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_macAddress_V_addr_1/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="arpTable_valid_addr_1_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_valid_addr_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="arpTable_macAddress_V_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="48" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="8" slack="0"/>
<pin id="183" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_macAddress_V_addr/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="arpTable_valid_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="8" slack="0"/>
<pin id="191" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_valid_addr/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="p_Result_3_i_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="6" slack="0"/>
<pin id="199" dir="0" index="3" bw="6" slack="0"/>
<pin id="200" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3_i/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_Result_i_32_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="6" slack="0"/>
<pin id="209" dir="0" index="3" bw="6" slack="0"/>
<pin id="210" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_32/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="currEntry_macAddress_V_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="48" slack="0"/>
<pin id="217" dir="0" index="1" bw="81" slack="0"/>
<pin id="218" dir="0" index="2" bw="7" slack="0"/>
<pin id="219" dir="0" index="3" bw="8" slack="0"/>
<pin id="220" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currEntry_macAddress_V/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="currEntry_valid_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="81" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currEntry_valid/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_Result_i_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="81" slack="0"/>
<pin id="236" dir="0" index="2" bw="6" slack="0"/>
<pin id="237" dir="0" index="3" bw="6" slack="0"/>
<pin id="238" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln708_2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_2/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln708_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_1/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln708_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="1"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_3_i_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="49" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="48" slack="0"/>
<pin id="262" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_i/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln173_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="49" slack="0"/>
<pin id="268" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_1/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_2_i_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="49" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="48" slack="0"/>
<pin id="275" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_i/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln173_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="49" slack="0"/>
<pin id="281" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/3 "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp_i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="288" class="1005" name="tmp_i_31_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_31 "/>
</bind>
</comp>

<comp id="292" class="1005" name="tmp_1_i_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="296" class="1005" name="query_ip_V_1_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="3"/>
<pin id="298" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="query_ip_V_1 "/>
</bind>
</comp>

<comp id="301" class="1005" name="p_Result_3_i_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="1"/>
<pin id="303" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3_i "/>
</bind>
</comp>

<comp id="306" class="1005" name="query_ip_V_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="3"/>
<pin id="308" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="query_ip_V "/>
</bind>
</comp>

<comp id="311" class="1005" name="p_Result_i_32_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="1"/>
<pin id="313" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i_32 "/>
</bind>
</comp>

<comp id="316" class="1005" name="currEntry_macAddress_V_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="48" slack="1"/>
<pin id="318" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="currEntry_macAddress_V "/>
</bind>
</comp>

<comp id="321" class="1005" name="currEntry_valid_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currEntry_valid "/>
</bind>
</comp>

<comp id="326" class="1005" name="p_Result_i_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="1"/>
<pin id="328" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i "/>
</bind>
</comp>

<comp id="331" class="1005" name="arpTable_macAddress_V_addr_2_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="1"/>
<pin id="333" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="arpTable_macAddress_V_addr_2 "/>
</bind>
</comp>

<comp id="336" class="1005" name="arpTable_valid_addr_2_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="arpTable_valid_addr_2 "/>
</bind>
</comp>

<comp id="341" class="1005" name="arpTable_macAddress_V_addr_1_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="1"/>
<pin id="343" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="arpTable_macAddress_V_addr_1 "/>
</bind>
</comp>

<comp id="346" class="1005" name="arpTable_valid_addr_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="arpTable_valid_addr_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="currEntry_valid_2_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currEntry_valid_2 "/>
</bind>
</comp>

<comp id="355" class="1005" name="zext_ln173_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="56" slack="1"/>
<pin id="357" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln173_1 "/>
</bind>
</comp>

<comp id="360" class="1005" name="currEntry_valid_1_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currEntry_valid_1 "/>
</bind>
</comp>

<comp id="364" class="1005" name="zext_ln173_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="56" slack="1"/>
<pin id="366" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln173 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="40" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="42" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="44" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="44" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="52" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="70" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="70" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="72" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="66" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="66" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="66" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="66" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="171" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="66" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="179" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="66" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="187" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="98" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="48" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="50" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="104" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="214"><net_src comp="50" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="221"><net_src comp="54" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="110" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="56" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="58" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="230"><net_src comp="60" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="110" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="62" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="239"><net_src comp="64" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="110" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="48" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="251"><net_src comp="248" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="263"><net_src comp="68" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="157" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="144" pin="3"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="276"><net_src comp="68" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="157" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="144" pin="3"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="287"><net_src comp="74" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="82" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="90" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="98" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="304"><net_src comp="195" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="309"><net_src comp="104" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="314"><net_src comp="205" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="319"><net_src comp="215" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="324"><net_src comp="225" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="329"><net_src comp="233" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="334"><net_src comp="137" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="339"><net_src comp="150" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="344"><net_src comp="163" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="349"><net_src comp="171" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="354"><net_src comp="157" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="266" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="363"><net_src comp="157" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="279" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="123" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axis_arp_lookup_request | {}
	Port: s_axis_host_arp_lookup_request | {}
	Port: m_axis_arp_lookup_reply | {4 }
	Port: m_axis_host_arp_lookup_reply | {4 }
	Port: arpTableInsertFifo | {}
	Port: arpTable_macAddress_V | {2 }
	Port: arpTable_valid | {2 }
	Port: arpRequestMetaFifo | {4 }
 - Input state : 
	Port: arp_table : s_axis_arp_lookup_request | {1 }
	Port: arp_table : s_axis_host_arp_lookup_request | {1 }
	Port: arp_table : m_axis_arp_lookup_reply | {}
	Port: arp_table : m_axis_host_arp_lookup_reply | {}
	Port: arp_table : arpTableInsertFifo | {1 }
	Port: arp_table : arpTable_macAddress_V | {2 3 }
	Port: arp_table : arpTable_valid | {2 3 }
	Port: arp_table : arpRequestMetaFifo | {}
  - Chain level:
	State 1
	State 2
		arpTable_macAddress_V_addr_2 : 1
		currEntry_macAddress_V_2 : 2
		arpTable_valid_addr_2 : 1
		currEntry_valid_2 : 2
		arpTable_macAddress_V_addr_1 : 1
		currEntry_macAddress_V_1 : 2
		arpTable_valid_addr_1 : 1
		currEntry_valid_1 : 2
		arpTable_macAddress_V_addr : 1
		store_ln187 : 2
		arpTable_valid_addr : 1
		store_ln187 : 2
	State 3
		br_ln204 : 1
		tmp_3_i : 1
		zext_ln173_1 : 2
		write_ln173 : 3
		br_ln193 : 1
		tmp_2_i : 1
		zext_ln173 : 2
		write_ln173 : 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|
| Operation|           Functional Unit           |
|----------|-------------------------------------|
|          |        tmp_i_nbreadreq_fu_74        |
| nbreadreq|       tmp_i_31_nbreadreq_fu_82      |
|          |       tmp_1_i_nbreadreq_fu_90       |
|----------|-------------------------------------|
|          |       query_ip_V_1_read_fu_98       |
|   read   |        query_ip_V_read_fu_104       |
|          | arpTableInsertFifo_read_read_fu_110 |
|----------|-------------------------------------|
|          |           grp_write_fu_116          |
|   write  |           grp_write_fu_123          |
|          |           grp_write_fu_130          |
|----------|-------------------------------------|
|          |         p_Result_3_i_fu_195         |
|partselect|         p_Result_i_32_fu_205        |
|          |    currEntry_macAddress_V_fu_215    |
|          |          p_Result_i_fu_233          |
|----------|-------------------------------------|
| bitselect|        currEntry_valid_fu_225       |
|----------|-------------------------------------|
|          |         zext_ln708_2_fu_243         |
|          |         zext_ln708_1_fu_248         |
|   zext   |          zext_ln708_fu_253          |
|          |         zext_ln173_1_fu_266         |
|          |          zext_ln173_fu_279          |
|----------|-------------------------------------|
|bitconcatenate|            tmp_3_i_fu_258           |
|          |            tmp_2_i_fu_271           |
|----------|-------------------------------------|
|   Total  |                                     |
|----------|-------------------------------------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|arpTable_macAddress_V_addr_1_reg_341|    8   |
|arpTable_macAddress_V_addr_2_reg_331|    8   |
|    arpTable_valid_addr_1_reg_346   |    8   |
|    arpTable_valid_addr_2_reg_336   |    8   |
|   currEntry_macAddress_V_reg_316   |   48   |
|      currEntry_valid_1_reg_360     |    1   |
|      currEntry_valid_2_reg_351     |    1   |
|       currEntry_valid_reg_321      |    1   |
|        p_Result_3_i_reg_301        |    8   |
|        p_Result_i_32_reg_311       |    8   |
|         p_Result_i_reg_326         |    8   |
|        query_ip_V_1_reg_296        |   32   |
|         query_ip_V_reg_306         |   32   |
|           tmp_1_i_reg_292          |    1   |
|          tmp_i_31_reg_288          |    1   |
|            tmp_i_reg_284           |    1   |
|        zext_ln173_1_reg_355        |   56   |
|         zext_ln173_reg_364         |   56   |
+------------------------------------+--------+
|                Total               |   286  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_116 |  p2  |   2  |  49  |   98   ||    9    |
|  grp_write_fu_123 |  p2  |   2  |  49  |   98   ||    9    |
|  grp_write_fu_130 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_144 |  p0  |   5  |   8  |   40   ||    26   |
| grp_access_fu_157 |  p0  |   5  |   8  |   40   ||    26   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   340  || 2.13214 ||    79   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   79   |
|  Register |    -   |   286  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   286  |   79   |
+-----------+--------+--------+--------+
