var annotated_dup =
[
    [ "haldls", "namespacehaldls.html", [
      [ "vx", "namespacehaldls_1_1vx.html", [
        [ "detail", "namespacehaldls_1_1vx_1_1detail.html", [
          [ "backend_container_type_from_backend", "structhaldls_1_1vx_1_1detail_1_1backend__container__type__from__backend.html", "structhaldls_1_1vx_1_1detail_1_1backend__container__type__from__backend" ],
          [ "backend_from_backend_container_type", "structhaldls_1_1vx_1_1detail_1_1backend__from__backend__container__type.html", "structhaldls_1_1vx_1_1detail_1_1backend__from__backend__container__type" ],
          [ "BackendContainerBase", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base" ],
          [ "BackendContainerTrait", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait" ],
          [ "BackendContainerTrait< AD5252ChannelConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_a_d5252_channel_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_a_d5252_channel_config_01_4" ],
          [ "BackendContainerTrait< AD5252ChannelConfigPersistent >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_a_d5252_channel_config_persistent_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_a_d5252_channel_config_persistent_01_4" ],
          [ "BackendContainerTrait< ADPLL >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_a_d_p_l_l_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_a_d_p_l_l_01_4" ],
          [ "BackendContainerTrait< BackgroundSpikeSource >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_background_spike_source_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_background_spike_source_01_4" ],
          [ "BackendContainerTrait< BlockPostPulse >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_block_post_pulse_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_block_post_pulse_01_4" ],
          [ "BackendContainerTrait< CADCChannelConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_channel_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_channel_config_01_4" ],
          [ "BackendContainerTrait< CADCConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_config_01_4" ],
          [ "BackendContainerTrait< CADCOffsetSRAMTimingConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_offset_s_r_a_m_timing_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_offset_s_r_a_m_timing_config_01_4" ],
          [ "BackendContainerTrait< CADCSampleQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_sample_quad_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_sample_quad_01_4" ],
          [ "BackendContainerTrait< CapMemBlock< Coordinates > >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_cap_mem_block_3_01_coordinates_01_4_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_cap_mem_block_3_01_coordinates_01_4_01_4" ],
          [ "BackendContainerTrait< CapMemBlockConfig< Coordinates > >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_cap_mem_block_config_3_01_coordinates_01_4_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_cap_mem_block_config_3_01_coordinates_01_4_01_4" ],
          [ "BackendContainerTrait< CapMemCell< Coordinates > >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_cap_mem_cell_3_01_coordinates_01_4_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_cap_mem_cell_3_01_coordinates_01_4_01_4" ],
          [ "BackendContainerTrait< ColumnCorrelationQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_column_correlation_quad_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_column_correlation_quad_01_4" ],
          [ "BackendContainerTrait< ColumnCurrentQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_column_current_quad_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_column_current_quad_01_4" ],
          [ "BackendContainerTrait< CommonCorrelationConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_correlation_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_correlation_config_01_4" ],
          [ "BackendContainerTrait< CommonNeuronBackendConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_neuron_backend_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_neuron_backend_config_01_4" ],
          [ "BackendContainerTrait< CommonPADIBusConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_p_a_d_i_bus_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_p_a_d_i_bus_config_01_4" ],
          [ "BackendContainerTrait< CommonPhyConfigChip >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_phy_config_chip_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_phy_config_chip_01_4" ],
          [ "BackendContainerTrait< CommonPhyConfigFPGA >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_phy_config_f_p_g_a_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_phy_config_f_p_g_a_01_4" ],
          [ "BackendContainerTrait< CommonSTPConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_s_t_p_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_s_t_p_config_01_4" ],
          [ "BackendContainerTrait< CommonSynramConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_synram_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_synram_config_01_4" ],
          [ "BackendContainerTrait< CorrelationReset >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_correlation_reset_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_correlation_reset_01_4" ],
          [ "BackendContainerTrait< CrossbarInputDropCounter >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_input_drop_counter_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_input_drop_counter_01_4" ],
          [ "BackendContainerTrait< CrossbarNode >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_node_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_node_01_4" ],
          [ "BackendContainerTrait< CrossbarOutputConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_output_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_output_config_01_4" ],
          [ "BackendContainerTrait< CrossbarOutputEventCounter >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_output_event_counter_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_output_event_counter_01_4" ],
          [ "BackendContainerTrait< CurrentDAC >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_current_d_a_c_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_current_d_a_c_01_4" ],
          [ "BackendContainerTrait< DAC6573ChannelConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_d_a_c6573_channel_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_d_a_c6573_channel_config_01_4" ],
          [ "BackendContainerTrait< DACChannel >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_d_a_c_channel_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_d_a_c_channel_01_4" ],
          [ "BackendContainerTrait< DACControl >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_d_a_c_control_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_d_a_c_control_01_4" ],
          [ "BackendContainerTrait< EventRecordingConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_event_recording_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_event_recording_config_01_4" ],
          [ "BackendContainerTrait< ExternalPPUMemoryByte >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_external_p_p_u_memory_byte_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_external_p_p_u_memory_byte_01_4" ],
          [ "BackendContainerTrait< ExternalPPUMemoryQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_external_p_p_u_memory_quad_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_external_p_p_u_memory_quad_01_4" ],
          [ "BackendContainerTrait< FPGADeviceDNA >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_f_p_g_a_device_d_n_a_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_f_p_g_a_device_d_n_a_01_4" ],
          [ "BackendContainerTrait< HicannARQStatus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_hicann_a_r_q_status_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_hicann_a_r_q_status_01_4" ],
          [ "BackendContainerTrait< INA219Config >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_i_n_a219_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_i_n_a219_config_01_4" ],
          [ "BackendContainerTrait< INA219Status >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_i_n_a219_status_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_i_n_a219_status_01_4" ],
          [ "BackendContainerTrait< InstructionTimeoutConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_instruction_timeout_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_instruction_timeout_config_01_4" ],
          [ "BackendContainerTrait< JTAGClockScaler >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_j_t_a_g_clock_scaler_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_j_t_a_g_clock_scaler_01_4" ],
          [ "BackendContainerTrait< JTAGIdCode >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_j_t_a_g_id_code_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_j_t_a_g_id_code_01_4" ],
          [ "BackendContainerTrait< MADCConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_m_a_d_c_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_m_a_d_c_config_01_4" ],
          [ "BackendContainerTrait< MADCControl >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_m_a_d_c_control_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_m_a_d_c_control_01_4" ],
          [ "BackendContainerTrait< NeuronBackendConfig< Coordinates > >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_backend_config_3_01_coordinates_01_4_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_backend_config_3_01_coordinates_01_4_01_4" ],
          [ "BackendContainerTrait< NeuronBackendSRAMTimingConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_backend_s_r_a_m_timing_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_backend_s_r_a_m_timing_config_01_4" ],
          [ "BackendContainerTrait< NeuronReset >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_reset_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_reset_01_4" ],
          [ "BackendContainerTrait< NeuronSRAMTimingConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_s_r_a_m_timing_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_s_r_a_m_timing_config_01_4" ],
          [ "BackendContainerTrait< NullPayloadReadable >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_null_payload_readable_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_null_payload_readable_01_4" ],
          [ "BackendContainerTrait< PADIEvent >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_a_d_i_event_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_a_d_i_event_01_4" ],
          [ "BackendContainerTrait< PadMultiplexerConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_pad_multiplexer_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_pad_multiplexer_config_01_4" ],
          [ "BackendContainerTrait< PerfTest >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_perf_test_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_perf_test_01_4" ],
          [ "BackendContainerTrait< PerfTestStatus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_perf_test_status_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_perf_test_status_01_4" ],
          [ "BackendContainerTrait< PhyConfigChip >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_phy_config_chip_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_phy_config_chip_01_4" ],
          [ "BackendContainerTrait< PhyConfigFPGA >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_phy_config_f_p_g_a_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_phy_config_f_p_g_a_01_4" ],
          [ "BackendContainerTrait< PhyStatus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_phy_status_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_phy_status_01_4" ],
          [ "BackendContainerTrait< PLLSelfTest >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_l_l_self_test_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_l_l_self_test_01_4" ],
          [ "BackendContainerTrait< PLLSelfTestStatus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_l_l_self_test_status_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_l_l_self_test_status_01_4" ],
          [ "BackendContainerTrait< PollingOmnibusBlock >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_polling_omnibus_block_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_polling_omnibus_block_01_4" ],
          [ "BackendContainerTrait< PollingOmnibusBlockConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_polling_omnibus_block_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_polling_omnibus_block_config_01_4" ],
          [ "BackendContainerTrait< PPUControlRegister >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_control_register_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_control_register_01_4" ],
          [ "BackendContainerTrait< PPUMemory >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_memory_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_memory_01_4" ],
          [ "BackendContainerTrait< PPUMemoryBlock >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_memory_block_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_memory_block_01_4" ],
          [ "BackendContainerTrait< PPUMemoryWord >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_memory_word_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_memory_word_01_4" ],
          [ "BackendContainerTrait< PPUStatusRegister >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_status_register_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_status_register_01_4" ],
          [ "BackendContainerTrait< ReadoutSourceSelection >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_readout_source_selection_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_readout_source_selection_01_4" ],
          [ "BackendContainerTrait< ResetChip >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_reset_chip_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_reset_chip_01_4" ],
          [ "BackendContainerTrait< ResetJTAGTap >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_reset_j_t_a_g_tap_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_reset_j_t_a_g_tap_01_4" ],
          [ "BackendContainerTrait< ShiftRegister >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_shift_register_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_shift_register_01_4" ],
          [ "BackendContainerTrait< SpikeCounterRead >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_counter_read_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_counter_read_01_4" ],
          [ "BackendContainerTrait< SpikeCounterReset >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_counter_reset_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_counter_reset_01_4" ],
          [ "BackendContainerTrait< SpikePack1ToChip >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_pack1_to_chip_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_pack1_to_chip_01_4" ],
          [ "BackendContainerTrait< SpikePack2ToChip >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_pack2_to_chip_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_pack2_to_chip_01_4" ],
          [ "BackendContainerTrait< SpikePack3ToChip >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_pack3_to_chip_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_pack3_to_chip_01_4" ],
          [ "BackendContainerTrait< SynapseBiasSelection >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_bias_selection_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_bias_selection_01_4" ],
          [ "BackendContainerTrait< SynapseCorrelationCalibQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_correlation_calib_quad_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_correlation_calib_quad_01_4" ],
          [ "BackendContainerTrait< SynapseDriverConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_driver_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_driver_config_01_4" ],
          [ "BackendContainerTrait< SynapseDriverSRAMTimingConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_driver_s_r_a_m_timing_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_driver_s_r_a_m_timing_config_01_4" ],
          [ "BackendContainerTrait< SynapseLabelQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_label_quad_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_label_quad_01_4" ],
          [ "BackendContainerTrait< SynapseQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_quad_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_quad_01_4" ],
          [ "BackendContainerTrait< SynapseWeightQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_weight_quad_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_weight_quad_01_4" ],
          [ "BackendContainerTrait< SystimeSync >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_systime_sync_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_systime_sync_01_4" ],
          [ "BackendContainerTrait< SystimeSyncBase >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_systime_sync_base_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_systime_sync_base_01_4" ],
          [ "BackendContainerTrait< TCA9554Config >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_t_c_a9554_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_t_c_a9554_config_01_4" ],
          [ "BackendContainerTrait< TCA9554Inputs >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_t_c_a9554_inputs_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_t_c_a9554_inputs_01_4" ],
          [ "BackendContainerTrait< Timer >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_timer_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_timer_01_4" ],
          [ "BackendContainerTrait< v2::NeuronConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_neuron_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_neuron_config_01_4" ],
          [ "BackendContainerTrait< v2::NeuronResetQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_neuron_reset_quad_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_neuron_reset_quad_01_4" ],
          [ "BackendContainerTrait< v2::PLLClockOutputBlock >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_p_l_l_clock_output_block_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_p_l_l_clock_output_block_01_4" ],
          [ "BackendContainerTrait< v2::ReferenceGeneratorConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_reference_generator_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_reference_generator_config_01_4" ],
          [ "BackendContainerTrait< v3::NeuronConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v3_1_1_neuron_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v3_1_1_neuron_config_01_4" ],
          [ "BackendContainerTrait< v3::NeuronResetQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v3_1_1_neuron_reset_quad_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v3_1_1_neuron_reset_quad_01_4" ],
          [ "BackendContainerTrait< v3::PLLClockOutputBlock >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v3_1_1_p_l_l_clock_output_block_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v3_1_1_p_l_l_clock_output_block_01_4" ],
          [ "BackendContainerTrait< v3::ReferenceGeneratorConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v3_1_1_reference_generator_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v3_1_1_reference_generator_config_01_4" ],
          [ "BackendContainerTrait< VectorGeneratorControl >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_vector_generator_control_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_vector_generator_control_01_4" ],
          [ "BackendContainerTrait< VectorGeneratorFIFOWord >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_vector_generator_f_i_f_o_word_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_vector_generator_f_i_f_o_word_01_4" ],
          [ "BackendContainerTrait< VectorGeneratorLUTEntry >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_vector_generator_l_u_t_entry_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_vector_generator_l_u_t_entry_01_4" ],
          [ "BackendContainerTrait< VectorGeneratorNotificationAddress >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_vector_generator_notification_address_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_vector_generator_notification_address_01_4" ],
          [ "BackendContainerTrait< VectorGeneratorTrigger >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_vector_generator_trigger_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_vector_generator_trigger_01_4" ],
          [ "gen_is_read_and_writeable_lookup_table", "structhaldls_1_1vx_1_1detail_1_1gen__is__read__and__writeable__lookup__table.html", null ],
          [ "gen_is_read_and_writeable_lookup_table< hate::type_list< Ts... > >", "structhaldls_1_1vx_1_1detail_1_1gen__is__read__and__writeable__lookup__table_3_01hate_1_1type__list_3_01_ts_8_8_8_01_4_01_4.html", "structhaldls_1_1vx_1_1detail_1_1gen__is__read__and__writeable__lookup__table_3_01hate_1_1type__list_3_01_ts_8_8_8_01_4_01_4" ],
          [ "IsReadable", "structhaldls_1_1vx_1_1detail_1_1_is_readable.html", null ],
          [ "IsReadable< T, std::enable_if_t< hate::is_in_type_list< T, NonLeafNodeReadableContainerList >::value > >", "structhaldls_1_1vx_1_1detail_1_1_is_readable_3_01_t_00_01std_1_1enable__if__t_3_01hate_1_1is__in52349e4c8b62557f32257c4d96054dd8.html", null ],
          [ "IsReadable< T, typename boost::enable_if_has_type< decltype(T::config_size_in_words)>::type >", "structhaldls_1_1vx_1_1detail_1_1_is_readable_3_01_t_00_01typename_01boost_1_1enable__if__has__tydc1ee37345a0bb947e0685c0247ea7c7.html", null ],
          [ "IsReadable< T, typename boost::enable_if_has_type< decltype(T::read_config_size_in_words)>::type >", "structhaldls_1_1vx_1_1detail_1_1_is_readable_3_01_t_00_01typename_01boost_1_1enable__if__has__ty1ca83ba67d6c660c6fe17948d688c3be.html", "structhaldls_1_1vx_1_1detail_1_1_is_readable_3_01_t_00_01typename_01boost_1_1enable__if__has__ty1ca83ba67d6c660c6fe17948d688c3be" ],
          [ "IsWriteable", "structhaldls_1_1vx_1_1detail_1_1_is_writeable.html", null ],
          [ "IsWriteable< T, std::enable_if_t< hate::is_in_type_list< T, NonLeafNodeWriteableContainerList >::value > >", "structhaldls_1_1vx_1_1detail_1_1_is_writeable_3_01_t_00_01std_1_1enable__if__t_3_01hate_1_1is__i68516161106baf4b82148726e0ffb84e.html", null ],
          [ "IsWriteable< T, typename boost::enable_if_has_type< decltype(T::config_size_in_words)>::type >", "structhaldls_1_1vx_1_1detail_1_1_is_writeable_3_01_t_00_01typename_01boost_1_1enable__if__has__t81ef6e02b3711acc13d47f20d193b265.html", null ],
          [ "IsWriteable< T, typename boost::enable_if_has_type< decltype(T::write_config_size_in_words)>::type >", "structhaldls_1_1vx_1_1detail_1_1_is_writeable_3_01_t_00_01typename_01boost_1_1enable__if__has__tbff020854b6b02487a7f7a565612a791.html", "structhaldls_1_1vx_1_1detail_1_1_is_writeable_3_01_t_00_01typename_01boost_1_1enable__if__has__tbff020854b6b02487a7f7a565612a791" ],
          [ "IsWriteReadable", "structhaldls_1_1vx_1_1detail_1_1_is_write_readable.html", "structhaldls_1_1vx_1_1detail_1_1_is_write_readable" ],
          [ "MADCSampleFromChipChecker", "structhaldls_1_1vx_1_1detail_1_1_m_a_d_c_sample_from_chip_checker.html", null ],
          [ "PhyConfigBase", "classhaldls_1_1vx_1_1detail_1_1_phy_config_base.html", "classhaldls_1_1vx_1_1detail_1_1_phy_config_base" ],
          [ "SpikeFromChipChecker", "structhaldls_1_1vx_1_1detail_1_1_spike_from_chip_checker.html", null ],
          [ "SRAMTimingConfig", "classhaldls_1_1vx_1_1detail_1_1_s_r_a_m_timing_config.html", "classhaldls_1_1vx_1_1detail_1_1_s_r_a_m_timing_config" ],
          [ "VisitPreorderImpl", "structhaldls_1_1vx_1_1detail_1_1_visit_preorder_impl.html", "structhaldls_1_1vx_1_1detail_1_1_visit_preorder_impl" ],
          [ "VisitPreorderImpl< CapMemBlock< Coordinates > >", "structhaldls_1_1vx_1_1detail_1_1_visit_preorder_impl_3_01_cap_mem_block_3_01_coordinates_01_4_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_visit_preorder_impl_3_01_cap_mem_block_3_01_coordinates_01_4_01_4" ],
          [ "VisitPreorderImpl< PPUMemory >", "structhaldls_1_1vx_1_1detail_1_1_visit_preorder_impl_3_01_p_p_u_memory_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_visit_preorder_impl_3_01_p_p_u_memory_01_4" ],
          [ "VisitPreorderImpl< PPUMemoryBlock >", "structhaldls_1_1vx_1_1detail_1_1_visit_preorder_impl_3_01_p_p_u_memory_block_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_visit_preorder_impl_3_01_p_p_u_memory_block_01_4" ]
        ] ],
        [ "v2", "namespacehaldls_1_1vx_1_1v2.html", [
          [ "NeuronConfig", "classhaldls_1_1vx_1_1v2_1_1_neuron_config.html", "classhaldls_1_1vx_1_1v2_1_1_neuron_config" ],
          [ "NeuronResetQuad", "classhaldls_1_1vx_1_1v2_1_1_neuron_reset_quad.html", "classhaldls_1_1vx_1_1v2_1_1_neuron_reset_quad" ],
          [ "PLLClockOutputBlock", "classhaldls_1_1vx_1_1v2_1_1_p_l_l_clock_output_block.html", "classhaldls_1_1vx_1_1v2_1_1_p_l_l_clock_output_block" ]
        ] ],
        [ "v3", "namespacehaldls_1_1vx_1_1v3.html", [
          [ "NeuronConfig", "classhaldls_1_1vx_1_1v3_1_1_neuron_config.html", "classhaldls_1_1vx_1_1v3_1_1_neuron_config" ],
          [ "NeuronResetQuad", "classhaldls_1_1vx_1_1v3_1_1_neuron_reset_quad.html", "classhaldls_1_1vx_1_1v3_1_1_neuron_reset_quad" ],
          [ "PLLClockOutputBlock", "classhaldls_1_1vx_1_1v3_1_1_p_l_l_clock_output_block.html", "classhaldls_1_1vx_1_1v3_1_1_p_l_l_clock_output_block" ]
        ] ],
        [ "AD5252ChannelConfig", "classhaldls_1_1vx_1_1_a_d5252_channel_config.html", "classhaldls_1_1vx_1_1_a_d5252_channel_config" ],
        [ "AD5252ChannelConfigPersistent", "classhaldls_1_1vx_1_1_a_d5252_channel_config_persistent.html", "classhaldls_1_1vx_1_1_a_d5252_channel_config_persistent" ],
        [ "AddPickle", "structhaldls_1_1vx_1_1_add_pickle.html", null ],
        [ "AddPickle< hate::type_list< Ts... > >", "structhaldls_1_1vx_1_1_add_pickle_3_01hate_1_1type__list_3_01_ts_8_8_8_01_4_01_4.html", "structhaldls_1_1vx_1_1_add_pickle_3_01hate_1_1type__list_3_01_ts_8_8_8_01_4_01_4" ],
        [ "ADPLL", "classhaldls_1_1vx_1_1_a_d_p_l_l.html", "classhaldls_1_1vx_1_1_a_d_p_l_l" ],
        [ "BackgroundSpikeSource", "classhaldls_1_1vx_1_1_background_spike_source.html", "classhaldls_1_1vx_1_1_background_spike_source" ],
        [ "Barrier", "classhaldls_1_1vx_1_1_barrier.html", "classhaldls_1_1vx_1_1_barrier" ],
        [ "BlockPostPulse", "classhaldls_1_1vx_1_1_block_post_pulse.html", "classhaldls_1_1vx_1_1_block_post_pulse" ],
        [ "CADCChannelConfig", "classhaldls_1_1vx_1_1_c_a_d_c_channel_config.html", "classhaldls_1_1vx_1_1_c_a_d_c_channel_config" ],
        [ "CADCConfig", "classhaldls_1_1vx_1_1_c_a_d_c_config.html", "classhaldls_1_1vx_1_1_c_a_d_c_config" ],
        [ "CADCOffsetSRAMTimingConfig", "classhaldls_1_1vx_1_1_c_a_d_c_offset_s_r_a_m_timing_config.html", "classhaldls_1_1vx_1_1_c_a_d_c_offset_s_r_a_m_timing_config" ],
        [ "CADCSampleQuad", "classhaldls_1_1vx_1_1_c_a_d_c_sample_quad.html", "classhaldls_1_1vx_1_1_c_a_d_c_sample_quad" ],
        [ "CapMemBlock", "classhaldls_1_1vx_1_1_cap_mem_block.html", "classhaldls_1_1vx_1_1_cap_mem_block" ],
        [ "CapMemBlockConfig", "classhaldls_1_1vx_1_1_cap_mem_block_config.html", "classhaldls_1_1vx_1_1_cap_mem_block_config" ],
        [ "CapMemCell", "classhaldls_1_1vx_1_1_cap_mem_cell.html", "classhaldls_1_1vx_1_1_cap_mem_cell" ],
        [ "ColumnCorrelationQuad", "classhaldls_1_1vx_1_1_column_correlation_quad.html", "classhaldls_1_1vx_1_1_column_correlation_quad" ],
        [ "ColumnCurrentQuad", "classhaldls_1_1vx_1_1_column_current_quad.html", "classhaldls_1_1vx_1_1_column_current_quad" ],
        [ "CommonCorrelationConfig", "classhaldls_1_1vx_1_1_common_correlation_config.html", "classhaldls_1_1vx_1_1_common_correlation_config" ],
        [ "CommonNeuronBackendConfig", "classhaldls_1_1vx_1_1_common_neuron_backend_config.html", "classhaldls_1_1vx_1_1_common_neuron_backend_config" ],
        [ "CommonPADIBusConfig", "classhaldls_1_1vx_1_1_common_p_a_d_i_bus_config.html", "classhaldls_1_1vx_1_1_common_p_a_d_i_bus_config" ],
        [ "CommonPhyConfigChip", "classhaldls_1_1vx_1_1_common_phy_config_chip.html", "classhaldls_1_1vx_1_1_common_phy_config_chip" ],
        [ "CommonPhyConfigFPGA", "classhaldls_1_1vx_1_1_common_phy_config_f_p_g_a.html", "classhaldls_1_1vx_1_1_common_phy_config_f_p_g_a" ],
        [ "CommonSTPConfig", "classhaldls_1_1vx_1_1_common_s_t_p_config.html", "classhaldls_1_1vx_1_1_common_s_t_p_config" ],
        [ "CommonSynramConfig", "classhaldls_1_1vx_1_1_common_synram_config.html", "classhaldls_1_1vx_1_1_common_synram_config" ],
        [ "CorrelationReset", "classhaldls_1_1vx_1_1_correlation_reset.html", "classhaldls_1_1vx_1_1_correlation_reset" ],
        [ "CrossbarInputDropCounter", "classhaldls_1_1vx_1_1_crossbar_input_drop_counter.html", "classhaldls_1_1vx_1_1_crossbar_input_drop_counter" ],
        [ "CrossbarNode", "classhaldls_1_1vx_1_1_crossbar_node.html", "classhaldls_1_1vx_1_1_crossbar_node" ],
        [ "CrossbarOutputConfig", "classhaldls_1_1vx_1_1_crossbar_output_config.html", "classhaldls_1_1vx_1_1_crossbar_output_config" ],
        [ "CrossbarOutputEventCounter", "classhaldls_1_1vx_1_1_crossbar_output_event_counter.html", "classhaldls_1_1vx_1_1_crossbar_output_event_counter" ],
        [ "CurrentDAC", "classhaldls_1_1vx_1_1_current_d_a_c.html", "classhaldls_1_1vx_1_1_current_d_a_c" ],
        [ "DAC6573ChannelConfig", "classhaldls_1_1vx_1_1_d_a_c6573_channel_config.html", "classhaldls_1_1vx_1_1_d_a_c6573_channel_config" ],
        [ "DACChannel", "classhaldls_1_1vx_1_1_d_a_c_channel.html", "classhaldls_1_1vx_1_1_d_a_c_channel" ],
        [ "DACControl", "classhaldls_1_1vx_1_1_d_a_c_control.html", "classhaldls_1_1vx_1_1_d_a_c_control" ],
        [ "DifferentialWriteTrait", "classhaldls_1_1vx_1_1_differential_write_trait.html", null ],
        [ "EventRecordingConfig", "classhaldls_1_1vx_1_1_event_recording_config.html", "classhaldls_1_1vx_1_1_event_recording_config" ],
        [ "ExternalPPUMemoryByte", "classhaldls_1_1vx_1_1_external_p_p_u_memory_byte.html", "classhaldls_1_1vx_1_1_external_p_p_u_memory_byte" ],
        [ "ExternalPPUMemoryQuad", "classhaldls_1_1vx_1_1_external_p_p_u_memory_quad.html", "classhaldls_1_1vx_1_1_external_p_p_u_memory_quad" ],
        [ "FPGADeviceDNA", "classhaldls_1_1vx_1_1_f_p_g_a_device_d_n_a.html", "classhaldls_1_1vx_1_1_f_p_g_a_device_d_n_a" ],
        [ "HasLocalData", "structhaldls_1_1vx_1_1_has_local_data.html", null ],
        [ "HasLocalData< T, typename boost::enable_if_has_type< typename T::has_local_data >::type >", "structhaldls_1_1vx_1_1_has_local_data_3_01_t_00_01typename_01boost_1_1enable__if__has__type_3_01000b7c52ec4a96196c587f73152a0d09.html", null ],
        [ "HasLocalData< T, typename boost::enable_if_has_type< typename T::is_leaf_node >::type >", "structhaldls_1_1vx_1_1_has_local_data_3_01_t_00_01typename_01boost_1_1enable__if__has__type_3_01a312ede60dae1b310c1c78db43ae5e4c.html", null ],
        [ "HicannARQStatus", "classhaldls_1_1vx_1_1_hicann_a_r_q_status.html", "classhaldls_1_1vx_1_1_hicann_a_r_q_status" ],
        [ "HighspeedLinkNotification", "classhaldls_1_1vx_1_1_highspeed_link_notification.html", "classhaldls_1_1vx_1_1_highspeed_link_notification" ],
        [ "INA219Config", "classhaldls_1_1vx_1_1_i_n_a219_config.html", "classhaldls_1_1vx_1_1_i_n_a219_config" ],
        [ "INA219Status", "classhaldls_1_1vx_1_1_i_n_a219_status.html", "classhaldls_1_1vx_1_1_i_n_a219_status" ],
        [ "InstructionTimeoutConfig", "classhaldls_1_1vx_1_1_instruction_timeout_config.html", "classhaldls_1_1vx_1_1_instruction_timeout_config" ],
        [ "JTAGClockScaler", "classhaldls_1_1vx_1_1_j_t_a_g_clock_scaler.html", "classhaldls_1_1vx_1_1_j_t_a_g_clock_scaler" ],
        [ "JTAGIdCode", "classhaldls_1_1vx_1_1_j_t_a_g_id_code.html", "classhaldls_1_1vx_1_1_j_t_a_g_id_code" ],
        [ "MADCConfig", "classhaldls_1_1vx_1_1_m_a_d_c_config.html", "classhaldls_1_1vx_1_1_m_a_d_c_config" ],
        [ "MADCControl", "classhaldls_1_1vx_1_1_m_a_d_c_control.html", "classhaldls_1_1vx_1_1_m_a_d_c_control" ],
        [ "MADCSampleFromChip", "classhaldls_1_1vx_1_1_m_a_d_c_sample_from_chip.html", "classhaldls_1_1vx_1_1_m_a_d_c_sample_from_chip" ],
        [ "NeuronBackendAddressOut", "structhaldls_1_1vx_1_1_neuron_backend_address_out.html", "structhaldls_1_1vx_1_1_neuron_backend_address_out" ],
        [ "NeuronBackendConfig", "classhaldls_1_1vx_1_1_neuron_backend_config.html", "classhaldls_1_1vx_1_1_neuron_backend_config" ],
        [ "NeuronBackendSRAMTimingConfig", "classhaldls_1_1vx_1_1_neuron_backend_s_r_a_m_timing_config.html", "classhaldls_1_1vx_1_1_neuron_backend_s_r_a_m_timing_config" ],
        [ "NeuronReset", "classhaldls_1_1vx_1_1_neuron_reset.html", "classhaldls_1_1vx_1_1_neuron_reset" ],
        [ "NeuronSRAMTimingConfig", "classhaldls_1_1vx_1_1_neuron_s_r_a_m_timing_config.html", "classhaldls_1_1vx_1_1_neuron_s_r_a_m_timing_config" ],
        [ "NullPayloadReadable", "classhaldls_1_1vx_1_1_null_payload_readable.html", "classhaldls_1_1vx_1_1_null_payload_readable" ],
        [ "PADIEvent", "classhaldls_1_1vx_1_1_p_a_d_i_event.html", "classhaldls_1_1vx_1_1_p_a_d_i_event" ],
        [ "PadMultiplexerConfig", "classhaldls_1_1vx_1_1_pad_multiplexer_config.html", "classhaldls_1_1vx_1_1_pad_multiplexer_config" ],
        [ "PerfTest", "classhaldls_1_1vx_1_1_perf_test.html", "classhaldls_1_1vx_1_1_perf_test" ],
        [ "PerfTestStatus", "classhaldls_1_1vx_1_1_perf_test_status.html", "classhaldls_1_1vx_1_1_perf_test_status" ],
        [ "PhyConfigChip", "classhaldls_1_1vx_1_1_phy_config_chip.html", "classhaldls_1_1vx_1_1_phy_config_chip" ],
        [ "PhyConfigFPGA", "classhaldls_1_1vx_1_1_phy_config_f_p_g_a.html", "classhaldls_1_1vx_1_1_phy_config_f_p_g_a" ],
        [ "PhyStatus", "classhaldls_1_1vx_1_1_phy_status.html", "classhaldls_1_1vx_1_1_phy_status" ],
        [ "PLLSelfTest", "classhaldls_1_1vx_1_1_p_l_l_self_test.html", "classhaldls_1_1vx_1_1_p_l_l_self_test" ],
        [ "PLLSelfTestStatus", "classhaldls_1_1vx_1_1_p_l_l_self_test_status.html", "classhaldls_1_1vx_1_1_p_l_l_self_test_status" ],
        [ "PollingOmnibusBlock", "classhaldls_1_1vx_1_1_polling_omnibus_block.html", "classhaldls_1_1vx_1_1_polling_omnibus_block" ],
        [ "PollingOmnibusBlockConfig", "classhaldls_1_1vx_1_1_polling_omnibus_block_config.html", "classhaldls_1_1vx_1_1_polling_omnibus_block_config" ],
        [ "PPUControlRegister", "classhaldls_1_1vx_1_1_p_p_u_control_register.html", "classhaldls_1_1vx_1_1_p_p_u_control_register" ],
        [ "PPUMemory", "classhaldls_1_1vx_1_1_p_p_u_memory.html", "classhaldls_1_1vx_1_1_p_p_u_memory" ],
        [ "PPUMemoryBlock", "classhaldls_1_1vx_1_1_p_p_u_memory_block.html", "classhaldls_1_1vx_1_1_p_p_u_memory_block" ],
        [ "PPUMemoryWord", "classhaldls_1_1vx_1_1_p_p_u_memory_word.html", "classhaldls_1_1vx_1_1_p_p_u_memory_word" ],
        [ "PPUStatusRegister", "classhaldls_1_1vx_1_1_p_p_u_status_register.html", "classhaldls_1_1vx_1_1_p_p_u_status_register" ],
        [ "ReadoutSourceSelection", "classhaldls_1_1vx_1_1_readout_source_selection.html", "classhaldls_1_1vx_1_1_readout_source_selection" ],
        [ "ResetChip", "classhaldls_1_1vx_1_1_reset_chip.html", "classhaldls_1_1vx_1_1_reset_chip" ],
        [ "ResetJTAGTap", "classhaldls_1_1vx_1_1_reset_j_t_a_g_tap.html", "classhaldls_1_1vx_1_1_reset_j_t_a_g_tap" ],
        [ "ShiftRegister", "classhaldls_1_1vx_1_1_shift_register.html", "classhaldls_1_1vx_1_1_shift_register" ],
        [ "SpikeCounterRead", "classhaldls_1_1vx_1_1_spike_counter_read.html", "classhaldls_1_1vx_1_1_spike_counter_read" ],
        [ "SpikeCounterReset", "classhaldls_1_1vx_1_1_spike_counter_reset.html", "classhaldls_1_1vx_1_1_spike_counter_reset" ],
        [ "SpikeFromChip", "classhaldls_1_1vx_1_1_spike_from_chip.html", "classhaldls_1_1vx_1_1_spike_from_chip" ],
        [ "SpikeLabel", "structhaldls_1_1vx_1_1_spike_label.html", "structhaldls_1_1vx_1_1_spike_label" ],
        [ "SpikePack1ToChip", "classhaldls_1_1vx_1_1_spike_pack1_to_chip.html", "classhaldls_1_1vx_1_1_spike_pack1_to_chip" ],
        [ "SpikePack2ToChip", "classhaldls_1_1vx_1_1_spike_pack2_to_chip.html", "classhaldls_1_1vx_1_1_spike_pack2_to_chip" ],
        [ "SpikePack3ToChip", "classhaldls_1_1vx_1_1_spike_pack3_to_chip.html", "classhaldls_1_1vx_1_1_spike_pack3_to_chip" ],
        [ "SynapseBiasSelection", "classhaldls_1_1vx_1_1_synapse_bias_selection.html", "classhaldls_1_1vx_1_1_synapse_bias_selection" ],
        [ "SynapseCorrelationCalibQuad", "classhaldls_1_1vx_1_1_synapse_correlation_calib_quad.html", "classhaldls_1_1vx_1_1_synapse_correlation_calib_quad" ],
        [ "SynapseDriverConfig", "classhaldls_1_1vx_1_1_synapse_driver_config.html", "classhaldls_1_1vx_1_1_synapse_driver_config" ],
        [ "SynapseDriverSRAMTimingConfig", "classhaldls_1_1vx_1_1_synapse_driver_s_r_a_m_timing_config.html", "classhaldls_1_1vx_1_1_synapse_driver_s_r_a_m_timing_config" ],
        [ "SynapseLabelQuad", "classhaldls_1_1vx_1_1_synapse_label_quad.html", "classhaldls_1_1vx_1_1_synapse_label_quad" ],
        [ "SynapseLabelValue", "structhaldls_1_1vx_1_1_synapse_label_value.html", "structhaldls_1_1vx_1_1_synapse_label_value" ],
        [ "SynapseQuad", "classhaldls_1_1vx_1_1_synapse_quad.html", "classhaldls_1_1vx_1_1_synapse_quad" ],
        [ "SynapseWeightQuad", "classhaldls_1_1vx_1_1_synapse_weight_quad.html", "classhaldls_1_1vx_1_1_synapse_weight_quad" ],
        [ "SystimeSync", "classhaldls_1_1vx_1_1_systime_sync.html", "classhaldls_1_1vx_1_1_systime_sync" ],
        [ "SystimeSyncBase", "classhaldls_1_1vx_1_1_systime_sync_base.html", "classhaldls_1_1vx_1_1_systime_sync_base" ],
        [ "TCA9554Config", "classhaldls_1_1vx_1_1_t_c_a9554_config.html", "classhaldls_1_1vx_1_1_t_c_a9554_config" ],
        [ "TCA9554Inputs", "classhaldls_1_1vx_1_1_t_c_a9554_inputs.html", "classhaldls_1_1vx_1_1_t_c_a9554_inputs" ],
        [ "Timer", "classhaldls_1_1vx_1_1_timer.html", "classhaldls_1_1vx_1_1_timer" ],
        [ "VectorGeneratorControl", "classhaldls_1_1vx_1_1_vector_generator_control.html", "classhaldls_1_1vx_1_1_vector_generator_control" ],
        [ "VectorGeneratorFIFOWord", "classhaldls_1_1vx_1_1_vector_generator_f_i_f_o_word.html", "classhaldls_1_1vx_1_1_vector_generator_f_i_f_o_word" ],
        [ "VectorGeneratorLUTEntry", "classhaldls_1_1vx_1_1_vector_generator_l_u_t_entry.html", "classhaldls_1_1vx_1_1_vector_generator_l_u_t_entry" ],
        [ "VectorGeneratorNotificationAddress", "classhaldls_1_1vx_1_1_vector_generator_notification_address.html", "classhaldls_1_1vx_1_1_vector_generator_notification_address" ],
        [ "VectorGeneratorTrigger", "classhaldls_1_1vx_1_1_vector_generator_trigger.html", "classhaldls_1_1vx_1_1_vector_generator_trigger" ]
      ] ]
    ] ],
    [ "ReferenceGeneratorConfig", "class_reference_generator_config.html", "class_reference_generator_config" ]
];