    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/adder.sv
    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/ramOnChip32.v
    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/ramOnChipData.v
    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/Memoria32.sv
    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/Memoria32Data.sv
    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/RegPack.sv
    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/RegFile.sv
    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/alu.sv
    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/ALUController.sv
    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/BranchUnit.sv
    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/Controller.sv
    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/flopr.sv
    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/ForwardingUnit.sv
    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/HazardDetection.sv
    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/imm_Gen.sv
    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/mux2.sv
    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/mux4.sv
    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/datamemory.sv
    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/instructionmemory.sv
    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/Datapath.sv
    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/RISC_V.sv
    /home/isabella/intelFPGA/20.1/modelsim_ase/linuxaloem/tb_top.sv
