// Seed: 182529230
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    output wor id_2,
    output wand id_3,
    output tri1 id_4,
    output supply0 id_5,
    input tri0 id_6,
    output wire id_7,
    input supply1 id_8
);
  assign id_4 = 1;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output wor id_2,
    input wor id_3,
    input uwire id_4,
    output supply1 id_5,
    input tri1 id_6,
    output wor id_7,
    output wor id_8,
    output supply1 id_9,
    output tri0 id_10,
    output wor id_11,
    output tri0 id_12,
    input wire id_13
);
  module_0(
      id_8, id_4, id_12, id_9, id_5, id_9, id_6, id_5, id_4
  );
endmodule
