============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Sun Apr 28 16:38:03 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(88)
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(91)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(112)
HDL-1007 : undeclared symbol 'isp_out_data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(465)
HDL-1007 : undeclared symbol 'isp_out_en', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(467)
HDL-1007 : undeclared symbol 'GPIO_PSEL', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(570)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : port 'CODENSEQ' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'CODEHINTDE' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'SPECHTRANS' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'TDO' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'nTDOEN' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'DBGRESTARTED' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'HALTED' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'TXEV' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'LOCKUP' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'GATEHCLK' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'SLEEPING' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'SLEEPDEEP' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'WAKEUP' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'WICSENSE' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'SLEEPHOLDACKn' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'WICENACK' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_r0_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_r1_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_r2_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_r3_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_r4_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_r5_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_r6_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_r7_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_r8_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_r9_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_r10_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_r11_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_r12_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_r14_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_msp_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_psp_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_pc_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_apsr_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_tbit_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_ipsr_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_control_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'vis_primask_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(174)
HDL-1007 : port 'card_stat' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(723)
HDL-1007 : port 'card_type' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(723)
HDL-1007 : port 'rdone' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(723)
HDL-1007 : port 'outen' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(723)
HDL-1007 : port 'outaddr' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(723)
HDL-1007 : port 'outbyte' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(723)
HDL-1007 : port 'done' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(723)
HDL-1007 : elaborate module CortexM0_SoC in ../../../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: using initial value of 'key_interrupt' since it is never assigned in ../../../rtl/CortexM0_SoC.v(113)
HDL-1007 : elaborate module clk_gen in ../../../rtl/al_ip/clk_gen.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/eg4s20/TD 5.6.2/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",FBCLK_DIV=2,CLKC0_DIV=25,CLKC1_DIV=12,CLKC2_DIV=6,CLKC3_DIV=8,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=11,CLKC2_CPHASE=5,CLKC3_CPHASE=7,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/eg4s20/TD 5.6.2/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../../../rtl/cortexm0ds_logic.v(27)
HDL-1007 : port 'P4_HSEL' remains unconnected for this instance in ../../../rtl/ahb/AHBlite_Interconnect.v(142)
HDL-1007 : elaborate module AHBlite_Interconnect in ../../../rtl/ahb/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../../../rtl/ahb/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../../../rtl/ahb/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../../../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../../../rtl/CortexM0_SoC.v(398)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../../../rtl/CortexM0_SoC.v(399)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../../../rtl/CortexM0_SoC.v(400)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../../../rtl/CortexM0_SoC.v(431)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../../../rtl/CortexM0_SoC.v(432)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../../../rtl/CortexM0_SoC.v(433)
HDL-1007 : elaborate module AHBISP in ../../../rtl/AHBISPSYS/AHBISPSYS.v(1)
HDL-1007 : elaborate module slidingWindow_5X5 in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(3)
HDL-1007 : elaborate module fifo_buf in ../../../rtl/AHBISPSYS/fifo.v(1)
HDL-1007 : extracting RAM for identifier 'array_reg' in ../../../rtl/AHBISPSYS/fifo.v(16)
HDL-7007 CRITICAL-WARNING: invert of if-condition matches sensitivity list edge; this is unconventional in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(266)
HDL-1007 : elaborate module demosaic in ../../../rtl/AHBISPSYS/demosaic.v(1)
HDL-1007 : elaborate module conv_mask4 in ../../../rtl/AHBISPSYS/conv_mask4.v(1)
HDL-1007 : elaborate module conv_mask5 in ../../../rtl/AHBISPSYS/conv_mask5.v(1)
HDL-1007 : elaborate module conv_mask6 in ../../../rtl/AHBISPSYS/conv_mask6.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'out_en' in ../../../rtl/AHBISPSYS/demosaic.v(124)
HDL-1007 : elaborate module gamma in ../../../rtl/AHBISPSYS/gamma.v(1)
HDL-1007 : elaborate module gamma_rom in ../../../rtl/AHBISPSYS/gamma_rom.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 16 for port 'rgb_data_out' in ../../../rtl/CortexM0_SoC.v(465)
HDL-1007 : elaborate module cmsdk_ahb_to_apb(REGISTER_RDATA=0) in ../../../rtl/apb/cmsdk_ahb_to_apb.v(31)
HDL-1007 : elaborate module cmsdk_apb_slave_mux(PORT3_ENABLE=0,PORT4_ENABLE=0,PORT5_ENABLE=0,PORT6_ENABLE=0,PORT7_ENABLE=0,PORT8_ENABLE=0,PORT9_ENABLE=0,PORT10_ENABLE=0,PORT11_ENABLE=0,PORT12_ENABLE=0,PORT13_ENABLE=0,PORT14_ENABLE=0,PORT15_ENABLE=0) in ../../../rtl/apb/cmsdk_apb_slave_mux.v(26)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'PSEL1' in ../../../rtl/CortexM0_SoC.v(565)
HDL-1007 : elaborate module Block_RAM in ../../../rtl/Block_RAM.v(1)
HDL-1007 : extracting RAM for identifier 'mem' in ../../../rtl/Block_RAM.v(12)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../../../rtl/CortexM0_SoC.v(651)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../../../rtl/CortexM0_SoC.v(652)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../../../rtl/CortexM0_SoC.v(660)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../../../rtl/CortexM0_SoC.v(661)
HDL-1007 : elaborate module APB_VGA_CONTROL in ../../../rtl/apb_vga/apb_sdcard.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 10 for port 'PADDR' in ../../../rtl/CortexM0_SoC.v(678)
HDL-1007 : elaborate module vga_ctrl in ../../../rtl/apb_vga/vga_ctrl.v(1)
HDL-1007 : elaborate module APB_SDCARD_CONTROL in ../../../rtl/apb_sdcard/apb_sdcard.v(1)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'PSEL' in ../../../rtl/CortexM0_SoC.v(709)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 10 for port 'PADDR' in ../../../rtl/CortexM0_SoC.v(710)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'sdcard_rd_en' in ../../../rtl/CortexM0_SoC.v(719)
HDL-1007 : elaborate module sd_reader(CLK_DIV=0) in ../../../rtl/apb_sdcard/sd_reader.v(10)
HDL-1007 : elaborate module sdcmd_ctrl in ../../../rtl/apb_sdcard/sdcmd_ctrl.v(10)
HDL-1007 : elaborate module APB_GPIO in ../../../rtl/apb_gpio/apb_sdcard.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 10 for port 'PADDR' in ../../../rtl/CortexM0_SoC.v(750)
HDL-1007 : elaborate module sdram_top in ../../../rtl/sdram/sdram_top.v(1)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../../rtl/sdram/fifo_ctrl.v(138)
HDL-1007 : port 'full_flag' remains unconnected for this instance in ../../../rtl/sdram/fifo_ctrl.v(138)
HDL-1007 : port 'empty_flag' remains unconnected for this instance in ../../../rtl/sdram/fifo_ctrl.v(138)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../../rtl/sdram/fifo_ctrl.v(138)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../../rtl/sdram/fifo_ctrl.v(138)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../../rtl/sdram/fifo_ctrl.v(155)
HDL-1007 : port 'full_flag' remains unconnected for this instance in ../../../rtl/sdram/fifo_ctrl.v(155)
HDL-1007 : port 'empty_flag' remains unconnected for this instance in ../../../rtl/sdram/fifo_ctrl.v(155)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../../rtl/sdram/fifo_ctrl.v(155)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../../rtl/sdram/fifo_ctrl.v(155)
HDL-1007 : elaborate module fifo_ctrl in ../../../rtl/sdram/fifo_ctrl.v(1)
HDL-1007 : port 'doa' remains unconnected for this instance in ../../../rtl/al_ip/fifo_data.v(261)
HDL-1007 : port 'dib' remains unconnected for this instance in ../../../rtl/al_ip/fifo_data.v(261)
HDL-1007 : elaborate module fifo_data in ../../../rtl/al_ip/fifo_data.v(26)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_fifo_data(ADDR_WIDTH=10) in ../../../rtl/al_ip/fifo_data.v(290)
HDL-1007 : elaborate module ram_infer_fifo_data(ADDRWIDTH_A=10,DATAWIDTH_B=32,REGMODE_B="OUTREG",ADDRWIDTH_B=10) in ../../../rtl/al_ip/fifo_data.v(378)
HDL-1007 : extracting RAM for identifier 'memory' in ../../../rtl/al_ip/fifo_data.v(443)
HDL-5007 WARNING: input port 'dib[31]' is not connected on this instance in ../../../rtl/al_ip/fifo_data.v(266)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 10 for port 'rdusedw' in ../../../rtl/sdram/fifo_ctrl.v(148)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 10 for port 'wrusedw' in ../../../rtl/sdram/fifo_ctrl.v(166)
HDL-1007 : elaborate module sdram_ctrl in ../../../rtl/sdram/ctrl/sdram_ctrl.v(1)
HDL-1007 : elaborate module sdram_init in ../../../rtl/sdram/ctrl/sdram_init.v(1)
HDL-1007 : elaborate module sdram_arbit in ../../../rtl/sdram/ctrl/sdram_arbit.v(1)
HDL-1007 : elaborate module sdram_a_ref in ../../../rtl/sdram/ctrl/sdram_a_ref.v(1)
HDL-1007 : elaborate module sdram_write in ../../../rtl/sdram/ctrl/sdram_write.v(1)
HDL-1007 : elaborate module sdram_read in ../../../rtl/sdram/ctrl/sdram_read.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'wr_fifo_wr_data' in ../../../rtl/CortexM0_SoC.v(773)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 21 for port 'sdram_wr_e_addr' in ../../../rtl/CortexM0_SoC.v(775)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'rd_fifo_rd_data' in ../../../rtl/CortexM0_SoC.v(781)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 21 for port 'sdram_rd_e_addr' in ../../../rtl/CortexM0_SoC.v(783)
HDL-1007 : elaborate module SDRAM in ../../../rtl/al_ip/SDRAM.v(14)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in D:/eg4s20/TD 5.6.2/arch/eagle_macro.v(721)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'dm0' in ../../../rtl/CortexM0_SoC.v(814)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'dm1' in ../../../rtl/CortexM0_SoC.v(815)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'dm2' in ../../../rtl/CortexM0_SoC.v(816)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'dm3' in ../../../rtl/CortexM0_SoC.v(817)
HDL-5007 WARNING: net 'sd_init_end' does not have a driver in ../../../rtl/CortexM0_SoC.v(66)
HDL-5007 WARNING: net 'HRESP_P2' does not have a driver in ../../../rtl/CortexM0_SoC.v(281)
HDL-5007 WARNING: net 'sys_rst_n' does not have a driver in ../../../rtl/CortexM0_SoC.v(88)
HDL-5007 WARNING: input port 'ECOREVNUM[3]' is not connected on this instance in ../../../rtl/CortexM0_SoC.v(673)
HDL-5007 WARNING: input port 'ECOREVNUM[3]' is not connected on this instance in ../../../rtl/CortexM0_SoC.v(705)
HDL-5007 WARNING: input port 'ECOREVNUM[3]' is not connected on this instance in ../../../rtl/CortexM0_SoC.v(745)
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 3 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  1.312393s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (56.0%)

RUN-1004 : used memory is 210 MB, reserved memory is 184 MB, peak memory is 387 MB
RUN-1002 : start command "export_db m0soc_elaborate.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "read_adc ../../../rtl/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk      location = K14 ;"
RUN-1002 : start command "set_pin_assignment RSTn   location = G11  ;"
RUN-1002 : start command "set_pin_assignment clk_148m_vga  location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment rgb_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment rgb_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment rgb_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment rgb_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment rgb_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment rgb_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment rgb_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment rgb_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment rgb_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment rgb_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment rgb_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment rgb_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment rgb_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment rgb_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment rgb_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment rgb_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment rgb_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment rgb_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment rgb_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment rgb_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment rgb_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment rgb_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment rgb_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment rgb_b[7]   location = C1  ;"
RUN-1002 : start command "set_pin_assignment  sdclk    LOCATION = M9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  sdcmd   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  sddat0    LOCATION = P1; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  sddat1    LOCATION = N1; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  sddat2    LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  sddat3    LOCATION = R1; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment sd_en   location = T4  ;"
RUN-1002 : start command "set_pin_assignment LED[0]  location = M3  ;"
RUN-1002 : start command "set_pin_assignment LED[1]  location = M4  ;"
RUN-1002 : start command "set_pin_assignment LED[2]  location = N3  ;"
RUN-1002 : start command "set_pin_assignment LED[3]  location = N4  ;"
RUN-1002 : start command "set_pin_assignment LED[4]  location = M5  ;"
RUN-1002 : start command "set_pin_assignment LED[5]  location = P4  ;"
RUN-1002 : start command "set_pin_assignment LED[6]  location = N5  ;"
RUN-1002 : start command "set_pin_assignment LED[7]  location = P5  ;"
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO vref setups legality check.
USR-6010 WARNING: ADC constraints: top model pin SWCLK has no constraint.
USR-6010 WARNING: ADC constraints: top model pin SWDIO has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBISP"
SYN-1012 : SanityCheck: Model "slidingWindow_5X5"
SYN-1012 : SanityCheck: Model "fifo_buf"
SYN-1012 : SanityCheck: Model "demosaic"
SYN-1012 : SanityCheck: Model "conv_mask5"
SYN-1012 : SanityCheck: Model "conv_mask4"
SYN-1012 : SanityCheck: Model "conv_mask6"
SYN-1012 : SanityCheck: Model "gamma"
SYN-1012 : SanityCheck: Model "gamma_rom"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "APB_GPIO"
SYN-1012 : SanityCheck: Model "APB_SDCARD_CONTROL"
SYN-1012 : SanityCheck: Model "APB_VGA_CONTROL"
SYN-1012 : SanityCheck: Model "SDRAM"
SYN-1012 : SanityCheck: Model "cmsdk_ahb_to_apb(REGISTER_RDATA=0)"
SYN-1012 : SanityCheck: Model "clk_gen"
SYN-1012 : SanityCheck: Model "cmsdk_apb_slave_mux(PORT3_ENABLE=0,PORT4_ENABLE=0,PORT5_ENABLE=0,PORT6_ENABLE=0,PORT7_ENABLE=0,PORT8_ENABLE=0,PORT9_ENABLE=0,PORT10_ENABLE=0,PORT11_ENABLE=0,PORT12_ENABLE=0,PORT13_ENABLE=0,PORT14_ENABLE=0,PORT15_ENABLE=0)"
SYN-1012 : SanityCheck: Model "sd_reader(CLK_DIV=0)"
SYN-1012 : SanityCheck: Model "sdcmd_ctrl"
SYN-1012 : SanityCheck: Model "sdram_top"
SYN-1012 : SanityCheck: Model "fifo_ctrl"
SYN-1012 : SanityCheck: Model "fifo_data"
SYN-1012 : SanityCheck: Model "ram_infer_fifo_data(ADDRWIDTH_A=10,DATAWIDTH_B=32,REGMODE_B="OUTREG",ADDRWIDTH_B=10)"
SYN-1012 : SanityCheck: Model "fifo_cross_domain_addr_process_al_fifo_data(ADDR_WIDTH=10)"
SYN-1012 : SanityCheck: Model "sdram_ctrl"
SYN-1012 : SanityCheck: Model "sdram_a_ref"
SYN-1012 : SanityCheck: Model "sdram_arbit"
SYN-1012 : SanityCheck: Model "sdram_init"
SYN-1012 : SanityCheck: Model "sdram_read"
SYN-1012 : SanityCheck: Model "sdram_write"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1012 : SanityCheck: Model "vga_ctrl"
SYN-1043 : Mark sdram_arbit as IO macro for instance sdram_dq_i
SYN-1043 : Mark sdram_ctrl as IO macro for instance sdram_arbit_inst
SYN-1043 : Mark sdram_top as IO macro for instance sdram_ctrl_inst
SYN-1043 : Mark sdcmd_ctrl as IO macro for instance sdcmd_i
SYN-1043 : Mark sd_reader(CLK_DIV=0) as IO macro for instance u_sdcmd_ctrl
SYN-1043 : Mark clk_gen as IO macro for instance bufg_feedback
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 33730/3510 useful/useless nets, 27316/977 useful/useless insts
SYN-1016 : Merged 3772 instances.
SYN-1025 : Merged 6 RAM ports.
SYN-1027 : Infer Logic DRAM(ISP/u_5X5Window/u_fifo_1/ramread0_syn_6) read 2048x8, write 2048x8
SYN-1027 : Infer Logic DRAM(ISP/u_5X5Window/u_fifo_2/ramread0_syn_6) read 2048x8, write 2048x8
SYN-1027 : Infer Logic DRAM(ISP/u_5X5Window/u_fifo_3/ramread0_syn_6) read 2048x8, write 2048x8
SYN-1026 : Infer Logic BRAM(ISP/u_5X5Window/u_fifo_4/ramread0_syn_6)
	 port mode: single dual port
	 port a size: 2048 x 8	 write mode: NORMAL
	 port b size: 2048 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_6)
	 port mode: single dual port
	 port a size: 1024 x 32	 write mode: NORMAL
	 port b size: 1024 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_6)
	 port mode: single dual port
	 port a size: 1024 x 32	 write mode: NORMAL
	 port b size: 1024 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_CODE/ramread0_syn_15)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_CODE/ramread0_syn_20)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_CODE/ramread0_syn_25)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_CODE/ramread0_syn_30)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_DATA/ramread0_syn_15)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_DATA/ramread0_syn_20)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_DATA/ramread0_syn_25)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_DATA/ramread0_syn_30)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 3 Logic DRAMs, 11 Logic BRAMs.
SYN-1032 : 28301/2904 useful/useless nets, 22914/1460 useful/useless insts
SYN-1016 : Merged 580 instances.
SYN-1001 : Optimize 1 decoder instances
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/sel0_syn_112" in ../../../rtl/AHBISPSYS/AHBISPSYS.v(150) / pin "i1"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/sel0_syn_144" in ../../../rtl/AHBISPSYS/AHBISPSYS.v(150) / pin "i1"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/u_demosaic/reg1_syn_13" in ../../../rtl/AHBISPSYS/demosaic.v(143) / pin "d"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "sd_reader/mux18_syn_7" in ../../../rtl/apb_sdcard/sd_reader.v(165) / pin "i1"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "sd_reader/mux27_syn_7" in ../../../rtl/apb_sdcard/sd_reader.v(159) / pin "i0"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "sd_reader/mux30_syn_3" in ../../../rtl/apb_sdcard/sd_reader.v(159) / pin "i1"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "sd_reader/mux30_syn_4" in ../../../rtl/apb_sdcard/sd_reader.v(159) / pin "i1"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "sd_reader/mux50_syn_3" in ../../../rtl/apb_sdcard/sd_reader.v(160) / pin "i0"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "sd_reader/mux50_syn_4" in ../../../rtl/apb_sdcard/sd_reader.v(160) / pin "i0"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "sd_reader/mux65_syn_1" in ../../../rtl/apb_sdcard/sd_reader.v(252) / pin "i0"
SYN-5011 Similar messages will be suppressed.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "sys_rst_n" in ../../../rtl/CortexM0_SoC.v(88)
SYN-5014 WARNING: the net's pin: pin "I" in ../../../rtl/CortexM0_SoC.v(88)
SYN-5014 WARNING: the net's pin: pin "I[0]" in ../../../rtl/CortexM0_SoC.v(693)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "ISP/dout_en" in ../../../rtl/AHBISPSYS/AHBISPSYS.v(23)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../../../rtl/al_ip/fifo_data.v(122)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRESP_P2" in ../../../rtl/ahb/AHBlite_Interconnect.v(63)
SYN-5014 WARNING: the net's pin: pin "i0" in ../../../rtl/ahb/AHBlite_SlaveMUX.v(64)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1032 : 27437/266 useful/useless nets, 26474/401 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 18 inv instances.
SYN-1032 : 27390/47 useful/useless nets, 26435/21 useful/useless insts
SYN-1017 : Remove 31 const input seq instances
SYN-1002 :     ISP/reg10_syn_11
SYN-1002 :     ISP/reg10_syn_14
SYN-1002 :     ISP/u_gamma/u_blue_gamma_rom/reg0_syn_2
SYN-1002 :     sdram_top_inst/sdram_ctrl_inst/sdram_a_ref_inst/reg0_syn_10
SYN-1002 :     sdram_top_inst/sdram_ctrl_inst/sdram_a_ref_inst/reg2_syn_5
SYN-1002 :     vga_ctrl_inst/reg0_syn_2
SYN-1002 :     vga_ctrl_inst/reg0_syn_3
SYN-1002 :     vga_ctrl_inst/reg0_syn_4
SYN-1002 :     vga_ctrl_inst/reg0_syn_5
SYN-1002 :     vga_ctrl_inst/reg0_syn_6
SYN-1002 :     vga_ctrl_inst/reg0_syn_7
SYN-1002 :     vga_ctrl_inst/reg0_syn_8
SYN-1002 :     vga_ctrl_inst/reg0_syn_9
SYN-1002 :     vga_ctrl_inst/reg0_syn_10
SYN-1002 :     vga_ctrl_inst/reg0_syn_11
SYN-1002 :     vga_ctrl_inst/reg0_syn_12
SYN-1002 :     vga_ctrl_inst/reg0_syn_13
SYN-1002 :     vga_ctrl_inst/reg0_syn_14
SYN-1002 :     vga_ctrl_inst/reg1_syn_2
SYN-1002 :     vga_ctrl_inst/reg1_syn_3
SYN-1002 :     vga_ctrl_inst/reg1_syn_4
SYN-1002 :     vga_ctrl_inst/reg1_syn_5
SYN-1002 :     vga_ctrl_inst/reg1_syn_6
SYN-1002 :     vga_ctrl_inst/reg1_syn_7
SYN-1002 :     vga_ctrl_inst/reg1_syn_8
SYN-1002 :     vga_ctrl_inst/reg1_syn_9
SYN-1002 :     vga_ctrl_inst/reg1_syn_10
SYN-1002 :     vga_ctrl_inst/reg1_syn_11
SYN-1002 :     vga_ctrl_inst/reg1_syn_12
SYN-1002 :     vga_ctrl_inst/reg1_syn_13
SYN-1002 :     vga_ctrl_inst/reg1_syn_14
SYN-1019 : Optimized 38 mux instances.
SYN-1021 : Optimized 42 onehot mux instances.
SYN-1020 : Optimized 510 distributor mux.
SYN-1001 : Optimize 10 less-than instances
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 1473 instances.
SYN-1015 : Optimize round 1, 6811 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 4 inv instances.
SYN-1032 : 25136/48 useful/useless nets, 24226/920 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     U_APB_GPIO/addr_reg_reg
SYN-1002 :     U_APB_SDCARD_CONTROL/addr_reg_reg
SYN-1002 :     sd_reader/reg3_syn_10
SYN-1002 :     sd_reader/reg7_syn_12
SYN-1002 :     sdram_top_inst/fifo_ctrl_inst/reg0_syn_2
SYN-1002 :     sdram_top_inst/fifo_ctrl_inst/reg1_syn_2
SYN-1019 : Optimized 27 mux instances.
SYN-1016 : Merged 17 instances.
SYN-1015 : Optimize round 2, 1029 better
SYN-1032 : 25052/24 useful/useless nets, 24172/8 useful/useless insts
SYN-3004 : Optimized 32 const0 DFF(s)
SYN-3008 : Optimized 1 const1 DFF(s)
SYN-3008 : Optimized 1 const1 DFF(s)
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-3004 : Optimized 16 const0 DFF(s)
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3008 : Optimized 1 const1 DFF(s)
SYN-3003 : Optimized 3 equivalent DFF(s)
SYN-3003 : Optimized 3 equivalent DFF(s)
SYN-3004 : Optimized 52 const0 DFF(s)
SYN-1032 : 24788/264 useful/useless nets, 23909/150 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 24683/15 useful/useless nets, 23804/14 useful/useless insts
SYN-1019 : Optimized 22 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 24 instances.
SYN-1015 : Optimize round 1, 205 better
SYN-1014 : Optimize round 2
SYN-1032 : 24605/15 useful/useless nets, 23726/1 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1020 : Optimized 20 distributor mux.
SYN-1016 : Merged 38 instances.
SYN-1015 : Optimize round 2, 80 better
SYN-1014 : Optimize round 3
SYN-1044 : Optimized 4 inv instances.
SYN-1032 : 24518/47 useful/useless nets, 23639/68 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_logic/A3ipw6_reg_syn_2
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 3, 133 better
SYN-1014 : Optimize round 4
SYN-1032 : 24511/0 useful/useless nets, 23632/1 useful/useless insts
SYN-1015 : Optimize round 4, 4 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  8.753720s wall, 3.906250s user + 0.328125s system = 4.234375s CPU (48.4%)

RUN-1004 : used memory is 239 MB, reserved memory is 210 MB, peak memory is 387 MB
RUN-1002 : start command "report_area -file m0soc_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Gate Statistics
#Basic gates            21983
  #and                   9811
  #nand                     0
  #or                    2067
  #nor                      0
  #xor                    128
  #xnor                     0
  #buf                      0
  #not                   6546
  #bufif1                  34
  #MX21                   868
  #FADD                     0
  #DFF                   2529
  #LATCH                    0
#MACRO_ADD                 99
#MACRO_EQ                 103
#MACRO_MULT                 1
#MACRO_MUX               1053
#MACRO_OTHERS              15

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance                    |Module                                      |gates  |seq    |macros |
+-------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                |19454  |2529   |218    |
|  ISP                       |AHBISP                                      |310    |537    |72     |
|    u_5X5Window             |slidingWindow_5X5                           |46     |266    |38     |
|      u_fifo_1              |fifo_buf                                    |7      |24     |5      |
|      u_fifo_2              |fifo_buf                                    |7      |24     |5      |
|      u_fifo_3              |fifo_buf                                    |7      |24     |5      |
|      u_fifo_4              |fifo_buf                                    |7      |24     |5      |
|    u_demosaic              |demosaic                                    |226    |194    |28     |
|      u1_conv_mask5         |conv_mask5                                  |86     |69     |11     |
|      u2_conv_mask5         |conv_mask5                                  |42     |52     |6      |
|      u_conv_mask6          |conv_mask6                                  |98     |59     |11     |
|    u_gamma                 |gamma                                       |0      |5      |0      |
|      u_blue_gamma_rom      |gamma_rom                                   |0      |5      |0      |
|  Interconncet              |AHBlite_Interconnect                        |211    |4      |4      |
|    Decoder                 |AHBlite_Decoder                             |0      |0      |4      |
|    SlaveMUX                |AHBlite_SlaveMUX                            |211    |4      |0      |
|  RAMCODE_Interface         |AHBlite_Block_RAM                           |19     |17     |0      |
|  RAMDATA_Interface         |AHBlite_Block_RAM                           |5      |17     |0      |
|  RAM_CODE                  |Block_RAM                                   |0      |0      |4      |
|  RAM_DATA                  |Block_RAM                                   |0      |0      |4      |
|  U_sdram                   |SDRAM                                       |0      |0      |0      |
|  ahb_to_apb                |cmsdk_ahb_to_apb                            |3      |2      |2      |
|  clk_gen_inst              |clk_gen                                     |0      |0      |1      |
|  cmsdk_apb_slave_mux       |cmsdk_apb_slave_mux                         |1      |0      |0      |
|  sd_reader                 |sd_reader                                   |288    |259    |42     |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                  |111    |136    |24     |
|  sdram_top_inst            |sdram_top                                   |228    |395    |75     |
|    fifo_ctrl_inst          |fifo_ctrl                                   |68     |245    |18     |
|      rd_fifo_data          |fifo_data                                   |40     |121    |8      |
|        ram_inst            |ram_infer_fifo_data                         |0      |16     |1      |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |18     |40     |0      |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |18     |40     |0      |
|      wr_fifo_data          |fifo_data                                   |21     |94     |5      |
|        ram_inst            |ram_infer_fifo_data                         |0      |32     |1      |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |9      |20     |0      |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |9      |30     |0      |
|    sdram_ctrl_inst         |sdram_ctrl                                  |160    |150    |57     |
|      sdram_a_ref_inst      |sdram_a_ref                                 |14     |22     |14     |
|      sdram_arbit_inst      |sdram_arbit                                 |100    |8      |1      |
|      sdram_init_inst       |sdram_init                                  |7      |29     |15     |
|      sdram_read_inst       |sdram_read                                  |20     |62     |15     |
|      sdram_write_inst      |sdram_write                                 |19     |29     |12     |
|  u_logic                   |cortexm0ds_logic                            |18385  |1296   |14     |
+-------------------------------------------------------------------------------------------------+

RUN-1002 : start command "export_db m0soc_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75724568395776"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4483945857024"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4466765987840"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75724568395776"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "optimize_gate -maparea m0soc_gate.area"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2002 : EG_PHY_SDRAM_2M_32 instance U_sdram/sdram.
SYN-2001 : Map 101 IOs to PADs
SYN-1032 : 24523/34 useful/useless nets, 23660/72 useful/useless insts
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2595 : bram inst: ISP/u_5X5Window/u_fifo_4/ramread0_syn_6 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ramread0_syn_15 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ramread0_syn_20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ramread0_syn_25 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ramread0_syn_30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ramread0_syn_15 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ramread0_syn_20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ramread0_syn_25 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ramread0_syn_30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_6 is set to PDPW/SP from DP for resource saving
SYN-2593 : bram inst: sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_8 will be optimized to a new one with A-width 16 due to unused data out
SYN-2512 : LOGIC BRAM "ISP/u_5X5Window/u_fifo_4/ramread0_syn_8"
SYN-2512 : LOGIC BRAM "RAM_CODE/ramread0_syn_32"
SYN-2512 : LOGIC BRAM "RAM_CODE/ramread0_syn_34"
SYN-2512 : LOGIC BRAM "RAM_CODE/ramread0_syn_36"
SYN-2512 : LOGIC BRAM "RAM_CODE/ramread0_syn_38"
SYN-2512 : LOGIC BRAM "RAM_DATA/ramread0_syn_32"
SYN-2512 : LOGIC BRAM "RAM_DATA/ramread0_syn_34"
SYN-2512 : LOGIC BRAM "RAM_DATA/ramread0_syn_36"
SYN-2512 : LOGIC BRAM "RAM_DATA/ramread0_syn_38"
SYN-2512 : LOGIC BRAM "sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_10"
SYN-2512 : LOGIC BRAM "sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_6"
SYN-2531 : Dram(ISP/u_5X5Window/u_fifo_1/ramread0_syn_6) write 2048x8, read 2048x8
SYN-2531 : Dram(ISP/u_5X5Window/u_fifo_2/ramread0_syn_6) write 2048x8, read 2048x8
SYN-2531 : Dram(ISP/u_5X5Window/u_fifo_3/ramread0_syn_6) write 2048x8, read 2048x8
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 28814/100 useful/useless nets, 25602/17 useful/useless insts
SYN-1016 : Merged 394 instances.
SYN-2571 : Optimize after map_dsp, round 1, 511 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 114 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 151 instances.
SYN-2501 : Optimize round 1, 676 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 98 macro adder
SYN-3001 : Mapper mapped 31 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 17 ROM instances
SYN-1019 : Optimized 202 mux instances.
SYN-1016 : Merged 280 instances.
SYN-1032 : 34057/167 useful/useless nets, 30940/61 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 105981, tnet num: 34057, tinst num: 30939, tnode num: 112882, tedge num: 134930.
TMR-2508 : Levelizing timing graph completed, there are 273 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 34057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 8627 (3.67), #lev = 34 (7.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 8627 (3.67), #lev = 34 (7.53)
SYN-3001 : Logic optimization runtime opt =   1.44 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 26019 instances into 8636 LUTs, name keeping = 48%.
SYN-3001 : Mapper removed 5 lut buffers
RUN-1002 : start command "report_area -file m0soc_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

LUT Statistics
#Total_luts              9808
  #lut4                  7575
  #lut5                  1073
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b            1160

Utilization Statistics
#lut                     9808   out of  19600   50.04%
#reg                     2482   out of  19600   12.66%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                       7   out of     64   10.94%
  #bram9k                   7
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#dram                     768
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                     2
  #treg                     1
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                      |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                |8648    |1160    |2490    |15      |3       |
|  ISP                       |AHBISP                                      |3113    |517     |537     |2       |0       |
|    u_5X5Window             |slidingWindow_5X5                           |2941    |224     |266     |2       |0       |
|      u_fifo_1              |fifo_buf                                    |240     |24      |24      |0       |0       |
|      u_fifo_2              |fifo_buf                                    |241     |24      |24      |0       |0       |
|      u_fifo_3              |fifo_buf                                    |241     |24      |24      |0       |0       |
|      u_fifo_4              |fifo_buf                                    |42      |24      |24      |2       |0       |
|    u_demosaic              |demosaic                                    |143     |269     |194     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                  |46      |89      |69      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                  |25      |60      |52      |0       |0       |
|      u_conv_mask6          |conv_mask6                                  |62      |99      |59      |0       |0       |
|    u_gamma                 |gamma                                       |1       |0       |5       |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                   |1       |0       |5       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                        |1       |0       |4       |0       |0       |
|    Decoder                 |AHBlite_Decoder                             |1       |0       |0       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                            |0       |0       |4       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                           |7       |0       |17      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                           |22      |0       |17      |0       |0       |
|  RAM_CODE                  |Block_RAM                                   |4       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                   |4       |0       |0       |4       |0       |
|  U_sdram                   |SDRAM                                       |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                            |5       |0       |2       |0       |0       |
|  clk_gen_inst              |clk_gen                                     |0       |0       |0       |0       |0       |
|  sd_reader                 |sd_reader                                   |344     |238     |254     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                  |155     |81      |135     |0       |0       |
|  sdram_top_inst            |sdram_top                                   |359     |232     |354     |5       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                   |112     |135     |236     |5       |0       |
|      rd_fifo_data          |fifo_data                                   |41      |55      |121     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                         |0       |0       |16      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |18      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |18      |0       |40      |0       |0       |
|      wr_fifo_data          |fifo_data                                   |22      |22      |85      |3       |0       |
|        ram_inst            |ram_infer_fifo_data                         |0       |0       |23      |3       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |9       |0       |20      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |9       |0       |30      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                  |247     |97      |118     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                 |31      |23      |22      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                 |75      |0       |8       |0       |0       |
|      sdram_init_inst       |sdram_init                                  |34      |16      |29      |0       |0       |
|      sdram_read_inst       |sdram_read                                  |66      |35      |30      |0       |0       |
|      sdram_write_inst      |sdram_write                                 |41      |23      |29      |0       |0       |
|  u_logic                   |cortexm0ds_logic                            |4788    |173     |1295    |0       |3       |
+----------------------------------------------------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2482 DFF/LATCH to SEQ ...
SYN-4009 : Pack 38 carry chain into lslice
SYN-4007 : Packing 575 adder to BLE ...
SYN-4008 : Packed 575 adder and 68 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 768 DRAM and 0 SEQ.
RUN-1003 : finish command "optimize_gate -maparea m0soc_gate.area" in  12.372449s wall, 8.734375s user + 0.265625s system = 9.000000s CPU (72.7%)

RUN-1004 : used memory is 313 MB, reserved memory is 316 MB, peak memory is 436 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "export_db m0soc_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_gate.db" in  1.237954s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (102.2%)

RUN-1004 : used memory is 319 MB, reserved memory is 295 MB, peak memory is 436 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/syn_1/td_20240428_163803.log"
