{"vcs1":{"timestamp_begin":1747552446.649480516, "rt":9.42, "ut":9.51, "st":0.61}}
{"vcselab":{"timestamp_begin":1747552456.157461740, "rt":0.42, "ut":0.26, "st":0.14}}
{"link":{"timestamp_begin":1747552456.632974359, "rt":0.44, "ut":0.19, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747552446.005366220}
{"VCS_COMP_START_TIME": 1747552446.005366220}
{"VCS_COMP_END_TIME": 1747552457.220809574}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 490152}}
{"vcselab": {"peak_mem": 183884}}
