// Seed: 1155408790
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  string id_4;
  id_6(
      .id_0(id_4), .id_1(1), .id_2(1), .id_3(1)
  );
  assign id_4 = "";
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input wor id_2,
    output wor id_3,
    output wire id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wor id_8,
    input uwire id_9,
    input wor id_10
    , id_17,
    output wire id_11,
    output uwire id_12,
    output tri id_13,
    input wire id_14,
    input uwire id_15
);
  generate
    assign id_17 = 1;
  endgenerate
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17
  );
endmodule
