
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000108c4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  08010a58  08010a58  00020a58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010c30  08010c30  00030110  2**0
                  CONTENTS
  4 .ARM          00000008  08010c30  08010c30  00020c30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010c38  08010c38  00030110  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010c38  08010c38  00020c38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010c3c  08010c3c  00020c3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000110  20000000  08010c40  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030110  2**0
                  CONTENTS
 10 .bss          00003088  20000110  20000110  00030110  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20003198  20003198  00030110  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030110  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00030140  2**0
                  CONTENTS, READONLY
 14 .debug_info   000254bf  00000000  00000000  00030183  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00005aef  00000000  00000000  00055642  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001c18  00000000  00000000  0005b138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000015a4  00000000  00000000  0005cd50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00022cb2  00000000  00000000  0005e2f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00026eff  00000000  00000000  00080fa6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c4609  00000000  00000000  000a7ea5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00007b30  00000000  00000000  0016c4b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  00173fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000110 	.word	0x20000110
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010a3c 	.word	0x08010a3c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000114 	.word	0x20000114
 80001cc:	08010a3c 	.word	0x08010a3c

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_d2iz>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a84:	d215      	bcs.n	8000ab2 <__aeabi_d2iz+0x36>
 8000a86:	d511      	bpl.n	8000aac <__aeabi_d2iz+0x30>
 8000a88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a90:	d912      	bls.n	8000ab8 <__aeabi_d2iz+0x3c>
 8000a92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aa2:	fa23 f002 	lsr.w	r0, r3, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	4240      	negne	r0, r0
 8000aaa:	4770      	bx	lr
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ab6:	d105      	bne.n	8000ac4 <__aeabi_d2iz+0x48>
 8000ab8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	bf08      	it	eq
 8000abe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_d2f>:
 8000acc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad4:	bf24      	itt	cs
 8000ad6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ada:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ade:	d90d      	bls.n	8000afc <__aeabi_d2f+0x30>
 8000ae0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aec:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000af0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af4:	bf08      	it	eq
 8000af6:	f020 0001 	biceq.w	r0, r0, #1
 8000afa:	4770      	bx	lr
 8000afc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b00:	d121      	bne.n	8000b46 <__aeabi_d2f+0x7a>
 8000b02:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b06:	bfbc      	itt	lt
 8000b08:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	4770      	bxlt	lr
 8000b0e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b12:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b16:	f1c2 0218 	rsb	r2, r2, #24
 8000b1a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b22:	fa20 f002 	lsr.w	r0, r0, r2
 8000b26:	bf18      	it	ne
 8000b28:	f040 0001 	orrne.w	r0, r0, #1
 8000b2c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b30:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b34:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b38:	ea40 000c 	orr.w	r0, r0, ip
 8000b3c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b44:	e7cc      	b.n	8000ae0 <__aeabi_d2f+0x14>
 8000b46:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b4a:	d107      	bne.n	8000b5c <__aeabi_d2f+0x90>
 8000b4c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b50:	bf1e      	ittt	ne
 8000b52:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b56:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b5a:	4770      	bxne	lr
 8000b5c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b60:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b64:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_ldivmod>:
 8000b6c:	b97b      	cbnz	r3, 8000b8e <__aeabi_ldivmod+0x22>
 8000b6e:	b972      	cbnz	r2, 8000b8e <__aeabi_ldivmod+0x22>
 8000b70:	2900      	cmp	r1, #0
 8000b72:	bfbe      	ittt	lt
 8000b74:	2000      	movlt	r0, #0
 8000b76:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000b7a:	e006      	blt.n	8000b8a <__aeabi_ldivmod+0x1e>
 8000b7c:	bf08      	it	eq
 8000b7e:	2800      	cmpeq	r0, #0
 8000b80:	bf1c      	itt	ne
 8000b82:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000b86:	f04f 30ff 	movne.w	r0, #4294967295
 8000b8a:	f000 b9f1 	b.w	8000f70 <__aeabi_idiv0>
 8000b8e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b92:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b96:	2900      	cmp	r1, #0
 8000b98:	db09      	blt.n	8000bae <__aeabi_ldivmod+0x42>
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	db1a      	blt.n	8000bd4 <__aeabi_ldivmod+0x68>
 8000b9e:	f000 f883 	bl	8000ca8 <__udivmoddi4>
 8000ba2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000baa:	b004      	add	sp, #16
 8000bac:	4770      	bx	lr
 8000bae:	4240      	negs	r0, r0
 8000bb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	db1b      	blt.n	8000bf0 <__aeabi_ldivmod+0x84>
 8000bb8:	f000 f876 	bl	8000ca8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4240      	negs	r0, r0
 8000bc8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bcc:	4252      	negs	r2, r2
 8000bce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bd2:	4770      	bx	lr
 8000bd4:	4252      	negs	r2, r2
 8000bd6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bda:	f000 f865 	bl	8000ca8 <__udivmoddi4>
 8000bde:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be6:	b004      	add	sp, #16
 8000be8:	4240      	negs	r0, r0
 8000bea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bee:	4770      	bx	lr
 8000bf0:	4252      	negs	r2, r2
 8000bf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bf6:	f000 f857 	bl	8000ca8 <__udivmoddi4>
 8000bfa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c02:	b004      	add	sp, #16
 8000c04:	4252      	negs	r2, r2
 8000c06:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c0a:	4770      	bx	lr

08000c0c <__aeabi_uldivmod>:
 8000c0c:	b953      	cbnz	r3, 8000c24 <__aeabi_uldivmod+0x18>
 8000c0e:	b94a      	cbnz	r2, 8000c24 <__aeabi_uldivmod+0x18>
 8000c10:	2900      	cmp	r1, #0
 8000c12:	bf08      	it	eq
 8000c14:	2800      	cmpeq	r0, #0
 8000c16:	bf1c      	itt	ne
 8000c18:	f04f 31ff 	movne.w	r1, #4294967295
 8000c1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c20:	f000 b9a6 	b.w	8000f70 <__aeabi_idiv0>
 8000c24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c2c:	f000 f83c 	bl	8000ca8 <__udivmoddi4>
 8000c30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c38:	b004      	add	sp, #16
 8000c3a:	4770      	bx	lr

08000c3c <__aeabi_d2lz>:
 8000c3c:	b538      	push	{r3, r4, r5, lr}
 8000c3e:	2200      	movs	r2, #0
 8000c40:	2300      	movs	r3, #0
 8000c42:	4604      	mov	r4, r0
 8000c44:	460d      	mov	r5, r1
 8000c46:	f7ff fef1 	bl	8000a2c <__aeabi_dcmplt>
 8000c4a:	b928      	cbnz	r0, 8000c58 <__aeabi_d2lz+0x1c>
 8000c4c:	4620      	mov	r0, r4
 8000c4e:	4629      	mov	r1, r5
 8000c50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c54:	f000 b80a 	b.w	8000c6c <__aeabi_d2ulz>
 8000c58:	4620      	mov	r0, r4
 8000c5a:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c5e:	f000 f805 	bl	8000c6c <__aeabi_d2ulz>
 8000c62:	4240      	negs	r0, r0
 8000c64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c68:	bd38      	pop	{r3, r4, r5, pc}
 8000c6a:	bf00      	nop

08000c6c <__aeabi_d2ulz>:
 8000c6c:	b5d0      	push	{r4, r6, r7, lr}
 8000c6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ca0 <__aeabi_d2ulz+0x34>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	4606      	mov	r6, r0
 8000c74:	460f      	mov	r7, r1
 8000c76:	f7ff fc67 	bl	8000548 <__aeabi_dmul>
 8000c7a:	f000 f97b 	bl	8000f74 <__aeabi_d2uiz>
 8000c7e:	4604      	mov	r4, r0
 8000c80:	f7ff fbe8 	bl	8000454 <__aeabi_ui2d>
 8000c84:	4b07      	ldr	r3, [pc, #28]	; (8000ca4 <__aeabi_d2ulz+0x38>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	f7ff fc5e 	bl	8000548 <__aeabi_dmul>
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	460b      	mov	r3, r1
 8000c90:	4630      	mov	r0, r6
 8000c92:	4639      	mov	r1, r7
 8000c94:	f7ff faa0 	bl	80001d8 <__aeabi_dsub>
 8000c98:	f000 f96c 	bl	8000f74 <__aeabi_d2uiz>
 8000c9c:	4621      	mov	r1, r4
 8000c9e:	bdd0      	pop	{r4, r6, r7, pc}
 8000ca0:	3df00000 	.word	0x3df00000
 8000ca4:	41f00000 	.word	0x41f00000

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9e08      	ldr	r6, [sp, #32]
 8000cae:	460d      	mov	r5, r1
 8000cb0:	4604      	mov	r4, r0
 8000cb2:	460f      	mov	r7, r1
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d14a      	bne.n	8000d4e <__udivmoddi4+0xa6>
 8000cb8:	428a      	cmp	r2, r1
 8000cba:	4694      	mov	ip, r2
 8000cbc:	d965      	bls.n	8000d8a <__udivmoddi4+0xe2>
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	b143      	cbz	r3, 8000cd6 <__udivmoddi4+0x2e>
 8000cc4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cc8:	f1c3 0220 	rsb	r2, r3, #32
 8000ccc:	409f      	lsls	r7, r3
 8000cce:	fa20 f202 	lsr.w	r2, r0, r2
 8000cd2:	4317      	orrs	r7, r2
 8000cd4:	409c      	lsls	r4, r3
 8000cd6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cda:	fa1f f58c 	uxth.w	r5, ip
 8000cde:	fbb7 f1fe 	udiv	r1, r7, lr
 8000ce2:	0c22      	lsrs	r2, r4, #16
 8000ce4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000ce8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cec:	fb01 f005 	mul.w	r0, r1, r5
 8000cf0:	4290      	cmp	r0, r2
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x62>
 8000cf4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cf8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cfc:	f080 811c 	bcs.w	8000f38 <__udivmoddi4+0x290>
 8000d00:	4290      	cmp	r0, r2
 8000d02:	f240 8119 	bls.w	8000f38 <__udivmoddi4+0x290>
 8000d06:	3902      	subs	r1, #2
 8000d08:	4462      	add	r2, ip
 8000d0a:	1a12      	subs	r2, r2, r0
 8000d0c:	b2a4      	uxth	r4, r4
 8000d0e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d12:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d16:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d1a:	fb00 f505 	mul.w	r5, r0, r5
 8000d1e:	42a5      	cmp	r5, r4
 8000d20:	d90a      	bls.n	8000d38 <__udivmoddi4+0x90>
 8000d22:	eb1c 0404 	adds.w	r4, ip, r4
 8000d26:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d2a:	f080 8107 	bcs.w	8000f3c <__udivmoddi4+0x294>
 8000d2e:	42a5      	cmp	r5, r4
 8000d30:	f240 8104 	bls.w	8000f3c <__udivmoddi4+0x294>
 8000d34:	4464      	add	r4, ip
 8000d36:	3802      	subs	r0, #2
 8000d38:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d3c:	1b64      	subs	r4, r4, r5
 8000d3e:	2100      	movs	r1, #0
 8000d40:	b11e      	cbz	r6, 8000d4a <__udivmoddi4+0xa2>
 8000d42:	40dc      	lsrs	r4, r3
 8000d44:	2300      	movs	r3, #0
 8000d46:	e9c6 4300 	strd	r4, r3, [r6]
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d908      	bls.n	8000d64 <__udivmoddi4+0xbc>
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	f000 80ed 	beq.w	8000f32 <__udivmoddi4+0x28a>
 8000d58:	2100      	movs	r1, #0
 8000d5a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d64:	fab3 f183 	clz	r1, r3
 8000d68:	2900      	cmp	r1, #0
 8000d6a:	d149      	bne.n	8000e00 <__udivmoddi4+0x158>
 8000d6c:	42ab      	cmp	r3, r5
 8000d6e:	d302      	bcc.n	8000d76 <__udivmoddi4+0xce>
 8000d70:	4282      	cmp	r2, r0
 8000d72:	f200 80f8 	bhi.w	8000f66 <__udivmoddi4+0x2be>
 8000d76:	1a84      	subs	r4, r0, r2
 8000d78:	eb65 0203 	sbc.w	r2, r5, r3
 8000d7c:	2001      	movs	r0, #1
 8000d7e:	4617      	mov	r7, r2
 8000d80:	2e00      	cmp	r6, #0
 8000d82:	d0e2      	beq.n	8000d4a <__udivmoddi4+0xa2>
 8000d84:	e9c6 4700 	strd	r4, r7, [r6]
 8000d88:	e7df      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d8a:	b902      	cbnz	r2, 8000d8e <__udivmoddi4+0xe6>
 8000d8c:	deff      	udf	#255	; 0xff
 8000d8e:	fab2 f382 	clz	r3, r2
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	f040 8090 	bne.w	8000eb8 <__udivmoddi4+0x210>
 8000d98:	1a8a      	subs	r2, r1, r2
 8000d9a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d9e:	fa1f fe8c 	uxth.w	lr, ip
 8000da2:	2101      	movs	r1, #1
 8000da4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000da8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dac:	0c22      	lsrs	r2, r4, #16
 8000dae:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000db2:	fb0e f005 	mul.w	r0, lr, r5
 8000db6:	4290      	cmp	r0, r2
 8000db8:	d908      	bls.n	8000dcc <__udivmoddi4+0x124>
 8000dba:	eb1c 0202 	adds.w	r2, ip, r2
 8000dbe:	f105 38ff 	add.w	r8, r5, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x122>
 8000dc4:	4290      	cmp	r0, r2
 8000dc6:	f200 80cb 	bhi.w	8000f60 <__udivmoddi4+0x2b8>
 8000dca:	4645      	mov	r5, r8
 8000dcc:	1a12      	subs	r2, r2, r0
 8000dce:	b2a4      	uxth	r4, r4
 8000dd0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000dd4:	fb07 2210 	mls	r2, r7, r0, r2
 8000dd8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ddc:	fb0e fe00 	mul.w	lr, lr, r0
 8000de0:	45a6      	cmp	lr, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x14e>
 8000de4:	eb1c 0404 	adds.w	r4, ip, r4
 8000de8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dec:	d202      	bcs.n	8000df4 <__udivmoddi4+0x14c>
 8000dee:	45a6      	cmp	lr, r4
 8000df0:	f200 80bb 	bhi.w	8000f6a <__udivmoddi4+0x2c2>
 8000df4:	4610      	mov	r0, r2
 8000df6:	eba4 040e 	sub.w	r4, r4, lr
 8000dfa:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dfe:	e79f      	b.n	8000d40 <__udivmoddi4+0x98>
 8000e00:	f1c1 0720 	rsb	r7, r1, #32
 8000e04:	408b      	lsls	r3, r1
 8000e06:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e0a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e0e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e12:	fa20 f307 	lsr.w	r3, r0, r7
 8000e16:	40fd      	lsrs	r5, r7
 8000e18:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e1c:	4323      	orrs	r3, r4
 8000e1e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	fb09 5518 	mls	r5, r9, r8, r5
 8000e2a:	0c1c      	lsrs	r4, r3, #16
 8000e2c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e30:	fb08 f50e 	mul.w	r5, r8, lr
 8000e34:	42a5      	cmp	r5, r4
 8000e36:	fa02 f201 	lsl.w	r2, r2, r1
 8000e3a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e3e:	d90b      	bls.n	8000e58 <__udivmoddi4+0x1b0>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e48:	f080 8088 	bcs.w	8000f5c <__udivmoddi4+0x2b4>
 8000e4c:	42a5      	cmp	r5, r4
 8000e4e:	f240 8085 	bls.w	8000f5c <__udivmoddi4+0x2b4>
 8000e52:	f1a8 0802 	sub.w	r8, r8, #2
 8000e56:	4464      	add	r4, ip
 8000e58:	1b64      	subs	r4, r4, r5
 8000e5a:	b29d      	uxth	r5, r3
 8000e5c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e60:	fb09 4413 	mls	r4, r9, r3, r4
 8000e64:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e68:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x1da>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e78:	d26c      	bcs.n	8000f54 <__udivmoddi4+0x2ac>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	d96a      	bls.n	8000f54 <__udivmoddi4+0x2ac>
 8000e7e:	3b02      	subs	r3, #2
 8000e80:	4464      	add	r4, ip
 8000e82:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e86:	fba3 9502 	umull	r9, r5, r3, r2
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	42ac      	cmp	r4, r5
 8000e90:	46c8      	mov	r8, r9
 8000e92:	46ae      	mov	lr, r5
 8000e94:	d356      	bcc.n	8000f44 <__udivmoddi4+0x29c>
 8000e96:	d053      	beq.n	8000f40 <__udivmoddi4+0x298>
 8000e98:	b156      	cbz	r6, 8000eb0 <__udivmoddi4+0x208>
 8000e9a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e9e:	eb64 040e 	sbc.w	r4, r4, lr
 8000ea2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ea6:	40ca      	lsrs	r2, r1
 8000ea8:	40cc      	lsrs	r4, r1
 8000eaa:	4317      	orrs	r7, r2
 8000eac:	e9c6 7400 	strd	r7, r4, [r6]
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb8:	f1c3 0120 	rsb	r1, r3, #32
 8000ebc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ec0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ec4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ec8:	409d      	lsls	r5, r3
 8000eca:	432a      	orrs	r2, r5
 8000ecc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ed0:	fa1f fe8c 	uxth.w	lr, ip
 8000ed4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ed8:	fb07 1510 	mls	r5, r7, r0, r1
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ee2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ee6:	428d      	cmp	r5, r1
 8000ee8:	fa04 f403 	lsl.w	r4, r4, r3
 8000eec:	d908      	bls.n	8000f00 <__udivmoddi4+0x258>
 8000eee:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ef6:	d22f      	bcs.n	8000f58 <__udivmoddi4+0x2b0>
 8000ef8:	428d      	cmp	r5, r1
 8000efa:	d92d      	bls.n	8000f58 <__udivmoddi4+0x2b0>
 8000efc:	3802      	subs	r0, #2
 8000efe:	4461      	add	r1, ip
 8000f00:	1b49      	subs	r1, r1, r5
 8000f02:	b292      	uxth	r2, r2
 8000f04:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f08:	fb07 1115 	mls	r1, r7, r5, r1
 8000f0c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f10:	fb05 f10e 	mul.w	r1, r5, lr
 8000f14:	4291      	cmp	r1, r2
 8000f16:	d908      	bls.n	8000f2a <__udivmoddi4+0x282>
 8000f18:	eb1c 0202 	adds.w	r2, ip, r2
 8000f1c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f20:	d216      	bcs.n	8000f50 <__udivmoddi4+0x2a8>
 8000f22:	4291      	cmp	r1, r2
 8000f24:	d914      	bls.n	8000f50 <__udivmoddi4+0x2a8>
 8000f26:	3d02      	subs	r5, #2
 8000f28:	4462      	add	r2, ip
 8000f2a:	1a52      	subs	r2, r2, r1
 8000f2c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f30:	e738      	b.n	8000da4 <__udivmoddi4+0xfc>
 8000f32:	4631      	mov	r1, r6
 8000f34:	4630      	mov	r0, r6
 8000f36:	e708      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000f38:	4639      	mov	r1, r7
 8000f3a:	e6e6      	b.n	8000d0a <__udivmoddi4+0x62>
 8000f3c:	4610      	mov	r0, r2
 8000f3e:	e6fb      	b.n	8000d38 <__udivmoddi4+0x90>
 8000f40:	4548      	cmp	r0, r9
 8000f42:	d2a9      	bcs.n	8000e98 <__udivmoddi4+0x1f0>
 8000f44:	ebb9 0802 	subs.w	r8, r9, r2
 8000f48:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f4c:	3b01      	subs	r3, #1
 8000f4e:	e7a3      	b.n	8000e98 <__udivmoddi4+0x1f0>
 8000f50:	4645      	mov	r5, r8
 8000f52:	e7ea      	b.n	8000f2a <__udivmoddi4+0x282>
 8000f54:	462b      	mov	r3, r5
 8000f56:	e794      	b.n	8000e82 <__udivmoddi4+0x1da>
 8000f58:	4640      	mov	r0, r8
 8000f5a:	e7d1      	b.n	8000f00 <__udivmoddi4+0x258>
 8000f5c:	46d0      	mov	r8, sl
 8000f5e:	e77b      	b.n	8000e58 <__udivmoddi4+0x1b0>
 8000f60:	3d02      	subs	r5, #2
 8000f62:	4462      	add	r2, ip
 8000f64:	e732      	b.n	8000dcc <__udivmoddi4+0x124>
 8000f66:	4608      	mov	r0, r1
 8000f68:	e70a      	b.n	8000d80 <__udivmoddi4+0xd8>
 8000f6a:	4464      	add	r4, ip
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	e742      	b.n	8000df6 <__udivmoddi4+0x14e>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <__aeabi_d2uiz>:
 8000f74:	004a      	lsls	r2, r1, #1
 8000f76:	d211      	bcs.n	8000f9c <__aeabi_d2uiz+0x28>
 8000f78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000f7c:	d211      	bcs.n	8000fa2 <__aeabi_d2uiz+0x2e>
 8000f7e:	d50d      	bpl.n	8000f9c <__aeabi_d2uiz+0x28>
 8000f80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000f84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000f88:	d40e      	bmi.n	8000fa8 <__aeabi_d2uiz+0x34>
 8000f8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000f8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000f96:	fa23 f002 	lsr.w	r0, r3, r2
 8000f9a:	4770      	bx	lr
 8000f9c:	f04f 0000 	mov.w	r0, #0
 8000fa0:	4770      	bx	lr
 8000fa2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000fa6:	d102      	bne.n	8000fae <__aeabi_d2uiz+0x3a>
 8000fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fac:	4770      	bx	lr
 8000fae:	f04f 0000 	mov.w	r0, #0
 8000fb2:	4770      	bx	lr

08000fb4 <fromTickToMs>:

uint32_t fromSecToTick(float sec) {
	return (sec * configTICK_RATE_HZ);
}

float fromTickToMs(uint32_t ticks) {
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
	return ((float) (ticks) * 1000.0f) / (float) configTICK_RATE_HZ;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	ee07 3a90 	vmov	s15, r3
 8000fc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fc6:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8000fe8 <fromTickToMs+0x34>
 8000fca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fce:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000fe8 <fromTickToMs+0x34>
 8000fd2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000fd6:	eef0 7a66 	vmov.f32	s15, s13
}
 8000fda:	eeb0 0a67 	vmov.f32	s0, s15
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr
 8000fe8:	447a0000 	.word	0x447a0000

08000fec <cmp>:
uint32_t MS5837_conv_start_tick = CONVERTION_TIMEOUT;

void calculate();
void init_new_convertion();

int cmp(const void *a, const void *b) {
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	6039      	str	r1, [r7, #0]
    return *(int*)a - *(int*)b;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	1ad3      	subs	r3, r2, r3
}
 8001000:	4618      	mov	r0, r3
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr

0800100c <MS5837_02BA_init>:

bool MS5837_02BA_begin(I2C_HandleTypeDef * hi2c){
	return(MS5837_02BA_init(hi2c));
}

bool MS5837_02BA_init(I2C_HandleTypeDef * hi2c){
 800100c:	b5b0      	push	{r4, r5, r7, lr}
 800100e:	b086      	sub	sp, #24
 8001010:	af02      	add	r7, sp, #8
 8001012:	6078      	str	r0, [r7, #4]
	MS5837_hi2c = hi2c;
 8001014:	4a25      	ldr	r2, [pc, #148]	; (80010ac <MS5837_02BA_init+0xa0>)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6013      	str	r3, [r2, #0]
	HAL_I2C_Init(hi2c);
 800101a:	6878      	ldr	r0, [r7, #4]
 800101c:	f005 fee4 	bl	8006de8 <HAL_I2C_Init>
	if(HAL_I2C_Master_Transmit(MS5837_hi2c, DEVICE_ADDR, &RES_DEVICE_COMM, COMMAND_LENGTH, HAL_MAX_DELAY) != HAL_OK){
 8001020:	4b22      	ldr	r3, [pc, #136]	; (80010ac <MS5837_02BA_init+0xa0>)
 8001022:	6818      	ldr	r0, [r3, #0]
 8001024:	f04f 33ff 	mov.w	r3, #4294967295
 8001028:	9300      	str	r3, [sp, #0]
 800102a:	2301      	movs	r3, #1
 800102c:	4a20      	ldr	r2, [pc, #128]	; (80010b0 <MS5837_02BA_init+0xa4>)
 800102e:	21ec      	movs	r1, #236	; 0xec
 8001030:	f005 ff98 	bl	8006f64 <HAL_I2C_Master_Transmit>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <MS5837_02BA_init+0x32>
		return false;
 800103a:	2300      	movs	r3, #0
 800103c:	e032      	b.n	80010a4 <MS5837_02BA_init+0x98>
	}
	//receiving C1 - C6
	uint8_t prom_addr = 0xA0;
 800103e:	23a0      	movs	r3, #160	; 0xa0
 8001040:	73bb      	strb	r3, [r7, #14]
	for (uint8_t i = 0; i < 7; i++) {
 8001042:	2300      	movs	r3, #0
 8001044:	73fb      	strb	r3, [r7, #15]
 8001046:	e029      	b.n	800109c <MS5837_02BA_init+0x90>
		uint8_t prom_buff[2];
		prom_addr += 2;
 8001048:	7bbb      	ldrb	r3, [r7, #14]
 800104a:	3302      	adds	r3, #2
 800104c:	b2db      	uxtb	r3, r3
 800104e:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Master_Transmit(MS5837_hi2c, DEVICE_ADDR, &prom_addr, COMMAND_LENGTH, HAL_MAX_DELAY);
 8001050:	4b16      	ldr	r3, [pc, #88]	; (80010ac <MS5837_02BA_init+0xa0>)
 8001052:	6818      	ldr	r0, [r3, #0]
 8001054:	f107 020e 	add.w	r2, r7, #14
 8001058:	f04f 33ff 	mov.w	r3, #4294967295
 800105c:	9300      	str	r3, [sp, #0]
 800105e:	2301      	movs	r3, #1
 8001060:	21ec      	movs	r1, #236	; 0xec
 8001062:	f005 ff7f 	bl	8006f64 <HAL_I2C_Master_Transmit>
		HAL_I2C_Master_Receive(MS5837_hi2c, DEVICE_ADDR, prom_buff, PROM_LENGTH, HAL_MAX_DELAY);
 8001066:	4b11      	ldr	r3, [pc, #68]	; (80010ac <MS5837_02BA_init+0xa0>)
 8001068:	6818      	ldr	r0, [r3, #0]
 800106a:	f107 020c 	add.w	r2, r7, #12
 800106e:	f04f 33ff 	mov.w	r3, #4294967295
 8001072:	9300      	str	r3, [sp, #0]
 8001074:	2302      	movs	r3, #2
 8001076:	21ec      	movs	r1, #236	; 0xec
 8001078:	f006 f868 	bl	800714c <HAL_I2C_Master_Receive>
		C[i] = (prom_buff[0] << 8) | (prom_buff[1]);
 800107c:	7b3b      	ldrb	r3, [r7, #12]
 800107e:	021b      	lsls	r3, r3, #8
 8001080:	7b7a      	ldrb	r2, [r7, #13]
 8001082:	4313      	orrs	r3, r2
 8001084:	7bfa      	ldrb	r2, [r7, #15]
 8001086:	17d9      	asrs	r1, r3, #31
 8001088:	461c      	mov	r4, r3
 800108a:	460d      	mov	r5, r1
 800108c:	4909      	ldr	r1, [pc, #36]	; (80010b4 <MS5837_02BA_init+0xa8>)
 800108e:	00d3      	lsls	r3, r2, #3
 8001090:	440b      	add	r3, r1
 8001092:	e9c3 4500 	strd	r4, r5, [r3]
	for (uint8_t i = 0; i < 7; i++) {
 8001096:	7bfb      	ldrb	r3, [r7, #15]
 8001098:	3301      	adds	r3, #1
 800109a:	73fb      	strb	r3, [r7, #15]
 800109c:	7bfb      	ldrb	r3, [r7, #15]
 800109e:	2b06      	cmp	r3, #6
 80010a0:	d9d2      	bls.n	8001048 <MS5837_02BA_init+0x3c>
	}
	return true;
 80010a2:	2301      	movs	r3, #1
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bdb0      	pop	{r4, r5, r7, pc}
 80010ac:	2000012c 	.word	0x2000012c
 80010b0:	20000000 	.word	0x20000000
 80010b4:	20000138 	.word	0x20000138

080010b8 <MS5837_02BA_reinit>:

bool MS5837_02BA_reinit(){
 80010b8:	b5b0      	push	{r4, r5, r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af02      	add	r7, sp, #8
	HAL_I2C_DeInit(MS5837_hi2c);
 80010be:	4b28      	ldr	r3, [pc, #160]	; (8001160 <MS5837_02BA_reinit+0xa8>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4618      	mov	r0, r3
 80010c4:	f005 ff1f 	bl	8006f06 <HAL_I2C_DeInit>
	HAL_I2C_Init(MS5837_hi2c);
 80010c8:	4b25      	ldr	r3, [pc, #148]	; (8001160 <MS5837_02BA_reinit+0xa8>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4618      	mov	r0, r3
 80010ce:	f005 fe8b 	bl	8006de8 <HAL_I2C_Init>
	MS5837_I2C_State = MS5837_I2C_NONE;
 80010d2:	4b24      	ldr	r3, [pc, #144]	; (8001164 <MS5837_02BA_reinit+0xac>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	701a      	strb	r2, [r3, #0]
	if(HAL_I2C_Master_Transmit(MS5837_hi2c, DEVICE_ADDR, &RES_DEVICE_COMM, COMMAND_LENGTH, HAL_MAX_DELAY) != HAL_OK){
 80010d8:	4b21      	ldr	r3, [pc, #132]	; (8001160 <MS5837_02BA_reinit+0xa8>)
 80010da:	6818      	ldr	r0, [r3, #0]
 80010dc:	f04f 33ff 	mov.w	r3, #4294967295
 80010e0:	9300      	str	r3, [sp, #0]
 80010e2:	2301      	movs	r3, #1
 80010e4:	4a20      	ldr	r2, [pc, #128]	; (8001168 <MS5837_02BA_reinit+0xb0>)
 80010e6:	21ec      	movs	r1, #236	; 0xec
 80010e8:	f005 ff3c 	bl	8006f64 <HAL_I2C_Master_Transmit>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MS5837_02BA_reinit+0x3e>
		return false;
 80010f2:	2300      	movs	r3, #0
 80010f4:	e030      	b.n	8001158 <MS5837_02BA_reinit+0xa0>
	}
	//receiving C1 - C6
	uint8_t prom_addr = 0xA0;
 80010f6:	23a0      	movs	r3, #160	; 0xa0
 80010f8:	71bb      	strb	r3, [r7, #6]
	for (uint8_t i = 0; i < 7; i++) {
 80010fa:	2300      	movs	r3, #0
 80010fc:	71fb      	strb	r3, [r7, #7]
 80010fe:	e027      	b.n	8001150 <MS5837_02BA_reinit+0x98>
		uint8_t prom_buff[2];
		prom_addr += 2;
 8001100:	79bb      	ldrb	r3, [r7, #6]
 8001102:	3302      	adds	r3, #2
 8001104:	b2db      	uxtb	r3, r3
 8001106:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Master_Transmit(MS5837_hi2c, DEVICE_ADDR, &prom_addr, COMMAND_LENGTH, HAL_MAX_DELAY);
 8001108:	4b15      	ldr	r3, [pc, #84]	; (8001160 <MS5837_02BA_reinit+0xa8>)
 800110a:	6818      	ldr	r0, [r3, #0]
 800110c:	1dba      	adds	r2, r7, #6
 800110e:	f04f 33ff 	mov.w	r3, #4294967295
 8001112:	9300      	str	r3, [sp, #0]
 8001114:	2301      	movs	r3, #1
 8001116:	21ec      	movs	r1, #236	; 0xec
 8001118:	f005 ff24 	bl	8006f64 <HAL_I2C_Master_Transmit>
		HAL_I2C_Master_Receive(MS5837_hi2c, DEVICE_ADDR, prom_buff, PROM_LENGTH, HAL_MAX_DELAY);
 800111c:	4b10      	ldr	r3, [pc, #64]	; (8001160 <MS5837_02BA_reinit+0xa8>)
 800111e:	6818      	ldr	r0, [r3, #0]
 8001120:	1d3a      	adds	r2, r7, #4
 8001122:	f04f 33ff 	mov.w	r3, #4294967295
 8001126:	9300      	str	r3, [sp, #0]
 8001128:	2302      	movs	r3, #2
 800112a:	21ec      	movs	r1, #236	; 0xec
 800112c:	f006 f80e 	bl	800714c <HAL_I2C_Master_Receive>
		C[i] = (prom_buff[0] << 8) | (prom_buff[1]);
 8001130:	793b      	ldrb	r3, [r7, #4]
 8001132:	021b      	lsls	r3, r3, #8
 8001134:	797a      	ldrb	r2, [r7, #5]
 8001136:	4313      	orrs	r3, r2
 8001138:	79fa      	ldrb	r2, [r7, #7]
 800113a:	17d9      	asrs	r1, r3, #31
 800113c:	461c      	mov	r4, r3
 800113e:	460d      	mov	r5, r1
 8001140:	490a      	ldr	r1, [pc, #40]	; (800116c <MS5837_02BA_reinit+0xb4>)
 8001142:	00d3      	lsls	r3, r2, #3
 8001144:	440b      	add	r3, r1
 8001146:	e9c3 4500 	strd	r4, r5, [r3]
	for (uint8_t i = 0; i < 7; i++) {
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	3301      	adds	r3, #1
 800114e:	71fb      	strb	r3, [r7, #7]
 8001150:	79fb      	ldrb	r3, [r7, #7]
 8001152:	2b06      	cmp	r3, #6
 8001154:	d9d4      	bls.n	8001100 <MS5837_02BA_reinit+0x48>
	}
	return true;
 8001156:	2301      	movs	r3, #1
}
 8001158:	4618      	mov	r0, r3
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bdb0      	pop	{r4, r5, r7, pc}
 8001160:	2000012c 	.word	0x2000012c
 8001164:	2000018b 	.word	0x2000018b
 8001168:	20000000 	.word	0x20000000
 800116c:	20000138 	.word	0x20000138

08001170 <MS5837_02BA_get_actual_pressure>:

int32_t MS5837_02BA_get_actual_pressure(){
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
	uint32_t current_tick = HAL_GetTick();
 8001176:	f004 fe5b 	bl	8005e30 <HAL_GetTick>
 800117a:	6078      	str	r0, [r7, #4]
	if(MS5837_I2C_NONE == MS5837_I2C_State){
 800117c:	4b1b      	ldr	r3, [pc, #108]	; (80011ec <MS5837_02BA_get_actual_pressure+0x7c>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d101      	bne.n	8001188 <MS5837_02BA_get_actual_pressure+0x18>
		init_new_convertion();
 8001184:	f000 f83e 	bl	8001204 <init_new_convertion>
	}
	if(MS5837_I2C_D1_CONVERTION == MS5837_I2C_State && current_tick - MS5837_conv_start_tick >= CONVERTION_TIMEOUT){
 8001188:	4b18      	ldr	r3, [pc, #96]	; (80011ec <MS5837_02BA_get_actual_pressure+0x7c>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	2b02      	cmp	r3, #2
 800118e:	d10f      	bne.n	80011b0 <MS5837_02BA_get_actual_pressure+0x40>
 8001190:	4b17      	ldr	r3, [pc, #92]	; (80011f0 <MS5837_02BA_get_actual_pressure+0x80>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	1ad3      	subs	r3, r2, r3
 8001198:	2b13      	cmp	r3, #19
 800119a:	d909      	bls.n	80011b0 <MS5837_02BA_get_actual_pressure+0x40>
		MS5837_I2C_State = MS5837_I2C_D1_TX_ADC_COM;
 800119c:	4b13      	ldr	r3, [pc, #76]	; (80011ec <MS5837_02BA_get_actual_pressure+0x7c>)
 800119e:	2203      	movs	r2, #3
 80011a0:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Master_Transmit_IT(MS5837_hi2c, DEVICE_ADDR, &ADC_READ_COMM, COMMAND_LENGTH);
 80011a2:	4b14      	ldr	r3, [pc, #80]	; (80011f4 <MS5837_02BA_get_actual_pressure+0x84>)
 80011a4:	6818      	ldr	r0, [r3, #0]
 80011a6:	2301      	movs	r3, #1
 80011a8:	4a13      	ldr	r2, [pc, #76]	; (80011f8 <MS5837_02BA_get_actual_pressure+0x88>)
 80011aa:	21ec      	movs	r1, #236	; 0xec
 80011ac:	f006 f8c4 	bl	8007338 <HAL_I2C_Master_Transmit_IT>
	}
	if(MS5837_I2C_D2_CONVERTION == MS5837_I2C_State && current_tick - MS5837_conv_start_tick >= CONVERTION_TIMEOUT){
 80011b0:	4b0e      	ldr	r3, [pc, #56]	; (80011ec <MS5837_02BA_get_actual_pressure+0x7c>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	2b06      	cmp	r3, #6
 80011b6:	d10f      	bne.n	80011d8 <MS5837_02BA_get_actual_pressure+0x68>
 80011b8:	4b0d      	ldr	r3, [pc, #52]	; (80011f0 <MS5837_02BA_get_actual_pressure+0x80>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	687a      	ldr	r2, [r7, #4]
 80011be:	1ad3      	subs	r3, r2, r3
 80011c0:	2b13      	cmp	r3, #19
 80011c2:	d909      	bls.n	80011d8 <MS5837_02BA_get_actual_pressure+0x68>
		MS5837_I2C_State = MS5837_I2C_D2_TX_ADC_COM;
 80011c4:	4b09      	ldr	r3, [pc, #36]	; (80011ec <MS5837_02BA_get_actual_pressure+0x7c>)
 80011c6:	2207      	movs	r2, #7
 80011c8:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Master_Transmit_IT(MS5837_hi2c, DEVICE_ADDR, &ADC_READ_COMM, COMMAND_LENGTH);
 80011ca:	4b0a      	ldr	r3, [pc, #40]	; (80011f4 <MS5837_02BA_get_actual_pressure+0x84>)
 80011cc:	6818      	ldr	r0, [r3, #0]
 80011ce:	2301      	movs	r3, #1
 80011d0:	4a09      	ldr	r2, [pc, #36]	; (80011f8 <MS5837_02BA_get_actual_pressure+0x88>)
 80011d2:	21ec      	movs	r1, #236	; 0xec
 80011d4:	f006 f8b0 	bl	8007338 <HAL_I2C_Master_Transmit_IT>
	}
//	HAL_I2C_StateTypeDef i2c_state = HAL_I2C_GetState(MS5837_hi2c);
	return presure-initial_pressure;
 80011d8:	4b08      	ldr	r3, [pc, #32]	; (80011fc <MS5837_02BA_get_actual_pressure+0x8c>)
 80011da:	681a      	ldr	r2, [r3, #0]
 80011dc:	4b08      	ldr	r3, [pc, #32]	; (8001200 <MS5837_02BA_get_actual_pressure+0x90>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	1ad3      	subs	r3, r2, r3
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	2000018b 	.word	0x2000018b
 80011f0:	20000004 	.word	0x20000004
 80011f4:	2000012c 	.word	0x2000012c
 80011f8:	20000130 	.word	0x20000130
 80011fc:	20000180 	.word	0x20000180
 8001200:	20000184 	.word	0x20000184

08001204 <init_new_convertion>:

void init_new_convertion(){
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
	MS5837_I2C_State = MS5837_I2C_D1_TX_CONV_COM;
 8001208:	4b05      	ldr	r3, [pc, #20]	; (8001220 <init_new_convertion+0x1c>)
 800120a:	2201      	movs	r2, #1
 800120c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_IT(MS5837_hi2c, DEVICE_ADDR, &CONVERT_D1_COMM, COMMAND_LENGTH);
 800120e:	4b05      	ldr	r3, [pc, #20]	; (8001224 <init_new_convertion+0x20>)
 8001210:	6818      	ldr	r0, [r3, #0]
 8001212:	2301      	movs	r3, #1
 8001214:	4a04      	ldr	r2, [pc, #16]	; (8001228 <init_new_convertion+0x24>)
 8001216:	21ec      	movs	r1, #236	; 0xec
 8001218:	f006 f88e 	bl	8007338 <HAL_I2C_Master_Transmit_IT>
//	MS5837_conv_start_tick = HAL_GetTick();
}
 800121c:	bf00      	nop
 800121e:	bd80      	pop	{r7, pc}
 8001220:	2000018b 	.word	0x2000018b
 8001224:	2000012c 	.word	0x2000012c
 8001228:	20000001 	.word	0x20000001

0800122c <MS5837_I2C_MasterRxCplt>:

void MS5837_I2C_MasterRxCplt (I2C_HandleTypeDef * hi2c){
 800122c:	b5b0      	push	{r4, r5, r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
	if(hi2c == MS5837_hi2c){
 8001234:	491f      	ldr	r1, [pc, #124]	; (80012b4 <MS5837_I2C_MasterRxCplt+0x88>)
 8001236:	6809      	ldr	r1, [r1, #0]
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	4288      	cmp	r0, r1
 800123c:	d135      	bne.n	80012aa <MS5837_I2C_MasterRxCplt+0x7e>
		if(MS5837_I2C_D1_RX_ADC == MS5837_I2C_State){
 800123e:	491e      	ldr	r1, [pc, #120]	; (80012b8 <MS5837_I2C_MasterRxCplt+0x8c>)
 8001240:	7809      	ldrb	r1, [r1, #0]
 8001242:	2904      	cmp	r1, #4
 8001244:	d119      	bne.n	800127a <MS5837_I2C_MasterRxCplt+0x4e>
			D1 = (adc_buff[0] << 16) | (adc_buff[1] << 8) | (adc_buff[2]);
 8001246:	491d      	ldr	r1, [pc, #116]	; (80012bc <MS5837_I2C_MasterRxCplt+0x90>)
 8001248:	7809      	ldrb	r1, [r1, #0]
 800124a:	0408      	lsls	r0, r1, #16
 800124c:	491b      	ldr	r1, [pc, #108]	; (80012bc <MS5837_I2C_MasterRxCplt+0x90>)
 800124e:	7849      	ldrb	r1, [r1, #1]
 8001250:	0209      	lsls	r1, r1, #8
 8001252:	4301      	orrs	r1, r0
 8001254:	4819      	ldr	r0, [pc, #100]	; (80012bc <MS5837_I2C_MasterRxCplt+0x90>)
 8001256:	7880      	ldrb	r0, [r0, #2]
 8001258:	4301      	orrs	r1, r0
 800125a:	17c8      	asrs	r0, r1, #31
 800125c:	460a      	mov	r2, r1
 800125e:	4603      	mov	r3, r0
 8001260:	4917      	ldr	r1, [pc, #92]	; (80012c0 <MS5837_I2C_MasterRxCplt+0x94>)
 8001262:	e9c1 2300 	strd	r2, r3, [r1]
			MS5837_I2C_State = MS5837_I2C_D2_TX_CONV_COM;
 8001266:	4b14      	ldr	r3, [pc, #80]	; (80012b8 <MS5837_I2C_MasterRxCplt+0x8c>)
 8001268:	2205      	movs	r2, #5
 800126a:	701a      	strb	r2, [r3, #0]
			HAL_I2C_Master_Transmit_IT(MS5837_hi2c, DEVICE_ADDR, &CONVERT_D2_COMM, COMMAND_LENGTH);
 800126c:	4b11      	ldr	r3, [pc, #68]	; (80012b4 <MS5837_I2C_MasterRxCplt+0x88>)
 800126e:	6818      	ldr	r0, [r3, #0]
 8001270:	2301      	movs	r3, #1
 8001272:	4a14      	ldr	r2, [pc, #80]	; (80012c4 <MS5837_I2C_MasterRxCplt+0x98>)
 8001274:	21ec      	movs	r1, #236	; 0xec
 8001276:	f006 f85f 	bl	8007338 <HAL_I2C_Master_Transmit_IT>
		}
		if(MS5837_I2C_D2_RX_ADC == MS5837_I2C_State){
 800127a:	4b0f      	ldr	r3, [pc, #60]	; (80012b8 <MS5837_I2C_MasterRxCplt+0x8c>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	2b08      	cmp	r3, #8
 8001280:	d113      	bne.n	80012aa <MS5837_I2C_MasterRxCplt+0x7e>
			D2 = (adc_buff[0] << 16) | (adc_buff[1] << 8) | (adc_buff[2]);
 8001282:	4b0e      	ldr	r3, [pc, #56]	; (80012bc <MS5837_I2C_MasterRxCplt+0x90>)
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	041a      	lsls	r2, r3, #16
 8001288:	4b0c      	ldr	r3, [pc, #48]	; (80012bc <MS5837_I2C_MasterRxCplt+0x90>)
 800128a:	785b      	ldrb	r3, [r3, #1]
 800128c:	021b      	lsls	r3, r3, #8
 800128e:	4313      	orrs	r3, r2
 8001290:	4a0a      	ldr	r2, [pc, #40]	; (80012bc <MS5837_I2C_MasterRxCplt+0x90>)
 8001292:	7892      	ldrb	r2, [r2, #2]
 8001294:	4313      	orrs	r3, r2
 8001296:	17da      	asrs	r2, r3, #31
 8001298:	461c      	mov	r4, r3
 800129a:	4615      	mov	r5, r2
 800129c:	4b0a      	ldr	r3, [pc, #40]	; (80012c8 <MS5837_I2C_MasterRxCplt+0x9c>)
 800129e:	e9c3 4500 	strd	r4, r5, [r3]
			init_new_convertion();
 80012a2:	f7ff ffaf 	bl	8001204 <init_new_convertion>
			calculate();
 80012a6:	f000 f90b 	bl	80014c0 <calculate>
		}
//		MS5837_conv_start_tick = HAL_GetTick();
	}
}
 80012aa:	bf00      	nop
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bdb0      	pop	{r4, r5, r7, pc}
 80012b2:	bf00      	nop
 80012b4:	2000012c 	.word	0x2000012c
 80012b8:	2000018b 	.word	0x2000018b
 80012bc:	20000188 	.word	0x20000188
 80012c0:	20000170 	.word	0x20000170
 80012c4:	20000002 	.word	0x20000002
 80012c8:	20000178 	.word	0x20000178

080012cc <MS5837_I2C_MasterTxCplt>:

void MS5837_I2C_MasterTxCplt (I2C_HandleTypeDef * hi2c){
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
	if(hi2c == MS5837_hi2c){
 80012d4:	4b1e      	ldr	r3, [pc, #120]	; (8001350 <MS5837_I2C_MasterTxCplt+0x84>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	429a      	cmp	r2, r3
 80012dc:	d133      	bne.n	8001346 <MS5837_I2C_MasterTxCplt+0x7a>
		if(MS5837_I2C_D1_TX_CONV_COM == MS5837_I2C_State){
 80012de:	4b1d      	ldr	r3, [pc, #116]	; (8001354 <MS5837_I2C_MasterTxCplt+0x88>)
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d107      	bne.n	80012f6 <MS5837_I2C_MasterTxCplt+0x2a>
			MS5837_I2C_State = MS5837_I2C_D1_CONVERTION;
 80012e6:	4b1b      	ldr	r3, [pc, #108]	; (8001354 <MS5837_I2C_MasterTxCplt+0x88>)
 80012e8:	2202      	movs	r2, #2
 80012ea:	701a      	strb	r2, [r3, #0]
			MS5837_conv_start_tick = HAL_GetTick();
 80012ec:	f004 fda0 	bl	8005e30 <HAL_GetTick>
 80012f0:	4603      	mov	r3, r0
 80012f2:	4a19      	ldr	r2, [pc, #100]	; (8001358 <MS5837_I2C_MasterTxCplt+0x8c>)
 80012f4:	6013      	str	r3, [r2, #0]
		}
		if(MS5837_I2C_D1_TX_ADC_COM == MS5837_I2C_State){
 80012f6:	4b17      	ldr	r3, [pc, #92]	; (8001354 <MS5837_I2C_MasterTxCplt+0x88>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	2b03      	cmp	r3, #3
 80012fc:	d109      	bne.n	8001312 <MS5837_I2C_MasterTxCplt+0x46>
			MS5837_I2C_State = MS5837_I2C_D1_RX_ADC;
 80012fe:	4b15      	ldr	r3, [pc, #84]	; (8001354 <MS5837_I2C_MasterTxCplt+0x88>)
 8001300:	2204      	movs	r2, #4
 8001302:	701a      	strb	r2, [r3, #0]
			HAL_I2C_Master_Receive_IT(MS5837_hi2c, DEVICE_ADDR, adc_buff, ADC_LENGTH);
 8001304:	4b12      	ldr	r3, [pc, #72]	; (8001350 <MS5837_I2C_MasterTxCplt+0x84>)
 8001306:	6818      	ldr	r0, [r3, #0]
 8001308:	2303      	movs	r3, #3
 800130a:	4a14      	ldr	r2, [pc, #80]	; (800135c <MS5837_I2C_MasterTxCplt+0x90>)
 800130c:	21ec      	movs	r1, #236	; 0xec
 800130e:	f006 f883 	bl	8007418 <HAL_I2C_Master_Receive_IT>
		}
		if(MS5837_I2C_D2_TX_CONV_COM == MS5837_I2C_State){
 8001312:	4b10      	ldr	r3, [pc, #64]	; (8001354 <MS5837_I2C_MasterTxCplt+0x88>)
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	2b05      	cmp	r3, #5
 8001318:	d107      	bne.n	800132a <MS5837_I2C_MasterTxCplt+0x5e>
			MS5837_I2C_State = MS5837_I2C_D2_CONVERTION;
 800131a:	4b0e      	ldr	r3, [pc, #56]	; (8001354 <MS5837_I2C_MasterTxCplt+0x88>)
 800131c:	2206      	movs	r2, #6
 800131e:	701a      	strb	r2, [r3, #0]
			MS5837_conv_start_tick = HAL_GetTick();
 8001320:	f004 fd86 	bl	8005e30 <HAL_GetTick>
 8001324:	4603      	mov	r3, r0
 8001326:	4a0c      	ldr	r2, [pc, #48]	; (8001358 <MS5837_I2C_MasterTxCplt+0x8c>)
 8001328:	6013      	str	r3, [r2, #0]
		}
		if(MS5837_I2C_D2_TX_ADC_COM == MS5837_I2C_State){
 800132a:	4b0a      	ldr	r3, [pc, #40]	; (8001354 <MS5837_I2C_MasterTxCplt+0x88>)
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	2b07      	cmp	r3, #7
 8001330:	d109      	bne.n	8001346 <MS5837_I2C_MasterTxCplt+0x7a>
			MS5837_I2C_State = MS5837_I2C_D2_RX_ADC;
 8001332:	4b08      	ldr	r3, [pc, #32]	; (8001354 <MS5837_I2C_MasterTxCplt+0x88>)
 8001334:	2208      	movs	r2, #8
 8001336:	701a      	strb	r2, [r3, #0]
			HAL_I2C_Master_Receive_IT(MS5837_hi2c, DEVICE_ADDR, adc_buff, ADC_LENGTH);
 8001338:	4b05      	ldr	r3, [pc, #20]	; (8001350 <MS5837_I2C_MasterTxCplt+0x84>)
 800133a:	6818      	ldr	r0, [r3, #0]
 800133c:	2303      	movs	r3, #3
 800133e:	4a07      	ldr	r2, [pc, #28]	; (800135c <MS5837_I2C_MasterTxCplt+0x90>)
 8001340:	21ec      	movs	r1, #236	; 0xec
 8001342:	f006 f869 	bl	8007418 <HAL_I2C_Master_Receive_IT>
		}
	}
}
 8001346:	bf00      	nop
 8001348:	3708      	adds	r7, #8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	2000012c 	.word	0x2000012c
 8001354:	2000018b 	.word	0x2000018b
 8001358:	20000004 	.word	0x20000004
 800135c:	20000188 	.word	0x20000188

08001360 <MS5837_02BA_check_pressure>:

void MS5837_I2C_MasterError (I2C_HandleTypeDef * hi2c){
	__NOP();
}

int32_t MS5837_02BA_check_pressure(){
 8001360:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001364:	b082      	sub	sp, #8
 8001366:	af02      	add	r7, sp, #8
	//initializing D1 conversion
	HAL_I2C_Master_Transmit(MS5837_hi2c, DEVICE_ADDR, &CONVERT_D1_COMM, COMMAND_LENGTH, HAL_MAX_DELAY);
 8001368:	4b36      	ldr	r3, [pc, #216]	; (8001444 <MS5837_02BA_check_pressure+0xe4>)
 800136a:	6818      	ldr	r0, [r3, #0]
 800136c:	f04f 33ff 	mov.w	r3, #4294967295
 8001370:	9300      	str	r3, [sp, #0]
 8001372:	2301      	movs	r3, #1
 8001374:	4a34      	ldr	r2, [pc, #208]	; (8001448 <MS5837_02BA_check_pressure+0xe8>)
 8001376:	21ec      	movs	r1, #236	; 0xec
 8001378:	f005 fdf4 	bl	8006f64 <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 800137c:	2014      	movs	r0, #20
 800137e:	f004 fd63 	bl	8005e48 <HAL_Delay>
	//reading D1 data
	HAL_I2C_Master_Transmit(MS5837_hi2c, DEVICE_ADDR, &ADC_READ_COMM, COMMAND_LENGTH, HAL_MAX_DELAY);
 8001382:	4b30      	ldr	r3, [pc, #192]	; (8001444 <MS5837_02BA_check_pressure+0xe4>)
 8001384:	6818      	ldr	r0, [r3, #0]
 8001386:	f04f 33ff 	mov.w	r3, #4294967295
 800138a:	9300      	str	r3, [sp, #0]
 800138c:	2301      	movs	r3, #1
 800138e:	4a2f      	ldr	r2, [pc, #188]	; (800144c <MS5837_02BA_check_pressure+0xec>)
 8001390:	21ec      	movs	r1, #236	; 0xec
 8001392:	f005 fde7 	bl	8006f64 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(MS5837_hi2c, DEVICE_ADDR, adc_buff, ADC_LENGTH, HAL_MAX_DELAY);
 8001396:	4b2b      	ldr	r3, [pc, #172]	; (8001444 <MS5837_02BA_check_pressure+0xe4>)
 8001398:	6818      	ldr	r0, [r3, #0]
 800139a:	f04f 33ff 	mov.w	r3, #4294967295
 800139e:	9300      	str	r3, [sp, #0]
 80013a0:	2303      	movs	r3, #3
 80013a2:	4a2b      	ldr	r2, [pc, #172]	; (8001450 <MS5837_02BA_check_pressure+0xf0>)
 80013a4:	21ec      	movs	r1, #236	; 0xec
 80013a6:	f005 fed1 	bl	800714c <HAL_I2C_Master_Receive>
	D1 = (adc_buff[0] << 16) | (adc_buff[1] << 8) | (adc_buff[2]);
 80013aa:	4b29      	ldr	r3, [pc, #164]	; (8001450 <MS5837_02BA_check_pressure+0xf0>)
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	041a      	lsls	r2, r3, #16
 80013b0:	4b27      	ldr	r3, [pc, #156]	; (8001450 <MS5837_02BA_check_pressure+0xf0>)
 80013b2:	785b      	ldrb	r3, [r3, #1]
 80013b4:	021b      	lsls	r3, r3, #8
 80013b6:	4313      	orrs	r3, r2
 80013b8:	4a25      	ldr	r2, [pc, #148]	; (8001450 <MS5837_02BA_check_pressure+0xf0>)
 80013ba:	7892      	ldrb	r2, [r2, #2]
 80013bc:	4313      	orrs	r3, r2
 80013be:	17da      	asrs	r2, r3, #31
 80013c0:	4698      	mov	r8, r3
 80013c2:	4691      	mov	r9, r2
 80013c4:	4b23      	ldr	r3, [pc, #140]	; (8001454 <MS5837_02BA_check_pressure+0xf4>)
 80013c6:	e9c3 8900 	strd	r8, r9, [r3]
	//initializing D2 conversion
	HAL_I2C_Master_Transmit(MS5837_hi2c, DEVICE_ADDR, &CONVERT_D2_COMM, COMMAND_LENGTH, HAL_MAX_DELAY);
 80013ca:	4b1e      	ldr	r3, [pc, #120]	; (8001444 <MS5837_02BA_check_pressure+0xe4>)
 80013cc:	6818      	ldr	r0, [r3, #0]
 80013ce:	f04f 33ff 	mov.w	r3, #4294967295
 80013d2:	9300      	str	r3, [sp, #0]
 80013d4:	2301      	movs	r3, #1
 80013d6:	4a20      	ldr	r2, [pc, #128]	; (8001458 <MS5837_02BA_check_pressure+0xf8>)
 80013d8:	21ec      	movs	r1, #236	; 0xec
 80013da:	f005 fdc3 	bl	8006f64 <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 80013de:	2014      	movs	r0, #20
 80013e0:	f004 fd32 	bl	8005e48 <HAL_Delay>
	//reading D2 data
	HAL_I2C_Master_Transmit(MS5837_hi2c, DEVICE_ADDR, &ADC_READ_COMM, COMMAND_LENGTH, HAL_MAX_DELAY);
 80013e4:	4b17      	ldr	r3, [pc, #92]	; (8001444 <MS5837_02BA_check_pressure+0xe4>)
 80013e6:	6818      	ldr	r0, [r3, #0]
 80013e8:	f04f 33ff 	mov.w	r3, #4294967295
 80013ec:	9300      	str	r3, [sp, #0]
 80013ee:	2301      	movs	r3, #1
 80013f0:	4a16      	ldr	r2, [pc, #88]	; (800144c <MS5837_02BA_check_pressure+0xec>)
 80013f2:	21ec      	movs	r1, #236	; 0xec
 80013f4:	f005 fdb6 	bl	8006f64 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(MS5837_hi2c, DEVICE_ADDR, adc_buff, ADC_LENGTH, HAL_MAX_DELAY);
 80013f8:	4b12      	ldr	r3, [pc, #72]	; (8001444 <MS5837_02BA_check_pressure+0xe4>)
 80013fa:	6818      	ldr	r0, [r3, #0]
 80013fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001400:	9300      	str	r3, [sp, #0]
 8001402:	2303      	movs	r3, #3
 8001404:	4a12      	ldr	r2, [pc, #72]	; (8001450 <MS5837_02BA_check_pressure+0xf0>)
 8001406:	21ec      	movs	r1, #236	; 0xec
 8001408:	f005 fea0 	bl	800714c <HAL_I2C_Master_Receive>
	D2 = (adc_buff[0] << 16) | (adc_buff[1] << 8) | (adc_buff[2]);
 800140c:	4b10      	ldr	r3, [pc, #64]	; (8001450 <MS5837_02BA_check_pressure+0xf0>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	041a      	lsls	r2, r3, #16
 8001412:	4b0f      	ldr	r3, [pc, #60]	; (8001450 <MS5837_02BA_check_pressure+0xf0>)
 8001414:	785b      	ldrb	r3, [r3, #1]
 8001416:	021b      	lsls	r3, r3, #8
 8001418:	4313      	orrs	r3, r2
 800141a:	4a0d      	ldr	r2, [pc, #52]	; (8001450 <MS5837_02BA_check_pressure+0xf0>)
 800141c:	7892      	ldrb	r2, [r2, #2]
 800141e:	4313      	orrs	r3, r2
 8001420:	17da      	asrs	r2, r3, #31
 8001422:	461c      	mov	r4, r3
 8001424:	4615      	mov	r5, r2
 8001426:	4b0d      	ldr	r3, [pc, #52]	; (800145c <MS5837_02BA_check_pressure+0xfc>)
 8001428:	e9c3 4500 	strd	r4, r5, [r3]
	calculate();
 800142c:	f000 f848 	bl	80014c0 <calculate>
	return presure-initial_pressure;
 8001430:	4b0b      	ldr	r3, [pc, #44]	; (8001460 <MS5837_02BA_check_pressure+0x100>)
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	4b0b      	ldr	r3, [pc, #44]	; (8001464 <MS5837_02BA_check_pressure+0x104>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	1ad3      	subs	r3, r2, r3
}
 800143a:	4618      	mov	r0, r3
 800143c:	46bd      	mov	sp, r7
 800143e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001442:	bf00      	nop
 8001444:	2000012c 	.word	0x2000012c
 8001448:	20000001 	.word	0x20000001
 800144c:	20000130 	.word	0x20000130
 8001450:	20000188 	.word	0x20000188
 8001454:	20000170 	.word	0x20000170
 8001458:	20000002 	.word	0x20000002
 800145c:	20000178 	.word	0x20000178
 8001460:	20000180 	.word	0x20000180
 8001464:	20000184 	.word	0x20000184

08001468 <MS5837_02BA_reset_pressure>:

uint32_t MS5837_02BA_reset_pressure(){
 8001468:	b580      	push	{r7, lr}
 800146a:	b09a      	sub	sp, #104	; 0x68
 800146c:	af00      	add	r7, sp, #0
	int32_t current_pressure[25];

	for(int i =0;i<25;i++)
 800146e:	2300      	movs	r3, #0
 8001470:	667b      	str	r3, [r7, #100]	; 0x64
 8001472:	e00b      	b.n	800148c <MS5837_02BA_reset_pressure+0x24>
	{
		current_pressure[i]=MS5837_02BA_check_pressure();
 8001474:	f7ff ff74 	bl	8001360 <MS5837_02BA_check_pressure>
 8001478:	4602      	mov	r2, r0
 800147a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	3368      	adds	r3, #104	; 0x68
 8001480:	443b      	add	r3, r7
 8001482:	f843 2c68 	str.w	r2, [r3, #-104]
	for(int i =0;i<25;i++)
 8001486:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001488:	3301      	adds	r3, #1
 800148a:	667b      	str	r3, [r7, #100]	; 0x64
 800148c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800148e:	2b18      	cmp	r3, #24
 8001490:	ddf0      	ble.n	8001474 <MS5837_02BA_reset_pressure+0xc>
	}
	qsort(current_pressure, 25, sizeof(int32_t), cmp );
 8001492:	4638      	mov	r0, r7
 8001494:	4b07      	ldr	r3, [pc, #28]	; (80014b4 <MS5837_02BA_reset_pressure+0x4c>)
 8001496:	2204      	movs	r2, #4
 8001498:	2119      	movs	r1, #25
 800149a:	f00e fe87 	bl	80101ac <qsort>
	init_new_convertion();
 800149e:	f7ff feb1 	bl	8001204 <init_new_convertion>
	return initial_pressure = current_pressure[24];
 80014a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80014a4:	4a04      	ldr	r2, [pc, #16]	; (80014b8 <MS5837_02BA_reset_pressure+0x50>)
 80014a6:	6013      	str	r3, [r2, #0]
 80014a8:	4b03      	ldr	r3, [pc, #12]	; (80014b8 <MS5837_02BA_reset_pressure+0x50>)
 80014aa:	681b      	ldr	r3, [r3, #0]
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3768      	adds	r7, #104	; 0x68
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	08000fed 	.word	0x08000fed
 80014b8:	20000184 	.word	0x20000184
 80014bc:	00000000 	.word	0x00000000

080014c0 <calculate>:

void calculate(){
 80014c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80014c4:	b0be      	sub	sp, #248	; 0xf8
 80014c6:	af00      	add	r7, sp, #0
	int64_t dT = 0;
 80014c8:	f04f 0200 	mov.w	r2, #0
 80014cc:	f04f 0300 	mov.w	r3, #0
 80014d0:	e9c7 233c 	strd	r2, r3, [r7, #240]	; 0xf0
	int64_t TEMP = 0;
 80014d4:	f04f 0200 	mov.w	r2, #0
 80014d8:	f04f 0300 	mov.w	r3, #0
 80014dc:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
	int64_t OFF = 0;
 80014e0:	f04f 0200 	mov.w	r2, #0
 80014e4:	f04f 0300 	mov.w	r3, #0
 80014e8:	e9c7 2338 	strd	r2, r3, [r7, #224]	; 0xe0
	int64_t SENS = 0;
 80014ec:	f04f 0200 	mov.w	r2, #0
 80014f0:	f04f 0300 	mov.w	r3, #0
 80014f4:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
	int64_t P = 0;
 80014f8:	f04f 0200 	mov.w	r2, #0
 80014fc:	f04f 0300 	mov.w	r3, #0
 8001500:	e9c7 2334 	strd	r2, r3, [r7, #208]	; 0xd0

	int64_t SENSi = 0;
 8001504:	f04f 0200 	mov.w	r2, #0
 8001508:	f04f 0300 	mov.w	r3, #0
 800150c:	e9c7 2332 	strd	r2, r3, [r7, #200]	; 0xc8
	int64_t OFFi = 0;
 8001510:	f04f 0200 	mov.w	r2, #0
 8001514:	f04f 0300 	mov.w	r3, #0
 8001518:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
	int64_t Ti = 0;
 800151c:	f04f 0200 	mov.w	r2, #0
 8001520:	f04f 0300 	mov.w	r3, #0
 8001524:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
	int64_t OFF2 = 0;
 8001528:	f04f 0200 	mov.w	r2, #0
 800152c:	f04f 0300 	mov.w	r3, #0
 8001530:	e9c7 232c 	strd	r2, r3, [r7, #176]	; 0xb0
	int64_t SENS2 = 0;
 8001534:	f04f 0200 	mov.w	r2, #0
 8001538:	f04f 0300 	mov.w	r3, #0
 800153c:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8

	int64_t P2 = 0;
 8001540:	f04f 0200 	mov.w	r2, #0
 8001544:	f04f 0300 	mov.w	r3, #0
 8001548:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
	int64_t TEMP2 = 0;
 800154c:	f04f 0200 	mov.w	r2, #0
 8001550:	f04f 0300 	mov.w	r3, #0
 8001554:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98

	//first order compensation
	dT = D2 -  C[4]*256;
 8001558:	4be1      	ldr	r3, [pc, #900]	; (80018e0 <calculate+0x420>)
 800155a:	e9d3 4500 	ldrd	r4, r5, [r3]
 800155e:	4be1      	ldr	r3, [pc, #900]	; (80018e4 <calculate+0x424>)
 8001560:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001564:	f04f 0000 	mov.w	r0, #0
 8001568:	f04f 0100 	mov.w	r1, #0
 800156c:	0219      	lsls	r1, r3, #8
 800156e:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8001572:	0210      	lsls	r0, r2, #8
 8001574:	1a23      	subs	r3, r4, r0
 8001576:	663b      	str	r3, [r7, #96]	; 0x60
 8001578:	eb65 0301 	sbc.w	r3, r5, r1
 800157c:	667b      	str	r3, [r7, #100]	; 0x64
 800157e:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 8001582:	e9c7 343c 	strd	r3, r4, [r7, #240]	; 0xf0
	TEMP = 2000 + dT*C[4]/8388608;
 8001586:	4bd7      	ldr	r3, [pc, #860]	; (80018e4 <calculate+0x424>)
 8001588:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800158c:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 8001590:	fb02 f501 	mul.w	r5, r2, r1
 8001594:	fb00 f403 	mul.w	r4, r0, r3
 8001598:	442c      	add	r4, r5
 800159a:	fba0 8902 	umull	r8, r9, r0, r2
 800159e:	eb04 0309 	add.w	r3, r4, r9
 80015a2:	4699      	mov	r9, r3
 80015a4:	f04f 0200 	mov.w	r2, #0
 80015a8:	f04f 0300 	mov.w	r3, #0
 80015ac:	ea4f 52d8 	mov.w	r2, r8, lsr #23
 80015b0:	ea42 2249 	orr.w	r2, r2, r9, lsl #9
 80015b4:	ea4f 53d9 	mov.w	r3, r9, lsr #23
 80015b8:	f512 61fa 	adds.w	r1, r2, #2000	; 0x7d0
 80015bc:	65b9      	str	r1, [r7, #88]	; 0x58
 80015be:	f143 0300 	adc.w	r3, r3, #0
 80015c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80015c4:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 80015c8:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8

//	OFF = C[1]*65536 + (C[3]*dT)/128;
//	SENS = C[0]*32768 + (C[2]*dT)/256;
//	P = ((D1 * SENS)/(2097152) - OFF)/8192;

	OFF = (C[1])*131072+(C[3]*dT)/64;
 80015cc:	4bc5      	ldr	r3, [pc, #788]	; (80018e4 <calculate+0x424>)
 80015ce:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80015d2:	f04f 0800 	mov.w	r8, #0
 80015d6:	f04f 0900 	mov.w	r9, #0
 80015da:	ea4f 4943 	mov.w	r9, r3, lsl #17
 80015de:	ea49 39d2 	orr.w	r9, r9, r2, lsr #15
 80015e2:	ea4f 4842 	mov.w	r8, r2, lsl #17
 80015e6:	4bbf      	ldr	r3, [pc, #764]	; (80018e4 <calculate+0x424>)
 80015e8:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80015ec:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 80015f0:	fb02 f501 	mul.w	r5, r2, r1
 80015f4:	fb00 f403 	mul.w	r4, r0, r3
 80015f8:	442c      	add	r4, r5
 80015fa:	fba0 ab02 	umull	sl, fp, r0, r2
 80015fe:	eb04 030b 	add.w	r3, r4, fp
 8001602:	469b      	mov	fp, r3
 8001604:	f04f 0200 	mov.w	r2, #0
 8001608:	f04f 0300 	mov.w	r3, #0
 800160c:	ea4f 129a 	mov.w	r2, sl, lsr #6
 8001610:	ea42 628b 	orr.w	r2, r2, fp, lsl #26
 8001614:	ea4f 139b 	mov.w	r3, fp, lsr #6
 8001618:	eb18 0102 	adds.w	r1, r8, r2
 800161c:	6539      	str	r1, [r7, #80]	; 0x50
 800161e:	eb49 0303 	adc.w	r3, r9, r3
 8001622:	657b      	str	r3, [r7, #84]	; 0x54
 8001624:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 8001628:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0

	SENS = C[0]*65536+(C[2]*dT)/128;
 800162c:	4bad      	ldr	r3, [pc, #692]	; (80018e4 <calculate+0x424>)
 800162e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001632:	f04f 0800 	mov.w	r8, #0
 8001636:	f04f 0900 	mov.w	r9, #0
 800163a:	ea4f 4903 	mov.w	r9, r3, lsl #16
 800163e:	ea49 4912 	orr.w	r9, r9, r2, lsr #16
 8001642:	ea4f 4802 	mov.w	r8, r2, lsl #16
 8001646:	4ba7      	ldr	r3, [pc, #668]	; (80018e4 <calculate+0x424>)
 8001648:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800164c:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 8001650:	fb02 f501 	mul.w	r5, r2, r1
 8001654:	fb00 f403 	mul.w	r4, r0, r3
 8001658:	442c      	add	r4, r5
 800165a:	fba0 2302 	umull	r2, r3, r0, r2
 800165e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001662:	4613      	mov	r3, r2
 8001664:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001668:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800166c:	18e3      	adds	r3, r4, r3
 800166e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001672:	f04f 0200 	mov.w	r2, #0
 8001676:	f04f 0300 	mov.w	r3, #0
 800167a:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	; 0x88
 800167e:	4621      	mov	r1, r4
 8001680:	09ca      	lsrs	r2, r1, #7
 8001682:	4629      	mov	r1, r5
 8001684:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
 8001688:	4629      	mov	r1, r5
 800168a:	09cb      	lsrs	r3, r1, #7
 800168c:	eb18 0102 	adds.w	r1, r8, r2
 8001690:	64b9      	str	r1, [r7, #72]	; 0x48
 8001692:	eb49 0303 	adc.w	r3, r9, r3
 8001696:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001698:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 800169c:	e9c7 3436 	strd	r3, r4, [r7, #216]	; 0xd8

	P = (D1*SENS/(2097152)-OFF)/(32768);
 80016a0:	4b91      	ldr	r3, [pc, #580]	; (80018e8 <calculate+0x428>)
 80016a2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016a6:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 80016aa:	fb02 f501 	mul.w	r5, r2, r1
 80016ae:	fb00 f403 	mul.w	r4, r0, r3
 80016b2:	442c      	add	r4, r5
 80016b4:	fba0 2302 	umull	r2, r3, r0, r2
 80016b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80016bc:	4613      	mov	r3, r2
 80016be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80016c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80016c6:	18e3      	adds	r3, r4, r3
 80016c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80016cc:	f04f 0000 	mov.w	r0, #0
 80016d0:	f04f 0100 	mov.w	r1, #0
 80016d4:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 80016d8:	4623      	mov	r3, r4
 80016da:	0d58      	lsrs	r0, r3, #21
 80016dc:	462b      	mov	r3, r5
 80016de:	ea40 20c3 	orr.w	r0, r0, r3, lsl #11
 80016e2:	462b      	mov	r3, r5
 80016e4:	0d59      	lsrs	r1, r3, #21
 80016e6:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 80016ea:	1a84      	subs	r4, r0, r2
 80016ec:	643c      	str	r4, [r7, #64]	; 0x40
 80016ee:	eb61 0303 	sbc.w	r3, r1, r3
 80016f2:	647b      	str	r3, [r7, #68]	; 0x44
 80016f4:	f04f 0200 	mov.w	r2, #0
 80016f8:	f04f 0300 	mov.w	r3, #0
 80016fc:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 8001700:	4621      	mov	r1, r4
 8001702:	0bca      	lsrs	r2, r1, #15
 8001704:	4629      	mov	r1, r5
 8001706:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
 800170a:	4629      	mov	r1, r5
 800170c:	0bcb      	lsrs	r3, r1, #15
 800170e:	e9c7 2334 	strd	r2, r3, [r7, #208]	; 0xd0
	//			OFFi = OFFi + 7*(TEMP + 1500l)*(TEMP + 1500l);
	//			SENSi = SENSi + 4*(TEMP + 1500l)*(TEMP + 1500l);
	//		}
	//	} else
	//	{
	Ti = (2*dT*dT)/1.37438953E11;
 8001712:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8001716:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800171a:	fb03 f102 	mul.w	r1, r3, r2
 800171e:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8001722:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8001726:	fb02 f303 	mul.w	r3, r2, r3
 800172a:	18ca      	adds	r2, r1, r3
 800172c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8001730:	fba3 1303 	umull	r1, r3, r3, r3
 8001734:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001736:	460b      	mov	r3, r1
 8001738:	67bb      	str	r3, [r7, #120]	; 0x78
 800173a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800173c:	18d3      	adds	r3, r2, r3
 800173e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001740:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8001744:	460b      	mov	r3, r1
 8001746:	18db      	adds	r3, r3, r3
 8001748:	61bb      	str	r3, [r7, #24]
 800174a:	4613      	mov	r3, r2
 800174c:	eb42 0303 	adc.w	r3, r2, r3
 8001750:	61fb      	str	r3, [r7, #28]
 8001752:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001756:	4610      	mov	r0, r2
 8001758:	4619      	mov	r1, r3
 800175a:	f7fe fec7 	bl	80004ec <__aeabi_l2d>
 800175e:	a35e      	add	r3, pc, #376	; (adr r3, 80018d8 <calculate+0x418>)
 8001760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001764:	f7ff f81a 	bl	800079c <__aeabi_ddiv>
 8001768:	4602      	mov	r2, r0
 800176a:	460b      	mov	r3, r1
 800176c:	4610      	mov	r0, r2
 800176e:	4619      	mov	r1, r3
 8001770:	f7ff fa64 	bl	8000c3c <__aeabi_d2lz>
 8001774:	4602      	mov	r2, r0
 8001776:	460b      	mov	r3, r1
 8001778:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
	OFFi = ((TEMP-2000)*(TEMP - 2000))/16;
 800177c:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 8001780:	f5b2 61fa 	subs.w	r1, r2, #2000	; 0x7d0
 8001784:	63b9      	str	r1, [r7, #56]	; 0x38
 8001786:	f143 33ff 	adc.w	r3, r3, #4294967295
 800178a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800178c:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 8001790:	f5b2 61fa 	subs.w	r1, r2, #2000	; 0x7d0
 8001794:	6339      	str	r1, [r7, #48]	; 0x30
 8001796:	f143 33ff 	adc.w	r3, r3, #4294967295
 800179a:	637b      	str	r3, [r7, #52]	; 0x34
 800179c:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 80017a0:	462b      	mov	r3, r5
 80017a2:	e9d7 890c 	ldrd	r8, r9, [r7, #48]	; 0x30
 80017a6:	4642      	mov	r2, r8
 80017a8:	fb02 f203 	mul.w	r2, r2, r3
 80017ac:	464b      	mov	r3, r9
 80017ae:	4621      	mov	r1, r4
 80017b0:	fb01 f303 	mul.w	r3, r1, r3
 80017b4:	4413      	add	r3, r2
 80017b6:	4622      	mov	r2, r4
 80017b8:	4641      	mov	r1, r8
 80017ba:	fba2 1201 	umull	r1, r2, r2, r1
 80017be:	677a      	str	r2, [r7, #116]	; 0x74
 80017c0:	460a      	mov	r2, r1
 80017c2:	673a      	str	r2, [r7, #112]	; 0x70
 80017c4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80017c6:	4413      	add	r3, r2
 80017c8:	677b      	str	r3, [r7, #116]	; 0x74
 80017ca:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80017ce:	2900      	cmp	r1, #0
 80017d0:	da07      	bge.n	80017e2 <calculate+0x322>
 80017d2:	f110 030f 	adds.w	r3, r0, #15
 80017d6:	613b      	str	r3, [r7, #16]
 80017d8:	f141 0300 	adc.w	r3, r1, #0
 80017dc:	617b      	str	r3, [r7, #20]
 80017de:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80017e2:	f04f 0200 	mov.w	r2, #0
 80017e6:	f04f 0300 	mov.w	r3, #0
 80017ea:	0902      	lsrs	r2, r0, #4
 80017ec:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 80017f0:	110b      	asrs	r3, r1, #4
 80017f2:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
	SENSi = 0;
 80017f6:	f04f 0200 	mov.w	r2, #0
 80017fa:	f04f 0300 	mov.w	r3, #0
 80017fe:	e9c7 2332 	strd	r2, r3, [r7, #200]	; 0xc8

	//	}

	OFF2 = OFF - OFFi;
 8001802:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8001806:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 800180a:	1a84      	subs	r4, r0, r2
 800180c:	60bc      	str	r4, [r7, #8]
 800180e:	eb61 0303 	sbc.w	r3, r1, r3
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001818:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
	SENS2 = SENS - SENSi;
 800181c:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8001820:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 8001824:	1a84      	subs	r4, r0, r2
 8001826:	603c      	str	r4, [r7, #0]
 8001828:	eb61 0303 	sbc.w	r3, r1, r3
 800182c:	607b      	str	r3, [r7, #4]
 800182e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001832:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8

	TEMP2 = (TEMP - Ti) / 100; //C
 8001836:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 800183a:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 800183e:	1a84      	subs	r4, r0, r2
 8001840:	62bc      	str	r4, [r7, #40]	; 0x28
 8001842:	eb61 0303 	sbc.w	r3, r1, r3
 8001846:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001848:	f04f 0264 	mov.w	r2, #100	; 0x64
 800184c:	f04f 0300 	mov.w	r3, #0
 8001850:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001854:	f7ff f98a 	bl	8000b6c <__aeabi_ldivmod>
 8001858:	4602      	mov	r2, r0
 800185a:	460b      	mov	r3, r1
 800185c:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
	P2 = (((D1*SENS2)/2097152 - OFF2)/8192)/10; //mbar
 8001860:	4b21      	ldr	r3, [pc, #132]	; (80018e8 <calculate+0x428>)
 8001862:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001866:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 800186a:	fb02 f501 	mul.w	r5, r2, r1
 800186e:	fb00 f403 	mul.w	r4, r0, r3
 8001872:	442c      	add	r4, r5
 8001874:	fba0 2302 	umull	r2, r3, r0, r2
 8001878:	66fb      	str	r3, [r7, #108]	; 0x6c
 800187a:	4613      	mov	r3, r2
 800187c:	66bb      	str	r3, [r7, #104]	; 0x68
 800187e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001880:	18e3      	adds	r3, r4, r3
 8001882:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001884:	f04f 0200 	mov.w	r2, #0
 8001888:	f04f 0300 	mov.w	r3, #0
 800188c:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8001890:	4621      	mov	r1, r4
 8001892:	0d4a      	lsrs	r2, r1, #21
 8001894:	4629      	mov	r1, r5
 8001896:	ea42 22c1 	orr.w	r2, r2, r1, lsl #11
 800189a:	4629      	mov	r1, r5
 800189c:	0d4b      	lsrs	r3, r1, #21
 800189e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80018a2:	1a14      	subs	r4, r2, r0
 80018a4:	623c      	str	r4, [r7, #32]
 80018a6:	eb63 0301 	sbc.w	r3, r3, r1
 80018aa:	627b      	str	r3, [r7, #36]	; 0x24
 80018ac:	f44f 32a0 	mov.w	r2, #81920	; 0x14000
 80018b0:	f04f 0300 	mov.w	r3, #0
 80018b4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80018b8:	f7ff f9a8 	bl	8000c0c <__aeabi_uldivmod>
 80018bc:	4602      	mov	r2, r0
 80018be:	460b      	mov	r3, r1
 80018c0:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
	int32_t res[2];
	res[0] = P;
 80018c4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80018c8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	res[1] = TEMP/100;
 80018cc:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 80018d0:	f04f 0264 	mov.w	r2, #100	; 0x64
 80018d4:	e00a      	b.n	80018ec <calculate+0x42c>
 80018d6:	bf00      	nop
 80018d8:	fe280000 	.word	0xfe280000
 80018dc:	423fffff 	.word	0x423fffff
 80018e0:	20000178 	.word	0x20000178
 80018e4:	20000138 	.word	0x20000138
 80018e8:	20000170 	.word	0x20000170
 80018ec:	f04f 0300 	mov.w	r3, #0
 80018f0:	f7ff f93c 	bl	8000b6c <__aeabi_ldivmod>
 80018f4:	4602      	mov	r2, r0
 80018f6:	460b      	mov	r3, r1
 80018f8:	4613      	mov	r3, r2
 80018fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	//	strcat(snum1,"\r\n");
	//	HAL_UART_Transmit(&huart2, (uint8_t*) snum1, strlen(snum1),6);



	presure = res[0]/10;
 80018fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001902:	4a06      	ldr	r2, [pc, #24]	; (800191c <calculate+0x45c>)
 8001904:	fb82 1203 	smull	r1, r2, r2, r3
 8001908:	1092      	asrs	r2, r2, #2
 800190a:	17db      	asrs	r3, r3, #31
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	4a04      	ldr	r2, [pc, #16]	; (8001920 <calculate+0x460>)
 8001910:	6013      	str	r3, [r2, #0]
}
 8001912:	bf00      	nop
 8001914:	37f8      	adds	r7, #248	; 0xf8
 8001916:	46bd      	mov	sp, r7
 8001918:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800191c:	66666667 	.word	0x66666667
 8001920:	20000180 	.word	0x20000180

08001924 <GetCrc16Checksumm>:
 */

#include "checksum.h"

uint16_t GetCrc16Checksumm(uint8_t *pcBlock, uint16_t len)
{
 8001924:	b480      	push	{r7}
 8001926:	b085      	sub	sp, #20
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	460b      	mov	r3, r1
 800192e:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8001930:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001934:	81fb      	strh	r3, [r7, #14]
	uint8_t i;
	len = len-2;
 8001936:	887b      	ldrh	r3, [r7, #2]
 8001938:	3b02      	subs	r3, #2
 800193a:	807b      	strh	r3, [r7, #2]

    while (len--) {
 800193c:	e025      	b.n	800198a <GetCrc16Checksumm+0x66>
        crc ^= *pcBlock++ << 8;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	1c5a      	adds	r2, r3, #1
 8001942:	607a      	str	r2, [r7, #4]
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	021b      	lsls	r3, r3, #8
 8001948:	b21a      	sxth	r2, r3
 800194a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800194e:	4053      	eors	r3, r2
 8001950:	b21b      	sxth	r3, r3
 8001952:	81fb      	strh	r3, [r7, #14]

        for (i = 0; i < 8; i++)
 8001954:	2300      	movs	r3, #0
 8001956:	737b      	strb	r3, [r7, #13]
 8001958:	e014      	b.n	8001984 <GetCrc16Checksumm+0x60>
            crc = crc & 0x8000 ? (crc << 1) ^ 0x1021 : crc << 1;
 800195a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800195e:	2b00      	cmp	r3, #0
 8001960:	da09      	bge.n	8001976 <GetCrc16Checksumm+0x52>
 8001962:	89fb      	ldrh	r3, [r7, #14]
 8001964:	005b      	lsls	r3, r3, #1
 8001966:	b21b      	sxth	r3, r3
 8001968:	f483 5381 	eor.w	r3, r3, #4128	; 0x1020
 800196c:	f083 0301 	eor.w	r3, r3, #1
 8001970:	b21b      	sxth	r3, r3
 8001972:	b29b      	uxth	r3, r3
 8001974:	e002      	b.n	800197c <GetCrc16Checksumm+0x58>
 8001976:	89fb      	ldrh	r3, [r7, #14]
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	b29b      	uxth	r3, r3
 800197c:	81fb      	strh	r3, [r7, #14]
        for (i = 0; i < 8; i++)
 800197e:	7b7b      	ldrb	r3, [r7, #13]
 8001980:	3301      	adds	r3, #1
 8001982:	737b      	strb	r3, [r7, #13]
 8001984:	7b7b      	ldrb	r3, [r7, #13]
 8001986:	2b07      	cmp	r3, #7
 8001988:	d9e7      	bls.n	800195a <GetCrc16Checksumm+0x36>
    while (len--) {
 800198a:	887b      	ldrh	r3, [r7, #2]
 800198c:	1e5a      	subs	r2, r3, #1
 800198e:	807a      	strh	r2, [r7, #2]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d1d4      	bne.n	800193e <GetCrc16Checksumm+0x1a>
    }
    return crc;
 8001994:	89fb      	ldrh	r3, [r7, #14]
}
 8001996:	4618      	mov	r0, r3
 8001998:	3714      	adds	r7, #20
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr

080019a2 <IsCrc16ChecksummCorrect>:

bool IsCrc16ChecksummCorrect(uint8_t *pcBlock, uint16_t len)
{
 80019a2:	b580      	push	{r7, lr}
 80019a4:	b086      	sub	sp, #24
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
 80019aa:	460b      	mov	r3, r1
 80019ac:	807b      	strh	r3, [r7, #2]
	uint16_t crc_calculated = GetCrc16Checksumm(pcBlock, len);
 80019ae:	887b      	ldrh	r3, [r7, #2]
 80019b0:	4619      	mov	r1, r3
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f7ff ffb6 	bl	8001924 <GetCrc16Checksumm>
 80019b8:	4603      	mov	r3, r0
 80019ba:	82fb      	strh	r3, [r7, #22]

	uint16_t *crc_pointer = (uint16_t*) (&pcBlock[len-2]);
 80019bc:	887b      	ldrh	r3, [r7, #2]
 80019be:	3b02      	subs	r3, #2
 80019c0:	687a      	ldr	r2, [r7, #4]
 80019c2:	4413      	add	r3, r2
 80019c4:	613b      	str	r3, [r7, #16]
	uint16_t crc_got = *crc_pointer;
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	881b      	ldrh	r3, [r3, #0]
 80019ca:	81fb      	strh	r3, [r7, #14]

	if(crc_got == crc_calculated) {
 80019cc:	89fa      	ldrh	r2, [r7, #14]
 80019ce:	8afb      	ldrh	r3, [r7, #22]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d101      	bne.n	80019d8 <IsCrc16ChecksummCorrect+0x36>
		return true;
 80019d4:	2301      	movs	r3, #1
 80019d6:	e000      	b.n	80019da <IsCrc16ChecksummCorrect+0x38>
	}
	else {
		return false;
 80019d8:	2300      	movs	r3, #0
	}
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3718      	adds	r7, #24
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}

080019e2 <AddCrc16Checksumm>:

void AddCrc16Checksumm(uint8_t *pcBlock, uint16_t len)
{
 80019e2:	b580      	push	{r7, lr}
 80019e4:	b084      	sub	sp, #16
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
 80019ea:	460b      	mov	r3, r1
 80019ec:	807b      	strh	r3, [r7, #2]
	uint16_t crc = GetCrc16Checksumm(pcBlock, len);
 80019ee:	887b      	ldrh	r3, [r7, #2]
 80019f0:	4619      	mov	r1, r3
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f7ff ff96 	bl	8001924 <GetCrc16Checksumm>
 80019f8:	4603      	mov	r3, r0
 80019fa:	81fb      	strh	r3, [r7, #14]
	uint16_t *crc_pointer = (uint16_t*) (&pcBlock[len-2]);
 80019fc:	887b      	ldrh	r3, [r7, #2]
 80019fe:	3b02      	subs	r3, #2
 8001a00:	687a      	ldr	r2, [r7, #4]
 8001a02:	4413      	add	r3, r2
 8001a04:	60bb      	str	r3, [r7, #8]
	*crc_pointer = crc;
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	89fa      	ldrh	r2, [r7, #14]
 8001a0a:	801a      	strh	r2, [r3, #0]
}
 8001a0c:	bf00      	nop
 8001a0e:	3710      	adds	r7, #16
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <IsChecksumm8bCorrect>:
    msg[length - 2] = (uint8_t) (crc >> 8);
    msg[length - 1] = (uint8_t) crc;
}

bool IsChecksumm8bCorrect(uint8_t *msg, uint16_t length)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b087      	sub	sp, #28
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	807b      	strh	r3, [r7, #2]
    uint8_t crcGot, crc = 0;
 8001a20:	2300      	movs	r3, #0
 8001a22:	75fb      	strb	r3, [r7, #23]
    int i;

    crcGot = msg[length-1] ;
 8001a24:	887b      	ldrh	r3, [r7, #2]
 8001a26:	3b01      	subs	r3, #1
 8001a28:	687a      	ldr	r2, [r7, #4]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	73fb      	strb	r3, [r7, #15]

        for(i=0; i < length - 1; i++){
 8001a30:	2300      	movs	r3, #0
 8001a32:	613b      	str	r3, [r7, #16]
 8001a34:	e009      	b.n	8001a4a <IsChecksumm8bCorrect+0x36>
            crc ^= msg[i];
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	4413      	add	r3, r2
 8001a3c:	781a      	ldrb	r2, [r3, #0]
 8001a3e:	7dfb      	ldrb	r3, [r7, #23]
 8001a40:	4053      	eors	r3, r2
 8001a42:	75fb      	strb	r3, [r7, #23]
        for(i=0; i < length - 1; i++){
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	3301      	adds	r3, #1
 8001a48:	613b      	str	r3, [r7, #16]
 8001a4a:	887b      	ldrh	r3, [r7, #2]
 8001a4c:	3b01      	subs	r3, #1
 8001a4e:	693a      	ldr	r2, [r7, #16]
 8001a50:	429a      	cmp	r2, r3
 8001a52:	dbf0      	blt.n	8001a36 <IsChecksumm8bCorrect+0x22>
        }

    if(crc == crcGot)
 8001a54:	7dfa      	ldrb	r2, [r7, #23]
 8001a56:	7bfb      	ldrb	r3, [r7, #15]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d101      	bne.n	8001a60 <IsChecksumm8bCorrect+0x4c>
        return 1;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e000      	b.n	8001a62 <IsChecksumm8bCorrect+0x4e>
    else return 0;
 8001a60:	2300      	movs	r3, #0
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	371c      	adds	r7, #28
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr

08001a6e <AddChecksumm8b>:

void AddChecksumm8b(uint8_t *msg, uint16_t length)
{
 8001a6e:	b480      	push	{r7}
 8001a70:	b085      	sub	sp, #20
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	6078      	str	r0, [r7, #4]
 8001a76:	460b      	mov	r3, r1
 8001a78:	807b      	strh	r3, [r7, #2]
	uint8_t crc = 0;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	73fb      	strb	r3, [r7, #15]
	int i = 0;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	60bb      	str	r3, [r7, #8]

	for(i=0; i < length - 1; i++) {
 8001a82:	2300      	movs	r3, #0
 8001a84:	60bb      	str	r3, [r7, #8]
 8001a86:	e009      	b.n	8001a9c <AddChecksumm8b+0x2e>
		crc ^= msg[i];
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	781a      	ldrb	r2, [r3, #0]
 8001a90:	7bfb      	ldrb	r3, [r7, #15]
 8001a92:	4053      	eors	r3, r2
 8001a94:	73fb      	strb	r3, [r7, #15]
	for(i=0; i < length - 1; i++) {
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	3301      	adds	r3, #1
 8001a9a:	60bb      	str	r3, [r7, #8]
 8001a9c:	887b      	ldrh	r3, [r7, #2]
 8001a9e:	3b01      	subs	r3, #1
 8001aa0:	68ba      	ldr	r2, [r7, #8]
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	dbf0      	blt.n	8001a88 <AddChecksumm8b+0x1a>
	}

	msg[length-1] = crc;
 8001aa6:	887b      	ldrh	r3, [r7, #2]
 8001aa8:	3b01      	subs	r3, #1
 8001aaa:	687a      	ldr	r2, [r7, #4]
 8001aac:	4413      	add	r3, r2
 8001aae:	7bfa      	ldrb	r2, [r7, #15]
 8001ab0:	701a      	strb	r2, [r3, #0]
}
 8001ab2:	bf00      	nop
 8001ab4:	3714      	adds	r7, #20
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr

08001abe <IsChecksumm8bCorrectVma>:

bool IsChecksumm8bCorrectVma(uint8_t *msg, uint16_t length)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	b087      	sub	sp, #28
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	807b      	strh	r3, [r7, #2]
	uint8_t crcGot, crc = 0;
 8001aca:	2300      	movs	r3, #0
 8001acc:	75fb      	strb	r3, [r7, #23]
	int i;

	crcGot = msg[length-1] ;
 8001ace:	887b      	ldrh	r3, [r7, #2]
 8001ad0:	3b01      	subs	r3, #1
 8001ad2:	687a      	ldr	r2, [r7, #4]
 8001ad4:	4413      	add	r3, r2
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	73fb      	strb	r3, [r7, #15]

	for (i = 1; i < length - 1; ++i) {
 8001ada:	2301      	movs	r3, #1
 8001adc:	613b      	str	r3, [r7, #16]
 8001ade:	e009      	b.n	8001af4 <IsChecksumm8bCorrectVma+0x36>
		crc ^= msg[i];
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	687a      	ldr	r2, [r7, #4]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	781a      	ldrb	r2, [r3, #0]
 8001ae8:	7dfb      	ldrb	r3, [r7, #23]
 8001aea:	4053      	eors	r3, r2
 8001aec:	75fb      	strb	r3, [r7, #23]
	for (i = 1; i < length - 1; ++i) {
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	3301      	adds	r3, #1
 8001af2:	613b      	str	r3, [r7, #16]
 8001af4:	887b      	ldrh	r3, [r7, #2]
 8001af6:	3b01      	subs	r3, #1
 8001af8:	693a      	ldr	r2, [r7, #16]
 8001afa:	429a      	cmp	r2, r3
 8001afc:	dbf0      	blt.n	8001ae0 <IsChecksumm8bCorrectVma+0x22>
	}

	if (crc == crcGot) {
 8001afe:	7dfa      	ldrb	r2, [r7, #23]
 8001b00:	7bfb      	ldrb	r3, [r7, #15]
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d101      	bne.n	8001b0a <IsChecksumm8bCorrectVma+0x4c>
		return 1;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e000      	b.n	8001b0c <IsChecksumm8bCorrectVma+0x4e>
	}
	else {
		return 0;
 8001b0a:	2300      	movs	r3, #0
	}
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	371c      	adds	r7, #28
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr

08001b18 <AddChecksumm8bVma>:

void AddChecksumm8bVma(uint8_t *msg, uint16_t length)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b085      	sub	sp, #20
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	460b      	mov	r3, r1
 8001b22:	807b      	strh	r3, [r7, #2]
	uint8_t crc = 0;
 8001b24:	2300      	movs	r3, #0
 8001b26:	73fb      	strb	r3, [r7, #15]

	for(int i = 1; i < length - 1; i++) {
 8001b28:	2301      	movs	r3, #1
 8001b2a:	60bb      	str	r3, [r7, #8]
 8001b2c:	e009      	b.n	8001b42 <AddChecksumm8bVma+0x2a>
		crc ^= msg[i];
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	4413      	add	r3, r2
 8001b34:	781a      	ldrb	r2, [r3, #0]
 8001b36:	7bfb      	ldrb	r3, [r7, #15]
 8001b38:	4053      	eors	r3, r2
 8001b3a:	73fb      	strb	r3, [r7, #15]
	for(int i = 1; i < length - 1; i++) {
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	3301      	adds	r3, #1
 8001b40:	60bb      	str	r3, [r7, #8]
 8001b42:	887b      	ldrh	r3, [r7, #2]
 8001b44:	3b01      	subs	r3, #1
 8001b46:	68ba      	ldr	r2, [r7, #8]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	dbf0      	blt.n	8001b2e <AddChecksumm8bVma+0x16>
	}

	msg[length-1] = crc;
 8001b4c:	887b      	ldrh	r3, [r7, #2]
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	687a      	ldr	r2, [r7, #4]
 8001b52:	4413      	add	r3, r2
 8001b54:	7bfa      	ldrb	r2, [r7, #15]
 8001b56:	701a      	strb	r2, [r3, #0]
}
 8001b58:	bf00      	nop
 8001b5a:	3714      	adds	r7, #20
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr

08001b64 <PickBit>:
        array[i] = 0x00;
    }
}

bool PickBit(uint8_t input, uint8_t bit)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	460a      	mov	r2, r1
 8001b6e:	71fb      	strb	r3, [r7, #7]
 8001b70:	4613      	mov	r3, r2
 8001b72:	71bb      	strb	r3, [r7, #6]
	//return (bool) ((input << (7 - bit)) >> 7);

	switch(bit) {
 8001b74:	79bb      	ldrb	r3, [r7, #6]
 8001b76:	2b07      	cmp	r3, #7
 8001b78:	d857      	bhi.n	8001c2a <PickBit+0xc6>
 8001b7a:	a201      	add	r2, pc, #4	; (adr r2, 8001b80 <PickBit+0x1c>)
 8001b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b80:	08001ba1 	.word	0x08001ba1
 8001b84:	08001bb3 	.word	0x08001bb3
 8001b88:	08001bc5 	.word	0x08001bc5
 8001b8c:	08001bd7 	.word	0x08001bd7
 8001b90:	08001be9 	.word	0x08001be9
 8001b94:	08001bfb 	.word	0x08001bfb
 8001b98:	08001c0d 	.word	0x08001c0d
 8001b9c:	08001c1f 	.word	0x08001c1f
	case 0:
			return (bool) (input & 0b00000001);
 8001ba0:	79fb      	ldrb	r3, [r7, #7]
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	bf14      	ite	ne
 8001baa:	2301      	movne	r3, #1
 8001bac:	2300      	moveq	r3, #0
 8001bae:	b2db      	uxtb	r3, r3
 8001bb0:	e03c      	b.n	8001c2c <PickBit+0xc8>
	case 1:
			return (bool) (input & 0b00000010);
 8001bb2:	79fb      	ldrb	r3, [r7, #7]
 8001bb4:	f003 0302 	and.w	r3, r3, #2
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	bf14      	ite	ne
 8001bbc:	2301      	movne	r3, #1
 8001bbe:	2300      	moveq	r3, #0
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	e033      	b.n	8001c2c <PickBit+0xc8>
	case 2:
			return (bool) (input & 0b00000100);
 8001bc4:	79fb      	ldrb	r3, [r7, #7]
 8001bc6:	f003 0304 	and.w	r3, r3, #4
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	bf14      	ite	ne
 8001bce:	2301      	movne	r3, #1
 8001bd0:	2300      	moveq	r3, #0
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	e02a      	b.n	8001c2c <PickBit+0xc8>
	case 3:
			return (bool) (input & 0b00001000);
 8001bd6:	79fb      	ldrb	r3, [r7, #7]
 8001bd8:	f003 0308 	and.w	r3, r3, #8
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	bf14      	ite	ne
 8001be0:	2301      	movne	r3, #1
 8001be2:	2300      	moveq	r3, #0
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	e021      	b.n	8001c2c <PickBit+0xc8>
	case 4:
			return (bool) (input & 0b00010000);
 8001be8:	79fb      	ldrb	r3, [r7, #7]
 8001bea:	f003 0310 	and.w	r3, r3, #16
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	bf14      	ite	ne
 8001bf2:	2301      	movne	r3, #1
 8001bf4:	2300      	moveq	r3, #0
 8001bf6:	b2db      	uxtb	r3, r3
 8001bf8:	e018      	b.n	8001c2c <PickBit+0xc8>
	case 5:
			return (bool) (input & 0b00100000);
 8001bfa:	79fb      	ldrb	r3, [r7, #7]
 8001bfc:	f003 0320 	and.w	r3, r3, #32
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	bf14      	ite	ne
 8001c04:	2301      	movne	r3, #1
 8001c06:	2300      	moveq	r3, #0
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	e00f      	b.n	8001c2c <PickBit+0xc8>
	case 6:
			return (bool) (input & 0b01000000);
 8001c0c:	79fb      	ldrb	r3, [r7, #7]
 8001c0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	bf14      	ite	ne
 8001c16:	2301      	movne	r3, #1
 8001c18:	2300      	moveq	r3, #0
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	e006      	b.n	8001c2c <PickBit+0xc8>
	case 7:
			return (bool) (input & 0b10000000);
 8001c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	09db      	lsrs	r3, r3, #7
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	e000      	b.n	8001c2c <PickBit+0xc8>
	}
	return false;
 8001c2a:	2300      	movs	r3, #0
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	370c      	adds	r7, #12
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr

08001c38 <variableInit>:

uint16_t counterRx = 0;


void variableInit()
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001c3e:	af00      	add	r7, sp, #0
	rComputer.reset = 0;
 8001c40:	4b4e      	ldr	r3, [pc, #312]	; (8001d7c <variableInit+0x144>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	701a      	strb	r2, [r3, #0]

	rState.cameraNum = 0;
 8001c46:	4b4e      	ldr	r3, [pc, #312]	; (8001d80 <variableInit+0x148>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	701a      	strb	r2, [r3, #0]
	rState.contourSelected = 0;
 8001c4c:	4b4c      	ldr	r3, [pc, #304]	; (8001d80 <variableInit+0x148>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	705a      	strb	r2, [r3, #1]
	rState.flash = 0;
 8001c52:	4b4b      	ldr	r3, [pc, #300]	; (8001d80 <variableInit+0x148>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	709a      	strb	r2, [r3, #2]
	rState.operationMode = 0;
 8001c58:	4b49      	ldr	r3, [pc, #292]	; (8001d80 <variableInit+0x148>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	70da      	strb	r2, [r3, #3]
	rState.pcCounter = 0;
 8001c5e:	4b48      	ldr	r3, [pc, #288]	; (8001d80 <variableInit+0x148>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	711a      	strb	r2, [r3, #4]
	rState.lag_error = 0;
 8001c64:	4b46      	ldr	r3, [pc, #280]	; (8001d80 <variableInit+0x148>)
 8001c66:	f04f 0200 	mov.w	r2, #0
 8001c6a:	609a      	str	r2, [r3, #8]

	rSensors.yaw = 0;
 8001c6c:	4b45      	ldr	r3, [pc, #276]	; (8001d84 <variableInit+0x14c>)
 8001c6e:	f04f 0200 	mov.w	r2, #0
 8001c72:	609a      	str	r2, [r3, #8]
	rSensors.raw_yaw = 0;
 8001c74:	4b43      	ldr	r3, [pc, #268]	; (8001d84 <variableInit+0x14c>)
 8001c76:	f04f 0200 	mov.w	r2, #0
 8001c7a:	60da      	str	r2, [r3, #12]
	rSensors.roll =  0;
 8001c7c:	4b41      	ldr	r3, [pc, #260]	; (8001d84 <variableInit+0x14c>)
 8001c7e:	f04f 0200 	mov.w	r2, #0
 8001c82:	601a      	str	r2, [r3, #0]
	rSensors.pitch =  0;
 8001c84:	4b3f      	ldr	r3, [pc, #252]	; (8001d84 <variableInit+0x14c>)
 8001c86:	f04f 0200 	mov.w	r2, #0
 8001c8a:	605a      	str	r2, [r3, #4]

	rSensors.old_yaw = 0;
 8001c8c:	4b3d      	ldr	r3, [pc, #244]	; (8001d84 <variableInit+0x14c>)
 8001c8e:	f04f 0200 	mov.w	r2, #0
 8001c92:	611a      	str	r2, [r3, #16]
	rSensors.spins = 0;
 8001c94:	4b3b      	ldr	r3, [pc, #236]	; (8001d84 <variableInit+0x14c>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	831a      	strh	r2, [r3, #24]

	rSensors.pressure_raw = 0;
 8001c9a:	4b3a      	ldr	r3, [pc, #232]	; (8001d84 <variableInit+0x14c>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	659a      	str	r2, [r3, #88]	; 0x58
	rSensors.pressure = 0;
 8001ca0:	4b38      	ldr	r3, [pc, #224]	; (8001d84 <variableInit+0x14c>)
 8001ca2:	f04f 0200 	mov.w	r2, #0
 8001ca6:	65da      	str	r2, [r3, #92]	; 0x5c
	rSensors.pressure_null = 0;
 8001ca8:	4b36      	ldr	r3, [pc, #216]	; (8001d84 <variableInit+0x14c>)
 8001caa:	f04f 0200 	mov.w	r2, #0
 8001cae:	661a      	str	r2, [r3, #96]	; 0x60
	rSensors.last_pressure = 0;
 8001cb0:	4b34      	ldr	r3, [pc, #208]	; (8001d84 <variableInit+0x14c>)
 8001cb2:	f04f 0200 	mov.w	r2, #0
 8001cb6:	665a      	str	r2, [r3, #100]	; 0x64

	rSensors.pressure_watchdog_counter = 0;
 8001cb8:	4b32      	ldr	r3, [pc, #200]	; (8001d84 <variableInit+0x14c>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c

	rSensors.rollSpeed = 0;
 8001cc0:	4b30      	ldr	r3, [pc, #192]	; (8001d84 <variableInit+0x14c>)
 8001cc2:	f04f 0200 	mov.w	r2, #0
 8001cc6:	61da      	str	r2, [r3, #28]
	rSensors.pitchSpeed = 0;
 8001cc8:	4b2e      	ldr	r3, [pc, #184]	; (8001d84 <variableInit+0x14c>)
 8001cca:	f04f 0200 	mov.w	r2, #0
 8001cce:	621a      	str	r2, [r3, #32]
	rSensors.yawSpeed = 0;
 8001cd0:	4b2c      	ldr	r3, [pc, #176]	; (8001d84 <variableInit+0x14c>)
 8001cd2:	f04f 0200 	mov.w	r2, #0
 8001cd6:	625a      	str	r2, [r3, #36]	; 0x24

	rSensors.accelX = 0;
 8001cd8:	4b2a      	ldr	r3, [pc, #168]	; (8001d84 <variableInit+0x14c>)
 8001cda:	f04f 0200 	mov.w	r2, #0
 8001cde:	629a      	str	r2, [r3, #40]	; 0x28
	rSensors.accelY = 0;
 8001ce0:	4b28      	ldr	r3, [pc, #160]	; (8001d84 <variableInit+0x14c>)
 8001ce2:	f04f 0200 	mov.w	r2, #0
 8001ce6:	62da      	str	r2, [r3, #44]	; 0x2c
	rSensors.accelZ = 0;
 8001ce8:	4b26      	ldr	r3, [pc, #152]	; (8001d84 <variableInit+0x14c>)
 8001cea:	f04f 0200 	mov.w	r2, #0
 8001cee:	631a      	str	r2, [r3, #48]	; 0x30

	rSensors.magX = 0;
 8001cf0:	4b24      	ldr	r3, [pc, #144]	; (8001d84 <variableInit+0x14c>)
 8001cf2:	f04f 0200 	mov.w	r2, #0
 8001cf6:	635a      	str	r2, [r3, #52]	; 0x34
	rSensors.magY = 0;
 8001cf8:	4b22      	ldr	r3, [pc, #136]	; (8001d84 <variableInit+0x14c>)
 8001cfa:	f04f 0200 	mov.w	r2, #0
 8001cfe:	639a      	str	r2, [r3, #56]	; 0x38
	rSensors.magZ = 0;
 8001d00:	4b20      	ldr	r3, [pc, #128]	; (8001d84 <variableInit+0x14c>)
 8001d02:	f04f 0200 	mov.w	r2, #0
 8001d06:	63da      	str	r2, [r3, #60]	; 0x3c

	rSensors.quatA = 0;
 8001d08:	4b1e      	ldr	r3, [pc, #120]	; (8001d84 <variableInit+0x14c>)
 8001d0a:	f04f 0200 	mov.w	r2, #0
 8001d0e:	641a      	str	r2, [r3, #64]	; 0x40
	rSensors.quatB = 0;
 8001d10:	4b1c      	ldr	r3, [pc, #112]	; (8001d84 <variableInit+0x14c>)
 8001d12:	f04f 0200 	mov.w	r2, #0
 8001d16:	645a      	str	r2, [r3, #68]	; 0x44
	rSensors.quatC = 0;
 8001d18:	4b1a      	ldr	r3, [pc, #104]	; (8001d84 <variableInit+0x14c>)
 8001d1a:	f04f 0200 	mov.w	r2, #0
 8001d1e:	649a      	str	r2, [r3, #72]	; 0x48
	rSensors.quatD = 0;
 8001d20:	4b18      	ldr	r3, [pc, #96]	; (8001d84 <variableInit+0x14c>)
 8001d22:	f04f 0200 	mov.w	r2, #0
 8001d26:	64da      	str	r2, [r3, #76]	; 0x4c

    rDevice[DEV1].address = 0x03;
 8001d28:	4b17      	ldr	r3, [pc, #92]	; (8001d88 <variableInit+0x150>)
 8001d2a:	2203      	movs	r2, #3
 8001d2c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    rDevice[DEV2].address = 0x05;
 8001d30:	4b15      	ldr	r3, [pc, #84]	; (8001d88 <variableInit+0x150>)
 8001d32:	2205      	movs	r2, #5
 8001d34:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
    rDevice[GRAB].address = 0x02;
 8001d38:	4b13      	ldr	r3, [pc, #76]	; (8001d88 <variableInit+0x150>)
 8001d3a:	2202      	movs	r2, #2
 8001d3c:	729a      	strb	r2, [r3, #10]
    rDevice[GRAB_ROTATION].address = 0x06;
 8001d3e:	4b12      	ldr	r3, [pc, #72]	; (8001d88 <variableInit+0x150>)
 8001d40:	2206      	movs	r2, #6
 8001d42:	751a      	strb	r2, [r3, #20]
    rDevice[TILT].address = 0x01;
 8001d44:	4b10      	ldr	r3, [pc, #64]	; (8001d88 <variableInit+0x150>)
 8001d46:	2201      	movs	r2, #1
 8001d48:	779a      	strb	r2, [r3, #30]

	rSensors.startIMU = true;
 8001d4a:	4b0e      	ldr	r3, [pc, #56]	; (8001d84 <variableInit+0x14c>)
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	rSensors.startPressure = true;
 8001d52:	4b0c      	ldr	r3, [pc, #48]	; (8001d84 <variableInit+0x14c>)
 8001d54:	2201      	movs	r2, #1
 8001d56:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

	thrustersInit();
 8001d5a:	f003 fb5f 	bl	800541c <thrustersInit>

	// Flash reading
	struct flashConfiguration_s config;
	flashReadSettings(&config);
 8001d5e:	463b      	mov	r3, r7
 8001d60:	4618      	mov	r0, r3
 8001d62:	f001 f987 	bl	8003074 <flashReadSettings>
	flashReadStructure(&config);
 8001d66:	463b      	mov	r3, r7
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f001 fb3d 	bl	80033e8 <flashReadStructure>

	// Thrusters initialization
	if(rState.flash) {
 8001d6e:	4b04      	ldr	r3, [pc, #16]	; (8001d80 <variableInit+0x148>)
 8001d70:	789b      	ldrb	r3, [r3, #2]
 8001d72:	2b00      	cmp	r3, #0
		return;
	}
}
 8001d74:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	20001e40 	.word	0x20001e40
 8001d80:	20001d2c 	.word	0x20001d2c
 8001d84:	20001dc8 	.word	0x20001dc8
 8001d88:	20001e74 	.word	0x20001e74

08001d8c <uartBusesInit>:

void uartBusesInit()
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
	// Shore UART configuration
	uartBus[SHORE_UART].huart = &huart3; // Link to huart will be set before receiving
 8001d92:	4b75      	ldr	r3, [pc, #468]	; (8001f68 <uartBusesInit+0x1dc>)
 8001d94:	4a75      	ldr	r2, [pc, #468]	; (8001f6c <uartBusesInit+0x1e0>)
 8001d96:	631a      	str	r2, [r3, #48]	; 0x30
	uartBus[SHORE_UART].rxBuffer = ShoreRequestBuffer;
 8001d98:	4b73      	ldr	r3, [pc, #460]	; (8001f68 <uartBusesInit+0x1dc>)
 8001d9a:	4a75      	ldr	r2, [pc, #468]	; (8001f70 <uartBusesInit+0x1e4>)
 8001d9c:	601a      	str	r2, [r3, #0]
	uartBus[SHORE_UART].txBuffer = ShoreResponseBuffer;
 8001d9e:	4b72      	ldr	r3, [pc, #456]	; (8001f68 <uartBusesInit+0x1dc>)
 8001da0:	4a74      	ldr	r2, [pc, #464]	; (8001f74 <uartBusesInit+0x1e8>)
 8001da2:	605a      	str	r2, [r3, #4]
	uartBus[SHORE_UART].rxLength = 0; // Length of the received message will be determined when first byte will be received
 8001da4:	4b70      	ldr	r3, [pc, #448]	; (8001f68 <uartBusesInit+0x1dc>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	uartBus[SHORE_UART].txLength = 0; // Length of the transmitted message will be determined before transmit
 8001dac:	4b6e      	ldr	r3, [pc, #440]	; (8001f68 <uartBusesInit+0x1dc>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	uartBus[SHORE_UART].brokenRxTolerance = 20;
 8001db4:	4b6c      	ldr	r3, [pc, #432]	; (8001f68 <uartBusesInit+0x1dc>)
 8001db6:	2214      	movs	r2, #20
 8001db8:	771a      	strb	r2, [r3, #28]
	uartBus[SHORE_UART].timeoutRxTolerance = 500;
 8001dba:	4b6b      	ldr	r3, [pc, #428]	; (8001f68 <uartBusesInit+0x1dc>)
 8001dbc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001dc0:	621a      	str	r2, [r3, #32]
	uartBus[SHORE_UART].receiveTimeout = 200;
 8001dc2:	4b69      	ldr	r3, [pc, #420]	; (8001f68 <uartBusesInit+0x1dc>)
 8001dc4:	22c8      	movs	r2, #200	; 0xc8
 8001dc6:	629a      	str	r2, [r3, #40]	; 0x28
	uartBus[SHORE_UART].transmitTimeout = 200;
 8001dc8:	4b67      	ldr	r3, [pc, #412]	; (8001f68 <uartBusesInit+0x1dc>)
 8001dca:	22c8      	movs	r2, #200	; 0xc8
 8001dcc:	62da      	str	r2, [r3, #44]	; 0x2c
	uartBus[SHORE_UART].txrxType = TXRX_IT;
 8001dce:	4b66      	ldr	r3, [pc, #408]	; (8001f68 <uartBusesInit+0x1dc>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	// Thrusters UART configuration
	uartBus[THRUSTERS_UART].huart = &huart1;
 8001dd6:	4b64      	ldr	r3, [pc, #400]	; (8001f68 <uartBusesInit+0x1dc>)
 8001dd8:	4a67      	ldr	r2, [pc, #412]	; (8001f78 <uartBusesInit+0x1ec>)
 8001dda:	669a      	str	r2, [r3, #104]	; 0x68
	uartBus[THRUSTERS_UART].rxBuffer = 0; // Receive bugger will be set before receive
 8001ddc:	4b62      	ldr	r3, [pc, #392]	; (8001f68 <uartBusesInit+0x1dc>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	639a      	str	r2, [r3, #56]	; 0x38
	uartBus[THRUSTERS_UART].txBuffer = 0; // Transmit bugger will be set before transmit
 8001de2:	4b61      	ldr	r3, [pc, #388]	; (8001f68 <uartBusesInit+0x1dc>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	63da      	str	r2, [r3, #60]	; 0x3c
	uartBus[THRUSTERS_UART].rxLength = 0; // Receive length will be set before transmit
 8001de8:	4b5f      	ldr	r3, [pc, #380]	; (8001f68 <uartBusesInit+0x1dc>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	uartBus[THRUSTERS_UART].txLength = 0; // Transmit length will be set before transmit
 8001df0:	4b5d      	ldr	r3, [pc, #372]	; (8001f68 <uartBusesInit+0x1dc>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
	uartBus[THRUSTERS_UART].brokenRxTolerance = 0; // There is no special event on this bus
 8001df8:	4b5b      	ldr	r3, [pc, #364]	; (8001f68 <uartBusesInit+0x1dc>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	uartBus[THRUSTERS_UART].timeoutRxTolerance = 0; // There is no special event on this bus
 8001e00:	4b59      	ldr	r3, [pc, #356]	; (8001f68 <uartBusesInit+0x1dc>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	659a      	str	r2, [r3, #88]	; 0x58
	uartBus[THRUSTERS_UART].receiveTimeout = 100;
 8001e06:	4b58      	ldr	r3, [pc, #352]	; (8001f68 <uartBusesInit+0x1dc>)
 8001e08:	2264      	movs	r2, #100	; 0x64
 8001e0a:	661a      	str	r2, [r3, #96]	; 0x60
	uartBus[THRUSTERS_UART].transmitTimeout = 100;
 8001e0c:	4b56      	ldr	r3, [pc, #344]	; (8001f68 <uartBusesInit+0x1dc>)
 8001e0e:	2264      	movs	r2, #100	; 0x64
 8001e10:	665a      	str	r2, [r3, #100]	; 0x64
	uartBus[THRUSTERS_UART].txrxType = TXRX_DMA;
 8001e12:	4b55      	ldr	r3, [pc, #340]	; (8001f68 <uartBusesInit+0x1dc>)
 8001e14:	2201      	movs	r2, #1
 8001e16:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c

	// Devices UART configuration
	uartBus[DEVICES_UART].huart = &huart4;
 8001e1a:	4b53      	ldr	r3, [pc, #332]	; (8001f68 <uartBusesInit+0x1dc>)
 8001e1c:	4a57      	ldr	r2, [pc, #348]	; (8001f7c <uartBusesInit+0x1f0>)
 8001e1e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	uartBus[DEVICES_UART].rxBuffer = 0; // Receive bugger will be set before receive
 8001e22:	4b51      	ldr	r3, [pc, #324]	; (8001f68 <uartBusesInit+0x1dc>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	671a      	str	r2, [r3, #112]	; 0x70
	uartBus[DEVICES_UART].txBuffer = 0; // Transmit bugger will be set before transmit
 8001e28:	4b4f      	ldr	r3, [pc, #316]	; (8001f68 <uartBusesInit+0x1dc>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	675a      	str	r2, [r3, #116]	; 0x74
	uartBus[DEVICES_UART].rxLength = DEVICES_REQUEST_LENGTH;
 8001e2e:	4b4e      	ldr	r3, [pc, #312]	; (8001f68 <uartBusesInit+0x1dc>)
 8001e30:	2207      	movs	r2, #7
 8001e32:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
	uartBus[DEVICES_UART].txLength = DEVICES_RESPONSE_LENGTH;
 8001e36:	4b4c      	ldr	r3, [pc, #304]	; (8001f68 <uartBusesInit+0x1dc>)
 8001e38:	220a      	movs	r2, #10
 8001e3a:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
	uartBus[DEVICES_UART].brokenRxTolerance = 0; // There is no special event on this bus
 8001e3e:	4b4a      	ldr	r3, [pc, #296]	; (8001f68 <uartBusesInit+0x1dc>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
	uartBus[DEVICES_UART].timeoutRxTolerance = 0; // There is no special event on this bus
 8001e46:	4b48      	ldr	r3, [pc, #288]	; (8001f68 <uartBusesInit+0x1dc>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	uartBus[DEVICES_UART].receiveTimeout = 100;
 8001e4e:	4b46      	ldr	r3, [pc, #280]	; (8001f68 <uartBusesInit+0x1dc>)
 8001e50:	2264      	movs	r2, #100	; 0x64
 8001e52:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	uartBus[DEVICES_UART].transmitTimeout = 100;
 8001e56:	4b44      	ldr	r3, [pc, #272]	; (8001f68 <uartBusesInit+0x1dc>)
 8001e58:	2264      	movs	r2, #100	; 0x64
 8001e5a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	uartBus[DEVICES_UART].txrxType = TXRX_DMA;
 8001e5e:	4b42      	ldr	r3, [pc, #264]	; (8001f68 <uartBusesInit+0x1dc>)
 8001e60:	2201      	movs	r2, #1
 8001e62:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

	// IMU UART configuration
	uartBus[IMU_UART].huart = &huart2;
 8001e66:	4b40      	ldr	r3, [pc, #256]	; (8001f68 <uartBusesInit+0x1dc>)
 8001e68:	4a45      	ldr	r2, [pc, #276]	; (8001f80 <uartBusesInit+0x1f4>)
 8001e6a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	uartBus[IMU_UART].rxBuffer = ImuResponseBuffer;
 8001e6e:	4b3e      	ldr	r3, [pc, #248]	; (8001f68 <uartBusesInit+0x1dc>)
 8001e70:	4a44      	ldr	r2, [pc, #272]	; (8001f84 <uartBusesInit+0x1f8>)
 8001e72:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	uartBus[IMU_UART].txBuffer = 0; // Buffer will be set before transmit
 8001e76:	4b3c      	ldr	r3, [pc, #240]	; (8001f68 <uartBusesInit+0x1dc>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	uartBus[IMU_UART].rxLength = 0; // Receive length will be set before transmit
 8001e7e:	4b3a      	ldr	r3, [pc, #232]	; (8001f68 <uartBusesInit+0x1dc>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
	uartBus[IMU_UART].txLength = 0; // Transmit length will be set before transmit
 8001e86:	4b38      	ldr	r3, [pc, #224]	; (8001f68 <uartBusesInit+0x1dc>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
	uartBus[IMU_UART].brokenRxTolerance = 0; // There is no special event on this bus
 8001e8e:	4b36      	ldr	r3, [pc, #216]	; (8001f68 <uartBusesInit+0x1dc>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
	uartBus[IMU_UART].timeoutRxTolerance = 0; // There is no special event on this bus
 8001e96:	4b34      	ldr	r3, [pc, #208]	; (8001f68 <uartBusesInit+0x1dc>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	uartBus[IMU_UART].receiveTimeout = 100;
 8001e9e:	4b32      	ldr	r3, [pc, #200]	; (8001f68 <uartBusesInit+0x1dc>)
 8001ea0:	2264      	movs	r2, #100	; 0x64
 8001ea2:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	uartBus[IMU_UART].transmitTimeout = 100;
 8001ea6:	4b30      	ldr	r3, [pc, #192]	; (8001f68 <uartBusesInit+0x1dc>)
 8001ea8:	2264      	movs	r2, #100	; 0x64
 8001eaa:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	uartBus[IMU_UART].txrxType = TXRX_IT;
 8001eae:	4b2e      	ldr	r3, [pc, #184]	; (8001f68 <uartBusesInit+0x1dc>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

	for(uint8_t i=0; i<UART_NUMBER; i++) {
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	71fb      	strb	r3, [r7, #7]
 8001eba:	e04a      	b.n	8001f52 <uartBusesInit+0x1c6>
		uartBus[i].packageReceived = false;
 8001ebc:	79fa      	ldrb	r2, [r7, #7]
 8001ebe:	492a      	ldr	r1, [pc, #168]	; (8001f68 <uartBusesInit+0x1dc>)
 8001ec0:	4613      	mov	r3, r2
 8001ec2:	00db      	lsls	r3, r3, #3
 8001ec4:	1a9b      	subs	r3, r3, r2
 8001ec6:	00db      	lsls	r3, r3, #3
 8001ec8:	440b      	add	r3, r1
 8001eca:	3308      	adds	r3, #8
 8001ecc:	2200      	movs	r2, #0
 8001ece:	701a      	strb	r2, [r3, #0]
		uartBus[i].packageTransmitted = false;
 8001ed0:	79fa      	ldrb	r2, [r7, #7]
 8001ed2:	4925      	ldr	r1, [pc, #148]	; (8001f68 <uartBusesInit+0x1dc>)
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	00db      	lsls	r3, r3, #3
 8001ed8:	1a9b      	subs	r3, r3, r2
 8001eda:	00db      	lsls	r3, r3, #3
 8001edc:	440b      	add	r3, r1
 8001ede:	3309      	adds	r3, #9
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	701a      	strb	r2, [r3, #0]
		uartBus[i].successRxCounter = 0;
 8001ee4:	79fa      	ldrb	r2, [r7, #7]
 8001ee6:	4920      	ldr	r1, [pc, #128]	; (8001f68 <uartBusesInit+0x1dc>)
 8001ee8:	4613      	mov	r3, r2
 8001eea:	00db      	lsls	r3, r3, #3
 8001eec:	1a9b      	subs	r3, r3, r2
 8001eee:	00db      	lsls	r3, r3, #3
 8001ef0:	440b      	add	r3, r1
 8001ef2:	330a      	adds	r3, #10
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	801a      	strh	r2, [r3, #0]
		uartBus[i].brokenRxCounter = 0;
 8001ef8:	79fa      	ldrb	r2, [r7, #7]
 8001efa:	491b      	ldr	r1, [pc, #108]	; (8001f68 <uartBusesInit+0x1dc>)
 8001efc:	4613      	mov	r3, r2
 8001efe:	00db      	lsls	r3, r3, #3
 8001f00:	1a9b      	subs	r3, r3, r2
 8001f02:	00db      	lsls	r3, r3, #3
 8001f04:	440b      	add	r3, r1
 8001f06:	330c      	adds	r3, #12
 8001f08:	2200      	movs	r2, #0
 8001f0a:	601a      	str	r2, [r3, #0]
		uartBus[i].outdatedRxCounter = 0;
 8001f0c:	79fa      	ldrb	r2, [r7, #7]
 8001f0e:	4916      	ldr	r1, [pc, #88]	; (8001f68 <uartBusesInit+0x1dc>)
 8001f10:	4613      	mov	r3, r2
 8001f12:	00db      	lsls	r3, r3, #3
 8001f14:	1a9b      	subs	r3, r3, r2
 8001f16:	00db      	lsls	r3, r3, #3
 8001f18:	440b      	add	r3, r1
 8001f1a:	3310      	adds	r3, #16
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
		uartBus[i].timeoutCounter = 0;
 8001f20:	79fa      	ldrb	r2, [r7, #7]
 8001f22:	4911      	ldr	r1, [pc, #68]	; (8001f68 <uartBusesInit+0x1dc>)
 8001f24:	4613      	mov	r3, r2
 8001f26:	00db      	lsls	r3, r3, #3
 8001f28:	1a9b      	subs	r3, r3, r2
 8001f2a:	00db      	lsls	r3, r3, #3
 8001f2c:	440b      	add	r3, r1
 8001f2e:	3314      	adds	r3, #20
 8001f30:	f04f 0200 	mov.w	r2, #0
 8001f34:	601a      	str	r2, [r3, #0]
		uartBus[i].lastMessage = 0;
 8001f36:	79fa      	ldrb	r2, [r7, #7]
 8001f38:	490b      	ldr	r1, [pc, #44]	; (8001f68 <uartBusesInit+0x1dc>)
 8001f3a:	4613      	mov	r3, r2
 8001f3c:	00db      	lsls	r3, r3, #3
 8001f3e:	1a9b      	subs	r3, r3, r2
 8001f40:	00db      	lsls	r3, r3, #3
 8001f42:	440b      	add	r3, r1
 8001f44:	3318      	adds	r3, #24
 8001f46:	f04f 0200 	mov.w	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
	for(uint8_t i=0; i<UART_NUMBER; i++) {
 8001f4c:	79fb      	ldrb	r3, [r7, #7]
 8001f4e:	3301      	adds	r3, #1
 8001f50:	71fb      	strb	r3, [r7, #7]
 8001f52:	79fb      	ldrb	r3, [r7, #7]
 8001f54:	2b03      	cmp	r3, #3
 8001f56:	d9b1      	bls.n	8001ebc <uartBusesInit+0x130>
	}
}
 8001f58:	bf00      	nop
 8001f5a:	bf00      	nop
 8001f5c:	370c      	adds	r7, #12
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	2000018c 	.word	0x2000018c
 8001f6c:	20002814 	.word	0x20002814
 8001f70:	2000228c 	.word	0x2000228c
 8001f74:	200022e0 	.word	0x200022e0
 8001f78:	20002704 	.word	0x20002704
 8001f7c:	2000267c 	.word	0x2000267c
 8001f80:	2000278c 	.word	0x2000278c
 8001f84:	20002344 	.word	0x20002344

08001f88 <i2cBusesInit>:

void i2cBusesInit()
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
	// TODO refactor i2c communication routines
	i2cBus[DEV_I2C].hi2c = &hi2c1; // Link to hi2c will be set before receiving
 8001f8c:	4b03      	ldr	r3, [pc, #12]	; (8001f9c <i2cBusesInit+0x14>)
 8001f8e:	4a04      	ldr	r2, [pc, #16]	; (8001fa0 <i2cBusesInit+0x18>)
 8001f90:	601a      	str	r2, [r3, #0]
}
 8001f92:	bf00      	nop
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr
 8001f9c:	2000026c 	.word	0x2000026c
 8001fa0:	200023ec 	.word	0x200023ec

08001fa4 <transmitPackage>:


bool transmitPackage(struct uartBus_s *bus, bool isrMode)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	460b      	mov	r3, r1
 8001fae:	70fb      	strb	r3, [r7, #3]
    bus->packageTransmitted = false;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	725a      	strb	r2, [r3, #9]

    HAL_UART_AbortTransmit_IT(bus->huart);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f009 f9be 	bl	800b33c <HAL_UART_AbortTransmit_IT>
    switch(bus->txrxType) {
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d00d      	beq.n	8001fe6 <transmitPackage+0x42>
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d117      	bne.n	8001ffe <transmitPackage+0x5a>
        case TXRX_DMA:
            HAL_UART_Transmit_DMA(bus->huart, bus->txBuffer, bus->txLength);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6859      	ldr	r1, [r3, #4]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001fdc:	b29b      	uxth	r3, r3
 8001fde:	461a      	mov	r2, r3
 8001fe0:	f009 f8ec 	bl	800b1bc <HAL_UART_Transmit_DMA>
            break;
 8001fe4:	e00d      	b.n	8002002 <transmitPackage+0x5e>
        case TXRX_IT:
        	HAL_UART_Transmit_IT(bus->huart, bus->txBuffer, bus->txLength);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6859      	ldr	r1, [r3, #4]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001ff4:	b29b      	uxth	r3, r3
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	f009 f83e 	bl	800b078 <HAL_UART_Transmit_IT>
            break;
 8001ffc:	e001      	b.n	8002002 <transmitPackage+0x5e>
        default:
            return false;
 8001ffe:	2300      	movs	r3, #0
 8002000:	e036      	b.n	8002070 <transmitPackage+0xcc>
    }

    bus->timeoutCounter = fromTickToMs(xTaskGetTickCount());
 8002002:	f00c fb4b 	bl	800e69c <xTaskGetTickCount>
 8002006:	4603      	mov	r3, r0
 8002008:	4618      	mov	r0, r3
 800200a:	f7fe ffd3 	bl	8000fb4 <fromTickToMs>
 800200e:	eef0 7a40 	vmov.f32	s15, s0
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	edc3 7a05 	vstr	s15, [r3, #20]
    while (!bus->packageTransmitted && !isrMode) {
 8002018:	e01c      	b.n	8002054 <transmitPackage+0xb0>
    	if(fromTickToMs(xTaskGetTickCount()) - bus->timeoutCounter > bus->transmitTimeout) {
 800201a:	f00c fb3f 	bl	800e69c <xTaskGetTickCount>
 800201e:	4603      	mov	r3, r0
 8002020:	4618      	mov	r0, r3
 8002022:	f7fe ffc7 	bl	8000fb4 <fromTickToMs>
 8002026:	eeb0 7a40 	vmov.f32	s14, s0
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	edd3 7a05 	vldr	s15, [r3, #20]
 8002030:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002038:	ee07 3a90 	vmov	s15, r3
 800203c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002040:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002048:	dd01      	ble.n	800204e <transmitPackage+0xaa>
    		return false;
 800204a:	2300      	movs	r3, #0
 800204c:	e010      	b.n	8002070 <transmitPackage+0xcc>
    	}
    	osDelay(DELAY_UART_TIMEOUT);
 800204e:	2032      	movs	r0, #50	; 0x32
 8002050:	f00a fffa 	bl	800d048 <osDelay>
    while (!bus->packageTransmitted && !isrMode) {
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	7a5b      	ldrb	r3, [r3, #9]
 8002058:	f083 0301 	eor.w	r3, r3, #1
 800205c:	b2db      	uxtb	r3, r3
 800205e:	2b00      	cmp	r3, #0
 8002060:	d005      	beq.n	800206e <transmitPackage+0xca>
 8002062:	78fb      	ldrb	r3, [r7, #3]
 8002064:	f083 0301 	eor.w	r3, r3, #1
 8002068:	b2db      	uxtb	r3, r3
 800206a:	2b00      	cmp	r3, #0
 800206c:	d1d5      	bne.n	800201a <transmitPackage+0x76>
    }
    return true;
 800206e:	2301      	movs	r3, #1
}
 8002070:	4618      	mov	r0, r3
 8002072:	3708      	adds	r7, #8
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}

08002078 <transmitAndReceive>:
	}
	return true;
}

bool transmitAndReceive(struct uartBus_s *bus, bool isrMode)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	460b      	mov	r3, r1
 8002082:	70fb      	strb	r3, [r7, #3]
	bus->packageReceived = false;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2200      	movs	r2, #0
 8002088:	721a      	strb	r2, [r3, #8]
	bus->packageTransmitted = false;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	725a      	strb	r2, [r3, #9]

	HAL_UART_AbortReceive_IT(bus->huart);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002094:	4618      	mov	r0, r3
 8002096:	f009 f9c9 	bl	800b42c <HAL_UART_AbortReceive_IT>
	HAL_UART_AbortTransmit_IT(bus->huart);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209e:	4618      	mov	r0, r3
 80020a0:	f009 f94c 	bl	800b33c <HAL_UART_AbortTransmit_IT>
	switch(bus->txrxType) {
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d018      	beq.n	80020e0 <transmitAndReceive+0x68>
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d12d      	bne.n	800210e <transmitAndReceive+0x96>
		case TXRX_DMA:
			HAL_UART_Receive_DMA(bus->huart, bus->rxBuffer, bus->rxLength);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6819      	ldr	r1, [r3, #0]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80020c0:	b29b      	uxth	r3, r3
 80020c2:	461a      	mov	r2, r3
 80020c4:	f009 f8f6 	bl	800b2b4 <HAL_UART_Receive_DMA>
			HAL_UART_Transmit_DMA(bus->huart, bus->txBuffer, bus->txLength);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6859      	ldr	r1, [r3, #4]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80020d6:	b29b      	uxth	r3, r3
 80020d8:	461a      	mov	r2, r3
 80020da:	f009 f86f 	bl	800b1bc <HAL_UART_Transmit_DMA>
			break;
 80020de:	e018      	b.n	8002112 <transmitAndReceive+0x9a>
		case TXRX_IT:
			HAL_UART_Receive_IT(bus->huart, bus->rxBuffer, bus->rxLength);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6819      	ldr	r1, [r3, #0]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80020ee:	b29b      	uxth	r3, r3
 80020f0:	461a      	mov	r2, r3
 80020f2:	f009 f81f 	bl	800b134 <HAL_UART_Receive_IT>
			HAL_UART_Transmit_IT(bus->huart, bus->txBuffer, bus->txLength);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6859      	ldr	r1, [r3, #4]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002104:	b29b      	uxth	r3, r3
 8002106:	461a      	mov	r2, r3
 8002108:	f008 ffb6 	bl	800b078 <HAL_UART_Transmit_IT>
			break;
 800210c:	e001      	b.n	8002112 <transmitAndReceive+0x9a>
		default:
			return false;
 800210e:	2300      	movs	r3, #0
 8002110:	e03d      	b.n	800218e <transmitAndReceive+0x116>
	}

	bus->timeoutCounter = fromTickToMs(xTaskGetTickCount());
 8002112:	f00c fac3 	bl	800e69c <xTaskGetTickCount>
 8002116:	4603      	mov	r3, r0
 8002118:	4618      	mov	r0, r3
 800211a:	f7fe ff4b 	bl	8000fb4 <fromTickToMs>
 800211e:	eef0 7a40 	vmov.f32	s15, s0
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	edc3 7a05 	vstr	s15, [r3, #20]
	while (!bus->packageTransmitted && !bus->packageReceived && !isrMode) {
 8002128:	e01c      	b.n	8002164 <transmitAndReceive+0xec>
		if(fromTickToMs(xTaskGetTickCount()) - bus->timeoutCounter > bus->transmitTimeout) {
 800212a:	f00c fab7 	bl	800e69c <xTaskGetTickCount>
 800212e:	4603      	mov	r3, r0
 8002130:	4618      	mov	r0, r3
 8002132:	f7fe ff3f 	bl	8000fb4 <fromTickToMs>
 8002136:	eeb0 7a40 	vmov.f32	s14, s0
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	edd3 7a05 	vldr	s15, [r3, #20]
 8002140:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002148:	ee07 3a90 	vmov	s15, r3
 800214c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002150:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002154:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002158:	dd01      	ble.n	800215e <transmitAndReceive+0xe6>
			return false;
 800215a:	2300      	movs	r3, #0
 800215c:	e017      	b.n	800218e <transmitAndReceive+0x116>
		}
		osDelay(DELAY_UART_TIMEOUT);
 800215e:	2032      	movs	r0, #50	; 0x32
 8002160:	f00a ff72 	bl	800d048 <osDelay>
	while (!bus->packageTransmitted && !bus->packageReceived && !isrMode) {
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	7a5b      	ldrb	r3, [r3, #9]
 8002168:	f083 0301 	eor.w	r3, r3, #1
 800216c:	b2db      	uxtb	r3, r3
 800216e:	2b00      	cmp	r3, #0
 8002170:	d00c      	beq.n	800218c <transmitAndReceive+0x114>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	7a1b      	ldrb	r3, [r3, #8]
 8002176:	f083 0301 	eor.w	r3, r3, #1
 800217a:	b2db      	uxtb	r3, r3
 800217c:	2b00      	cmp	r3, #0
 800217e:	d005      	beq.n	800218c <transmitAndReceive+0x114>
 8002180:	78fb      	ldrb	r3, [r7, #3]
 8002182:	f083 0301 	eor.w	r3, r3, #1
 8002186:	b2db      	uxtb	r3, r3
 8002188:	2b00      	cmp	r3, #0
 800218a:	d1ce      	bne.n	800212a <transmitAndReceive+0xb2>
	}
	return true;
 800218c:	2301      	movs	r3, #1
}
 800218e:	4618      	mov	r0, r3
 8002190:	3708      	adds	r7, #8
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
	...

08002198 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002198:	b480      	push	{r7}
 800219a:	b085      	sub	sp, #20
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
	if(huart == uartBus[SHORE_UART].huart) {
 80021a0:	4b18      	ldr	r3, [pc, #96]	; (8002204 <HAL_UART_TxCpltCallback+0x6c>)
 80021a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d103      	bne.n	80021b2 <HAL_UART_TxCpltCallback+0x1a>
		uartBus[SHORE_UART].packageTransmitted = true;
 80021aa:	4b16      	ldr	r3, [pc, #88]	; (8002204 <HAL_UART_TxCpltCallback+0x6c>)
 80021ac:	2201      	movs	r2, #1
 80021ae:	725a      	strb	r2, [r3, #9]
		return;
 80021b0:	e022      	b.n	80021f8 <HAL_UART_TxCpltCallback+0x60>
	}

	struct uartBus_s *bus = 0;
 80021b2:	2300      	movs	r3, #0
 80021b4:	60bb      	str	r3, [r7, #8]
	for(uint8_t i=0; i<UART_NUMBER; i++) {
 80021b6:	2300      	movs	r3, #0
 80021b8:	73fb      	strb	r3, [r7, #15]
 80021ba:	e01a      	b.n	80021f2 <HAL_UART_TxCpltCallback+0x5a>
		if(uartBus[i].huart == huart) {
 80021bc:	7bfa      	ldrb	r2, [r7, #15]
 80021be:	4911      	ldr	r1, [pc, #68]	; (8002204 <HAL_UART_TxCpltCallback+0x6c>)
 80021c0:	4613      	mov	r3, r2
 80021c2:	00db      	lsls	r3, r3, #3
 80021c4:	1a9b      	subs	r3, r3, r2
 80021c6:	00db      	lsls	r3, r3, #3
 80021c8:	440b      	add	r3, r1
 80021ca:	3330      	adds	r3, #48	; 0x30
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d10b      	bne.n	80021ec <HAL_UART_TxCpltCallback+0x54>
			bus = &uartBus[i];
 80021d4:	7bfa      	ldrb	r2, [r7, #15]
 80021d6:	4613      	mov	r3, r2
 80021d8:	00db      	lsls	r3, r3, #3
 80021da:	1a9b      	subs	r3, r3, r2
 80021dc:	00db      	lsls	r3, r3, #3
 80021de:	4a09      	ldr	r2, [pc, #36]	; (8002204 <HAL_UART_TxCpltCallback+0x6c>)
 80021e0:	4413      	add	r3, r2
 80021e2:	60bb      	str	r3, [r7, #8]
			bus->packageTransmitted = true;
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	2201      	movs	r2, #1
 80021e8:	725a      	strb	r2, [r3, #9]
			break;
 80021ea:	e005      	b.n	80021f8 <HAL_UART_TxCpltCallback+0x60>
	for(uint8_t i=0; i<UART_NUMBER; i++) {
 80021ec:	7bfb      	ldrb	r3, [r7, #15]
 80021ee:	3301      	adds	r3, #1
 80021f0:	73fb      	strb	r3, [r7, #15]
 80021f2:	7bfb      	ldrb	r3, [r7, #15]
 80021f4:	2b03      	cmp	r3, #3
 80021f6:	d9e1      	bls.n	80021bc <HAL_UART_TxCpltCallback+0x24>
		}
	}
}
 80021f8:	3714      	adds	r7, #20
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop
 8002204:	2000018c 	.word	0x2000018c

08002208 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
	if(huart == uartBus[SHORE_UART].huart) {
 8002210:	4b25      	ldr	r3, [pc, #148]	; (80022a8 <HAL_UART_RxCpltCallback+0xa0>)
 8002212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002214:	687a      	ldr	r2, [r7, #4]
 8002216:	429a      	cmp	r2, r3
 8002218:	d102      	bne.n	8002220 <HAL_UART_RxCpltCallback+0x18>
		ShoreReceive();
 800221a:	f000 f85d 	bl	80022d8 <ShoreReceive>
		return;
 800221e:	e040      	b.n	80022a2 <HAL_UART_RxCpltCallback+0x9a>
	}
	if(huart == uartBus[IMU_UART].huart)
 8002220:	4b21      	ldr	r3, [pc, #132]	; (80022a8 <HAL_UART_RxCpltCallback+0xa0>)
 8002222:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	429a      	cmp	r2, r3
 800222a:	d10c      	bne.n	8002246 <HAL_UART_RxCpltCallback+0x3e>
		HAL_UART_Receive_IT(uartBus[IMU_UART].huart, uartBus[IMU_UART].rxBuffer, uartBus[IMU_UART].rxLength);
 800222c:	4b1e      	ldr	r3, [pc, #120]	; (80022a8 <HAL_UART_RxCpltCallback+0xa0>)
 800222e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002232:	4a1d      	ldr	r2, [pc, #116]	; (80022a8 <HAL_UART_RxCpltCallback+0xa0>)
 8002234:	f8d2 10a8 	ldr.w	r1, [r2, #168]	; 0xa8
 8002238:	4a1b      	ldr	r2, [pc, #108]	; (80022a8 <HAL_UART_RxCpltCallback+0xa0>)
 800223a:	f892 20cc 	ldrb.w	r2, [r2, #204]	; 0xcc
 800223e:	b292      	uxth	r2, r2
 8002240:	4618      	mov	r0, r3
 8002242:	f008 ff77 	bl	800b134 <HAL_UART_Receive_IT>

	struct uartBus_s *bus = 0;
 8002246:	2300      	movs	r3, #0
 8002248:	60bb      	str	r3, [r7, #8]
	for(uint8_t i=0; i<UART_NUMBER; i++) {
 800224a:	2300      	movs	r3, #0
 800224c:	73fb      	strb	r3, [r7, #15]
 800224e:	e025      	b.n	800229c <HAL_UART_RxCpltCallback+0x94>
		if(uartBus[i].huart == huart) {
 8002250:	7bfa      	ldrb	r2, [r7, #15]
 8002252:	4915      	ldr	r1, [pc, #84]	; (80022a8 <HAL_UART_RxCpltCallback+0xa0>)
 8002254:	4613      	mov	r3, r2
 8002256:	00db      	lsls	r3, r3, #3
 8002258:	1a9b      	subs	r3, r3, r2
 800225a:	00db      	lsls	r3, r3, #3
 800225c:	440b      	add	r3, r1
 800225e:	3330      	adds	r3, #48	; 0x30
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	687a      	ldr	r2, [r7, #4]
 8002264:	429a      	cmp	r2, r3
 8002266:	d116      	bne.n	8002296 <HAL_UART_RxCpltCallback+0x8e>
			bus = &uartBus[i];
 8002268:	7bfa      	ldrb	r2, [r7, #15]
 800226a:	4613      	mov	r3, r2
 800226c:	00db      	lsls	r3, r3, #3
 800226e:	1a9b      	subs	r3, r3, r2
 8002270:	00db      	lsls	r3, r3, #3
 8002272:	4a0d      	ldr	r2, [pc, #52]	; (80022a8 <HAL_UART_RxCpltCallback+0xa0>)
 8002274:	4413      	add	r3, r2
 8002276:	60bb      	str	r3, [r7, #8]
			bus->packageReceived = true;
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	2201      	movs	r2, #1
 800227c:	721a      	strb	r2, [r3, #8]
			bus->lastMessage = fromTickToMs(xTaskGetTickCount());
 800227e:	f00c fa0d 	bl	800e69c <xTaskGetTickCount>
 8002282:	4603      	mov	r3, r0
 8002284:	4618      	mov	r0, r3
 8002286:	f7fe fe95 	bl	8000fb4 <fromTickToMs>
 800228a:	eef0 7a40 	vmov.f32	s15, s0
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	edc3 7a06 	vstr	s15, [r3, #24]
			break;
 8002294:	e005      	b.n	80022a2 <HAL_UART_RxCpltCallback+0x9a>
	for(uint8_t i=0; i<UART_NUMBER; i++) {
 8002296:	7bfb      	ldrb	r3, [r7, #15]
 8002298:	3301      	adds	r3, #1
 800229a:	73fb      	strb	r3, [r7, #15]
 800229c:	7bfb      	ldrb	r3, [r7, #15]
 800229e:	2b03      	cmp	r3, #3
 80022a0:	d9d6      	bls.n	8002250 <HAL_UART_RxCpltCallback+0x48>
		}
	}
}
 80022a2:	3710      	adds	r7, #16
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	2000018c 	.word	0x2000018c

080022ac <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
	MS5837_I2C_MasterRxCplt(hi2c);
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	f7fe ffb9 	bl	800122c <MS5837_I2C_MasterRxCplt>
}
 80022ba:	bf00      	nop
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}

080022c2 <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80022c2:	b580      	push	{r7, lr}
 80022c4:	b082      	sub	sp, #8
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
	MS5837_I2C_MasterTxCplt(hi2c);
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	f7fe fffe 	bl	80012cc <MS5837_I2C_MasterTxCplt>
}
 80022d0:	bf00      	nop
 80022d2:	3708      	adds	r7, #8
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <ShoreReceive>:
	MS5837_I2C_MasterError(hi2c);
}


void ShoreReceive()
{
 80022d8:	b590      	push	{r4, r7, lr}
 80022da:	b085      	sub	sp, #20
 80022dc:	af02      	add	r7, sp, #8
	static portBASE_TYPE xHigherPriorityTaskWoken;
	xHigherPriorityTaskWoken = pdFALSE;
 80022de:	4b39      	ldr	r3, [pc, #228]	; (80023c4 <ShoreReceive+0xec>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]
	if(counterRx == 0) {
 80022e4:	4b38      	ldr	r3, [pc, #224]	; (80023c8 <ShoreReceive+0xf0>)
 80022e6:	881b      	ldrh	r3, [r3, #0]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d142      	bne.n	8002372 <ShoreReceive+0x9a>
		for(uint8_t i=0; i<SHORE_REQUEST_MODES_NUMBER; ++i) {
 80022ec:	2300      	movs	r3, #0
 80022ee:	71fb      	strb	r3, [r7, #7]
 80022f0:	e03b      	b.n	800236a <ShoreReceive+0x92>
			if(uartBus[SHORE_UART].rxBuffer[0] == ShoreCodes[i]) {
 80022f2:	4b36      	ldr	r3, [pc, #216]	; (80023cc <ShoreReceive+0xf4>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	781a      	ldrb	r2, [r3, #0]
 80022f8:	79fb      	ldrb	r3, [r7, #7]
 80022fa:	4935      	ldr	r1, [pc, #212]	; (80023d0 <ShoreReceive+0xf8>)
 80022fc:	5ccb      	ldrb	r3, [r1, r3]
 80022fe:	429a      	cmp	r2, r3
 8002300:	d125      	bne.n	800234e <ShoreReceive+0x76>
				counterRx = 1;
 8002302:	4b31      	ldr	r3, [pc, #196]	; (80023c8 <ShoreReceive+0xf0>)
 8002304:	2201      	movs	r2, #1
 8002306:	801a      	strh	r2, [r3, #0]
				uartBus[SHORE_UART].rxLength = ShoreLength[i]-1;
 8002308:	79fb      	ldrb	r3, [r7, #7]
 800230a:	4a32      	ldr	r2, [pc, #200]	; (80023d4 <ShoreReceive+0xfc>)
 800230c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002310:	b2db      	uxtb	r3, r3
 8002312:	3b01      	subs	r3, #1
 8002314:	b2da      	uxtb	r2, r3
 8002316:	4b2d      	ldr	r3, [pc, #180]	; (80023cc <ShoreReceive+0xf4>)
 8002318:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
				HAL_UART_Receive_IT(uartBus[SHORE_UART].huart, uartBus[SHORE_UART].rxBuffer+1, uartBus[SHORE_UART].rxLength);
 800231c:	4b2b      	ldr	r3, [pc, #172]	; (80023cc <ShoreReceive+0xf4>)
 800231e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002320:	4b2a      	ldr	r3, [pc, #168]	; (80023cc <ShoreReceive+0xf4>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	3301      	adds	r3, #1
 8002326:	4a29      	ldr	r2, [pc, #164]	; (80023cc <ShoreReceive+0xf4>)
 8002328:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800232c:	b292      	uxth	r2, r2
 800232e:	4619      	mov	r1, r3
 8002330:	f008 ff00 	bl	800b134 <HAL_UART_Receive_IT>
				xTimerStartFromISR(UARTTimer, &xHigherPriorityTaskWoken);
 8002334:	4b28      	ldr	r3, [pc, #160]	; (80023d8 <ShoreReceive+0x100>)
 8002336:	681c      	ldr	r4, [r3, #0]
 8002338:	f00c f9c0 	bl	800e6bc <xTaskGetTickCountFromISR>
 800233c:	4602      	mov	r2, r0
 800233e:	2300      	movs	r3, #0
 8002340:	9300      	str	r3, [sp, #0]
 8002342:	4b20      	ldr	r3, [pc, #128]	; (80023c4 <ShoreReceive+0xec>)
 8002344:	2106      	movs	r1, #6
 8002346:	4620      	mov	r0, r4
 8002348:	f00d f81c 	bl	800f384 <xTimerGenericCommand>
				break;
 800234c:	e026      	b.n	800239c <ShoreReceive+0xc4>
			}

			if(i == SHORE_REQUEST_MODES_NUMBER-1) {
 800234e:	79fb      	ldrb	r3, [r7, #7]
 8002350:	2b02      	cmp	r3, #2
 8002352:	d107      	bne.n	8002364 <ShoreReceive+0x8c>
				HAL_UART_Receive_IT(uartBus[SHORE_UART].huart, uartBus[SHORE_UART].rxBuffer, 1);
 8002354:	4b1d      	ldr	r3, [pc, #116]	; (80023cc <ShoreReceive+0xf4>)
 8002356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002358:	4a1c      	ldr	r2, [pc, #112]	; (80023cc <ShoreReceive+0xf4>)
 800235a:	6811      	ldr	r1, [r2, #0]
 800235c:	2201      	movs	r2, #1
 800235e:	4618      	mov	r0, r3
 8002360:	f008 fee8 	bl	800b134 <HAL_UART_Receive_IT>
		for(uint8_t i=0; i<SHORE_REQUEST_MODES_NUMBER; ++i) {
 8002364:	79fb      	ldrb	r3, [r7, #7]
 8002366:	3301      	adds	r3, #1
 8002368:	71fb      	strb	r3, [r7, #7]
 800236a:	79fb      	ldrb	r3, [r7, #7]
 800236c:	2b02      	cmp	r3, #2
 800236e:	d9c0      	bls.n	80022f2 <ShoreReceive+0x1a>
 8002370:	e014      	b.n	800239c <ShoreReceive+0xc4>
			}
		}
	}
	else if(counterRx == 1) {
 8002372:	4b15      	ldr	r3, [pc, #84]	; (80023c8 <ShoreReceive+0xf0>)
 8002374:	881b      	ldrh	r3, [r3, #0]
 8002376:	2b01      	cmp	r3, #1
 8002378:	d110      	bne.n	800239c <ShoreReceive+0xc4>
		uartBus[SHORE_UART].packageReceived = true;
 800237a:	4b14      	ldr	r3, [pc, #80]	; (80023cc <ShoreReceive+0xf4>)
 800237c:	2201      	movs	r2, #1
 800237e:	721a      	strb	r2, [r3, #8]
		uartBus[SHORE_UART].lastMessage = fromTickToMs(xTaskGetTickCount());
 8002380:	f00c f98c 	bl	800e69c <xTaskGetTickCount>
 8002384:	4603      	mov	r3, r0
 8002386:	4618      	mov	r0, r3
 8002388:	f7fe fe14 	bl	8000fb4 <fromTickToMs>
 800238c:	eef0 7a40 	vmov.f32	s15, s0
 8002390:	4b0e      	ldr	r3, [pc, #56]	; (80023cc <ShoreReceive+0xf4>)
 8002392:	edc3 7a06 	vstr	s15, [r3, #24]
		counterRx = 2;
 8002396:	4b0c      	ldr	r3, [pc, #48]	; (80023c8 <ShoreReceive+0xf0>)
 8002398:	2202      	movs	r2, #2
 800239a:	801a      	strh	r2, [r3, #0]
	}

	if (xHigherPriorityTaskWoken == pdTRUE) {
 800239c:	4b09      	ldr	r3, [pc, #36]	; (80023c4 <ShoreReceive+0xec>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d10a      	bne.n	80023ba <ShoreReceive+0xe2>
		xHigherPriorityTaskWoken = pdFALSE;
 80023a4:	4b07      	ldr	r3, [pc, #28]	; (80023c4 <ShoreReceive+0xec>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	601a      	str	r2, [r3, #0]
		taskYIELD();
 80023aa:	4b0c      	ldr	r3, [pc, #48]	; (80023dc <ShoreReceive+0x104>)
 80023ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023b0:	601a      	str	r2, [r3, #0]
 80023b2:	f3bf 8f4f 	dsb	sy
 80023b6:	f3bf 8f6f 	isb	sy
	}
}
 80023ba:	bf00      	nop
 80023bc:	370c      	adds	r7, #12
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd90      	pop	{r4, r7, pc}
 80023c2:	bf00      	nop
 80023c4:	20000278 	.word	0x20000278
 80023c8:	20000274 	.word	0x20000274
 80023cc:	2000018c 	.word	0x2000018c
 80023d0:	08010bc4 	.word	0x08010bc4
 80023d4:	08010bbc 	.word	0x08010bbc
 80023d8:	20000280 	.word	0x20000280
 80023dc:	e000ed04 	.word	0xe000ed04

080023e0 <DevicesRequestUpdate>:

void DevicesRequestUpdate(uint8_t *buf, uint8_t dev)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b084      	sub	sp, #16
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	460b      	mov	r3, r1
 80023ea:	70fb      	strb	r3, [r7, #3]
	struct devicesRequest_s req;

    req.AA1 = 0xAA;
 80023ec:	23aa      	movs	r3, #170	; 0xaa
 80023ee:	723b      	strb	r3, [r7, #8]
    req.AA2 = 0xAA;
 80023f0:	23aa      	movs	r3, #170	; 0xaa
 80023f2:	727b      	strb	r3, [r7, #9]
    req.address = rDevice[dev].address;
 80023f4:	78fa      	ldrb	r2, [r7, #3]
 80023f6:	4916      	ldr	r1, [pc, #88]	; (8002450 <DevicesRequestUpdate+0x70>)
 80023f8:	4613      	mov	r3, r2
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	4413      	add	r3, r2
 80023fe:	005b      	lsls	r3, r3, #1
 8002400:	440b      	add	r3, r1
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	72bb      	strb	r3, [r7, #10]
    req.setting = rDevice[dev].settings;
 8002406:	78fa      	ldrb	r2, [r7, #3]
 8002408:	4911      	ldr	r1, [pc, #68]	; (8002450 <DevicesRequestUpdate+0x70>)
 800240a:	4613      	mov	r3, r2
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	4413      	add	r3, r2
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	440b      	add	r3, r1
 8002414:	3301      	adds	r3, #1
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	72fb      	strb	r3, [r7, #11]
    //req.velocity1 = 0;
    //req.velocity2 = rDevice[dev].force;

   // if(dev == GRAB) {
    	req.velocity1 = rDevice[GRAB_ROTATION].force;
 800241a:	4b0d      	ldr	r3, [pc, #52]	; (8002450 <DevicesRequestUpdate+0x70>)
 800241c:	f993 3016 	ldrsb.w	r3, [r3, #22]
 8002420:	733b      	strb	r3, [r7, #12]
    	req.velocity2 = rDevice[GRAB].force;
 8002422:	4b0b      	ldr	r3, [pc, #44]	; (8002450 <DevicesRequestUpdate+0x70>)
 8002424:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8002428:	737b      	strb	r3, [r7, #13]
//    		rLogicDevice[LOGDEV_LIFTER].state = LOGDEV_NULL;
//    	}
//    }


    memcpy((void*)buf, (void*)&req, DEVICES_REQUEST_LENGTH);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	461a      	mov	r2, r3
 800242e:	f107 0308 	add.w	r3, r7, #8
 8002432:	6818      	ldr	r0, [r3, #0]
 8002434:	6010      	str	r0, [r2, #0]
 8002436:	8899      	ldrh	r1, [r3, #4]
 8002438:	799b      	ldrb	r3, [r3, #6]
 800243a:	8091      	strh	r1, [r2, #4]
 800243c:	7193      	strb	r3, [r2, #6]
    AddChecksumm8b(buf, DEVICES_REQUEST_LENGTH);
 800243e:	2107      	movs	r1, #7
 8002440:	6878      	ldr	r0, [r7, #4]
 8002442:	f7ff fb14 	bl	8001a6e <AddChecksumm8b>
}
 8002446:	bf00      	nop
 8002448:	3710      	adds	r7, #16
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	20001e74 	.word	0x20001e74

08002454 <DevicesResponseUpdate>:

void DevicesResponseUpdate(uint8_t *buf, uint8_t dev)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b086      	sub	sp, #24
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	460b      	mov	r3, r1
 800245e:	70fb      	strb	r3, [r7, #3]
    if(IsChecksumm8bCorrect(buf, DEVICES_RESPONSE_LENGTH)) {
 8002460:	210a      	movs	r1, #10
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f7ff fad6 	bl	8001a14 <IsChecksumm8bCorrect>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d04a      	beq.n	8002504 <DevicesResponseUpdate+0xb0>
    	struct devicesResponse_s res;
    	memcpy((void*)&res, (void*)buf, DEVICES_RESPONSE_LENGTH);
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	f107 030c 	add.w	r3, r7, #12
 8002474:	6810      	ldr	r0, [r2, #0]
 8002476:	6851      	ldr	r1, [r2, #4]
 8002478:	c303      	stmia	r3!, {r0, r1}
 800247a:	8912      	ldrh	r2, [r2, #8]
 800247c:	801a      	strh	r2, [r3, #0]

        rDevice[dev].current = res.current1;
 800247e:	78fa      	ldrb	r2, [r7, #3]
 8002480:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 8002484:	b298      	uxth	r0, r3
 8002486:	4924      	ldr	r1, [pc, #144]	; (8002518 <DevicesResponseUpdate+0xc4>)
 8002488:	4613      	mov	r3, r2
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	4413      	add	r3, r2
 800248e:	005b      	lsls	r3, r3, #1
 8002490:	440b      	add	r3, r1
 8002492:	3304      	adds	r3, #4
 8002494:	4602      	mov	r2, r0
 8002496:	801a      	strh	r2, [r3, #0]
        rDevice[dev].velocity1 = res.velocity1;
 8002498:	78fa      	ldrb	r2, [r7, #3]
 800249a:	7cf8      	ldrb	r0, [r7, #19]
 800249c:	491e      	ldr	r1, [pc, #120]	; (8002518 <DevicesResponseUpdate+0xc4>)
 800249e:	4613      	mov	r3, r2
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	4413      	add	r3, r2
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	440b      	add	r3, r1
 80024a8:	3307      	adds	r3, #7
 80024aa:	4602      	mov	r2, r0
 80024ac:	701a      	strb	r2, [r3, #0]
        rDevice[dev].velocity2 = res.velocity2;
 80024ae:	78fa      	ldrb	r2, [r7, #3]
 80024b0:	7d38      	ldrb	r0, [r7, #20]
 80024b2:	4919      	ldr	r1, [pc, #100]	; (8002518 <DevicesResponseUpdate+0xc4>)
 80024b4:	4613      	mov	r3, r2
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	4413      	add	r3, r2
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	440b      	add	r3, r1
 80024be:	3308      	adds	r3, #8
 80024c0:	4602      	mov	r2, r0
 80024c2:	701a      	strb	r2, [r3, #0]

        if(rDevice[DEV2].velocity1 == 0x00 && dev == DEV2) {
 80024c4:	4b14      	ldr	r3, [pc, #80]	; (8002518 <DevicesResponseUpdate+0xc4>)
 80024c6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d106      	bne.n	80024dc <DevicesResponseUpdate+0x88>
 80024ce:	78fb      	ldrb	r3, [r7, #3]
 80024d0:	2b05      	cmp	r3, #5
 80024d2:	d103      	bne.n	80024dc <DevicesResponseUpdate+0x88>
        	rLogicDevice[LOGDEV_LIFTER].state = LOGDEV_FORWARD_SAT;
 80024d4:	4b11      	ldr	r3, [pc, #68]	; (800251c <DevicesResponseUpdate+0xc8>)
 80024d6:	2203      	movs	r2, #3
 80024d8:	701a      	strb	r2, [r3, #0]
 80024da:	e00a      	b.n	80024f2 <DevicesResponseUpdate+0x9e>
        }
        else if(rDevice[DEV2].velocity2 == 0x00 && dev == DEV2) {
 80024dc:	4b0e      	ldr	r3, [pc, #56]	; (8002518 <DevicesResponseUpdate+0xc4>)
 80024de:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d105      	bne.n	80024f2 <DevicesResponseUpdate+0x9e>
 80024e6:	78fb      	ldrb	r3, [r7, #3]
 80024e8:	2b05      	cmp	r3, #5
 80024ea:	d102      	bne.n	80024f2 <DevicesResponseUpdate+0x9e>
        	rLogicDevice[LOGDEV_LIFTER].state = LOGDEV_BACKWARD_SAT;
 80024ec:	4b0b      	ldr	r3, [pc, #44]	; (800251c <DevicesResponseUpdate+0xc8>)
 80024ee:	2204      	movs	r2, #4
 80024f0:	701a      	strb	r2, [r3, #0]
        }
        // TODO make errors work pls
        //writeBit(&(robot->device[dev].errors), res.errors, AGAR);

        ++uartBus[DEVICES_UART].successRxCounter;
 80024f2:	4b0b      	ldr	r3, [pc, #44]	; (8002520 <DevicesResponseUpdate+0xcc>)
 80024f4:	f8b3 307a 	ldrh.w	r3, [r3, #122]	; 0x7a
 80024f8:	3301      	adds	r3, #1
 80024fa:	b29a      	uxth	r2, r3
 80024fc:	4b08      	ldr	r3, [pc, #32]	; (8002520 <DevicesResponseUpdate+0xcc>)
 80024fe:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
    }
    else {
    	++uartBus[DEVICES_UART].brokenRxCounter;
    }
}
 8002502:	e004      	b.n	800250e <DevicesResponseUpdate+0xba>
    	++uartBus[DEVICES_UART].brokenRxCounter;
 8002504:	4b06      	ldr	r3, [pc, #24]	; (8002520 <DevicesResponseUpdate+0xcc>)
 8002506:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002508:	3301      	adds	r3, #1
 800250a:	4a05      	ldr	r2, [pc, #20]	; (8002520 <DevicesResponseUpdate+0xcc>)
 800250c:	67d3      	str	r3, [r2, #124]	; 0x7c
}
 800250e:	bf00      	nop
 8002510:	3718      	adds	r7, #24
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	20001e74 	.word	0x20001e74
 800251c:	20001eb0 	.word	0x20001eb0
 8002520:	2000018c 	.word	0x2000018c

08002524 <ShoreRequest>:

void ShoreRequest(uint8_t *requestBuf)
{
 8002524:	b5b0      	push	{r4, r5, r7, lr}
 8002526:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 800252a:	af00      	add	r7, sp, #0
 800252c:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8002530:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 8002534:	6018      	str	r0, [r3, #0]
	bool flag = false;
 8002536:	2300      	movs	r3, #0
 8002538:	f887 3237 	strb.w	r3, [r7, #567]	; 0x237
	flag = IsCrc16ChecksummCorrect(requestBuf, SHORE_REQUEST_LENGTH);
 800253c:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8002540:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 8002544:	211f      	movs	r1, #31
 8002546:	6818      	ldr	r0, [r3, #0]
 8002548:	f7ff fa2b 	bl	80019a2 <IsCrc16ChecksummCorrect>
 800254c:	4603      	mov	r3, r0
 800254e:	f887 3237 	strb.w	r3, [r7, #567]	; 0x237
    if (IsCrc16ChecksummCorrect(requestBuf, SHORE_REQUEST_LENGTH)) {
 8002552:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8002556:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 800255a:	211f      	movs	r1, #31
 800255c:	6818      	ldr	r0, [r3, #0]
 800255e:	f7ff fa20 	bl	80019a2 <IsCrc16ChecksummCorrect>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	f000 8142 	beq.w	80027ee <ShoreRequest+0x2ca>
    	struct shoreRequest_s req;
    	memcpy((void*)&req, (void*)requestBuf, SHORE_REQUEST_LENGTH);
 800256a:	f507 730e 	add.w	r3, r7, #568	; 0x238
 800256e:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f507 7405 	add.w	r4, r7, #532	; 0x214
 8002578:	461d      	mov	r5, r3
 800257a:	6828      	ldr	r0, [r5, #0]
 800257c:	6869      	ldr	r1, [r5, #4]
 800257e:	68aa      	ldr	r2, [r5, #8]
 8002580:	68eb      	ldr	r3, [r5, #12]
 8002582:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002584:	6928      	ldr	r0, [r5, #16]
 8002586:	6969      	ldr	r1, [r5, #20]
 8002588:	69aa      	ldr	r2, [r5, #24]
 800258a:	c407      	stmia	r4!, {r0, r1, r2}
 800258c:	8bab      	ldrh	r3, [r5, #28]
 800258e:	7faa      	ldrb	r2, [r5, #30]
 8002590:	8023      	strh	r3, [r4, #0]
 8002592:	4613      	mov	r3, r2
 8002594:	70a3      	strb	r3, [r4, #2]

    	uint8_t tempCameraNum = 0;
 8002596:	2300      	movs	r3, #0
 8002598:	f887 3236 	strb.w	r3, [r7, #566]	; 0x236

        rJoySpeed.march = req.march;
 800259c:	f8d7 3217 	ldr.w	r3, [r7, #535]	; 0x217
 80025a0:	4a98      	ldr	r2, [pc, #608]	; (8002804 <ShoreRequest+0x2e0>)
 80025a2:	6013      	str	r3, [r2, #0]
        rJoySpeed.lag = req.lag;
 80025a4:	f8d7 321b 	ldr.w	r3, [r7, #539]	; 0x21b
 80025a8:	4a96      	ldr	r2, [pc, #600]	; (8002804 <ShoreRequest+0x2e0>)
 80025aa:	6053      	str	r3, [r2, #4]
        rJoySpeed.depth = req.depth;
 80025ac:	f8d7 321f 	ldr.w	r3, [r7, #543]	; 0x21f
 80025b0:	4a94      	ldr	r2, [pc, #592]	; (8002804 <ShoreRequest+0x2e0>)
 80025b2:	6093      	str	r3, [r2, #8]
        rJoySpeed.roll = req.roll;
 80025b4:	f8d7 3223 	ldr.w	r3, [r7, #547]	; 0x223
 80025b8:	4a92      	ldr	r2, [pc, #584]	; (8002804 <ShoreRequest+0x2e0>)
 80025ba:	60d3      	str	r3, [r2, #12]
        rJoySpeed.pitch = req.pitch;
 80025bc:	f8d7 3227 	ldr.w	r3, [r7, #551]	; 0x227
 80025c0:	4a90      	ldr	r2, [pc, #576]	; (8002804 <ShoreRequest+0x2e0>)
 80025c2:	6113      	str	r3, [r2, #16]
        rJoySpeed.yaw = req.yaw;
 80025c4:	f8d7 322b 	ldr.w	r3, [r7, #555]	; 0x22b
 80025c8:	4a8e      	ldr	r2, [pc, #568]	; (8002804 <ShoreRequest+0x2e0>)
 80025ca:	6153      	str	r3, [r2, #20]

        rDevice[GRAB].force = req.grab;
 80025cc:	f997 2230 	ldrsb.w	r2, [r7, #560]	; 0x230
 80025d0:	4b8d      	ldr	r3, [pc, #564]	; (8002808 <ShoreRequest+0x2e4>)
 80025d2:	731a      	strb	r2, [r3, #12]
        if (rDevice[GRAB].force < -127) {
 80025d4:	4b8c      	ldr	r3, [pc, #560]	; (8002808 <ShoreRequest+0x2e4>)
 80025d6:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80025da:	f113 0f80 	cmn.w	r3, #128	; 0x80
 80025de:	d102      	bne.n	80025e6 <ShoreRequest+0xc2>
            rDevice[GRAB].force = -127;
 80025e0:	4b89      	ldr	r3, [pc, #548]	; (8002808 <ShoreRequest+0x2e4>)
 80025e2:	2281      	movs	r2, #129	; 0x81
 80025e4:	731a      	strb	r2, [r3, #12]
        }
        rDevice[TILT].force = req.drop;
 80025e6:	f997 222f 	ldrsb.w	r2, [r7, #559]	; 0x22f
 80025ea:	4b87      	ldr	r3, [pc, #540]	; (8002808 <ShoreRequest+0x2e4>)
 80025ec:	f883 2020 	strb.w	r2, [r3, #32]
        if (rDevice[TILT].force < -127) {
 80025f0:	4b85      	ldr	r3, [pc, #532]	; (8002808 <ShoreRequest+0x2e4>)
 80025f2:	f993 3020 	ldrsb.w	r3, [r3, #32]
 80025f6:	f113 0f80 	cmn.w	r3, #128	; 0x80
 80025fa:	d103      	bne.n	8002604 <ShoreRequest+0xe0>
        	rDevice[TILT].force = -127;
 80025fc:	4b82      	ldr	r3, [pc, #520]	; (8002808 <ShoreRequest+0x2e4>)
 80025fe:	2281      	movs	r2, #129	; 0x81
 8002600:	f883 2020 	strb.w	r2, [r3, #32]
//        rDevice[DEV1].force = req.dev1;
//        rDevice[DEV2].force = req.dev2;

//        rState.lag_error = (float) req.lag_error;

        rSensors.startIMU = PickBit(req.stabilize_flags, SHORE_STABILIZE_IMU_BIT);
 8002604:	f897 3216 	ldrb.w	r3, [r7, #534]	; 0x216
 8002608:	2106      	movs	r1, #6
 800260a:	4618      	mov	r0, r3
 800260c:	f7ff faaa 	bl	8001b64 <PickBit>
 8002610:	4603      	mov	r3, r0
 8002612:	461a      	mov	r2, r3
 8002614:	4b7d      	ldr	r3, [pc, #500]	; (800280c <ShoreRequest+0x2e8>)
 8002616:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        if(PickBit(req.stabilize_flags, SHORE_STABILIZE_SAVE_BIT)) {
 800261a:	f897 3216 	ldrb.w	r3, [r7, #534]	; 0x216
 800261e:	2107      	movs	r1, #7
 8002620:	4618      	mov	r0, r3
 8002622:	f7ff fa9f 	bl	8001b64 <PickBit>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d009      	beq.n	8002640 <ShoreRequest+0x11c>
        	struct flashConfiguration_s config;
        	flashFillStructure(&config);
 800262c:	f107 030c 	add.w	r3, r7, #12
 8002630:	4618      	mov	r0, r3
 8002632:	f000 fd7d 	bl	8003130 <flashFillStructure>
        	flashWriteSettings(&config);
 8002636:	f107 030c 	add.w	r3, r7, #12
 800263a:	4618      	mov	r0, r3
 800263c:	f000 fd3e 	bl	80030bc <flashWriteSettings>
        }

//        tempCameraNum = req.cameras;

        uint8_t old_reset = rComputer.reset;
 8002640:	4b73      	ldr	r3, [pc, #460]	; (8002810 <ShoreRequest+0x2ec>)
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	f887 3235 	strb.w	r3, [r7, #565]	; 0x235
   //         	HAL_GPIO_WritePin(PC_CONTROL2_GPIO_Port, PC_CONTROL2_Pin, GPIO_PIN_SET); // ONOFF
//            }
//        }
//        rComputer.reset = req.pc_reset;

        bool wasEnabled = rStabConstants[STAB_YAW].enable;
 8002648:	4b72      	ldr	r3, [pc, #456]	; (8002814 <ShoreRequest+0x2f0>)
 800264a:	f893 30e4 	ldrb.w	r3, [r3, #228]	; 0xe4
 800264e:	f887 3234 	strb.w	r3, [r7, #564]	; 0x234
        rStabConstants[STAB_YAW].enable = PickBit(req.stabilize_flags, SHORE_STABILIZE_YAW_BIT);
 8002652:	f897 3216 	ldrb.w	r3, [r7, #534]	; 0x216
 8002656:	2103      	movs	r1, #3
 8002658:	4618      	mov	r0, r3
 800265a:	f7ff fa83 	bl	8001b64 <PickBit>
 800265e:	4603      	mov	r3, r0
 8002660:	461a      	mov	r2, r3
 8002662:	4b6c      	ldr	r3, [pc, #432]	; (8002814 <ShoreRequest+0x2f0>)
 8002664:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
        if(wasEnabled == false && rStabConstants[STAB_YAW].enable == true) {
 8002668:	f897 3234 	ldrb.w	r3, [r7, #564]	; 0x234
 800266c:	f083 0301 	eor.w	r3, r3, #1
 8002670:	b2db      	uxtb	r3, r3
 8002672:	2b00      	cmp	r3, #0
 8002674:	d007      	beq.n	8002686 <ShoreRequest+0x162>
 8002676:	4b67      	ldr	r3, [pc, #412]	; (8002814 <ShoreRequest+0x2f0>)
 8002678:	f893 30e4 	ldrb.w	r3, [r3, #228]	; 0xe4
 800267c:	2b00      	cmp	r3, #0
 800267e:	d002      	beq.n	8002686 <ShoreRequest+0x162>
        	stabilizationStart(STAB_YAW);
 8002680:	2003      	movs	r0, #3
 8002682:	f002 fa1d 	bl	8004ac0 <stabilizationStart>
        }

        wasEnabled = rStabConstants[STAB_ROLL].enable;
 8002686:	4b63      	ldr	r3, [pc, #396]	; (8002814 <ShoreRequest+0x2f0>)
 8002688:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800268c:	f887 3234 	strb.w	r3, [r7, #564]	; 0x234
        rStabConstants[STAB_ROLL].enable = PickBit(req.stabilize_flags, SHORE_STABILIZE_ROLL_BIT);
 8002690:	f897 3216 	ldrb.w	r3, [r7, #534]	; 0x216
 8002694:	2101      	movs	r1, #1
 8002696:	4618      	mov	r0, r3
 8002698:	f7ff fa64 	bl	8001b64 <PickBit>
 800269c:	4603      	mov	r3, r0
 800269e:	461a      	mov	r2, r3
 80026a0:	4b5c      	ldr	r3, [pc, #368]	; (8002814 <ShoreRequest+0x2f0>)
 80026a2:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
        if(wasEnabled == false && rStabConstants[STAB_ROLL].enable == true) {
 80026a6:	f897 3234 	ldrb.w	r3, [r7, #564]	; 0x234
 80026aa:	f083 0301 	eor.w	r3, r3, #1
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d007      	beq.n	80026c4 <ShoreRequest+0x1a0>
 80026b4:	4b57      	ldr	r3, [pc, #348]	; (8002814 <ShoreRequest+0x2f0>)
 80026b6:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d002      	beq.n	80026c4 <ShoreRequest+0x1a0>
        	stabilizationStart(STAB_ROLL);
 80026be:	2004      	movs	r0, #4
 80026c0:	f002 f9fe 	bl	8004ac0 <stabilizationStart>
        }

        wasEnabled = rStabConstants[STAB_PITCH].enable;
 80026c4:	4b53      	ldr	r3, [pc, #332]	; (8002814 <ShoreRequest+0x2f0>)
 80026c6:	f893 317c 	ldrb.w	r3, [r3, #380]	; 0x17c
 80026ca:	f887 3234 	strb.w	r3, [r7, #564]	; 0x234
        rStabConstants[STAB_PITCH].enable = true; //PickBit(req.stabilize_flags, SHORE_STABILIZE_PITCH_BIT);
 80026ce:	4b51      	ldr	r3, [pc, #324]	; (8002814 <ShoreRequest+0x2f0>)
 80026d0:	2201      	movs	r2, #1
 80026d2:	f883 217c 	strb.w	r2, [r3, #380]	; 0x17c
        if(wasEnabled == false && rStabConstants[STAB_PITCH].enable == true) {
 80026d6:	f897 3234 	ldrb.w	r3, [r7, #564]	; 0x234
 80026da:	f083 0301 	eor.w	r3, r3, #1
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d007      	beq.n	80026f4 <ShoreRequest+0x1d0>
 80026e4:	4b4b      	ldr	r3, [pc, #300]	; (8002814 <ShoreRequest+0x2f0>)
 80026e6:	f893 317c 	ldrb.w	r3, [r3, #380]	; 0x17c
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d002      	beq.n	80026f4 <ShoreRequest+0x1d0>
        	stabilizationStart(STAB_PITCH);
 80026ee:	2005      	movs	r0, #5
 80026f0:	f002 f9e6 	bl	8004ac0 <stabilizationStart>
        }

        wasEnabled = rStabConstants[STAB_DEPTH].enable;
 80026f4:	4b47      	ldr	r3, [pc, #284]	; (8002814 <ShoreRequest+0x2f0>)
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	f887 3234 	strb.w	r3, [r7, #564]	; 0x234
        rStabConstants[STAB_DEPTH].enable = PickBit(req.stabilize_flags, SHORE_STABILIZE_DEPTH_BIT);
 80026fc:	f897 3216 	ldrb.w	r3, [r7, #534]	; 0x216
 8002700:	2100      	movs	r1, #0
 8002702:	4618      	mov	r0, r3
 8002704:	f7ff fa2e 	bl	8001b64 <PickBit>
 8002708:	4603      	mov	r3, r0
 800270a:	461a      	mov	r2, r3
 800270c:	4b41      	ldr	r3, [pc, #260]	; (8002814 <ShoreRequest+0x2f0>)
 800270e:	701a      	strb	r2, [r3, #0]
        if(wasEnabled == false && rStabConstants[STAB_DEPTH].enable == true) {
 8002710:	f897 3234 	ldrb.w	r3, [r7, #564]	; 0x234
 8002714:	f083 0301 	eor.w	r3, r3, #1
 8002718:	b2db      	uxtb	r3, r3
 800271a:	2b00      	cmp	r3, #0
 800271c:	d006      	beq.n	800272c <ShoreRequest+0x208>
 800271e:	4b3d      	ldr	r3, [pc, #244]	; (8002814 <ShoreRequest+0x2f0>)
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d002      	beq.n	800272c <ShoreRequest+0x208>
        	stabilizationStart(STAB_DEPTH);
 8002726:	2000      	movs	r0, #0
 8002728:	f002 f9ca 	bl	8004ac0 <stabilizationStart>
        }

        wasEnabled = rStabConstants[STAB_LAG].enable;
 800272c:	4b39      	ldr	r3, [pc, #228]	; (8002814 <ShoreRequest+0x2f0>)
 800272e:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8002732:	f887 3234 	strb.w	r3, [r7, #564]	; 0x234
        rStabConstants[STAB_LAG].enable = PickBit(req.stabilize_flags, SHORE_STABILIZE_LAG_BIT);
 8002736:	f897 3216 	ldrb.w	r3, [r7, #534]	; 0x216
 800273a:	2104      	movs	r1, #4
 800273c:	4618      	mov	r0, r3
 800273e:	f7ff fa11 	bl	8001b64 <PickBit>
 8002742:	4603      	mov	r3, r0
 8002744:	461a      	mov	r2, r3
 8002746:	4b33      	ldr	r3, [pc, #204]	; (8002814 <ShoreRequest+0x2f0>)
 8002748:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
        if(wasEnabled == false && rStabConstants[STAB_LAG].enable == true) {
 800274c:	f897 3234 	ldrb.w	r3, [r7, #564]	; 0x234
 8002750:	f083 0301 	eor.w	r3, r3, #1
 8002754:	b2db      	uxtb	r3, r3
 8002756:	2b00      	cmp	r3, #0
 8002758:	d007      	beq.n	800276a <ShoreRequest+0x246>
 800275a:	4b2e      	ldr	r3, [pc, #184]	; (8002814 <ShoreRequest+0x2f0>)
 800275c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8002760:	2b00      	cmp	r3, #0
 8002762:	d002      	beq.n	800276a <ShoreRequest+0x246>
        	stabilizationStart(STAB_LAG);
 8002764:	2002      	movs	r0, #2
 8002766:	f002 f9ab 	bl	8004ac0 <stabilizationStart>
        }

        wasEnabled = rStabConstants[STAB_MARCH].enable;
 800276a:	4b2a      	ldr	r3, [pc, #168]	; (8002814 <ShoreRequest+0x2f0>)
 800276c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002770:	f887 3234 	strb.w	r3, [r7, #564]	; 0x234
        rStabConstants[STAB_MARCH].enable = PickBit(req.stabilize_flags, SHORE_STABILIZE_MARCH_BIT);
 8002774:	f897 3216 	ldrb.w	r3, [r7, #534]	; 0x216
 8002778:	2105      	movs	r1, #5
 800277a:	4618      	mov	r0, r3
 800277c:	f7ff f9f2 	bl	8001b64 <PickBit>
 8002780:	4603      	mov	r3, r0
 8002782:	461a      	mov	r2, r3
 8002784:	4b23      	ldr	r3, [pc, #140]	; (8002814 <ShoreRequest+0x2f0>)
 8002786:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if(wasEnabled == false && rStabConstants[STAB_MARCH].enable == true) {
 800278a:	f897 3234 	ldrb.w	r3, [r7, #564]	; 0x234
 800278e:	f083 0301 	eor.w	r3, r3, #1
 8002792:	b2db      	uxtb	r3, r3
 8002794:	2b00      	cmp	r3, #0
 8002796:	d007      	beq.n	80027a8 <ShoreRequest+0x284>
 8002798:	4b1e      	ldr	r3, [pc, #120]	; (8002814 <ShoreRequest+0x2f0>)
 800279a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d002      	beq.n	80027a8 <ShoreRequest+0x284>
        	stabilizationStart(STAB_MARCH);
 80027a2:	2001      	movs	r0, #1
 80027a4:	f002 f98c 	bl	8004ac0 <stabilizationStart>
//        	else {
//        		rLogicDevice[LOGDEV_LIFTER].state = LOGDEV_BACKWARD;
//        	}
//        }

        if(tempCameraNum != rState.cameraNum) {
 80027a8:	4b1b      	ldr	r3, [pc, #108]	; (8002818 <ShoreRequest+0x2f4>)
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	f897 2236 	ldrb.w	r2, [r7, #566]	; 0x236
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d013      	beq.n	80027dc <ShoreRequest+0x2b8>
        	rState.cameraNum = tempCameraNum;
 80027b4:	4a18      	ldr	r2, [pc, #96]	; (8002818 <ShoreRequest+0x2f4>)
 80027b6:	f897 3236 	ldrb.w	r3, [r7, #566]	; 0x236
 80027ba:	7013      	strb	r3, [r2, #0]
        	switch(rState.cameraNum) {
 80027bc:	4b16      	ldr	r3, [pc, #88]	; (8002818 <ShoreRequest+0x2f4>)
 80027be:	781b      	ldrb	r3, [r3, #0]
 80027c0:	2b03      	cmp	r3, #3
 80027c2:	d80b      	bhi.n	80027dc <ShoreRequest+0x2b8>
 80027c4:	a201      	add	r2, pc, #4	; (adr r2, 80027cc <ShoreRequest+0x2a8>)
 80027c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ca:	bf00      	nop
 80027cc:	080027dd 	.word	0x080027dd
 80027d0:	080027dd 	.word	0x080027dd
 80027d4:	080027dd 	.word	0x080027dd
 80027d8:	080027dd 	.word	0x080027dd
        		break;
        	}
        }

        // TODO tuuuupoooo
        formThrustVectors();
 80027dc:	f002 fefa 	bl	80055d4 <formThrustVectors>

        ++uartBus[SHORE_UART].successRxCounter;
 80027e0:	4b0e      	ldr	r3, [pc, #56]	; (800281c <ShoreRequest+0x2f8>)
 80027e2:	895b      	ldrh	r3, [r3, #10]
 80027e4:	3301      	adds	r3, #1
 80027e6:	b29a      	uxth	r2, r3
 80027e8:	4b0c      	ldr	r3, [pc, #48]	; (800281c <ShoreRequest+0x2f8>)
 80027ea:	815a      	strh	r2, [r3, #10]

        	brokenRxTolerance = 0;
        }
        */
    }
}
 80027ec:	e004      	b.n	80027f8 <ShoreRequest+0x2d4>
    	++uartBus[SHORE_UART].brokenRxCounter;
 80027ee:	4b0b      	ldr	r3, [pc, #44]	; (800281c <ShoreRequest+0x2f8>)
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	3301      	adds	r3, #1
 80027f4:	4a09      	ldr	r2, [pc, #36]	; (800281c <ShoreRequest+0x2f8>)
 80027f6:	60d3      	str	r3, [r2, #12]
}
 80027f8:	bf00      	nop
 80027fa:	f507 770e 	add.w	r7, r7, #568	; 0x238
 80027fe:	46bd      	mov	sp, r7
 8002800:	bdb0      	pop	{r4, r5, r7, pc}
 8002802:	bf00      	nop
 8002804:	20001e44 	.word	0x20001e44
 8002808:	20001e74 	.word	0x20001e74
 800280c:	20001dc8 	.word	0x20001dc8
 8002810:	20001e40 	.word	0x20001e40
 8002814:	20001eb4 	.word	0x20001eb4
 8002818:	20001d2c 	.word	0x20001d2c
 800281c:	2000018c 	.word	0x2000018c

08002820 <ShoreConfigRequest>:

void ShoreConfigRequest(uint8_t *requestBuf)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b098      	sub	sp, #96	; 0x60
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
	if(IsCrc16ChecksummCorrect(requestBuf, REQUEST_CONFIG_LENGTH)) {
 8002828:	2154      	movs	r1, #84	; 0x54
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f7ff f8b9 	bl	80019a2 <IsCrc16ChecksummCorrect>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	f000 8124 	beq.w	8002a80 <ShoreConfigRequest+0x260>
		struct shoreConfigRequest_s req;
		memcpy((void*)&req, (void*)requestBuf, REQUEST_CONFIG_LENGTH);
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	f107 0308 	add.w	r3, r7, #8
 800283e:	4611      	mov	r1, r2
 8002840:	2254      	movs	r2, #84	; 0x54
 8002842:	4618      	mov	r0, r3
 8002844:	f00d fe8c 	bl	8010560 <memcpy>

		rJoySpeed.march = req.march;
 8002848:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800284c:	ee07 3a90 	vmov	s15, r3
 8002850:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002854:	4b8f      	ldr	r3, [pc, #572]	; (8002a94 <ShoreConfigRequest+0x274>)
 8002856:	edc3 7a00 	vstr	s15, [r3]
		rJoySpeed.lag = req.lag;
 800285a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800285e:	ee07 3a90 	vmov	s15, r3
 8002862:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002866:	4b8b      	ldr	r3, [pc, #556]	; (8002a94 <ShoreConfigRequest+0x274>)
 8002868:	edc3 7a01 	vstr	s15, [r3, #4]
		rJoySpeed.depth = req.depth;
 800286c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002870:	ee07 3a90 	vmov	s15, r3
 8002874:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002878:	4b86      	ldr	r3, [pc, #536]	; (8002a94 <ShoreConfigRequest+0x274>)
 800287a:	edc3 7a02 	vstr	s15, [r3, #8]
		rJoySpeed.roll = req.roll;
 800287e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002882:	ee07 3a90 	vmov	s15, r3
 8002886:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800288a:	4b82      	ldr	r3, [pc, #520]	; (8002a94 <ShoreConfigRequest+0x274>)
 800288c:	edc3 7a03 	vstr	s15, [r3, #12]
		rJoySpeed.pitch = req.pitch;
 8002890:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002894:	ee07 3a90 	vmov	s15, r3
 8002898:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800289c:	4b7d      	ldr	r3, [pc, #500]	; (8002a94 <ShoreConfigRequest+0x274>)
 800289e:	edc3 7a04 	vstr	s15, [r3, #16]
		rJoySpeed.yaw = req.yaw;
 80028a2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80028a6:	ee07 3a90 	vmov	s15, r3
 80028aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028ae:	4b79      	ldr	r3, [pc, #484]	; (8002a94 <ShoreConfigRequest+0x274>)
 80028b0:	edc3 7a05 	vstr	s15, [r3, #20]

		rStabConstants[req.contour].pJoyUnitCast = req.pJoyUnitCast;
 80028b4:	7a7b      	ldrb	r3, [r7, #9]
 80028b6:	4618      	mov	r0, r3
 80028b8:	f8d7 3016 	ldr.w	r3, [r7, #22]
 80028bc:	4976      	ldr	r1, [pc, #472]	; (8002a98 <ShoreConfigRequest+0x278>)
 80028be:	224c      	movs	r2, #76	; 0x4c
 80028c0:	fb00 f202 	mul.w	r2, r0, r2
 80028c4:	440a      	add	r2, r1
 80028c6:	3204      	adds	r2, #4
 80028c8:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].pSpeedDyn = req.pSpeedDyn;
 80028ca:	7a7b      	ldrb	r3, [r7, #9]
 80028cc:	4618      	mov	r0, r3
 80028ce:	f8d7 301a 	ldr.w	r3, [r7, #26]
 80028d2:	4971      	ldr	r1, [pc, #452]	; (8002a98 <ShoreConfigRequest+0x278>)
 80028d4:	224c      	movs	r2, #76	; 0x4c
 80028d6:	fb00 f202 	mul.w	r2, r0, r2
 80028da:	440a      	add	r2, r1
 80028dc:	3208      	adds	r2, #8
 80028de:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].pErrGain = req.pErrGain;
 80028e0:	7a7b      	ldrb	r3, [r7, #9]
 80028e2:	4618      	mov	r0, r3
 80028e4:	f8d7 301e 	ldr.w	r3, [r7, #30]
 80028e8:	496b      	ldr	r1, [pc, #428]	; (8002a98 <ShoreConfigRequest+0x278>)
 80028ea:	224c      	movs	r2, #76	; 0x4c
 80028ec:	fb00 f202 	mul.w	r2, r0, r2
 80028f0:	440a      	add	r2, r1
 80028f2:	320c      	adds	r2, #12
 80028f4:	6013      	str	r3, [r2, #0]

		rStabConstants[req.contour].aFilter[POS_FILTER].T = req.posFilterT;
 80028f6:	7a7b      	ldrb	r3, [r7, #9]
 80028f8:	4618      	mov	r0, r3
 80028fa:	f8d7 3022 	ldr.w	r3, [r7, #34]	; 0x22
 80028fe:	4966      	ldr	r1, [pc, #408]	; (8002a98 <ShoreConfigRequest+0x278>)
 8002900:	224c      	movs	r2, #76	; 0x4c
 8002902:	fb00 f202 	mul.w	r2, r0, r2
 8002906:	440a      	add	r2, r1
 8002908:	3210      	adds	r2, #16
 800290a:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].aFilter[POS_FILTER].K = req.posFilterK;
 800290c:	7a7b      	ldrb	r3, [r7, #9]
 800290e:	4618      	mov	r0, r3
 8002910:	f8d7 3026 	ldr.w	r3, [r7, #38]	; 0x26
 8002914:	4960      	ldr	r1, [pc, #384]	; (8002a98 <ShoreConfigRequest+0x278>)
 8002916:	224c      	movs	r2, #76	; 0x4c
 8002918:	fb00 f202 	mul.w	r2, r0, r2
 800291c:	440a      	add	r2, r1
 800291e:	3214      	adds	r2, #20
 8002920:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].aFilter[SPEED_FILTER].T = req.speedFilterT;
 8002922:	7a7b      	ldrb	r3, [r7, #9]
 8002924:	4618      	mov	r0, r3
 8002926:	f8d7 302a 	ldr.w	r3, [r7, #42]	; 0x2a
 800292a:	495b      	ldr	r1, [pc, #364]	; (8002a98 <ShoreConfigRequest+0x278>)
 800292c:	224c      	movs	r2, #76	; 0x4c
 800292e:	fb00 f202 	mul.w	r2, r0, r2
 8002932:	440a      	add	r2, r1
 8002934:	3218      	adds	r2, #24
 8002936:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].aFilter[SPEED_FILTER].K = req.speedFilterK;
 8002938:	7a7b      	ldrb	r3, [r7, #9]
 800293a:	4618      	mov	r0, r3
 800293c:	f8d7 302e 	ldr.w	r3, [r7, #46]	; 0x2e
 8002940:	4955      	ldr	r1, [pc, #340]	; (8002a98 <ShoreConfigRequest+0x278>)
 8002942:	224c      	movs	r2, #76	; 0x4c
 8002944:	fb00 f202 	mul.w	r2, r0, r2
 8002948:	440a      	add	r2, r1
 800294a:	321c      	adds	r2, #28
 800294c:	6013      	str	r3, [r2, #0]

		rStabConstants[req.contour].pid.pGain = req.pid_pGain;
 800294e:	7a7b      	ldrb	r3, [r7, #9]
 8002950:	4618      	mov	r0, r3
 8002952:	f8d7 3032 	ldr.w	r3, [r7, #50]	; 0x32
 8002956:	4950      	ldr	r1, [pc, #320]	; (8002a98 <ShoreConfigRequest+0x278>)
 8002958:	224c      	movs	r2, #76	; 0x4c
 800295a:	fb00 f202 	mul.w	r2, r0, r2
 800295e:	440a      	add	r2, r1
 8002960:	3228      	adds	r2, #40	; 0x28
 8002962:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].pid.iGain = req.pid_iGain;
 8002964:	7a7b      	ldrb	r3, [r7, #9]
 8002966:	4618      	mov	r0, r3
 8002968:	f8d7 3036 	ldr.w	r3, [r7, #54]	; 0x36
 800296c:	494a      	ldr	r1, [pc, #296]	; (8002a98 <ShoreConfigRequest+0x278>)
 800296e:	224c      	movs	r2, #76	; 0x4c
 8002970:	fb00 f202 	mul.w	r2, r0, r2
 8002974:	440a      	add	r2, r1
 8002976:	322c      	adds	r2, #44	; 0x2c
 8002978:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].pid.iMax = req.pid_iMax;
 800297a:	7a7b      	ldrb	r3, [r7, #9]
 800297c:	4618      	mov	r0, r3
 800297e:	f8d7 303a 	ldr.w	r3, [r7, #58]	; 0x3a
 8002982:	4945      	ldr	r1, [pc, #276]	; (8002a98 <ShoreConfigRequest+0x278>)
 8002984:	224c      	movs	r2, #76	; 0x4c
 8002986:	fb00 f202 	mul.w	r2, r0, r2
 800298a:	440a      	add	r2, r1
 800298c:	3230      	adds	r2, #48	; 0x30
 800298e:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].pid.iMin = req.pid_iMin;
 8002990:	7a7b      	ldrb	r3, [r7, #9]
 8002992:	4618      	mov	r0, r3
 8002994:	f8d7 303e 	ldr.w	r3, [r7, #62]	; 0x3e
 8002998:	493f      	ldr	r1, [pc, #252]	; (8002a98 <ShoreConfigRequest+0x278>)
 800299a:	224c      	movs	r2, #76	; 0x4c
 800299c:	fb00 f202 	mul.w	r2, r0, r2
 80029a0:	440a      	add	r2, r1
 80029a2:	3234      	adds	r2, #52	; 0x34
 80029a4:	6013      	str	r3, [r2, #0]

		rStabConstants[req.contour].pThrustersMin = req.pThrustersMin;
 80029a6:	7a7b      	ldrb	r3, [r7, #9]
 80029a8:	4618      	mov	r0, r3
 80029aa:	f8d7 3042 	ldr.w	r3, [r7, #66]	; 0x42
 80029ae:	493a      	ldr	r1, [pc, #232]	; (8002a98 <ShoreConfigRequest+0x278>)
 80029b0:	224c      	movs	r2, #76	; 0x4c
 80029b2:	fb00 f202 	mul.w	r2, r0, r2
 80029b6:	440a      	add	r2, r1
 80029b8:	3238      	adds	r2, #56	; 0x38
 80029ba:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].pThrustersMax = req.pThrustersMax;
 80029bc:	7a7b      	ldrb	r3, [r7, #9]
 80029be:	4618      	mov	r0, r3
 80029c0:	f8d7 3046 	ldr.w	r3, [r7, #70]	; 0x46
 80029c4:	4934      	ldr	r1, [pc, #208]	; (8002a98 <ShoreConfigRequest+0x278>)
 80029c6:	224c      	movs	r2, #76	; 0x4c
 80029c8:	fb00 f202 	mul.w	r2, r0, r2
 80029cc:	440a      	add	r2, r1
 80029ce:	323c      	adds	r2, #60	; 0x3c
 80029d0:	6013      	str	r3, [r2, #0]

		rStabConstants[req.contour].aFilter[THRUSTERS_FILTER].T = req.thrustersFilterT;
 80029d2:	7a7b      	ldrb	r3, [r7, #9]
 80029d4:	4618      	mov	r0, r3
 80029d6:	f8d7 304a 	ldr.w	r3, [r7, #74]	; 0x4a
 80029da:	492f      	ldr	r1, [pc, #188]	; (8002a98 <ShoreConfigRequest+0x278>)
 80029dc:	224c      	movs	r2, #76	; 0x4c
 80029de:	fb00 f202 	mul.w	r2, r0, r2
 80029e2:	440a      	add	r2, r1
 80029e4:	3220      	adds	r2, #32
 80029e6:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].aFilter[THRUSTERS_FILTER].K = req.thrustersFilterK;
 80029e8:	7a7b      	ldrb	r3, [r7, #9]
 80029ea:	4618      	mov	r0, r3
 80029ec:	f8d7 304e 	ldr.w	r3, [r7, #78]	; 0x4e
 80029f0:	4929      	ldr	r1, [pc, #164]	; (8002a98 <ShoreConfigRequest+0x278>)
 80029f2:	224c      	movs	r2, #76	; 0x4c
 80029f4:	fb00 f202 	mul.w	r2, r0, r2
 80029f8:	440a      	add	r2, r1
 80029fa:	3224      	adds	r2, #36	; 0x24
 80029fc:	6013      	str	r3, [r2, #0]

		rStabConstants[req.contour].sOutSummatorMax = req.sOutSummatorMax;
 80029fe:	7a7b      	ldrb	r3, [r7, #9]
 8002a00:	4618      	mov	r0, r3
 8002a02:	f8d7 3052 	ldr.w	r3, [r7, #82]	; 0x52
 8002a06:	4924      	ldr	r1, [pc, #144]	; (8002a98 <ShoreConfigRequest+0x278>)
 8002a08:	224c      	movs	r2, #76	; 0x4c
 8002a0a:	fb00 f202 	mul.w	r2, r0, r2
 8002a0e:	440a      	add	r2, r1
 8002a10:	3244      	adds	r2, #68	; 0x44
 8002a12:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].sOutSummatorMin = req.sOutSummatorMin;
 8002a14:	7a7b      	ldrb	r3, [r7, #9]
 8002a16:	4618      	mov	r0, r3
 8002a18:	f8d7 3056 	ldr.w	r3, [r7, #86]	; 0x56
 8002a1c:	491e      	ldr	r1, [pc, #120]	; (8002a98 <ShoreConfigRequest+0x278>)
 8002a1e:	224c      	movs	r2, #76	; 0x4c
 8002a20:	fb00 f202 	mul.w	r2, r0, r2
 8002a24:	440a      	add	r2, r1
 8002a26:	3248      	adds	r2, #72	; 0x48
 8002a28:	6013      	str	r3, [r2, #0]

		if(rState.contourSelected != req.contour) {
 8002a2a:	4b1c      	ldr	r3, [pc, #112]	; (8002a9c <ShoreConfigRequest+0x27c>)
 8002a2c:	785a      	ldrb	r2, [r3, #1]
 8002a2e:	7a7b      	ldrb	r3, [r7, #9]
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d01c      	beq.n	8002a6e <ShoreConfigRequest+0x24e>
			for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 8002a34:	2300      	movs	r3, #0
 8002a36:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002a3a:	e00d      	b.n	8002a58 <ShoreConfigRequest+0x238>
				rStabConstants[i].enable = false;
 8002a3c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002a40:	4a15      	ldr	r2, [pc, #84]	; (8002a98 <ShoreConfigRequest+0x278>)
 8002a42:	214c      	movs	r1, #76	; 0x4c
 8002a44:	fb01 f303 	mul.w	r3, r1, r3
 8002a48:	4413      	add	r3, r2
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	701a      	strb	r2, [r3, #0]
			for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 8002a4e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002a52:	3301      	adds	r3, #1
 8002a54:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002a58:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002a5c:	2b05      	cmp	r3, #5
 8002a5e:	d9ed      	bls.n	8002a3c <ShoreConfigRequest+0x21c>
			}
			rState.contourSelected = req.contour;
 8002a60:	7a7a      	ldrb	r2, [r7, #9]
 8002a62:	4b0e      	ldr	r3, [pc, #56]	; (8002a9c <ShoreConfigRequest+0x27c>)
 8002a64:	705a      	strb	r2, [r3, #1]
			stabilizationStart(req.contour);
 8002a66:	7a7b      	ldrb	r3, [r7, #9]
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f002 f829 	bl	8004ac0 <stabilizationStart>
		}

		// TODO tuuuupooo
		formThrustVectors();
 8002a6e:	f002 fdb1 	bl	80055d4 <formThrustVectors>

		++uartBus[SHORE_UART].successRxCounter;;
 8002a72:	4b0b      	ldr	r3, [pc, #44]	; (8002aa0 <ShoreConfigRequest+0x280>)
 8002a74:	895b      	ldrh	r3, [r3, #10]
 8002a76:	3301      	adds	r3, #1
 8002a78:	b29a      	uxth	r2, r3
 8002a7a:	4b09      	ldr	r3, [pc, #36]	; (8002aa0 <ShoreConfigRequest+0x280>)
 8002a7c:	815a      	strh	r2, [r3, #10]
	}
	else {
		++uartBus[SHORE_UART].brokenRxCounter;
	}
}
 8002a7e:	e004      	b.n	8002a8a <ShoreConfigRequest+0x26a>
		++uartBus[SHORE_UART].brokenRxCounter;
 8002a80:	4b07      	ldr	r3, [pc, #28]	; (8002aa0 <ShoreConfigRequest+0x280>)
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	3301      	adds	r3, #1
 8002a86:	4a06      	ldr	r2, [pc, #24]	; (8002aa0 <ShoreConfigRequest+0x280>)
 8002a88:	60d3      	str	r3, [r2, #12]
}
 8002a8a:	bf00      	nop
 8002a8c:	3760      	adds	r7, #96	; 0x60
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	20001e44 	.word	0x20001e44
 8002a98:	20001eb4 	.word	0x20001eb4
 8002a9c:	20001d2c 	.word	0x20001d2c
 8002aa0:	2000018c 	.word	0x2000018c

08002aa4 <ShoreDirectRequest>:

void ShoreDirectRequest(uint8_t *requestBuf)
{
 8002aa4:	b5b0      	push	{r4, r5, r7, lr}
 8002aa6:	b088      	sub	sp, #32
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
	if(IsCrc16ChecksummCorrect(requestBuf, SHORE_REQUEST_DIRECT_LENGTH)) {
 8002aac:	2111      	movs	r1, #17
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f7fe ff77 	bl	80019a2 <IsCrc16ChecksummCorrect>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	f000 809a 	beq.w	8002bf0 <ShoreDirectRequest+0x14c>
		struct shoreRequestDirect_s req;
		memcpy((void*)&req, (void*)requestBuf, SHORE_REQUEST_DIRECT_LENGTH);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	f107 040c 	add.w	r4, r7, #12
 8002ac2:	461d      	mov	r5, r3
 8002ac4:	6828      	ldr	r0, [r5, #0]
 8002ac6:	6869      	ldr	r1, [r5, #4]
 8002ac8:	68aa      	ldr	r2, [r5, #8]
 8002aca:	68eb      	ldr	r3, [r5, #12]
 8002acc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ace:	7c2b      	ldrb	r3, [r5, #16]
 8002ad0:	7023      	strb	r3, [r4, #0]

		for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	77fb      	strb	r3, [r7, #31]
 8002ad6:	e00a      	b.n	8002aee <ShoreDirectRequest+0x4a>
			rStabConstants[i].enable = false;
 8002ad8:	7ffb      	ldrb	r3, [r7, #31]
 8002ada:	4a4a      	ldr	r2, [pc, #296]	; (8002c04 <ShoreDirectRequest+0x160>)
 8002adc:	214c      	movs	r1, #76	; 0x4c
 8002ade:	fb01 f303 	mul.w	r3, r1, r3
 8002ae2:	4413      	add	r3, r2
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	701a      	strb	r2, [r3, #0]
		for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 8002ae8:	7ffb      	ldrb	r3, [r7, #31]
 8002aea:	3301      	adds	r3, #1
 8002aec:	77fb      	strb	r3, [r7, #31]
 8002aee:	7ffb      	ldrb	r3, [r7, #31]
 8002af0:	2b05      	cmp	r3, #5
 8002af2:	d9f1      	bls.n	8002ad8 <ShoreDirectRequest+0x34>
		}

		for(uint8_t i=0; i<THRUSTERS_NUMBER; i++) {
 8002af4:	2300      	movs	r3, #0
 8002af6:	77bb      	strb	r3, [r7, #30]
 8002af8:	e070      	b.n	8002bdc <ShoreDirectRequest+0x138>
			if(i != req.number) {
 8002afa:	7b7b      	ldrb	r3, [r7, #13]
 8002afc:	7fba      	ldrb	r2, [r7, #30]
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d00a      	beq.n	8002b18 <ShoreDirectRequest+0x74>
				rThrusters[i].desiredSpeed = 0;
 8002b02:	7fba      	ldrb	r2, [r7, #30]
 8002b04:	4940      	ldr	r1, [pc, #256]	; (8002c08 <ShoreDirectRequest+0x164>)
 8002b06:	4613      	mov	r3, r2
 8002b08:	005b      	lsls	r3, r3, #1
 8002b0a:	4413      	add	r3, r2
 8002b0c:	00db      	lsls	r3, r3, #3
 8002b0e:	440b      	add	r3, r1
 8002b10:	3302      	adds	r3, #2
 8002b12:	2200      	movs	r2, #0
 8002b14:	701a      	strb	r2, [r3, #0]
 8002b16:	e05e      	b.n	8002bd6 <ShoreDirectRequest+0x132>
			}
			else {
				rThrusters[req.number].desiredSpeed = req.velocity;
 8002b18:	7b7b      	ldrb	r3, [r7, #13]
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	f997 000f 	ldrsb.w	r0, [r7, #15]
 8002b20:	4a39      	ldr	r2, [pc, #228]	; (8002c08 <ShoreDirectRequest+0x164>)
 8002b22:	460b      	mov	r3, r1
 8002b24:	005b      	lsls	r3, r3, #1
 8002b26:	440b      	add	r3, r1
 8002b28:	00db      	lsls	r3, r3, #3
 8002b2a:	4413      	add	r3, r2
 8002b2c:	3302      	adds	r3, #2
 8002b2e:	4602      	mov	r2, r0
 8002b30:	701a      	strb	r2, [r3, #0]
				rThrusters[req.number].address = req.id;
 8002b32:	7b7b      	ldrb	r3, [r7, #13]
 8002b34:	4619      	mov	r1, r3
 8002b36:	7bb8      	ldrb	r0, [r7, #14]
 8002b38:	4a33      	ldr	r2, [pc, #204]	; (8002c08 <ShoreDirectRequest+0x164>)
 8002b3a:	460b      	mov	r3, r1
 8002b3c:	005b      	lsls	r3, r3, #1
 8002b3e:	440b      	add	r3, r1
 8002b40:	00db      	lsls	r3, r3, #3
 8002b42:	4413      	add	r3, r2
 8002b44:	4602      	mov	r2, r0
 8002b46:	701a      	strb	r2, [r3, #0]
				rThrusters[req.number].kForward = req.kForward;
 8002b48:	7b7b      	ldrb	r3, [r7, #13]
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f8d7 2011 	ldr.w	r2, [r7, #17]
 8002b50:	4613      	mov	r3, r2
 8002b52:	461a      	mov	r2, r3
 8002b54:	492c      	ldr	r1, [pc, #176]	; (8002c08 <ShoreDirectRequest+0x164>)
 8002b56:	4603      	mov	r3, r0
 8002b58:	005b      	lsls	r3, r3, #1
 8002b5a:	4403      	add	r3, r0
 8002b5c:	00db      	lsls	r3, r3, #3
 8002b5e:	440b      	add	r3, r1
 8002b60:	330c      	adds	r3, #12
 8002b62:	601a      	str	r2, [r3, #0]
				rThrusters[req.number].kBackward = req.kBackward;
 8002b64:	7b7b      	ldrb	r3, [r7, #13]
 8002b66:	4618      	mov	r0, r3
 8002b68:	f8d7 2015 	ldr.w	r2, [r7, #21]
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	461a      	mov	r2, r3
 8002b70:	4925      	ldr	r1, [pc, #148]	; (8002c08 <ShoreDirectRequest+0x164>)
 8002b72:	4603      	mov	r3, r0
 8002b74:	005b      	lsls	r3, r3, #1
 8002b76:	4403      	add	r3, r0
 8002b78:	00db      	lsls	r3, r3, #3
 8002b7a:	440b      	add	r3, r1
 8002b7c:	3310      	adds	r3, #16
 8002b7e:	601a      	str	r2, [r3, #0]
				rThrusters[req.number].sForward = req.sForward;
 8002b80:	7b7b      	ldrb	r3, [r7, #13]
 8002b82:	4619      	mov	r1, r3
 8002b84:	f997 0019 	ldrsb.w	r0, [r7, #25]
 8002b88:	4a1f      	ldr	r2, [pc, #124]	; (8002c08 <ShoreDirectRequest+0x164>)
 8002b8a:	460b      	mov	r3, r1
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	440b      	add	r3, r1
 8002b90:	00db      	lsls	r3, r3, #3
 8002b92:	4413      	add	r3, r2
 8002b94:	3314      	adds	r3, #20
 8002b96:	4602      	mov	r2, r0
 8002b98:	701a      	strb	r2, [r3, #0]
				rThrusters[req.number].sBackward = req.sBackward;
 8002b9a:	7b7b      	ldrb	r3, [r7, #13]
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	f997 001a 	ldrsb.w	r0, [r7, #26]
 8002ba2:	4a19      	ldr	r2, [pc, #100]	; (8002c08 <ShoreDirectRequest+0x164>)
 8002ba4:	460b      	mov	r3, r1
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	440b      	add	r3, r1
 8002baa:	00db      	lsls	r3, r3, #3
 8002bac:	4413      	add	r3, r2
 8002bae:	3315      	adds	r3, #21
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	701a      	strb	r2, [r3, #0]
				rThrusters[req.number].inverse = req.reverse;
 8002bb4:	7c3b      	ldrb	r3, [r7, #16]
 8002bb6:	7b7a      	ldrb	r2, [r7, #13]
 8002bb8:	4611      	mov	r1, r2
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	bf14      	ite	ne
 8002bbe:	2301      	movne	r3, #1
 8002bc0:	2300      	moveq	r3, #0
 8002bc2:	b2d8      	uxtb	r0, r3
 8002bc4:	4a10      	ldr	r2, [pc, #64]	; (8002c08 <ShoreDirectRequest+0x164>)
 8002bc6:	460b      	mov	r3, r1
 8002bc8:	005b      	lsls	r3, r3, #1
 8002bca:	440b      	add	r3, r1
 8002bcc:	00db      	lsls	r3, r3, #3
 8002bce:	4413      	add	r3, r2
 8002bd0:	3316      	adds	r3, #22
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	701a      	strb	r2, [r3, #0]
		for(uint8_t i=0; i<THRUSTERS_NUMBER; i++) {
 8002bd6:	7fbb      	ldrb	r3, [r7, #30]
 8002bd8:	3301      	adds	r3, #1
 8002bda:	77bb      	strb	r3, [r7, #30]
 8002bdc:	7fbb      	ldrb	r3, [r7, #30]
 8002bde:	2b05      	cmp	r3, #5
 8002be0:	d98b      	bls.n	8002afa <ShoreDirectRequest+0x56>
			}
		}

		++uartBus[SHORE_UART].successRxCounter;;
 8002be2:	4b0a      	ldr	r3, [pc, #40]	; (8002c0c <ShoreDirectRequest+0x168>)
 8002be4:	895b      	ldrh	r3, [r3, #10]
 8002be6:	3301      	adds	r3, #1
 8002be8:	b29a      	uxth	r2, r3
 8002bea:	4b08      	ldr	r3, [pc, #32]	; (8002c0c <ShoreDirectRequest+0x168>)
 8002bec:	815a      	strh	r2, [r3, #10]
	}
	else {
		++uartBus[SHORE_UART].brokenRxCounter;
	}
}
 8002bee:	e004      	b.n	8002bfa <ShoreDirectRequest+0x156>
		++uartBus[SHORE_UART].brokenRxCounter;
 8002bf0:	4b06      	ldr	r3, [pc, #24]	; (8002c0c <ShoreDirectRequest+0x168>)
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	3301      	adds	r3, #1
 8002bf6:	4a05      	ldr	r2, [pc, #20]	; (8002c0c <ShoreDirectRequest+0x168>)
 8002bf8:	60d3      	str	r3, [r2, #12]
}
 8002bfa:	bf00      	nop
 8002bfc:	3720      	adds	r7, #32
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bdb0      	pop	{r4, r5, r7, pc}
 8002c02:	bf00      	nop
 8002c04:	20001eb4 	.word	0x20001eb4
 8002c08:	20001d38 	.word	0x20001d38
 8002c0c:	2000018c 	.word	0x2000018c

08002c10 <ShoreResponse>:

void ShoreResponse(uint8_t *responseBuf)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b088      	sub	sp, #32
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
	struct shoreResponse_s res;

    res.roll = rSensors.roll;
 8002c18:	4b0f      	ldr	r3, [pc, #60]	; (8002c58 <ShoreResponse+0x48>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	60fb      	str	r3, [r7, #12]
    res.pitch = rSensors.pitch;
 8002c1e:	4b0e      	ldr	r3, [pc, #56]	; (8002c58 <ShoreResponse+0x48>)
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	613b      	str	r3, [r7, #16]
    res.yaw =  rSensors.yaw;//*rStabState[STAB_YAW].posSignal;//rSensors.yaw;
 8002c24:	4b0c      	ldr	r3, [pc, #48]	; (8002c58 <ShoreResponse+0x48>)
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	617b      	str	r3, [r7, #20]

    res.pressure = rSensors.pressure;
 8002c2a:	4b0b      	ldr	r3, [pc, #44]	; (8002c58 <ShoreResponse+0x48>)
 8002c2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c2e:	61bb      	str	r3, [r7, #24]
    res.dropper = 0;
 8002c30:	2300      	movs	r3, #0
 8002c32:	773b      	strb	r3, [r7, #28]
    res.grabber = 0;
 8002c34:	2300      	movs	r3, #0
 8002c36:	777b      	strb	r3, [r7, #29]
   // res.vma_errors = 0x55;         //!!!!!TODO!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
    // TODO do this properly pls
   // res.dev_errors = 0;//robot->device.errors;
  //  res.pc_errors = rComputer.errors;

    memcpy((void*)responseBuf, (void*)&res, SHORE_RESPONSE_LENGTH-2);
 8002c38:	f107 030c 	add.w	r3, r7, #12
 8002c3c:	2212      	movs	r2, #18
 8002c3e:	4619      	mov	r1, r3
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f00d fc8d 	bl	8010560 <memcpy>

    AddCrc16Checksumm(responseBuf, SHORE_RESPONSE_LENGTH);
 8002c46:	2114      	movs	r1, #20
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f7fe feca 	bl	80019e2 <AddCrc16Checksumm>
}
 8002c4e:	bf00      	nop
 8002c50:	3720      	adds	r7, #32
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	20001dc8 	.word	0x20001dc8

08002c5c <ShoreConfigResponse>:

void ShoreConfigResponse(uint8_t *responseBuf)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b09c      	sub	sp, #112	; 0x70
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
	struct shoreConfigResponse_s res;

	res.code = REQUEST_CONFIG_CODE;
 8002c64:	2355      	movs	r3, #85	; 0x55
 8002c66:	733b      	strb	r3, [r7, #12]

	res.roll = rSensors.roll;
 8002c68:	4b74      	ldr	r3, [pc, #464]	; (8002e3c <ShoreConfigResponse+0x1e0>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f8c7 300d 	str.w	r3, [r7, #13]
	res.pitch = rSensors.pitch;
 8002c70:	4b72      	ldr	r3, [pc, #456]	; (8002e3c <ShoreConfigResponse+0x1e0>)
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f8c7 3011 	str.w	r3, [r7, #17]
	res.yaw = rSensors.yaw;
 8002c78:	4b70      	ldr	r3, [pc, #448]	; (8002e3c <ShoreConfigResponse+0x1e0>)
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	f8c7 3015 	str.w	r3, [r7, #21]
	res.raw_yaw = rSensors.raw_yaw;
 8002c80:	4b6e      	ldr	r3, [pc, #440]	; (8002e3c <ShoreConfigResponse+0x1e0>)
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	f8c7 3019 	str.w	r3, [r7, #25]

	res.rollSpeed = rSensors.rollSpeed;
 8002c88:	4b6c      	ldr	r3, [pc, #432]	; (8002e3c <ShoreConfigResponse+0x1e0>)
 8002c8a:	69db      	ldr	r3, [r3, #28]
 8002c8c:	f8c7 301d 	str.w	r3, [r7, #29]
	res.pitchSpeed = rSensors.pitchSpeed;
 8002c90:	4b6a      	ldr	r3, [pc, #424]	; (8002e3c <ShoreConfigResponse+0x1e0>)
 8002c92:	6a1b      	ldr	r3, [r3, #32]
 8002c94:	f8c7 3021 	str.w	r3, [r7, #33]	; 0x21
	res.yawSpeed = rSensors.yawSpeed;
 8002c98:	4b68      	ldr	r3, [pc, #416]	; (8002e3c <ShoreConfigResponse+0x1e0>)
 8002c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c9c:	f8c7 3025 	str.w	r3, [r7, #37]	; 0x25

	res.pressure = rSensors.pressure;
 8002ca0:	4b66      	ldr	r3, [pc, #408]	; (8002e3c <ShoreConfigResponse+0x1e0>)
 8002ca2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ca4:	f8c7 3029 	str.w	r3, [r7, #41]	; 0x29
	res.in_pressure = 0;
 8002ca8:	f04f 0300 	mov.w	r3, #0
 8002cac:	f8c7 302d 	str.w	r3, [r7, #45]	; 0x2d

	res.inputSignal = *rStabState[rState.contourSelected].inputSignal;
 8002cb0:	4b63      	ldr	r3, [pc, #396]	; (8002e40 <ShoreConfigResponse+0x1e4>)
 8002cb2:	785b      	ldrb	r3, [r3, #1]
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	4a63      	ldr	r2, [pc, #396]	; (8002e44 <ShoreConfigResponse+0x1e8>)
 8002cb8:	2358      	movs	r3, #88	; 0x58
 8002cba:	fb01 f303 	mul.w	r3, r1, r3
 8002cbe:	4413      	add	r3, r2
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f8c7 3031 	str.w	r3, [r7, #49]	; 0x31
	res.speedSignal = *rStabState[rState.contourSelected].speedSignal;
 8002cc8:	4b5d      	ldr	r3, [pc, #372]	; (8002e40 <ShoreConfigResponse+0x1e4>)
 8002cca:	785b      	ldrb	r3, [r3, #1]
 8002ccc:	4619      	mov	r1, r3
 8002cce:	4a5d      	ldr	r2, [pc, #372]	; (8002e44 <ShoreConfigResponse+0x1e8>)
 8002cd0:	2358      	movs	r3, #88	; 0x58
 8002cd2:	fb01 f303 	mul.w	r3, r1, r3
 8002cd6:	4413      	add	r3, r2
 8002cd8:	3304      	adds	r3, #4
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f8c7 3035 	str.w	r3, [r7, #53]	; 0x35
	res.posSignal = *rStabState[rState.contourSelected].posSignal;
 8002ce2:	4b57      	ldr	r3, [pc, #348]	; (8002e40 <ShoreConfigResponse+0x1e4>)
 8002ce4:	785b      	ldrb	r3, [r3, #1]
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	4a56      	ldr	r2, [pc, #344]	; (8002e44 <ShoreConfigResponse+0x1e8>)
 8002cea:	2358      	movs	r3, #88	; 0x58
 8002cec:	fb01 f303 	mul.w	r3, r1, r3
 8002cf0:	4413      	add	r3, r2
 8002cf2:	3308      	adds	r3, #8
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f8c7 3039 	str.w	r3, [r7, #57]	; 0x39

	res.joyUnitCasted = rStabState[rState.contourSelected].joyUnitCasted;
 8002cfc:	4b50      	ldr	r3, [pc, #320]	; (8002e40 <ShoreConfigResponse+0x1e4>)
 8002cfe:	785b      	ldrb	r3, [r3, #1]
 8002d00:	4619      	mov	r1, r3
 8002d02:	4a50      	ldr	r2, [pc, #320]	; (8002e44 <ShoreConfigResponse+0x1e8>)
 8002d04:	2358      	movs	r3, #88	; 0x58
 8002d06:	fb01 f303 	mul.w	r3, r1, r3
 8002d0a:	4413      	add	r3, r2
 8002d0c:	331c      	adds	r3, #28
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f8c7 303d 	str.w	r3, [r7, #61]	; 0x3d
	res.joy_iValue = rStabState[rState.contourSelected].joy_iValue;
 8002d14:	4b4a      	ldr	r3, [pc, #296]	; (8002e40 <ShoreConfigResponse+0x1e4>)
 8002d16:	785b      	ldrb	r3, [r3, #1]
 8002d18:	4619      	mov	r1, r3
 8002d1a:	4a4a      	ldr	r2, [pc, #296]	; (8002e44 <ShoreConfigResponse+0x1e8>)
 8002d1c:	2358      	movs	r3, #88	; 0x58
 8002d1e:	fb01 f303 	mul.w	r3, r1, r3
 8002d22:	4413      	add	r3, r2
 8002d24:	3320      	adds	r3, #32
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f8c7 3041 	str.w	r3, [r7, #65]	; 0x41
	res.posError = rStabState[rState.contourSelected].posError;
 8002d2c:	4b44      	ldr	r3, [pc, #272]	; (8002e40 <ShoreConfigResponse+0x1e4>)
 8002d2e:	785b      	ldrb	r3, [r3, #1]
 8002d30:	4619      	mov	r1, r3
 8002d32:	4a44      	ldr	r2, [pc, #272]	; (8002e44 <ShoreConfigResponse+0x1e8>)
 8002d34:	2358      	movs	r3, #88	; 0x58
 8002d36:	fb01 f303 	mul.w	r3, r1, r3
 8002d3a:	4413      	add	r3, r2
 8002d3c:	3324      	adds	r3, #36	; 0x24
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f8c7 3045 	str.w	r3, [r7, #69]	; 0x45
	res.speedError = rStabState[rState.contourSelected].speedError;
 8002d44:	4b3e      	ldr	r3, [pc, #248]	; (8002e40 <ShoreConfigResponse+0x1e4>)
 8002d46:	785b      	ldrb	r3, [r3, #1]
 8002d48:	4619      	mov	r1, r3
 8002d4a:	4a3e      	ldr	r2, [pc, #248]	; (8002e44 <ShoreConfigResponse+0x1e8>)
 8002d4c:	2358      	movs	r3, #88	; 0x58
 8002d4e:	fb01 f303 	mul.w	r3, r1, r3
 8002d52:	4413      	add	r3, r2
 8002d54:	3328      	adds	r3, #40	; 0x28
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f8c7 3049 	str.w	r3, [r7, #73]	; 0x49
	res.dynSummator = rStabState[rState.contourSelected].dynSummator;
 8002d5c:	4b38      	ldr	r3, [pc, #224]	; (8002e40 <ShoreConfigResponse+0x1e4>)
 8002d5e:	785b      	ldrb	r3, [r3, #1]
 8002d60:	4619      	mov	r1, r3
 8002d62:	4a38      	ldr	r2, [pc, #224]	; (8002e44 <ShoreConfigResponse+0x1e8>)
 8002d64:	2358      	movs	r3, #88	; 0x58
 8002d66:	fb01 f303 	mul.w	r3, r1, r3
 8002d6a:	4413      	add	r3, r2
 8002d6c:	332c      	adds	r3, #44	; 0x2c
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f8c7 304d 	str.w	r3, [r7, #77]	; 0x4d
	res.pidValue = rStabState[rState.contourSelected].pidValue;
 8002d74:	4b32      	ldr	r3, [pc, #200]	; (8002e40 <ShoreConfigResponse+0x1e4>)
 8002d76:	785b      	ldrb	r3, [r3, #1]
 8002d78:	4619      	mov	r1, r3
 8002d7a:	4a32      	ldr	r2, [pc, #200]	; (8002e44 <ShoreConfigResponse+0x1e8>)
 8002d7c:	2358      	movs	r3, #88	; 0x58
 8002d7e:	fb01 f303 	mul.w	r3, r1, r3
 8002d82:	4413      	add	r3, r2
 8002d84:	3330      	adds	r3, #48	; 0x30
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f8c7 3051 	str.w	r3, [r7, #81]	; 0x51
	res.posErrorAmp = rStabState[rState.contourSelected].posErrorAmp;
 8002d8c:	4b2c      	ldr	r3, [pc, #176]	; (8002e40 <ShoreConfigResponse+0x1e4>)
 8002d8e:	785b      	ldrb	r3, [r3, #1]
 8002d90:	4619      	mov	r1, r3
 8002d92:	4a2c      	ldr	r2, [pc, #176]	; (8002e44 <ShoreConfigResponse+0x1e8>)
 8002d94:	2358      	movs	r3, #88	; 0x58
 8002d96:	fb01 f303 	mul.w	r3, r1, r3
 8002d9a:	4413      	add	r3, r2
 8002d9c:	3338      	adds	r3, #56	; 0x38
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f8c7 3055 	str.w	r3, [r7, #85]	; 0x55
	res.speedFiltered = rStabState[rState.contourSelected].speedFiltered;
 8002da4:	4b26      	ldr	r3, [pc, #152]	; (8002e40 <ShoreConfigResponse+0x1e4>)
 8002da6:	785b      	ldrb	r3, [r3, #1]
 8002da8:	4619      	mov	r1, r3
 8002daa:	4a26      	ldr	r2, [pc, #152]	; (8002e44 <ShoreConfigResponse+0x1e8>)
 8002dac:	2358      	movs	r3, #88	; 0x58
 8002dae:	fb01 f303 	mul.w	r3, r1, r3
 8002db2:	4413      	add	r3, r2
 8002db4:	333c      	adds	r3, #60	; 0x3c
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f8c7 3059 	str.w	r3, [r7, #89]	; 0x59
	res.posFiltered = rStabState[rState.contourSelected].posFiltered;
 8002dbc:	4b20      	ldr	r3, [pc, #128]	; (8002e40 <ShoreConfigResponse+0x1e4>)
 8002dbe:	785b      	ldrb	r3, [r3, #1]
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	4a20      	ldr	r2, [pc, #128]	; (8002e44 <ShoreConfigResponse+0x1e8>)
 8002dc4:	2358      	movs	r3, #88	; 0x58
 8002dc6:	fb01 f303 	mul.w	r3, r1, r3
 8002dca:	4413      	add	r3, r2
 8002dcc:	3340      	adds	r3, #64	; 0x40
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f8c7 305d 	str.w	r3, [r7, #93]	; 0x5d

	res.pid_iValue = rStabState[rState.contourSelected].pid_iValue;
 8002dd4:	4b1a      	ldr	r3, [pc, #104]	; (8002e40 <ShoreConfigResponse+0x1e4>)
 8002dd6:	785b      	ldrb	r3, [r3, #1]
 8002dd8:	4619      	mov	r1, r3
 8002dda:	4a1a      	ldr	r2, [pc, #104]	; (8002e44 <ShoreConfigResponse+0x1e8>)
 8002ddc:	2358      	movs	r3, #88	; 0x58
 8002dde:	fb01 f303 	mul.w	r3, r1, r3
 8002de2:	4413      	add	r3, r2
 8002de4:	3334      	adds	r3, #52	; 0x34
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f8c7 3061 	str.w	r3, [r7, #97]	; 0x61

	res.thrustersFiltered = rStabState[rState.contourSelected].thrustersFiltered;
 8002dec:	4b14      	ldr	r3, [pc, #80]	; (8002e40 <ShoreConfigResponse+0x1e4>)
 8002dee:	785b      	ldrb	r3, [r3, #1]
 8002df0:	4619      	mov	r1, r3
 8002df2:	4a14      	ldr	r2, [pc, #80]	; (8002e44 <ShoreConfigResponse+0x1e8>)
 8002df4:	2358      	movs	r3, #88	; 0x58
 8002df6:	fb01 f303 	mul.w	r3, r1, r3
 8002dfa:	4413      	add	r3, r2
 8002dfc:	334c      	adds	r3, #76	; 0x4c
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f8c7 3065 	str.w	r3, [r7, #101]	; 0x65
	res.outputSignal = rStabState[rState.contourSelected].outputSignal;
 8002e04:	4b0e      	ldr	r3, [pc, #56]	; (8002e40 <ShoreConfigResponse+0x1e4>)
 8002e06:	785b      	ldrb	r3, [r3, #1]
 8002e08:	4619      	mov	r1, r3
 8002e0a:	4a0e      	ldr	r2, [pc, #56]	; (8002e44 <ShoreConfigResponse+0x1e8>)
 8002e0c:	2358      	movs	r3, #88	; 0x58
 8002e0e:	fb01 f303 	mul.w	r3, r1, r3
 8002e12:	4413      	add	r3, r2
 8002e14:	3350      	adds	r3, #80	; 0x50
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f8c7 3069 	str.w	r3, [r7, #105]	; 0x69

	memcpy((void*)responseBuf, (void*)&res, SHORE_CONFIG_RESPONSE_LENGTH);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f107 030c 	add.w	r3, r7, #12
 8002e24:	2263      	movs	r2, #99	; 0x63
 8002e26:	4619      	mov	r1, r3
 8002e28:	f00d fb9a 	bl	8010560 <memcpy>

	AddCrc16Checksumm(responseBuf, SHORE_CONFIG_RESPONSE_LENGTH);
 8002e2c:	2163      	movs	r1, #99	; 0x63
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f7fe fdd7 	bl	80019e2 <AddCrc16Checksumm>
}
 8002e34:	bf00      	nop
 8002e36:	3770      	adds	r7, #112	; 0x70
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	20001dc8 	.word	0x20001dc8
 8002e40:	20001d2c 	.word	0x20001d2c
 8002e44:	2000207c 	.word	0x2000207c

08002e48 <ShoreDirectResponse>:

void ShoreDirectResponse(uint8_t *responseBuf)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
	struct shoreResponseDirect_s res;

	res.number = 0xFF;
 8002e50:	23ff      	movs	r3, #255	; 0xff
 8002e52:	723b      	strb	r3, [r7, #8]
	res.connection = 0xAA;
 8002e54:	23aa      	movs	r3, #170	; 0xaa
 8002e56:	727b      	strb	r3, [r7, #9]
	res.current = 0xBB;
 8002e58:	23bb      	movs	r3, #187	; 0xbb
 8002e5a:	817b      	strh	r3, [r7, #10]

    memcpy((void*)responseBuf, (void*)&res, SHORE_DIRECT_RESPONSE_LENGTH);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	461a      	mov	r2, r3
 8002e60:	f107 0308 	add.w	r3, r7, #8
 8002e64:	6818      	ldr	r0, [r3, #0]
 8002e66:	6010      	str	r0, [r2, #0]
 8002e68:	889b      	ldrh	r3, [r3, #4]
 8002e6a:	8093      	strh	r3, [r2, #4]

    AddCrc16Checksumm(responseBuf, SHORE_DIRECT_RESPONSE_LENGTH);
 8002e6c:	2106      	movs	r1, #6
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f7fe fdb7 	bl	80019e2 <AddCrc16Checksumm>
}
 8002e74:	bf00      	nop
 8002e76:	3710      	adds	r7, #16
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}

08002e7c <ImuReceive>:
	}
	return 0;
}

void ImuReceive(uint8_t *ReceiveBuf)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b084      	sub	sp, #16
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
	 // Check sync byte
	 if ((ReceiveBuf[0] != 0xFA)||(ReceiveBuf[1] != 0x01)||(ReceiveBuf[2] != 0x28)||(ReceiveBuf[3] != 0x00))
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	781b      	ldrb	r3, [r3, #0]
 8002e88:	2bfa      	cmp	r3, #250	; 0xfa
 8002e8a:	d10e      	bne.n	8002eaa <ImuReceive+0x2e>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	3301      	adds	r3, #1
 8002e90:	781b      	ldrb	r3, [r3, #0]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d109      	bne.n	8002eaa <ImuReceive+0x2e>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	3302      	adds	r3, #2
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	2b28      	cmp	r3, #40	; 0x28
 8002e9e:	d104      	bne.n	8002eaa <ImuReceive+0x2e>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	3303      	adds	r3, #3
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d007      	beq.n	8002eba <ImuReceive+0x3e>
	 {
		 ++uartBus[IMU_UART].brokenRxCounter;
 8002eaa:	4b32      	ldr	r3, [pc, #200]	; (8002f74 <ImuReceive+0xf8>)
 8002eac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	4a30      	ldr	r2, [pc, #192]	; (8002f74 <ImuReceive+0xf8>)
 8002eb4:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
		 return;
 8002eb8:	e059      	b.n	8002f6e <ImuReceive+0xf2>
	 }

	 rSensors.crc = (ReceiveBuf[28] << 8) | ReceiveBuf[29];
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	331c      	adds	r3, #28
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	021b      	lsls	r3, r3, #8
 8002ec2:	b21a      	sxth	r2, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	331d      	adds	r3, #29
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	b21b      	sxth	r3, r3
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	b21b      	sxth	r3, r3
 8002ed0:	b29a      	uxth	r2, r3
 8002ed2:	4b29      	ldr	r3, [pc, #164]	; (8002f78 <ImuReceive+0xfc>)
 8002ed4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
	 //crc length= IMU_RESPONSE_LENGTH - 1 sync byte - 2 bytes crc
	 uint16_t calculated_crc = calculateCRC(ReceiveBuf + 1, IMU_RESPONSE_LENGTH - 1 - 2);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	3301      	adds	r3, #1
 8002edc:	211b      	movs	r1, #27
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f000 f84c 	bl	8002f7c <calculateCRC>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	81fb      	strh	r3, [r7, #14]
	 if (rSensors.crc != calculated_crc)
 8002ee8:	4b23      	ldr	r3, [pc, #140]	; (8002f78 <ImuReceive+0xfc>)
 8002eea:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002eee:	89fa      	ldrh	r2, [r7, #14]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d007      	beq.n	8002f04 <ImuReceive+0x88>
	 {
		 ++uartBus[IMU_UART].brokenRxCounter;
 8002ef4:	4b1f      	ldr	r3, [pc, #124]	; (8002f74 <ImuReceive+0xf8>)
 8002ef6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002efa:	3301      	adds	r3, #1
 8002efc:	4a1d      	ldr	r2, [pc, #116]	; (8002f74 <ImuReceive+0xf8>)
 8002efe:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
		 return;
 8002f02:	e034      	b.n	8002f6e <ImuReceive+0xf2>
	 }



  	  memcpy(&rSensors.yaw, ReceiveBuf + 4, sizeof(rSensors.yaw));
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	3304      	adds	r3, #4
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	4b1a      	ldr	r3, [pc, #104]	; (8002f78 <ImuReceive+0xfc>)
 8002f0e:	609a      	str	r2, [r3, #8]
  	  memcpy(&rSensors.pitch, ReceiveBuf + 8, sizeof(rSensors.pitch));
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	3308      	adds	r3, #8
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	461a      	mov	r2, r3
 8002f18:	4b17      	ldr	r3, [pc, #92]	; (8002f78 <ImuReceive+0xfc>)
 8002f1a:	605a      	str	r2, [r3, #4]
  	  memcpy(&rSensors.roll, ReceiveBuf + 12, sizeof(rSensors.roll));
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	330c      	adds	r3, #12
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	461a      	mov	r2, r3
 8002f24:	4b14      	ldr	r3, [pc, #80]	; (8002f78 <ImuReceive+0xfc>)
 8002f26:	601a      	str	r2, [r3, #0]

  	  memcpy(&rSensors.rollSpeed, ReceiveBuf + 16, sizeof(rSensors.rollSpeed));
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	3310      	adds	r3, #16
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	461a      	mov	r2, r3
 8002f30:	4b11      	ldr	r3, [pc, #68]	; (8002f78 <ImuReceive+0xfc>)
 8002f32:	61da      	str	r2, [r3, #28]
  	  memcpy(&rSensors.pitchSpeed, ReceiveBuf + 20, sizeof(rSensors.pitchSpeed));
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	3314      	adds	r3, #20
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	4b0e      	ldr	r3, [pc, #56]	; (8002f78 <ImuReceive+0xfc>)
 8002f3e:	621a      	str	r2, [r3, #32]
  	  memcpy(&rSensors.yawSpeed, ReceiveBuf + 24, sizeof(rSensors.yawSpeed));
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	3318      	adds	r3, #24
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	461a      	mov	r2, r3
 8002f48:	4b0b      	ldr	r3, [pc, #44]	; (8002f78 <ImuReceive+0xfc>)
 8002f4a:	625a      	str	r2, [r3, #36]	; 0x24
//
//  	  memcpy(&rSensors.accelX, ReceiveBuf + 28, sizeof(rSensors.accelX));
//  	  memcpy(&rSensors.accelY, ReceiveBuf + 32, sizeof(rSensors.accelY));
//  	  memcpy(&rSensors.accelZ, ReceiveBuf + 36, sizeof(rSensors.accelZ));

    rSensors.LastTick = xTaskGetTickCount();
 8002f4c:	f00b fba6 	bl	800e69c <xTaskGetTickCount>
 8002f50:	ee07 0a90 	vmov	s15, r0
 8002f54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f58:	4b07      	ldr	r3, [pc, #28]	; (8002f78 <ImuReceive+0xfc>)
 8002f5a:	edc3 7a05 	vstr	s15, [r3, #20]


    ++uartBus[IMU_UART].successRxCounter;
 8002f5e:	4b05      	ldr	r3, [pc, #20]	; (8002f74 <ImuReceive+0xf8>)
 8002f60:	f8b3 30b2 	ldrh.w	r3, [r3, #178]	; 0xb2
 8002f64:	3301      	adds	r3, #1
 8002f66:	b29a      	uxth	r2, r3
 8002f68:	4b02      	ldr	r3, [pc, #8]	; (8002f74 <ImuReceive+0xf8>)
 8002f6a:	f8a3 20b2 	strh.w	r2, [r3, #178]	; 0xb2
}
 8002f6e:	3710      	adds	r7, #16
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	2000018c 	.word	0x2000018c
 8002f78:	20001dc8 	.word	0x20001dc8

08002f7c <calculateCRC>:

unsigned short calculateCRC(unsigned char data[], unsigned int length) {
 8002f7c:	b480      	push	{r7}
 8002f7e:	b085      	sub	sp, #20
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
 8002f84:	6039      	str	r1, [r7, #0]
    unsigned int i;
    unsigned short crc = 0;
 8002f86:	2300      	movs	r3, #0
 8002f88:	817b      	strh	r3, [r7, #10]
    for (i = 0; i < length; i++) {
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	60fb      	str	r3, [r7, #12]
 8002f8e:	e030      	b.n	8002ff2 <calculateCRC+0x76>
        crc = (unsigned char)(crc >> 8) | (crc << 8);
 8002f90:	897b      	ldrh	r3, [r7, #10]
 8002f92:	0a1b      	lsrs	r3, r3, #8
 8002f94:	b29b      	uxth	r3, r3
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	b21a      	sxth	r2, r3
 8002f9a:	897b      	ldrh	r3, [r7, #10]
 8002f9c:	021b      	lsls	r3, r3, #8
 8002f9e:	b21b      	sxth	r3, r3
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	b21b      	sxth	r3, r3
 8002fa4:	817b      	strh	r3, [r7, #10]
        crc ^= data[i];
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	4413      	add	r3, r2
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	b29a      	uxth	r2, r3
 8002fb0:	897b      	ldrh	r3, [r7, #10]
 8002fb2:	4053      	eors	r3, r2
 8002fb4:	817b      	strh	r3, [r7, #10]
        crc ^= (unsigned char)(crc & 0xff) >> 4;
 8002fb6:	897b      	ldrh	r3, [r7, #10]
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	091b      	lsrs	r3, r3, #4
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	b29a      	uxth	r2, r3
 8002fc0:	897b      	ldrh	r3, [r7, #10]
 8002fc2:	4053      	eors	r3, r2
 8002fc4:	817b      	strh	r3, [r7, #10]
        crc ^= crc << 12;
 8002fc6:	897b      	ldrh	r3, [r7, #10]
 8002fc8:	031b      	lsls	r3, r3, #12
 8002fca:	b21a      	sxth	r2, r3
 8002fcc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002fd0:	4053      	eors	r3, r2
 8002fd2:	b21b      	sxth	r3, r3
 8002fd4:	817b      	strh	r3, [r7, #10]
        crc ^= (crc & 0x00ff) << 5;
 8002fd6:	897b      	ldrh	r3, [r7, #10]
 8002fd8:	015b      	lsls	r3, r3, #5
 8002fda:	b21b      	sxth	r3, r3
 8002fdc:	f403 53ff 	and.w	r3, r3, #8160	; 0x1fe0
 8002fe0:	b21a      	sxth	r2, r3
 8002fe2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002fe6:	4053      	eors	r3, r2
 8002fe8:	b21b      	sxth	r3, r3
 8002fea:	817b      	strh	r3, [r7, #10]
    for (i = 0; i < length; i++) {
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	3301      	adds	r3, #1
 8002ff0:	60fb      	str	r3, [r7, #12]
 8002ff2:	68fa      	ldr	r2, [r7, #12]
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d3ca      	bcc.n	8002f90 <calculateCRC+0x14>
    }
    return crc;
 8002ffa:	897b      	ldrh	r3, [r7, #10]
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3714      	adds	r7, #20
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800300e:	4b18      	ldr	r3, [pc, #96]	; (8003070 <MX_DMA_Init+0x68>)
 8003010:	695b      	ldr	r3, [r3, #20]
 8003012:	4a17      	ldr	r2, [pc, #92]	; (8003070 <MX_DMA_Init+0x68>)
 8003014:	f043 0301 	orr.w	r3, r3, #1
 8003018:	6153      	str	r3, [r2, #20]
 800301a:	4b15      	ldr	r3, [pc, #84]	; (8003070 <MX_DMA_Init+0x68>)
 800301c:	695b      	ldr	r3, [r3, #20]
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	607b      	str	r3, [r7, #4]
 8003024:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8003026:	2200      	movs	r2, #0
 8003028:	2105      	movs	r1, #5
 800302a:	200e      	movs	r0, #14
 800302c:	f003 f80c 	bl	8006048 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8003030:	200e      	movs	r0, #14
 8003032:	f003 f825 	bl	8006080 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8003036:	2200      	movs	r2, #0
 8003038:	2105      	movs	r1, #5
 800303a:	200f      	movs	r0, #15
 800303c:	f003 f804 	bl	8006048 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8003040:	200f      	movs	r0, #15
 8003042:	f003 f81d 	bl	8006080 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8003046:	2200      	movs	r2, #0
 8003048:	2105      	movs	r1, #5
 800304a:	2010      	movs	r0, #16
 800304c:	f002 fffc 	bl	8006048 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8003050:	2010      	movs	r0, #16
 8003052:	f003 f815 	bl	8006080 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8003056:	2200      	movs	r2, #0
 8003058:	2105      	movs	r1, #5
 800305a:	2011      	movs	r0, #17
 800305c:	f002 fff4 	bl	8006048 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8003060:	2011      	movs	r0, #17
 8003062:	f003 f80d 	bl	8006080 <HAL_NVIC_EnableIRQ>

}
 8003066:	bf00      	nop
 8003068:	3708      	adds	r7, #8
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	40021000 	.word	0x40021000

08003074 <flashReadSettings>:
	HAL_FLASHEx_Erase(&erase_conf, &page_error);
	HAL_FLASH_Lock();
}

void flashReadSettings(struct flashConfiguration_s *config)
{
 8003074:	b480      	push	{r7}
 8003076:	b087      	sub	sp, #28
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
	uint32_t *source_addr = (uint32_t *)CONFIG_PAGE_ADDR;
 800307c:	4b0e      	ldr	r3, [pc, #56]	; (80030b8 <flashReadSettings+0x44>)
 800307e:	617b      	str	r3, [r7, #20]
	uint32_t *dest_addr = (void *)config;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	613b      	str	r3, [r7, #16]

	for (uint16_t i = 0; i < SETTINGS_WORDS; ++i) {
 8003084:	2300      	movs	r3, #0
 8003086:	81fb      	strh	r3, [r7, #14]
 8003088:	e00c      	b.n	80030a4 <flashReadSettings+0x30>
		*dest_addr = *(__IO uint32_t*)source_addr;
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	601a      	str	r2, [r3, #0]
		source_addr++;
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	3304      	adds	r3, #4
 8003096:	617b      	str	r3, [r7, #20]
		dest_addr++;
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	3304      	adds	r3, #4
 800309c:	613b      	str	r3, [r7, #16]
	for (uint16_t i = 0; i < SETTINGS_WORDS; ++i) {
 800309e:	89fb      	ldrh	r3, [r7, #14]
 80030a0:	3301      	adds	r3, #1
 80030a2:	81fb      	strh	r3, [r7, #14]
 80030a4:	89fb      	ldrh	r3, [r7, #14]
 80030a6:	2b80      	cmp	r3, #128	; 0x80
 80030a8:	d9ef      	bls.n	800308a <flashReadSettings+0x16>
	}
}
 80030aa:	bf00      	nop
 80030ac:	bf00      	nop
 80030ae:	371c      	adds	r7, #28
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr
 80030b8:	0803f800 	.word	0x0803f800

080030bc <flashWriteSettings>:

void flashWriteSettings(struct flashConfiguration_s *config)
{
 80030bc:	b5b0      	push	{r4, r5, r7, lr}
 80030be:	b08a      	sub	sp, #40	; 0x28
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
	// Write settings
	HAL_FLASH_Unlock();
 80030c4:	f003 faa0 	bl	8006608 <HAL_FLASH_Unlock>

	// erase page
	FLASH_EraseInitTypeDef erase_conf;
	erase_conf.TypeErase = FLASH_TYPEERASE_PAGES; // erase only 1 page
 80030c8:	2300      	movs	r3, #0
 80030ca:	613b      	str	r3, [r7, #16]
	erase_conf.PageAddress = (uint32_t)CONFIG_PAGE_ADDR;
 80030cc:	4b17      	ldr	r3, [pc, #92]	; (800312c <flashWriteSettings+0x70>)
 80030ce:	617b      	str	r3, [r7, #20]
	erase_conf.NbPages = 1;
 80030d0:	2301      	movs	r3, #1
 80030d2:	61bb      	str	r3, [r7, #24]

	uint32_t page_error;
	HAL_FLASHEx_Erase(&erase_conf, &page_error);
 80030d4:	f107 020c 	add.w	r2, r7, #12
 80030d8:	f107 0310 	add.w	r3, r7, #16
 80030dc:	4611      	mov	r1, r2
 80030de:	4618      	mov	r0, r3
 80030e0:	f003 fb56 	bl	8006790 <HAL_FLASHEx_Erase>

	// write page
	uint32_t *source_addr = (void *)config;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t *dest_addr = (uint32_t *)CONFIG_PAGE_ADDR;
 80030e8:	4b10      	ldr	r3, [pc, #64]	; (800312c <flashWriteSettings+0x70>)
 80030ea:	623b      	str	r3, [r7, #32]
	for (uint8_t i = 0; i < SETTINGS_WORDS; ++i) {
 80030ec:	2300      	movs	r3, #0
 80030ee:	77fb      	strb	r3, [r7, #31]
 80030f0:	e013      	b.n	800311a <flashWriteSettings+0x5e>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, (uint32_t)dest_addr, *source_addr);
 80030f2:	6a39      	ldr	r1, [r7, #32]
 80030f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	2200      	movs	r2, #0
 80030fa:	461c      	mov	r4, r3
 80030fc:	4615      	mov	r5, r2
 80030fe:	4622      	mov	r2, r4
 8003100:	462b      	mov	r3, r5
 8003102:	2002      	movs	r0, #2
 8003104:	f003 fa10 	bl	8006528 <HAL_FLASH_Program>
		source_addr++;
 8003108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310a:	3304      	adds	r3, #4
 800310c:	627b      	str	r3, [r7, #36]	; 0x24
		dest_addr++;
 800310e:	6a3b      	ldr	r3, [r7, #32]
 8003110:	3304      	adds	r3, #4
 8003112:	623b      	str	r3, [r7, #32]
	for (uint8_t i = 0; i < SETTINGS_WORDS; ++i) {
 8003114:	7ffb      	ldrb	r3, [r7, #31]
 8003116:	3301      	adds	r3, #1
 8003118:	77fb      	strb	r3, [r7, #31]
 800311a:	7ffb      	ldrb	r3, [r7, #31]
 800311c:	2b80      	cmp	r3, #128	; 0x80
 800311e:	d9e8      	bls.n	80030f2 <flashWriteSettings+0x36>
	}

	HAL_FLASH_Lock();
 8003120:	f003 fa98 	bl	8006654 <HAL_FLASH_Lock>
}
 8003124:	bf00      	nop
 8003126:	3728      	adds	r7, #40	; 0x28
 8003128:	46bd      	mov	sp, r7
 800312a:	bdb0      	pop	{r4, r5, r7, pc}
 800312c:	0803f800 	.word	0x0803f800

08003130 <flashFillStructure>:

void flashFillStructure(struct flashConfiguration_s *config)
{
 8003130:	b480      	push	{r7}
 8003132:	b085      	sub	sp, #20
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
	config->writeFlag = 0xAA;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	22aa      	movs	r2, #170	; 0xaa
 800313c:	701a      	strb	r2, [r3, #0]

	for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 800313e:	2300      	movs	r3, #0
 8003140:	73fb      	strb	r3, [r7, #15]
 8003142:	e143      	b.n	80033cc <flashFillStructure+0x29c>
		config->stabConstants[i].pJoyUnitCast = rStabConstants[i].pJoyUnitCast;
 8003144:	7bfb      	ldrb	r3, [r7, #15]
 8003146:	7bfa      	ldrb	r2, [r7, #15]
 8003148:	49a6      	ldr	r1, [pc, #664]	; (80033e4 <flashFillStructure+0x2b4>)
 800314a:	204c      	movs	r0, #76	; 0x4c
 800314c:	fb00 f303 	mul.w	r3, r0, r3
 8003150:	440b      	add	r3, r1
 8003152:	3304      	adds	r3, #4
 8003154:	6818      	ldr	r0, [r3, #0]
 8003156:	6879      	ldr	r1, [r7, #4]
 8003158:	4613      	mov	r3, r2
 800315a:	011b      	lsls	r3, r3, #4
 800315c:	4413      	add	r3, r2
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	440b      	add	r3, r1
 8003162:	3301      	adds	r3, #1
 8003164:	4602      	mov	r2, r0
 8003166:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].pSpeedDyn = rStabConstants[i].pSpeedDyn;
 8003168:	7bfb      	ldrb	r3, [r7, #15]
 800316a:	7bfa      	ldrb	r2, [r7, #15]
 800316c:	499d      	ldr	r1, [pc, #628]	; (80033e4 <flashFillStructure+0x2b4>)
 800316e:	204c      	movs	r0, #76	; 0x4c
 8003170:	fb00 f303 	mul.w	r3, r0, r3
 8003174:	440b      	add	r3, r1
 8003176:	3308      	adds	r3, #8
 8003178:	6818      	ldr	r0, [r3, #0]
 800317a:	6879      	ldr	r1, [r7, #4]
 800317c:	4613      	mov	r3, r2
 800317e:	011b      	lsls	r3, r3, #4
 8003180:	4413      	add	r3, r2
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	440b      	add	r3, r1
 8003186:	3305      	adds	r3, #5
 8003188:	4602      	mov	r2, r0
 800318a:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].pErrGain = rStabConstants[i].pErrGain;
 800318c:	7bfb      	ldrb	r3, [r7, #15]
 800318e:	7bfa      	ldrb	r2, [r7, #15]
 8003190:	4994      	ldr	r1, [pc, #592]	; (80033e4 <flashFillStructure+0x2b4>)
 8003192:	204c      	movs	r0, #76	; 0x4c
 8003194:	fb00 f303 	mul.w	r3, r0, r3
 8003198:	440b      	add	r3, r1
 800319a:	330c      	adds	r3, #12
 800319c:	6818      	ldr	r0, [r3, #0]
 800319e:	6879      	ldr	r1, [r7, #4]
 80031a0:	4613      	mov	r3, r2
 80031a2:	011b      	lsls	r3, r3, #4
 80031a4:	4413      	add	r3, r2
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	440b      	add	r3, r1
 80031aa:	3308      	adds	r3, #8
 80031ac:	3301      	adds	r3, #1
 80031ae:	4602      	mov	r2, r0
 80031b0:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].aFilter_T1 = rStabConstants[i].aFilter[POS_FILTER].T;
 80031b2:	7bfb      	ldrb	r3, [r7, #15]
 80031b4:	7bfa      	ldrb	r2, [r7, #15]
 80031b6:	498b      	ldr	r1, [pc, #556]	; (80033e4 <flashFillStructure+0x2b4>)
 80031b8:	204c      	movs	r0, #76	; 0x4c
 80031ba:	fb00 f303 	mul.w	r3, r0, r3
 80031be:	440b      	add	r3, r1
 80031c0:	3310      	adds	r3, #16
 80031c2:	6818      	ldr	r0, [r3, #0]
 80031c4:	6879      	ldr	r1, [r7, #4]
 80031c6:	4613      	mov	r3, r2
 80031c8:	011b      	lsls	r3, r3, #4
 80031ca:	4413      	add	r3, r2
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	440b      	add	r3, r1
 80031d0:	3308      	adds	r3, #8
 80031d2:	3305      	adds	r3, #5
 80031d4:	4602      	mov	r2, r0
 80031d6:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].aFilter_T2 = rStabConstants[i].aFilter[SPEED_FILTER].T;
 80031d8:	7bfb      	ldrb	r3, [r7, #15]
 80031da:	7bfa      	ldrb	r2, [r7, #15]
 80031dc:	4981      	ldr	r1, [pc, #516]	; (80033e4 <flashFillStructure+0x2b4>)
 80031de:	204c      	movs	r0, #76	; 0x4c
 80031e0:	fb00 f303 	mul.w	r3, r0, r3
 80031e4:	440b      	add	r3, r1
 80031e6:	3318      	adds	r3, #24
 80031e8:	6818      	ldr	r0, [r3, #0]
 80031ea:	6879      	ldr	r1, [r7, #4]
 80031ec:	4613      	mov	r3, r2
 80031ee:	011b      	lsls	r3, r3, #4
 80031f0:	4413      	add	r3, r2
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	440b      	add	r3, r1
 80031f6:	3310      	adds	r3, #16
 80031f8:	3301      	adds	r3, #1
 80031fa:	4602      	mov	r2, r0
 80031fc:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].aFilter_K1 = rStabConstants[i].aFilter[POS_FILTER].K;
 80031fe:	7bfb      	ldrb	r3, [r7, #15]
 8003200:	7bfa      	ldrb	r2, [r7, #15]
 8003202:	4978      	ldr	r1, [pc, #480]	; (80033e4 <flashFillStructure+0x2b4>)
 8003204:	204c      	movs	r0, #76	; 0x4c
 8003206:	fb00 f303 	mul.w	r3, r0, r3
 800320a:	440b      	add	r3, r1
 800320c:	3314      	adds	r3, #20
 800320e:	6818      	ldr	r0, [r3, #0]
 8003210:	6879      	ldr	r1, [r7, #4]
 8003212:	4613      	mov	r3, r2
 8003214:	011b      	lsls	r3, r3, #4
 8003216:	4413      	add	r3, r2
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	440b      	add	r3, r1
 800321c:	3310      	adds	r3, #16
 800321e:	3305      	adds	r3, #5
 8003220:	4602      	mov	r2, r0
 8003222:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].aFilter_K2 = rStabConstants[i].aFilter[SPEED_FILTER].K;
 8003224:	7bfb      	ldrb	r3, [r7, #15]
 8003226:	7bfa      	ldrb	r2, [r7, #15]
 8003228:	496e      	ldr	r1, [pc, #440]	; (80033e4 <flashFillStructure+0x2b4>)
 800322a:	204c      	movs	r0, #76	; 0x4c
 800322c:	fb00 f303 	mul.w	r3, r0, r3
 8003230:	440b      	add	r3, r1
 8003232:	331c      	adds	r3, #28
 8003234:	6818      	ldr	r0, [r3, #0]
 8003236:	6879      	ldr	r1, [r7, #4]
 8003238:	4613      	mov	r3, r2
 800323a:	011b      	lsls	r3, r3, #4
 800323c:	4413      	add	r3, r2
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	440b      	add	r3, r1
 8003242:	3318      	adds	r3, #24
 8003244:	3301      	adds	r3, #1
 8003246:	4602      	mov	r2, r0
 8003248:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].pid_pGain = rStabConstants[i].pid.pGain;
 800324a:	7bfb      	ldrb	r3, [r7, #15]
 800324c:	7bfa      	ldrb	r2, [r7, #15]
 800324e:	4965      	ldr	r1, [pc, #404]	; (80033e4 <flashFillStructure+0x2b4>)
 8003250:	204c      	movs	r0, #76	; 0x4c
 8003252:	fb00 f303 	mul.w	r3, r0, r3
 8003256:	440b      	add	r3, r1
 8003258:	3328      	adds	r3, #40	; 0x28
 800325a:	6818      	ldr	r0, [r3, #0]
 800325c:	6879      	ldr	r1, [r7, #4]
 800325e:	4613      	mov	r3, r2
 8003260:	011b      	lsls	r3, r3, #4
 8003262:	4413      	add	r3, r2
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	440b      	add	r3, r1
 8003268:	3318      	adds	r3, #24
 800326a:	3305      	adds	r3, #5
 800326c:	4602      	mov	r2, r0
 800326e:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].pid_iGain = rStabConstants[i].pid.iGain;
 8003270:	7bfb      	ldrb	r3, [r7, #15]
 8003272:	7bfa      	ldrb	r2, [r7, #15]
 8003274:	495b      	ldr	r1, [pc, #364]	; (80033e4 <flashFillStructure+0x2b4>)
 8003276:	204c      	movs	r0, #76	; 0x4c
 8003278:	fb00 f303 	mul.w	r3, r0, r3
 800327c:	440b      	add	r3, r1
 800327e:	332c      	adds	r3, #44	; 0x2c
 8003280:	6818      	ldr	r0, [r3, #0]
 8003282:	6879      	ldr	r1, [r7, #4]
 8003284:	4613      	mov	r3, r2
 8003286:	011b      	lsls	r3, r3, #4
 8003288:	4413      	add	r3, r2
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	440b      	add	r3, r1
 800328e:	3320      	adds	r3, #32
 8003290:	3301      	adds	r3, #1
 8003292:	4602      	mov	r2, r0
 8003294:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].pid_iMax = rStabConstants[i].pid.iMax;
 8003296:	7bfb      	ldrb	r3, [r7, #15]
 8003298:	7bfa      	ldrb	r2, [r7, #15]
 800329a:	4952      	ldr	r1, [pc, #328]	; (80033e4 <flashFillStructure+0x2b4>)
 800329c:	204c      	movs	r0, #76	; 0x4c
 800329e:	fb00 f303 	mul.w	r3, r0, r3
 80032a2:	440b      	add	r3, r1
 80032a4:	3330      	adds	r3, #48	; 0x30
 80032a6:	6818      	ldr	r0, [r3, #0]
 80032a8:	6879      	ldr	r1, [r7, #4]
 80032aa:	4613      	mov	r3, r2
 80032ac:	011b      	lsls	r3, r3, #4
 80032ae:	4413      	add	r3, r2
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	440b      	add	r3, r1
 80032b4:	3320      	adds	r3, #32
 80032b6:	3305      	adds	r3, #5
 80032b8:	4602      	mov	r2, r0
 80032ba:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].pid_iMin = rStabConstants[i].pid.iMin;
 80032bc:	7bfb      	ldrb	r3, [r7, #15]
 80032be:	7bfa      	ldrb	r2, [r7, #15]
 80032c0:	4948      	ldr	r1, [pc, #288]	; (80033e4 <flashFillStructure+0x2b4>)
 80032c2:	204c      	movs	r0, #76	; 0x4c
 80032c4:	fb00 f303 	mul.w	r3, r0, r3
 80032c8:	440b      	add	r3, r1
 80032ca:	3334      	adds	r3, #52	; 0x34
 80032cc:	6818      	ldr	r0, [r3, #0]
 80032ce:	6879      	ldr	r1, [r7, #4]
 80032d0:	4613      	mov	r3, r2
 80032d2:	011b      	lsls	r3, r3, #4
 80032d4:	4413      	add	r3, r2
 80032d6:	009b      	lsls	r3, r3, #2
 80032d8:	440b      	add	r3, r1
 80032da:	3328      	adds	r3, #40	; 0x28
 80032dc:	3301      	adds	r3, #1
 80032de:	4602      	mov	r2, r0
 80032e0:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].pThrustersMin = rStabConstants[i].pThrustersMin;
 80032e2:	7bfb      	ldrb	r3, [r7, #15]
 80032e4:	7bfa      	ldrb	r2, [r7, #15]
 80032e6:	493f      	ldr	r1, [pc, #252]	; (80033e4 <flashFillStructure+0x2b4>)
 80032e8:	204c      	movs	r0, #76	; 0x4c
 80032ea:	fb00 f303 	mul.w	r3, r0, r3
 80032ee:	440b      	add	r3, r1
 80032f0:	3338      	adds	r3, #56	; 0x38
 80032f2:	6818      	ldr	r0, [r3, #0]
 80032f4:	6879      	ldr	r1, [r7, #4]
 80032f6:	4613      	mov	r3, r2
 80032f8:	011b      	lsls	r3, r3, #4
 80032fa:	4413      	add	r3, r2
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	440b      	add	r3, r1
 8003300:	3328      	adds	r3, #40	; 0x28
 8003302:	3305      	adds	r3, #5
 8003304:	4602      	mov	r2, r0
 8003306:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].pThrustersMax = rStabConstants[i].pThrustersMax;
 8003308:	7bfb      	ldrb	r3, [r7, #15]
 800330a:	7bfa      	ldrb	r2, [r7, #15]
 800330c:	4935      	ldr	r1, [pc, #212]	; (80033e4 <flashFillStructure+0x2b4>)
 800330e:	204c      	movs	r0, #76	; 0x4c
 8003310:	fb00 f303 	mul.w	r3, r0, r3
 8003314:	440b      	add	r3, r1
 8003316:	333c      	adds	r3, #60	; 0x3c
 8003318:	6818      	ldr	r0, [r3, #0]
 800331a:	6879      	ldr	r1, [r7, #4]
 800331c:	4613      	mov	r3, r2
 800331e:	011b      	lsls	r3, r3, #4
 8003320:	4413      	add	r3, r2
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	440b      	add	r3, r1
 8003326:	3330      	adds	r3, #48	; 0x30
 8003328:	3301      	adds	r3, #1
 800332a:	4602      	mov	r2, r0
 800332c:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].aFilter_thrusters_T = rStabConstants[i].aFilter[THRUSTERS_FILTER].T;
 800332e:	7bfb      	ldrb	r3, [r7, #15]
 8003330:	7bfa      	ldrb	r2, [r7, #15]
 8003332:	492c      	ldr	r1, [pc, #176]	; (80033e4 <flashFillStructure+0x2b4>)
 8003334:	204c      	movs	r0, #76	; 0x4c
 8003336:	fb00 f303 	mul.w	r3, r0, r3
 800333a:	440b      	add	r3, r1
 800333c:	3320      	adds	r3, #32
 800333e:	6818      	ldr	r0, [r3, #0]
 8003340:	6879      	ldr	r1, [r7, #4]
 8003342:	4613      	mov	r3, r2
 8003344:	011b      	lsls	r3, r3, #4
 8003346:	4413      	add	r3, r2
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	440b      	add	r3, r1
 800334c:	3330      	adds	r3, #48	; 0x30
 800334e:	3305      	adds	r3, #5
 8003350:	4602      	mov	r2, r0
 8003352:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].aFilter_thrusters_K = rStabConstants[i].aFilter[THRUSTERS_FILTER].K;
 8003354:	7bfb      	ldrb	r3, [r7, #15]
 8003356:	7bfa      	ldrb	r2, [r7, #15]
 8003358:	4922      	ldr	r1, [pc, #136]	; (80033e4 <flashFillStructure+0x2b4>)
 800335a:	204c      	movs	r0, #76	; 0x4c
 800335c:	fb00 f303 	mul.w	r3, r0, r3
 8003360:	440b      	add	r3, r1
 8003362:	3324      	adds	r3, #36	; 0x24
 8003364:	6818      	ldr	r0, [r3, #0]
 8003366:	6879      	ldr	r1, [r7, #4]
 8003368:	4613      	mov	r3, r2
 800336a:	011b      	lsls	r3, r3, #4
 800336c:	4413      	add	r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	440b      	add	r3, r1
 8003372:	3338      	adds	r3, #56	; 0x38
 8003374:	3301      	adds	r3, #1
 8003376:	4602      	mov	r2, r0
 8003378:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].sOutSummatorMax = rStabConstants[i].sOutSummatorMax;
 800337a:	7bfb      	ldrb	r3, [r7, #15]
 800337c:	7bfa      	ldrb	r2, [r7, #15]
 800337e:	4919      	ldr	r1, [pc, #100]	; (80033e4 <flashFillStructure+0x2b4>)
 8003380:	204c      	movs	r0, #76	; 0x4c
 8003382:	fb00 f303 	mul.w	r3, r0, r3
 8003386:	440b      	add	r3, r1
 8003388:	3344      	adds	r3, #68	; 0x44
 800338a:	6818      	ldr	r0, [r3, #0]
 800338c:	6879      	ldr	r1, [r7, #4]
 800338e:	4613      	mov	r3, r2
 8003390:	011b      	lsls	r3, r3, #4
 8003392:	4413      	add	r3, r2
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	440b      	add	r3, r1
 8003398:	3338      	adds	r3, #56	; 0x38
 800339a:	3305      	adds	r3, #5
 800339c:	4602      	mov	r2, r0
 800339e:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].sOutSummatorMin = rStabConstants[i].sOutSummatorMin;
 80033a0:	7bfb      	ldrb	r3, [r7, #15]
 80033a2:	7bfa      	ldrb	r2, [r7, #15]
 80033a4:	490f      	ldr	r1, [pc, #60]	; (80033e4 <flashFillStructure+0x2b4>)
 80033a6:	204c      	movs	r0, #76	; 0x4c
 80033a8:	fb00 f303 	mul.w	r3, r0, r3
 80033ac:	440b      	add	r3, r1
 80033ae:	3348      	adds	r3, #72	; 0x48
 80033b0:	6818      	ldr	r0, [r3, #0]
 80033b2:	6879      	ldr	r1, [r7, #4]
 80033b4:	4613      	mov	r3, r2
 80033b6:	011b      	lsls	r3, r3, #4
 80033b8:	4413      	add	r3, r2
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	440b      	add	r3, r1
 80033be:	3340      	adds	r3, #64	; 0x40
 80033c0:	3301      	adds	r3, #1
 80033c2:	4602      	mov	r2, r0
 80033c4:	601a      	str	r2, [r3, #0]
	for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 80033c6:	7bfb      	ldrb	r3, [r7, #15]
 80033c8:	3301      	adds	r3, #1
 80033ca:	73fb      	strb	r3, [r7, #15]
 80033cc:	7bfb      	ldrb	r3, [r7, #15]
 80033ce:	2b05      	cmp	r3, #5
 80033d0:	f67f aeb8 	bls.w	8003144 <flashFillStructure+0x14>
//		config->thrusters[i].kBackward = rThrusters[i].kBackward;
//		config->thrusters[i].sForward = rThrusters[i].sForward;
//		config->thrusters[i].sBackward = rThrusters[i].sBackward;
//		config->thrusters[i].inverse = rThrusters[i].inverse;
//	}
}
 80033d4:	bf00      	nop
 80033d6:	bf00      	nop
 80033d8:	3714      	adds	r7, #20
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop
 80033e4:	20001eb4 	.word	0x20001eb4

080033e8 <flashReadStructure>:

void flashReadStructure(struct flashConfiguration_s *config)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b085      	sub	sp, #20
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
	for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 80033f0:	2300      	movs	r3, #0
 80033f2:	73fb      	strb	r3, [r7, #15]
 80033f4:	e132      	b.n	800365c <flashReadStructure+0x274>
		rStabConstants[i].pJoyUnitCast = config->stabConstants[i].pJoyUnitCast;
 80033f6:	7bfa      	ldrb	r2, [r7, #15]
 80033f8:	7bf9      	ldrb	r1, [r7, #15]
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	4613      	mov	r3, r2
 80033fe:	011b      	lsls	r3, r3, #4
 8003400:	4413      	add	r3, r2
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	4403      	add	r3, r0
 8003406:	f8d3 3001 	ldr.w	r3, [r3, #1]
 800340a:	489f      	ldr	r0, [pc, #636]	; (8003688 <flashReadStructure+0x2a0>)
 800340c:	224c      	movs	r2, #76	; 0x4c
 800340e:	fb01 f202 	mul.w	r2, r1, r2
 8003412:	4402      	add	r2, r0
 8003414:	3204      	adds	r2, #4
 8003416:	6013      	str	r3, [r2, #0]
		rStabConstants[i].pSpeedDyn = config->stabConstants[i].pSpeedDyn;
 8003418:	7bfa      	ldrb	r2, [r7, #15]
 800341a:	7bf9      	ldrb	r1, [r7, #15]
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	4613      	mov	r3, r2
 8003420:	011b      	lsls	r3, r3, #4
 8003422:	4413      	add	r3, r2
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	4403      	add	r3, r0
 8003428:	f8d3 3005 	ldr.w	r3, [r3, #5]
 800342c:	4896      	ldr	r0, [pc, #600]	; (8003688 <flashReadStructure+0x2a0>)
 800342e:	224c      	movs	r2, #76	; 0x4c
 8003430:	fb01 f202 	mul.w	r2, r1, r2
 8003434:	4402      	add	r2, r0
 8003436:	3208      	adds	r2, #8
 8003438:	6013      	str	r3, [r2, #0]
		rStabConstants[i].pErrGain = config->stabConstants[i].pErrGain;
 800343a:	7bfa      	ldrb	r2, [r7, #15]
 800343c:	7bf9      	ldrb	r1, [r7, #15]
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	4613      	mov	r3, r2
 8003442:	011b      	lsls	r3, r3, #4
 8003444:	4413      	add	r3, r2
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	4403      	add	r3, r0
 800344a:	3308      	adds	r3, #8
 800344c:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8003450:	488d      	ldr	r0, [pc, #564]	; (8003688 <flashReadStructure+0x2a0>)
 8003452:	224c      	movs	r2, #76	; 0x4c
 8003454:	fb01 f202 	mul.w	r2, r1, r2
 8003458:	4402      	add	r2, r0
 800345a:	320c      	adds	r2, #12
 800345c:	6013      	str	r3, [r2, #0]
		rStabConstants[i].aFilter[POS_FILTER].T = config->stabConstants[i].aFilter_T1;
 800345e:	7bfa      	ldrb	r2, [r7, #15]
 8003460:	7bf9      	ldrb	r1, [r7, #15]
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	4613      	mov	r3, r2
 8003466:	011b      	lsls	r3, r3, #4
 8003468:	4413      	add	r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	4403      	add	r3, r0
 800346e:	3308      	adds	r3, #8
 8003470:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8003474:	4884      	ldr	r0, [pc, #528]	; (8003688 <flashReadStructure+0x2a0>)
 8003476:	224c      	movs	r2, #76	; 0x4c
 8003478:	fb01 f202 	mul.w	r2, r1, r2
 800347c:	4402      	add	r2, r0
 800347e:	3210      	adds	r2, #16
 8003480:	6013      	str	r3, [r2, #0]
		rStabConstants[i].aFilter[SPEED_FILTER].T = config->stabConstants[i].aFilter_T2;
 8003482:	7bfa      	ldrb	r2, [r7, #15]
 8003484:	7bf9      	ldrb	r1, [r7, #15]
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	4613      	mov	r3, r2
 800348a:	011b      	lsls	r3, r3, #4
 800348c:	4413      	add	r3, r2
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	4403      	add	r3, r0
 8003492:	3310      	adds	r3, #16
 8003494:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8003498:	487b      	ldr	r0, [pc, #492]	; (8003688 <flashReadStructure+0x2a0>)
 800349a:	224c      	movs	r2, #76	; 0x4c
 800349c:	fb01 f202 	mul.w	r2, r1, r2
 80034a0:	4402      	add	r2, r0
 80034a2:	3218      	adds	r2, #24
 80034a4:	6013      	str	r3, [r2, #0]
		rStabConstants[i].aFilter[POS_FILTER].K = config->stabConstants[i].aFilter_K1;
 80034a6:	7bfa      	ldrb	r2, [r7, #15]
 80034a8:	7bf9      	ldrb	r1, [r7, #15]
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	4613      	mov	r3, r2
 80034ae:	011b      	lsls	r3, r3, #4
 80034b0:	4413      	add	r3, r2
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	4403      	add	r3, r0
 80034b6:	3310      	adds	r3, #16
 80034b8:	f8d3 3005 	ldr.w	r3, [r3, #5]
 80034bc:	4872      	ldr	r0, [pc, #456]	; (8003688 <flashReadStructure+0x2a0>)
 80034be:	224c      	movs	r2, #76	; 0x4c
 80034c0:	fb01 f202 	mul.w	r2, r1, r2
 80034c4:	4402      	add	r2, r0
 80034c6:	3214      	adds	r2, #20
 80034c8:	6013      	str	r3, [r2, #0]
		rStabConstants[i].aFilter[SPEED_FILTER].K = config->stabConstants[i].aFilter_K2;
 80034ca:	7bfa      	ldrb	r2, [r7, #15]
 80034cc:	7bf9      	ldrb	r1, [r7, #15]
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	4613      	mov	r3, r2
 80034d2:	011b      	lsls	r3, r3, #4
 80034d4:	4413      	add	r3, r2
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	4403      	add	r3, r0
 80034da:	3318      	adds	r3, #24
 80034dc:	f8d3 3001 	ldr.w	r3, [r3, #1]
 80034e0:	4869      	ldr	r0, [pc, #420]	; (8003688 <flashReadStructure+0x2a0>)
 80034e2:	224c      	movs	r2, #76	; 0x4c
 80034e4:	fb01 f202 	mul.w	r2, r1, r2
 80034e8:	4402      	add	r2, r0
 80034ea:	321c      	adds	r2, #28
 80034ec:	6013      	str	r3, [r2, #0]
		rStabConstants[i].pid.pGain = config->stabConstants[i].pid_pGain;
 80034ee:	7bfa      	ldrb	r2, [r7, #15]
 80034f0:	7bf9      	ldrb	r1, [r7, #15]
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	4613      	mov	r3, r2
 80034f6:	011b      	lsls	r3, r3, #4
 80034f8:	4413      	add	r3, r2
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	4403      	add	r3, r0
 80034fe:	3318      	adds	r3, #24
 8003500:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8003504:	4860      	ldr	r0, [pc, #384]	; (8003688 <flashReadStructure+0x2a0>)
 8003506:	224c      	movs	r2, #76	; 0x4c
 8003508:	fb01 f202 	mul.w	r2, r1, r2
 800350c:	4402      	add	r2, r0
 800350e:	3228      	adds	r2, #40	; 0x28
 8003510:	6013      	str	r3, [r2, #0]
		rStabConstants[i].pid.iGain = config->stabConstants[i].pid_iGain;
 8003512:	7bfa      	ldrb	r2, [r7, #15]
 8003514:	7bf9      	ldrb	r1, [r7, #15]
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	4613      	mov	r3, r2
 800351a:	011b      	lsls	r3, r3, #4
 800351c:	4413      	add	r3, r2
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	4403      	add	r3, r0
 8003522:	3320      	adds	r3, #32
 8003524:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8003528:	4857      	ldr	r0, [pc, #348]	; (8003688 <flashReadStructure+0x2a0>)
 800352a:	224c      	movs	r2, #76	; 0x4c
 800352c:	fb01 f202 	mul.w	r2, r1, r2
 8003530:	4402      	add	r2, r0
 8003532:	322c      	adds	r2, #44	; 0x2c
 8003534:	6013      	str	r3, [r2, #0]
		rStabConstants[i].pid.iMax = config->stabConstants[i].pid_iMax;
 8003536:	7bfa      	ldrb	r2, [r7, #15]
 8003538:	7bf9      	ldrb	r1, [r7, #15]
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	4613      	mov	r3, r2
 800353e:	011b      	lsls	r3, r3, #4
 8003540:	4413      	add	r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	4403      	add	r3, r0
 8003546:	3320      	adds	r3, #32
 8003548:	f8d3 3005 	ldr.w	r3, [r3, #5]
 800354c:	484e      	ldr	r0, [pc, #312]	; (8003688 <flashReadStructure+0x2a0>)
 800354e:	224c      	movs	r2, #76	; 0x4c
 8003550:	fb01 f202 	mul.w	r2, r1, r2
 8003554:	4402      	add	r2, r0
 8003556:	3230      	adds	r2, #48	; 0x30
 8003558:	6013      	str	r3, [r2, #0]
		rStabConstants[i].pid.iMin = config->stabConstants[i].pid_iMin;
 800355a:	7bfa      	ldrb	r2, [r7, #15]
 800355c:	7bf9      	ldrb	r1, [r7, #15]
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	4613      	mov	r3, r2
 8003562:	011b      	lsls	r3, r3, #4
 8003564:	4413      	add	r3, r2
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	4403      	add	r3, r0
 800356a:	3328      	adds	r3, #40	; 0x28
 800356c:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8003570:	4845      	ldr	r0, [pc, #276]	; (8003688 <flashReadStructure+0x2a0>)
 8003572:	224c      	movs	r2, #76	; 0x4c
 8003574:	fb01 f202 	mul.w	r2, r1, r2
 8003578:	4402      	add	r2, r0
 800357a:	3234      	adds	r2, #52	; 0x34
 800357c:	6013      	str	r3, [r2, #0]
		rStabConstants[i].pThrustersMin = config->stabConstants[i].pThrustersMin;
 800357e:	7bfa      	ldrb	r2, [r7, #15]
 8003580:	7bf9      	ldrb	r1, [r7, #15]
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	4613      	mov	r3, r2
 8003586:	011b      	lsls	r3, r3, #4
 8003588:	4413      	add	r3, r2
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	4403      	add	r3, r0
 800358e:	3328      	adds	r3, #40	; 0x28
 8003590:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8003594:	483c      	ldr	r0, [pc, #240]	; (8003688 <flashReadStructure+0x2a0>)
 8003596:	224c      	movs	r2, #76	; 0x4c
 8003598:	fb01 f202 	mul.w	r2, r1, r2
 800359c:	4402      	add	r2, r0
 800359e:	3238      	adds	r2, #56	; 0x38
 80035a0:	6013      	str	r3, [r2, #0]
		rStabConstants[i].pThrustersMax = config->stabConstants[i].pThrustersMax;
 80035a2:	7bfa      	ldrb	r2, [r7, #15]
 80035a4:	7bf9      	ldrb	r1, [r7, #15]
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	4613      	mov	r3, r2
 80035aa:	011b      	lsls	r3, r3, #4
 80035ac:	4413      	add	r3, r2
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	4403      	add	r3, r0
 80035b2:	3330      	adds	r3, #48	; 0x30
 80035b4:	f8d3 3001 	ldr.w	r3, [r3, #1]
 80035b8:	4833      	ldr	r0, [pc, #204]	; (8003688 <flashReadStructure+0x2a0>)
 80035ba:	224c      	movs	r2, #76	; 0x4c
 80035bc:	fb01 f202 	mul.w	r2, r1, r2
 80035c0:	4402      	add	r2, r0
 80035c2:	323c      	adds	r2, #60	; 0x3c
 80035c4:	6013      	str	r3, [r2, #0]
		rStabConstants[i].aFilter[THRUSTERS_FILTER].T = config->stabConstants[i].aFilter_thrusters_T;
 80035c6:	7bfa      	ldrb	r2, [r7, #15]
 80035c8:	7bf9      	ldrb	r1, [r7, #15]
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	4613      	mov	r3, r2
 80035ce:	011b      	lsls	r3, r3, #4
 80035d0:	4413      	add	r3, r2
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	4403      	add	r3, r0
 80035d6:	3330      	adds	r3, #48	; 0x30
 80035d8:	f8d3 3005 	ldr.w	r3, [r3, #5]
 80035dc:	482a      	ldr	r0, [pc, #168]	; (8003688 <flashReadStructure+0x2a0>)
 80035de:	224c      	movs	r2, #76	; 0x4c
 80035e0:	fb01 f202 	mul.w	r2, r1, r2
 80035e4:	4402      	add	r2, r0
 80035e6:	3220      	adds	r2, #32
 80035e8:	6013      	str	r3, [r2, #0]
		rStabConstants[i].aFilter[THRUSTERS_FILTER].K = config->stabConstants[i].aFilter_thrusters_K;
 80035ea:	7bfa      	ldrb	r2, [r7, #15]
 80035ec:	7bf9      	ldrb	r1, [r7, #15]
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	4613      	mov	r3, r2
 80035f2:	011b      	lsls	r3, r3, #4
 80035f4:	4413      	add	r3, r2
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	4403      	add	r3, r0
 80035fa:	3338      	adds	r3, #56	; 0x38
 80035fc:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8003600:	4821      	ldr	r0, [pc, #132]	; (8003688 <flashReadStructure+0x2a0>)
 8003602:	224c      	movs	r2, #76	; 0x4c
 8003604:	fb01 f202 	mul.w	r2, r1, r2
 8003608:	4402      	add	r2, r0
 800360a:	3224      	adds	r2, #36	; 0x24
 800360c:	6013      	str	r3, [r2, #0]
		rStabConstants[i].sOutSummatorMax = config->stabConstants[i].sOutSummatorMax;
 800360e:	7bfa      	ldrb	r2, [r7, #15]
 8003610:	7bf9      	ldrb	r1, [r7, #15]
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	4613      	mov	r3, r2
 8003616:	011b      	lsls	r3, r3, #4
 8003618:	4413      	add	r3, r2
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	4403      	add	r3, r0
 800361e:	3338      	adds	r3, #56	; 0x38
 8003620:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8003624:	4818      	ldr	r0, [pc, #96]	; (8003688 <flashReadStructure+0x2a0>)
 8003626:	224c      	movs	r2, #76	; 0x4c
 8003628:	fb01 f202 	mul.w	r2, r1, r2
 800362c:	4402      	add	r2, r0
 800362e:	3244      	adds	r2, #68	; 0x44
 8003630:	6013      	str	r3, [r2, #0]
		rStabConstants[i].sOutSummatorMin = config->stabConstants[i].sOutSummatorMin;
 8003632:	7bfa      	ldrb	r2, [r7, #15]
 8003634:	7bf9      	ldrb	r1, [r7, #15]
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	4613      	mov	r3, r2
 800363a:	011b      	lsls	r3, r3, #4
 800363c:	4413      	add	r3, r2
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	4403      	add	r3, r0
 8003642:	3340      	adds	r3, #64	; 0x40
 8003644:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8003648:	480f      	ldr	r0, [pc, #60]	; (8003688 <flashReadStructure+0x2a0>)
 800364a:	224c      	movs	r2, #76	; 0x4c
 800364c:	fb01 f202 	mul.w	r2, r1, r2
 8003650:	4402      	add	r2, r0
 8003652:	3248      	adds	r2, #72	; 0x48
 8003654:	6013      	str	r3, [r2, #0]
	for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 8003656:	7bfb      	ldrb	r3, [r7, #15]
 8003658:	3301      	adds	r3, #1
 800365a:	73fb      	strb	r3, [r7, #15]
 800365c:	7bfb      	ldrb	r3, [r7, #15]
 800365e:	2b05      	cmp	r3, #5
 8003660:	f67f aec9 	bls.w	80033f6 <flashReadStructure+0xe>
//		rThrusters[i].sForward = config->thrusters[i].sForward;
//		rThrusters[i].sBackward = config->thrusters[i].sBackward;
//		rThrusters[i].inverse = config->thrusters[i].inverse;
//	}

	if(config->writeFlag == 0xAA) {
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	781b      	ldrb	r3, [r3, #0]
 8003668:	2baa      	cmp	r3, #170	; 0xaa
 800366a:	d103      	bne.n	8003674 <flashReadStructure+0x28c>
		rState.flash = true;
 800366c:	4b07      	ldr	r3, [pc, #28]	; (800368c <flashReadStructure+0x2a4>)
 800366e:	2201      	movs	r2, #1
 8003670:	709a      	strb	r2, [r3, #2]
	}
	else {
		rState.flash = false;
	}
}
 8003672:	e002      	b.n	800367a <flashReadStructure+0x292>
		rState.flash = false;
 8003674:	4b05      	ldr	r3, [pc, #20]	; (800368c <flashReadStructure+0x2a4>)
 8003676:	2200      	movs	r2, #0
 8003678:	709a      	strb	r2, [r3, #2]
}
 800367a:	bf00      	nop
 800367c:	3714      	adds	r7, #20
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr
 8003686:	bf00      	nop
 8003688:	20001eb4 	.word	0x20001eb4
 800368c:	20001d2c 	.word	0x20001d2c

08003690 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8003690:	b480      	push	{r7}
 8003692:	b085      	sub	sp, #20
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	4a07      	ldr	r2, [pc, #28]	; (80036bc <vApplicationGetIdleTaskMemory+0x2c>)
 80036a0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	4a06      	ldr	r2, [pc, #24]	; (80036c0 <vApplicationGetIdleTaskMemory+0x30>)
 80036a6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2280      	movs	r2, #128	; 0x80
 80036ac:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80036ae:	bf00      	nop
 80036b0:	3714      	adds	r7, #20
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr
 80036ba:	bf00      	nop
 80036bc:	200015cc 	.word	0x200015cc
 80036c0:	2000167c 	.word	0x2000167c

080036c4 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 80036c4:	b480      	push	{r7}
 80036c6:	b085      	sub	sp, #20
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	60b9      	str	r1, [r7, #8]
 80036ce:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	4a07      	ldr	r2, [pc, #28]	; (80036f0 <vApplicationGetTimerTaskMemory+0x2c>)
 80036d4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	4a06      	ldr	r2, [pc, #24]	; (80036f4 <vApplicationGetTimerTaskMemory+0x30>)
 80036da:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80036e2:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80036e4:	bf00      	nop
 80036e6:	3714      	adds	r7, #20
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr
 80036f0:	2000187c 	.word	0x2000187c
 80036f4:	2000192c 	.word	0x2000192c

080036f8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80036f8:	b5b0      	push	{r4, r5, r7, lr}
 80036fa:	b0bc      	sub	sp, #240	; 0xf0
 80036fc:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
    uartBusesInit();
 80036fe:	f7fe fb45 	bl	8001d8c <uartBusesInit>
    i2cBusesInit();
 8003702:	f7fe fc41 	bl	8001f88 <i2cBusesInit>
    variableInit();
 8003706:	f7fe fa97 	bl	8001c38 <variableInit>
    stabilizationInit();
 800370a:	f000 fed7 	bl	80044bc <stabilizationInit>


  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* definition and creation of mutData */
  osMutexStaticDef(mutData, &mutDataControlBlock);
 800370e:	2300      	movs	r3, #0
 8003710:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003714:	4b76      	ldr	r3, [pc, #472]	; (80038f0 <MX_FREERTOS_Init+0x1f8>)
 8003716:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  mutDataHandle = osMutexCreate(osMutex(mutData));
 800371a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800371e:	4618      	mov	r0, r3
 8003720:	f009 fcda 	bl	800d0d8 <osMutexCreate>
 8003724:	4603      	mov	r3, r0
 8003726:	4a73      	ldr	r2, [pc, #460]	; (80038f4 <MX_FREERTOS_Init+0x1fc>)
 8003728:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of tUartTimer */
  osTimerDef(tUartTimer, func_tUartTimer);
 800372a:	4b73      	ldr	r3, [pc, #460]	; (80038f8 <MX_FREERTOS_Init+0x200>)
 800372c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003730:	2300      	movs	r3, #0
 8003732:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  tUartTimerHandle = osTimerCreate(osTimer(tUartTimer), osTimerOnce, NULL);
 8003736:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800373a:	2200      	movs	r2, #0
 800373c:	2100      	movs	r1, #0
 800373e:	4618      	mov	r0, r3
 8003740:	f009 fc96 	bl	800d070 <osTimerCreate>
 8003744:	4603      	mov	r3, r0
 8003746:	4a6d      	ldr	r2, [pc, #436]	; (80038fc <MX_FREERTOS_Init+0x204>)
 8003748:	6013      	str	r3, [r2, #0]

  /* definition and creation of tTechCommTimer */
  osTimerDef(tTechCommTimer, tTechCommTimer_callback);
 800374a:	4b6d      	ldr	r3, [pc, #436]	; (8003900 <MX_FREERTOS_Init+0x208>)
 800374c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003750:	2300      	movs	r3, #0
 8003752:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  tTechCommTimerHandle = osTimerCreate(osTimer(tTechCommTimer), osTimerOnce, NULL);
 8003756:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800375a:	2200      	movs	r2, #0
 800375c:	2100      	movs	r1, #0
 800375e:	4618      	mov	r0, r3
 8003760:	f009 fc86 	bl	800d070 <osTimerCreate>
 8003764:	4603      	mov	r3, r0
 8003766:	4a67      	ldr	r2, [pc, #412]	; (8003904 <MX_FREERTOS_Init+0x20c>)
 8003768:	6013      	str	r3, [r2, #0]

  /* definition and creation of tSilence */
  osTimerDef(tSilence, tSilence_func);
 800376a:	4b67      	ldr	r3, [pc, #412]	; (8003908 <MX_FREERTOS_Init+0x210>)
 800376c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003770:	2300      	movs	r3, #0
 8003772:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  tSilenceHandle = osTimerCreate(osTimer(tSilence), osTimerOnce, NULL);
 8003776:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800377a:	2200      	movs	r2, #0
 800377c:	2100      	movs	r1, #0
 800377e:	4618      	mov	r0, r3
 8003780:	f009 fc76 	bl	800d070 <osTimerCreate>
 8003784:	4603      	mov	r3, r0
 8003786:	4a61      	ldr	r2, [pc, #388]	; (800390c <MX_FREERTOS_Init+0x214>)
 8003788:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  SilenceTimer = xTimerCreate("silence", DELAY_SILENCE/portTICK_RATE_MS, pdFALSE, 0, (TimerCallbackFunction_t) tSilence_func);
 800378a:	4b5f      	ldr	r3, [pc, #380]	; (8003908 <MX_FREERTOS_Init+0x210>)
 800378c:	9300      	str	r3, [sp, #0]
 800378e:	2300      	movs	r3, #0
 8003790:	2200      	movs	r2, #0
 8003792:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003796:	485e      	ldr	r0, [pc, #376]	; (8003910 <MX_FREERTOS_Init+0x218>)
 8003798:	f00b fd64 	bl	800f264 <xTimerCreate>
 800379c:	4603      	mov	r3, r0
 800379e:	4a5d      	ldr	r2, [pc, #372]	; (8003914 <MX_FREERTOS_Init+0x21c>)
 80037a0:	6013      	str	r3, [r2, #0]
  UARTTimer = xTimerCreate("timer", DELAY_TIMER_TASK/portTICK_RATE_MS, pdFALSE, 0, (TimerCallbackFunction_t) func_tUartTimer);
 80037a2:	4b55      	ldr	r3, [pc, #340]	; (80038f8 <MX_FREERTOS_Init+0x200>)
 80037a4:	9300      	str	r3, [sp, #0]
 80037a6:	2300      	movs	r3, #0
 80037a8:	2200      	movs	r2, #0
 80037aa:	211e      	movs	r1, #30
 80037ac:	485a      	ldr	r0, [pc, #360]	; (8003918 <MX_FREERTOS_Init+0x220>)
 80037ae:	f00b fd59 	bl	800f264 <xTimerCreate>
 80037b2:	4603      	mov	r3, r0
 80037b4:	4a59      	ldr	r2, [pc, #356]	; (800391c <MX_FREERTOS_Init+0x224>)
 80037b6:	6013      	str	r3, [r2, #0]

  xTimerStart(SilenceTimer, 10);
 80037b8:	4b56      	ldr	r3, [pc, #344]	; (8003914 <MX_FREERTOS_Init+0x21c>)
 80037ba:	681c      	ldr	r4, [r3, #0]
 80037bc:	f00a ff6e 	bl	800e69c <xTaskGetTickCount>
 80037c0:	4602      	mov	r2, r0
 80037c2:	230a      	movs	r3, #10
 80037c4:	9300      	str	r3, [sp, #0]
 80037c6:	2300      	movs	r3, #0
 80037c8:	2101      	movs	r1, #1
 80037ca:	4620      	mov	r0, r4
 80037cc:	f00b fdda 	bl	800f384 <xTimerGenericCommand>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of tLedBlinkingTask */
  osThreadStaticDef(tLedBlinkingTask, func_tLedBlinkingTask, osPriorityLow, 0, 128, tLedBlinkingTaskBuffer, &tLedBlinkingTaskControlBlock);
 80037d0:	4b53      	ldr	r3, [pc, #332]	; (8003920 <MX_FREERTOS_Init+0x228>)
 80037d2:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 80037d6:	461d      	mov	r5, r3
 80037d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037dc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80037e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  tLedBlinkingTaskHandle = osThreadCreate(osThread(tLedBlinkingTask), NULL);
 80037e4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80037e8:	2100      	movs	r1, #0
 80037ea:	4618      	mov	r0, r3
 80037ec:	f009 fbe0 	bl	800cfb0 <osThreadCreate>
 80037f0:	4603      	mov	r3, r0
 80037f2:	4a4c      	ldr	r2, [pc, #304]	; (8003924 <MX_FREERTOS_Init+0x22c>)
 80037f4:	6013      	str	r3, [r2, #0]

  /* definition and creation of tVmaCommTask */
  osThreadStaticDef(tVmaCommTask, func_tVmaCommTask, osPriorityNormal, 0, 128, tVmaCommTaskBuffer, &tVmaCommTaskControlBlock);
 80037f6:	4b4c      	ldr	r3, [pc, #304]	; (8003928 <MX_FREERTOS_Init+0x230>)
 80037f8:	f107 0490 	add.w	r4, r7, #144	; 0x90
 80037fc:	461d      	mov	r5, r3
 80037fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003800:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003802:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003806:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  tVmaCommTaskHandle = osThreadCreate(osThread(tVmaCommTask), NULL);
 800380a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800380e:	2100      	movs	r1, #0
 8003810:	4618      	mov	r0, r3
 8003812:	f009 fbcd 	bl	800cfb0 <osThreadCreate>
 8003816:	4603      	mov	r3, r0
 8003818:	4a44      	ldr	r2, [pc, #272]	; (800392c <MX_FREERTOS_Init+0x234>)
 800381a:	6013      	str	r3, [r2, #0]

  /* definition and creation of tImuCommTask */
  osThreadStaticDef(tImuCommTask, func_tImuCommTask, osPriorityNormal, 0, 128, tImuCommTaskBuffer, &tImuCommTaskControlBlock);
 800381c:	4b44      	ldr	r3, [pc, #272]	; (8003930 <MX_FREERTOS_Init+0x238>)
 800381e:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8003822:	461d      	mov	r5, r3
 8003824:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003826:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003828:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800382c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  tImuCommTaskHandle = osThreadCreate(osThread(tImuCommTask), NULL);
 8003830:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003834:	2100      	movs	r1, #0
 8003836:	4618      	mov	r0, r3
 8003838:	f009 fbba 	bl	800cfb0 <osThreadCreate>
 800383c:	4603      	mov	r3, r0
 800383e:	4a3d      	ldr	r2, [pc, #244]	; (8003934 <MX_FREERTOS_Init+0x23c>)
 8003840:	6013      	str	r3, [r2, #0]

  /* definition and creation of tStabilizationTask */
  osThreadStaticDef(tStabilizationTask, func_tStabilizationTask, osPriorityIdle, 0, 128, tStabilizationTaskBuffer, &tStabilizationTaskControlBlock);
 8003842:	4b3d      	ldr	r3, [pc, #244]	; (8003938 <MX_FREERTOS_Init+0x240>)
 8003844:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8003848:	461d      	mov	r5, r3
 800384a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800384c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800384e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003852:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  tStabilizationTaskHandle = osThreadCreate(osThread(tStabilizationTask), NULL);
 8003856:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800385a:	2100      	movs	r1, #0
 800385c:	4618      	mov	r0, r3
 800385e:	f009 fba7 	bl	800cfb0 <osThreadCreate>
 8003862:	4603      	mov	r3, r0
 8003864:	4a35      	ldr	r2, [pc, #212]	; (800393c <MX_FREERTOS_Init+0x244>)
 8003866:	6013      	str	r3, [r2, #0]

  /* definition and creation of tDevCommTask */
  osThreadStaticDef(tDevCommTask, func_tDevCommTask, osPriorityIdle, 0, 128, tDevCommTaskBuffer, &tDevCommTaskControlBlock);
 8003868:	4b35      	ldr	r3, [pc, #212]	; (8003940 <MX_FREERTOS_Init+0x248>)
 800386a:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800386e:	461d      	mov	r5, r3
 8003870:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003872:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003874:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003878:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  tDevCommTaskHandle = osThreadCreate(osThread(tDevCommTask), NULL);
 800387c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003880:	2100      	movs	r1, #0
 8003882:	4618      	mov	r0, r3
 8003884:	f009 fb94 	bl	800cfb0 <osThreadCreate>
 8003888:	4603      	mov	r3, r0
 800388a:	4a2e      	ldr	r2, [pc, #184]	; (8003944 <MX_FREERTOS_Init+0x24c>)
 800388c:	6013      	str	r3, [r2, #0]

  /* definition and creation of tSensCommTask */
  osThreadStaticDef(tSensCommTask, func_tSensCommTask, osPriorityNormal, 0, 128, tSensCommTaskBuffer, &tSensCommTaskControlBlock);
 800388e:	4b2e      	ldr	r3, [pc, #184]	; (8003948 <MX_FREERTOS_Init+0x250>)
 8003890:	f107 0420 	add.w	r4, r7, #32
 8003894:	461d      	mov	r5, r3
 8003896:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003898:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800389a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800389e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  tSensCommTaskHandle = osThreadCreate(osThread(tSensCommTask), NULL);
 80038a2:	f107 0320 	add.w	r3, r7, #32
 80038a6:	2100      	movs	r1, #0
 80038a8:	4618      	mov	r0, r3
 80038aa:	f009 fb81 	bl	800cfb0 <osThreadCreate>
 80038ae:	4603      	mov	r3, r0
 80038b0:	4a26      	ldr	r2, [pc, #152]	; (800394c <MX_FREERTOS_Init+0x254>)
 80038b2:	6013      	str	r3, [r2, #0]

  /* definition and creation of tPcCommTask */
  osThreadStaticDef(tPcCommTask, func_tPcCommTask, osPriorityHigh, 0, 128, tPcCommTaskBuffer, &tPcCommTaskControlBlock);
 80038b4:	4b26      	ldr	r3, [pc, #152]	; (8003950 <MX_FREERTOS_Init+0x258>)
 80038b6:	1d3c      	adds	r4, r7, #4
 80038b8:	461d      	mov	r5, r3
 80038ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038be:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80038c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  tPcCommTaskHandle = osThreadCreate(osThread(tPcCommTask), NULL);
 80038c6:	1d3b      	adds	r3, r7, #4
 80038c8:	2100      	movs	r1, #0
 80038ca:	4618      	mov	r0, r3
 80038cc:	f009 fb70 	bl	800cfb0 <osThreadCreate>
 80038d0:	4603      	mov	r3, r0
 80038d2:	4a20      	ldr	r2, [pc, #128]	; (8003954 <MX_FREERTOS_Init+0x25c>)
 80038d4:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  HAL_UART_Receive_IT(uartBus[SHORE_UART].huart, uartBus[SHORE_UART].rxBuffer, 1);
 80038d6:	4b20      	ldr	r3, [pc, #128]	; (8003958 <MX_FREERTOS_Init+0x260>)
 80038d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038da:	4a1f      	ldr	r2, [pc, #124]	; (8003958 <MX_FREERTOS_Init+0x260>)
 80038dc:	6811      	ldr	r1, [r2, #0]
 80038de:	2201      	movs	r2, #1
 80038e0:	4618      	mov	r0, r3
 80038e2:	f007 fc27 	bl	800b134 <HAL_UART_Receive_IT>
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80038e6:	bf00      	nop
 80038e8:	37e8      	adds	r7, #232	; 0xe8
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bdb0      	pop	{r4, r5, r7, pc}
 80038ee:	bf00      	nop
 80038f0:	20001584 	.word	0x20001584
 80038f4:	20001580 	.word	0x20001580
 80038f8:	08003e25 	.word	0x08003e25
 80038fc:	20001574 	.word	0x20001574
 8003900:	08003f31 	.word	0x08003f31
 8003904:	20001578 	.word	0x20001578
 8003908:	08003f45 	.word	0x08003f45
 800390c:	2000157c 	.word	0x2000157c
 8003910:	08010a58 	.word	0x08010a58
 8003914:	20000284 	.word	0x20000284
 8003918:	08010a60 	.word	0x08010a60
 800391c:	20000280 	.word	0x20000280
 8003920:	08010a7c 	.word	0x08010a7c
 8003924:	20000288 	.word	0x20000288
 8003928:	08010aa8 	.word	0x08010aa8
 800392c:	2000053c 	.word	0x2000053c
 8003930:	08010ad4 	.word	0x08010ad4
 8003934:	200007f0 	.word	0x200007f0
 8003938:	08010b04 	.word	0x08010b04
 800393c:	20000aa4 	.word	0x20000aa4
 8003940:	08010b30 	.word	0x08010b30
 8003944:	20000d58 	.word	0x20000d58
 8003948:	08010b5c 	.word	0x08010b5c
 800394c:	2000100c 	.word	0x2000100c
 8003950:	08010b84 	.word	0x08010b84
 8003954:	200012c0 	.word	0x200012c0
 8003958:	2000018c 	.word	0x2000018c

0800395c <func_tLedBlinkingTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_func_tLedBlinkingTask */
void func_tLedBlinkingTask(void const * argument)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN func_tLedBlinkingTask */
    uint32_t sysTime = osKernelSysTick();
 8003964:	f009 fb14 	bl	800cf90 <osKernelSysTick>
 8003968:	4603      	mov	r3, r0
 800396a:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  toggle_counter++;
 800396c:	4b13      	ldr	r3, [pc, #76]	; (80039bc <func_tLedBlinkingTask+0x60>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	3301      	adds	r3, #1
 8003972:	4a12      	ldr	r2, [pc, #72]	; (80039bc <func_tLedBlinkingTask+0x60>)
 8003974:	6013      	str	r3, [r2, #0]
        HAL_GPIO_TogglePin(GPIOB, led1_Pin);
 8003976:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800397a:	4811      	ldr	r0, [pc, #68]	; (80039c0 <func_tLedBlinkingTask+0x64>)
 800397c:	f003 fa1a 	bl	8006db4 <HAL_GPIO_TogglePin>
        osDelayUntil(&sysTime, DELAY_LED_TASK);
 8003980:	f107 030c 	add.w	r3, r7, #12
 8003984:	2164      	movs	r1, #100	; 0x64
 8003986:	4618      	mov	r0, r3
 8003988:	f009 fbbe 	bl	800d108 <osDelayUntil>
        HAL_GPIO_TogglePin(GPIOB, led2_Pin);
 800398c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003990:	480b      	ldr	r0, [pc, #44]	; (80039c0 <func_tLedBlinkingTask+0x64>)
 8003992:	f003 fa0f 	bl	8006db4 <HAL_GPIO_TogglePin>
        osDelayUntil(&sysTime, DELAY_LED_TASK);
 8003996:	f107 030c 	add.w	r3, r7, #12
 800399a:	2164      	movs	r1, #100	; 0x64
 800399c:	4618      	mov	r0, r3
 800399e:	f009 fbb3 	bl	800d108 <osDelayUntil>
        HAL_GPIO_TogglePin(GPIOB, led3_Pin);
 80039a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80039a6:	4806      	ldr	r0, [pc, #24]	; (80039c0 <func_tLedBlinkingTask+0x64>)
 80039a8:	f003 fa04 	bl	8006db4 <HAL_GPIO_TogglePin>
        osDelayUntil(&sysTime, DELAY_LED_TASK);
 80039ac:	f107 030c 	add.w	r3, r7, #12
 80039b0:	2164      	movs	r1, #100	; 0x64
 80039b2:	4618      	mov	r0, r3
 80039b4:	f009 fba8 	bl	800d108 <osDelayUntil>
	  toggle_counter++;
 80039b8:	e7d8      	b.n	800396c <func_tLedBlinkingTask+0x10>
 80039ba:	bf00      	nop
 80039bc:	2000027c 	.word	0x2000027c
 80039c0:	48000400 	.word	0x48000400

080039c4 <func_tVmaCommTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_func_tVmaCommTask */
void func_tVmaCommTask(void const * argument)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN func_tVmaCommTask */
	uint32_t sysTime = osKernelSysTick();
 80039cc:	f009 fae0 	bl	800cf90 <osKernelSysTick>
 80039d0:	4603      	mov	r3, r0
 80039d2:	60bb      	str	r3, [r7, #8]
	uint8_t transaction = 0;
 80039d4:	2300      	movs	r3, #0
 80039d6:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(RE_DE_GPIO_Port,RE_DE_Pin,GPIO_PIN_SET);
 80039d8:	2201      	movs	r2, #1
 80039da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80039de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80039e2:	f003 f9cf 	bl	8006d84 <HAL_GPIO_WritePin>
	/* Infinite loop */
	for(;;)
	{
		if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_THRUSTERS_TASK) == pdTRUE) {
 80039e6:	4b2e      	ldr	r3, [pc, #184]	; (8003aa0 <func_tVmaCommTask+0xdc>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	2114      	movs	r1, #20
 80039ec:	4618      	mov	r0, r3
 80039ee:	f00a f855 	bl	800da9c <xQueueSemaphoreTake>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d10b      	bne.n	8003a10 <func_tVmaCommTask+0x4c>
			fillThrustersRequest(ThrustersRequestBuffer, transaction);
 80039f8:	7bfb      	ldrb	r3, [r7, #15]
 80039fa:	4619      	mov	r1, r3
 80039fc:	4829      	ldr	r0, [pc, #164]	; (8003aa4 <func_tVmaCommTask+0xe0>)
 80039fe:	f001 fd6d 	bl	80054dc <fillThrustersRequest>
			xSemaphoreGive(mutDataHandle);
 8003a02:	4b27      	ldr	r3, [pc, #156]	; (8003aa0 <func_tVmaCommTask+0xdc>)
 8003a04:	6818      	ldr	r0, [r3, #0]
 8003a06:	2300      	movs	r3, #0
 8003a08:	2200      	movs	r2, #0
 8003a0a:	2100      	movs	r1, #0
 8003a0c:	f009 fdd0 	bl	800d5b0 <xQueueGenericSend>
		}

		uartBus[THRUSTERS_UART].txBuffer = ThrustersRequestBuffer;
 8003a10:	4b25      	ldr	r3, [pc, #148]	; (8003aa8 <func_tVmaCommTask+0xe4>)
 8003a12:	4a24      	ldr	r2, [pc, #144]	; (8003aa4 <func_tVmaCommTask+0xe0>)
 8003a14:	63da      	str	r2, [r3, #60]	; 0x3c
		uartBus[THRUSTERS_UART].txLength = THRUSTERS_REQUEST_LENGTH;
 8003a16:	4b24      	ldr	r3, [pc, #144]	; (8003aa8 <func_tVmaCommTask+0xe4>)
 8003a18:	220b      	movs	r2, #11
 8003a1a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

		uartBus[THRUSTERS_UART].rxBuffer = ThrustersResponseBuffer[transaction];
 8003a1e:	7bfa      	ldrb	r2, [r7, #15]
 8003a20:	4613      	mov	r3, r2
 8003a22:	00db      	lsls	r3, r3, #3
 8003a24:	4413      	add	r3, r2
 8003a26:	4a21      	ldr	r2, [pc, #132]	; (8003aac <func_tVmaCommTask+0xe8>)
 8003a28:	4413      	add	r3, r2
 8003a2a:	4a1f      	ldr	r2, [pc, #124]	; (8003aa8 <func_tVmaCommTask+0xe4>)
 8003a2c:	6393      	str	r3, [r2, #56]	; 0x38
		uartBus[THRUSTERS_UART].rxLength = THRUSTERS_RESPONSE_LENGTH;
 8003a2e:	4b1e      	ldr	r3, [pc, #120]	; (8003aa8 <func_tVmaCommTask+0xe4>)
 8003a30:	2209      	movs	r2, #9
 8003a32:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

		transmitAndReceive(&uartBus[THRUSTERS_UART], false);
 8003a36:	2100      	movs	r1, #0
 8003a38:	481d      	ldr	r0, [pc, #116]	; (8003ab0 <func_tVmaCommTask+0xec>)
 8003a3a:	f7fe fb1d 	bl	8002078 <transmitAndReceive>

		if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_THRUSTERS_TASK) == pdTRUE) {
 8003a3e:	4b18      	ldr	r3, [pc, #96]	; (8003aa0 <func_tVmaCommTask+0xdc>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	2114      	movs	r1, #20
 8003a44:	4618      	mov	r0, r3
 8003a46:	f00a f829 	bl	800da9c <xQueueSemaphoreTake>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d111      	bne.n	8003a74 <func_tVmaCommTask+0xb0>
			fillThrustersResponse(ThrustersResponseBuffer[transaction], transaction);
 8003a50:	7bfa      	ldrb	r2, [r7, #15]
 8003a52:	4613      	mov	r3, r2
 8003a54:	00db      	lsls	r3, r3, #3
 8003a56:	4413      	add	r3, r2
 8003a58:	4a14      	ldr	r2, [pc, #80]	; (8003aac <func_tVmaCommTask+0xe8>)
 8003a5a:	4413      	add	r3, r2
 8003a5c:	7bfa      	ldrb	r2, [r7, #15]
 8003a5e:	4611      	mov	r1, r2
 8003a60:	4618      	mov	r0, r3
 8003a62:	f001 fd7b 	bl	800555c <fillThrustersResponse>
			xSemaphoreGive(mutDataHandle);
 8003a66:	4b0e      	ldr	r3, [pc, #56]	; (8003aa0 <func_tVmaCommTask+0xdc>)
 8003a68:	6818      	ldr	r0, [r3, #0]
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	2100      	movs	r1, #0
 8003a70:	f009 fd9e 	bl	800d5b0 <xQueueGenericSend>
		}

		transaction = (transaction + 1) % THRUSTERS_NUMBER;
 8003a74:	7bfb      	ldrb	r3, [r7, #15]
 8003a76:	1c5a      	adds	r2, r3, #1
 8003a78:	4b0e      	ldr	r3, [pc, #56]	; (8003ab4 <func_tVmaCommTask+0xf0>)
 8003a7a:	fb83 3102 	smull	r3, r1, r3, r2
 8003a7e:	17d3      	asrs	r3, r2, #31
 8003a80:	1ac9      	subs	r1, r1, r3
 8003a82:	460b      	mov	r3, r1
 8003a84:	005b      	lsls	r3, r3, #1
 8003a86:	440b      	add	r3, r1
 8003a88:	005b      	lsls	r3, r3, #1
 8003a8a:	1ad1      	subs	r1, r2, r3
 8003a8c:	460b      	mov	r3, r1
 8003a8e:	73fb      	strb	r3, [r7, #15]
		osDelayUntil(&sysTime, DELAY_THRUSTERS_TASK);
 8003a90:	f107 0308 	add.w	r3, r7, #8
 8003a94:	2114      	movs	r1, #20
 8003a96:	4618      	mov	r0, r3
 8003a98:	f009 fb36 	bl	800d108 <osDelayUntil>
		if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_THRUSTERS_TASK) == pdTRUE) {
 8003a9c:	e7a3      	b.n	80039e6 <func_tVmaCommTask+0x22>
 8003a9e:	bf00      	nop
 8003aa0:	20001580 	.word	0x20001580
 8003aa4:	20002364 	.word	0x20002364
 8003aa8:	2000018c 	.word	0x2000018c
 8003aac:	20002370 	.word	0x20002370
 8003ab0:	200001c4 	.word	0x200001c4
 8003ab4:	2aaaaaab 	.word	0x2aaaaaab

08003ab8 <func_tImuCommTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_func_tImuCommTask */
void func_tImuCommTask(void const * argument)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN func_tImuCommTask */
  uint32_t sysTime = osKernelSysTick();
 8003ac0:	f009 fa66 	bl	800cf90 <osKernelSysTick>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  	if(rSensors.startIMU) {
 8003ac8:	4b2d      	ldr	r3, [pc, #180]	; (8003b80 <func_tImuCommTask+0xc8>)
 8003aca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d020      	beq.n	8003b14 <func_tImuCommTask+0x5c>
			uartBus[IMU_UART].txBuffer = ImuStartRequestBuffer;
 8003ad2:	4b2c      	ldr	r3, [pc, #176]	; (8003b84 <func_tImuCommTask+0xcc>)
 8003ad4:	4a2c      	ldr	r2, [pc, #176]	; (8003b88 <func_tImuCommTask+0xd0>)
 8003ad6:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			uartBus[IMU_UART].txLength = IMU_REQUEST_LENGTH_AC;
 8003ada:	4b2a      	ldr	r3, [pc, #168]	; (8003b84 <func_tImuCommTask+0xcc>)
 8003adc:	2214      	movs	r2, #20
 8003ade:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
	  		transmitPackage(&uartBus[IMU_UART], false);
 8003ae2:	2100      	movs	r1, #0
 8003ae4:	4829      	ldr	r0, [pc, #164]	; (8003b8c <func_tImuCommTask+0xd4>)
 8003ae6:	f7fe fa5d 	bl	8001fa4 <transmitPackage>

			uartBus[IMU_UART].txBuffer = ImuRequestBuffer;
 8003aea:	4b26      	ldr	r3, [pc, #152]	; (8003b84 <func_tImuCommTask+0xcc>)
 8003aec:	4a28      	ldr	r2, [pc, #160]	; (8003b90 <func_tImuCommTask+0xd8>)
 8003aee:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			uartBus[IMU_UART].txLength = IMU_REQUEST_LENGTH;
 8003af2:	4b24      	ldr	r3, [pc, #144]	; (8003b84 <func_tImuCommTask+0xcc>)
 8003af4:	221b      	movs	r2, #27
 8003af6:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
	  		transmitPackage(&uartBus[IMU_UART], false);
 8003afa:	2100      	movs	r1, #0
 8003afc:	4823      	ldr	r0, [pc, #140]	; (8003b8c <func_tImuCommTask+0xd4>)
 8003afe:	f7fe fa51 	bl	8001fa4 <transmitPackage>

	  		rSensors.pressure_null = rSensors.pressure;
 8003b02:	4b1f      	ldr	r3, [pc, #124]	; (8003b80 <func_tImuCommTask+0xc8>)
 8003b04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b06:	4a1e      	ldr	r2, [pc, #120]	; (8003b80 <func_tImuCommTask+0xc8>)
 8003b08:	6613      	str	r3, [r2, #96]	; 0x60
	  		rSensors.startIMU = false;
 8003b0a:	4b1d      	ldr	r3, [pc, #116]	; (8003b80 <func_tImuCommTask+0xc8>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003b12:	e02d      	b.n	8003b70 <func_tImuCommTask+0xb8>
	  	}
	  	else {

	  		uartBus[IMU_UART].rxBuffer = ImuResponseBuffer;
 8003b14:	4b1b      	ldr	r3, [pc, #108]	; (8003b84 <func_tImuCommTask+0xcc>)
 8003b16:	4a1f      	ldr	r2, [pc, #124]	; (8003b94 <func_tImuCommTask+0xdc>)
 8003b18:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	  		uartBus[IMU_UART].rxLength = IMU_RESPONSE_LENGTH;
 8003b1c:	4b19      	ldr	r3, [pc, #100]	; (8003b84 <func_tImuCommTask+0xcc>)
 8003b1e:	221e      	movs	r2, #30
 8003b20:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc

	  		HAL_UART_Receive_IT(uartBus[IMU_UART].huart, uartBus[IMU_UART].rxBuffer, uartBus[IMU_UART].rxLength);
 8003b24:	4b17      	ldr	r3, [pc, #92]	; (8003b84 <func_tImuCommTask+0xcc>)
 8003b26:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8003b2a:	4a16      	ldr	r2, [pc, #88]	; (8003b84 <func_tImuCommTask+0xcc>)
 8003b2c:	f8d2 10a8 	ldr.w	r1, [r2, #168]	; 0xa8
 8003b30:	4a14      	ldr	r2, [pc, #80]	; (8003b84 <func_tImuCommTask+0xcc>)
 8003b32:	f892 20cc 	ldrb.w	r2, [r2, #204]	; 0xcc
 8003b36:	b292      	uxth	r2, r2
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f007 fafb 	bl	800b134 <HAL_UART_Receive_IT>

	  		osDelayUntil(&sysTime, DELAY_IMU_TASK);
 8003b3e:	f107 030c 	add.w	r3, r7, #12
 8003b42:	210a      	movs	r1, #10
 8003b44:	4618      	mov	r0, r3
 8003b46:	f009 fadf 	bl	800d108 <osDelayUntil>

	  		if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_IMU_TASK) == pdTRUE) {
 8003b4a:	4b13      	ldr	r3, [pc, #76]	; (8003b98 <func_tImuCommTask+0xe0>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	210a      	movs	r1, #10
 8003b50:	4618      	mov	r0, r3
 8003b52:	f009 ffa3 	bl	800da9c <xQueueSemaphoreTake>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d109      	bne.n	8003b70 <func_tImuCommTask+0xb8>
	  			ImuReceive(ImuResponseBuffer);
 8003b5c:	480d      	ldr	r0, [pc, #52]	; (8003b94 <func_tImuCommTask+0xdc>)
 8003b5e:	f7ff f98d 	bl	8002e7c <ImuReceive>
	  			xSemaphoreGive(mutDataHandle);
 8003b62:	4b0d      	ldr	r3, [pc, #52]	; (8003b98 <func_tImuCommTask+0xe0>)
 8003b64:	6818      	ldr	r0, [r3, #0]
 8003b66:	2300      	movs	r3, #0
 8003b68:	2200      	movs	r2, #0
 8003b6a:	2100      	movs	r1, #0
 8003b6c:	f009 fd20 	bl	800d5b0 <xQueueGenericSend>
	  		}

	  	}

	  	osDelayUntil(&sysTime, DELAY_IMU_TASK);
 8003b70:	f107 030c 	add.w	r3, r7, #12
 8003b74:	210a      	movs	r1, #10
 8003b76:	4618      	mov	r0, r3
 8003b78:	f009 fac6 	bl	800d108 <osDelayUntil>
	  	if(rSensors.startIMU) {
 8003b7c:	e7a4      	b.n	8003ac8 <func_tImuCommTask+0x10>
 8003b7e:	bf00      	nop
 8003b80:	20001dc8 	.word	0x20001dc8
 8003b84:	2000018c 	.word	0x2000018c
 8003b88:	20000024 	.word	0x20000024
 8003b8c:	20000234 	.word	0x20000234
 8003b90:	20000008 	.word	0x20000008
 8003b94:	20002344 	.word	0x20002344
 8003b98:	20001580 	.word	0x20001580

08003b9c <func_tStabilizationTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_func_tStabilizationTask */
void func_tStabilizationTask(void const * argument)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b084      	sub	sp, #16
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN func_tStabilizationTask */
	uint32_t sysTime = osKernelSysTick();
 8003ba4:	f009 f9f4 	bl	800cf90 <osKernelSysTick>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	60bb      	str	r3, [r7, #8]
	/* Infinite loop */
	for(;;)
	{
		if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_STABILIZATION_TASK) == pdTRUE) {
 8003bac:	4b17      	ldr	r3, [pc, #92]	; (8003c0c <func_tStabilizationTask+0x70>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	210a      	movs	r1, #10
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f009 ff72 	bl	800da9c <xQueueSemaphoreTake>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d11e      	bne.n	8003bfc <func_tStabilizationTask+0x60>
			for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	73fb      	strb	r3, [r7, #15]
 8003bc2:	e00f      	b.n	8003be4 <func_tStabilizationTask+0x48>
				if (rStabConstants[i].enable) {
 8003bc4:	7bfb      	ldrb	r3, [r7, #15]
 8003bc6:	4a12      	ldr	r2, [pc, #72]	; (8003c10 <func_tStabilizationTask+0x74>)
 8003bc8:	214c      	movs	r1, #76	; 0x4c
 8003bca:	fb01 f303 	mul.w	r3, r1, r3
 8003bce:	4413      	add	r3, r2
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d003      	beq.n	8003bde <func_tStabilizationTask+0x42>
					stabilizationUpdate(i);
 8003bd6:	7bfb      	ldrb	r3, [r7, #15]
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f001 f85d 	bl	8004c98 <stabilizationUpdate>
			for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 8003bde:	7bfb      	ldrb	r3, [r7, #15]
 8003be0:	3301      	adds	r3, #1
 8003be2:	73fb      	strb	r3, [r7, #15]
 8003be4:	7bfb      	ldrb	r3, [r7, #15]
 8003be6:	2b05      	cmp	r3, #5
 8003be8:	d9ec      	bls.n	8003bc4 <func_tStabilizationTask+0x28>
				}
			}
			formThrustVectors();
 8003bea:	f001 fcf3 	bl	80055d4 <formThrustVectors>
			xSemaphoreGive(mutDataHandle);
 8003bee:	4b07      	ldr	r3, [pc, #28]	; (8003c0c <func_tStabilizationTask+0x70>)
 8003bf0:	6818      	ldr	r0, [r3, #0]
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	2100      	movs	r1, #0
 8003bf8:	f009 fcda 	bl	800d5b0 <xQueueGenericSend>
		}

		osDelayUntil(&sysTime, DELAY_STABILIZATION_TASK);
 8003bfc:	f107 0308 	add.w	r3, r7, #8
 8003c00:	210a      	movs	r1, #10
 8003c02:	4618      	mov	r0, r3
 8003c04:	f009 fa80 	bl	800d108 <osDelayUntil>
		if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_STABILIZATION_TASK) == pdTRUE) {
 8003c08:	e7d0      	b.n	8003bac <func_tStabilizationTask+0x10>
 8003c0a:	bf00      	nop
 8003c0c:	20001580 	.word	0x20001580
 8003c10:	20001eb4 	.word	0x20001eb4

08003c14 <func_tDevCommTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_func_tDevCommTask */
void func_tDevCommTask(void const * argument)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN func_tDevCommTask */
    uint32_t sysTime = osKernelSysTick();
 8003c1c:	f009 f9b8 	bl	800cf90 <osKernelSysTick>
 8003c20:	4603      	mov	r3, r0
 8003c22:	60bb      	str	r3, [r7, #8]
    uint8_t transaction = 0;
 8003c24:	2300      	movs	r3, #0
 8003c26:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
        if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_DEVICES_TASK) == pdTRUE) {
 8003c28:	4b30      	ldr	r3, [pc, #192]	; (8003cec <func_tDevCommTask+0xd8>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003c30:	4618      	mov	r0, r3
 8003c32:	f009 ff33 	bl	800da9c <xQueueSemaphoreTake>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d10b      	bne.n	8003c54 <func_tDevCommTask+0x40>
            DevicesRequestUpdate(DevicesRequestBuffer, transaction);
 8003c3c:	7bfb      	ldrb	r3, [r7, #15]
 8003c3e:	4619      	mov	r1, r3
 8003c40:	482b      	ldr	r0, [pc, #172]	; (8003cf0 <func_tDevCommTask+0xdc>)
 8003c42:	f7fe fbcd 	bl	80023e0 <DevicesRequestUpdate>
            xSemaphoreGive(mutDataHandle);
 8003c46:	4b29      	ldr	r3, [pc, #164]	; (8003cec <func_tDevCommTask+0xd8>)
 8003c48:	6818      	ldr	r0, [r3, #0]
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	2100      	movs	r1, #0
 8003c50:	f009 fcae 	bl	800d5b0 <xQueueGenericSend>
        }

		uartBus[DEVICES_UART].txBuffer = DevicesRequestBuffer;
 8003c54:	4b27      	ldr	r3, [pc, #156]	; (8003cf4 <func_tDevCommTask+0xe0>)
 8003c56:	4a26      	ldr	r2, [pc, #152]	; (8003cf0 <func_tDevCommTask+0xdc>)
 8003c58:	675a      	str	r2, [r3, #116]	; 0x74
		uartBus[DEVICES_UART].txLength = DEVICES_REQUEST_LENGTH;
 8003c5a:	4b26      	ldr	r3, [pc, #152]	; (8003cf4 <func_tDevCommTask+0xe0>)
 8003c5c:	2207      	movs	r2, #7
 8003c5e:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95

		uartBus[DEVICES_UART].rxBuffer = DevicesResponseBuffer[transaction];
 8003c62:	7bfa      	ldrb	r2, [r7, #15]
 8003c64:	4613      	mov	r3, r2
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	4413      	add	r3, r2
 8003c6a:	005b      	lsls	r3, r3, #1
 8003c6c:	4a22      	ldr	r2, [pc, #136]	; (8003cf8 <func_tDevCommTask+0xe4>)
 8003c6e:	4413      	add	r3, r2
 8003c70:	4a20      	ldr	r2, [pc, #128]	; (8003cf4 <func_tDevCommTask+0xe0>)
 8003c72:	6713      	str	r3, [r2, #112]	; 0x70
		uartBus[DEVICES_UART].rxLength = DEVICES_RESPONSE_LENGTH;
 8003c74:	4b1f      	ldr	r3, [pc, #124]	; (8003cf4 <func_tDevCommTask+0xe0>)
 8003c76:	220a      	movs	r2, #10
 8003c78:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94

		transmitAndReceive(&uartBus[DEVICES_UART], false);
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	481f      	ldr	r0, [pc, #124]	; (8003cfc <func_tDevCommTask+0xe8>)
 8003c80:	f7fe f9fa 	bl	8002078 <transmitAndReceive>

        if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_DEVICES_TASK) == pdTRUE) {
 8003c84:	4b19      	ldr	r3, [pc, #100]	; (8003cec <func_tDevCommTask+0xd8>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f009 ff05 	bl	800da9c <xQueueSemaphoreTake>
 8003c92:	4603      	mov	r3, r0
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d112      	bne.n	8003cbe <func_tDevCommTask+0xaa>
            DevicesResponseUpdate(DevicesResponseBuffer[transaction], transaction);
 8003c98:	7bfa      	ldrb	r2, [r7, #15]
 8003c9a:	4613      	mov	r3, r2
 8003c9c:	009b      	lsls	r3, r3, #2
 8003c9e:	4413      	add	r3, r2
 8003ca0:	005b      	lsls	r3, r3, #1
 8003ca2:	4a15      	ldr	r2, [pc, #84]	; (8003cf8 <func_tDevCommTask+0xe4>)
 8003ca4:	4413      	add	r3, r2
 8003ca6:	7bfa      	ldrb	r2, [r7, #15]
 8003ca8:	4611      	mov	r1, r2
 8003caa:	4618      	mov	r0, r3
 8003cac:	f7fe fbd2 	bl	8002454 <DevicesResponseUpdate>
            xSemaphoreGive(mutDataHandle);
 8003cb0:	4b0e      	ldr	r3, [pc, #56]	; (8003cec <func_tDevCommTask+0xd8>)
 8003cb2:	6818      	ldr	r0, [r3, #0]
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	2100      	movs	r1, #0
 8003cba:	f009 fc79 	bl	800d5b0 <xQueueGenericSend>
        }

        transaction = (transaction + 1) % DEVICES_NUMBER;
 8003cbe:	7bfb      	ldrb	r3, [r7, #15]
 8003cc0:	1c5a      	adds	r2, r3, #1
 8003cc2:	4b0f      	ldr	r3, [pc, #60]	; (8003d00 <func_tDevCommTask+0xec>)
 8003cc4:	fb83 3102 	smull	r3, r1, r3, r2
 8003cc8:	17d3      	asrs	r3, r2, #31
 8003cca:	1ac9      	subs	r1, r1, r3
 8003ccc:	460b      	mov	r3, r1
 8003cce:	005b      	lsls	r3, r3, #1
 8003cd0:	440b      	add	r3, r1
 8003cd2:	005b      	lsls	r3, r3, #1
 8003cd4:	1ad1      	subs	r1, r2, r3
 8003cd6:	460b      	mov	r3, r1
 8003cd8:	73fb      	strb	r3, [r7, #15]
        osDelayUntil(&sysTime, DELAY_DEVICES_TASK);
 8003cda:	f107 0308 	add.w	r3, r7, #8
 8003cde:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f009 fa10 	bl	800d108 <osDelayUntil>
        if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_DEVICES_TASK) == pdTRUE) {
 8003ce8:	e79e      	b.n	8003c28 <func_tDevCommTask+0x14>
 8003cea:	bf00      	nop
 8003cec:	20001580 	.word	0x20001580
 8003cf0:	200023a8 	.word	0x200023a8
 8003cf4:	2000018c 	.word	0x2000018c
 8003cf8:	200023b0 	.word	0x200023b0
 8003cfc:	200001fc 	.word	0x200001fc
 8003d00:	2aaaaaab 	.word	0x2aaaaaab

08003d04 <func_tSensCommTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_func_tSensCommTask */
void func_tSensCommTask(void const * argument)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN func_tSensCommTask */
  uint32_t sysTime = osKernelSysTick();
 8003d0c:	f009 f940 	bl	800cf90 <osKernelSysTick>
 8003d10:	4603      	mov	r3, r0
 8003d12:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for(;;)
  {
    if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_SENSOR_TASK) == pdTRUE) {
 8003d14:	4b36      	ldr	r3, [pc, #216]	; (8003df0 <func_tSensCommTask+0xec>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	210a      	movs	r1, #10
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f009 febe 	bl	800da9c <xQueueSemaphoreTake>
 8003d20:	4603      	mov	r3, r0
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d151      	bne.n	8003dca <func_tSensCommTask+0xc6>
//      MS5837_read(i2cBus[DEV_I2C].hi2c);
    	rSensors.pressure_raw = MS5837_02BA_get_actual_pressure();
 8003d26:	f7fd fa23 	bl	8001170 <MS5837_02BA_get_actual_pressure>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	4a31      	ldr	r2, [pc, #196]	; (8003df4 <func_tSensCommTask+0xf0>)
 8003d2e:	6593      	str	r3, [r2, #88]	; 0x58
    	float pressure = movingAverageIterate(&pressure_filter, rSensors.pressure_raw);
 8003d30:	4b30      	ldr	r3, [pc, #192]	; (8003df4 <func_tSensCommTask+0xf0>)
 8003d32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d34:	ee07 3a90 	vmov	s15, r3
 8003d38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d3c:	eeb0 0a67 	vmov.f32	s0, s15
 8003d40:	482d      	ldr	r0, [pc, #180]	; (8003df8 <func_tSensCommTask+0xf4>)
 8003d42:	f000 fb61 	bl	8004408 <movingAverageIterate>
 8003d46:	ed87 0a03 	vstr	s0, [r7, #12]
    	rSensors.last_pressure = rSensors.pressure;
 8003d4a:	4b2a      	ldr	r3, [pc, #168]	; (8003df4 <func_tSensCommTask+0xf0>)
 8003d4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d4e:	4a29      	ldr	r2, [pc, #164]	; (8003df4 <func_tSensCommTask+0xf0>)
 8003d50:	6653      	str	r3, [r2, #100]	; 0x64
		rSensors.pressure = pressure;
 8003d52:	4a28      	ldr	r2, [pc, #160]	; (8003df4 <func_tSensCommTask+0xf0>)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	65d3      	str	r3, [r2, #92]	; 0x5c
		if(rSensors.last_pressure == rSensors.pressure)
 8003d58:	4b26      	ldr	r3, [pc, #152]	; (8003df4 <func_tSensCommTask+0xf0>)
 8003d5a:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 8003d5e:	4b25      	ldr	r3, [pc, #148]	; (8003df4 <func_tSensCommTask+0xf0>)
 8003d60:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8003d64:	eeb4 7a67 	vcmp.f32	s14, s15
 8003d68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d6c:	d108      	bne.n	8003d80 <func_tSensCommTask+0x7c>
			rSensors.pressure_watchdog_counter++;
 8003d6e:	4b21      	ldr	r3, [pc, #132]	; (8003df4 <func_tSensCommTask+0xf0>)
 8003d70:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8003d74:	3301      	adds	r3, #1
 8003d76:	b2da      	uxtb	r2, r3
 8003d78:	4b1e      	ldr	r3, [pc, #120]	; (8003df4 <func_tSensCommTask+0xf0>)
 8003d7a:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 8003d7e:	e003      	b.n	8003d88 <func_tSensCommTask+0x84>
		else
			rSensors.pressure_watchdog_counter = 0;
 8003d80:	4b1c      	ldr	r3, [pc, #112]	; (8003df4 <func_tSensCommTask+0xf0>)
 8003d82:	2200      	movs	r2, #0
 8003d84:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
		rSensors.velocity_pressure = movingAverageIterate(&velocity_pressure_filter,
				(rSensors.pressure - rSensors.last_pressure)*1000/DELAY_SENSOR_TASK);
 8003d88:	4b1a      	ldr	r3, [pc, #104]	; (8003df4 <func_tSensCommTask+0xf0>)
 8003d8a:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 8003d8e:	4b19      	ldr	r3, [pc, #100]	; (8003df4 <func_tSensCommTask+0xf0>)
 8003d90:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8003d94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d98:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8003dfc <func_tSensCommTask+0xf8>
 8003d9c:	ee67 7a87 	vmul.f32	s15, s15, s14
		rSensors.velocity_pressure = movingAverageIterate(&velocity_pressure_filter,
 8003da0:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8003da4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003da8:	eeb0 0a47 	vmov.f32	s0, s14
 8003dac:	4814      	ldr	r0, [pc, #80]	; (8003e00 <func_tSensCommTask+0xfc>)
 8003dae:	f000 fb2b 	bl	8004408 <movingAverageIterate>
 8003db2:	eef0 7a40 	vmov.f32	s15, s0
 8003db6:	4b0f      	ldr	r3, [pc, #60]	; (8003df4 <func_tSensCommTask+0xf0>)
 8003db8:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		xSemaphoreGive(mutDataHandle);
 8003dbc:	4b0c      	ldr	r3, [pc, #48]	; (8003df0 <func_tSensCommTask+0xec>)
 8003dbe:	6818      	ldr	r0, [r3, #0]
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	2100      	movs	r1, #0
 8003dc6:	f009 fbf3 	bl	800d5b0 <xQueueGenericSend>
    }
    if(rSensors.pressure_watchdog_counter >= 250)
 8003dca:	4b0a      	ldr	r3, [pc, #40]	; (8003df4 <func_tSensCommTask+0xf0>)
 8003dcc:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8003dd0:	2bf9      	cmp	r3, #249	; 0xf9
 8003dd2:	d905      	bls.n	8003de0 <func_tSensCommTask+0xdc>
    {
    	MS5837_02BA_reinit();
 8003dd4:	f7fd f970 	bl	80010b8 <MS5837_02BA_reinit>
    	rSensors.pressure_watchdog_counter = 0;
 8003dd8:	4b06      	ldr	r3, [pc, #24]	; (8003df4 <func_tSensCommTask+0xf0>)
 8003dda:	2200      	movs	r2, #0
 8003ddc:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
    }
    osDelayUntil(&sysTime, DELAY_SENSOR_TASK); // ? 
 8003de0:	f107 0308 	add.w	r3, r7, #8
 8003de4:	210a      	movs	r1, #10
 8003de6:	4618      	mov	r0, r3
 8003de8:	f009 f98e 	bl	800d108 <osDelayUntil>
    if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_SENSOR_TASK) == pdTRUE) {
 8003dec:	e792      	b.n	8003d14 <func_tSensCommTask+0x10>
 8003dee:	bf00      	nop
 8003df0:	20001580 	.word	0x20001580
 8003df4:	20001dc8 	.word	0x20001dc8
 8003df8:	20002440 	.word	0x20002440
 8003dfc:	447a0000 	.word	0x447a0000
 8003e00:	20002510 	.word	0x20002510

08003e04 <func_tPcCommTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_func_tPcCommTask */
void func_tPcCommTask(void const * argument)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN func_tPcCommTask */
	uint32_t sysTime = osKernelSysTick();
 8003e0c:	f009 f8c0 	bl	800cf90 <osKernelSysTick>
 8003e10:	4603      	mov	r3, r0
 8003e12:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  osDelayUntil(&sysTime, DELAY_PC_TASK);
 8003e14:	f107 030c 	add.w	r3, r7, #12
 8003e18:	210a      	movs	r1, #10
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f009 f974 	bl	800d108 <osDelayUntil>
 8003e20:	e7f8      	b.n	8003e14 <func_tPcCommTask+0x10>
	...

08003e24 <func_tUartTimer>:
  /* USER CODE END func_tPcCommTask */
}

/* func_tUartTimer function */
void func_tUartTimer(void const * argument)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN func_tUartTimer */
	if (uartBus[SHORE_UART].packageReceived) {
 8003e2c:	4b3d      	ldr	r3, [pc, #244]	; (8003f24 <func_tUartTimer+0x100>)
 8003e2e:	7a1b      	ldrb	r3, [r3, #8]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d05a      	beq.n	8003eea <func_tUartTimer+0xc6>
		bool package = true;
 8003e34:	2301      	movs	r3, #1
 8003e36:	73fb      	strb	r3, [r7, #15]
		if(xSemaphoreTake(mutDataHandle, (TickType_t) WAITING_TIMER) == pdTRUE) {
 8003e38:	4b3b      	ldr	r3, [pc, #236]	; (8003f28 <func_tUartTimer+0x104>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	2105      	movs	r1, #5
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f009 fe2c 	bl	800da9c <xQueueSemaphoreTake>
 8003e44:	4603      	mov	r3, r0
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d140      	bne.n	8003ecc <func_tUartTimer+0xa8>
			switch(uartBus[SHORE_UART].rxBuffer[0]) {
 8003e4a:	4b36      	ldr	r3, [pc, #216]	; (8003f24 <func_tUartTimer+0x100>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	781b      	ldrb	r3, [r3, #0]
 8003e50:	2baa      	cmp	r3, #170	; 0xaa
 8003e52:	d023      	beq.n	8003e9c <func_tUartTimer+0x78>
 8003e54:	2baa      	cmp	r3, #170	; 0xaa
 8003e56:	dc30      	bgt.n	8003eba <func_tUartTimer+0x96>
 8003e58:	2b55      	cmp	r3, #85	; 0x55
 8003e5a:	d010      	beq.n	8003e7e <func_tUartTimer+0x5a>
 8003e5c:	2ba5      	cmp	r3, #165	; 0xa5
 8003e5e:	d12c      	bne.n	8003eba <func_tUartTimer+0x96>
				case SHORE_REQUEST_CODE:
					ShoreRequest(uartBus[SHORE_UART].rxBuffer);
 8003e60:	4b30      	ldr	r3, [pc, #192]	; (8003f24 <func_tUartTimer+0x100>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4618      	mov	r0, r3
 8003e66:	f7fe fb5d 	bl	8002524 <ShoreRequest>
					ShoreResponse(uartBus[SHORE_UART].txBuffer);
 8003e6a:	4b2e      	ldr	r3, [pc, #184]	; (8003f24 <func_tUartTimer+0x100>)
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f7fe fece 	bl	8002c10 <ShoreResponse>
					uartBus[SHORE_UART].txLength = SHORE_RESPONSE_LENGTH;
 8003e74:	4b2b      	ldr	r3, [pc, #172]	; (8003f24 <func_tUartTimer+0x100>)
 8003e76:	2214      	movs	r2, #20
 8003e78:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
					break;
 8003e7c:	e01f      	b.n	8003ebe <func_tUartTimer+0x9a>
				case REQUEST_CONFIG_CODE:
					ShoreConfigRequest(uartBus[SHORE_UART].rxBuffer);
 8003e7e:	4b29      	ldr	r3, [pc, #164]	; (8003f24 <func_tUartTimer+0x100>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4618      	mov	r0, r3
 8003e84:	f7fe fccc 	bl	8002820 <ShoreConfigRequest>
					ShoreConfigResponse(uartBus[SHORE_UART].txBuffer);
 8003e88:	4b26      	ldr	r3, [pc, #152]	; (8003f24 <func_tUartTimer+0x100>)
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f7fe fee5 	bl	8002c5c <ShoreConfigResponse>
					uartBus[SHORE_UART].txLength = SHORE_CONFIG_RESPONSE_LENGTH;
 8003e92:	4b24      	ldr	r3, [pc, #144]	; (8003f24 <func_tUartTimer+0x100>)
 8003e94:	2263      	movs	r2, #99	; 0x63
 8003e96:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
					break;
 8003e9a:	e010      	b.n	8003ebe <func_tUartTimer+0x9a>
				case DIRECT_REQUEST_CODE:
					ShoreDirectRequest(uartBus[SHORE_UART].rxBuffer);
 8003e9c:	4b21      	ldr	r3, [pc, #132]	; (8003f24 <func_tUartTimer+0x100>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f7fe fdff 	bl	8002aa4 <ShoreDirectRequest>
					ShoreDirectResponse(uartBus[SHORE_UART].txBuffer);
 8003ea6:	4b1f      	ldr	r3, [pc, #124]	; (8003f24 <func_tUartTimer+0x100>)
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f7fe ffcc 	bl	8002e48 <ShoreDirectResponse>
					uartBus[SHORE_UART].txLength = SHORE_DIRECT_RESPONSE_LENGTH;
 8003eb0:	4b1c      	ldr	r3, [pc, #112]	; (8003f24 <func_tUartTimer+0x100>)
 8003eb2:	2206      	movs	r2, #6
 8003eb4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
					break;
 8003eb8:	e001      	b.n	8003ebe <func_tUartTimer+0x9a>
				default:
					package = false;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	73fb      	strb	r3, [r7, #15]
			}
			xSemaphoreGive(mutDataHandle);
 8003ebe:	4b1a      	ldr	r3, [pc, #104]	; (8003f28 <func_tUartTimer+0x104>)
 8003ec0:	6818      	ldr	r0, [r3, #0]
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	2100      	movs	r1, #0
 8003ec8:	f009 fb72 	bl	800d5b0 <xQueueGenericSend>
		}
		if(package) {
 8003ecc:	7bfb      	ldrb	r3, [r7, #15]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d010      	beq.n	8003ef4 <func_tUartTimer+0xd0>
			HAL_UART_Transmit_IT(uartBus[SHORE_UART].huart, uartBus[SHORE_UART].txBuffer, uartBus[SHORE_UART].txLength);
 8003ed2:	4b14      	ldr	r3, [pc, #80]	; (8003f24 <func_tUartTimer+0x100>)
 8003ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed6:	4a13      	ldr	r2, [pc, #76]	; (8003f24 <func_tUartTimer+0x100>)
 8003ed8:	6851      	ldr	r1, [r2, #4]
 8003eda:	4a12      	ldr	r2, [pc, #72]	; (8003f24 <func_tUartTimer+0x100>)
 8003edc:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 8003ee0:	b292      	uxth	r2, r2
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f007 f8c8 	bl	800b078 <HAL_UART_Transmit_IT>
 8003ee8:	e004      	b.n	8003ef4 <func_tUartTimer+0xd0>
		}
	}
	else {
		++uartBus[SHORE_UART].outdatedRxCounter;
 8003eea:	4b0e      	ldr	r3, [pc, #56]	; (8003f24 <func_tUartTimer+0x100>)
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	3301      	adds	r3, #1
 8003ef0:	4a0c      	ldr	r2, [pc, #48]	; (8003f24 <func_tUartTimer+0x100>)
 8003ef2:	6113      	str	r3, [r2, #16]
	}
	counterRx = 0;
 8003ef4:	4b0d      	ldr	r3, [pc, #52]	; (8003f2c <func_tUartTimer+0x108>)
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	801a      	strh	r2, [r3, #0]
	uartBus[SHORE_UART].packageReceived = false;
 8003efa:	4b0a      	ldr	r3, [pc, #40]	; (8003f24 <func_tUartTimer+0x100>)
 8003efc:	2200      	movs	r2, #0
 8003efe:	721a      	strb	r2, [r3, #8]
	HAL_UART_AbortReceive_IT(uartBus[SHORE_UART].huart);
 8003f00:	4b08      	ldr	r3, [pc, #32]	; (8003f24 <func_tUartTimer+0x100>)
 8003f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f04:	4618      	mov	r0, r3
 8003f06:	f007 fa91 	bl	800b42c <HAL_UART_AbortReceive_IT>
	HAL_UART_Receive_IT(uartBus[SHORE_UART].huart, uartBus[SHORE_UART].rxBuffer, 1);
 8003f0a:	4b06      	ldr	r3, [pc, #24]	; (8003f24 <func_tUartTimer+0x100>)
 8003f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f0e:	4a05      	ldr	r2, [pc, #20]	; (8003f24 <func_tUartTimer+0x100>)
 8003f10:	6811      	ldr	r1, [r2, #0]
 8003f12:	2201      	movs	r2, #1
 8003f14:	4618      	mov	r0, r3
 8003f16:	f007 f90d 	bl	800b134 <HAL_UART_Receive_IT>
  /* USER CODE END func_tUartTimer */
}
 8003f1a:	bf00      	nop
 8003f1c:	3710      	adds	r7, #16
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	2000018c 	.word	0x2000018c
 8003f28:	20001580 	.word	0x20001580
 8003f2c:	20000274 	.word	0x20000274

08003f30 <tTechCommTimer_callback>:

/* tTechCommTimer_callback function */
void tTechCommTimer_callback(void const * argument)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b083      	sub	sp, #12
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN tTechCommTimer_callback */

  /* USER CODE END tTechCommTimer_callback */
}
 8003f38:	bf00      	nop
 8003f3a:	370c      	adds	r7, #12
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr

08003f44 <tSilence_func>:

/* tSilence_func function */
void tSilence_func(void const * argument)
{
 8003f44:	b590      	push	{r4, r7, lr}
 8003f46:	b085      	sub	sp, #20
 8003f48:	af02      	add	r7, sp, #8
 8003f4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN tSilence_func */
	if(fromTickToMs(xTaskGetTickCount()) - uartBus[SHORE_UART].lastMessage > UART_SWITCH_DELAY && counterRx == 0) {
 8003f4c:	f00a fba6 	bl	800e69c <xTaskGetTickCount>
 8003f50:	4603      	mov	r3, r0
 8003f52:	4618      	mov	r0, r3
 8003f54:	f7fd f82e 	bl	8000fb4 <fromTickToMs>
 8003f58:	eeb0 7a40 	vmov.f32	s14, s0
 8003f5c:	4b1e      	ldr	r3, [pc, #120]	; (8003fd8 <tSilence_func+0x94>)
 8003f5e:	edd3 7a06 	vldr	s15, [r3, #24]
 8003f62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f66:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8003fdc <tSilence_func+0x98>
 8003f6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f72:	dd20      	ble.n	8003fb6 <tSilence_func+0x72>
 8003f74:	4b1a      	ldr	r3, [pc, #104]	; (8003fe0 <tSilence_func+0x9c>)
 8003f76:	881b      	ldrh	r3, [r3, #0]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d11c      	bne.n	8003fb6 <tSilence_func+0x72>
//			uartBus[SHORE_UART].huart = &huart5;
//		}
//		else if(uartBus[SHORE_UART].huart == &huart5) {
//			uartBus[SHORE_UART].huart = &huart1;
//		}
		HAL_UART_AbortReceive_IT(uartBus[SHORE_UART].huart);
 8003f7c:	4b16      	ldr	r3, [pc, #88]	; (8003fd8 <tSilence_func+0x94>)
 8003f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f80:	4618      	mov	r0, r3
 8003f82:	f007 fa53 	bl	800b42c <HAL_UART_AbortReceive_IT>
		HAL_UART_Receive_IT(uartBus[SHORE_UART].huart, uartBus[SHORE_UART].rxBuffer, 1);
 8003f86:	4b14      	ldr	r3, [pc, #80]	; (8003fd8 <tSilence_func+0x94>)
 8003f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f8a:	4a13      	ldr	r2, [pc, #76]	; (8003fd8 <tSilence_func+0x94>)
 8003f8c:	6811      	ldr	r1, [r2, #0]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	4618      	mov	r0, r3
 8003f92:	f007 f8cf 	bl	800b134 <HAL_UART_Receive_IT>

		if(xSemaphoreTake(mutDataHandle, (TickType_t) WAITING_TIMER) == pdTRUE) {
 8003f96:	4b13      	ldr	r3, [pc, #76]	; (8003fe4 <tSilence_func+0xa0>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	2105      	movs	r1, #5
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f009 fd7d 	bl	800da9c <xQueueSemaphoreTake>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d106      	bne.n	8003fb6 <tSilence_func+0x72>
//			resetThrusters();
//			for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
//				rStabConstants[i].enable = false;
//			}

			xSemaphoreGive(mutDataHandle);
 8003fa8:	4b0e      	ldr	r3, [pc, #56]	; (8003fe4 <tSilence_func+0xa0>)
 8003faa:	6818      	ldr	r0, [r3, #0]
 8003fac:	2300      	movs	r3, #0
 8003fae:	2200      	movs	r2, #0
 8003fb0:	2100      	movs	r1, #0
 8003fb2:	f009 fafd 	bl	800d5b0 <xQueueGenericSend>
//			}
		}
//	}
	//HAL_GPIO_WritePin(GPIOE, RES_PC_2_Pin, GPIO_PIN_SET); // ONOFF

	xTimerStart(SilenceTimer, 50);
 8003fb6:	4b0c      	ldr	r3, [pc, #48]	; (8003fe8 <tSilence_func+0xa4>)
 8003fb8:	681c      	ldr	r4, [r3, #0]
 8003fba:	f00a fb6f 	bl	800e69c <xTaskGetTickCount>
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	2332      	movs	r3, #50	; 0x32
 8003fc2:	9300      	str	r3, [sp, #0]
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	2101      	movs	r1, #1
 8003fc8:	4620      	mov	r0, r4
 8003fca:	f00b f9db 	bl	800f384 <xTimerGenericCommand>
  /* USER CODE END tSilence_func */
}
 8003fce:	bf00      	nop
 8003fd0:	370c      	adds	r7, #12
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd90      	pop	{r4, r7, pc}
 8003fd6:	bf00      	nop
 8003fd8:	2000018c 	.word	0x2000018c
 8003fdc:	447a0000 	.word	0x447a0000
 8003fe0:	20000274 	.word	0x20000274
 8003fe4:	20001580 	.word	0x20001580
 8003fe8:	20000284 	.word	0x20000284

08003fec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b08a      	sub	sp, #40	; 0x28
 8003ff0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ff2:	f107 0314 	add.w	r3, r7, #20
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	601a      	str	r2, [r3, #0]
 8003ffa:	605a      	str	r2, [r3, #4]
 8003ffc:	609a      	str	r2, [r3, #8]
 8003ffe:	60da      	str	r2, [r3, #12]
 8004000:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004002:	4b40      	ldr	r3, [pc, #256]	; (8004104 <MX_GPIO_Init+0x118>)
 8004004:	695b      	ldr	r3, [r3, #20]
 8004006:	4a3f      	ldr	r2, [pc, #252]	; (8004104 <MX_GPIO_Init+0x118>)
 8004008:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800400c:	6153      	str	r3, [r2, #20]
 800400e:	4b3d      	ldr	r3, [pc, #244]	; (8004104 <MX_GPIO_Init+0x118>)
 8004010:	695b      	ldr	r3, [r3, #20]
 8004012:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004016:	613b      	str	r3, [r7, #16]
 8004018:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800401a:	4b3a      	ldr	r3, [pc, #232]	; (8004104 <MX_GPIO_Init+0x118>)
 800401c:	695b      	ldr	r3, [r3, #20]
 800401e:	4a39      	ldr	r2, [pc, #228]	; (8004104 <MX_GPIO_Init+0x118>)
 8004020:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004024:	6153      	str	r3, [r2, #20]
 8004026:	4b37      	ldr	r3, [pc, #220]	; (8004104 <MX_GPIO_Init+0x118>)
 8004028:	695b      	ldr	r3, [r3, #20]
 800402a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800402e:	60fb      	str	r3, [r7, #12]
 8004030:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004032:	4b34      	ldr	r3, [pc, #208]	; (8004104 <MX_GPIO_Init+0x118>)
 8004034:	695b      	ldr	r3, [r3, #20]
 8004036:	4a33      	ldr	r2, [pc, #204]	; (8004104 <MX_GPIO_Init+0x118>)
 8004038:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800403c:	6153      	str	r3, [r2, #20]
 800403e:	4b31      	ldr	r3, [pc, #196]	; (8004104 <MX_GPIO_Init+0x118>)
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004046:	60bb      	str	r3, [r7, #8]
 8004048:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800404a:	4b2e      	ldr	r3, [pc, #184]	; (8004104 <MX_GPIO_Init+0x118>)
 800404c:	695b      	ldr	r3, [r3, #20]
 800404e:	4a2d      	ldr	r2, [pc, #180]	; (8004104 <MX_GPIO_Init+0x118>)
 8004050:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004054:	6153      	str	r3, [r2, #20]
 8004056:	4b2b      	ldr	r3, [pc, #172]	; (8004104 <MX_GPIO_Init+0x118>)
 8004058:	695b      	ldr	r3, [r3, #20]
 800405a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800405e:	607b      	str	r3, [r7, #4]
 8004060:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004062:	4b28      	ldr	r3, [pc, #160]	; (8004104 <MX_GPIO_Init+0x118>)
 8004064:	695b      	ldr	r3, [r3, #20]
 8004066:	4a27      	ldr	r2, [pc, #156]	; (8004104 <MX_GPIO_Init+0x118>)
 8004068:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800406c:	6153      	str	r3, [r2, #20]
 800406e:	4b25      	ldr	r3, [pc, #148]	; (8004104 <MX_GPIO_Init+0x118>)
 8004070:	695b      	ldr	r3, [r3, #20]
 8004072:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004076:	603b      	str	r3, [r7, #0]
 8004078:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, led3_Pin|led2_Pin|led1_Pin, GPIO_PIN_RESET);
 800407a:	2200      	movs	r2, #0
 800407c:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8004080:	4821      	ldr	r0, [pc, #132]	; (8004108 <MX_GPIO_Init+0x11c>)
 8004082:	f002 fe7f 	bl	8006d84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USART3_DE_GPIO_Port, USART3_DE_Pin, GPIO_PIN_RESET);
 8004086:	2200      	movs	r2, #0
 8004088:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800408c:	481f      	ldr	r0, [pc, #124]	; (800410c <MX_GPIO_Init+0x120>)
 800408e:	f002 fe79 	bl	8006d84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RE_DE_GPIO_Port, RE_DE_Pin, GPIO_PIN_RESET);
 8004092:	2200      	movs	r2, #0
 8004094:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004098:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800409c:	f002 fe72 	bl	8006d84 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = led3_Pin|led2_Pin|led1_Pin;
 80040a0:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80040a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040a6:	2301      	movs	r3, #1
 80040a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040aa:	2300      	movs	r3, #0
 80040ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040ae:	2300      	movs	r3, #0
 80040b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040b2:	f107 0314 	add.w	r3, r7, #20
 80040b6:	4619      	mov	r1, r3
 80040b8:	4813      	ldr	r0, [pc, #76]	; (8004108 <MX_GPIO_Init+0x11c>)
 80040ba:	f002 fc0d 	bl	80068d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USART3_DE_Pin;
 80040be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80040c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040c4:	2301      	movs	r3, #1
 80040c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040c8:	2300      	movs	r3, #0
 80040ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040cc:	2300      	movs	r3, #0
 80040ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USART3_DE_GPIO_Port, &GPIO_InitStruct);
 80040d0:	f107 0314 	add.w	r3, r7, #20
 80040d4:	4619      	mov	r1, r3
 80040d6:	480d      	ldr	r0, [pc, #52]	; (800410c <MX_GPIO_Init+0x120>)
 80040d8:	f002 fbfe 	bl	80068d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RE_DE_Pin;
 80040dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040e2:	2301      	movs	r3, #1
 80040e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040e6:	2300      	movs	r3, #0
 80040e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040ea:	2300      	movs	r3, #0
 80040ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RE_DE_GPIO_Port, &GPIO_InitStruct);
 80040ee:	f107 0314 	add.w	r3, r7, #20
 80040f2:	4619      	mov	r1, r3
 80040f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80040f8:	f002 fbee 	bl	80068d8 <HAL_GPIO_Init>

}
 80040fc:	bf00      	nop
 80040fe:	3728      	adds	r7, #40	; 0x28
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}
 8004104:	40021000 	.word	0x40021000
 8004108:	48000400 	.word	0x48000400
 800410c:	48000c00 	.word	0x48000c00

08004110 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004114:	4b1b      	ldr	r3, [pc, #108]	; (8004184 <MX_I2C1_Init+0x74>)
 8004116:	4a1c      	ldr	r2, [pc, #112]	; (8004188 <MX_I2C1_Init+0x78>)
 8004118:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 800411a:	4b1a      	ldr	r3, [pc, #104]	; (8004184 <MX_I2C1_Init+0x74>)
 800411c:	4a1b      	ldr	r2, [pc, #108]	; (800418c <MX_I2C1_Init+0x7c>)
 800411e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004120:	4b18      	ldr	r3, [pc, #96]	; (8004184 <MX_I2C1_Init+0x74>)
 8004122:	2200      	movs	r2, #0
 8004124:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004126:	4b17      	ldr	r3, [pc, #92]	; (8004184 <MX_I2C1_Init+0x74>)
 8004128:	2201      	movs	r2, #1
 800412a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800412c:	4b15      	ldr	r3, [pc, #84]	; (8004184 <MX_I2C1_Init+0x74>)
 800412e:	2200      	movs	r2, #0
 8004130:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004132:	4b14      	ldr	r3, [pc, #80]	; (8004184 <MX_I2C1_Init+0x74>)
 8004134:	2200      	movs	r2, #0
 8004136:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004138:	4b12      	ldr	r3, [pc, #72]	; (8004184 <MX_I2C1_Init+0x74>)
 800413a:	2200      	movs	r2, #0
 800413c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800413e:	4b11      	ldr	r3, [pc, #68]	; (8004184 <MX_I2C1_Init+0x74>)
 8004140:	2200      	movs	r2, #0
 8004142:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004144:	4b0f      	ldr	r3, [pc, #60]	; (8004184 <MX_I2C1_Init+0x74>)
 8004146:	2200      	movs	r2, #0
 8004148:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800414a:	480e      	ldr	r0, [pc, #56]	; (8004184 <MX_I2C1_Init+0x74>)
 800414c:	f002 fe4c 	bl	8006de8 <HAL_I2C_Init>
 8004150:	4603      	mov	r3, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d001      	beq.n	800415a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004156:	f000 f929 	bl	80043ac <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800415a:	2100      	movs	r1, #0
 800415c:	4809      	ldr	r0, [pc, #36]	; (8004184 <MX_I2C1_Init+0x74>)
 800415e:	f004 ff15 	bl	8008f8c <HAL_I2CEx_ConfigAnalogFilter>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d001      	beq.n	800416c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004168:	f000 f920 	bl	80043ac <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800416c:	2100      	movs	r1, #0
 800416e:	4805      	ldr	r0, [pc, #20]	; (8004184 <MX_I2C1_Init+0x74>)
 8004170:	f004 ff57 	bl	8009022 <HAL_I2CEx_ConfigDigitalFilter>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d001      	beq.n	800417e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800417a:	f000 f917 	bl	80043ac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800417e:	bf00      	nop
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	200023ec 	.word	0x200023ec
 8004188:	40005400 	.word	0x40005400
 800418c:	2000090e 	.word	0x2000090e

08004190 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b08a      	sub	sp, #40	; 0x28
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004198:	f107 0314 	add.w	r3, r7, #20
 800419c:	2200      	movs	r2, #0
 800419e:	601a      	str	r2, [r3, #0]
 80041a0:	605a      	str	r2, [r3, #4]
 80041a2:	609a      	str	r2, [r3, #8]
 80041a4:	60da      	str	r2, [r3, #12]
 80041a6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a1b      	ldr	r2, [pc, #108]	; (800421c <HAL_I2C_MspInit+0x8c>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d12f      	bne.n	8004212 <HAL_I2C_MspInit+0x82>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041b2:	4b1b      	ldr	r3, [pc, #108]	; (8004220 <HAL_I2C_MspInit+0x90>)
 80041b4:	695b      	ldr	r3, [r3, #20]
 80041b6:	4a1a      	ldr	r2, [pc, #104]	; (8004220 <HAL_I2C_MspInit+0x90>)
 80041b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80041bc:	6153      	str	r3, [r2, #20]
 80041be:	4b18      	ldr	r3, [pc, #96]	; (8004220 <HAL_I2C_MspInit+0x90>)
 80041c0:	695b      	ldr	r3, [r3, #20]
 80041c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041c6:	613b      	str	r3, [r7, #16]
 80041c8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80041ca:	23c0      	movs	r3, #192	; 0xc0
 80041cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80041ce:	2312      	movs	r3, #18
 80041d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041d2:	2300      	movs	r3, #0
 80041d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80041d6:	2303      	movs	r3, #3
 80041d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80041da:	2304      	movs	r3, #4
 80041dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041de:	f107 0314 	add.w	r3, r7, #20
 80041e2:	4619      	mov	r1, r3
 80041e4:	480f      	ldr	r0, [pc, #60]	; (8004224 <HAL_I2C_MspInit+0x94>)
 80041e6:	f002 fb77 	bl	80068d8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80041ea:	4b0d      	ldr	r3, [pc, #52]	; (8004220 <HAL_I2C_MspInit+0x90>)
 80041ec:	69db      	ldr	r3, [r3, #28]
 80041ee:	4a0c      	ldr	r2, [pc, #48]	; (8004220 <HAL_I2C_MspInit+0x90>)
 80041f0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80041f4:	61d3      	str	r3, [r2, #28]
 80041f6:	4b0a      	ldr	r3, [pc, #40]	; (8004220 <HAL_I2C_MspInit+0x90>)
 80041f8:	69db      	ldr	r3, [r3, #28]
 80041fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041fe:	60fb      	str	r3, [r7, #12]
 8004200:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8004202:	2200      	movs	r2, #0
 8004204:	2105      	movs	r1, #5
 8004206:	201f      	movs	r0, #31
 8004208:	f001 ff1e 	bl	8006048 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800420c:	201f      	movs	r0, #31
 800420e:	f001 ff37 	bl	8006080 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004212:	bf00      	nop
 8004214:	3728      	adds	r7, #40	; 0x28
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	40005400 	.word	0x40005400
 8004220:	40021000 	.word	0x40021000
 8004224:	48000400 	.word	0x48000400

08004228 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b082      	sub	sp, #8
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a0b      	ldr	r2, [pc, #44]	; (8004264 <HAL_I2C_MspDeInit+0x3c>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d110      	bne.n	800425c <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800423a:	4b0b      	ldr	r3, [pc, #44]	; (8004268 <HAL_I2C_MspDeInit+0x40>)
 800423c:	69db      	ldr	r3, [r3, #28]
 800423e:	4a0a      	ldr	r2, [pc, #40]	; (8004268 <HAL_I2C_MspDeInit+0x40>)
 8004240:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004244:	61d3      	str	r3, [r2, #28]

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8004246:	2140      	movs	r1, #64	; 0x40
 8004248:	4808      	ldr	r0, [pc, #32]	; (800426c <HAL_I2C_MspDeInit+0x44>)
 800424a:	f002 fcbf 	bl	8006bcc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 800424e:	2180      	movs	r1, #128	; 0x80
 8004250:	4806      	ldr	r0, [pc, #24]	; (800426c <HAL_I2C_MspDeInit+0x44>)
 8004252:	f002 fcbb 	bl	8006bcc <HAL_GPIO_DeInit>

    /* I2C1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8004256:	201f      	movs	r0, #31
 8004258:	f001 ff20 	bl	800609c <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 800425c:	bf00      	nop
 800425e:	3708      	adds	r7, #8
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	40005400 	.word	0x40005400
 8004268:	40021000 	.word	0x40021000
 800426c:	48000400 	.word	0x48000400

08004270 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004274:	f001 fdb2 	bl	8005ddc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004278:	f000 f828 	bl	80042cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800427c:	f7ff feb6 	bl	8003fec <MX_GPIO_Init>
  MX_DMA_Init();
 8004280:	f7fe fec2 	bl	8003008 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8004284:	f001 fb42 	bl	800590c <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8004288:	f7ff ff42 	bl	8004110 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800428c:	f001 fb6e 	bl	800596c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8004290:	f001 fba0 	bl	80059d4 <MX_USART3_UART_Init>
  MX_UART4_Init();
 8004294:	f001 fb0a 	bl	80058ac <MX_UART4_Init>
  MX_TIM7_Init();
 8004298:	f001 fab2 	bl	8005800 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

//  HAL_Delay(30e3); //30 seconds delay to start PC
  MS5837_02BA_init(&hi2c1);
 800429c:	4808      	ldr	r0, [pc, #32]	; (80042c0 <main+0x50>)
 800429e:	f7fc feb5 	bl	800100c <MS5837_02BA_init>
  MS5837_02BA_reset_pressure();
 80042a2:	f7fd f8e1 	bl	8001468 <MS5837_02BA_reset_pressure>

  movingAverageInit(&pressure_filter, 50);
 80042a6:	2132      	movs	r1, #50	; 0x32
 80042a8:	4806      	ldr	r0, [pc, #24]	; (80042c4 <main+0x54>)
 80042aa:	f000 f884 	bl	80043b6 <movingAverageInit>
  movingAverageInit(&velocity_pressure_filter, 50);
 80042ae:	2132      	movs	r1, #50	; 0x32
 80042b0:	4805      	ldr	r0, [pc, #20]	; (80042c8 <main+0x58>)
 80042b2:	f000 f880 	bl	80043b6 <movingAverageInit>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 80042b6:	f7ff fa1f 	bl	80036f8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80042ba:	f008 fe62 	bl	800cf82 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 80042be:	e7fe      	b.n	80042be <main+0x4e>
 80042c0:	200023ec 	.word	0x200023ec
 80042c4:	20002440 	.word	0x20002440
 80042c8:	20002510 	.word	0x20002510

080042cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b09e      	sub	sp, #120	; 0x78
 80042d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80042d2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80042d6:	2228      	movs	r2, #40	; 0x28
 80042d8:	2100      	movs	r1, #0
 80042da:	4618      	mov	r0, r3
 80042dc:	f00c f8b6 	bl	801044c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80042e0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80042e4:	2200      	movs	r2, #0
 80042e6:	601a      	str	r2, [r3, #0]
 80042e8:	605a      	str	r2, [r3, #4]
 80042ea:	609a      	str	r2, [r3, #8]
 80042ec:	60da      	str	r2, [r3, #12]
 80042ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80042f0:	463b      	mov	r3, r7
 80042f2:	223c      	movs	r2, #60	; 0x3c
 80042f4:	2100      	movs	r1, #0
 80042f6:	4618      	mov	r0, r3
 80042f8:	f00c f8a8 	bl	801044c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80042fc:	2302      	movs	r3, #2
 80042fe:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004300:	2301      	movs	r3, #1
 8004302:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004304:	2310      	movs	r3, #16
 8004306:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004308:	2302      	movs	r3, #2
 800430a:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800430c:	2300      	movs	r3, #0
 800430e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8004310:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
 8004314:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004316:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800431a:	4618      	mov	r0, r3
 800431c:	f004 fece 	bl	80090bc <HAL_RCC_OscConfig>
 8004320:	4603      	mov	r3, r0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d001      	beq.n	800432a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8004326:	f000 f841 	bl	80043ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800432a:	230f      	movs	r3, #15
 800432c:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800432e:	2302      	movs	r3, #2
 8004330:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004332:	2300      	movs	r3, #0
 8004334:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004336:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800433a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800433c:	2300      	movs	r3, #0
 800433e:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8004340:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004344:	2101      	movs	r1, #1
 8004346:	4618      	mov	r0, r3
 8004348:	f005 fef6 	bl	800a138 <HAL_RCC_ClockConfig>
 800434c:	4603      	mov	r3, r0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d001      	beq.n	8004356 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8004352:	f000 f82b 	bl	80043ac <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8004356:	232f      	movs	r3, #47	; 0x2f
 8004358:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_UART4
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800435a:	2300      	movs	r3, #0
 800435c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800435e:	2300      	movs	r3, #0
 8004360:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004362:	2300      	movs	r3, #0
 8004364:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8004366:	2300      	movs	r3, #0
 8004368:	617b      	str	r3, [r7, #20]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800436a:	2300      	movs	r3, #0
 800436c:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800436e:	463b      	mov	r3, r7
 8004370:	4618      	mov	r0, r3
 8004372:	f006 f94b 	bl	800a60c <HAL_RCCEx_PeriphCLKConfig>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d001      	beq.n	8004380 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800437c:	f000 f816 	bl	80043ac <Error_Handler>
  }
}
 8004380:	bf00      	nop
 8004382:	3778      	adds	r7, #120	; 0x78
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}

08004388 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b082      	sub	sp, #8
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a04      	ldr	r2, [pc, #16]	; (80043a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d101      	bne.n	800439e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800439a:	f001 fd35 	bl	8005e08 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800439e:	bf00      	nop
 80043a0:	3708      	adds	r7, #8
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	bf00      	nop
 80043a8:	40012c00 	.word	0x40012c00

080043ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80043ac:	b480      	push	{r7}
 80043ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80043b0:	b672      	cpsid	i
}
 80043b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80043b4:	e7fe      	b.n	80043b4 <Error_Handler+0x8>

080043b6 <movingAverageInit>:
#include "moving_average.h"

void movingAverageInit(Moving_Average_filter* filter, uint8_t order)
{
 80043b6:	b480      	push	{r7}
 80043b8:	b085      	sub	sp, #20
 80043ba:	af00      	add	r7, sp, #0
 80043bc:	6078      	str	r0, [r7, #4]
 80043be:	460b      	mov	r3, r1
 80043c0:	70fb      	strb	r3, [r7, #3]
	filter->order = order;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	78fa      	ldrb	r2, [r7, #3]
 80043c6:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	for(uint8_t i = 0; i<MOVING_AVERAGE_MAX_ORDER; i++)
 80043ca:	2300      	movs	r3, #0
 80043cc:	73fb      	strb	r3, [r7, #15]
 80043ce:	e009      	b.n	80043e4 <movingAverageInit+0x2e>
		filter->data[i] = 0;
 80043d0:	7bfb      	ldrb	r3, [r7, #15]
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	4413      	add	r3, r2
 80043d8:	f04f 0200 	mov.w	r2, #0
 80043dc:	601a      	str	r2, [r3, #0]
	for(uint8_t i = 0; i<MOVING_AVERAGE_MAX_ORDER; i++)
 80043de:	7bfb      	ldrb	r3, [r7, #15]
 80043e0:	3301      	adds	r3, #1
 80043e2:	73fb      	strb	r3, [r7, #15]
 80043e4:	7bfb      	ldrb	r3, [r7, #15]
 80043e6:	2b31      	cmp	r3, #49	; 0x31
 80043e8:	d9f2      	bls.n	80043d0 <movingAverageInit+0x1a>
	filter->current_element = 0;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	filter->average = 0;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f04f 0200 	mov.w	r2, #0
 80043f8:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
}
 80043fc:	bf00      	nop
 80043fe:	3714      	adds	r7, #20
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr

08004408 <movingAverageIterate>:

float movingAverageIterate(Moving_Average_filter* filter, float value)
{
 8004408:	b480      	push	{r7}
 800440a:	b085      	sub	sp, #20
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	ed87 0a00 	vstr	s0, [r7]
	int32_t last_value = filter->data[filter->current_element];
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 800441a:	687a      	ldr	r2, [r7, #4]
 800441c:	009b      	lsls	r3, r3, #2
 800441e:	4413      	add	r3, r2
 8004420:	edd3 7a00 	vldr	s15, [r3]
 8004424:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004428:	ee17 3a90 	vmov	r3, s15
 800442c:	60fb      	str	r3, [r7, #12]
	filter->data[filter->current_element] = value;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	4413      	add	r3, r2
 800443a:	683a      	ldr	r2, [r7, #0]
 800443c:	601a      	str	r2, [r3, #0]
	filter->average = (filter->average * filter->order - last_value + value) / (float)filter->order;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	ed93 7a33 	vldr	s14, [r3, #204]	; 0xcc
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800444a:	ee07 3a90 	vmov	s15, r3
 800444e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004452:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	ee07 3a90 	vmov	s15, r3
 800445c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004460:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004464:	edd7 7a00 	vldr	s15, [r7]
 8004468:	ee77 6a27 	vadd.f32	s13, s14, s15
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8004472:	ee07 3a90 	vmov	s15, r3
 8004476:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800447a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	edc3 7a33 	vstr	s15, [r3, #204]	; 0xcc
	filter->current_element = (filter->current_element+1)%filter->order;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 800448a:	3301      	adds	r3, #1
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	f892 20c8 	ldrb.w	r2, [r2, #200]	; 0xc8
 8004492:	fb93 f1f2 	sdiv	r1, r3, r2
 8004496:	fb01 f202 	mul.w	r2, r1, r2
 800449a:	1a9b      	subs	r3, r3, r2
 800449c:	b2da      	uxtb	r2, r3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	return filter->average;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80044aa:	ee07 3a90 	vmov	s15, r3
}
 80044ae:	eeb0 0a67 	vmov.f32	s0, s15
 80044b2:	3714      	adds	r7, #20
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr

080044bc <stabilizationInit>:
#include "FreeRTOSTick.h"
#include "math.h"
#include "robot.h"

void stabilizationInit()
{
 80044bc:	b480      	push	{r7}
 80044be:	b083      	sub	sp, #12
 80044c0:	af00      	add	r7, sp, #0
	for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 80044c2:	2300      	movs	r3, #0
 80044c4:	71fb      	strb	r3, [r7, #7]
 80044c6:	e15d      	b.n	8004784 <stabilizationInit+0x2c8>
		rStabConstants[i].enable = false;
 80044c8:	79fb      	ldrb	r3, [r7, #7]
 80044ca:	4abf      	ldr	r2, [pc, #764]	; (80047c8 <stabilizationInit+0x30c>)
 80044cc:	214c      	movs	r1, #76	; 0x4c
 80044ce:	fb01 f303 	mul.w	r3, r1, r3
 80044d2:	4413      	add	r3, r2
 80044d4:	2200      	movs	r2, #0
 80044d6:	701a      	strb	r2, [r3, #0]

		rStabState[i].speedIntegral = 0;
 80044d8:	79fb      	ldrb	r3, [r7, #7]
 80044da:	4abc      	ldr	r2, [pc, #752]	; (80047cc <stabilizationInit+0x310>)
 80044dc:	2158      	movs	r1, #88	; 0x58
 80044de:	fb01 f303 	mul.w	r3, r1, r3
 80044e2:	4413      	add	r3, r2
 80044e4:	330c      	adds	r3, #12
 80044e6:	f04f 0200 	mov.w	r2, #0
 80044ea:	601a      	str	r2, [r3, #0]
		rStabState[i].posDerivative = 0;
 80044ec:	79fb      	ldrb	r3, [r7, #7]
 80044ee:	4ab7      	ldr	r2, [pc, #732]	; (80047cc <stabilizationInit+0x310>)
 80044f0:	2158      	movs	r1, #88	; 0x58
 80044f2:	fb01 f303 	mul.w	r3, r1, r3
 80044f6:	4413      	add	r3, r2
 80044f8:	3310      	adds	r3, #16
 80044fa:	f04f 0200 	mov.w	r2, #0
 80044fe:	601a      	str	r2, [r3, #0]
		rStabState[i].oldSpeed = 0;
 8004500:	79fb      	ldrb	r3, [r7, #7]
 8004502:	4ab2      	ldr	r2, [pc, #712]	; (80047cc <stabilizationInit+0x310>)
 8004504:	2158      	movs	r1, #88	; 0x58
 8004506:	fb01 f303 	mul.w	r3, r1, r3
 800450a:	4413      	add	r3, r2
 800450c:	3314      	adds	r3, #20
 800450e:	f04f 0200 	mov.w	r2, #0
 8004512:	601a      	str	r2, [r3, #0]
		rStabState[i].oldPos = 0;
 8004514:	79fb      	ldrb	r3, [r7, #7]
 8004516:	4aad      	ldr	r2, [pc, #692]	; (80047cc <stabilizationInit+0x310>)
 8004518:	2158      	movs	r1, #88	; 0x58
 800451a:	fb01 f303 	mul.w	r3, r1, r3
 800451e:	4413      	add	r3, r2
 8004520:	3318      	adds	r3, #24
 8004522:	f04f 0200 	mov.w	r2, #0
 8004526:	601a      	str	r2, [r3, #0]

		rStabState[i].joyUnitCasted = 0;
 8004528:	79fb      	ldrb	r3, [r7, #7]
 800452a:	4aa8      	ldr	r2, [pc, #672]	; (80047cc <stabilizationInit+0x310>)
 800452c:	2158      	movs	r1, #88	; 0x58
 800452e:	fb01 f303 	mul.w	r3, r1, r3
 8004532:	4413      	add	r3, r2
 8004534:	331c      	adds	r3, #28
 8004536:	f04f 0200 	mov.w	r2, #0
 800453a:	601a      	str	r2, [r3, #0]
		rStabState[i].joy_iValue = 0;
 800453c:	79fb      	ldrb	r3, [r7, #7]
 800453e:	4aa3      	ldr	r2, [pc, #652]	; (80047cc <stabilizationInit+0x310>)
 8004540:	2158      	movs	r1, #88	; 0x58
 8004542:	fb01 f303 	mul.w	r3, r1, r3
 8004546:	4413      	add	r3, r2
 8004548:	3320      	adds	r3, #32
 800454a:	f04f 0200 	mov.w	r2, #0
 800454e:	601a      	str	r2, [r3, #0]
		rStabState[i].posError = 0;
 8004550:	79fb      	ldrb	r3, [r7, #7]
 8004552:	4a9e      	ldr	r2, [pc, #632]	; (80047cc <stabilizationInit+0x310>)
 8004554:	2158      	movs	r1, #88	; 0x58
 8004556:	fb01 f303 	mul.w	r3, r1, r3
 800455a:	4413      	add	r3, r2
 800455c:	3324      	adds	r3, #36	; 0x24
 800455e:	f04f 0200 	mov.w	r2, #0
 8004562:	601a      	str	r2, [r3, #0]
		rStabState[i].speedError = 0;
 8004564:	79fb      	ldrb	r3, [r7, #7]
 8004566:	4a99      	ldr	r2, [pc, #612]	; (80047cc <stabilizationInit+0x310>)
 8004568:	2158      	movs	r1, #88	; 0x58
 800456a:	fb01 f303 	mul.w	r3, r1, r3
 800456e:	4413      	add	r3, r2
 8004570:	3328      	adds	r3, #40	; 0x28
 8004572:	f04f 0200 	mov.w	r2, #0
 8004576:	601a      	str	r2, [r3, #0]
		rStabState[i].dynSummator = 0;
 8004578:	79fb      	ldrb	r3, [r7, #7]
 800457a:	4a94      	ldr	r2, [pc, #592]	; (80047cc <stabilizationInit+0x310>)
 800457c:	2158      	movs	r1, #88	; 0x58
 800457e:	fb01 f303 	mul.w	r3, r1, r3
 8004582:	4413      	add	r3, r2
 8004584:	332c      	adds	r3, #44	; 0x2c
 8004586:	f04f 0200 	mov.w	r2, #0
 800458a:	601a      	str	r2, [r3, #0]
		rStabState[i].pidValue = 0;
 800458c:	79fb      	ldrb	r3, [r7, #7]
 800458e:	4a8f      	ldr	r2, [pc, #572]	; (80047cc <stabilizationInit+0x310>)
 8004590:	2158      	movs	r1, #88	; 0x58
 8004592:	fb01 f303 	mul.w	r3, r1, r3
 8004596:	4413      	add	r3, r2
 8004598:	3330      	adds	r3, #48	; 0x30
 800459a:	f04f 0200 	mov.w	r2, #0
 800459e:	601a      	str	r2, [r3, #0]
		rStabState[i].pid_iValue = 0;
 80045a0:	79fb      	ldrb	r3, [r7, #7]
 80045a2:	4a8a      	ldr	r2, [pc, #552]	; (80047cc <stabilizationInit+0x310>)
 80045a4:	2158      	movs	r1, #88	; 0x58
 80045a6:	fb01 f303 	mul.w	r3, r1, r3
 80045aa:	4413      	add	r3, r2
 80045ac:	3334      	adds	r3, #52	; 0x34
 80045ae:	f04f 0200 	mov.w	r2, #0
 80045b2:	601a      	str	r2, [r3, #0]
		rStabState[i].posErrorAmp = 0;
 80045b4:	79fb      	ldrb	r3, [r7, #7]
 80045b6:	4a85      	ldr	r2, [pc, #532]	; (80047cc <stabilizationInit+0x310>)
 80045b8:	2158      	movs	r1, #88	; 0x58
 80045ba:	fb01 f303 	mul.w	r3, r1, r3
 80045be:	4413      	add	r3, r2
 80045c0:	3338      	adds	r3, #56	; 0x38
 80045c2:	f04f 0200 	mov.w	r2, #0
 80045c6:	601a      	str	r2, [r3, #0]
		rStabState[i].speedFiltered = 0;
 80045c8:	79fb      	ldrb	r3, [r7, #7]
 80045ca:	4a80      	ldr	r2, [pc, #512]	; (80047cc <stabilizationInit+0x310>)
 80045cc:	2158      	movs	r1, #88	; 0x58
 80045ce:	fb01 f303 	mul.w	r3, r1, r3
 80045d2:	4413      	add	r3, r2
 80045d4:	333c      	adds	r3, #60	; 0x3c
 80045d6:	f04f 0200 	mov.w	r2, #0
 80045da:	601a      	str	r2, [r3, #0]
		rStabState[i].posFiltered = 0;
 80045dc:	79fb      	ldrb	r3, [r7, #7]
 80045de:	4a7b      	ldr	r2, [pc, #492]	; (80047cc <stabilizationInit+0x310>)
 80045e0:	2158      	movs	r1, #88	; 0x58
 80045e2:	fb01 f303 	mul.w	r3, r1, r3
 80045e6:	4413      	add	r3, r2
 80045e8:	3340      	adds	r3, #64	; 0x40
 80045ea:	f04f 0200 	mov.w	r2, #0
 80045ee:	601a      	str	r2, [r3, #0]
		rStabState[i].oldPosFiltered = 0;
 80045f0:	79fb      	ldrb	r3, [r7, #7]
 80045f2:	4a76      	ldr	r2, [pc, #472]	; (80047cc <stabilizationInit+0x310>)
 80045f4:	2158      	movs	r1, #88	; 0x58
 80045f6:	fb01 f303 	mul.w	r3, r1, r3
 80045fa:	4413      	add	r3, r2
 80045fc:	3344      	adds	r3, #68	; 0x44
 80045fe:	f04f 0200 	mov.w	r2, #0
 8004602:	601a      	str	r2, [r3, #0]
		rStabState[i].oldSpeedError = 0;
 8004604:	79fb      	ldrb	r3, [r7, #7]
 8004606:	4a71      	ldr	r2, [pc, #452]	; (80047cc <stabilizationInit+0x310>)
 8004608:	2158      	movs	r1, #88	; 0x58
 800460a:	fb01 f303 	mul.w	r3, r1, r3
 800460e:	4413      	add	r3, r2
 8004610:	3348      	adds	r3, #72	; 0x48
 8004612:	f04f 0200 	mov.w	r2, #0
 8004616:	601a      	str	r2, [r3, #0]
		rStabState[i].thrustersFiltered = 0;
 8004618:	79fb      	ldrb	r3, [r7, #7]
 800461a:	4a6c      	ldr	r2, [pc, #432]	; (80047cc <stabilizationInit+0x310>)
 800461c:	2158      	movs	r1, #88	; 0x58
 800461e:	fb01 f303 	mul.w	r3, r1, r3
 8004622:	4413      	add	r3, r2
 8004624:	334c      	adds	r3, #76	; 0x4c
 8004626:	f04f 0200 	mov.w	r2, #0
 800462a:	601a      	str	r2, [r3, #0]
		rStabState[i].outputSignal = 0;
 800462c:	79fb      	ldrb	r3, [r7, #7]
 800462e:	4a67      	ldr	r2, [pc, #412]	; (80047cc <stabilizationInit+0x310>)
 8004630:	2158      	movs	r1, #88	; 0x58
 8004632:	fb01 f303 	mul.w	r3, r1, r3
 8004636:	4413      	add	r3, r2
 8004638:	3350      	adds	r3, #80	; 0x50
 800463a:	f04f 0200 	mov.w	r2, #0
 800463e:	601a      	str	r2, [r3, #0]

		rStabState[i].LastTick = 0;
 8004640:	79fb      	ldrb	r3, [r7, #7]
 8004642:	4a62      	ldr	r2, [pc, #392]	; (80047cc <stabilizationInit+0x310>)
 8004644:	2158      	movs	r1, #88	; 0x58
 8004646:	fb01 f303 	mul.w	r3, r1, r3
 800464a:	4413      	add	r3, r2
 800464c:	3354      	adds	r3, #84	; 0x54
 800464e:	f04f 0200 	mov.w	r2, #0
 8004652:	601a      	str	r2, [r3, #0]

		if(!rState.flash) {
 8004654:	4b5e      	ldr	r3, [pc, #376]	; (80047d0 <stabilizationInit+0x314>)
 8004656:	789b      	ldrb	r3, [r3, #2]
 8004658:	2b00      	cmp	r3, #0
 800465a:	f040 8090 	bne.w	800477e <stabilizationInit+0x2c2>
			rStabConstants[i].pJoyUnitCast = 1;
 800465e:	79fb      	ldrb	r3, [r7, #7]
 8004660:	4a59      	ldr	r2, [pc, #356]	; (80047c8 <stabilizationInit+0x30c>)
 8004662:	214c      	movs	r1, #76	; 0x4c
 8004664:	fb01 f303 	mul.w	r3, r1, r3
 8004668:	4413      	add	r3, r2
 800466a:	3304      	adds	r3, #4
 800466c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004670:	601a      	str	r2, [r3, #0]
			rStabConstants[i].pSpeedDyn = 1;
 8004672:	79fb      	ldrb	r3, [r7, #7]
 8004674:	4a54      	ldr	r2, [pc, #336]	; (80047c8 <stabilizationInit+0x30c>)
 8004676:	214c      	movs	r1, #76	; 0x4c
 8004678:	fb01 f303 	mul.w	r3, r1, r3
 800467c:	4413      	add	r3, r2
 800467e:	3308      	adds	r3, #8
 8004680:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004684:	601a      	str	r2, [r3, #0]
			rStabConstants[i].pErrGain = 1;
 8004686:	79fb      	ldrb	r3, [r7, #7]
 8004688:	4a4f      	ldr	r2, [pc, #316]	; (80047c8 <stabilizationInit+0x30c>)
 800468a:	214c      	movs	r1, #76	; 0x4c
 800468c:	fb01 f303 	mul.w	r3, r1, r3
 8004690:	4413      	add	r3, r2
 8004692:	330c      	adds	r3, #12
 8004694:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004698:	601a      	str	r2, [r3, #0]
			rStabConstants[i].aFilter[SPEED_FILTER].T = 0;
 800469a:	79fb      	ldrb	r3, [r7, #7]
 800469c:	4a4a      	ldr	r2, [pc, #296]	; (80047c8 <stabilizationInit+0x30c>)
 800469e:	214c      	movs	r1, #76	; 0x4c
 80046a0:	fb01 f303 	mul.w	r3, r1, r3
 80046a4:	4413      	add	r3, r2
 80046a6:	3318      	adds	r3, #24
 80046a8:	f04f 0200 	mov.w	r2, #0
 80046ac:	601a      	str	r2, [r3, #0]
			rStabConstants[i].aFilter[SPEED_FILTER].K = 1;
 80046ae:	79fb      	ldrb	r3, [r7, #7]
 80046b0:	4a45      	ldr	r2, [pc, #276]	; (80047c8 <stabilizationInit+0x30c>)
 80046b2:	214c      	movs	r1, #76	; 0x4c
 80046b4:	fb01 f303 	mul.w	r3, r1, r3
 80046b8:	4413      	add	r3, r2
 80046ba:	331c      	adds	r3, #28
 80046bc:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80046c0:	601a      	str	r2, [r3, #0]
			rStabConstants[i].aFilter[POS_FILTER].T = 0;
 80046c2:	79fb      	ldrb	r3, [r7, #7]
 80046c4:	4a40      	ldr	r2, [pc, #256]	; (80047c8 <stabilizationInit+0x30c>)
 80046c6:	214c      	movs	r1, #76	; 0x4c
 80046c8:	fb01 f303 	mul.w	r3, r1, r3
 80046cc:	4413      	add	r3, r2
 80046ce:	3310      	adds	r3, #16
 80046d0:	f04f 0200 	mov.w	r2, #0
 80046d4:	601a      	str	r2, [r3, #0]
			rStabConstants[i].aFilter[POS_FILTER].K = 1;
 80046d6:	79fb      	ldrb	r3, [r7, #7]
 80046d8:	4a3b      	ldr	r2, [pc, #236]	; (80047c8 <stabilizationInit+0x30c>)
 80046da:	214c      	movs	r1, #76	; 0x4c
 80046dc:	fb01 f303 	mul.w	r3, r1, r3
 80046e0:	4413      	add	r3, r2
 80046e2:	3314      	adds	r3, #20
 80046e4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80046e8:	601a      	str	r2, [r3, #0]
			rStabConstants[i].pid.pGain = 1;
 80046ea:	79fb      	ldrb	r3, [r7, #7]
 80046ec:	4a36      	ldr	r2, [pc, #216]	; (80047c8 <stabilizationInit+0x30c>)
 80046ee:	214c      	movs	r1, #76	; 0x4c
 80046f0:	fb01 f303 	mul.w	r3, r1, r3
 80046f4:	4413      	add	r3, r2
 80046f6:	3328      	adds	r3, #40	; 0x28
 80046f8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80046fc:	601a      	str	r2, [r3, #0]
			rStabConstants[i].pid.iGain = 1;
 80046fe:	79fb      	ldrb	r3, [r7, #7]
 8004700:	4a31      	ldr	r2, [pc, #196]	; (80047c8 <stabilizationInit+0x30c>)
 8004702:	214c      	movs	r1, #76	; 0x4c
 8004704:	fb01 f303 	mul.w	r3, r1, r3
 8004708:	4413      	add	r3, r2
 800470a:	332c      	adds	r3, #44	; 0x2c
 800470c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004710:	601a      	str	r2, [r3, #0]
			rStabConstants[i].pid.iMax = -1000;
 8004712:	79fb      	ldrb	r3, [r7, #7]
 8004714:	4a2c      	ldr	r2, [pc, #176]	; (80047c8 <stabilizationInit+0x30c>)
 8004716:	214c      	movs	r1, #76	; 0x4c
 8004718:	fb01 f303 	mul.w	r3, r1, r3
 800471c:	4413      	add	r3, r2
 800471e:	3330      	adds	r3, #48	; 0x30
 8004720:	4a2c      	ldr	r2, [pc, #176]	; (80047d4 <stabilizationInit+0x318>)
 8004722:	601a      	str	r2, [r3, #0]
			rStabConstants[i].pid.iMin = 1000;
 8004724:	79fb      	ldrb	r3, [r7, #7]
 8004726:	4a28      	ldr	r2, [pc, #160]	; (80047c8 <stabilizationInit+0x30c>)
 8004728:	214c      	movs	r1, #76	; 0x4c
 800472a:	fb01 f303 	mul.w	r3, r1, r3
 800472e:	4413      	add	r3, r2
 8004730:	3334      	adds	r3, #52	; 0x34
 8004732:	4a29      	ldr	r2, [pc, #164]	; (80047d8 <stabilizationInit+0x31c>)
 8004734:	601a      	str	r2, [r3, #0]
			rStabConstants[i].pThrustersMax = 5000;
 8004736:	79fb      	ldrb	r3, [r7, #7]
 8004738:	4a23      	ldr	r2, [pc, #140]	; (80047c8 <stabilizationInit+0x30c>)
 800473a:	214c      	movs	r1, #76	; 0x4c
 800473c:	fb01 f303 	mul.w	r3, r1, r3
 8004740:	4413      	add	r3, r2
 8004742:	333c      	adds	r3, #60	; 0x3c
 8004744:	4a25      	ldr	r2, [pc, #148]	; (80047dc <stabilizationInit+0x320>)
 8004746:	601a      	str	r2, [r3, #0]
			rStabConstants[i].pThrustersMin = -5000;
 8004748:	79fb      	ldrb	r3, [r7, #7]
 800474a:	4a1f      	ldr	r2, [pc, #124]	; (80047c8 <stabilizationInit+0x30c>)
 800474c:	214c      	movs	r1, #76	; 0x4c
 800474e:	fb01 f303 	mul.w	r3, r1, r3
 8004752:	4413      	add	r3, r2
 8004754:	3338      	adds	r3, #56	; 0x38
 8004756:	4a22      	ldr	r2, [pc, #136]	; (80047e0 <stabilizationInit+0x324>)
 8004758:	601a      	str	r2, [r3, #0]
			rStabConstants[i].sOutSummatorMax = 32000;
 800475a:	79fb      	ldrb	r3, [r7, #7]
 800475c:	4a1a      	ldr	r2, [pc, #104]	; (80047c8 <stabilizationInit+0x30c>)
 800475e:	214c      	movs	r1, #76	; 0x4c
 8004760:	fb01 f303 	mul.w	r3, r1, r3
 8004764:	4413      	add	r3, r2
 8004766:	3344      	adds	r3, #68	; 0x44
 8004768:	4a1e      	ldr	r2, [pc, #120]	; (80047e4 <stabilizationInit+0x328>)
 800476a:	601a      	str	r2, [r3, #0]
			rStabConstants[i].sOutSummatorMin = -32000;
 800476c:	79fb      	ldrb	r3, [r7, #7]
 800476e:	4a16      	ldr	r2, [pc, #88]	; (80047c8 <stabilizationInit+0x30c>)
 8004770:	214c      	movs	r1, #76	; 0x4c
 8004772:	fb01 f303 	mul.w	r3, r1, r3
 8004776:	4413      	add	r3, r2
 8004778:	3348      	adds	r3, #72	; 0x48
 800477a:	4a1b      	ldr	r2, [pc, #108]	; (80047e8 <stabilizationInit+0x32c>)
 800477c:	601a      	str	r2, [r3, #0]
	for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 800477e:	79fb      	ldrb	r3, [r7, #7]
 8004780:	3301      	adds	r3, #1
 8004782:	71fb      	strb	r3, [r7, #7]
 8004784:	79fb      	ldrb	r3, [r7, #7]
 8004786:	2b05      	cmp	r3, #5
 8004788:	f67f ae9e 	bls.w	80044c8 <stabilizationInit+0xc>
		}
	}

	/////////DEBUG!!!!////////////////////////////////////////////
	rStabConstants[STAB_YAW].enable = false;
 800478c:	4b0e      	ldr	r3, [pc, #56]	; (80047c8 <stabilizationInit+0x30c>)
 800478e:	2200      	movs	r2, #0
 8004790:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
	rStabConstants[STAB_ROLL].enable = false;
 8004794:	4b0c      	ldr	r3, [pc, #48]	; (80047c8 <stabilizationInit+0x30c>)
 8004796:	2200      	movs	r2, #0
 8004798:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	rStabConstants[STAB_DEPTH].enable = false;
 800479c:	4b0a      	ldr	r3, [pc, #40]	; (80047c8 <stabilizationInit+0x30c>)
 800479e:	2200      	movs	r2, #0
 80047a0:	701a      	strb	r2, [r3, #0]
	rStabConstants[STAB_MARCH].enable = false;
 80047a2:	4b09      	ldr	r3, [pc, #36]	; (80047c8 <stabilizationInit+0x30c>)
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	rStabConstants[STAB_LAG].enable = false;
 80047aa:	4b07      	ldr	r3, [pc, #28]	; (80047c8 <stabilizationInit+0x30c>)
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
	rStabConstants[STAB_PITCH].enable = false;
 80047b2:	4b05      	ldr	r3, [pc, #20]	; (80047c8 <stabilizationInit+0x30c>)
 80047b4:	2200      	movs	r2, #0
 80047b6:	f883 217c 	strb.w	r2, [r3, #380]	; 0x17c
	//////////////////////////////////////////////////////////////

	/////////////////////////////////////////////////////////////
    rStabState[STAB_ROLL].inputSignal = &rMonitorInput.roll;
 80047ba:	4b04      	ldr	r3, [pc, #16]	; (80047cc <stabilizationInit+0x310>)
 80047bc:	4a0b      	ldr	r2, [pc, #44]	; (80047ec <stabilizationInit+0x330>)
 80047be:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
    rStabState[STAB_ROLL].speedSignal = &rSensors.rollSpeed;
 80047c2:	4b02      	ldr	r3, [pc, #8]	; (80047cc <stabilizationInit+0x310>)
 80047c4:	e014      	b.n	80047f0 <stabilizationInit+0x334>
 80047c6:	bf00      	nop
 80047c8:	20001eb4 	.word	0x20001eb4
 80047cc:	2000207c 	.word	0x2000207c
 80047d0:	20001d2c 	.word	0x20001d2c
 80047d4:	c47a0000 	.word	0xc47a0000
 80047d8:	447a0000 	.word	0x447a0000
 80047dc:	459c4000 	.word	0x459c4000
 80047e0:	c59c4000 	.word	0xc59c4000
 80047e4:	46fa0000 	.word	0x46fa0000
 80047e8:	c6fa0000 	.word	0xc6fa0000
 80047ec:	20001e68 	.word	0x20001e68
 80047f0:	4a96      	ldr	r2, [pc, #600]	; (8004a4c <stabilizationInit+0x590>)
 80047f2:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
    rStabState[STAB_ROLL].posSignal = &rSensors.roll;
 80047f6:	4b96      	ldr	r3, [pc, #600]	; (8004a50 <stabilizationInit+0x594>)
 80047f8:	4a96      	ldr	r2, [pc, #600]	; (8004a54 <stabilizationInit+0x598>)
 80047fa:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
    rStabConstants[STAB_ROLL].joyIntegration = false;
 80047fe:	4b96      	ldr	r3, [pc, #600]	; (8004a58 <stabilizationInit+0x59c>)
 8004800:	2200      	movs	r2, #0
 8004802:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131
    /////////////////////////////////////////////////////////////
    rStabState[STAB_PITCH].inputSignal = &rMonitorInput.pitch;
 8004806:	4b92      	ldr	r3, [pc, #584]	; (8004a50 <stabilizationInit+0x594>)
 8004808:	4a94      	ldr	r2, [pc, #592]	; (8004a5c <stabilizationInit+0x5a0>)
 800480a:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
    rStabState[STAB_PITCH].speedSignal = &rSensors.pitchSpeed;
 800480e:	4b90      	ldr	r3, [pc, #576]	; (8004a50 <stabilizationInit+0x594>)
 8004810:	4a93      	ldr	r2, [pc, #588]	; (8004a60 <stabilizationInit+0x5a4>)
 8004812:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc
    rStabState[STAB_PITCH].posSignal = &rSensors.pitch;
 8004816:	4b8e      	ldr	r3, [pc, #568]	; (8004a50 <stabilizationInit+0x594>)
 8004818:	4a92      	ldr	r2, [pc, #584]	; (8004a64 <stabilizationInit+0x5a8>)
 800481a:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
    rStabConstants[STAB_PITCH].joyIntegration = true;
 800481e:	4b8e      	ldr	r3, [pc, #568]	; (8004a58 <stabilizationInit+0x59c>)
 8004820:	2201      	movs	r2, #1
 8004822:	f883 217d 	strb.w	r2, [r3, #381]	; 0x17d
    /////////////////////////////////////////////////////////////
    rStabState[STAB_YAW].inputSignal = &rMonitorInput.yaw;
 8004826:	4b8a      	ldr	r3, [pc, #552]	; (8004a50 <stabilizationInit+0x594>)
 8004828:	4a8f      	ldr	r2, [pc, #572]	; (8004a68 <stabilizationInit+0x5ac>)
 800482a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    rStabState[STAB_YAW].speedSignal = &rSensors.yawSpeed;
 800482e:	4b88      	ldr	r3, [pc, #544]	; (8004a50 <stabilizationInit+0x594>)
 8004830:	4a8e      	ldr	r2, [pc, #568]	; (8004a6c <stabilizationInit+0x5b0>)
 8004832:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    rStabState[STAB_YAW].posSignal = &rSensors.yaw;//&rStabState[STAB_YAW].speedIntegral;
 8004836:	4b86      	ldr	r3, [pc, #536]	; (8004a50 <stabilizationInit+0x594>)
 8004838:	4a8d      	ldr	r2, [pc, #564]	; (8004a70 <stabilizationInit+0x5b4>)
 800483a:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    rStabConstants[STAB_YAW].joyIntegration = true;
 800483e:	4b86      	ldr	r3, [pc, #536]	; (8004a58 <stabilizationInit+0x59c>)
 8004840:	2201      	movs	r2, #1
 8004842:	f883 20e5 	strb.w	r2, [r3, #229]	; 0xe5
    /////////////////////////////////////////////////////////////
    rStabState[STAB_DEPTH].inputSignal = &rMonitorInput.depth;
 8004846:	4b82      	ldr	r3, [pc, #520]	; (8004a50 <stabilizationInit+0x594>)
 8004848:	4a8a      	ldr	r2, [pc, #552]	; (8004a74 <stabilizationInit+0x5b8>)
 800484a:	601a      	str	r2, [r3, #0]
    rStabState[STAB_DEPTH].speedSignal = &rSensors.velocity_pressure;//&rStabState[STAB_DEPTH].posDerivative;
 800484c:	4b80      	ldr	r3, [pc, #512]	; (8004a50 <stabilizationInit+0x594>)
 800484e:	4a8a      	ldr	r2, [pc, #552]	; (8004a78 <stabilizationInit+0x5bc>)
 8004850:	605a      	str	r2, [r3, #4]
    rStabState[STAB_DEPTH].posSignal = &rSensors.pressure;
 8004852:	4b7f      	ldr	r3, [pc, #508]	; (8004a50 <stabilizationInit+0x594>)
 8004854:	4a89      	ldr	r2, [pc, #548]	; (8004a7c <stabilizationInit+0x5c0>)
 8004856:	609a      	str	r2, [r3, #8]
    rStabConstants[STAB_DEPTH].joyIntegration = false;
 8004858:	4b7f      	ldr	r3, [pc, #508]	; (8004a58 <stabilizationInit+0x59c>)
 800485a:	2200      	movs	r2, #0
 800485c:	705a      	strb	r2, [r3, #1]
    /////////////////////////////////////////////////////////////
    rStabState[STAB_LAG].inputSignal = &rMonitorInput.lag;
 800485e:	4b7c      	ldr	r3, [pc, #496]	; (8004a50 <stabilizationInit+0x594>)
 8004860:	4a87      	ldr	r2, [pc, #540]	; (8004a80 <stabilizationInit+0x5c4>)
 8004862:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    rStabState[STAB_LAG].speedSignal = &rStabState[STAB_LAG].posDerivative;
 8004866:	4b7a      	ldr	r3, [pc, #488]	; (8004a50 <stabilizationInit+0x594>)
 8004868:	4a86      	ldr	r2, [pc, #536]	; (8004a84 <stabilizationInit+0x5c8>)
 800486a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    rStabState[STAB_LAG].posSignal = &rState.lag_error;
 800486e:	4b78      	ldr	r3, [pc, #480]	; (8004a50 <stabilizationInit+0x594>)
 8004870:	4a85      	ldr	r2, [pc, #532]	; (8004a88 <stabilizationInit+0x5cc>)
 8004872:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
    rStabConstants[STAB_LAG].joyIntegration = false;
 8004876:	4b78      	ldr	r3, [pc, #480]	; (8004a58 <stabilizationInit+0x59c>)
 8004878:	2200      	movs	r2, #0
 800487a:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
    /////////////////////////////////////////////////////////////
    rStabState[STAB_MARCH].inputSignal = &rMonitorInput.march;
 800487e:	4b74      	ldr	r3, [pc, #464]	; (8004a50 <stabilizationInit+0x594>)
 8004880:	4a82      	ldr	r2, [pc, #520]	; (8004a8c <stabilizationInit+0x5d0>)
 8004882:	659a      	str	r2, [r3, #88]	; 0x58
    rStabState[STAB_MARCH].speedSignal = &rStabState[STAB_MARCH].posDerivative;
 8004884:	4b72      	ldr	r3, [pc, #456]	; (8004a50 <stabilizationInit+0x594>)
 8004886:	4a82      	ldr	r2, [pc, #520]	; (8004a90 <stabilizationInit+0x5d4>)
 8004888:	65da      	str	r2, [r3, #92]	; 0x5c
    rStabState[STAB_MARCH].posSignal = &rJoySpeed.march;
 800488a:	4b71      	ldr	r3, [pc, #452]	; (8004a50 <stabilizationInit+0x594>)
 800488c:	4a81      	ldr	r2, [pc, #516]	; (8004a94 <stabilizationInit+0x5d8>)
 800488e:	661a      	str	r2, [r3, #96]	; 0x60
    rStabConstants[STAB_MARCH].joyIntegration = false;
 8004890:	4b71      	ldr	r3, [pc, #452]	; (8004a58 <stabilizationInit+0x59c>)
 8004892:	2200      	movs	r2, #0
 8004894:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d


    //upload coef

	rStabConstants[STAB_YAW].pJoyUnitCast = 1;
 8004898:	4b6f      	ldr	r3, [pc, #444]	; (8004a58 <stabilizationInit+0x59c>)
 800489a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800489e:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	rStabConstants[STAB_YAW].pSpeedDyn = 0;
 80048a2:	4b6d      	ldr	r3, [pc, #436]	; (8004a58 <stabilizationInit+0x59c>)
 80048a4:	f04f 0200 	mov.w	r2, #0
 80048a8:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	rStabConstants[STAB_YAW].pErrGain = 1;
 80048ac:	4b6a      	ldr	r3, [pc, #424]	; (8004a58 <stabilizationInit+0x59c>)
 80048ae:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80048b2:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	rStabConstants[STAB_YAW].aFilter[SPEED_FILTER].T = 0;
 80048b6:	4b68      	ldr	r3, [pc, #416]	; (8004a58 <stabilizationInit+0x59c>)
 80048b8:	f04f 0200 	mov.w	r2, #0
 80048bc:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	rStabConstants[STAB_YAW].aFilter[SPEED_FILTER].K = 1;
 80048c0:	4b65      	ldr	r3, [pc, #404]	; (8004a58 <stabilizationInit+0x59c>)
 80048c2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80048c6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	rStabConstants[STAB_YAW].aFilter[POS_FILTER].T = 0;
 80048ca:	4b63      	ldr	r3, [pc, #396]	; (8004a58 <stabilizationInit+0x59c>)
 80048cc:	f04f 0200 	mov.w	r2, #0
 80048d0:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	rStabConstants[STAB_YAW].aFilter[POS_FILTER].K = 1;
 80048d4:	4b60      	ldr	r3, [pc, #384]	; (8004a58 <stabilizationInit+0x59c>)
 80048d6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80048da:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	rStabConstants[STAB_YAW].pid.pGain = 0.1;
 80048de:	4b5e      	ldr	r3, [pc, #376]	; (8004a58 <stabilizationInit+0x59c>)
 80048e0:	4a6d      	ldr	r2, [pc, #436]	; (8004a98 <stabilizationInit+0x5dc>)
 80048e2:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	rStabConstants[STAB_YAW].pid.iGain = 0;
 80048e6:	4b5c      	ldr	r3, [pc, #368]	; (8004a58 <stabilizationInit+0x59c>)
 80048e8:	f04f 0200 	mov.w	r2, #0
 80048ec:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	rStabConstants[STAB_YAW].pid.iMax = 90;
 80048f0:	4b59      	ldr	r3, [pc, #356]	; (8004a58 <stabilizationInit+0x59c>)
 80048f2:	4a6a      	ldr	r2, [pc, #424]	; (8004a9c <stabilizationInit+0x5e0>)
 80048f4:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	rStabConstants[STAB_YAW].pid.iMin = -90;
 80048f8:	4b57      	ldr	r3, [pc, #348]	; (8004a58 <stabilizationInit+0x59c>)
 80048fa:	4a69      	ldr	r2, [pc, #420]	; (8004aa0 <stabilizationInit+0x5e4>)
 80048fc:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	rStabConstants[STAB_YAW].pThrustersCast = 45;
 8004900:	4b55      	ldr	r3, [pc, #340]	; (8004a58 <stabilizationInit+0x59c>)
 8004902:	4a68      	ldr	r2, [pc, #416]	; (8004aa4 <stabilizationInit+0x5e8>)
 8004904:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	rStabConstants[STAB_YAW].pThrustersMax = 90;
 8004908:	4b53      	ldr	r3, [pc, #332]	; (8004a58 <stabilizationInit+0x59c>)
 800490a:	4a64      	ldr	r2, [pc, #400]	; (8004a9c <stabilizationInit+0x5e0>)
 800490c:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	rStabConstants[STAB_YAW].pThrustersMin = -90;
 8004910:	4b51      	ldr	r3, [pc, #324]	; (8004a58 <stabilizationInit+0x59c>)
 8004912:	4a63      	ldr	r2, [pc, #396]	; (8004aa0 <stabilizationInit+0x5e4>)
 8004914:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
	rStabConstants[STAB_YAW].sOutSummatorMax = 32000;
 8004918:	4b4f      	ldr	r3, [pc, #316]	; (8004a58 <stabilizationInit+0x59c>)
 800491a:	4a63      	ldr	r2, [pc, #396]	; (8004aa8 <stabilizationInit+0x5ec>)
 800491c:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	rStabConstants[STAB_YAW].sOutSummatorMin = -32000;
 8004920:	4b4d      	ldr	r3, [pc, #308]	; (8004a58 <stabilizationInit+0x59c>)
 8004922:	4a62      	ldr	r2, [pc, #392]	; (8004aac <stabilizationInit+0x5f0>)
 8004924:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
    rStabConstants[STAB_YAW].joyIntegration = false;
 8004928:	4b4b      	ldr	r3, [pc, #300]	; (8004a58 <stabilizationInit+0x59c>)
 800492a:	2200      	movs	r2, #0
 800492c:	f883 20e5 	strb.w	r2, [r3, #229]	; 0xe5


	rStabConstants[STAB_DEPTH].pJoyUnitCast = 1;
 8004930:	4b49      	ldr	r3, [pc, #292]	; (8004a58 <stabilizationInit+0x59c>)
 8004932:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004936:	605a      	str	r2, [r3, #4]
	rStabConstants[STAB_DEPTH].pSpeedDyn = 1;
 8004938:	4b47      	ldr	r3, [pc, #284]	; (8004a58 <stabilizationInit+0x59c>)
 800493a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800493e:	609a      	str	r2, [r3, #8]
	rStabConstants[STAB_DEPTH].pErrGain = 1;
 8004940:	4b45      	ldr	r3, [pc, #276]	; (8004a58 <stabilizationInit+0x59c>)
 8004942:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004946:	60da      	str	r2, [r3, #12]
	rStabConstants[STAB_DEPTH].aFilter[SPEED_FILTER].T = 0;//0.02;
 8004948:	4b43      	ldr	r3, [pc, #268]	; (8004a58 <stabilizationInit+0x59c>)
 800494a:	f04f 0200 	mov.w	r2, #0
 800494e:	619a      	str	r2, [r3, #24]
	rStabConstants[STAB_DEPTH].aFilter[SPEED_FILTER].K = 1;//25;
 8004950:	4b41      	ldr	r3, [pc, #260]	; (8004a58 <stabilizationInit+0x59c>)
 8004952:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004956:	61da      	str	r2, [r3, #28]
	rStabConstants[STAB_DEPTH].aFilter[POS_FILTER].T = 0;
 8004958:	4b3f      	ldr	r3, [pc, #252]	; (8004a58 <stabilizationInit+0x59c>)
 800495a:	f04f 0200 	mov.w	r2, #0
 800495e:	611a      	str	r2, [r3, #16]
	rStabConstants[STAB_DEPTH].aFilter[POS_FILTER].K = 1;
 8004960:	4b3d      	ldr	r3, [pc, #244]	; (8004a58 <stabilizationInit+0x59c>)
 8004962:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004966:	615a      	str	r2, [r3, #20]
	rStabConstants[STAB_DEPTH].pid.pGain = 2;
 8004968:	4b3b      	ldr	r3, [pc, #236]	; (8004a58 <stabilizationInit+0x59c>)
 800496a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800496e:	629a      	str	r2, [r3, #40]	; 0x28
	rStabConstants[STAB_DEPTH].pid.iGain = 0;
 8004970:	4b39      	ldr	r3, [pc, #228]	; (8004a58 <stabilizationInit+0x59c>)
 8004972:	f04f 0200 	mov.w	r2, #0
 8004976:	62da      	str	r2, [r3, #44]	; 0x2c
	rStabConstants[STAB_DEPTH].pid.iMax = 90;
 8004978:	4b37      	ldr	r3, [pc, #220]	; (8004a58 <stabilizationInit+0x59c>)
 800497a:	4a48      	ldr	r2, [pc, #288]	; (8004a9c <stabilizationInit+0x5e0>)
 800497c:	631a      	str	r2, [r3, #48]	; 0x30
	rStabConstants[STAB_DEPTH].pid.iMin = -90;
 800497e:	4b36      	ldr	r3, [pc, #216]	; (8004a58 <stabilizationInit+0x59c>)
 8004980:	4a47      	ldr	r2, [pc, #284]	; (8004aa0 <stabilizationInit+0x5e4>)
 8004982:	635a      	str	r2, [r3, #52]	; 0x34
	rStabConstants[STAB_DEPTH].pThrustersCast = 0.3;
 8004984:	4b34      	ldr	r3, [pc, #208]	; (8004a58 <stabilizationInit+0x59c>)
 8004986:	4a4a      	ldr	r2, [pc, #296]	; (8004ab0 <stabilizationInit+0x5f4>)
 8004988:	641a      	str	r2, [r3, #64]	; 0x40
	rStabConstants[STAB_DEPTH].pThrustersMax = 90;
 800498a:	4b33      	ldr	r3, [pc, #204]	; (8004a58 <stabilizationInit+0x59c>)
 800498c:	4a43      	ldr	r2, [pc, #268]	; (8004a9c <stabilizationInit+0x5e0>)
 800498e:	63da      	str	r2, [r3, #60]	; 0x3c
	rStabConstants[STAB_DEPTH].pThrustersMin = -90;
 8004990:	4b31      	ldr	r3, [pc, #196]	; (8004a58 <stabilizationInit+0x59c>)
 8004992:	4a43      	ldr	r2, [pc, #268]	; (8004aa0 <stabilizationInit+0x5e4>)
 8004994:	639a      	str	r2, [r3, #56]	; 0x38
	rStabConstants[STAB_DEPTH].sOutSummatorMax = 32000;
 8004996:	4b30      	ldr	r3, [pc, #192]	; (8004a58 <stabilizationInit+0x59c>)
 8004998:	4a43      	ldr	r2, [pc, #268]	; (8004aa8 <stabilizationInit+0x5ec>)
 800499a:	645a      	str	r2, [r3, #68]	; 0x44
	rStabConstants[STAB_DEPTH].sOutSummatorMin = -32000;
 800499c:	4b2e      	ldr	r3, [pc, #184]	; (8004a58 <stabilizationInit+0x59c>)
 800499e:	4a43      	ldr	r2, [pc, #268]	; (8004aac <stabilizationInit+0x5f0>)
 80049a0:	649a      	str	r2, [r3, #72]	; 0x48
    rStabConstants[STAB_DEPTH].joyIntegration = false;
 80049a2:	4b2d      	ldr	r3, [pc, #180]	; (8004a58 <stabilizationInit+0x59c>)
 80049a4:	2200      	movs	r2, #0
 80049a6:	705a      	strb	r2, [r3, #1]

	rStabConstants[STAB_ROLL].pJoyUnitCast = 1;
 80049a8:	4b2b      	ldr	r3, [pc, #172]	; (8004a58 <stabilizationInit+0x59c>)
 80049aa:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80049ae:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
	rStabConstants[STAB_ROLL].pSpeedDyn = 0;
 80049b2:	4b29      	ldr	r3, [pc, #164]	; (8004a58 <stabilizationInit+0x59c>)
 80049b4:	f04f 0200 	mov.w	r2, #0
 80049b8:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
	rStabConstants[STAB_ROLL].pErrGain = 1;
 80049bc:	4b26      	ldr	r3, [pc, #152]	; (8004a58 <stabilizationInit+0x59c>)
 80049be:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80049c2:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
	rStabConstants[STAB_ROLL].aFilter[SPEED_FILTER].T = 0;
 80049c6:	4b24      	ldr	r3, [pc, #144]	; (8004a58 <stabilizationInit+0x59c>)
 80049c8:	f04f 0200 	mov.w	r2, #0
 80049cc:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
	rStabConstants[STAB_ROLL].aFilter[SPEED_FILTER].K = 1;
 80049d0:	4b21      	ldr	r3, [pc, #132]	; (8004a58 <stabilizationInit+0x59c>)
 80049d2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80049d6:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
	rStabConstants[STAB_ROLL].aFilter[POS_FILTER].T = 0;
 80049da:	4b1f      	ldr	r3, [pc, #124]	; (8004a58 <stabilizationInit+0x59c>)
 80049dc:	f04f 0200 	mov.w	r2, #0
 80049e0:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
	rStabConstants[STAB_ROLL].aFilter[POS_FILTER].K = 1;
 80049e4:	4b1c      	ldr	r3, [pc, #112]	; (8004a58 <stabilizationInit+0x59c>)
 80049e6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80049ea:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
	rStabConstants[STAB_ROLL].pid.pGain = 0.1;
 80049ee:	4b1a      	ldr	r3, [pc, #104]	; (8004a58 <stabilizationInit+0x59c>)
 80049f0:	4a29      	ldr	r2, [pc, #164]	; (8004a98 <stabilizationInit+0x5dc>)
 80049f2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
	rStabConstants[STAB_ROLL].pid.iGain = 0;
 80049f6:	4b18      	ldr	r3, [pc, #96]	; (8004a58 <stabilizationInit+0x59c>)
 80049f8:	f04f 0200 	mov.w	r2, #0
 80049fc:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	rStabConstants[STAB_ROLL].pid.iMax = 50;
 8004a00:	4b15      	ldr	r3, [pc, #84]	; (8004a58 <stabilizationInit+0x59c>)
 8004a02:	4a2c      	ldr	r2, [pc, #176]	; (8004ab4 <stabilizationInit+0x5f8>)
 8004a04:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
	rStabConstants[STAB_ROLL].pid.iMin = -50;
 8004a08:	4b13      	ldr	r3, [pc, #76]	; (8004a58 <stabilizationInit+0x59c>)
 8004a0a:	4a2b      	ldr	r2, [pc, #172]	; (8004ab8 <stabilizationInit+0x5fc>)
 8004a0c:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
	rStabConstants[STAB_ROLL].pThrustersCast = 40;
 8004a10:	4b11      	ldr	r3, [pc, #68]	; (8004a58 <stabilizationInit+0x59c>)
 8004a12:	4a2a      	ldr	r2, [pc, #168]	; (8004abc <stabilizationInit+0x600>)
 8004a14:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
	rStabConstants[STAB_ROLL].pThrustersMax = 90;
 8004a18:	4b0f      	ldr	r3, [pc, #60]	; (8004a58 <stabilizationInit+0x59c>)
 8004a1a:	4a20      	ldr	r2, [pc, #128]	; (8004a9c <stabilizationInit+0x5e0>)
 8004a1c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
	rStabConstants[STAB_ROLL].pThrustersMin = -90;
 8004a20:	4b0d      	ldr	r3, [pc, #52]	; (8004a58 <stabilizationInit+0x59c>)
 8004a22:	4a1f      	ldr	r2, [pc, #124]	; (8004aa0 <stabilizationInit+0x5e4>)
 8004a24:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	rStabConstants[STAB_ROLL].sOutSummatorMax = 32000;
 8004a28:	4b0b      	ldr	r3, [pc, #44]	; (8004a58 <stabilizationInit+0x59c>)
 8004a2a:	4a1f      	ldr	r2, [pc, #124]	; (8004aa8 <stabilizationInit+0x5ec>)
 8004a2c:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
	rStabConstants[STAB_ROLL].sOutSummatorMin = -32000;
 8004a30:	4b09      	ldr	r3, [pc, #36]	; (8004a58 <stabilizationInit+0x59c>)
 8004a32:	4a1e      	ldr	r2, [pc, #120]	; (8004aac <stabilizationInit+0x5f0>)
 8004a34:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
    rStabConstants[STAB_ROLL].joyIntegration = false;
 8004a38:	4b07      	ldr	r3, [pc, #28]	; (8004a58 <stabilizationInit+0x59c>)
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131


}
 8004a40:	bf00      	nop
 8004a42:	370c      	adds	r7, #12
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr
 8004a4c:	20001de4 	.word	0x20001de4
 8004a50:	2000207c 	.word	0x2000207c
 8004a54:	20001dc8 	.word	0x20001dc8
 8004a58:	20001eb4 	.word	0x20001eb4
 8004a5c:	20001e6c 	.word	0x20001e6c
 8004a60:	20001de8 	.word	0x20001de8
 8004a64:	20001dcc 	.word	0x20001dcc
 8004a68:	20001e70 	.word	0x20001e70
 8004a6c:	20001dec 	.word	0x20001dec
 8004a70:	20001dd0 	.word	0x20001dd0
 8004a74:	20001e64 	.word	0x20001e64
 8004a78:	20001e30 	.word	0x20001e30
 8004a7c:	20001e24 	.word	0x20001e24
 8004a80:	20001e60 	.word	0x20001e60
 8004a84:	2000213c 	.word	0x2000213c
 8004a88:	20001d34 	.word	0x20001d34
 8004a8c:	20001e5c 	.word	0x20001e5c
 8004a90:	200020e4 	.word	0x200020e4
 8004a94:	20001e44 	.word	0x20001e44
 8004a98:	3dcccccd 	.word	0x3dcccccd
 8004a9c:	42b40000 	.word	0x42b40000
 8004aa0:	c2b40000 	.word	0xc2b40000
 8004aa4:	42340000 	.word	0x42340000
 8004aa8:	46fa0000 	.word	0x46fa0000
 8004aac:	c6fa0000 	.word	0xc6fa0000
 8004ab0:	3e99999a 	.word	0x3e99999a
 8004ab4:	42480000 	.word	0x42480000
 8004ab8:	c2480000 	.word	0xc2480000
 8004abc:	42200000 	.word	0x42200000

08004ac0 <stabilizationStart>:

void stabilizationStart(uint8_t contour)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b082      	sub	sp, #8
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	71fb      	strb	r3, [r7, #7]
	rStabConstants[contour].enable = true;
 8004aca:	79fb      	ldrb	r3, [r7, #7]
 8004acc:	4a6f      	ldr	r2, [pc, #444]	; (8004c8c <stabilizationStart+0x1cc>)
 8004ace:	214c      	movs	r1, #76	; 0x4c
 8004ad0:	fb01 f303 	mul.w	r3, r1, r3
 8004ad4:	4413      	add	r3, r2
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	701a      	strb	r2, [r3, #0]

	rStabState[contour].oldSpeed = *rStabState[contour].speedSignal;
 8004ada:	79fb      	ldrb	r3, [r7, #7]
 8004adc:	4a6c      	ldr	r2, [pc, #432]	; (8004c90 <stabilizationStart+0x1d0>)
 8004ade:	2158      	movs	r1, #88	; 0x58
 8004ae0:	fb01 f303 	mul.w	r3, r1, r3
 8004ae4:	4413      	add	r3, r2
 8004ae6:	3304      	adds	r3, #4
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	79fb      	ldrb	r3, [r7, #7]
 8004aec:	6812      	ldr	r2, [r2, #0]
 8004aee:	4968      	ldr	r1, [pc, #416]	; (8004c90 <stabilizationStart+0x1d0>)
 8004af0:	2058      	movs	r0, #88	; 0x58
 8004af2:	fb00 f303 	mul.w	r3, r0, r3
 8004af6:	440b      	add	r3, r1
 8004af8:	3314      	adds	r3, #20
 8004afa:	601a      	str	r2, [r3, #0]
	rStabState[contour].oldPos = *rStabState[contour].posSignal;
 8004afc:	79fb      	ldrb	r3, [r7, #7]
 8004afe:	4a64      	ldr	r2, [pc, #400]	; (8004c90 <stabilizationStart+0x1d0>)
 8004b00:	2158      	movs	r1, #88	; 0x58
 8004b02:	fb01 f303 	mul.w	r3, r1, r3
 8004b06:	4413      	add	r3, r2
 8004b08:	3308      	adds	r3, #8
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	79fb      	ldrb	r3, [r7, #7]
 8004b0e:	6812      	ldr	r2, [r2, #0]
 8004b10:	495f      	ldr	r1, [pc, #380]	; (8004c90 <stabilizationStart+0x1d0>)
 8004b12:	2058      	movs	r0, #88	; 0x58
 8004b14:	fb00 f303 	mul.w	r3, r0, r3
 8004b18:	440b      	add	r3, r1
 8004b1a:	3318      	adds	r3, #24
 8004b1c:	601a      	str	r2, [r3, #0]
	rStabState[contour].posDerivative = 0;
 8004b1e:	79fb      	ldrb	r3, [r7, #7]
 8004b20:	4a5b      	ldr	r2, [pc, #364]	; (8004c90 <stabilizationStart+0x1d0>)
 8004b22:	2158      	movs	r1, #88	; 0x58
 8004b24:	fb01 f303 	mul.w	r3, r1, r3
 8004b28:	4413      	add	r3, r2
 8004b2a:	3310      	adds	r3, #16
 8004b2c:	f04f 0200 	mov.w	r2, #0
 8004b30:	601a      	str	r2, [r3, #0]
	//rStabState[contour].speedIntegral = 0;
if(contour==STAB_YAW)
 8004b32:	79fb      	ldrb	r3, [r7, #7]
 8004b34:	2b03      	cmp	r3, #3
 8004b36:	d103      	bne.n	8004b40 <stabilizationStart+0x80>
{
	rSensors.yaw =0;
 8004b38:	4b56      	ldr	r3, [pc, #344]	; (8004c94 <stabilizationStart+0x1d4>)
 8004b3a:	f04f 0200 	mov.w	r2, #0
 8004b3e:	609a      	str	r2, [r3, #8]
}
	rStabState[contour].joyUnitCasted = 0;
 8004b40:	79fb      	ldrb	r3, [r7, #7]
 8004b42:	4a53      	ldr	r2, [pc, #332]	; (8004c90 <stabilizationStart+0x1d0>)
 8004b44:	2158      	movs	r1, #88	; 0x58
 8004b46:	fb01 f303 	mul.w	r3, r1, r3
 8004b4a:	4413      	add	r3, r2
 8004b4c:	331c      	adds	r3, #28
 8004b4e:	f04f 0200 	mov.w	r2, #0
 8004b52:	601a      	str	r2, [r3, #0]
	rStabState[contour].joy_iValue = *rStabState[contour].posSignal;
 8004b54:	79fb      	ldrb	r3, [r7, #7]
 8004b56:	4a4e      	ldr	r2, [pc, #312]	; (8004c90 <stabilizationStart+0x1d0>)
 8004b58:	2158      	movs	r1, #88	; 0x58
 8004b5a:	fb01 f303 	mul.w	r3, r1, r3
 8004b5e:	4413      	add	r3, r2
 8004b60:	3308      	adds	r3, #8
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	79fb      	ldrb	r3, [r7, #7]
 8004b66:	6812      	ldr	r2, [r2, #0]
 8004b68:	4949      	ldr	r1, [pc, #292]	; (8004c90 <stabilizationStart+0x1d0>)
 8004b6a:	2058      	movs	r0, #88	; 0x58
 8004b6c:	fb00 f303 	mul.w	r3, r0, r3
 8004b70:	440b      	add	r3, r1
 8004b72:	3320      	adds	r3, #32
 8004b74:	601a      	str	r2, [r3, #0]
	rStabState[contour].posError = 0;
 8004b76:	79fb      	ldrb	r3, [r7, #7]
 8004b78:	4a45      	ldr	r2, [pc, #276]	; (8004c90 <stabilizationStart+0x1d0>)
 8004b7a:	2158      	movs	r1, #88	; 0x58
 8004b7c:	fb01 f303 	mul.w	r3, r1, r3
 8004b80:	4413      	add	r3, r2
 8004b82:	3324      	adds	r3, #36	; 0x24
 8004b84:	f04f 0200 	mov.w	r2, #0
 8004b88:	601a      	str	r2, [r3, #0]
	rStabState[contour].speedError = 0;
 8004b8a:	79fb      	ldrb	r3, [r7, #7]
 8004b8c:	4a40      	ldr	r2, [pc, #256]	; (8004c90 <stabilizationStart+0x1d0>)
 8004b8e:	2158      	movs	r1, #88	; 0x58
 8004b90:	fb01 f303 	mul.w	r3, r1, r3
 8004b94:	4413      	add	r3, r2
 8004b96:	3328      	adds	r3, #40	; 0x28
 8004b98:	f04f 0200 	mov.w	r2, #0
 8004b9c:	601a      	str	r2, [r3, #0]
	rStabState[contour].dynSummator = 0;
 8004b9e:	79fb      	ldrb	r3, [r7, #7]
 8004ba0:	4a3b      	ldr	r2, [pc, #236]	; (8004c90 <stabilizationStart+0x1d0>)
 8004ba2:	2158      	movs	r1, #88	; 0x58
 8004ba4:	fb01 f303 	mul.w	r3, r1, r3
 8004ba8:	4413      	add	r3, r2
 8004baa:	332c      	adds	r3, #44	; 0x2c
 8004bac:	f04f 0200 	mov.w	r2, #0
 8004bb0:	601a      	str	r2, [r3, #0]
	rStabState[contour].pidValue = 0;
 8004bb2:	79fb      	ldrb	r3, [r7, #7]
 8004bb4:	4a36      	ldr	r2, [pc, #216]	; (8004c90 <stabilizationStart+0x1d0>)
 8004bb6:	2158      	movs	r1, #88	; 0x58
 8004bb8:	fb01 f303 	mul.w	r3, r1, r3
 8004bbc:	4413      	add	r3, r2
 8004bbe:	3330      	adds	r3, #48	; 0x30
 8004bc0:	f04f 0200 	mov.w	r2, #0
 8004bc4:	601a      	str	r2, [r3, #0]
	rStabState[contour].pid_iValue = 0;
 8004bc6:	79fb      	ldrb	r3, [r7, #7]
 8004bc8:	4a31      	ldr	r2, [pc, #196]	; (8004c90 <stabilizationStart+0x1d0>)
 8004bca:	2158      	movs	r1, #88	; 0x58
 8004bcc:	fb01 f303 	mul.w	r3, r1, r3
 8004bd0:	4413      	add	r3, r2
 8004bd2:	3334      	adds	r3, #52	; 0x34
 8004bd4:	f04f 0200 	mov.w	r2, #0
 8004bd8:	601a      	str	r2, [r3, #0]
	rStabState[contour].posErrorAmp = 0;
 8004bda:	79fb      	ldrb	r3, [r7, #7]
 8004bdc:	4a2c      	ldr	r2, [pc, #176]	; (8004c90 <stabilizationStart+0x1d0>)
 8004bde:	2158      	movs	r1, #88	; 0x58
 8004be0:	fb01 f303 	mul.w	r3, r1, r3
 8004be4:	4413      	add	r3, r2
 8004be6:	3338      	adds	r3, #56	; 0x38
 8004be8:	f04f 0200 	mov.w	r2, #0
 8004bec:	601a      	str	r2, [r3, #0]
	rStabState[contour].speedFiltered = 0;
 8004bee:	79fb      	ldrb	r3, [r7, #7]
 8004bf0:	4a27      	ldr	r2, [pc, #156]	; (8004c90 <stabilizationStart+0x1d0>)
 8004bf2:	2158      	movs	r1, #88	; 0x58
 8004bf4:	fb01 f303 	mul.w	r3, r1, r3
 8004bf8:	4413      	add	r3, r2
 8004bfa:	333c      	adds	r3, #60	; 0x3c
 8004bfc:	f04f 0200 	mov.w	r2, #0
 8004c00:	601a      	str	r2, [r3, #0]
	rStabState[contour].posFiltered = 0;
 8004c02:	79fb      	ldrb	r3, [r7, #7]
 8004c04:	4a22      	ldr	r2, [pc, #136]	; (8004c90 <stabilizationStart+0x1d0>)
 8004c06:	2158      	movs	r1, #88	; 0x58
 8004c08:	fb01 f303 	mul.w	r3, r1, r3
 8004c0c:	4413      	add	r3, r2
 8004c0e:	3340      	adds	r3, #64	; 0x40
 8004c10:	f04f 0200 	mov.w	r2, #0
 8004c14:	601a      	str	r2, [r3, #0]
	rStabState[contour].oldPosFiltered = 0;
 8004c16:	79fb      	ldrb	r3, [r7, #7]
 8004c18:	4a1d      	ldr	r2, [pc, #116]	; (8004c90 <stabilizationStart+0x1d0>)
 8004c1a:	2158      	movs	r1, #88	; 0x58
 8004c1c:	fb01 f303 	mul.w	r3, r1, r3
 8004c20:	4413      	add	r3, r2
 8004c22:	3344      	adds	r3, #68	; 0x44
 8004c24:	f04f 0200 	mov.w	r2, #0
 8004c28:	601a      	str	r2, [r3, #0]
	rStabState[contour].oldSpeedError = 0;
 8004c2a:	79fb      	ldrb	r3, [r7, #7]
 8004c2c:	4a18      	ldr	r2, [pc, #96]	; (8004c90 <stabilizationStart+0x1d0>)
 8004c2e:	2158      	movs	r1, #88	; 0x58
 8004c30:	fb01 f303 	mul.w	r3, r1, r3
 8004c34:	4413      	add	r3, r2
 8004c36:	3348      	adds	r3, #72	; 0x48
 8004c38:	f04f 0200 	mov.w	r2, #0
 8004c3c:	601a      	str	r2, [r3, #0]
	rStabState[contour].thrustersFiltered = 0;
 8004c3e:	79fb      	ldrb	r3, [r7, #7]
 8004c40:	4a13      	ldr	r2, [pc, #76]	; (8004c90 <stabilizationStart+0x1d0>)
 8004c42:	2158      	movs	r1, #88	; 0x58
 8004c44:	fb01 f303 	mul.w	r3, r1, r3
 8004c48:	4413      	add	r3, r2
 8004c4a:	334c      	adds	r3, #76	; 0x4c
 8004c4c:	f04f 0200 	mov.w	r2, #0
 8004c50:	601a      	str	r2, [r3, #0]
	rStabState[contour].outputSignal = 0;
 8004c52:	79fb      	ldrb	r3, [r7, #7]
 8004c54:	4a0e      	ldr	r2, [pc, #56]	; (8004c90 <stabilizationStart+0x1d0>)
 8004c56:	2158      	movs	r1, #88	; 0x58
 8004c58:	fb01 f303 	mul.w	r3, r1, r3
 8004c5c:	4413      	add	r3, r2
 8004c5e:	3350      	adds	r3, #80	; 0x50
 8004c60:	f04f 0200 	mov.w	r2, #0
 8004c64:	601a      	str	r2, [r3, #0]
	rStabState[contour].LastTick = xTaskGetTickCount();
 8004c66:	f009 fd19 	bl	800e69c <xTaskGetTickCount>
 8004c6a:	ee07 0a90 	vmov	s15, r0
 8004c6e:	79fb      	ldrb	r3, [r7, #7]
 8004c70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c74:	4a06      	ldr	r2, [pc, #24]	; (8004c90 <stabilizationStart+0x1d0>)
 8004c76:	2158      	movs	r1, #88	; 0x58
 8004c78:	fb01 f303 	mul.w	r3, r1, r3
 8004c7c:	4413      	add	r3, r2
 8004c7e:	3354      	adds	r3, #84	; 0x54
 8004c80:	edc3 7a00 	vstr	s15, [r3]
}
 8004c84:	bf00      	nop
 8004c86:	3708      	adds	r7, #8
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}
 8004c8c:	20001eb4 	.word	0x20001eb4
 8004c90:	2000207c 	.word	0x2000207c
 8004c94:	20001dc8 	.word	0x20001dc8

08004c98 <stabilizationUpdate>:

void stabilizationUpdate(uint8_t contour)
{
 8004c98:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004c9c:	b086      	sub	sp, #24
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	71fb      	strb	r3, [r7, #7]
	struct robotStabilizationConstants_s *constants = &rStabConstants[contour];
 8004ca4:	79fb      	ldrb	r3, [r7, #7]
 8004ca6:	224c      	movs	r2, #76	; 0x4c
 8004ca8:	fb02 f303 	mul.w	r3, r2, r3
 8004cac:	4ac7      	ldr	r2, [pc, #796]	; (8004fcc <stabilizationUpdate+0x334>)
 8004cae:	4413      	add	r3, r2
 8004cb0:	617b      	str	r3, [r7, #20]
	struct robotStabilizationState_s *state = &rStabState[contour];
 8004cb2:	79fb      	ldrb	r3, [r7, #7]
 8004cb4:	2258      	movs	r2, #88	; 0x58
 8004cb6:	fb02 f303 	mul.w	r3, r2, r3
 8004cba:	4ac5      	ldr	r2, [pc, #788]	; (8004fd0 <stabilizationUpdate+0x338>)
 8004cbc:	4413      	add	r3, r2
 8004cbe:	613b      	str	r3, [r7, #16]
	float diffTime = fromTickToMs(xTaskGetTickCount() - state->LastTick) / 1000.0f;
 8004cc0:	f009 fcec 	bl	800e69c <xTaskGetTickCount>
 8004cc4:	ee07 0a90 	vmov	s15, r0
 8004cc8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8004cd2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004cd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004cda:	ee17 0a90 	vmov	r0, s15
 8004cde:	f7fc f969 	bl	8000fb4 <fromTickToMs>
 8004ce2:	eeb0 7a40 	vmov.f32	s14, s0
 8004ce6:	eddf 6abb 	vldr	s13, [pc, #748]	; 8004fd4 <stabilizationUpdate+0x33c>
 8004cea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004cee:	edc7 7a03 	vstr	s15, [r7, #12]
	state->LastTick = xTaskGetTickCount();
 8004cf2:	f009 fcd3 	bl	800e69c <xTaskGetTickCount>
 8004cf6:	ee07 0a90 	vmov	s15, r0
 8004cfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

	// Speed feedback filtering
	struct AperiodicFilter *filter = &constants->aFilter[SPEED_FILTER];
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	3318      	adds	r3, #24
 8004d08:	60bb      	str	r3, [r7, #8]

	if(filter->T != 0) {
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	edd3 7a00 	vldr	s15, [r3]
 8004d10:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004d14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d18:	d02b      	beq.n	8004d72 <stabilizationUpdate+0xda>
		//state->speedFiltered = state->speedFiltered*exp(-diffTime/filter->T/1e5) + state->oldSpeed*filter->K*80*(1-exp(-diffTime/filter->T/1e5));
		state->speedFiltered = state->oldSpeed + diffTime * (1/filter->T*100) * (*state->speedSignal * filter->K*70 - state->oldSpeed);
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	ed93 7a05 	vldr	s14, [r3, #20]
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	edd3 6a00 	vldr	s13, [r3]
 8004d26:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8004d2a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8004d2e:	eddf 6aad 	vldr	s13, [pc, #692]	; 8004fe4 <stabilizationUpdate+0x34c>
 8004d32:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8004d36:	edd7 7a03 	vldr	s15, [r7, #12]
 8004d3a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	ed93 6a00 	vldr	s12, [r3]
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	edd3 7a01 	vldr	s15, [r3, #4]
 8004d4c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8004d50:	ed9f 6aa1 	vldr	s12, [pc, #644]	; 8004fd8 <stabilizationUpdate+0x340>
 8004d54:	ee27 6a86 	vmul.f32	s12, s15, s12
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	edd3 7a05 	vldr	s15, [r3, #20]
 8004d5e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8004d62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004d66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
 8004d70:	e01f      	b.n	8004db2 <stabilizationUpdate+0x11a>
	}
	else {
		if(contour==STAB_PITCH)
 8004d72:	79fb      	ldrb	r3, [r7, #7]
 8004d74:	2b05      	cmp	r3, #5
 8004d76:	d110      	bne.n	8004d9a <stabilizationUpdate+0x102>
		{
			state->speedFiltered = *state->speedSignal*filter->K*250;
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	ed93 7a00 	vldr	s14, [r3]
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	edd3 7a01 	vldr	s15, [r3, #4]
 8004d86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d8a:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8004fdc <stabilizationUpdate+0x344>
 8004d8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
 8004d98:	e00b      	b.n	8004db2 <stabilizationUpdate+0x11a>
		}
		else
		state->speedFiltered = *state->speedSignal*filter->K;//*10;
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	ed93 7a00 	vldr	s14, [r3]
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	edd3 7a01 	vldr	s15, [r3, #4]
 8004da8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	}
	//state->oldSpeed = *state->speedSignal;
	state->oldSpeed = state->speedFiltered;
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	615a      	str	r2, [r3, #20]

	// Position feedback filtering
	filter = &constants->aFilter[POS_FILTER];
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	3310      	adds	r3, #16
 8004dbe:	60bb      	str	r3, [r7, #8]
	if(filter->T != 0) {
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	edd3 7a00 	vldr	s15, [r3]
 8004dc6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004dca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dce:	d061      	beq.n	8004e94 <stabilizationUpdate+0x1fc>
		state->posFiltered = state->posFiltered*exp(-diffTime/filter->T) + state->oldPos*filter->K*(1-exp(-diffTime/filter->T));
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	f7fb fb5f 	bl	8000498 <__aeabi_f2d>
 8004dda:	4604      	mov	r4, r0
 8004ddc:	460d      	mov	r5, r1
 8004dde:	edd7 7a03 	vldr	s15, [r7, #12]
 8004de2:	eeb1 7a67 	vneg.f32	s14, s15
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	edd3 7a00 	vldr	s15, [r3]
 8004dec:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004df0:	ee16 0a90 	vmov	r0, s13
 8004df4:	f7fb fb50 	bl	8000498 <__aeabi_f2d>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	460b      	mov	r3, r1
 8004dfc:	ec43 2b10 	vmov	d0, r2, r3
 8004e00:	f00b fc16 	bl	8010630 <exp>
 8004e04:	ec53 2b10 	vmov	r2, r3, d0
 8004e08:	4620      	mov	r0, r4
 8004e0a:	4629      	mov	r1, r5
 8004e0c:	f7fb fb9c 	bl	8000548 <__aeabi_dmul>
 8004e10:	4602      	mov	r2, r0
 8004e12:	460b      	mov	r3, r1
 8004e14:	4690      	mov	r8, r2
 8004e16:	4699      	mov	r9, r3
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	ed93 7a06 	vldr	s14, [r3, #24]
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	edd3 7a01 	vldr	s15, [r3, #4]
 8004e24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e28:	ee17 0a90 	vmov	r0, s15
 8004e2c:	f7fb fb34 	bl	8000498 <__aeabi_f2d>
 8004e30:	4604      	mov	r4, r0
 8004e32:	460d      	mov	r5, r1
 8004e34:	edd7 7a03 	vldr	s15, [r7, #12]
 8004e38:	eeb1 7a67 	vneg.f32	s14, s15
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	edd3 7a00 	vldr	s15, [r3]
 8004e42:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004e46:	ee16 0a90 	vmov	r0, s13
 8004e4a:	f7fb fb25 	bl	8000498 <__aeabi_f2d>
 8004e4e:	4602      	mov	r2, r0
 8004e50:	460b      	mov	r3, r1
 8004e52:	ec43 2b10 	vmov	d0, r2, r3
 8004e56:	f00b fbeb 	bl	8010630 <exp>
 8004e5a:	ec53 2b10 	vmov	r2, r3, d0
 8004e5e:	f04f 0000 	mov.w	r0, #0
 8004e62:	495f      	ldr	r1, [pc, #380]	; (8004fe0 <stabilizationUpdate+0x348>)
 8004e64:	f7fb f9b8 	bl	80001d8 <__aeabi_dsub>
 8004e68:	4602      	mov	r2, r0
 8004e6a:	460b      	mov	r3, r1
 8004e6c:	4620      	mov	r0, r4
 8004e6e:	4629      	mov	r1, r5
 8004e70:	f7fb fb6a 	bl	8000548 <__aeabi_dmul>
 8004e74:	4602      	mov	r2, r0
 8004e76:	460b      	mov	r3, r1
 8004e78:	4640      	mov	r0, r8
 8004e7a:	4649      	mov	r1, r9
 8004e7c:	f7fb f9ae 	bl	80001dc <__adddf3>
 8004e80:	4602      	mov	r2, r0
 8004e82:	460b      	mov	r3, r1
 8004e84:	4610      	mov	r0, r2
 8004e86:	4619      	mov	r1, r3
 8004e88:	f7fb fe20 	bl	8000acc <__aeabi_d2f>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	641a      	str	r2, [r3, #64]	; 0x40
 8004e92:	e00b      	b.n	8004eac <stabilizationUpdate+0x214>
	}
	else {
		state->posFiltered = *state->posSignal*filter->K;
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	ed93 7a00 	vldr	s14, [r3]
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	edd3 7a01 	vldr	s15, [r3, #4]
 8004ea2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
	}
	state->oldPos = *state->posSignal;
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	619a      	str	r2, [r3, #24]

	// Speed integration calculation
	state->speedIntegral += (*state->speedSignal * diffTime);
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	ed93 7a03 	vldr	s14, [r3, #12]
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	edd3 6a00 	vldr	s13, [r3]
 8004ec4:	edd7 7a03 	vldr	s15, [r7, #12]
 8004ec8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ecc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	edc3 7a03 	vstr	s15, [r3, #12]

    // Position derivative calculation
    state->posDerivative = (state->posFiltered - state->oldPosFiltered) / diffTime;
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004ee2:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004ee6:	ed97 7a03 	vldr	s14, [r7, #12]
 8004eea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	edc3 7a04 	vstr	s15, [r3, #16]
    state->oldPosFiltered = state->posFiltered;
 8004ef4:	693b      	ldr	r3, [r7, #16]
 8004ef6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	645a      	str	r2, [r3, #68]	; 0x44

	// Input signal unit cast
	state->joyUnitCasted = constants->pJoyUnitCast * *state->inputSignal;
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	ed93 7a01 	vldr	s14, [r3, #4]
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	edd3 7a00 	vldr	s15, [r3]
 8004f0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	edc3 7a07 	vstr	s15, [r3, #28]

    // Casted input signal integration
	if(constants->joyIntegration) {
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	785b      	ldrb	r3, [r3, #1]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d00f      	beq.n	8004f3c <stabilizationUpdate+0x2a4>
		state->joy_iValue += state->joyUnitCasted * diffTime;
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	ed93 7a08 	vldr	s14, [r3, #32]
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	edd3 6a07 	vldr	s13, [r3, #28]
 8004f28:	edd7 7a03 	vldr	s15, [r7, #12]
 8004f2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004f30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	edc3 7a08 	vstr	s15, [r3, #32]
 8004f3a:	e003      	b.n	8004f44 <stabilizationUpdate+0x2ac>
	}
	else {
		state->joy_iValue = state->joyUnitCasted;
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	69da      	ldr	r2, [r3, #28]
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	621a      	str	r2, [r3, #32]
	}

    // Position feedback summator
    state->posError = state->joy_iValue - state->posFiltered;
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	ed93 7a08 	vldr	s14, [r3, #32]
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8004f50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

    // Feedback amplifiers
    state->posErrorAmp = state->posError * constants->pErrGain;
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	edd3 7a03 	vldr	s15, [r3, #12]
 8004f66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

    // PI integration
    state->pid_iValue += (state->posErrorAmp * diffTime) * constants->pid.iGain;
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8004f7c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004f80:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8004f8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004f8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34

    // PI integration saturation
    if(state->pid_iValue > constants->pid.iMax*100) {
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8004fa4:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8004fe4 <stabilizationUpdate+0x34c>
 8004fa8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004fac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004fb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fb4:	dd18      	ble.n	8004fe8 <stabilizationUpdate+0x350>
    	state->pid_iValue = constants->pid.iMax*100;
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8004fbc:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8004fe4 <stabilizationUpdate+0x34c>
 8004fc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
 8004fca:	e026      	b.n	800501a <stabilizationUpdate+0x382>
 8004fcc:	20001eb4 	.word	0x20001eb4
 8004fd0:	2000207c 	.word	0x2000207c
 8004fd4:	447a0000 	.word	0x447a0000
 8004fd8:	428c0000 	.word	0x428c0000
 8004fdc:	437a0000 	.word	0x437a0000
 8004fe0:	3ff00000 	.word	0x3ff00000
 8004fe4:	42c80000 	.word	0x42c80000
    }
    else if(state->pid_iValue < constants->pid.iMin*100) {
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8004ff4:	ed5f 6a05 	vldr	s13, [pc, #-20]	; 8004fe4 <stabilizationUpdate+0x34c>
 8004ff8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004ffc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005000:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005004:	d509      	bpl.n	800501a <stabilizationUpdate+0x382>
    	state->pid_iValue = constants->pid.iMin*100;
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800500c:	ed1f 7a0b 	vldr	s14, [pc, #-44]	; 8004fe4 <stabilizationUpdate+0x34c>
 8005010:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
    }

    // PI summator
    state->pidValue =  state->pid_iValue + (state->posErrorAmp * constants->pid.pGain);
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800502c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005030:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30

    // Dynamic summator
    state->dynSummator = state->pidValue + *state->inputSignal * constants->pSpeedDyn;
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	edd3 6a00 	vldr	s13, [r3]
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	edd3 7a02 	vldr	s15, [r3, #8]
 800504e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005052:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

    // Speed feedback
    state->speedError = state->dynSummator - state->speedFiltered;
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8005068:	ee77 7a67 	vsub.f32	s15, s14, s15
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

    // Out filtering
    filter = &constants->aFilter[THRUSTERS_FILTER];
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	3320      	adds	r3, #32
 8005076:	60bb      	str	r3, [r7, #8]
    if(filter->T != 0) {
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	edd3 7a00 	vldr	s15, [r3]
 800507e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005086:	d061      	beq.n	800514c <stabilizationUpdate+0x4b4>
    	state->thrustersFiltered = state->thrustersFiltered*exp(-diffTime/filter->T) + state->oldSpeedError*filter->K*(1-exp(-diffTime/filter->T));
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800508c:	4618      	mov	r0, r3
 800508e:	f7fb fa03 	bl	8000498 <__aeabi_f2d>
 8005092:	4604      	mov	r4, r0
 8005094:	460d      	mov	r5, r1
 8005096:	edd7 7a03 	vldr	s15, [r7, #12]
 800509a:	eeb1 7a67 	vneg.f32	s14, s15
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	edd3 7a00 	vldr	s15, [r3]
 80050a4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80050a8:	ee16 0a90 	vmov	r0, s13
 80050ac:	f7fb f9f4 	bl	8000498 <__aeabi_f2d>
 80050b0:	4602      	mov	r2, r0
 80050b2:	460b      	mov	r3, r1
 80050b4:	ec43 2b10 	vmov	d0, r2, r3
 80050b8:	f00b faba 	bl	8010630 <exp>
 80050bc:	ec53 2b10 	vmov	r2, r3, d0
 80050c0:	4620      	mov	r0, r4
 80050c2:	4629      	mov	r1, r5
 80050c4:	f7fb fa40 	bl	8000548 <__aeabi_dmul>
 80050c8:	4602      	mov	r2, r0
 80050ca:	460b      	mov	r3, r1
 80050cc:	4690      	mov	r8, r2
 80050ce:	4699      	mov	r9, r3
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	edd3 7a01 	vldr	s15, [r3, #4]
 80050dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050e0:	ee17 0a90 	vmov	r0, s15
 80050e4:	f7fb f9d8 	bl	8000498 <__aeabi_f2d>
 80050e8:	4604      	mov	r4, r0
 80050ea:	460d      	mov	r5, r1
 80050ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80050f0:	eeb1 7a67 	vneg.f32	s14, s15
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	edd3 7a00 	vldr	s15, [r3]
 80050fa:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80050fe:	ee16 0a90 	vmov	r0, s13
 8005102:	f7fb f9c9 	bl	8000498 <__aeabi_f2d>
 8005106:	4602      	mov	r2, r0
 8005108:	460b      	mov	r3, r1
 800510a:	ec43 2b10 	vmov	d0, r2, r3
 800510e:	f00b fa8f 	bl	8010630 <exp>
 8005112:	ec53 2b10 	vmov	r2, r3, d0
 8005116:	f04f 0000 	mov.w	r0, #0
 800511a:	492d      	ldr	r1, [pc, #180]	; (80051d0 <stabilizationUpdate+0x538>)
 800511c:	f7fb f85c 	bl	80001d8 <__aeabi_dsub>
 8005120:	4602      	mov	r2, r0
 8005122:	460b      	mov	r3, r1
 8005124:	4620      	mov	r0, r4
 8005126:	4629      	mov	r1, r5
 8005128:	f7fb fa0e 	bl	8000548 <__aeabi_dmul>
 800512c:	4602      	mov	r2, r0
 800512e:	460b      	mov	r3, r1
 8005130:	4640      	mov	r0, r8
 8005132:	4649      	mov	r1, r9
 8005134:	f7fb f852 	bl	80001dc <__adddf3>
 8005138:	4602      	mov	r2, r0
 800513a:	460b      	mov	r3, r1
 800513c:	4610      	mov	r0, r2
 800513e:	4619      	mov	r1, r3
 8005140:	f7fb fcc4 	bl	8000acc <__aeabi_d2f>
 8005144:	4602      	mov	r2, r0
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	64da      	str	r2, [r3, #76]	; 0x4c
 800514a:	e00a      	b.n	8005162 <stabilizationUpdate+0x4ca>
    }
    else {
    	state->thrustersFiltered = state->speedError*filter->K;
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	edd3 7a01 	vldr	s15, [r3, #4]
 8005158:	ee67 7a27 	vmul.f32	s15, s14, s15
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
    }
    state->oldSpeedError = state->speedError;
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	649a      	str	r2, [r3, #72]	; 0x48

    state->thrustersFiltered = constants->pThrustersCast*state->speedError;
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8005176:	ee67 7a27 	vmul.f32	s15, s14, s15
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

    if(state->thrustersFiltered > constants->pThrustersMax) {
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800518c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005194:	dd04      	ble.n	80051a0 <stabilizationUpdate+0x508>
    	state->thrustersFiltered = constants->pThrustersMax;
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	64da      	str	r2, [r3, #76]	; 0x4c
 800519e:	e00e      	b.n	80051be <stabilizationUpdate+0x526>
    }
    else if(state->thrustersFiltered < constants->pThrustersMin) {
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80051ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80051b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051b4:	d503      	bpl.n	80051be <stabilizationUpdate+0x526>
    	state->thrustersFiltered = constants->pThrustersMin;
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	64da      	str	r2, [r3, #76]	; 0x4c
    }

    state->outputSignal = state->thrustersFiltered;
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	651a      	str	r2, [r3, #80]	; 0x50
}
 80051c6:	bf00      	nop
 80051c8:	3718      	adds	r7, #24
 80051ca:	46bd      	mov	sp, r7
 80051cc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80051d0:	3ff00000 	.word	0x3ff00000

080051d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b082      	sub	sp, #8
 80051d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051da:	4b11      	ldr	r3, [pc, #68]	; (8005220 <HAL_MspInit+0x4c>)
 80051dc:	699b      	ldr	r3, [r3, #24]
 80051de:	4a10      	ldr	r2, [pc, #64]	; (8005220 <HAL_MspInit+0x4c>)
 80051e0:	f043 0301 	orr.w	r3, r3, #1
 80051e4:	6193      	str	r3, [r2, #24]
 80051e6:	4b0e      	ldr	r3, [pc, #56]	; (8005220 <HAL_MspInit+0x4c>)
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	f003 0301 	and.w	r3, r3, #1
 80051ee:	607b      	str	r3, [r7, #4]
 80051f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80051f2:	4b0b      	ldr	r3, [pc, #44]	; (8005220 <HAL_MspInit+0x4c>)
 80051f4:	69db      	ldr	r3, [r3, #28]
 80051f6:	4a0a      	ldr	r2, [pc, #40]	; (8005220 <HAL_MspInit+0x4c>)
 80051f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051fc:	61d3      	str	r3, [r2, #28]
 80051fe:	4b08      	ldr	r3, [pc, #32]	; (8005220 <HAL_MspInit+0x4c>)
 8005200:	69db      	ldr	r3, [r3, #28]
 8005202:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005206:	603b      	str	r3, [r7, #0]
 8005208:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800520a:	2200      	movs	r2, #0
 800520c:	210f      	movs	r1, #15
 800520e:	f06f 0001 	mvn.w	r0, #1
 8005212:	f000 ff19 	bl	8006048 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005216:	bf00      	nop
 8005218:	3708      	adds	r7, #8
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}
 800521e:	bf00      	nop
 8005220:	40021000 	.word	0x40021000

08005224 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b08c      	sub	sp, #48	; 0x30
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800522c:	2300      	movs	r3, #0
 800522e:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8005230:	2300      	movs	r3, #0
 8005232:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8005234:	4b2e      	ldr	r3, [pc, #184]	; (80052f0 <HAL_InitTick+0xcc>)
 8005236:	699b      	ldr	r3, [r3, #24]
 8005238:	4a2d      	ldr	r2, [pc, #180]	; (80052f0 <HAL_InitTick+0xcc>)
 800523a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800523e:	6193      	str	r3, [r2, #24]
 8005240:	4b2b      	ldr	r3, [pc, #172]	; (80052f0 <HAL_InitTick+0xcc>)
 8005242:	699b      	ldr	r3, [r3, #24]
 8005244:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005248:	60bb      	str	r3, [r7, #8]
 800524a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800524c:	f107 020c 	add.w	r2, r7, #12
 8005250:	f107 0310 	add.w	r3, r7, #16
 8005254:	4611      	mov	r1, r2
 8005256:	4618      	mov	r0, r3
 8005258:	f005 f9a6 	bl	800a5a8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800525c:	f005 f982 	bl	800a564 <HAL_RCC_GetPCLK2Freq>
 8005260:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005264:	4a23      	ldr	r2, [pc, #140]	; (80052f4 <HAL_InitTick+0xd0>)
 8005266:	fba2 2303 	umull	r2, r3, r2, r3
 800526a:	0c9b      	lsrs	r3, r3, #18
 800526c:	3b01      	subs	r3, #1
 800526e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8005270:	4b21      	ldr	r3, [pc, #132]	; (80052f8 <HAL_InitTick+0xd4>)
 8005272:	4a22      	ldr	r2, [pc, #136]	; (80052fc <HAL_InitTick+0xd8>)
 8005274:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8005276:	4b20      	ldr	r3, [pc, #128]	; (80052f8 <HAL_InitTick+0xd4>)
 8005278:	f240 32e7 	movw	r2, #999	; 0x3e7
 800527c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800527e:	4a1e      	ldr	r2, [pc, #120]	; (80052f8 <HAL_InitTick+0xd4>)
 8005280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005282:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8005284:	4b1c      	ldr	r3, [pc, #112]	; (80052f8 <HAL_InitTick+0xd4>)
 8005286:	2200      	movs	r2, #0
 8005288:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800528a:	4b1b      	ldr	r3, [pc, #108]	; (80052f8 <HAL_InitTick+0xd4>)
 800528c:	2200      	movs	r2, #0
 800528e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005290:	4b19      	ldr	r3, [pc, #100]	; (80052f8 <HAL_InitTick+0xd4>)
 8005292:	2200      	movs	r2, #0
 8005294:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8005296:	4818      	ldr	r0, [pc, #96]	; (80052f8 <HAL_InitTick+0xd4>)
 8005298:	f005 fb68 	bl	800a96c <HAL_TIM_Base_Init>
 800529c:	4603      	mov	r3, r0
 800529e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80052a2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d11b      	bne.n	80052e2 <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80052aa:	4813      	ldr	r0, [pc, #76]	; (80052f8 <HAL_InitTick+0xd4>)
 80052ac:	f005 fbb6 	bl	800aa1c <HAL_TIM_Base_Start_IT>
 80052b0:	4603      	mov	r3, r0
 80052b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80052b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d111      	bne.n	80052e2 <HAL_InitTick+0xbe>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80052be:	2019      	movs	r0, #25
 80052c0:	f000 fede 	bl	8006080 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2b0f      	cmp	r3, #15
 80052c8:	d808      	bhi.n	80052dc <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 80052ca:	2200      	movs	r2, #0
 80052cc:	6879      	ldr	r1, [r7, #4]
 80052ce:	2019      	movs	r0, #25
 80052d0:	f000 feba 	bl	8006048 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80052d4:	4a0a      	ldr	r2, [pc, #40]	; (8005300 <HAL_InitTick+0xdc>)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6013      	str	r3, [r2, #0]
 80052da:	e002      	b.n	80052e2 <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80052e2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3730      	adds	r7, #48	; 0x30
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
 80052ee:	bf00      	nop
 80052f0:	40021000 	.word	0x40021000
 80052f4:	431bde83 	.word	0x431bde83
 80052f8:	200025e0 	.word	0x200025e0
 80052fc:	40012c00 	.word	0x40012c00
 8005300:	200000b4 	.word	0x200000b4

08005304 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005304:	b480      	push	{r7}
 8005306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005308:	e7fe      	b.n	8005308 <NMI_Handler+0x4>

0800530a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800530a:	b480      	push	{r7}
 800530c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800530e:	e7fe      	b.n	800530e <HardFault_Handler+0x4>

08005310 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005310:	b480      	push	{r7}
 8005312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005314:	e7fe      	b.n	8005314 <MemManage_Handler+0x4>

08005316 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005316:	b480      	push	{r7}
 8005318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800531a:	e7fe      	b.n	800531a <BusFault_Handler+0x4>

0800531c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800531c:	b480      	push	{r7}
 800531e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005320:	e7fe      	b.n	8005320 <UsageFault_Handler+0x4>

08005322 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005322:	b480      	push	{r7}
 8005324:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005326:	bf00      	nop
 8005328:	46bd      	mov	sp, r7
 800532a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532e:	4770      	bx	lr

08005330 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8005334:	4802      	ldr	r0, [pc, #8]	; (8005340 <DMA1_Channel4_IRQHandler+0x10>)
 8005336:	f000 ffdc 	bl	80062f2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800533a:	bf00      	nop
 800533c:	bd80      	pop	{r7, pc}
 800533e:	bf00      	nop
 8005340:	2000289c 	.word	0x2000289c

08005344 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8005348:	4802      	ldr	r0, [pc, #8]	; (8005354 <DMA1_Channel5_IRQHandler+0x10>)
 800534a:	f000 ffd2 	bl	80062f2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800534e:	bf00      	nop
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	200028e0 	.word	0x200028e0

08005358 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800535c:	4802      	ldr	r0, [pc, #8]	; (8005368 <DMA1_Channel6_IRQHandler+0x10>)
 800535e:	f000 ffc8 	bl	80062f2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8005362:	bf00      	nop
 8005364:	bd80      	pop	{r7, pc}
 8005366:	bf00      	nop
 8005368:	20002924 	.word	0x20002924

0800536c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005370:	4802      	ldr	r0, [pc, #8]	; (800537c <DMA1_Channel7_IRQHandler+0x10>)
 8005372:	f000 ffbe 	bl	80062f2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8005376:	bf00      	nop
 8005378:	bd80      	pop	{r7, pc}
 800537a:	bf00      	nop
 800537c:	20002968 	.word	0x20002968

08005380 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005384:	4802      	ldr	r0, [pc, #8]	; (8005390 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8005386:	f005 fbb3 	bl	800aaf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800538a:	bf00      	nop
 800538c:	bd80      	pop	{r7, pc}
 800538e:	bf00      	nop
 8005390:	200025e0 	.word	0x200025e0

08005394 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8005398:	4802      	ldr	r0, [pc, #8]	; (80053a4 <I2C1_EV_IRQHandler+0x10>)
 800539a:	f002 f8ad 	bl	80074f8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800539e:	bf00      	nop
 80053a0:	bd80      	pop	{r7, pc}
 80053a2:	bf00      	nop
 80053a4:	200023ec 	.word	0x200023ec

080053a8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80053ac:	4802      	ldr	r0, [pc, #8]	; (80053b8 <USART1_IRQHandler+0x10>)
 80053ae:	f006 f905 	bl	800b5bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80053b2:	bf00      	nop
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	20002704 	.word	0x20002704

080053bc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80053c0:	4802      	ldr	r0, [pc, #8]	; (80053cc <USART2_IRQHandler+0x10>)
 80053c2:	f006 f8fb 	bl	800b5bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80053c6:	bf00      	nop
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop
 80053cc:	2000278c 	.word	0x2000278c

080053d0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80053d4:	4802      	ldr	r0, [pc, #8]	; (80053e0 <USART3_IRQHandler+0x10>)
 80053d6:	f006 f8f1 	bl	800b5bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80053da:	bf00      	nop
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	20002814 	.word	0x20002814

080053e4 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80053e8:	4802      	ldr	r0, [pc, #8]	; (80053f4 <UART4_IRQHandler+0x10>)
 80053ea:	f006 f8e7 	bl	800b5bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80053ee:	bf00      	nop
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	2000267c 	.word	0x2000267c

080053f8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80053f8:	b480      	push	{r7}
 80053fa:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80053fc:	4b06      	ldr	r3, [pc, #24]	; (8005418 <SystemInit+0x20>)
 80053fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005402:	4a05      	ldr	r2, [pc, #20]	; (8005418 <SystemInit+0x20>)
 8005404:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005408:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800540c:	bf00      	nop
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr
 8005416:	bf00      	nop
 8005418:	e000ed00 	.word	0xe000ed00

0800541c <thrustersInit>:
    {0.0, 0.0, 1.0, 0.0, -1.0},
    {-1.0, 1.0, 0.0, 1.0, 0.0}
};

void thrustersInit()
{
 800541c:	b480      	push	{r7}
 800541e:	b083      	sub	sp, #12
 8005420:	af00      	add	r7, sp, #0
  rThrusters[FDR].address = 1; //Forward Left
 8005422:	4b2c      	ldr	r3, [pc, #176]	; (80054d4 <thrustersInit+0xb8>)
 8005424:	2201      	movs	r2, #1
 8005426:	701a      	strb	r2, [r3, #0]
  rThrusters[FDL].address = 2; //Forward Down Left
 8005428:	4b2a      	ldr	r3, [pc, #168]	; (80054d4 <thrustersInit+0xb8>)
 800542a:	2202      	movs	r2, #2
 800542c:	761a      	strb	r2, [r3, #24]
  rThrusters[BDR].address = 3; //Back Down Right
 800542e:	4b29      	ldr	r3, [pc, #164]	; (80054d4 <thrustersInit+0xb8>)
 8005430:	2203      	movs	r2, #3
 8005432:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  rThrusters[BDL].address = 4; //Back Down Left
 8005436:	4b27      	ldr	r3, [pc, #156]	; (80054d4 <thrustersInit+0xb8>)
 8005438:	2204      	movs	r2, #4
 800543a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  rThrusters[FUR].address = 5; //Forward Up Right
 800543e:	4b25      	ldr	r3, [pc, #148]	; (80054d4 <thrustersInit+0xb8>)
 8005440:	2205      	movs	r2, #5
 8005442:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
  rThrusters[FUL].address = 6; //Forward Up Left
 8005446:	4b23      	ldr	r3, [pc, #140]	; (80054d4 <thrustersInit+0xb8>)
 8005448:	2206      	movs	r2, #6
 800544a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
//  rThrusters[BUR].address = 7; //Back Up Right
//  rThrusters[BUL].address = 8; //Back Up Left

  for(uint8_t i=0; i<THRUSTERS_NUMBER; i++) {
 800544e:	2300      	movs	r3, #0
 8005450:	71fb      	strb	r3, [r7, #7]
 8005452:	e034      	b.n	80054be <thrustersInit+0xa2>
    rThrusters[i].desiredSpeed = 0;
 8005454:	79fa      	ldrb	r2, [r7, #7]
 8005456:	491f      	ldr	r1, [pc, #124]	; (80054d4 <thrustersInit+0xb8>)
 8005458:	4613      	mov	r3, r2
 800545a:	005b      	lsls	r3, r3, #1
 800545c:	4413      	add	r3, r2
 800545e:	00db      	lsls	r3, r3, #3
 8005460:	440b      	add	r3, r1
 8005462:	3302      	adds	r3, #2
 8005464:	2200      	movs	r2, #0
 8005466:	701a      	strb	r2, [r3, #0]
    rThrusters[i].kForward = 0.7;
 8005468:	79fa      	ldrb	r2, [r7, #7]
 800546a:	491a      	ldr	r1, [pc, #104]	; (80054d4 <thrustersInit+0xb8>)
 800546c:	4613      	mov	r3, r2
 800546e:	005b      	lsls	r3, r3, #1
 8005470:	4413      	add	r3, r2
 8005472:	00db      	lsls	r3, r3, #3
 8005474:	440b      	add	r3, r1
 8005476:	330c      	adds	r3, #12
 8005478:	4a17      	ldr	r2, [pc, #92]	; (80054d8 <thrustersInit+0xbc>)
 800547a:	601a      	str	r2, [r3, #0]
    rThrusters[i].kBackward = 0.7;
 800547c:	79fa      	ldrb	r2, [r7, #7]
 800547e:	4915      	ldr	r1, [pc, #84]	; (80054d4 <thrustersInit+0xb8>)
 8005480:	4613      	mov	r3, r2
 8005482:	005b      	lsls	r3, r3, #1
 8005484:	4413      	add	r3, r2
 8005486:	00db      	lsls	r3, r3, #3
 8005488:	440b      	add	r3, r1
 800548a:	3310      	adds	r3, #16
 800548c:	4a12      	ldr	r2, [pc, #72]	; (80054d8 <thrustersInit+0xbc>)
 800548e:	601a      	str	r2, [r3, #0]
    rThrusters[i].sForward = 127;
 8005490:	79fa      	ldrb	r2, [r7, #7]
 8005492:	4910      	ldr	r1, [pc, #64]	; (80054d4 <thrustersInit+0xb8>)
 8005494:	4613      	mov	r3, r2
 8005496:	005b      	lsls	r3, r3, #1
 8005498:	4413      	add	r3, r2
 800549a:	00db      	lsls	r3, r3, #3
 800549c:	440b      	add	r3, r1
 800549e:	3314      	adds	r3, #20
 80054a0:	227f      	movs	r2, #127	; 0x7f
 80054a2:	701a      	strb	r2, [r3, #0]
    rThrusters[i].sBackward = 127;
 80054a4:	79fa      	ldrb	r2, [r7, #7]
 80054a6:	490b      	ldr	r1, [pc, #44]	; (80054d4 <thrustersInit+0xb8>)
 80054a8:	4613      	mov	r3, r2
 80054aa:	005b      	lsls	r3, r3, #1
 80054ac:	4413      	add	r3, r2
 80054ae:	00db      	lsls	r3, r3, #3
 80054b0:	440b      	add	r3, r1
 80054b2:	3315      	adds	r3, #21
 80054b4:	227f      	movs	r2, #127	; 0x7f
 80054b6:	701a      	strb	r2, [r3, #0]
  for(uint8_t i=0; i<THRUSTERS_NUMBER; i++) {
 80054b8:	79fb      	ldrb	r3, [r7, #7]
 80054ba:	3301      	adds	r3, #1
 80054bc:	71fb      	strb	r3, [r7, #7]
 80054be:	79fb      	ldrb	r3, [r7, #7]
 80054c0:	2b05      	cmp	r3, #5
 80054c2:	d9c7      	bls.n	8005454 <thrustersInit+0x38>
  }

}
 80054c4:	bf00      	nop
 80054c6:	bf00      	nop
 80054c8:	370c      	adds	r7, #12
 80054ca:	46bd      	mov	sp, r7
 80054cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d0:	4770      	bx	lr
 80054d2:	bf00      	nop
 80054d4:	20001d38 	.word	0x20001d38
 80054d8:	3f333333 	.word	0x3f333333

080054dc <fillThrustersRequest>:
  }

}

void fillThrustersRequest(uint8_t *buf, uint8_t thruster)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b086      	sub	sp, #24
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	460b      	mov	r3, r1
 80054e6:	70fb      	strb	r3, [r7, #3]
    struct thrustersRequest_s res;

    res.AA = 0xAA;
 80054e8:	23aa      	movs	r3, #170	; 0xaa
 80054ea:	723b      	strb	r3, [r7, #8]
    res.type = 0x01;
 80054ec:	2301      	movs	r3, #1
 80054ee:	727b      	strb	r3, [r7, #9]
    res.address = 0xAF;
 80054f0:	23af      	movs	r3, #175	; 0xaf
 80054f2:	72bb      	strb	r3, [r7, #10]
    for(int i=0; i<THRUSTERS_NUMBER;i++){
 80054f4:	2300      	movs	r3, #0
 80054f6:	617b      	str	r3, [r7, #20]
 80054f8:	e012      	b.n	8005520 <fillThrustersRequest+0x44>
//    	}
//    	else if(velocity < 0) {
//    		velocity = (int16_t) ((float) (velocity) * rThrusters[i].kBackward);
//    	}

    	res.velocity[i] = rThrusters[i].desiredSpeed;
 80054fa:	4916      	ldr	r1, [pc, #88]	; (8005554 <fillThrustersRequest+0x78>)
 80054fc:	697a      	ldr	r2, [r7, #20]
 80054fe:	4613      	mov	r3, r2
 8005500:	005b      	lsls	r3, r3, #1
 8005502:	4413      	add	r3, r2
 8005504:	00db      	lsls	r3, r3, #3
 8005506:	440b      	add	r3, r1
 8005508:	3302      	adds	r3, #2
 800550a:	f993 1000 	ldrsb.w	r1, [r3]
 800550e:	f107 020b 	add.w	r2, r7, #11
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	4413      	add	r3, r2
 8005516:	460a      	mov	r2, r1
 8005518:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<THRUSTERS_NUMBER;i++){
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	3301      	adds	r3, #1
 800551e:	617b      	str	r3, [r7, #20]
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	2b05      	cmp	r3, #5
 8005524:	dde9      	ble.n	80054fa <fillThrustersRequest+0x1e>
    }
    res.pwm_servo = rDevice[GRAB].force;
 8005526:	4b0c      	ldr	r3, [pc, #48]	; (8005558 <fillThrustersRequest+0x7c>)
 8005528:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800552c:	747b      	strb	r3, [r7, #17]
    memcpy((void*)buf, (void*)&res, THRUSTERS_REQUEST_LENGTH);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	461a      	mov	r2, r3
 8005532:	f107 0308 	add.w	r3, r7, #8
 8005536:	cb03      	ldmia	r3!, {r0, r1}
 8005538:	6010      	str	r0, [r2, #0]
 800553a:	6051      	str	r1, [r2, #4]
 800553c:	8819      	ldrh	r1, [r3, #0]
 800553e:	789b      	ldrb	r3, [r3, #2]
 8005540:	8111      	strh	r1, [r2, #8]
 8005542:	7293      	strb	r3, [r2, #10]
    AddChecksumm8bVma(buf, THRUSTERS_REQUEST_LENGTH);
 8005544:	210b      	movs	r1, #11
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f7fc fae6 	bl	8001b18 <AddChecksumm8bVma>
}
 800554c:	bf00      	nop
 800554e:	3718      	adds	r7, #24
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}
 8005554:	20001d38 	.word	0x20001d38
 8005558:	20001e74 	.word	0x20001e74

0800555c <fillThrustersResponse>:

void fillThrustersResponse(uint8_t *buf, uint8_t thruster)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b086      	sub	sp, #24
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	460b      	mov	r3, r1
 8005566:	70fb      	strb	r3, [r7, #3]
	//TODO errors parsing! and what is all this new stuff means
    if(IsChecksumm8bCorrectVma(buf, THRUSTERS_RESPONSE_LENGTH) && buf[0] != 0) {
 8005568:	2109      	movs	r1, #9
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f7fc faa7 	bl	8001abe <IsChecksumm8bCorrectVma>
 8005570:	4603      	mov	r3, r0
 8005572:	2b00      	cmp	r3, #0
 8005574:	d01f      	beq.n	80055b6 <fillThrustersResponse+0x5a>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	781b      	ldrb	r3, [r3, #0]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d01b      	beq.n	80055b6 <fillThrustersResponse+0x5a>
    	struct thrustersResponse_s res;
    	memcpy((void*)&res, (void*)buf, THRUSTERS_RESPONSE_LENGTH);
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	f107 030c 	add.w	r3, r7, #12
 8005584:	6810      	ldr	r0, [r2, #0]
 8005586:	6851      	ldr	r1, [r2, #4]
 8005588:	c303      	stmia	r3!, {r0, r1}
 800558a:	7a12      	ldrb	r2, [r2, #8]
 800558c:	701a      	strb	r2, [r3, #0]

        rThrusters[thruster].current = res.current;
 800558e:	78fa      	ldrb	r2, [r7, #3]
 8005590:	8a38      	ldrh	r0, [r7, #16]
 8005592:	490e      	ldr	r1, [pc, #56]	; (80055cc <fillThrustersResponse+0x70>)
 8005594:	4613      	mov	r3, r2
 8005596:	005b      	lsls	r3, r3, #1
 8005598:	4413      	add	r3, r2
 800559a:	00db      	lsls	r3, r3, #3
 800559c:	440b      	add	r3, r1
 800559e:	3304      	adds	r3, #4
 80055a0:	4602      	mov	r2, r0
 80055a2:	801a      	strh	r2, [r3, #0]

        ++uartBus[THRUSTERS_UART].successRxCounter;
 80055a4:	4b0a      	ldr	r3, [pc, #40]	; (80055d0 <fillThrustersResponse+0x74>)
 80055a6:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 80055aa:	3301      	adds	r3, #1
 80055ac:	b29a      	uxth	r2, r3
 80055ae:	4b08      	ldr	r3, [pc, #32]	; (80055d0 <fillThrustersResponse+0x74>)
 80055b0:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    if(IsChecksumm8bCorrectVma(buf, THRUSTERS_RESPONSE_LENGTH) && buf[0] != 0) {
 80055b4:	e005      	b.n	80055c2 <fillThrustersResponse+0x66>
    }
    else {
    	++uartBus[THRUSTERS_UART].brokenRxCounter;
 80055b6:	4b06      	ldr	r3, [pc, #24]	; (80055d0 <fillThrustersResponse+0x74>)
 80055b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055ba:	3301      	adds	r3, #1
 80055bc:	4a04      	ldr	r2, [pc, #16]	; (80055d0 <fillThrustersResponse+0x74>)
 80055be:	6453      	str	r3, [r2, #68]	; 0x44
    }
}
 80055c0:	bf00      	nop
 80055c2:	bf00      	nop
 80055c4:	3718      	adds	r7, #24
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	bf00      	nop
 80055cc:	20001d38 	.word	0x20001d38
 80055d0:	2000018c 	.word	0x2000018c

080055d4 <formThrustVectors>:

void formThrustVectors()
{
 80055d4:	b590      	push	{r4, r7, lr}
 80055d6:	b08f      	sub	sp, #60	; 0x3c
 80055d8:	af00      	add	r7, sp, #0
  float velocity[THRUSTERS_NUMBER];
  for(uint8_t i=0; i<THRUSTERS_NUMBER; i++) {
 80055da:	2300      	movs	r3, #0
 80055dc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80055e0:	e00d      	b.n	80055fe <formThrustVectors+0x2a>
    velocity[i] = 0;
 80055e2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80055e6:	009b      	lsls	r3, r3, #2
 80055e8:	3338      	adds	r3, #56	; 0x38
 80055ea:	443b      	add	r3, r7
 80055ec:	3b1c      	subs	r3, #28
 80055ee:	f04f 0200 	mov.w	r2, #0
 80055f2:	601a      	str	r2, [r3, #0]
  for(uint8_t i=0; i<THRUSTERS_NUMBER; i++) {
 80055f4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80055f8:	3301      	adds	r3, #1
 80055fa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80055fe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005602:	2b05      	cmp	r3, #5
 8005604:	d9ed      	bls.n	80055e2 <formThrustVectors+0xe>
//  Uz = rStabState[STAB_DEPTH].outputSignal;
//  Upsi = rStabState[STAB_YAW].outputSignal;
//  Ugamma = rStabState[STAB_ROLL].outputSignal;
//  Uteta = rJoySpeed.pitch;

  U[STAB_MARCH] = rMonitorInput.march;
 8005606:	4b67      	ldr	r3, [pc, #412]	; (80057a4 <formThrustVectors+0x1d0>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	60bb      	str	r3, [r7, #8]
  U[STAB_LAG] = rMonitorInput.lag;
 800560c:	4b65      	ldr	r3, [pc, #404]	; (80057a4 <formThrustVectors+0x1d0>)
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	60fb      	str	r3, [r7, #12]
  U[STAB_DEPTH] = rMonitorInput.depth;
 8005612:	4b64      	ldr	r3, [pc, #400]	; (80057a4 <formThrustVectors+0x1d0>)
 8005614:	689b      	ldr	r3, [r3, #8]
 8005616:	607b      	str	r3, [r7, #4]
  U[STAB_YAW] = rMonitorInput.yaw;
 8005618:	4b62      	ldr	r3, [pc, #392]	; (80057a4 <formThrustVectors+0x1d0>)
 800561a:	695b      	ldr	r3, [r3, #20]
 800561c:	613b      	str	r3, [r7, #16]
  U[STAB_ROLL] = rMonitorInput.roll;
 800561e:	4b61      	ldr	r3, [pc, #388]	; (80057a4 <formThrustVectors+0x1d0>)
 8005620:	68db      	ldr	r3, [r3, #12]
 8005622:	617b      	str	r3, [r7, #20]
  U[STAB_PITCH] = rMonitorInput.pitch;
 8005624:	4b5f      	ldr	r3, [pc, #380]	; (80057a4 <formThrustVectors+0x1d0>)
 8005626:	691b      	ldr	r3, [r3, #16]
 8005628:	61bb      	str	r3, [r7, #24]

  for(uint8_t i = 0; i < 6; i++)
 800562a:	2300      	movs	r3, #0
 800562c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8005630:	e01e      	b.n	8005670 <formThrustVectors+0x9c>
  {
	if(rStabConstants[i].enable)
 8005632:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005636:	4a5c      	ldr	r2, [pc, #368]	; (80057a8 <formThrustVectors+0x1d4>)
 8005638:	214c      	movs	r1, #76	; 0x4c
 800563a:	fb01 f303 	mul.w	r3, r1, r3
 800563e:	4413      	add	r3, r2
 8005640:	781b      	ldrb	r3, [r3, #0]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d00f      	beq.n	8005666 <formThrustVectors+0x92>
		U[i] = rStabState[i].outputSignal;
 8005646:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800564a:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800564e:	4957      	ldr	r1, [pc, #348]	; (80057ac <formThrustVectors+0x1d8>)
 8005650:	2058      	movs	r0, #88	; 0x58
 8005652:	fb00 f202 	mul.w	r2, r0, r2
 8005656:	440a      	add	r2, r1
 8005658:	3250      	adds	r2, #80	; 0x50
 800565a:	6812      	ldr	r2, [r2, #0]
 800565c:	009b      	lsls	r3, r3, #2
 800565e:	3338      	adds	r3, #56	; 0x38
 8005660:	443b      	add	r3, r7
 8005662:	3b34      	subs	r3, #52	; 0x34
 8005664:	601a      	str	r2, [r3, #0]
  for(uint8_t i = 0; i < 6; i++)
 8005666:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800566a:	3301      	adds	r3, #1
 800566c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8005670:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005674:	2b05      	cmp	r3, #5
 8005676:	d9dc      	bls.n	8005632 <formThrustVectors+0x5e>
  }

  for (uint8_t i = 0; i < THRUSTERS_NUMBER; ++i)
 8005678:	2300      	movs	r3, #0
 800567a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 800567e:	e087      	b.n	8005790 <formThrustVectors+0x1bc>
  {
    velocity[i] = KVMA[i][0]*U[STAB_MARCH] + KVMA[i][1]*U[STAB_LAG] + KVMA[i][2]*U[STAB_DEPTH]
 8005680:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8005684:	494a      	ldr	r1, [pc, #296]	; (80057b0 <formThrustVectors+0x1dc>)
 8005686:	4613      	mov	r3, r2
 8005688:	009b      	lsls	r3, r3, #2
 800568a:	4413      	add	r3, r2
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	440b      	add	r3, r1
 8005690:	ed93 7a00 	vldr	s14, [r3]
 8005694:	edd7 7a02 	vldr	s15, [r7, #8]
 8005698:	ee27 7a27 	vmul.f32	s14, s14, s15
 800569c:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 80056a0:	4943      	ldr	r1, [pc, #268]	; (80057b0 <formThrustVectors+0x1dc>)
 80056a2:	4613      	mov	r3, r2
 80056a4:	009b      	lsls	r3, r3, #2
 80056a6:	4413      	add	r3, r2
 80056a8:	009b      	lsls	r3, r3, #2
 80056aa:	440b      	add	r3, r1
 80056ac:	3304      	adds	r3, #4
 80056ae:	edd3 6a00 	vldr	s13, [r3]
 80056b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80056b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80056ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80056be:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 80056c2:	493b      	ldr	r1, [pc, #236]	; (80057b0 <formThrustVectors+0x1dc>)
 80056c4:	4613      	mov	r3, r2
 80056c6:	009b      	lsls	r3, r3, #2
 80056c8:	4413      	add	r3, r2
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	440b      	add	r3, r1
 80056ce:	3308      	adds	r3, #8
 80056d0:	edd3 6a00 	vldr	s13, [r3]
 80056d4:	edd7 7a01 	vldr	s15, [r7, #4]
 80056d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80056dc:	ee37 7a27 	vadd.f32	s14, s14, s15
         + KVMA[i][3]*U[STAB_YAW] + KVMA[i][4]*U[STAB_ROLL];
 80056e0:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 80056e4:	4932      	ldr	r1, [pc, #200]	; (80057b0 <formThrustVectors+0x1dc>)
 80056e6:	4613      	mov	r3, r2
 80056e8:	009b      	lsls	r3, r3, #2
 80056ea:	4413      	add	r3, r2
 80056ec:	009b      	lsls	r3, r3, #2
 80056ee:	440b      	add	r3, r1
 80056f0:	330c      	adds	r3, #12
 80056f2:	edd3 6a00 	vldr	s13, [r3]
 80056f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80056fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80056fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005702:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8005706:	492a      	ldr	r1, [pc, #168]	; (80057b0 <formThrustVectors+0x1dc>)
 8005708:	4613      	mov	r3, r2
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	4413      	add	r3, r2
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	440b      	add	r3, r1
 8005712:	3310      	adds	r3, #16
 8005714:	edd3 6a00 	vldr	s13, [r3]
 8005718:	edd7 7a05 	vldr	s15, [r7, #20]
 800571c:	ee66 7aa7 	vmul.f32	s15, s13, s15
    velocity[i] = KVMA[i][0]*U[STAB_MARCH] + KVMA[i][1]*U[STAB_LAG] + KVMA[i][2]*U[STAB_DEPTH]
 8005720:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
         + KVMA[i][3]*U[STAB_YAW] + KVMA[i][4]*U[STAB_ROLL];
 8005724:	ee77 7a27 	vadd.f32	s15, s14, s15
    velocity[i] = KVMA[i][0]*U[STAB_MARCH] + KVMA[i][1]*U[STAB_LAG] + KVMA[i][2]*U[STAB_DEPTH]
 8005728:	009b      	lsls	r3, r3, #2
 800572a:	3338      	adds	r3, #56	; 0x38
 800572c:	443b      	add	r3, r7
 800572e:	3b1c      	subs	r3, #28
 8005730:	edc3 7a00 	vstr	s15, [r3]
    if(!thruster_init)
 8005734:	4b1f      	ldr	r3, [pc, #124]	; (80057b4 <formThrustVectors+0x1e0>)
 8005736:	781b      	ldrb	r3, [r3, #0]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d119      	bne.n	8005770 <formThrustVectors+0x19c>
    {
    	rThrusters[i].desiredSpeed = resizeFloatToInt8(velocity[i]);
 800573c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8005740:	009b      	lsls	r3, r3, #2
 8005742:	3338      	adds	r3, #56	; 0x38
 8005744:	443b      	add	r3, r7
 8005746:	3b1c      	subs	r3, #28
 8005748:	edd3 7a00 	vldr	s15, [r3]
 800574c:	f897 4035 	ldrb.w	r4, [r7, #53]	; 0x35
 8005750:	eeb0 0a67 	vmov.f32	s0, s15
 8005754:	f000 f832 	bl	80057bc <resizeFloatToInt8>
 8005758:	4603      	mov	r3, r0
 800575a:	4619      	mov	r1, r3
 800575c:	4a16      	ldr	r2, [pc, #88]	; (80057b8 <formThrustVectors+0x1e4>)
 800575e:	4623      	mov	r3, r4
 8005760:	005b      	lsls	r3, r3, #1
 8005762:	4423      	add	r3, r4
 8005764:	00db      	lsls	r3, r3, #3
 8005766:	4413      	add	r3, r2
 8005768:	3302      	adds	r3, #2
 800576a:	460a      	mov	r2, r1
 800576c:	701a      	strb	r2, [r3, #0]
 800576e:	e00a      	b.n	8005786 <formThrustVectors+0x1b2>
    }
    else
    	rThrusters[i].desiredSpeed = 0;
 8005770:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8005774:	4910      	ldr	r1, [pc, #64]	; (80057b8 <formThrustVectors+0x1e4>)
 8005776:	4613      	mov	r3, r2
 8005778:	005b      	lsls	r3, r3, #1
 800577a:	4413      	add	r3, r2
 800577c:	00db      	lsls	r3, r3, #3
 800577e:	440b      	add	r3, r1
 8005780:	3302      	adds	r3, #2
 8005782:	2200      	movs	r2, #0
 8005784:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < THRUSTERS_NUMBER; ++i)
 8005786:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800578a:	3301      	adds	r3, #1
 800578c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8005790:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8005794:	2b05      	cmp	r3, #5
 8005796:	f67f af73 	bls.w	8005680 <formThrustVectors+0xac>
  	}

}
 800579a:	bf00      	nop
 800579c:	bf00      	nop
 800579e:	373c      	adds	r7, #60	; 0x3c
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bd90      	pop	{r4, r7, pc}
 80057a4:	20001e5c 	.word	0x20001e5c
 80057a8:	20001eb4 	.word	0x20001eb4
 80057ac:	2000207c 	.word	0x2000207c
 80057b0:	2000003c 	.word	0x2000003c
 80057b4:	2000262c 	.word	0x2000262c
 80057b8:	20001d38 	.word	0x20001d38

080057bc <resizeFloatToInt8>:

int8_t resizeFloatToInt8(float input)
{
 80057bc:	b480      	push	{r7}
 80057be:	b085      	sub	sp, #20
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t cast = (int32_t) input;
 80057c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80057ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80057ce:	ee17 3a90 	vmov	r3, s15
 80057d2:	60fb      	str	r3, [r7, #12]
//  cast = cast / 0xFF;
  if (cast > 127) {
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2b7f      	cmp	r3, #127	; 0x7f
 80057d8:	dd02      	ble.n	80057e0 <resizeFloatToInt8+0x24>
    cast = 127;
 80057da:	237f      	movs	r3, #127	; 0x7f
 80057dc:	60fb      	str	r3, [r7, #12]
 80057de:	e006      	b.n	80057ee <resizeFloatToInt8+0x32>
  }
  else if(cast < -127) {
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f113 0f7f 	cmn.w	r3, #127	; 0x7f
 80057e6:	da02      	bge.n	80057ee <resizeFloatToInt8+0x32>
    cast = -127;
 80057e8:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 80057ec:	60fb      	str	r3, [r7, #12]
  }
  return (int8_t) cast;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	b25b      	sxtb	r3, r3
}
 80057f2:	4618      	mov	r0, r3
 80057f4:	3714      	adds	r7, #20
 80057f6:	46bd      	mov	sp, r7
 80057f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fc:	4770      	bx	lr
	...

08005800 <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b084      	sub	sp, #16
 8005804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005806:	1d3b      	adds	r3, r7, #4
 8005808:	2200      	movs	r2, #0
 800580a:	601a      	str	r2, [r3, #0]
 800580c:	605a      	str	r2, [r3, #4]
 800580e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8005810:	4b14      	ldr	r3, [pc, #80]	; (8005864 <MX_TIM7_Init+0x64>)
 8005812:	4a15      	ldr	r2, [pc, #84]	; (8005868 <MX_TIM7_Init+0x68>)
 8005814:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8005816:	4b13      	ldr	r3, [pc, #76]	; (8005864 <MX_TIM7_Init+0x64>)
 8005818:	2200      	movs	r2, #0
 800581a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800581c:	4b11      	ldr	r3, [pc, #68]	; (8005864 <MX_TIM7_Init+0x64>)
 800581e:	2200      	movs	r2, #0
 8005820:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8005822:	4b10      	ldr	r3, [pc, #64]	; (8005864 <MX_TIM7_Init+0x64>)
 8005824:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005828:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800582a:	4b0e      	ldr	r3, [pc, #56]	; (8005864 <MX_TIM7_Init+0x64>)
 800582c:	2200      	movs	r2, #0
 800582e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005830:	480c      	ldr	r0, [pc, #48]	; (8005864 <MX_TIM7_Init+0x64>)
 8005832:	f005 f89b 	bl	800a96c <HAL_TIM_Base_Init>
 8005836:	4603      	mov	r3, r0
 8005838:	2b00      	cmp	r3, #0
 800583a:	d001      	beq.n	8005840 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 800583c:	f7fe fdb6 	bl	80043ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005840:	2300      	movs	r3, #0
 8005842:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005844:	2300      	movs	r3, #0
 8005846:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005848:	1d3b      	adds	r3, r7, #4
 800584a:	4619      	mov	r1, r3
 800584c:	4805      	ldr	r0, [pc, #20]	; (8005864 <MX_TIM7_Init+0x64>)
 800584e:	f005 fb27 	bl	800aea0 <HAL_TIMEx_MasterConfigSynchronization>
 8005852:	4603      	mov	r3, r0
 8005854:	2b00      	cmp	r3, #0
 8005856:	d001      	beq.n	800585c <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8005858:	f7fe fda8 	bl	80043ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800585c:	bf00      	nop
 800585e:	3710      	adds	r7, #16
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}
 8005864:	20002630 	.word	0x20002630
 8005868:	40001400 	.word	0x40001400

0800586c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800586c:	b480      	push	{r7}
 800586e:	b085      	sub	sp, #20
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a0a      	ldr	r2, [pc, #40]	; (80058a4 <HAL_TIM_Base_MspInit+0x38>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d10b      	bne.n	8005896 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800587e:	4b0a      	ldr	r3, [pc, #40]	; (80058a8 <HAL_TIM_Base_MspInit+0x3c>)
 8005880:	69db      	ldr	r3, [r3, #28]
 8005882:	4a09      	ldr	r2, [pc, #36]	; (80058a8 <HAL_TIM_Base_MspInit+0x3c>)
 8005884:	f043 0320 	orr.w	r3, r3, #32
 8005888:	61d3      	str	r3, [r2, #28]
 800588a:	4b07      	ldr	r3, [pc, #28]	; (80058a8 <HAL_TIM_Base_MspInit+0x3c>)
 800588c:	69db      	ldr	r3, [r3, #28]
 800588e:	f003 0320 	and.w	r3, r3, #32
 8005892:	60fb      	str	r3, [r7, #12]
 8005894:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8005896:	bf00      	nop
 8005898:	3714      	adds	r7, #20
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	40001400 	.word	0x40001400
 80058a8:	40021000 	.word	0x40021000

080058ac <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart2_rx;
DMA_HandleTypeDef hdma_usart2_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80058b0:	4b14      	ldr	r3, [pc, #80]	; (8005904 <MX_UART4_Init+0x58>)
 80058b2:	4a15      	ldr	r2, [pc, #84]	; (8005908 <MX_UART4_Init+0x5c>)
 80058b4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80058b6:	4b13      	ldr	r3, [pc, #76]	; (8005904 <MX_UART4_Init+0x58>)
 80058b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80058bc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80058be:	4b11      	ldr	r3, [pc, #68]	; (8005904 <MX_UART4_Init+0x58>)
 80058c0:	2200      	movs	r2, #0
 80058c2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80058c4:	4b0f      	ldr	r3, [pc, #60]	; (8005904 <MX_UART4_Init+0x58>)
 80058c6:	2200      	movs	r2, #0
 80058c8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80058ca:	4b0e      	ldr	r3, [pc, #56]	; (8005904 <MX_UART4_Init+0x58>)
 80058cc:	2200      	movs	r2, #0
 80058ce:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80058d0:	4b0c      	ldr	r3, [pc, #48]	; (8005904 <MX_UART4_Init+0x58>)
 80058d2:	220c      	movs	r2, #12
 80058d4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80058d6:	4b0b      	ldr	r3, [pc, #44]	; (8005904 <MX_UART4_Init+0x58>)
 80058d8:	2200      	movs	r2, #0
 80058da:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80058dc:	4b09      	ldr	r3, [pc, #36]	; (8005904 <MX_UART4_Init+0x58>)
 80058de:	2200      	movs	r2, #0
 80058e0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80058e2:	4b08      	ldr	r3, [pc, #32]	; (8005904 <MX_UART4_Init+0x58>)
 80058e4:	2200      	movs	r2, #0
 80058e6:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80058e8:	4b06      	ldr	r3, [pc, #24]	; (8005904 <MX_UART4_Init+0x58>)
 80058ea:	2200      	movs	r2, #0
 80058ec:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80058ee:	4805      	ldr	r0, [pc, #20]	; (8005904 <MX_UART4_Init+0x58>)
 80058f0:	f005 fb74 	bl	800afdc <HAL_UART_Init>
 80058f4:	4603      	mov	r3, r0
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d001      	beq.n	80058fe <MX_UART4_Init+0x52>
  {
    Error_Handler();
 80058fa:	f7fe fd57 	bl	80043ac <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80058fe:	bf00      	nop
 8005900:	bd80      	pop	{r7, pc}
 8005902:	bf00      	nop
 8005904:	2000267c 	.word	0x2000267c
 8005908:	40004c00 	.word	0x40004c00

0800590c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005910:	4b14      	ldr	r3, [pc, #80]	; (8005964 <MX_USART1_UART_Init+0x58>)
 8005912:	4a15      	ldr	r2, [pc, #84]	; (8005968 <MX_USART1_UART_Init+0x5c>)
 8005914:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005916:	4b13      	ldr	r3, [pc, #76]	; (8005964 <MX_USART1_UART_Init+0x58>)
 8005918:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800591c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800591e:	4b11      	ldr	r3, [pc, #68]	; (8005964 <MX_USART1_UART_Init+0x58>)
 8005920:	2200      	movs	r2, #0
 8005922:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005924:	4b0f      	ldr	r3, [pc, #60]	; (8005964 <MX_USART1_UART_Init+0x58>)
 8005926:	2200      	movs	r2, #0
 8005928:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800592a:	4b0e      	ldr	r3, [pc, #56]	; (8005964 <MX_USART1_UART_Init+0x58>)
 800592c:	2200      	movs	r2, #0
 800592e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005930:	4b0c      	ldr	r3, [pc, #48]	; (8005964 <MX_USART1_UART_Init+0x58>)
 8005932:	220c      	movs	r2, #12
 8005934:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005936:	4b0b      	ldr	r3, [pc, #44]	; (8005964 <MX_USART1_UART_Init+0x58>)
 8005938:	2200      	movs	r2, #0
 800593a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800593c:	4b09      	ldr	r3, [pc, #36]	; (8005964 <MX_USART1_UART_Init+0x58>)
 800593e:	2200      	movs	r2, #0
 8005940:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005942:	4b08      	ldr	r3, [pc, #32]	; (8005964 <MX_USART1_UART_Init+0x58>)
 8005944:	2200      	movs	r2, #0
 8005946:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005948:	4b06      	ldr	r3, [pc, #24]	; (8005964 <MX_USART1_UART_Init+0x58>)
 800594a:	2200      	movs	r2, #0
 800594c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800594e:	4805      	ldr	r0, [pc, #20]	; (8005964 <MX_USART1_UART_Init+0x58>)
 8005950:	f005 fb44 	bl	800afdc <HAL_UART_Init>
 8005954:	4603      	mov	r3, r0
 8005956:	2b00      	cmp	r3, #0
 8005958:	d001      	beq.n	800595e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800595a:	f7fe fd27 	bl	80043ac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800595e:	bf00      	nop
 8005960:	bd80      	pop	{r7, pc}
 8005962:	bf00      	nop
 8005964:	20002704 	.word	0x20002704
 8005968:	40013800 	.word	0x40013800

0800596c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005970:	4b16      	ldr	r3, [pc, #88]	; (80059cc <MX_USART2_UART_Init+0x60>)
 8005972:	4a17      	ldr	r2, [pc, #92]	; (80059d0 <MX_USART2_UART_Init+0x64>)
 8005974:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005976:	4b15      	ldr	r3, [pc, #84]	; (80059cc <MX_USART2_UART_Init+0x60>)
 8005978:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800597c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800597e:	4b13      	ldr	r3, [pc, #76]	; (80059cc <MX_USART2_UART_Init+0x60>)
 8005980:	2200      	movs	r2, #0
 8005982:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005984:	4b11      	ldr	r3, [pc, #68]	; (80059cc <MX_USART2_UART_Init+0x60>)
 8005986:	2200      	movs	r2, #0
 8005988:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800598a:	4b10      	ldr	r3, [pc, #64]	; (80059cc <MX_USART2_UART_Init+0x60>)
 800598c:	2200      	movs	r2, #0
 800598e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005990:	4b0e      	ldr	r3, [pc, #56]	; (80059cc <MX_USART2_UART_Init+0x60>)
 8005992:	220c      	movs	r2, #12
 8005994:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005996:	4b0d      	ldr	r3, [pc, #52]	; (80059cc <MX_USART2_UART_Init+0x60>)
 8005998:	2200      	movs	r2, #0
 800599a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800599c:	4b0b      	ldr	r3, [pc, #44]	; (80059cc <MX_USART2_UART_Init+0x60>)
 800599e:	2200      	movs	r2, #0
 80059a0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80059a2:	4b0a      	ldr	r3, [pc, #40]	; (80059cc <MX_USART2_UART_Init+0x60>)
 80059a4:	2200      	movs	r2, #0
 80059a6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 80059a8:	4b08      	ldr	r3, [pc, #32]	; (80059cc <MX_USART2_UART_Init+0x60>)
 80059aa:	2220      	movs	r2, #32
 80059ac:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 80059ae:	4b07      	ldr	r3, [pc, #28]	; (80059cc <MX_USART2_UART_Init+0x60>)
 80059b0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80059b4:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80059b6:	4805      	ldr	r0, [pc, #20]	; (80059cc <MX_USART2_UART_Init+0x60>)
 80059b8:	f005 fb10 	bl	800afdc <HAL_UART_Init>
 80059bc:	4603      	mov	r3, r0
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d001      	beq.n	80059c6 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 80059c2:	f7fe fcf3 	bl	80043ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80059c6:	bf00      	nop
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	bf00      	nop
 80059cc:	2000278c 	.word	0x2000278c
 80059d0:	40004400 	.word	0x40004400

080059d4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80059d8:	4b14      	ldr	r3, [pc, #80]	; (8005a2c <MX_USART3_UART_Init+0x58>)
 80059da:	4a15      	ldr	r2, [pc, #84]	; (8005a30 <MX_USART3_UART_Init+0x5c>)
 80059dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80059de:	4b13      	ldr	r3, [pc, #76]	; (8005a2c <MX_USART3_UART_Init+0x58>)
 80059e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80059e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80059e6:	4b11      	ldr	r3, [pc, #68]	; (8005a2c <MX_USART3_UART_Init+0x58>)
 80059e8:	2200      	movs	r2, #0
 80059ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80059ec:	4b0f      	ldr	r3, [pc, #60]	; (8005a2c <MX_USART3_UART_Init+0x58>)
 80059ee:	2200      	movs	r2, #0
 80059f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80059f2:	4b0e      	ldr	r3, [pc, #56]	; (8005a2c <MX_USART3_UART_Init+0x58>)
 80059f4:	2200      	movs	r2, #0
 80059f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80059f8:	4b0c      	ldr	r3, [pc, #48]	; (8005a2c <MX_USART3_UART_Init+0x58>)
 80059fa:	220c      	movs	r2, #12
 80059fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80059fe:	4b0b      	ldr	r3, [pc, #44]	; (8005a2c <MX_USART3_UART_Init+0x58>)
 8005a00:	2200      	movs	r2, #0
 8005a02:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005a04:	4b09      	ldr	r3, [pc, #36]	; (8005a2c <MX_USART3_UART_Init+0x58>)
 8005a06:	2200      	movs	r2, #0
 8005a08:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005a0a:	4b08      	ldr	r3, [pc, #32]	; (8005a2c <MX_USART3_UART_Init+0x58>)
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005a10:	4b06      	ldr	r3, [pc, #24]	; (8005a2c <MX_USART3_UART_Init+0x58>)
 8005a12:	2200      	movs	r2, #0
 8005a14:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005a16:	4805      	ldr	r0, [pc, #20]	; (8005a2c <MX_USART3_UART_Init+0x58>)
 8005a18:	f005 fae0 	bl	800afdc <HAL_UART_Init>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d001      	beq.n	8005a26 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8005a22:	f7fe fcc3 	bl	80043ac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005a26:	bf00      	nop
 8005a28:	bd80      	pop	{r7, pc}
 8005a2a:	bf00      	nop
 8005a2c:	20002814 	.word	0x20002814
 8005a30:	40004800 	.word	0x40004800

08005a34 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b090      	sub	sp, #64	; 0x40
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a3c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005a40:	2200      	movs	r2, #0
 8005a42:	601a      	str	r2, [r3, #0]
 8005a44:	605a      	str	r2, [r3, #4]
 8005a46:	609a      	str	r2, [r3, #8]
 8005a48:	60da      	str	r2, [r3, #12]
 8005a4a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4aa0      	ldr	r2, [pc, #640]	; (8005cd4 <HAL_UART_MspInit+0x2a0>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d131      	bne.n	8005aba <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8005a56:	4ba0      	ldr	r3, [pc, #640]	; (8005cd8 <HAL_UART_MspInit+0x2a4>)
 8005a58:	69db      	ldr	r3, [r3, #28]
 8005a5a:	4a9f      	ldr	r2, [pc, #636]	; (8005cd8 <HAL_UART_MspInit+0x2a4>)
 8005a5c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005a60:	61d3      	str	r3, [r2, #28]
 8005a62:	4b9d      	ldr	r3, [pc, #628]	; (8005cd8 <HAL_UART_MspInit+0x2a4>)
 8005a64:	69db      	ldr	r3, [r3, #28]
 8005a66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005a6a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005a6e:	4b9a      	ldr	r3, [pc, #616]	; (8005cd8 <HAL_UART_MspInit+0x2a4>)
 8005a70:	695b      	ldr	r3, [r3, #20]
 8005a72:	4a99      	ldr	r2, [pc, #612]	; (8005cd8 <HAL_UART_MspInit+0x2a4>)
 8005a74:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005a78:	6153      	str	r3, [r2, #20]
 8005a7a:	4b97      	ldr	r3, [pc, #604]	; (8005cd8 <HAL_UART_MspInit+0x2a4>)
 8005a7c:	695b      	ldr	r3, [r3, #20]
 8005a7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005a82:	627b      	str	r3, [r7, #36]	; 0x24
 8005a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005a86:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a8c:	2302      	movs	r3, #2
 8005a8e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a90:	2300      	movs	r3, #0
 8005a92:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005a94:	2303      	movs	r3, #3
 8005a96:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8005a98:	2305      	movs	r3, #5
 8005a9a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005a9c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005aa0:	4619      	mov	r1, r3
 8005aa2:	488e      	ldr	r0, [pc, #568]	; (8005cdc <HAL_UART_MspInit+0x2a8>)
 8005aa4:	f000 ff18 	bl	80068d8 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	2105      	movs	r1, #5
 8005aac:	2034      	movs	r0, #52	; 0x34
 8005aae:	f000 facb 	bl	8006048 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8005ab2:	2034      	movs	r0, #52	; 0x34
 8005ab4:	f000 fae4 	bl	8006080 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005ab8:	e15c      	b.n	8005d74 <HAL_UART_MspInit+0x340>
  else if(uartHandle->Instance==USART1)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a88      	ldr	r2, [pc, #544]	; (8005ce0 <HAL_UART_MspInit+0x2ac>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	f040 8081 	bne.w	8005bc8 <HAL_UART_MspInit+0x194>
    __HAL_RCC_USART1_CLK_ENABLE();
 8005ac6:	4b84      	ldr	r3, [pc, #528]	; (8005cd8 <HAL_UART_MspInit+0x2a4>)
 8005ac8:	699b      	ldr	r3, [r3, #24]
 8005aca:	4a83      	ldr	r2, [pc, #524]	; (8005cd8 <HAL_UART_MspInit+0x2a4>)
 8005acc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005ad0:	6193      	str	r3, [r2, #24]
 8005ad2:	4b81      	ldr	r3, [pc, #516]	; (8005cd8 <HAL_UART_MspInit+0x2a4>)
 8005ad4:	699b      	ldr	r3, [r3, #24]
 8005ad6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ada:	623b      	str	r3, [r7, #32]
 8005adc:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ade:	4b7e      	ldr	r3, [pc, #504]	; (8005cd8 <HAL_UART_MspInit+0x2a4>)
 8005ae0:	695b      	ldr	r3, [r3, #20]
 8005ae2:	4a7d      	ldr	r2, [pc, #500]	; (8005cd8 <HAL_UART_MspInit+0x2a4>)
 8005ae4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ae8:	6153      	str	r3, [r2, #20]
 8005aea:	4b7b      	ldr	r3, [pc, #492]	; (8005cd8 <HAL_UART_MspInit+0x2a4>)
 8005aec:	695b      	ldr	r3, [r3, #20]
 8005aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005af2:	61fb      	str	r3, [r7, #28]
 8005af4:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005af6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005afa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005afc:	2302      	movs	r3, #2
 8005afe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b00:	2300      	movs	r3, #0
 8005b02:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005b04:	2303      	movs	r3, #3
 8005b06:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005b08:	2307      	movs	r3, #7
 8005b0a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b0c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005b10:	4619      	mov	r1, r3
 8005b12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005b16:	f000 fedf 	bl	80068d8 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8005b1a:	4b72      	ldr	r3, [pc, #456]	; (8005ce4 <HAL_UART_MspInit+0x2b0>)
 8005b1c:	4a72      	ldr	r2, [pc, #456]	; (8005ce8 <HAL_UART_MspInit+0x2b4>)
 8005b1e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005b20:	4b70      	ldr	r3, [pc, #448]	; (8005ce4 <HAL_UART_MspInit+0x2b0>)
 8005b22:	2210      	movs	r2, #16
 8005b24:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b26:	4b6f      	ldr	r3, [pc, #444]	; (8005ce4 <HAL_UART_MspInit+0x2b0>)
 8005b28:	2200      	movs	r2, #0
 8005b2a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005b2c:	4b6d      	ldr	r3, [pc, #436]	; (8005ce4 <HAL_UART_MspInit+0x2b0>)
 8005b2e:	2280      	movs	r2, #128	; 0x80
 8005b30:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005b32:	4b6c      	ldr	r3, [pc, #432]	; (8005ce4 <HAL_UART_MspInit+0x2b0>)
 8005b34:	2200      	movs	r2, #0
 8005b36:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005b38:	4b6a      	ldr	r3, [pc, #424]	; (8005ce4 <HAL_UART_MspInit+0x2b0>)
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8005b3e:	4b69      	ldr	r3, [pc, #420]	; (8005ce4 <HAL_UART_MspInit+0x2b0>)
 8005b40:	2200      	movs	r2, #0
 8005b42:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005b44:	4b67      	ldr	r3, [pc, #412]	; (8005ce4 <HAL_UART_MspInit+0x2b0>)
 8005b46:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8005b4a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8005b4c:	4865      	ldr	r0, [pc, #404]	; (8005ce4 <HAL_UART_MspInit+0x2b0>)
 8005b4e:	f000 fab3 	bl	80060b8 <HAL_DMA_Init>
 8005b52:	4603      	mov	r3, r0
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d001      	beq.n	8005b5c <HAL_UART_MspInit+0x128>
      Error_Handler();
 8005b58:	f7fe fc28 	bl	80043ac <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	4a61      	ldr	r2, [pc, #388]	; (8005ce4 <HAL_UART_MspInit+0x2b0>)
 8005b60:	671a      	str	r2, [r3, #112]	; 0x70
 8005b62:	4a60      	ldr	r2, [pc, #384]	; (8005ce4 <HAL_UART_MspInit+0x2b0>)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8005b68:	4b60      	ldr	r3, [pc, #384]	; (8005cec <HAL_UART_MspInit+0x2b8>)
 8005b6a:	4a61      	ldr	r2, [pc, #388]	; (8005cf0 <HAL_UART_MspInit+0x2bc>)
 8005b6c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005b6e:	4b5f      	ldr	r3, [pc, #380]	; (8005cec <HAL_UART_MspInit+0x2b8>)
 8005b70:	2200      	movs	r2, #0
 8005b72:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b74:	4b5d      	ldr	r3, [pc, #372]	; (8005cec <HAL_UART_MspInit+0x2b8>)
 8005b76:	2200      	movs	r2, #0
 8005b78:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005b7a:	4b5c      	ldr	r3, [pc, #368]	; (8005cec <HAL_UART_MspInit+0x2b8>)
 8005b7c:	2280      	movs	r2, #128	; 0x80
 8005b7e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005b80:	4b5a      	ldr	r3, [pc, #360]	; (8005cec <HAL_UART_MspInit+0x2b8>)
 8005b82:	2200      	movs	r2, #0
 8005b84:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005b86:	4b59      	ldr	r3, [pc, #356]	; (8005cec <HAL_UART_MspInit+0x2b8>)
 8005b88:	2200      	movs	r2, #0
 8005b8a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8005b8c:	4b57      	ldr	r3, [pc, #348]	; (8005cec <HAL_UART_MspInit+0x2b8>)
 8005b8e:	2200      	movs	r2, #0
 8005b90:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005b92:	4b56      	ldr	r3, [pc, #344]	; (8005cec <HAL_UART_MspInit+0x2b8>)
 8005b94:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8005b98:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005b9a:	4854      	ldr	r0, [pc, #336]	; (8005cec <HAL_UART_MspInit+0x2b8>)
 8005b9c:	f000 fa8c 	bl	80060b8 <HAL_DMA_Init>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d001      	beq.n	8005baa <HAL_UART_MspInit+0x176>
      Error_Handler();
 8005ba6:	f7fe fc01 	bl	80043ac <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4a4f      	ldr	r2, [pc, #316]	; (8005cec <HAL_UART_MspInit+0x2b8>)
 8005bae:	675a      	str	r2, [r3, #116]	; 0x74
 8005bb0:	4a4e      	ldr	r2, [pc, #312]	; (8005cec <HAL_UART_MspInit+0x2b8>)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	2105      	movs	r1, #5
 8005bba:	2025      	movs	r0, #37	; 0x25
 8005bbc:	f000 fa44 	bl	8006048 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005bc0:	2025      	movs	r0, #37	; 0x25
 8005bc2:	f000 fa5d 	bl	8006080 <HAL_NVIC_EnableIRQ>
}
 8005bc6:	e0d5      	b.n	8005d74 <HAL_UART_MspInit+0x340>
  else if(uartHandle->Instance==USART2)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a49      	ldr	r2, [pc, #292]	; (8005cf4 <HAL_UART_MspInit+0x2c0>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	f040 809a 	bne.w	8005d08 <HAL_UART_MspInit+0x2d4>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005bd4:	4b40      	ldr	r3, [pc, #256]	; (8005cd8 <HAL_UART_MspInit+0x2a4>)
 8005bd6:	69db      	ldr	r3, [r3, #28]
 8005bd8:	4a3f      	ldr	r2, [pc, #252]	; (8005cd8 <HAL_UART_MspInit+0x2a4>)
 8005bda:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005bde:	61d3      	str	r3, [r2, #28]
 8005be0:	4b3d      	ldr	r3, [pc, #244]	; (8005cd8 <HAL_UART_MspInit+0x2a4>)
 8005be2:	69db      	ldr	r3, [r3, #28]
 8005be4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005be8:	61bb      	str	r3, [r7, #24]
 8005bea:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005bec:	4b3a      	ldr	r3, [pc, #232]	; (8005cd8 <HAL_UART_MspInit+0x2a4>)
 8005bee:	695b      	ldr	r3, [r3, #20]
 8005bf0:	4a39      	ldr	r2, [pc, #228]	; (8005cd8 <HAL_UART_MspInit+0x2a4>)
 8005bf2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005bf6:	6153      	str	r3, [r2, #20]
 8005bf8:	4b37      	ldr	r3, [pc, #220]	; (8005cd8 <HAL_UART_MspInit+0x2a4>)
 8005bfa:	695b      	ldr	r3, [r3, #20]
 8005bfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c00:	617b      	str	r3, [r7, #20]
 8005c02:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005c04:	230c      	movs	r3, #12
 8005c06:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c08:	2302      	movs	r3, #2
 8005c0a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005c10:	2303      	movs	r3, #3
 8005c12:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005c14:	2307      	movs	r3, #7
 8005c16:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c18:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005c1c:	4619      	mov	r1, r3
 8005c1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005c22:	f000 fe59 	bl	80068d8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8005c26:	4b34      	ldr	r3, [pc, #208]	; (8005cf8 <HAL_UART_MspInit+0x2c4>)
 8005c28:	4a34      	ldr	r2, [pc, #208]	; (8005cfc <HAL_UART_MspInit+0x2c8>)
 8005c2a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005c2c:	4b32      	ldr	r3, [pc, #200]	; (8005cf8 <HAL_UART_MspInit+0x2c4>)
 8005c2e:	2200      	movs	r2, #0
 8005c30:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005c32:	4b31      	ldr	r3, [pc, #196]	; (8005cf8 <HAL_UART_MspInit+0x2c4>)
 8005c34:	2200      	movs	r2, #0
 8005c36:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005c38:	4b2f      	ldr	r3, [pc, #188]	; (8005cf8 <HAL_UART_MspInit+0x2c4>)
 8005c3a:	2280      	movs	r2, #128	; 0x80
 8005c3c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005c3e:	4b2e      	ldr	r3, [pc, #184]	; (8005cf8 <HAL_UART_MspInit+0x2c4>)
 8005c40:	2200      	movs	r2, #0
 8005c42:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005c44:	4b2c      	ldr	r3, [pc, #176]	; (8005cf8 <HAL_UART_MspInit+0x2c4>)
 8005c46:	2200      	movs	r2, #0
 8005c48:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8005c4a:	4b2b      	ldr	r3, [pc, #172]	; (8005cf8 <HAL_UART_MspInit+0x2c4>)
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005c50:	4b29      	ldr	r3, [pc, #164]	; (8005cf8 <HAL_UART_MspInit+0x2c4>)
 8005c52:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8005c56:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005c58:	4827      	ldr	r0, [pc, #156]	; (8005cf8 <HAL_UART_MspInit+0x2c4>)
 8005c5a:	f000 fa2d 	bl	80060b8 <HAL_DMA_Init>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d001      	beq.n	8005c68 <HAL_UART_MspInit+0x234>
      Error_Handler();
 8005c64:	f7fe fba2 	bl	80043ac <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	4a23      	ldr	r2, [pc, #140]	; (8005cf8 <HAL_UART_MspInit+0x2c4>)
 8005c6c:	675a      	str	r2, [r3, #116]	; 0x74
 8005c6e:	4a22      	ldr	r2, [pc, #136]	; (8005cf8 <HAL_UART_MspInit+0x2c4>)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8005c74:	4b22      	ldr	r3, [pc, #136]	; (8005d00 <HAL_UART_MspInit+0x2cc>)
 8005c76:	4a23      	ldr	r2, [pc, #140]	; (8005d04 <HAL_UART_MspInit+0x2d0>)
 8005c78:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005c7a:	4b21      	ldr	r3, [pc, #132]	; (8005d00 <HAL_UART_MspInit+0x2cc>)
 8005c7c:	2210      	movs	r2, #16
 8005c7e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005c80:	4b1f      	ldr	r3, [pc, #124]	; (8005d00 <HAL_UART_MspInit+0x2cc>)
 8005c82:	2200      	movs	r2, #0
 8005c84:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005c86:	4b1e      	ldr	r3, [pc, #120]	; (8005d00 <HAL_UART_MspInit+0x2cc>)
 8005c88:	2280      	movs	r2, #128	; 0x80
 8005c8a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005c8c:	4b1c      	ldr	r3, [pc, #112]	; (8005d00 <HAL_UART_MspInit+0x2cc>)
 8005c8e:	2200      	movs	r2, #0
 8005c90:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005c92:	4b1b      	ldr	r3, [pc, #108]	; (8005d00 <HAL_UART_MspInit+0x2cc>)
 8005c94:	2200      	movs	r2, #0
 8005c96:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8005c98:	4b19      	ldr	r3, [pc, #100]	; (8005d00 <HAL_UART_MspInit+0x2cc>)
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005c9e:	4b18      	ldr	r3, [pc, #96]	; (8005d00 <HAL_UART_MspInit+0x2cc>)
 8005ca0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005ca4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005ca6:	4816      	ldr	r0, [pc, #88]	; (8005d00 <HAL_UART_MspInit+0x2cc>)
 8005ca8:	f000 fa06 	bl	80060b8 <HAL_DMA_Init>
 8005cac:	4603      	mov	r3, r0
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d001      	beq.n	8005cb6 <HAL_UART_MspInit+0x282>
      Error_Handler();
 8005cb2:	f7fe fb7b 	bl	80043ac <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	4a11      	ldr	r2, [pc, #68]	; (8005d00 <HAL_UART_MspInit+0x2cc>)
 8005cba:	671a      	str	r2, [r3, #112]	; 0x70
 8005cbc:	4a10      	ldr	r2, [pc, #64]	; (8005d00 <HAL_UART_MspInit+0x2cc>)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	2105      	movs	r1, #5
 8005cc6:	2026      	movs	r0, #38	; 0x26
 8005cc8:	f000 f9be 	bl	8006048 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005ccc:	2026      	movs	r0, #38	; 0x26
 8005cce:	f000 f9d7 	bl	8006080 <HAL_NVIC_EnableIRQ>
}
 8005cd2:	e04f      	b.n	8005d74 <HAL_UART_MspInit+0x340>
 8005cd4:	40004c00 	.word	0x40004c00
 8005cd8:	40021000 	.word	0x40021000
 8005cdc:	48000800 	.word	0x48000800
 8005ce0:	40013800 	.word	0x40013800
 8005ce4:	2000289c 	.word	0x2000289c
 8005ce8:	40020044 	.word	0x40020044
 8005cec:	200028e0 	.word	0x200028e0
 8005cf0:	40020058 	.word	0x40020058
 8005cf4:	40004400 	.word	0x40004400
 8005cf8:	20002924 	.word	0x20002924
 8005cfc:	4002006c 	.word	0x4002006c
 8005d00:	20002968 	.word	0x20002968
 8005d04:	40020080 	.word	0x40020080
  else if(uartHandle->Instance==USART3)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a1b      	ldr	r2, [pc, #108]	; (8005d7c <HAL_UART_MspInit+0x348>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d130      	bne.n	8005d74 <HAL_UART_MspInit+0x340>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005d12:	4b1b      	ldr	r3, [pc, #108]	; (8005d80 <HAL_UART_MspInit+0x34c>)
 8005d14:	69db      	ldr	r3, [r3, #28]
 8005d16:	4a1a      	ldr	r2, [pc, #104]	; (8005d80 <HAL_UART_MspInit+0x34c>)
 8005d18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d1c:	61d3      	str	r3, [r2, #28]
 8005d1e:	4b18      	ldr	r3, [pc, #96]	; (8005d80 <HAL_UART_MspInit+0x34c>)
 8005d20:	69db      	ldr	r3, [r3, #28]
 8005d22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d26:	613b      	str	r3, [r7, #16]
 8005d28:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d2a:	4b15      	ldr	r3, [pc, #84]	; (8005d80 <HAL_UART_MspInit+0x34c>)
 8005d2c:	695b      	ldr	r3, [r3, #20]
 8005d2e:	4a14      	ldr	r2, [pc, #80]	; (8005d80 <HAL_UART_MspInit+0x34c>)
 8005d30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d34:	6153      	str	r3, [r2, #20]
 8005d36:	4b12      	ldr	r3, [pc, #72]	; (8005d80 <HAL_UART_MspInit+0x34c>)
 8005d38:	695b      	ldr	r3, [r3, #20]
 8005d3a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d3e:	60fb      	str	r3, [r7, #12]
 8005d40:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005d42:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005d46:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d48:	2302      	movs	r3, #2
 8005d4a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005d50:	2303      	movs	r3, #3
 8005d52:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005d54:	2307      	movs	r3, #7
 8005d56:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d58:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005d5c:	4619      	mov	r1, r3
 8005d5e:	4809      	ldr	r0, [pc, #36]	; (8005d84 <HAL_UART_MspInit+0x350>)
 8005d60:	f000 fdba 	bl	80068d8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8005d64:	2200      	movs	r2, #0
 8005d66:	2105      	movs	r1, #5
 8005d68:	2027      	movs	r0, #39	; 0x27
 8005d6a:	f000 f96d 	bl	8006048 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005d6e:	2027      	movs	r0, #39	; 0x27
 8005d70:	f000 f986 	bl	8006080 <HAL_NVIC_EnableIRQ>
}
 8005d74:	bf00      	nop
 8005d76:	3740      	adds	r7, #64	; 0x40
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}
 8005d7c:	40004800 	.word	0x40004800
 8005d80:	40021000 	.word	0x40021000
 8005d84:	48000400 	.word	0x48000400

08005d88 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005d88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005dc0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8005d8c:	f7ff fb34 	bl	80053f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005d90:	480c      	ldr	r0, [pc, #48]	; (8005dc4 <LoopForever+0x6>)
  ldr r1, =_edata
 8005d92:	490d      	ldr	r1, [pc, #52]	; (8005dc8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005d94:	4a0d      	ldr	r2, [pc, #52]	; (8005dcc <LoopForever+0xe>)
  movs r3, #0
 8005d96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005d98:	e002      	b.n	8005da0 <LoopCopyDataInit>

08005d9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005d9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005d9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005d9e:	3304      	adds	r3, #4

08005da0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005da0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005da2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005da4:	d3f9      	bcc.n	8005d9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005da6:	4a0a      	ldr	r2, [pc, #40]	; (8005dd0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005da8:	4c0a      	ldr	r4, [pc, #40]	; (8005dd4 <LoopForever+0x16>)
  movs r3, #0
 8005daa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005dac:	e001      	b.n	8005db2 <LoopFillZerobss>

08005dae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005dae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005db0:	3204      	adds	r2, #4

08005db2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005db2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005db4:	d3fb      	bcc.n	8005dae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005db6:	f00a fbad 	bl	8010514 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005dba:	f7fe fa59 	bl	8004270 <main>

08005dbe <LoopForever>:

LoopForever:
    b LoopForever
 8005dbe:	e7fe      	b.n	8005dbe <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005dc0:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8005dc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005dc8:	20000110 	.word	0x20000110
  ldr r2, =_sidata
 8005dcc:	08010c40 	.word	0x08010c40
  ldr r2, =_sbss
 8005dd0:	20000110 	.word	0x20000110
  ldr r4, =_ebss
 8005dd4:	20003198 	.word	0x20003198

08005dd8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005dd8:	e7fe      	b.n	8005dd8 <ADC1_2_IRQHandler>
	...

08005ddc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005de0:	4b08      	ldr	r3, [pc, #32]	; (8005e04 <HAL_Init+0x28>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a07      	ldr	r2, [pc, #28]	; (8005e04 <HAL_Init+0x28>)
 8005de6:	f043 0310 	orr.w	r3, r3, #16
 8005dea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005dec:	2003      	movs	r0, #3
 8005dee:	f000 f920 	bl	8006032 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005df2:	200f      	movs	r0, #15
 8005df4:	f7ff fa16 	bl	8005224 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005df8:	f7ff f9ec 	bl	80051d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005dfc:	2300      	movs	r3, #0
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	bd80      	pop	{r7, pc}
 8005e02:	bf00      	nop
 8005e04:	40022000 	.word	0x40022000

08005e08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005e0c:	4b06      	ldr	r3, [pc, #24]	; (8005e28 <HAL_IncTick+0x20>)
 8005e0e:	781b      	ldrb	r3, [r3, #0]
 8005e10:	461a      	mov	r2, r3
 8005e12:	4b06      	ldr	r3, [pc, #24]	; (8005e2c <HAL_IncTick+0x24>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4413      	add	r3, r2
 8005e18:	4a04      	ldr	r2, [pc, #16]	; (8005e2c <HAL_IncTick+0x24>)
 8005e1a:	6013      	str	r3, [r2, #0]
}
 8005e1c:	bf00      	nop
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e24:	4770      	bx	lr
 8005e26:	bf00      	nop
 8005e28:	200000b8 	.word	0x200000b8
 8005e2c:	200029ac 	.word	0x200029ac

08005e30 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005e30:	b480      	push	{r7}
 8005e32:	af00      	add	r7, sp, #0
  return uwTick;  
 8005e34:	4b03      	ldr	r3, [pc, #12]	; (8005e44 <HAL_GetTick+0x14>)
 8005e36:	681b      	ldr	r3, [r3, #0]
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e40:	4770      	bx	lr
 8005e42:	bf00      	nop
 8005e44:	200029ac 	.word	0x200029ac

08005e48 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b084      	sub	sp, #16
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005e50:	f7ff ffee 	bl	8005e30 <HAL_GetTick>
 8005e54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e60:	d005      	beq.n	8005e6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005e62:	4b0a      	ldr	r3, [pc, #40]	; (8005e8c <HAL_Delay+0x44>)
 8005e64:	781b      	ldrb	r3, [r3, #0]
 8005e66:	461a      	mov	r2, r3
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	4413      	add	r3, r2
 8005e6c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8005e6e:	bf00      	nop
 8005e70:	f7ff ffde 	bl	8005e30 <HAL_GetTick>
 8005e74:	4602      	mov	r2, r0
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	1ad3      	subs	r3, r2, r3
 8005e7a:	68fa      	ldr	r2, [r7, #12]
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	d8f7      	bhi.n	8005e70 <HAL_Delay+0x28>
  {
  }
}
 8005e80:	bf00      	nop
 8005e82:	bf00      	nop
 8005e84:	3710      	adds	r7, #16
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop
 8005e8c:	200000b8 	.word	0x200000b8

08005e90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b085      	sub	sp, #20
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f003 0307 	and.w	r3, r3, #7
 8005e9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005ea0:	4b0c      	ldr	r3, [pc, #48]	; (8005ed4 <__NVIC_SetPriorityGrouping+0x44>)
 8005ea2:	68db      	ldr	r3, [r3, #12]
 8005ea4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005ea6:	68ba      	ldr	r2, [r7, #8]
 8005ea8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005eac:	4013      	ands	r3, r2
 8005eae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005eb8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005ebc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ec0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005ec2:	4a04      	ldr	r2, [pc, #16]	; (8005ed4 <__NVIC_SetPriorityGrouping+0x44>)
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	60d3      	str	r3, [r2, #12]
}
 8005ec8:	bf00      	nop
 8005eca:	3714      	adds	r7, #20
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed2:	4770      	bx	lr
 8005ed4:	e000ed00 	.word	0xe000ed00

08005ed8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005edc:	4b04      	ldr	r3, [pc, #16]	; (8005ef0 <__NVIC_GetPriorityGrouping+0x18>)
 8005ede:	68db      	ldr	r3, [r3, #12]
 8005ee0:	0a1b      	lsrs	r3, r3, #8
 8005ee2:	f003 0307 	and.w	r3, r3, #7
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr
 8005ef0:	e000ed00 	.word	0xe000ed00

08005ef4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b083      	sub	sp, #12
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	4603      	mov	r3, r0
 8005efc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	db0b      	blt.n	8005f1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005f06:	79fb      	ldrb	r3, [r7, #7]
 8005f08:	f003 021f 	and.w	r2, r3, #31
 8005f0c:	4907      	ldr	r1, [pc, #28]	; (8005f2c <__NVIC_EnableIRQ+0x38>)
 8005f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f12:	095b      	lsrs	r3, r3, #5
 8005f14:	2001      	movs	r0, #1
 8005f16:	fa00 f202 	lsl.w	r2, r0, r2
 8005f1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005f1e:	bf00      	nop
 8005f20:	370c      	adds	r7, #12
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr
 8005f2a:	bf00      	nop
 8005f2c:	e000e100 	.word	0xe000e100

08005f30 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b083      	sub	sp, #12
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	4603      	mov	r3, r0
 8005f38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	db12      	blt.n	8005f68 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005f42:	79fb      	ldrb	r3, [r7, #7]
 8005f44:	f003 021f 	and.w	r2, r3, #31
 8005f48:	490a      	ldr	r1, [pc, #40]	; (8005f74 <__NVIC_DisableIRQ+0x44>)
 8005f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f4e:	095b      	lsrs	r3, r3, #5
 8005f50:	2001      	movs	r0, #1
 8005f52:	fa00 f202 	lsl.w	r2, r0, r2
 8005f56:	3320      	adds	r3, #32
 8005f58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005f5c:	f3bf 8f4f 	dsb	sy
}
 8005f60:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005f62:	f3bf 8f6f 	isb	sy
}
 8005f66:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005f68:	bf00      	nop
 8005f6a:	370c      	adds	r7, #12
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr
 8005f74:	e000e100 	.word	0xe000e100

08005f78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b083      	sub	sp, #12
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	4603      	mov	r3, r0
 8005f80:	6039      	str	r1, [r7, #0]
 8005f82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	db0a      	blt.n	8005fa2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	b2da      	uxtb	r2, r3
 8005f90:	490c      	ldr	r1, [pc, #48]	; (8005fc4 <__NVIC_SetPriority+0x4c>)
 8005f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f96:	0112      	lsls	r2, r2, #4
 8005f98:	b2d2      	uxtb	r2, r2
 8005f9a:	440b      	add	r3, r1
 8005f9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005fa0:	e00a      	b.n	8005fb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	b2da      	uxtb	r2, r3
 8005fa6:	4908      	ldr	r1, [pc, #32]	; (8005fc8 <__NVIC_SetPriority+0x50>)
 8005fa8:	79fb      	ldrb	r3, [r7, #7]
 8005faa:	f003 030f 	and.w	r3, r3, #15
 8005fae:	3b04      	subs	r3, #4
 8005fb0:	0112      	lsls	r2, r2, #4
 8005fb2:	b2d2      	uxtb	r2, r2
 8005fb4:	440b      	add	r3, r1
 8005fb6:	761a      	strb	r2, [r3, #24]
}
 8005fb8:	bf00      	nop
 8005fba:	370c      	adds	r7, #12
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr
 8005fc4:	e000e100 	.word	0xe000e100
 8005fc8:	e000ed00 	.word	0xe000ed00

08005fcc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b089      	sub	sp, #36	; 0x24
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	60f8      	str	r0, [r7, #12]
 8005fd4:	60b9      	str	r1, [r7, #8]
 8005fd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f003 0307 	and.w	r3, r3, #7
 8005fde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005fe0:	69fb      	ldr	r3, [r7, #28]
 8005fe2:	f1c3 0307 	rsb	r3, r3, #7
 8005fe6:	2b04      	cmp	r3, #4
 8005fe8:	bf28      	it	cs
 8005fea:	2304      	movcs	r3, #4
 8005fec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005fee:	69fb      	ldr	r3, [r7, #28]
 8005ff0:	3304      	adds	r3, #4
 8005ff2:	2b06      	cmp	r3, #6
 8005ff4:	d902      	bls.n	8005ffc <NVIC_EncodePriority+0x30>
 8005ff6:	69fb      	ldr	r3, [r7, #28]
 8005ff8:	3b03      	subs	r3, #3
 8005ffa:	e000      	b.n	8005ffe <NVIC_EncodePriority+0x32>
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006000:	f04f 32ff 	mov.w	r2, #4294967295
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	fa02 f303 	lsl.w	r3, r2, r3
 800600a:	43da      	mvns	r2, r3
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	401a      	ands	r2, r3
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006014:	f04f 31ff 	mov.w	r1, #4294967295
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	fa01 f303 	lsl.w	r3, r1, r3
 800601e:	43d9      	mvns	r1, r3
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006024:	4313      	orrs	r3, r2
         );
}
 8006026:	4618      	mov	r0, r3
 8006028:	3724      	adds	r7, #36	; 0x24
 800602a:	46bd      	mov	sp, r7
 800602c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006030:	4770      	bx	lr

08006032 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006032:	b580      	push	{r7, lr}
 8006034:	b082      	sub	sp, #8
 8006036:	af00      	add	r7, sp, #0
 8006038:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f7ff ff28 	bl	8005e90 <__NVIC_SetPriorityGrouping>
}
 8006040:	bf00      	nop
 8006042:	3708      	adds	r7, #8
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}

08006048 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b086      	sub	sp, #24
 800604c:	af00      	add	r7, sp, #0
 800604e:	4603      	mov	r3, r0
 8006050:	60b9      	str	r1, [r7, #8]
 8006052:	607a      	str	r2, [r7, #4]
 8006054:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006056:	2300      	movs	r3, #0
 8006058:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800605a:	f7ff ff3d 	bl	8005ed8 <__NVIC_GetPriorityGrouping>
 800605e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006060:	687a      	ldr	r2, [r7, #4]
 8006062:	68b9      	ldr	r1, [r7, #8]
 8006064:	6978      	ldr	r0, [r7, #20]
 8006066:	f7ff ffb1 	bl	8005fcc <NVIC_EncodePriority>
 800606a:	4602      	mov	r2, r0
 800606c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006070:	4611      	mov	r1, r2
 8006072:	4618      	mov	r0, r3
 8006074:	f7ff ff80 	bl	8005f78 <__NVIC_SetPriority>
}
 8006078:	bf00      	nop
 800607a:	3718      	adds	r7, #24
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}

08006080 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b082      	sub	sp, #8
 8006084:	af00      	add	r7, sp, #0
 8006086:	4603      	mov	r3, r0
 8006088:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800608a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800608e:	4618      	mov	r0, r3
 8006090:	f7ff ff30 	bl	8005ef4 <__NVIC_EnableIRQ>
}
 8006094:	bf00      	nop
 8006096:	3708      	adds	r7, #8
 8006098:	46bd      	mov	sp, r7
 800609a:	bd80      	pop	{r7, pc}

0800609c <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b082      	sub	sp, #8
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	4603      	mov	r3, r0
 80060a4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80060a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060aa:	4618      	mov	r0, r3
 80060ac:	f7ff ff40 	bl	8005f30 <__NVIC_DisableIRQ>
}
 80060b0:	bf00      	nop
 80060b2:	3708      	adds	r7, #8
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}

080060b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b084      	sub	sp, #16
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80060c0:	2300      	movs	r3, #0
 80060c2:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d101      	bne.n	80060ce <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80060ca:	2301      	movs	r3, #1
 80060cc:	e037      	b.n	800613e <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2202      	movs	r2, #2
 80060d2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80060e4:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80060e8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80060f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	68db      	ldr	r3, [r3, #12]
 80060f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80060fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	695b      	ldr	r3, [r3, #20]
 8006104:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800610a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	69db      	ldr	r3, [r3, #28]
 8006110:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006112:	68fa      	ldr	r2, [r7, #12]
 8006114:	4313      	orrs	r3, r2
 8006116:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	68fa      	ldr	r2, [r7, #12]
 800611e:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	f000 f9c5 	bl	80064b0 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2200      	movs	r2, #0
 800612a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2201      	movs	r2, #1
 8006130:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800613c:	2300      	movs	r3, #0
}  
 800613e:	4618      	mov	r0, r3
 8006140:	3710      	adds	r7, #16
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}

08006146 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006146:	b580      	push	{r7, lr}
 8006148:	b086      	sub	sp, #24
 800614a:	af00      	add	r7, sp, #0
 800614c:	60f8      	str	r0, [r7, #12]
 800614e:	60b9      	str	r1, [r7, #8]
 8006150:	607a      	str	r2, [r7, #4]
 8006152:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8006154:	2300      	movs	r3, #0
 8006156:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800615e:	2b01      	cmp	r3, #1
 8006160:	d101      	bne.n	8006166 <HAL_DMA_Start_IT+0x20>
 8006162:	2302      	movs	r3, #2
 8006164:	e04a      	b.n	80061fc <HAL_DMA_Start_IT+0xb6>
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2201      	movs	r2, #1
 800616a:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006174:	2b01      	cmp	r3, #1
 8006176:	d13a      	bne.n	80061ee <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2202      	movs	r2, #2
 800617c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	681a      	ldr	r2, [r3, #0]
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f022 0201 	bic.w	r2, r2, #1
 8006194:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	687a      	ldr	r2, [r7, #4]
 800619a:	68b9      	ldr	r1, [r7, #8]
 800619c:	68f8      	ldr	r0, [r7, #12]
 800619e:	f000 f958 	bl	8006452 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d008      	beq.n	80061bc <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	681a      	ldr	r2, [r3, #0]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f042 020e 	orr.w	r2, r2, #14
 80061b8:	601a      	str	r2, [r3, #0]
 80061ba:	e00f      	b.n	80061dc <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	681a      	ldr	r2, [r3, #0]
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f042 020a 	orr.w	r2, r2, #10
 80061ca:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	681a      	ldr	r2, [r3, #0]
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f022 0204 	bic.w	r2, r2, #4
 80061da:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	681a      	ldr	r2, [r3, #0]
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f042 0201 	orr.w	r2, r2, #1
 80061ea:	601a      	str	r2, [r3, #0]
 80061ec:	e005      	b.n	80061fa <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2200      	movs	r2, #0
 80061f2:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80061f6:	2302      	movs	r3, #2
 80061f8:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 80061fa:	7dfb      	ldrb	r3, [r7, #23]
} 
 80061fc:	4618      	mov	r0, r3
 80061fe:	3718      	adds	r7, #24
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}

08006204 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006212:	2b02      	cmp	r3, #2
 8006214:	d008      	beq.n	8006228 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2204      	movs	r2, #4
 800621a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2200      	movs	r2, #0
 8006220:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8006224:	2301      	movs	r3, #1
 8006226:	e020      	b.n	800626a <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f022 020e 	bic.w	r2, r2, #14
 8006236:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	681a      	ldr	r2, [r3, #0]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f022 0201 	bic.w	r2, r2, #1
 8006246:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006250:	2101      	movs	r1, #1
 8006252:	fa01 f202 	lsl.w	r2, r1, r2
 8006256:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2201      	movs	r2, #1
 800625c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2200      	movs	r2, #0
 8006264:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8006268:	2300      	movs	r3, #0
}
 800626a:	4618      	mov	r0, r3
 800626c:	370c      	adds	r7, #12
 800626e:	46bd      	mov	sp, r7
 8006270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006274:	4770      	bx	lr

08006276 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006276:	b580      	push	{r7, lr}
 8006278:	b084      	sub	sp, #16
 800627a:	af00      	add	r7, sp, #0
 800627c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800627e:	2300      	movs	r3, #0
 8006280:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006288:	2b02      	cmp	r3, #2
 800628a:	d005      	beq.n	8006298 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2204      	movs	r2, #4
 8006290:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	73fb      	strb	r3, [r7, #15]
 8006296:	e027      	b.n	80062e8 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f022 020e 	bic.w	r2, r2, #14
 80062a6:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	681a      	ldr	r2, [r3, #0]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f022 0201 	bic.w	r2, r2, #1
 80062b6:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062c0:	2101      	movs	r1, #1
 80062c2:	fa01 f202 	lsl.w	r2, r1, r2
 80062c6:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2200      	movs	r2, #0
 80062d4:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d003      	beq.n	80062e8 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	4798      	blx	r3
    } 
  }
  return status;
 80062e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3710      	adds	r7, #16
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}

080062f2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80062f2:	b580      	push	{r7, lr}
 80062f4:	b084      	sub	sp, #16
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800630e:	2204      	movs	r2, #4
 8006310:	409a      	lsls	r2, r3
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	4013      	ands	r3, r2
 8006316:	2b00      	cmp	r3, #0
 8006318:	d024      	beq.n	8006364 <HAL_DMA_IRQHandler+0x72>
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	f003 0304 	and.w	r3, r3, #4
 8006320:	2b00      	cmp	r3, #0
 8006322:	d01f      	beq.n	8006364 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f003 0320 	and.w	r3, r3, #32
 800632e:	2b00      	cmp	r3, #0
 8006330:	d107      	bne.n	8006342 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	681a      	ldr	r2, [r3, #0]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f022 0204 	bic.w	r2, r2, #4
 8006340:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800634a:	2104      	movs	r1, #4
 800634c:	fa01 f202 	lsl.w	r2, r1, r2
 8006350:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006356:	2b00      	cmp	r3, #0
 8006358:	d06a      	beq.n	8006430 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8006362:	e065      	b.n	8006430 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006368:	2202      	movs	r2, #2
 800636a:	409a      	lsls	r2, r3
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	4013      	ands	r3, r2
 8006370:	2b00      	cmp	r3, #0
 8006372:	d02c      	beq.n	80063ce <HAL_DMA_IRQHandler+0xdc>
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	f003 0302 	and.w	r3, r3, #2
 800637a:	2b00      	cmp	r3, #0
 800637c:	d027      	beq.n	80063ce <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f003 0320 	and.w	r3, r3, #32
 8006388:	2b00      	cmp	r3, #0
 800638a:	d10b      	bne.n	80063a4 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f022 020a 	bic.w	r2, r2, #10
 800639a:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063ac:	2102      	movs	r1, #2
 80063ae:	fa01 f202 	lsl.w	r2, r1, r2
 80063b2:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2200      	movs	r2, #0
 80063b8:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d035      	beq.n	8006430 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80063cc:	e030      	b.n	8006430 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063d2:	2208      	movs	r2, #8
 80063d4:	409a      	lsls	r2, r3
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	4013      	ands	r3, r2
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d028      	beq.n	8006430 <HAL_DMA_IRQHandler+0x13e>
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	f003 0308 	and.w	r3, r3, #8
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d023      	beq.n	8006430 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	681a      	ldr	r2, [r3, #0]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f022 020e 	bic.w	r2, r2, #14
 80063f6:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006400:	2101      	movs	r1, #1
 8006402:	fa01 f202 	lsl.w	r2, r1, r2
 8006406:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2201      	movs	r2, #1
 8006412:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006422:	2b00      	cmp	r3, #0
 8006424:	d004      	beq.n	8006430 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	4798      	blx	r3
    }
  }
}  
 800642e:	e7ff      	b.n	8006430 <HAL_DMA_IRQHandler+0x13e>
 8006430:	bf00      	nop
 8006432:	3710      	adds	r7, #16
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}

08006438 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006438:	b480      	push	{r7}
 800643a:	b083      	sub	sp, #12
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 8006446:	4618      	mov	r0, r3
 8006448:	370c      	adds	r7, #12
 800644a:	46bd      	mov	sp, r7
 800644c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006450:	4770      	bx	lr

08006452 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006452:	b480      	push	{r7}
 8006454:	b085      	sub	sp, #20
 8006456:	af00      	add	r7, sp, #0
 8006458:	60f8      	str	r0, [r7, #12]
 800645a:	60b9      	str	r1, [r7, #8]
 800645c:	607a      	str	r2, [r7, #4]
 800645e:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006468:	2101      	movs	r1, #1
 800646a:	fa01 f202 	lsl.w	r2, r1, r2
 800646e:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	683a      	ldr	r2, [r7, #0]
 8006476:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	2b10      	cmp	r3, #16
 800647e:	d108      	bne.n	8006492 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	687a      	ldr	r2, [r7, #4]
 8006486:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	68ba      	ldr	r2, [r7, #8]
 800648e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006490:	e007      	b.n	80064a2 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	68ba      	ldr	r2, [r7, #8]
 8006498:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	687a      	ldr	r2, [r7, #4]
 80064a0:	60da      	str	r2, [r3, #12]
}
 80064a2:	bf00      	nop
 80064a4:	3714      	adds	r7, #20
 80064a6:	46bd      	mov	sp, r7
 80064a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ac:	4770      	bx	lr
	...

080064b0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b083      	sub	sp, #12
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	461a      	mov	r2, r3
 80064be:	4b14      	ldr	r3, [pc, #80]	; (8006510 <DMA_CalcBaseAndBitshift+0x60>)
 80064c0:	429a      	cmp	r2, r3
 80064c2:	d80f      	bhi.n	80064e4 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	461a      	mov	r2, r3
 80064ca:	4b12      	ldr	r3, [pc, #72]	; (8006514 <DMA_CalcBaseAndBitshift+0x64>)
 80064cc:	4413      	add	r3, r2
 80064ce:	4a12      	ldr	r2, [pc, #72]	; (8006518 <DMA_CalcBaseAndBitshift+0x68>)
 80064d0:	fba2 2303 	umull	r2, r3, r2, r3
 80064d4:	091b      	lsrs	r3, r3, #4
 80064d6:	009a      	lsls	r2, r3, #2
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	4a0f      	ldr	r2, [pc, #60]	; (800651c <DMA_CalcBaseAndBitshift+0x6c>)
 80064e0:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 80064e2:	e00e      	b.n	8006502 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	461a      	mov	r2, r3
 80064ea:	4b0d      	ldr	r3, [pc, #52]	; (8006520 <DMA_CalcBaseAndBitshift+0x70>)
 80064ec:	4413      	add	r3, r2
 80064ee:	4a0a      	ldr	r2, [pc, #40]	; (8006518 <DMA_CalcBaseAndBitshift+0x68>)
 80064f0:	fba2 2303 	umull	r2, r3, r2, r3
 80064f4:	091b      	lsrs	r3, r3, #4
 80064f6:	009a      	lsls	r2, r3, #2
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	4a09      	ldr	r2, [pc, #36]	; (8006524 <DMA_CalcBaseAndBitshift+0x74>)
 8006500:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8006502:	bf00      	nop
 8006504:	370c      	adds	r7, #12
 8006506:	46bd      	mov	sp, r7
 8006508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650c:	4770      	bx	lr
 800650e:	bf00      	nop
 8006510:	40020407 	.word	0x40020407
 8006514:	bffdfff8 	.word	0xbffdfff8
 8006518:	cccccccd 	.word	0xcccccccd
 800651c:	40020000 	.word	0x40020000
 8006520:	bffdfbf8 	.word	0xbffdfbf8
 8006524:	40020400 	.word	0x40020400

08006528 <HAL_FLASH_Program>:
  * @param  Data          Specifie the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8006528:	b5f0      	push	{r4, r5, r6, r7, lr}
 800652a:	b087      	sub	sp, #28
 800652c:	af00      	add	r7, sp, #0
 800652e:	60f8      	str	r0, [r7, #12]
 8006530:	60b9      	str	r1, [r7, #8]
 8006532:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0U;
 800653a:	2300      	movs	r3, #0
 800653c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0U;
 800653e:	2300      	movs	r3, #0
 8006540:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006542:	4b2f      	ldr	r3, [pc, #188]	; (8006600 <HAL_FLASH_Program+0xd8>)
 8006544:	7e1b      	ldrb	r3, [r3, #24]
 8006546:	2b01      	cmp	r3, #1
 8006548:	d101      	bne.n	800654e <HAL_FLASH_Program+0x26>
 800654a:	2302      	movs	r3, #2
 800654c:	e054      	b.n	80065f8 <HAL_FLASH_Program+0xd0>
 800654e:	4b2c      	ldr	r3, [pc, #176]	; (8006600 <HAL_FLASH_Program+0xd8>)
 8006550:	2201      	movs	r2, #1
 8006552:	761a      	strb	r2, [r3, #24]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8006554:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006558:	f000 f8a8 	bl	80066ac <FLASH_WaitForLastOperation>
 800655c:	4603      	mov	r3, r0
 800655e:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8006560:	7dfb      	ldrb	r3, [r7, #23]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d144      	bne.n	80065f0 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2b01      	cmp	r3, #1
 800656a:	d102      	bne.n	8006572 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 800656c:	2301      	movs	r3, #1
 800656e:	757b      	strb	r3, [r7, #21]
 8006570:	e007      	b.n	8006582 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2b02      	cmp	r3, #2
 8006576:	d102      	bne.n	800657e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8006578:	2302      	movs	r3, #2
 800657a:	757b      	strb	r3, [r7, #21]
 800657c:	e001      	b.n	8006582 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800657e:	2304      	movs	r3, #4
 8006580:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8006582:	2300      	movs	r3, #0
 8006584:	75bb      	strb	r3, [r7, #22]
 8006586:	e02d      	b.n	80065e4 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8006588:	7dbb      	ldrb	r3, [r7, #22]
 800658a:	005a      	lsls	r2, r3, #1
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	eb02 0c03 	add.w	ip, r2, r3
 8006592:	7dbb      	ldrb	r3, [r7, #22]
 8006594:	0119      	lsls	r1, r3, #4
 8006596:	e9d7 2300 	ldrd	r2, r3, [r7]
 800659a:	f1c1 0620 	rsb	r6, r1, #32
 800659e:	f1a1 0020 	sub.w	r0, r1, #32
 80065a2:	fa22 f401 	lsr.w	r4, r2, r1
 80065a6:	fa03 f606 	lsl.w	r6, r3, r6
 80065aa:	4334      	orrs	r4, r6
 80065ac:	fa23 f000 	lsr.w	r0, r3, r0
 80065b0:	4304      	orrs	r4, r0
 80065b2:	fa23 f501 	lsr.w	r5, r3, r1
 80065b6:	b2a3      	uxth	r3, r4
 80065b8:	4619      	mov	r1, r3
 80065ba:	4660      	mov	r0, ip
 80065bc:	f000 f85a 	bl	8006674 <FLASH_Program_HalfWord>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80065c0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80065c4:	f000 f872 	bl	80066ac <FLASH_WaitForLastOperation>
 80065c8:	4603      	mov	r3, r0
 80065ca:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80065cc:	4b0d      	ldr	r3, [pc, #52]	; (8006604 <HAL_FLASH_Program+0xdc>)
 80065ce:	691b      	ldr	r3, [r3, #16]
 80065d0:	4a0c      	ldr	r2, [pc, #48]	; (8006604 <HAL_FLASH_Program+0xdc>)
 80065d2:	f023 0301 	bic.w	r3, r3, #1
 80065d6:	6113      	str	r3, [r2, #16]
      /* In case of error, stop programming procedure */
      if (status != HAL_OK)
 80065d8:	7dfb      	ldrb	r3, [r7, #23]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d107      	bne.n	80065ee <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80065de:	7dbb      	ldrb	r3, [r7, #22]
 80065e0:	3301      	adds	r3, #1
 80065e2:	75bb      	strb	r3, [r7, #22]
 80065e4:	7dba      	ldrb	r2, [r7, #22]
 80065e6:	7d7b      	ldrb	r3, [r7, #21]
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d3cd      	bcc.n	8006588 <HAL_FLASH_Program+0x60>
 80065ec:	e000      	b.n	80065f0 <HAL_FLASH_Program+0xc8>
      {
        break;
 80065ee:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80065f0:	4b03      	ldr	r3, [pc, #12]	; (8006600 <HAL_FLASH_Program+0xd8>)
 80065f2:	2200      	movs	r2, #0
 80065f4:	761a      	strb	r2, [r3, #24]

  return status;
 80065f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	371c      	adds	r7, #28
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006600:	200029b0 	.word	0x200029b0
 8006604:	40022000 	.word	0x40022000

08006608 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8006608:	b480      	push	{r7}
 800660a:	b083      	sub	sp, #12
 800660c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800660e:	2300      	movs	r3, #0
 8006610:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006612:	4b0d      	ldr	r3, [pc, #52]	; (8006648 <HAL_FLASH_Unlock+0x40>)
 8006614:	691b      	ldr	r3, [r3, #16]
 8006616:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800661a:	2b00      	cmp	r3, #0
 800661c:	d00d      	beq.n	800663a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800661e:	4b0a      	ldr	r3, [pc, #40]	; (8006648 <HAL_FLASH_Unlock+0x40>)
 8006620:	4a0a      	ldr	r2, [pc, #40]	; (800664c <HAL_FLASH_Unlock+0x44>)
 8006622:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8006624:	4b08      	ldr	r3, [pc, #32]	; (8006648 <HAL_FLASH_Unlock+0x40>)
 8006626:	4a0a      	ldr	r2, [pc, #40]	; (8006650 <HAL_FLASH_Unlock+0x48>)
 8006628:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800662a:	4b07      	ldr	r3, [pc, #28]	; (8006648 <HAL_FLASH_Unlock+0x40>)
 800662c:	691b      	ldr	r3, [r3, #16]
 800662e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006632:	2b00      	cmp	r3, #0
 8006634:	d001      	beq.n	800663a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800663a:	79fb      	ldrb	r3, [r7, #7]
}
 800663c:	4618      	mov	r0, r3
 800663e:	370c      	adds	r7, #12
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr
 8006648:	40022000 	.word	0x40022000
 800664c:	45670123 	.word	0x45670123
 8006650:	cdef89ab 	.word	0xcdef89ab

08006654 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8006654:	b480      	push	{r7}
 8006656:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8006658:	4b05      	ldr	r3, [pc, #20]	; (8006670 <HAL_FLASH_Lock+0x1c>)
 800665a:	691b      	ldr	r3, [r3, #16]
 800665c:	4a04      	ldr	r2, [pc, #16]	; (8006670 <HAL_FLASH_Lock+0x1c>)
 800665e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006662:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8006664:	2300      	movs	r3, #0
}
 8006666:	4618      	mov	r0, r3
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr
 8006670:	40022000 	.word	0x40022000

08006674 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8006674:	b480      	push	{r7}
 8006676:	b083      	sub	sp, #12
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
 800667c:	460b      	mov	r3, r1
 800667e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006680:	4b08      	ldr	r3, [pc, #32]	; (80066a4 <FLASH_Program_HalfWord+0x30>)
 8006682:	2200      	movs	r2, #0
 8006684:	61da      	str	r2, [r3, #28]
  
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8006686:	4b08      	ldr	r3, [pc, #32]	; (80066a8 <FLASH_Program_HalfWord+0x34>)
 8006688:	691b      	ldr	r3, [r3, #16]
 800668a:	4a07      	ldr	r2, [pc, #28]	; (80066a8 <FLASH_Program_HalfWord+0x34>)
 800668c:	f043 0301 	orr.w	r3, r3, #1
 8006690:	6113      	str	r3, [r2, #16]

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	887a      	ldrh	r2, [r7, #2]
 8006696:	801a      	strh	r2, [r3, #0]
}
 8006698:	bf00      	nop
 800669a:	370c      	adds	r7, #12
 800669c:	46bd      	mov	sp, r7
 800669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a2:	4770      	bx	lr
 80066a4:	200029b0 	.word	0x200029b0
 80066a8:	40022000 	.word	0x40022000

080066ac <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80066b4:	f7ff fbbc 	bl	8005e30 <HAL_GetTick>
 80066b8:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80066ba:	e010      	b.n	80066de <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066c2:	d00c      	beq.n	80066de <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d007      	beq.n	80066da <FLASH_WaitForLastOperation+0x2e>
 80066ca:	f7ff fbb1 	bl	8005e30 <HAL_GetTick>
 80066ce:	4602      	mov	r2, r0
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	1ad3      	subs	r3, r2, r3
 80066d4:	687a      	ldr	r2, [r7, #4]
 80066d6:	429a      	cmp	r2, r3
 80066d8:	d201      	bcs.n	80066de <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80066da:	2303      	movs	r3, #3
 80066dc:	e01f      	b.n	800671e <FLASH_WaitForLastOperation+0x72>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80066de:	4b12      	ldr	r3, [pc, #72]	; (8006728 <FLASH_WaitForLastOperation+0x7c>)
 80066e0:	68db      	ldr	r3, [r3, #12]
 80066e2:	f003 0301 	and.w	r3, r3, #1
 80066e6:	2b01      	cmp	r3, #1
 80066e8:	d0e8      	beq.n	80066bc <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80066ea:	4b0f      	ldr	r3, [pc, #60]	; (8006728 <FLASH_WaitForLastOperation+0x7c>)
 80066ec:	68db      	ldr	r3, [r3, #12]
 80066ee:	f003 0320 	and.w	r3, r3, #32
 80066f2:	2b20      	cmp	r3, #32
 80066f4:	d102      	bne.n	80066fc <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80066f6:	4b0c      	ldr	r3, [pc, #48]	; (8006728 <FLASH_WaitForLastOperation+0x7c>)
 80066f8:	2220      	movs	r2, #32
 80066fa:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80066fc:	4b0a      	ldr	r3, [pc, #40]	; (8006728 <FLASH_WaitForLastOperation+0x7c>)
 80066fe:	68db      	ldr	r3, [r3, #12]
 8006700:	f003 0310 	and.w	r3, r3, #16
 8006704:	2b10      	cmp	r3, #16
 8006706:	d005      	beq.n	8006714 <FLASH_WaitForLastOperation+0x68>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8006708:	4b07      	ldr	r3, [pc, #28]	; (8006728 <FLASH_WaitForLastOperation+0x7c>)
 800670a:	68db      	ldr	r3, [r3, #12]
 800670c:	f003 0304 	and.w	r3, r3, #4
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8006710:	2b04      	cmp	r3, #4
 8006712:	d103      	bne.n	800671c <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8006714:	f000 f80a 	bl	800672c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8006718:	2301      	movs	r3, #1
 800671a:	e000      	b.n	800671e <FLASH_WaitForLastOperation+0x72>
  }

  /* There is no error flag set */
  return HAL_OK;
 800671c:	2300      	movs	r3, #0
}
 800671e:	4618      	mov	r0, r3
 8006720:	3710      	adds	r7, #16
 8006722:	46bd      	mov	sp, r7
 8006724:	bd80      	pop	{r7, pc}
 8006726:	bf00      	nop
 8006728:	40022000 	.word	0x40022000

0800672c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 800672c:	b480      	push	{r7}
 800672e:	b083      	sub	sp, #12
 8006730:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8006732:	2300      	movs	r3, #0
 8006734:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8006736:	4b14      	ldr	r3, [pc, #80]	; (8006788 <FLASH_SetErrorCode+0x5c>)
 8006738:	68db      	ldr	r3, [r3, #12]
 800673a:	f003 0310 	and.w	r3, r3, #16
 800673e:	2b10      	cmp	r3, #16
 8006740:	d109      	bne.n	8006756 <FLASH_SetErrorCode+0x2a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8006742:	4b12      	ldr	r3, [pc, #72]	; (800678c <FLASH_SetErrorCode+0x60>)
 8006744:	69db      	ldr	r3, [r3, #28]
 8006746:	f043 0302 	orr.w	r3, r3, #2
 800674a:	4a10      	ldr	r2, [pc, #64]	; (800678c <FLASH_SetErrorCode+0x60>)
 800674c:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_WRPERR;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	f043 0310 	orr.w	r3, r3, #16
 8006754:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8006756:	4b0c      	ldr	r3, [pc, #48]	; (8006788 <FLASH_SetErrorCode+0x5c>)
 8006758:	68db      	ldr	r3, [r3, #12]
 800675a:	f003 0304 	and.w	r3, r3, #4
 800675e:	2b04      	cmp	r3, #4
 8006760:	d109      	bne.n	8006776 <FLASH_SetErrorCode+0x4a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8006762:	4b0a      	ldr	r3, [pc, #40]	; (800678c <FLASH_SetErrorCode+0x60>)
 8006764:	69db      	ldr	r3, [r3, #28]
 8006766:	f043 0301 	orr.w	r3, r3, #1
 800676a:	4a08      	ldr	r2, [pc, #32]	; (800678c <FLASH_SetErrorCode+0x60>)
 800676c:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_PGERR;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	f043 0304 	orr.w	r3, r3, #4
 8006774:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8006776:	4a04      	ldr	r2, [pc, #16]	; (8006788 <FLASH_SetErrorCode+0x5c>)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	60d3      	str	r3, [r2, #12]
}  
 800677c:	bf00      	nop
 800677e:	370c      	adds	r7, #12
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr
 8006788:	40022000 	.word	0x40022000
 800678c:	200029b0 	.word	0x200029b0

08006790 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b084      	sub	sp, #16
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
 8006798:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800679a:	2301      	movs	r3, #1
 800679c:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 800679e:	2300      	movs	r3, #0
 80067a0:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80067a2:	4b2e      	ldr	r3, [pc, #184]	; (800685c <HAL_FLASHEx_Erase+0xcc>)
 80067a4:	7e1b      	ldrb	r3, [r3, #24]
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	d101      	bne.n	80067ae <HAL_FLASHEx_Erase+0x1e>
 80067aa:	2302      	movs	r3, #2
 80067ac:	e052      	b.n	8006854 <HAL_FLASHEx_Erase+0xc4>
 80067ae:	4b2b      	ldr	r3, [pc, #172]	; (800685c <HAL_FLASHEx_Erase+0xcc>)
 80067b0:	2201      	movs	r2, #1
 80067b2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	d115      	bne.n	80067e8 <HAL_FLASHEx_Erase+0x58>
  {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80067bc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80067c0:	f7ff ff74 	bl	80066ac <FLASH_WaitForLastOperation>
 80067c4:	4603      	mov	r3, r0
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d140      	bne.n	800684c <HAL_FLASHEx_Erase+0xbc>
      {
        /*Mass erase to be done*/
        FLASH_MassErase();
 80067ca:	f000 f84b 	bl	8006864 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80067ce:	f24c 3050 	movw	r0, #50000	; 0xc350
 80067d2:	f7ff ff6b 	bl	80066ac <FLASH_WaitForLastOperation>
 80067d6:	4603      	mov	r3, r0
 80067d8:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80067da:	4b21      	ldr	r3, [pc, #132]	; (8006860 <HAL_FLASHEx_Erase+0xd0>)
 80067dc:	691b      	ldr	r3, [r3, #16]
 80067de:	4a20      	ldr	r2, [pc, #128]	; (8006860 <HAL_FLASHEx_Erase+0xd0>)
 80067e0:	f023 0304 	bic.w	r3, r3, #4
 80067e4:	6113      	str	r3, [r2, #16]
 80067e6:	e031      	b.n	800684c <HAL_FLASHEx_Erase+0xbc>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
    
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80067e8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80067ec:	f7ff ff5e 	bl	80066ac <FLASH_WaitForLastOperation>
 80067f0:	4603      	mov	r3, r0
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d12a      	bne.n	800684c <HAL_FLASHEx_Erase+0xbc>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	f04f 32ff 	mov.w	r2, #4294967295
 80067fc:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	60bb      	str	r3, [r7, #8]
 8006804:	e019      	b.n	800683a <HAL_FLASHEx_Erase+0xaa>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8006806:	68b8      	ldr	r0, [r7, #8]
 8006808:	f000 f846 	bl	8006898 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800680c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006810:	f7ff ff4c 	bl	80066ac <FLASH_WaitForLastOperation>
 8006814:	4603      	mov	r3, r0
 8006816:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8006818:	4b11      	ldr	r3, [pc, #68]	; (8006860 <HAL_FLASHEx_Erase+0xd0>)
 800681a:	691b      	ldr	r3, [r3, #16]
 800681c:	4a10      	ldr	r2, [pc, #64]	; (8006860 <HAL_FLASHEx_Erase+0xd0>)
 800681e:	f023 0302 	bic.w	r3, r3, #2
 8006822:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8006824:	7bfb      	ldrb	r3, [r7, #15]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d003      	beq.n	8006832 <HAL_FLASHEx_Erase+0xa2>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	68ba      	ldr	r2, [r7, #8]
 800682e:	601a      	str	r2, [r3, #0]
            break;
 8006830:	e00c      	b.n	800684c <HAL_FLASHEx_Erase+0xbc>
            address += FLASH_PAGE_SIZE)
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006838:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	02da      	lsls	r2, r3, #11
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	4413      	add	r3, r2
 8006846:	68ba      	ldr	r2, [r7, #8]
 8006848:	429a      	cmp	r2, r3
 800684a:	d3dc      	bcc.n	8006806 <HAL_FLASHEx_Erase+0x76>
        }
      }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800684c:	4b03      	ldr	r3, [pc, #12]	; (800685c <HAL_FLASHEx_Erase+0xcc>)
 800684e:	2200      	movs	r2, #0
 8006850:	761a      	strb	r2, [r3, #24]

  return status;
 8006852:	7bfb      	ldrb	r3, [r7, #15]
}
 8006854:	4618      	mov	r0, r3
 8006856:	3710      	adds	r7, #16
 8006858:	46bd      	mov	sp, r7
 800685a:	bd80      	pop	{r7, pc}
 800685c:	200029b0 	.word	0x200029b0
 8006860:	40022000 	.word	0x40022000

08006864 <FLASH_MassErase>:
  * @brief  Full erase of FLASH memory Bank 
  *
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8006864:	b480      	push	{r7}
 8006866:	af00      	add	r7, sp, #0
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006868:	4b09      	ldr	r3, [pc, #36]	; (8006890 <FLASH_MassErase+0x2c>)
 800686a:	2200      	movs	r2, #0
 800686c:	61da      	str	r2, [r3, #28]

    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800686e:	4b09      	ldr	r3, [pc, #36]	; (8006894 <FLASH_MassErase+0x30>)
 8006870:	691b      	ldr	r3, [r3, #16]
 8006872:	4a08      	ldr	r2, [pc, #32]	; (8006894 <FLASH_MassErase+0x30>)
 8006874:	f043 0304 	orr.w	r3, r3, #4
 8006878:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800687a:	4b06      	ldr	r3, [pc, #24]	; (8006894 <FLASH_MassErase+0x30>)
 800687c:	691b      	ldr	r3, [r3, #16]
 800687e:	4a05      	ldr	r2, [pc, #20]	; (8006894 <FLASH_MassErase+0x30>)
 8006880:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006884:	6113      	str	r3, [r2, #16]
}
 8006886:	bf00      	nop
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr
 8006890:	200029b0 	.word	0x200029b0
 8006894:	40022000 	.word	0x40022000

08006898 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8006898:	b480      	push	{r7}
 800689a:	b083      	sub	sp, #12
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80068a0:	4b0b      	ldr	r3, [pc, #44]	; (80068d0 <FLASH_PageErase+0x38>)
 80068a2:	2200      	movs	r2, #0
 80068a4:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80068a6:	4b0b      	ldr	r3, [pc, #44]	; (80068d4 <FLASH_PageErase+0x3c>)
 80068a8:	691b      	ldr	r3, [r3, #16]
 80068aa:	4a0a      	ldr	r2, [pc, #40]	; (80068d4 <FLASH_PageErase+0x3c>)
 80068ac:	f043 0302 	orr.w	r3, r3, #2
 80068b0:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80068b2:	4a08      	ldr	r2, [pc, #32]	; (80068d4 <FLASH_PageErase+0x3c>)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80068b8:	4b06      	ldr	r3, [pc, #24]	; (80068d4 <FLASH_PageErase+0x3c>)
 80068ba:	691b      	ldr	r3, [r3, #16]
 80068bc:	4a05      	ldr	r2, [pc, #20]	; (80068d4 <FLASH_PageErase+0x3c>)
 80068be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068c2:	6113      	str	r3, [r2, #16]
}
 80068c4:	bf00      	nop
 80068c6:	370c      	adds	r7, #12
 80068c8:	46bd      	mov	sp, r7
 80068ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ce:	4770      	bx	lr
 80068d0:	200029b0 	.word	0x200029b0
 80068d4:	40022000 	.word	0x40022000

080068d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80068d8:	b480      	push	{r7}
 80068da:	b087      	sub	sp, #28
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
 80068e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80068e2:	2300      	movs	r3, #0
 80068e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80068e6:	e154      	b.n	8006b92 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	681a      	ldr	r2, [r3, #0]
 80068ec:	2101      	movs	r1, #1
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	fa01 f303 	lsl.w	r3, r1, r3
 80068f4:	4013      	ands	r3, r2
 80068f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	f000 8146 	beq.w	8006b8c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	685b      	ldr	r3, [r3, #4]
 8006904:	f003 0303 	and.w	r3, r3, #3
 8006908:	2b01      	cmp	r3, #1
 800690a:	d005      	beq.n	8006918 <HAL_GPIO_Init+0x40>
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	f003 0303 	and.w	r3, r3, #3
 8006914:	2b02      	cmp	r3, #2
 8006916:	d130      	bne.n	800697a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	689b      	ldr	r3, [r3, #8]
 800691c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	005b      	lsls	r3, r3, #1
 8006922:	2203      	movs	r2, #3
 8006924:	fa02 f303 	lsl.w	r3, r2, r3
 8006928:	43db      	mvns	r3, r3
 800692a:	693a      	ldr	r2, [r7, #16]
 800692c:	4013      	ands	r3, r2
 800692e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	68da      	ldr	r2, [r3, #12]
 8006934:	697b      	ldr	r3, [r7, #20]
 8006936:	005b      	lsls	r3, r3, #1
 8006938:	fa02 f303 	lsl.w	r3, r2, r3
 800693c:	693a      	ldr	r2, [r7, #16]
 800693e:	4313      	orrs	r3, r2
 8006940:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	693a      	ldr	r2, [r7, #16]
 8006946:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800694e:	2201      	movs	r2, #1
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	fa02 f303 	lsl.w	r3, r2, r3
 8006956:	43db      	mvns	r3, r3
 8006958:	693a      	ldr	r2, [r7, #16]
 800695a:	4013      	ands	r3, r2
 800695c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	685b      	ldr	r3, [r3, #4]
 8006962:	091b      	lsrs	r3, r3, #4
 8006964:	f003 0201 	and.w	r2, r3, #1
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	fa02 f303 	lsl.w	r3, r2, r3
 800696e:	693a      	ldr	r2, [r7, #16]
 8006970:	4313      	orrs	r3, r2
 8006972:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	693a      	ldr	r2, [r7, #16]
 8006978:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	f003 0303 	and.w	r3, r3, #3
 8006982:	2b03      	cmp	r3, #3
 8006984:	d017      	beq.n	80069b6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	68db      	ldr	r3, [r3, #12]
 800698a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	005b      	lsls	r3, r3, #1
 8006990:	2203      	movs	r2, #3
 8006992:	fa02 f303 	lsl.w	r3, r2, r3
 8006996:	43db      	mvns	r3, r3
 8006998:	693a      	ldr	r2, [r7, #16]
 800699a:	4013      	ands	r3, r2
 800699c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	689a      	ldr	r2, [r3, #8]
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	005b      	lsls	r3, r3, #1
 80069a6:	fa02 f303 	lsl.w	r3, r2, r3
 80069aa:	693a      	ldr	r2, [r7, #16]
 80069ac:	4313      	orrs	r3, r2
 80069ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	693a      	ldr	r2, [r7, #16]
 80069b4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	f003 0303 	and.w	r3, r3, #3
 80069be:	2b02      	cmp	r3, #2
 80069c0:	d123      	bne.n	8006a0a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	08da      	lsrs	r2, r3, #3
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	3208      	adds	r2, #8
 80069ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	f003 0307 	and.w	r3, r3, #7
 80069d6:	009b      	lsls	r3, r3, #2
 80069d8:	220f      	movs	r2, #15
 80069da:	fa02 f303 	lsl.w	r3, r2, r3
 80069de:	43db      	mvns	r3, r3
 80069e0:	693a      	ldr	r2, [r7, #16]
 80069e2:	4013      	ands	r3, r2
 80069e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	691a      	ldr	r2, [r3, #16]
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	f003 0307 	and.w	r3, r3, #7
 80069f0:	009b      	lsls	r3, r3, #2
 80069f2:	fa02 f303 	lsl.w	r3, r2, r3
 80069f6:	693a      	ldr	r2, [r7, #16]
 80069f8:	4313      	orrs	r3, r2
 80069fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	08da      	lsrs	r2, r3, #3
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	3208      	adds	r2, #8
 8006a04:	6939      	ldr	r1, [r7, #16]
 8006a06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	005b      	lsls	r3, r3, #1
 8006a14:	2203      	movs	r2, #3
 8006a16:	fa02 f303 	lsl.w	r3, r2, r3
 8006a1a:	43db      	mvns	r3, r3
 8006a1c:	693a      	ldr	r2, [r7, #16]
 8006a1e:	4013      	ands	r3, r2
 8006a20:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	f003 0203 	and.w	r2, r3, #3
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	005b      	lsls	r3, r3, #1
 8006a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a32:	693a      	ldr	r2, [r7, #16]
 8006a34:	4313      	orrs	r3, r2
 8006a36:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	693a      	ldr	r2, [r7, #16]
 8006a3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	685b      	ldr	r3, [r3, #4]
 8006a42:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	f000 80a0 	beq.w	8006b8c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006a4c:	4b58      	ldr	r3, [pc, #352]	; (8006bb0 <HAL_GPIO_Init+0x2d8>)
 8006a4e:	699b      	ldr	r3, [r3, #24]
 8006a50:	4a57      	ldr	r2, [pc, #348]	; (8006bb0 <HAL_GPIO_Init+0x2d8>)
 8006a52:	f043 0301 	orr.w	r3, r3, #1
 8006a56:	6193      	str	r3, [r2, #24]
 8006a58:	4b55      	ldr	r3, [pc, #340]	; (8006bb0 <HAL_GPIO_Init+0x2d8>)
 8006a5a:	699b      	ldr	r3, [r3, #24]
 8006a5c:	f003 0301 	and.w	r3, r3, #1
 8006a60:	60bb      	str	r3, [r7, #8]
 8006a62:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006a64:	4a53      	ldr	r2, [pc, #332]	; (8006bb4 <HAL_GPIO_Init+0x2dc>)
 8006a66:	697b      	ldr	r3, [r7, #20]
 8006a68:	089b      	lsrs	r3, r3, #2
 8006a6a:	3302      	adds	r3, #2
 8006a6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a70:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	f003 0303 	and.w	r3, r3, #3
 8006a78:	009b      	lsls	r3, r3, #2
 8006a7a:	220f      	movs	r2, #15
 8006a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a80:	43db      	mvns	r3, r3
 8006a82:	693a      	ldr	r2, [r7, #16]
 8006a84:	4013      	ands	r3, r2
 8006a86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006a8e:	d019      	beq.n	8006ac4 <HAL_GPIO_Init+0x1ec>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	4a49      	ldr	r2, [pc, #292]	; (8006bb8 <HAL_GPIO_Init+0x2e0>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d013      	beq.n	8006ac0 <HAL_GPIO_Init+0x1e8>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	4a48      	ldr	r2, [pc, #288]	; (8006bbc <HAL_GPIO_Init+0x2e4>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d00d      	beq.n	8006abc <HAL_GPIO_Init+0x1e4>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	4a47      	ldr	r2, [pc, #284]	; (8006bc0 <HAL_GPIO_Init+0x2e8>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d007      	beq.n	8006ab8 <HAL_GPIO_Init+0x1e0>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	4a46      	ldr	r2, [pc, #280]	; (8006bc4 <HAL_GPIO_Init+0x2ec>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d101      	bne.n	8006ab4 <HAL_GPIO_Init+0x1dc>
 8006ab0:	2304      	movs	r3, #4
 8006ab2:	e008      	b.n	8006ac6 <HAL_GPIO_Init+0x1ee>
 8006ab4:	2305      	movs	r3, #5
 8006ab6:	e006      	b.n	8006ac6 <HAL_GPIO_Init+0x1ee>
 8006ab8:	2303      	movs	r3, #3
 8006aba:	e004      	b.n	8006ac6 <HAL_GPIO_Init+0x1ee>
 8006abc:	2302      	movs	r3, #2
 8006abe:	e002      	b.n	8006ac6 <HAL_GPIO_Init+0x1ee>
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	e000      	b.n	8006ac6 <HAL_GPIO_Init+0x1ee>
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	697a      	ldr	r2, [r7, #20]
 8006ac8:	f002 0203 	and.w	r2, r2, #3
 8006acc:	0092      	lsls	r2, r2, #2
 8006ace:	4093      	lsls	r3, r2
 8006ad0:	693a      	ldr	r2, [r7, #16]
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006ad6:	4937      	ldr	r1, [pc, #220]	; (8006bb4 <HAL_GPIO_Init+0x2dc>)
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	089b      	lsrs	r3, r3, #2
 8006adc:	3302      	adds	r3, #2
 8006ade:	693a      	ldr	r2, [r7, #16]
 8006ae0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006ae4:	4b38      	ldr	r3, [pc, #224]	; (8006bc8 <HAL_GPIO_Init+0x2f0>)
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	43db      	mvns	r3, r3
 8006aee:	693a      	ldr	r2, [r7, #16]
 8006af0:	4013      	ands	r3, r2
 8006af2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d003      	beq.n	8006b08 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8006b00:	693a      	ldr	r2, [r7, #16]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	4313      	orrs	r3, r2
 8006b06:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8006b08:	4a2f      	ldr	r2, [pc, #188]	; (8006bc8 <HAL_GPIO_Init+0x2f0>)
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006b0e:	4b2e      	ldr	r3, [pc, #184]	; (8006bc8 <HAL_GPIO_Init+0x2f0>)
 8006b10:	68db      	ldr	r3, [r3, #12]
 8006b12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	43db      	mvns	r3, r3
 8006b18:	693a      	ldr	r2, [r7, #16]
 8006b1a:	4013      	ands	r3, r2
 8006b1c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d003      	beq.n	8006b32 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8006b2a:	693a      	ldr	r2, [r7, #16]
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8006b32:	4a25      	ldr	r2, [pc, #148]	; (8006bc8 <HAL_GPIO_Init+0x2f0>)
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006b38:	4b23      	ldr	r3, [pc, #140]	; (8006bc8 <HAL_GPIO_Init+0x2f0>)
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	43db      	mvns	r3, r3
 8006b42:	693a      	ldr	r2, [r7, #16]
 8006b44:	4013      	ands	r3, r2
 8006b46:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d003      	beq.n	8006b5c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8006b54:	693a      	ldr	r2, [r7, #16]
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8006b5c:	4a1a      	ldr	r2, [pc, #104]	; (8006bc8 <HAL_GPIO_Init+0x2f0>)
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006b62:	4b19      	ldr	r3, [pc, #100]	; (8006bc8 <HAL_GPIO_Init+0x2f0>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	43db      	mvns	r3, r3
 8006b6c:	693a      	ldr	r2, [r7, #16]
 8006b6e:	4013      	ands	r3, r2
 8006b70:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d003      	beq.n	8006b86 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006b7e:	693a      	ldr	r2, [r7, #16]
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	4313      	orrs	r3, r2
 8006b84:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8006b86:	4a10      	ldr	r2, [pc, #64]	; (8006bc8 <HAL_GPIO_Init+0x2f0>)
 8006b88:	693b      	ldr	r3, [r7, #16]
 8006b8a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006b8c:	697b      	ldr	r3, [r7, #20]
 8006b8e:	3301      	adds	r3, #1
 8006b90:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	697b      	ldr	r3, [r7, #20]
 8006b98:	fa22 f303 	lsr.w	r3, r2, r3
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	f47f aea3 	bne.w	80068e8 <HAL_GPIO_Init+0x10>
  }
}
 8006ba2:	bf00      	nop
 8006ba4:	bf00      	nop
 8006ba6:	371c      	adds	r7, #28
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr
 8006bb0:	40021000 	.word	0x40021000
 8006bb4:	40010000 	.word	0x40010000
 8006bb8:	48000400 	.word	0x48000400
 8006bbc:	48000800 	.word	0x48000800
 8006bc0:	48000c00 	.word	0x48000c00
 8006bc4:	48001000 	.word	0x48001000
 8006bc8:	40010400 	.word	0x40010400

08006bcc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006bcc:	b480      	push	{r7}
 8006bce:	b087      	sub	sp, #28
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
 8006bd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8006bda:	e0b8      	b.n	8006d4e <HAL_GPIO_DeInit+0x182>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8006bdc:	2201      	movs	r2, #1
 8006bde:	697b      	ldr	r3, [r7, #20]
 8006be0:	fa02 f303 	lsl.w	r3, r2, r3
 8006be4:	683a      	ldr	r2, [r7, #0]
 8006be6:	4013      	ands	r3, r2
 8006be8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8006bea:	693b      	ldr	r3, [r7, #16]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	f000 80ab 	beq.w	8006d48 <HAL_GPIO_DeInit+0x17c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8006bf2:	4a5e      	ldr	r2, [pc, #376]	; (8006d6c <HAL_GPIO_DeInit+0x1a0>)
 8006bf4:	697b      	ldr	r3, [r7, #20]
 8006bf6:	089b      	lsrs	r3, r3, #2
 8006bf8:	3302      	adds	r3, #2
 8006bfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bfe:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	f003 0303 	and.w	r3, r3, #3
 8006c06:	009b      	lsls	r3, r3, #2
 8006c08:	220f      	movs	r2, #15
 8006c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c0e:	68fa      	ldr	r2, [r7, #12]
 8006c10:	4013      	ands	r3, r2
 8006c12:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006c1a:	d019      	beq.n	8006c50 <HAL_GPIO_DeInit+0x84>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4a54      	ldr	r2, [pc, #336]	; (8006d70 <HAL_GPIO_DeInit+0x1a4>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d013      	beq.n	8006c4c <HAL_GPIO_DeInit+0x80>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	4a53      	ldr	r2, [pc, #332]	; (8006d74 <HAL_GPIO_DeInit+0x1a8>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d00d      	beq.n	8006c48 <HAL_GPIO_DeInit+0x7c>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	4a52      	ldr	r2, [pc, #328]	; (8006d78 <HAL_GPIO_DeInit+0x1ac>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d007      	beq.n	8006c44 <HAL_GPIO_DeInit+0x78>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	4a51      	ldr	r2, [pc, #324]	; (8006d7c <HAL_GPIO_DeInit+0x1b0>)
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d101      	bne.n	8006c40 <HAL_GPIO_DeInit+0x74>
 8006c3c:	2304      	movs	r3, #4
 8006c3e:	e008      	b.n	8006c52 <HAL_GPIO_DeInit+0x86>
 8006c40:	2305      	movs	r3, #5
 8006c42:	e006      	b.n	8006c52 <HAL_GPIO_DeInit+0x86>
 8006c44:	2303      	movs	r3, #3
 8006c46:	e004      	b.n	8006c52 <HAL_GPIO_DeInit+0x86>
 8006c48:	2302      	movs	r3, #2
 8006c4a:	e002      	b.n	8006c52 <HAL_GPIO_DeInit+0x86>
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	e000      	b.n	8006c52 <HAL_GPIO_DeInit+0x86>
 8006c50:	2300      	movs	r3, #0
 8006c52:	697a      	ldr	r2, [r7, #20]
 8006c54:	f002 0203 	and.w	r2, r2, #3
 8006c58:	0092      	lsls	r2, r2, #2
 8006c5a:	4093      	lsls	r3, r2
 8006c5c:	68fa      	ldr	r2, [r7, #12]
 8006c5e:	429a      	cmp	r2, r3
 8006c60:	d132      	bne.n	8006cc8 <HAL_GPIO_DeInit+0xfc>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006c62:	4b47      	ldr	r3, [pc, #284]	; (8006d80 <HAL_GPIO_DeInit+0x1b4>)
 8006c64:	681a      	ldr	r2, [r3, #0]
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	43db      	mvns	r3, r3
 8006c6a:	4945      	ldr	r1, [pc, #276]	; (8006d80 <HAL_GPIO_DeInit+0x1b4>)
 8006c6c:	4013      	ands	r3, r2
 8006c6e:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006c70:	4b43      	ldr	r3, [pc, #268]	; (8006d80 <HAL_GPIO_DeInit+0x1b4>)
 8006c72:	685a      	ldr	r2, [r3, #4]
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	43db      	mvns	r3, r3
 8006c78:	4941      	ldr	r1, [pc, #260]	; (8006d80 <HAL_GPIO_DeInit+0x1b4>)
 8006c7a:	4013      	ands	r3, r2
 8006c7c:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8006c7e:	4b40      	ldr	r3, [pc, #256]	; (8006d80 <HAL_GPIO_DeInit+0x1b4>)
 8006c80:	68da      	ldr	r2, [r3, #12]
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	43db      	mvns	r3, r3
 8006c86:	493e      	ldr	r1, [pc, #248]	; (8006d80 <HAL_GPIO_DeInit+0x1b4>)
 8006c88:	4013      	ands	r3, r2
 8006c8a:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8006c8c:	4b3c      	ldr	r3, [pc, #240]	; (8006d80 <HAL_GPIO_DeInit+0x1b4>)
 8006c8e:	689a      	ldr	r2, [r3, #8]
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	43db      	mvns	r3, r3
 8006c94:	493a      	ldr	r1, [pc, #232]	; (8006d80 <HAL_GPIO_DeInit+0x1b4>)
 8006c96:	4013      	ands	r3, r2
 8006c98:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	f003 0303 	and.w	r3, r3, #3
 8006ca0:	009b      	lsls	r3, r3, #2
 8006ca2:	220f      	movs	r2, #15
 8006ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ca8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8006caa:	4a30      	ldr	r2, [pc, #192]	; (8006d6c <HAL_GPIO_DeInit+0x1a0>)
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	089b      	lsrs	r3, r3, #2
 8006cb0:	3302      	adds	r3, #2
 8006cb2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	43da      	mvns	r2, r3
 8006cba:	482c      	ldr	r0, [pc, #176]	; (8006d6c <HAL_GPIO_DeInit+0x1a0>)
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	089b      	lsrs	r3, r3, #2
 8006cc0:	400a      	ands	r2, r1
 8006cc2:	3302      	adds	r3, #2
 8006cc4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	697b      	ldr	r3, [r7, #20]
 8006cce:	005b      	lsls	r3, r3, #1
 8006cd0:	2103      	movs	r1, #3
 8006cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8006cd6:	43db      	mvns	r3, r3
 8006cd8:	401a      	ands	r2, r3
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 8006cde:	697b      	ldr	r3, [r7, #20]
 8006ce0:	08da      	lsrs	r2, r3, #3
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	3208      	adds	r2, #8
 8006ce6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	f003 0307 	and.w	r3, r3, #7
 8006cf0:	009b      	lsls	r3, r3, #2
 8006cf2:	220f      	movs	r2, #15
 8006cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8006cf8:	43db      	mvns	r3, r3
 8006cfa:	697a      	ldr	r2, [r7, #20]
 8006cfc:	08d2      	lsrs	r2, r2, #3
 8006cfe:	4019      	ands	r1, r3
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	3208      	adds	r2, #8
 8006d04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	68da      	ldr	r2, [r3, #12]
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	005b      	lsls	r3, r3, #1
 8006d10:	2103      	movs	r1, #3
 8006d12:	fa01 f303 	lsl.w	r3, r1, r3
 8006d16:	43db      	mvns	r3, r3
 8006d18:	401a      	ands	r2, r3
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	685a      	ldr	r2, [r3, #4]
 8006d22:	2101      	movs	r1, #1
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	fa01 f303 	lsl.w	r3, r1, r3
 8006d2a:	43db      	mvns	r3, r3
 8006d2c:	401a      	ands	r2, r3
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	689a      	ldr	r2, [r3, #8]
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	005b      	lsls	r3, r3, #1
 8006d3a:	2103      	movs	r1, #3
 8006d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8006d40:	43db      	mvns	r3, r3
 8006d42:	401a      	ands	r2, r3
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	609a      	str	r2, [r3, #8]
    }

    position++;
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	3301      	adds	r3, #1
 8006d4c:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8006d4e:	683a      	ldr	r2, [r7, #0]
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	fa22 f303 	lsr.w	r3, r2, r3
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	f47f af40 	bne.w	8006bdc <HAL_GPIO_DeInit+0x10>
  }
}
 8006d5c:	bf00      	nop
 8006d5e:	bf00      	nop
 8006d60:	371c      	adds	r7, #28
 8006d62:	46bd      	mov	sp, r7
 8006d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d68:	4770      	bx	lr
 8006d6a:	bf00      	nop
 8006d6c:	40010000 	.word	0x40010000
 8006d70:	48000400 	.word	0x48000400
 8006d74:	48000800 	.word	0x48000800
 8006d78:	48000c00 	.word	0x48000c00
 8006d7c:	48001000 	.word	0x48001000
 8006d80:	40010400 	.word	0x40010400

08006d84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b083      	sub	sp, #12
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	460b      	mov	r3, r1
 8006d8e:	807b      	strh	r3, [r7, #2]
 8006d90:	4613      	mov	r3, r2
 8006d92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006d94:	787b      	ldrb	r3, [r7, #1]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d003      	beq.n	8006da2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006d9a:	887a      	ldrh	r2, [r7, #2]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006da0:	e002      	b.n	8006da8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006da2:	887a      	ldrh	r2, [r7, #2]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006da8:	bf00      	nop
 8006daa:	370c      	adds	r7, #12
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr

08006db4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b085      	sub	sp, #20
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
 8006dbc:	460b      	mov	r3, r1
 8006dbe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	695b      	ldr	r3, [r3, #20]
 8006dc4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006dc6:	887a      	ldrh	r2, [r7, #2]
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	4013      	ands	r3, r2
 8006dcc:	041a      	lsls	r2, r3, #16
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	43d9      	mvns	r1, r3
 8006dd2:	887b      	ldrh	r3, [r7, #2]
 8006dd4:	400b      	ands	r3, r1
 8006dd6:	431a      	orrs	r2, r3
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	619a      	str	r2, [r3, #24]
}
 8006ddc:	bf00      	nop
 8006dde:	3714      	adds	r7, #20
 8006de0:	46bd      	mov	sp, r7
 8006de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de6:	4770      	bx	lr

08006de8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b082      	sub	sp, #8
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d101      	bne.n	8006dfa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006df6:	2301      	movs	r3, #1
 8006df8:	e081      	b.n	8006efe <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e00:	b2db      	uxtb	r3, r3
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d106      	bne.n	8006e14 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f7fd f9be 	bl	8004190 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2224      	movs	r2, #36	; 0x24
 8006e18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f022 0201 	bic.w	r2, r2, #1
 8006e2a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	685a      	ldr	r2, [r3, #4]
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006e38:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	689a      	ldr	r2, [r3, #8]
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006e48:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	68db      	ldr	r3, [r3, #12]
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	d107      	bne.n	8006e62 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	689a      	ldr	r2, [r3, #8]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006e5e:	609a      	str	r2, [r3, #8]
 8006e60:	e006      	b.n	8006e70 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	689a      	ldr	r2, [r3, #8]
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006e6e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	68db      	ldr	r3, [r3, #12]
 8006e74:	2b02      	cmp	r3, #2
 8006e76:	d104      	bne.n	8006e82 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006e80:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	687a      	ldr	r2, [r7, #4]
 8006e8a:	6812      	ldr	r2, [r2, #0]
 8006e8c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006e90:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e94:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	68da      	ldr	r2, [r3, #12]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006ea4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	691a      	ldr	r2, [r3, #16]
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	695b      	ldr	r3, [r3, #20]
 8006eae:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	699b      	ldr	r3, [r3, #24]
 8006eb6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	430a      	orrs	r2, r1
 8006ebe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	69d9      	ldr	r1, [r3, #28]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6a1a      	ldr	r2, [r3, #32]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	430a      	orrs	r2, r1
 8006ece:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	681a      	ldr	r2, [r3, #0]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f042 0201 	orr.w	r2, r2, #1
 8006ede:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2220      	movs	r2, #32
 8006eea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006efc:	2300      	movs	r3, #0
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	3708      	adds	r7, #8
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}

08006f06 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006f06:	b580      	push	{r7, lr}
 8006f08:	b082      	sub	sp, #8
 8006f0a:	af00      	add	r7, sp, #0
 8006f0c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d101      	bne.n	8006f18 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8006f14:	2301      	movs	r3, #1
 8006f16:	e021      	b.n	8006f5c <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2224      	movs	r2, #36	; 0x24
 8006f1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	681a      	ldr	r2, [r3, #0]
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f022 0201 	bic.w	r2, r2, #1
 8006f2e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f7fd f979 	bl	8004228 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2200      	movs	r2, #0
 8006f48:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2200      	movs	r2, #0
 8006f56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006f5a:	2300      	movs	r3, #0
}
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	3708      	adds	r7, #8
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}

08006f64 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b088      	sub	sp, #32
 8006f68:	af02      	add	r7, sp, #8
 8006f6a:	60f8      	str	r0, [r7, #12]
 8006f6c:	607a      	str	r2, [r7, #4]
 8006f6e:	461a      	mov	r2, r3
 8006f70:	460b      	mov	r3, r1
 8006f72:	817b      	strh	r3, [r7, #10]
 8006f74:	4613      	mov	r3, r2
 8006f76:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f7e:	b2db      	uxtb	r3, r3
 8006f80:	2b20      	cmp	r3, #32
 8006f82:	f040 80da 	bne.w	800713a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f8c:	2b01      	cmp	r3, #1
 8006f8e:	d101      	bne.n	8006f94 <HAL_I2C_Master_Transmit+0x30>
 8006f90:	2302      	movs	r3, #2
 8006f92:	e0d3      	b.n	800713c <HAL_I2C_Master_Transmit+0x1d8>
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	2201      	movs	r2, #1
 8006f98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006f9c:	f7fe ff48 	bl	8005e30 <HAL_GetTick>
 8006fa0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	9300      	str	r3, [sp, #0]
 8006fa6:	2319      	movs	r3, #25
 8006fa8:	2201      	movs	r2, #1
 8006faa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006fae:	68f8      	ldr	r0, [r7, #12]
 8006fb0:	f001 fc99 	bl	80088e6 <I2C_WaitOnFlagUntilTimeout>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d001      	beq.n	8006fbe <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006fba:	2301      	movs	r3, #1
 8006fbc:	e0be      	b.n	800713c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2221      	movs	r2, #33	; 0x21
 8006fc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2210      	movs	r2, #16
 8006fca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	687a      	ldr	r2, [r7, #4]
 8006fd8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	893a      	ldrh	r2, [r7, #8]
 8006fde:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fea:	b29b      	uxth	r3, r3
 8006fec:	2bff      	cmp	r3, #255	; 0xff
 8006fee:	d90e      	bls.n	800700e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	22ff      	movs	r2, #255	; 0xff
 8006ff4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ffa:	b2da      	uxtb	r2, r3
 8006ffc:	8979      	ldrh	r1, [r7, #10]
 8006ffe:	4b51      	ldr	r3, [pc, #324]	; (8007144 <HAL_I2C_Master_Transmit+0x1e0>)
 8007000:	9300      	str	r3, [sp, #0]
 8007002:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007006:	68f8      	ldr	r0, [r7, #12]
 8007008:	f001 fea8 	bl	8008d5c <I2C_TransferConfig>
 800700c:	e06c      	b.n	80070e8 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007012:	b29a      	uxth	r2, r3
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800701c:	b2da      	uxtb	r2, r3
 800701e:	8979      	ldrh	r1, [r7, #10]
 8007020:	4b48      	ldr	r3, [pc, #288]	; (8007144 <HAL_I2C_Master_Transmit+0x1e0>)
 8007022:	9300      	str	r3, [sp, #0]
 8007024:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007028:	68f8      	ldr	r0, [r7, #12]
 800702a:	f001 fe97 	bl	8008d5c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800702e:	e05b      	b.n	80070e8 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007030:	697a      	ldr	r2, [r7, #20]
 8007032:	6a39      	ldr	r1, [r7, #32]
 8007034:	68f8      	ldr	r0, [r7, #12]
 8007036:	f001 fca5 	bl	8008984 <I2C_WaitOnTXISFlagUntilTimeout>
 800703a:	4603      	mov	r3, r0
 800703c:	2b00      	cmp	r3, #0
 800703e:	d001      	beq.n	8007044 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8007040:	2301      	movs	r3, #1
 8007042:	e07b      	b.n	800713c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007048:	781a      	ldrb	r2, [r3, #0]
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007054:	1c5a      	adds	r2, r3, #1
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800705e:	b29b      	uxth	r3, r3
 8007060:	3b01      	subs	r3, #1
 8007062:	b29a      	uxth	r2, r3
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800706c:	3b01      	subs	r3, #1
 800706e:	b29a      	uxth	r2, r3
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007078:	b29b      	uxth	r3, r3
 800707a:	2b00      	cmp	r3, #0
 800707c:	d034      	beq.n	80070e8 <HAL_I2C_Master_Transmit+0x184>
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007082:	2b00      	cmp	r3, #0
 8007084:	d130      	bne.n	80070e8 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	9300      	str	r3, [sp, #0]
 800708a:	6a3b      	ldr	r3, [r7, #32]
 800708c:	2200      	movs	r2, #0
 800708e:	2180      	movs	r1, #128	; 0x80
 8007090:	68f8      	ldr	r0, [r7, #12]
 8007092:	f001 fc28 	bl	80088e6 <I2C_WaitOnFlagUntilTimeout>
 8007096:	4603      	mov	r3, r0
 8007098:	2b00      	cmp	r3, #0
 800709a:	d001      	beq.n	80070a0 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800709c:	2301      	movs	r3, #1
 800709e:	e04d      	b.n	800713c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070a4:	b29b      	uxth	r3, r3
 80070a6:	2bff      	cmp	r3, #255	; 0xff
 80070a8:	d90e      	bls.n	80070c8 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	22ff      	movs	r2, #255	; 0xff
 80070ae:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070b4:	b2da      	uxtb	r2, r3
 80070b6:	8979      	ldrh	r1, [r7, #10]
 80070b8:	2300      	movs	r3, #0
 80070ba:	9300      	str	r3, [sp, #0]
 80070bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80070c0:	68f8      	ldr	r0, [r7, #12]
 80070c2:	f001 fe4b 	bl	8008d5c <I2C_TransferConfig>
 80070c6:	e00f      	b.n	80070e8 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070cc:	b29a      	uxth	r2, r3
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070d6:	b2da      	uxtb	r2, r3
 80070d8:	8979      	ldrh	r1, [r7, #10]
 80070da:	2300      	movs	r3, #0
 80070dc:	9300      	str	r3, [sp, #0]
 80070de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80070e2:	68f8      	ldr	r0, [r7, #12]
 80070e4:	f001 fe3a 	bl	8008d5c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070ec:	b29b      	uxth	r3, r3
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d19e      	bne.n	8007030 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80070f2:	697a      	ldr	r2, [r7, #20]
 80070f4:	6a39      	ldr	r1, [r7, #32]
 80070f6:	68f8      	ldr	r0, [r7, #12]
 80070f8:	f001 fc8b 	bl	8008a12 <I2C_WaitOnSTOPFlagUntilTimeout>
 80070fc:	4603      	mov	r3, r0
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d001      	beq.n	8007106 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8007102:	2301      	movs	r3, #1
 8007104:	e01a      	b.n	800713c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	2220      	movs	r2, #32
 800710c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	6859      	ldr	r1, [r3, #4]
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681a      	ldr	r2, [r3, #0]
 8007118:	4b0b      	ldr	r3, [pc, #44]	; (8007148 <HAL_I2C_Master_Transmit+0x1e4>)
 800711a:	400b      	ands	r3, r1
 800711c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2220      	movs	r2, #32
 8007122:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2200      	movs	r2, #0
 800712a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	2200      	movs	r2, #0
 8007132:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007136:	2300      	movs	r3, #0
 8007138:	e000      	b.n	800713c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800713a:	2302      	movs	r3, #2
  }
}
 800713c:	4618      	mov	r0, r3
 800713e:	3718      	adds	r7, #24
 8007140:	46bd      	mov	sp, r7
 8007142:	bd80      	pop	{r7, pc}
 8007144:	80002000 	.word	0x80002000
 8007148:	fe00e800 	.word	0xfe00e800

0800714c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b088      	sub	sp, #32
 8007150:	af02      	add	r7, sp, #8
 8007152:	60f8      	str	r0, [r7, #12]
 8007154:	607a      	str	r2, [r7, #4]
 8007156:	461a      	mov	r2, r3
 8007158:	460b      	mov	r3, r1
 800715a:	817b      	strh	r3, [r7, #10]
 800715c:	4613      	mov	r3, r2
 800715e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007166:	b2db      	uxtb	r3, r3
 8007168:	2b20      	cmp	r3, #32
 800716a:	f040 80db 	bne.w	8007324 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007174:	2b01      	cmp	r3, #1
 8007176:	d101      	bne.n	800717c <HAL_I2C_Master_Receive+0x30>
 8007178:	2302      	movs	r3, #2
 800717a:	e0d4      	b.n	8007326 <HAL_I2C_Master_Receive+0x1da>
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2201      	movs	r2, #1
 8007180:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007184:	f7fe fe54 	bl	8005e30 <HAL_GetTick>
 8007188:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	9300      	str	r3, [sp, #0]
 800718e:	2319      	movs	r3, #25
 8007190:	2201      	movs	r2, #1
 8007192:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007196:	68f8      	ldr	r0, [r7, #12]
 8007198:	f001 fba5 	bl	80088e6 <I2C_WaitOnFlagUntilTimeout>
 800719c:	4603      	mov	r3, r0
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d001      	beq.n	80071a6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80071a2:	2301      	movs	r3, #1
 80071a4:	e0bf      	b.n	8007326 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	2222      	movs	r2, #34	; 0x22
 80071aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2210      	movs	r2, #16
 80071b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2200      	movs	r2, #0
 80071ba:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	687a      	ldr	r2, [r7, #4]
 80071c0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	893a      	ldrh	r2, [r7, #8]
 80071c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	2200      	movs	r2, #0
 80071cc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071d2:	b29b      	uxth	r3, r3
 80071d4:	2bff      	cmp	r3, #255	; 0xff
 80071d6:	d90e      	bls.n	80071f6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	22ff      	movs	r2, #255	; 0xff
 80071dc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071e2:	b2da      	uxtb	r2, r3
 80071e4:	8979      	ldrh	r1, [r7, #10]
 80071e6:	4b52      	ldr	r3, [pc, #328]	; (8007330 <HAL_I2C_Master_Receive+0x1e4>)
 80071e8:	9300      	str	r3, [sp, #0]
 80071ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80071ee:	68f8      	ldr	r0, [r7, #12]
 80071f0:	f001 fdb4 	bl	8008d5c <I2C_TransferConfig>
 80071f4:	e06d      	b.n	80072d2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071fa:	b29a      	uxth	r2, r3
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007204:	b2da      	uxtb	r2, r3
 8007206:	8979      	ldrh	r1, [r7, #10]
 8007208:	4b49      	ldr	r3, [pc, #292]	; (8007330 <HAL_I2C_Master_Receive+0x1e4>)
 800720a:	9300      	str	r3, [sp, #0]
 800720c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007210:	68f8      	ldr	r0, [r7, #12]
 8007212:	f001 fda3 	bl	8008d5c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8007216:	e05c      	b.n	80072d2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007218:	697a      	ldr	r2, [r7, #20]
 800721a:	6a39      	ldr	r1, [r7, #32]
 800721c:	68f8      	ldr	r0, [r7, #12]
 800721e:	f001 fc3b 	bl	8008a98 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007222:	4603      	mov	r3, r0
 8007224:	2b00      	cmp	r3, #0
 8007226:	d001      	beq.n	800722c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8007228:	2301      	movs	r3, #1
 800722a:	e07c      	b.n	8007326 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007236:	b2d2      	uxtb	r2, r2
 8007238:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800723e:	1c5a      	adds	r2, r3, #1
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007248:	3b01      	subs	r3, #1
 800724a:	b29a      	uxth	r2, r3
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007254:	b29b      	uxth	r3, r3
 8007256:	3b01      	subs	r3, #1
 8007258:	b29a      	uxth	r2, r3
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007262:	b29b      	uxth	r3, r3
 8007264:	2b00      	cmp	r3, #0
 8007266:	d034      	beq.n	80072d2 <HAL_I2C_Master_Receive+0x186>
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800726c:	2b00      	cmp	r3, #0
 800726e:	d130      	bne.n	80072d2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007270:	697b      	ldr	r3, [r7, #20]
 8007272:	9300      	str	r3, [sp, #0]
 8007274:	6a3b      	ldr	r3, [r7, #32]
 8007276:	2200      	movs	r2, #0
 8007278:	2180      	movs	r1, #128	; 0x80
 800727a:	68f8      	ldr	r0, [r7, #12]
 800727c:	f001 fb33 	bl	80088e6 <I2C_WaitOnFlagUntilTimeout>
 8007280:	4603      	mov	r3, r0
 8007282:	2b00      	cmp	r3, #0
 8007284:	d001      	beq.n	800728a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8007286:	2301      	movs	r3, #1
 8007288:	e04d      	b.n	8007326 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800728e:	b29b      	uxth	r3, r3
 8007290:	2bff      	cmp	r3, #255	; 0xff
 8007292:	d90e      	bls.n	80072b2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	22ff      	movs	r2, #255	; 0xff
 8007298:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800729e:	b2da      	uxtb	r2, r3
 80072a0:	8979      	ldrh	r1, [r7, #10]
 80072a2:	2300      	movs	r3, #0
 80072a4:	9300      	str	r3, [sp, #0]
 80072a6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80072aa:	68f8      	ldr	r0, [r7, #12]
 80072ac:	f001 fd56 	bl	8008d5c <I2C_TransferConfig>
 80072b0:	e00f      	b.n	80072d2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072b6:	b29a      	uxth	r2, r3
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072c0:	b2da      	uxtb	r2, r3
 80072c2:	8979      	ldrh	r1, [r7, #10]
 80072c4:	2300      	movs	r3, #0
 80072c6:	9300      	str	r3, [sp, #0]
 80072c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80072cc:	68f8      	ldr	r0, [r7, #12]
 80072ce:	f001 fd45 	bl	8008d5c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072d6:	b29b      	uxth	r3, r3
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d19d      	bne.n	8007218 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80072dc:	697a      	ldr	r2, [r7, #20]
 80072de:	6a39      	ldr	r1, [r7, #32]
 80072e0:	68f8      	ldr	r0, [r7, #12]
 80072e2:	f001 fb96 	bl	8008a12 <I2C_WaitOnSTOPFlagUntilTimeout>
 80072e6:	4603      	mov	r3, r0
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d001      	beq.n	80072f0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80072ec:	2301      	movs	r3, #1
 80072ee:	e01a      	b.n	8007326 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	2220      	movs	r2, #32
 80072f6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	6859      	ldr	r1, [r3, #4]
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681a      	ldr	r2, [r3, #0]
 8007302:	4b0c      	ldr	r3, [pc, #48]	; (8007334 <HAL_I2C_Master_Receive+0x1e8>)
 8007304:	400b      	ands	r3, r1
 8007306:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2220      	movs	r2, #32
 800730c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2200      	movs	r2, #0
 8007314:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	2200      	movs	r2, #0
 800731c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007320:	2300      	movs	r3, #0
 8007322:	e000      	b.n	8007326 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8007324:	2302      	movs	r3, #2
  }
}
 8007326:	4618      	mov	r0, r3
 8007328:	3718      	adds	r7, #24
 800732a:	46bd      	mov	sp, r7
 800732c:	bd80      	pop	{r7, pc}
 800732e:	bf00      	nop
 8007330:	80002400 	.word	0x80002400
 8007334:	fe00e800 	.word	0xfe00e800

08007338 <HAL_I2C_Master_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b088      	sub	sp, #32
 800733c:	af02      	add	r7, sp, #8
 800733e:	60f8      	str	r0, [r7, #12]
 8007340:	607a      	str	r2, [r7, #4]
 8007342:	461a      	mov	r2, r3
 8007344:	460b      	mov	r3, r1
 8007346:	817b      	strh	r3, [r7, #10]
 8007348:	4613      	mov	r3, r2
 800734a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007352:	b2db      	uxtb	r3, r3
 8007354:	2b20      	cmp	r3, #32
 8007356:	d153      	bne.n	8007400 <HAL_I2C_Master_Transmit_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	699b      	ldr	r3, [r3, #24]
 800735e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007362:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007366:	d101      	bne.n	800736c <HAL_I2C_Master_Transmit_IT+0x34>
    {
      return HAL_BUSY;
 8007368:	2302      	movs	r3, #2
 800736a:	e04a      	b.n	8007402 <HAL_I2C_Master_Transmit_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007372:	2b01      	cmp	r3, #1
 8007374:	d101      	bne.n	800737a <HAL_I2C_Master_Transmit_IT+0x42>
 8007376:	2302      	movs	r3, #2
 8007378:	e043      	b.n	8007402 <HAL_I2C_Master_Transmit_IT+0xca>
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	2201      	movs	r2, #1
 800737e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	2221      	movs	r2, #33	; 0x21
 8007386:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2210      	movs	r2, #16
 800738e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	2200      	movs	r2, #0
 8007396:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	687a      	ldr	r2, [r7, #4]
 800739c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	893a      	ldrh	r2, [r7, #8]
 80073a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	4a19      	ldr	r2, [pc, #100]	; (800740c <HAL_I2C_Master_Transmit_IT+0xd4>)
 80073a8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	4a18      	ldr	r2, [pc, #96]	; (8007410 <HAL_I2C_Master_Transmit_IT+0xd8>)
 80073ae:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073b4:	b29b      	uxth	r3, r3
 80073b6:	2bff      	cmp	r3, #255	; 0xff
 80073b8:	d906      	bls.n	80073c8 <HAL_I2C_Master_Transmit_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	22ff      	movs	r2, #255	; 0xff
 80073be:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80073c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80073c4:	617b      	str	r3, [r7, #20]
 80073c6:	e007      	b.n	80073d8 <HAL_I2C_Master_Transmit_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073cc:	b29a      	uxth	r2, r3
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80073d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80073d6:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073dc:	b2da      	uxtb	r2, r3
 80073de:	8979      	ldrh	r1, [r7, #10]
 80073e0:	4b0c      	ldr	r3, [pc, #48]	; (8007414 <HAL_I2C_Master_Transmit_IT+0xdc>)
 80073e2:	9300      	str	r3, [sp, #0]
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	68f8      	ldr	r0, [r7, #12]
 80073e8:	f001 fcb8 	bl	8008d5c <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	2200      	movs	r2, #0
 80073f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80073f4:	2101      	movs	r1, #1
 80073f6:	68f8      	ldr	r0, [r7, #12]
 80073f8:	f001 fce2 	bl	8008dc0 <I2C_Enable_IRQ>

    return HAL_OK;
 80073fc:	2300      	movs	r3, #0
 80073fe:	e000      	b.n	8007402 <HAL_I2C_Master_Transmit_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 8007400:	2302      	movs	r3, #2
  }
}
 8007402:	4618      	mov	r0, r3
 8007404:	3718      	adds	r7, #24
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}
 800740a:	bf00      	nop
 800740c:	ffff0000 	.word	0xffff0000
 8007410:	080075d5 	.word	0x080075d5
 8007414:	80002000 	.word	0x80002000

08007418 <HAL_I2C_Master_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                            uint16_t Size)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b088      	sub	sp, #32
 800741c:	af02      	add	r7, sp, #8
 800741e:	60f8      	str	r0, [r7, #12]
 8007420:	607a      	str	r2, [r7, #4]
 8007422:	461a      	mov	r2, r3
 8007424:	460b      	mov	r3, r1
 8007426:	817b      	strh	r3, [r7, #10]
 8007428:	4613      	mov	r3, r2
 800742a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007432:	b2db      	uxtb	r3, r3
 8007434:	2b20      	cmp	r3, #32
 8007436:	d153      	bne.n	80074e0 <HAL_I2C_Master_Receive_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	699b      	ldr	r3, [r3, #24]
 800743e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007442:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007446:	d101      	bne.n	800744c <HAL_I2C_Master_Receive_IT+0x34>
    {
      return HAL_BUSY;
 8007448:	2302      	movs	r3, #2
 800744a:	e04a      	b.n	80074e2 <HAL_I2C_Master_Receive_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007452:	2b01      	cmp	r3, #1
 8007454:	d101      	bne.n	800745a <HAL_I2C_Master_Receive_IT+0x42>
 8007456:	2302      	movs	r3, #2
 8007458:	e043      	b.n	80074e2 <HAL_I2C_Master_Receive_IT+0xca>
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2201      	movs	r2, #1
 800745e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2222      	movs	r2, #34	; 0x22
 8007466:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	2210      	movs	r2, #16
 800746e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	2200      	movs	r2, #0
 8007476:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	687a      	ldr	r2, [r7, #4]
 800747c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	893a      	ldrh	r2, [r7, #8]
 8007482:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	4a19      	ldr	r2, [pc, #100]	; (80074ec <HAL_I2C_Master_Receive_IT+0xd4>)
 8007488:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	4a18      	ldr	r2, [pc, #96]	; (80074f0 <HAL_I2C_Master_Receive_IT+0xd8>)
 800748e:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007494:	b29b      	uxth	r3, r3
 8007496:	2bff      	cmp	r3, #255	; 0xff
 8007498:	d906      	bls.n	80074a8 <HAL_I2C_Master_Receive_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	22ff      	movs	r2, #255	; 0xff
 800749e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80074a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80074a4:	617b      	str	r3, [r7, #20]
 80074a6:	e007      	b.n	80074b8 <HAL_I2C_Master_Receive_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074ac:	b29a      	uxth	r2, r3
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80074b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80074b6:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074bc:	b2da      	uxtb	r2, r3
 80074be:	8979      	ldrh	r1, [r7, #10]
 80074c0:	4b0c      	ldr	r3, [pc, #48]	; (80074f4 <HAL_I2C_Master_Receive_IT+0xdc>)
 80074c2:	9300      	str	r3, [sp, #0]
 80074c4:	697b      	ldr	r3, [r7, #20]
 80074c6:	68f8      	ldr	r0, [r7, #12]
 80074c8:	f001 fc48 	bl	8008d5c <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	2200      	movs	r2, #0
 80074d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 80074d4:	2102      	movs	r1, #2
 80074d6:	68f8      	ldr	r0, [r7, #12]
 80074d8:	f001 fc72 	bl	8008dc0 <I2C_Enable_IRQ>

    return HAL_OK;
 80074dc:	2300      	movs	r3, #0
 80074de:	e000      	b.n	80074e2 <HAL_I2C_Master_Receive_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 80074e0:	2302      	movs	r3, #2
  }
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	3718      	adds	r7, #24
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}
 80074ea:	bf00      	nop
 80074ec:	ffff0000 	.word	0xffff0000
 80074f0:	080075d5 	.word	0x080075d5
 80074f4:	80002400 	.word	0x80002400

080074f8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	699b      	ldr	r3, [r3, #24]
 8007506:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007514:	2b00      	cmp	r3, #0
 8007516:	d005      	beq.n	8007524 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800751c:	68ba      	ldr	r2, [r7, #8]
 800751e:	68f9      	ldr	r1, [r7, #12]
 8007520:	6878      	ldr	r0, [r7, #4]
 8007522:	4798      	blx	r3
  }
}
 8007524:	bf00      	nop
 8007526:	3710      	adds	r7, #16
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}

0800752c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800752c:	b480      	push	{r7}
 800752e:	b083      	sub	sp, #12
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8007534:	bf00      	nop
 8007536:	370c      	adds	r7, #12
 8007538:	46bd      	mov	sp, r7
 800753a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753e:	4770      	bx	lr

08007540 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007540:	b480      	push	{r7}
 8007542:	b083      	sub	sp, #12
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8007548:	bf00      	nop
 800754a:	370c      	adds	r7, #12
 800754c:	46bd      	mov	sp, r7
 800754e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007552:	4770      	bx	lr

08007554 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007554:	b480      	push	{r7}
 8007556:	b083      	sub	sp, #12
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
 800755c:	460b      	mov	r3, r1
 800755e:	70fb      	strb	r3, [r7, #3]
 8007560:	4613      	mov	r3, r2
 8007562:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007564:	bf00      	nop
 8007566:	370c      	adds	r7, #12
 8007568:	46bd      	mov	sp, r7
 800756a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756e:	4770      	bx	lr

08007570 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007570:	b480      	push	{r7}
 8007572:	b083      	sub	sp, #12
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8007578:	bf00      	nop
 800757a:	370c      	adds	r7, #12
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr

08007584 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007584:	b480      	push	{r7}
 8007586:	b083      	sub	sp, #12
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800758c:	bf00      	nop
 800758e:	370c      	adds	r7, #12
 8007590:	46bd      	mov	sp, r7
 8007592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007596:	4770      	bx	lr

08007598 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007598:	b480      	push	{r7}
 800759a:	b083      	sub	sp, #12
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80075a0:	bf00      	nop
 80075a2:	370c      	adds	r7, #12
 80075a4:	46bd      	mov	sp, r7
 80075a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075aa:	4770      	bx	lr

080075ac <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80075ac:	b480      	push	{r7}
 80075ae:	b083      	sub	sp, #12
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80075b4:	bf00      	nop
 80075b6:	370c      	adds	r7, #12
 80075b8:	46bd      	mov	sp, r7
 80075ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075be:	4770      	bx	lr

080075c0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b083      	sub	sp, #12
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80075c8:	bf00      	nop
 80075ca:	370c      	adds	r7, #12
 80075cc:	46bd      	mov	sp, r7
 80075ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d2:	4770      	bx	lr

080075d4 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b088      	sub	sp, #32
 80075d8:	af02      	add	r7, sp, #8
 80075da:	60f8      	str	r0, [r7, #12]
 80075dc:	60b9      	str	r1, [r7, #8]
 80075de:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80075ea:	2b01      	cmp	r3, #1
 80075ec:	d101      	bne.n	80075f2 <I2C_Master_ISR_IT+0x1e>
 80075ee:	2302      	movs	r3, #2
 80075f0:	e108      	b.n	8007804 <I2C_Master_ISR_IT+0x230>
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	2201      	movs	r2, #1
 80075f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	f003 0310 	and.w	r3, r3, #16
 8007600:	2b00      	cmp	r3, #0
 8007602:	d012      	beq.n	800762a <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800760a:	2b00      	cmp	r3, #0
 800760c:	d00d      	beq.n	800762a <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	2210      	movs	r2, #16
 8007614:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800761a:	f043 0204 	orr.w	r2, r3, #4
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007622:	68f8      	ldr	r0, [r7, #12]
 8007624:	f001 f91d 	bl	8008862 <I2C_Flush_TXDR>
 8007628:	e0d9      	b.n	80077de <I2C_Master_ISR_IT+0x20a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	f003 0304 	and.w	r3, r3, #4
 8007630:	2b00      	cmp	r3, #0
 8007632:	d022      	beq.n	800767a <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800763a:	2b00      	cmp	r3, #0
 800763c:	d01d      	beq.n	800767a <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	f023 0304 	bic.w	r3, r3, #4
 8007644:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007650:	b2d2      	uxtb	r2, r2
 8007652:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007658:	1c5a      	adds	r2, r3, #1
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007662:	3b01      	subs	r3, #1
 8007664:	b29a      	uxth	r2, r3
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800766e:	b29b      	uxth	r3, r3
 8007670:	3b01      	subs	r3, #1
 8007672:	b29a      	uxth	r2, r3
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007678:	e0b1      	b.n	80077de <I2C_Master_ISR_IT+0x20a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800767a:	697b      	ldr	r3, [r7, #20]
 800767c:	f003 0302 	and.w	r3, r3, #2
 8007680:	2b00      	cmp	r3, #0
 8007682:	d01d      	beq.n	80076c0 <I2C_Master_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800768a:	2b00      	cmp	r3, #0
 800768c:	d018      	beq.n	80076c0 <I2C_Master_ISR_IT+0xec>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007692:	781a      	ldrb	r2, [r3, #0]
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800769e:	1c5a      	adds	r2, r3, #1
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076a8:	3b01      	subs	r3, #1
 80076aa:	b29a      	uxth	r2, r3
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076b4:	b29b      	uxth	r3, r3
 80076b6:	3b01      	subs	r3, #1
 80076b8:	b29a      	uxth	r2, r3
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80076be:	e08e      	b.n	80077de <I2C_Master_ISR_IT+0x20a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80076c0:	697b      	ldr	r3, [r7, #20]
 80076c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d05c      	beq.n	8007784 <I2C_Master_ISR_IT+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d057      	beq.n	8007784 <I2C_Master_ISR_IT+0x1b0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076d8:	b29b      	uxth	r3, r3
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d040      	beq.n	8007760 <I2C_Master_ISR_IT+0x18c>
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d13c      	bne.n	8007760 <I2C_Master_ISR_IT+0x18c>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	685b      	ldr	r3, [r3, #4]
 80076ec:	b29b      	uxth	r3, r3
 80076ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80076f2:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076f8:	b29b      	uxth	r3, r3
 80076fa:	2bff      	cmp	r3, #255	; 0xff
 80076fc:	d90e      	bls.n	800771c <I2C_Master_ISR_IT+0x148>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	22ff      	movs	r2, #255	; 0xff
 8007702:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007708:	b2da      	uxtb	r2, r3
 800770a:	8a79      	ldrh	r1, [r7, #18]
 800770c:	2300      	movs	r3, #0
 800770e:	9300      	str	r3, [sp, #0]
 8007710:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007714:	68f8      	ldr	r0, [r7, #12]
 8007716:	f001 fb21 	bl	8008d5c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800771a:	e032      	b.n	8007782 <I2C_Master_ISR_IT+0x1ae>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007720:	b29a      	uxth	r2, r3
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800772a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800772e:	d00b      	beq.n	8007748 <I2C_Master_ISR_IT+0x174>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007734:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800773a:	8a79      	ldrh	r1, [r7, #18]
 800773c:	2000      	movs	r0, #0
 800773e:	9000      	str	r0, [sp, #0]
 8007740:	68f8      	ldr	r0, [r7, #12]
 8007742:	f001 fb0b 	bl	8008d5c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007746:	e01c      	b.n	8007782 <I2C_Master_ISR_IT+0x1ae>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800774c:	b2da      	uxtb	r2, r3
 800774e:	8a79      	ldrh	r1, [r7, #18]
 8007750:	2300      	movs	r3, #0
 8007752:	9300      	str	r3, [sp, #0]
 8007754:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007758:	68f8      	ldr	r0, [r7, #12]
 800775a:	f001 faff 	bl	8008d5c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800775e:	e010      	b.n	8007782 <I2C_Master_ISR_IT+0x1ae>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800776a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800776e:	d003      	beq.n	8007778 <I2C_Master_ISR_IT+0x1a4>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8007770:	68f8      	ldr	r0, [r7, #12]
 8007772:	f000 fca3 	bl	80080bc <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007776:	e032      	b.n	80077de <I2C_Master_ISR_IT+0x20a>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8007778:	2140      	movs	r1, #64	; 0x40
 800777a:	68f8      	ldr	r0, [r7, #12]
 800777c:	f000 ff5a 	bl	8008634 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007780:	e02d      	b.n	80077de <I2C_Master_ISR_IT+0x20a>
 8007782:	e02c      	b.n	80077de <I2C_Master_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8007784:	697b      	ldr	r3, [r7, #20]
 8007786:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800778a:	2b00      	cmp	r3, #0
 800778c:	d027      	beq.n	80077de <I2C_Master_ISR_IT+0x20a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8007794:	2b00      	cmp	r3, #0
 8007796:	d022      	beq.n	80077de <I2C_Master_ISR_IT+0x20a>
  {
    if (hi2c->XferCount == 0U)
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800779c:	b29b      	uxth	r3, r3
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d119      	bne.n	80077d6 <I2C_Master_ISR_IT+0x202>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	685b      	ldr	r3, [r3, #4]
 80077a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077ac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80077b0:	d015      	beq.n	80077de <I2C_Master_ISR_IT+0x20a>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077b6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80077ba:	d108      	bne.n	80077ce <I2C_Master_ISR_IT+0x1fa>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	685a      	ldr	r2, [r3, #4]
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80077ca:	605a      	str	r2, [r3, #4]
 80077cc:	e007      	b.n	80077de <I2C_Master_ISR_IT+0x20a>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80077ce:	68f8      	ldr	r0, [r7, #12]
 80077d0:	f000 fc74 	bl	80080bc <I2C_ITMasterSeqCplt>
 80077d4:	e003      	b.n	80077de <I2C_Master_ISR_IT+0x20a>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80077d6:	2140      	movs	r1, #64	; 0x40
 80077d8:	68f8      	ldr	r0, [r7, #12]
 80077da:	f000 ff2b 	bl	8008634 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	f003 0320 	and.w	r3, r3, #32
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d008      	beq.n	80077fa <I2C_Master_ISR_IT+0x226>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d003      	beq.n	80077fa <I2C_Master_ISR_IT+0x226>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 80077f2:	6979      	ldr	r1, [r7, #20]
 80077f4:	68f8      	ldr	r0, [r7, #12]
 80077f6:	f000 fcfb 	bl	80081f0 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2200      	movs	r2, #0
 80077fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007802:	2300      	movs	r3, #0
}
 8007804:	4618      	mov	r0, r3
 8007806:	3718      	adds	r7, #24
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}

0800780c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b086      	sub	sp, #24
 8007810:	af00      	add	r7, sp, #0
 8007812:	60f8      	str	r0, [r7, #12]
 8007814:	60b9      	str	r1, [r7, #8]
 8007816:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800781c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007828:	2b01      	cmp	r3, #1
 800782a:	d101      	bne.n	8007830 <I2C_Slave_ISR_IT+0x24>
 800782c:	2302      	movs	r3, #2
 800782e:	e0e1      	b.n	80079f4 <I2C_Slave_ISR_IT+0x1e8>
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2201      	movs	r2, #1
 8007834:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007838:	693b      	ldr	r3, [r7, #16]
 800783a:	f003 0320 	and.w	r3, r3, #32
 800783e:	2b00      	cmp	r3, #0
 8007840:	d008      	beq.n	8007854 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007848:	2b00      	cmp	r3, #0
 800784a:	d003      	beq.n	8007854 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800784c:	6939      	ldr	r1, [r7, #16]
 800784e:	68f8      	ldr	r0, [r7, #12]
 8007850:	f000 fd96 	bl	8008380 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	f003 0310 	and.w	r3, r3, #16
 800785a:	2b00      	cmp	r3, #0
 800785c:	d04b      	beq.n	80078f6 <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007864:	2b00      	cmp	r3, #0
 8007866:	d046      	beq.n	80078f6 <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800786c:	b29b      	uxth	r3, r3
 800786e:	2b00      	cmp	r3, #0
 8007870:	d128      	bne.n	80078c4 <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007878:	b2db      	uxtb	r3, r3
 800787a:	2b28      	cmp	r3, #40	; 0x28
 800787c:	d108      	bne.n	8007890 <I2C_Slave_ISR_IT+0x84>
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007884:	d104      	bne.n	8007890 <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8007886:	6939      	ldr	r1, [r7, #16]
 8007888:	68f8      	ldr	r0, [r7, #12]
 800788a:	f000 fe7f 	bl	800858c <I2C_ITListenCplt>
 800788e:	e031      	b.n	80078f4 <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007896:	b2db      	uxtb	r3, r3
 8007898:	2b29      	cmp	r3, #41	; 0x29
 800789a:	d10e      	bne.n	80078ba <I2C_Slave_ISR_IT+0xae>
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80078a2:	d00a      	beq.n	80078ba <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	2210      	movs	r2, #16
 80078aa:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80078ac:	68f8      	ldr	r0, [r7, #12]
 80078ae:	f000 ffd8 	bl	8008862 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80078b2:	68f8      	ldr	r0, [r7, #12]
 80078b4:	f000 fc3f 	bl	8008136 <I2C_ITSlaveSeqCplt>
 80078b8:	e01c      	b.n	80078f4 <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	2210      	movs	r2, #16
 80078c0:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80078c2:	e08f      	b.n	80079e4 <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	2210      	movs	r2, #16
 80078ca:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078d0:	f043 0204 	orr.w	r2, r3, #4
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d003      	beq.n	80078e6 <I2C_Slave_ISR_IT+0xda>
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80078e4:	d17e      	bne.n	80079e4 <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078ea:	4619      	mov	r1, r3
 80078ec:	68f8      	ldr	r0, [r7, #12]
 80078ee:	f000 fea1 	bl	8008634 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80078f2:	e077      	b.n	80079e4 <I2C_Slave_ISR_IT+0x1d8>
 80078f4:	e076      	b.n	80079e4 <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80078f6:	693b      	ldr	r3, [r7, #16]
 80078f8:	f003 0304 	and.w	r3, r3, #4
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d02f      	beq.n	8007960 <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8007906:	2b00      	cmp	r3, #0
 8007908:	d02a      	beq.n	8007960 <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800790e:	b29b      	uxth	r3, r3
 8007910:	2b00      	cmp	r3, #0
 8007912:	d018      	beq.n	8007946 <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800791e:	b2d2      	uxtb	r2, r2
 8007920:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007926:	1c5a      	adds	r2, r3, #1
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007930:	3b01      	subs	r3, #1
 8007932:	b29a      	uxth	r2, r3
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800793c:	b29b      	uxth	r3, r3
 800793e:	3b01      	subs	r3, #1
 8007940:	b29a      	uxth	r2, r3
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800794a:	b29b      	uxth	r3, r3
 800794c:	2b00      	cmp	r3, #0
 800794e:	d14b      	bne.n	80079e8 <I2C_Slave_ISR_IT+0x1dc>
 8007950:	697b      	ldr	r3, [r7, #20]
 8007952:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007956:	d047      	beq.n	80079e8 <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8007958:	68f8      	ldr	r0, [r7, #12]
 800795a:	f000 fbec 	bl	8008136 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800795e:	e043      	b.n	80079e8 <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	f003 0308 	and.w	r3, r3, #8
 8007966:	2b00      	cmp	r3, #0
 8007968:	d009      	beq.n	800797e <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007970:	2b00      	cmp	r3, #0
 8007972:	d004      	beq.n	800797e <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8007974:	6939      	ldr	r1, [r7, #16]
 8007976:	68f8      	ldr	r0, [r7, #12]
 8007978:	f000 fb1c 	bl	8007fb4 <I2C_ITAddrCplt>
 800797c:	e035      	b.n	80079ea <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800797e:	693b      	ldr	r3, [r7, #16]
 8007980:	f003 0302 	and.w	r3, r3, #2
 8007984:	2b00      	cmp	r3, #0
 8007986:	d030      	beq.n	80079ea <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800798e:	2b00      	cmp	r3, #0
 8007990:	d02b      	beq.n	80079ea <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007996:	b29b      	uxth	r3, r3
 8007998:	2b00      	cmp	r3, #0
 800799a:	d018      	beq.n	80079ce <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079a0:	781a      	ldrb	r2, [r3, #0]
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ac:	1c5a      	adds	r2, r3, #1
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079b6:	b29b      	uxth	r3, r3
 80079b8:	3b01      	subs	r3, #1
 80079ba:	b29a      	uxth	r2, r3
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079c4:	3b01      	subs	r3, #1
 80079c6:	b29a      	uxth	r2, r3
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	851a      	strh	r2, [r3, #40]	; 0x28
 80079cc:	e00d      	b.n	80079ea <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80079d4:	d002      	beq.n	80079dc <I2C_Slave_ISR_IT+0x1d0>
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d106      	bne.n	80079ea <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80079dc:	68f8      	ldr	r0, [r7, #12]
 80079de:	f000 fbaa 	bl	8008136 <I2C_ITSlaveSeqCplt>
 80079e2:	e002      	b.n	80079ea <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 80079e4:	bf00      	nop
 80079e6:	e000      	b.n	80079ea <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 80079e8:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	2200      	movs	r2, #0
 80079ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80079f2:	2300      	movs	r3, #0
}
 80079f4:	4618      	mov	r0, r3
 80079f6:	3718      	adds	r7, #24
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bd80      	pop	{r7, pc}

080079fc <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b088      	sub	sp, #32
 8007a00:	af02      	add	r7, sp, #8
 8007a02:	60f8      	str	r0, [r7, #12]
 8007a04:	60b9      	str	r1, [r7, #8]
 8007a06:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	d101      	bne.n	8007a16 <I2C_Master_ISR_DMA+0x1a>
 8007a12:	2302      	movs	r3, #2
 8007a14:	e0d9      	b.n	8007bca <I2C_Master_ISR_DMA+0x1ce>
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	2201      	movs	r2, #1
 8007a1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	f003 0310 	and.w	r3, r3, #16
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d016      	beq.n	8007a56 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d011      	beq.n	8007a56 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	2210      	movs	r2, #16
 8007a38:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a3e:	f043 0204 	orr.w	r2, r3, #4
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8007a46:	2120      	movs	r1, #32
 8007a48:	68f8      	ldr	r0, [r7, #12]
 8007a4a:	f001 f9b9 	bl	8008dc0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007a4e:	68f8      	ldr	r0, [r7, #12]
 8007a50:	f000 ff07 	bl	8008862 <I2C_Flush_TXDR>
 8007a54:	e0b4      	b.n	8007bc0 <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8007a56:	68bb      	ldr	r3, [r7, #8]
 8007a58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d071      	beq.n	8007b44 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d06c      	beq.n	8007b44 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	681a      	ldr	r2, [r3, #0]
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a78:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d04e      	beq.n	8007b22 <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	685b      	ldr	r3, [r3, #4]
 8007a8a:	b29b      	uxth	r3, r3
 8007a8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007a90:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a96:	b29b      	uxth	r3, r3
 8007a98:	2bff      	cmp	r3, #255	; 0xff
 8007a9a:	d906      	bls.n	8007aaa <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	22ff      	movs	r2, #255	; 0xff
 8007aa0:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8007aa2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007aa6:	617b      	str	r3, [r7, #20]
 8007aa8:	e010      	b.n	8007acc <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007aae:	b29a      	uxth	r2, r3
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ab8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007abc:	d003      	beq.n	8007ac6 <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ac2:	617b      	str	r3, [r7, #20]
 8007ac4:	e002      	b.n	8007acc <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8007ac6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007aca:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ad0:	b2da      	uxtb	r2, r3
 8007ad2:	8a79      	ldrh	r1, [r7, #18]
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	9300      	str	r3, [sp, #0]
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	68f8      	ldr	r0, [r7, #12]
 8007adc:	f001 f93e 	bl	8008d5c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ae4:	b29a      	uxth	r2, r3
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007aea:	1ad3      	subs	r3, r2, r3
 8007aec:	b29a      	uxth	r2, r3
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007af8:	b2db      	uxtb	r3, r3
 8007afa:	2b22      	cmp	r3, #34	; 0x22
 8007afc:	d108      	bne.n	8007b10 <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	681a      	ldr	r2, [r3, #0]
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007b0c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8007b0e:	e057      	b.n	8007bc0 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	681a      	ldr	r2, [r3, #0]
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007b1e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8007b20:	e04e      	b.n	8007bc0 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	685b      	ldr	r3, [r3, #4]
 8007b28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b2c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007b30:	d003      	beq.n	8007b3a <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8007b32:	68f8      	ldr	r0, [r7, #12]
 8007b34:	f000 fac2 	bl	80080bc <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8007b38:	e042      	b.n	8007bc0 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8007b3a:	2140      	movs	r1, #64	; 0x40
 8007b3c:	68f8      	ldr	r0, [r7, #12]
 8007b3e:	f000 fd79 	bl	8008634 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8007b42:	e03d      	b.n	8007bc0 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d028      	beq.n	8007ba0 <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d023      	beq.n	8007ba0 <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b5c:	b29b      	uxth	r3, r3
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d119      	bne.n	8007b96 <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b6c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007b70:	d025      	beq.n	8007bbe <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b76:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007b7a:	d108      	bne.n	8007b8e <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	685a      	ldr	r2, [r3, #4]
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007b8a:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8007b8c:	e017      	b.n	8007bbe <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8007b8e:	68f8      	ldr	r0, [r7, #12]
 8007b90:	f000 fa94 	bl	80080bc <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8007b94:	e013      	b.n	8007bbe <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8007b96:	2140      	movs	r1, #64	; 0x40
 8007b98:	68f8      	ldr	r0, [r7, #12]
 8007b9a:	f000 fd4b 	bl	8008634 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8007b9e:	e00e      	b.n	8007bbe <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	f003 0320 	and.w	r3, r3, #32
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d00a      	beq.n	8007bc0 <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d005      	beq.n	8007bc0 <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8007bb4:	68b9      	ldr	r1, [r7, #8]
 8007bb6:	68f8      	ldr	r0, [r7, #12]
 8007bb8:	f000 fb1a 	bl	80081f0 <I2C_ITMasterCplt>
 8007bbc:	e000      	b.n	8007bc0 <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 8007bbe:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007bc8:	2300      	movs	r3, #0
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	3718      	adds	r7, #24
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}
	...

08007bd4 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b088      	sub	sp, #32
 8007bd8:	af02      	add	r7, sp, #8
 8007bda:	60f8      	str	r0, [r7, #12]
 8007bdc:	60b9      	str	r1, [r7, #8]
 8007bde:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8007be0:	4b87      	ldr	r3, [pc, #540]	; (8007e00 <I2C_Mem_ISR_DMA+0x22c>)
 8007be2:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007bea:	2b01      	cmp	r3, #1
 8007bec:	d101      	bne.n	8007bf2 <I2C_Mem_ISR_DMA+0x1e>
 8007bee:	2302      	movs	r3, #2
 8007bf0:	e102      	b.n	8007df8 <I2C_Mem_ISR_DMA+0x224>
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2201      	movs	r2, #1
 8007bf6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	f003 0310 	and.w	r3, r3, #16
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d016      	beq.n	8007c32 <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d011      	beq.n	8007c32 <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	2210      	movs	r2, #16
 8007c14:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c1a:	f043 0204 	orr.w	r2, r3, #4
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8007c22:	2120      	movs	r1, #32
 8007c24:	68f8      	ldr	r0, [r7, #12]
 8007c26:	f001 f8cb 	bl	8008dc0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007c2a:	68f8      	ldr	r0, [r7, #12]
 8007c2c:	f000 fe19 	bl	8008862 <I2C_Flush_TXDR>
 8007c30:	e0dd      	b.n	8007dee <I2C_Mem_ISR_DMA+0x21a>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007c32:	68bb      	ldr	r3, [r7, #8]
 8007c34:	f003 0302 	and.w	r3, r3, #2
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d00e      	beq.n	8007c5a <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d009      	beq.n	8007c5a <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	68fa      	ldr	r2, [r7, #12]
 8007c4c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007c4e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	f04f 32ff 	mov.w	r2, #4294967295
 8007c56:	651a      	str	r2, [r3, #80]	; 0x50
 8007c58:	e0c9      	b.n	8007dee <I2C_Mem_ISR_DMA+0x21a>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d05b      	beq.n	8007d1c <I2C_Mem_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d056      	beq.n	8007d1c <I2C_Mem_ISR_DMA+0x148>
  {
    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8007c6e:	2110      	movs	r1, #16
 8007c70:	68f8      	ldr	r0, [r7, #12]
 8007c72:	f001 f8a5 	bl	8008dc0 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c7a:	b29b      	uxth	r3, r3
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d048      	beq.n	8007d12 <I2C_Mem_ISR_DMA+0x13e>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c84:	b29b      	uxth	r3, r3
 8007c86:	2bff      	cmp	r3, #255	; 0xff
 8007c88:	d910      	bls.n	8007cac <I2C_Mem_ISR_DMA+0xd8>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	22ff      	movs	r2, #255	; 0xff
 8007c8e:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c94:	b299      	uxth	r1, r3
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c9a:	b2da      	uxtb	r2, r3
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	9300      	str	r3, [sp, #0]
 8007ca0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007ca4:	68f8      	ldr	r0, [r7, #12]
 8007ca6:	f001 f859 	bl	8008d5c <I2C_TransferConfig>
 8007caa:	e011      	b.n	8007cd0 <I2C_Mem_ISR_DMA+0xfc>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cb0:	b29a      	uxth	r2, r3
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cba:	b299      	uxth	r1, r3
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cc0:	b2da      	uxtb	r2, r3
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	9300      	str	r3, [sp, #0]
 8007cc6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007cca:	68f8      	ldr	r0, [r7, #12]
 8007ccc:	f001 f846 	bl	8008d5c <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cd4:	b29a      	uxth	r2, r3
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cda:	1ad3      	subs	r3, r2, r3
 8007cdc:	b29a      	uxth	r2, r3
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	2b22      	cmp	r3, #34	; 0x22
 8007cec:	d108      	bne.n	8007d00 <I2C_Mem_ISR_DMA+0x12c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	681a      	ldr	r2, [r3, #0]
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007cfc:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8007cfe:	e076      	b.n	8007dee <I2C_Mem_ISR_DMA+0x21a>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	681a      	ldr	r2, [r3, #0]
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007d0e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8007d10:	e06d      	b.n	8007dee <I2C_Mem_ISR_DMA+0x21a>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8007d12:	2140      	movs	r1, #64	; 0x40
 8007d14:	68f8      	ldr	r0, [r7, #12]
 8007d16:	f000 fc8d 	bl	8008634 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8007d1a:	e068      	b.n	8007dee <I2C_Mem_ISR_DMA+0x21a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d055      	beq.n	8007dd2 <I2C_Mem_ISR_DMA+0x1fe>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d050      	beq.n	8007dd2 <I2C_Mem_ISR_DMA+0x1fe>
  {
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007d36:	b2db      	uxtb	r3, r3
 8007d38:	2b22      	cmp	r3, #34	; 0x22
 8007d3a:	d101      	bne.n	8007d40 <I2C_Mem_ISR_DMA+0x16c>
    {
      direction = I2C_GENERATE_START_READ;
 8007d3c:	4b31      	ldr	r3, [pc, #196]	; (8007e04 <I2C_Mem_ISR_DMA+0x230>)
 8007d3e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d44:	b29b      	uxth	r3, r3
 8007d46:	2bff      	cmp	r3, #255	; 0xff
 8007d48:	d910      	bls.n	8007d6c <I2C_Mem_ISR_DMA+0x198>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	22ff      	movs	r2, #255	; 0xff
 8007d4e:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d54:	b299      	uxth	r1, r3
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d5a:	b2da      	uxtb	r2, r3
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	9300      	str	r3, [sp, #0]
 8007d60:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007d64:	68f8      	ldr	r0, [r7, #12]
 8007d66:	f000 fff9 	bl	8008d5c <I2C_TransferConfig>
 8007d6a:	e011      	b.n	8007d90 <I2C_Mem_ISR_DMA+0x1bc>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d70:	b29a      	uxth	r2, r3
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d7a:	b299      	uxth	r1, r3
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d80:	b2da      	uxtb	r2, r3
 8007d82:	697b      	ldr	r3, [r7, #20]
 8007d84:	9300      	str	r3, [sp, #0]
 8007d86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007d8a:	68f8      	ldr	r0, [r7, #12]
 8007d8c:	f000 ffe6 	bl	8008d5c <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d94:	b29a      	uxth	r2, r3
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d9a:	1ad3      	subs	r3, r2, r3
 8007d9c:	b29a      	uxth	r2, r3
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	2b22      	cmp	r3, #34	; 0x22
 8007dac:	d108      	bne.n	8007dc0 <I2C_Mem_ISR_DMA+0x1ec>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	681a      	ldr	r2, [r3, #0]
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007dbc:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007dbe:	e016      	b.n	8007dee <I2C_Mem_ISR_DMA+0x21a>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	681a      	ldr	r2, [r3, #0]
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007dce:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007dd0:	e00d      	b.n	8007dee <I2C_Mem_ISR_DMA+0x21a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	f003 0320 	and.w	r3, r3, #32
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d008      	beq.n	8007dee <I2C_Mem_ISR_DMA+0x21a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d003      	beq.n	8007dee <I2C_Mem_ISR_DMA+0x21a>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8007de6:	68b9      	ldr	r1, [r7, #8]
 8007de8:	68f8      	ldr	r0, [r7, #12]
 8007dea:	f000 fa01 	bl	80081f0 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	2200      	movs	r2, #0
 8007df2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007df6:	2300      	movs	r3, #0
}
 8007df8:	4618      	mov	r0, r3
 8007dfa:	3718      	adds	r7, #24
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bd80      	pop	{r7, pc}
 8007e00:	80002000 	.word	0x80002000
 8007e04:	80002400 	.word	0x80002400

08007e08 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b088      	sub	sp, #32
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	60f8      	str	r0, [r7, #12]
 8007e10:	60b9      	str	r1, [r7, #8]
 8007e12:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e18:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007e24:	2b01      	cmp	r3, #1
 8007e26:	d101      	bne.n	8007e2c <I2C_Slave_ISR_DMA+0x24>
 8007e28:	2302      	movs	r3, #2
 8007e2a:	e0bf      	b.n	8007fac <I2C_Slave_ISR_DMA+0x1a4>
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	2201      	movs	r2, #1
 8007e30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	f003 0320 	and.w	r3, r3, #32
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d008      	beq.n	8007e50 <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d003      	beq.n	8007e50 <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8007e48:	68b9      	ldr	r1, [r7, #8]
 8007e4a:	68f8      	ldr	r0, [r7, #12]
 8007e4c:	f000 fa98 	bl	8008380 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	f003 0310 	and.w	r3, r3, #16
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	f000 8095 	beq.w	8007f86 <I2C_Slave_ISR_DMA+0x17e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	f000 808f 	beq.w	8007f86 <I2C_Slave_ISR_DMA+0x17e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d104      	bne.n	8007e7c <I2C_Slave_ISR_DMA+0x74>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d07d      	beq.n	8007f78 <I2C_Slave_ISR_DMA+0x170>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d00c      	beq.n	8007e9e <I2C_Slave_ISR_DMA+0x96>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d007      	beq.n	8007e9e <I2C_Slave_ISR_DMA+0x96>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	685b      	ldr	r3, [r3, #4]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d101      	bne.n	8007e9e <I2C_Slave_ISR_DMA+0x96>
          {
            treatdmanack = 1U;
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d00c      	beq.n	8007ec0 <I2C_Slave_ISR_DMA+0xb8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d007      	beq.n	8007ec0 <I2C_Slave_ISR_DMA+0xb8>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d101      	bne.n	8007ec0 <I2C_Slave_ISR_DMA+0xb8>
          {
            treatdmanack = 1U;
 8007ebc:	2301      	movs	r3, #1
 8007ebe:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8007ec0:	69fb      	ldr	r3, [r7, #28]
 8007ec2:	2b01      	cmp	r3, #1
 8007ec4:	d128      	bne.n	8007f18 <I2C_Slave_ISR_DMA+0x110>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007ecc:	b2db      	uxtb	r3, r3
 8007ece:	2b28      	cmp	r3, #40	; 0x28
 8007ed0:	d108      	bne.n	8007ee4 <I2C_Slave_ISR_DMA+0xdc>
 8007ed2:	69bb      	ldr	r3, [r7, #24]
 8007ed4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007ed8:	d104      	bne.n	8007ee4 <I2C_Slave_ISR_DMA+0xdc>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8007eda:	68b9      	ldr	r1, [r7, #8]
 8007edc:	68f8      	ldr	r0, [r7, #12]
 8007ede:	f000 fb55 	bl	800858c <I2C_ITListenCplt>
 8007ee2:	e048      	b.n	8007f76 <I2C_Slave_ISR_DMA+0x16e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007eea:	b2db      	uxtb	r3, r3
 8007eec:	2b29      	cmp	r3, #41	; 0x29
 8007eee:	d10e      	bne.n	8007f0e <I2C_Slave_ISR_DMA+0x106>
 8007ef0:	69bb      	ldr	r3, [r7, #24]
 8007ef2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007ef6:	d00a      	beq.n	8007f0e <I2C_Slave_ISR_DMA+0x106>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	2210      	movs	r2, #16
 8007efe:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8007f00:	68f8      	ldr	r0, [r7, #12]
 8007f02:	f000 fcae 	bl	8008862 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8007f06:	68f8      	ldr	r0, [r7, #12]
 8007f08:	f000 f915 	bl	8008136 <I2C_ITSlaveSeqCplt>
 8007f0c:	e033      	b.n	8007f76 <I2C_Slave_ISR_DMA+0x16e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	2210      	movs	r2, #16
 8007f14:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8007f16:	e034      	b.n	8007f82 <I2C_Slave_ISR_DMA+0x17a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	2210      	movs	r2, #16
 8007f1e:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f24:	f043 0204 	orr.w	r2, r3, #4
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007f32:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007f34:	69bb      	ldr	r3, [r7, #24]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d003      	beq.n	8007f42 <I2C_Slave_ISR_DMA+0x13a>
 8007f3a:	69bb      	ldr	r3, [r7, #24]
 8007f3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007f40:	d11f      	bne.n	8007f82 <I2C_Slave_ISR_DMA+0x17a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007f42:	7dfb      	ldrb	r3, [r7, #23]
 8007f44:	2b21      	cmp	r3, #33	; 0x21
 8007f46:	d002      	beq.n	8007f4e <I2C_Slave_ISR_DMA+0x146>
 8007f48:	7dfb      	ldrb	r3, [r7, #23]
 8007f4a:	2b29      	cmp	r3, #41	; 0x29
 8007f4c:	d103      	bne.n	8007f56 <I2C_Slave_ISR_DMA+0x14e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2221      	movs	r2, #33	; 0x21
 8007f52:	631a      	str	r2, [r3, #48]	; 0x30
 8007f54:	e008      	b.n	8007f68 <I2C_Slave_ISR_DMA+0x160>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007f56:	7dfb      	ldrb	r3, [r7, #23]
 8007f58:	2b22      	cmp	r3, #34	; 0x22
 8007f5a:	d002      	beq.n	8007f62 <I2C_Slave_ISR_DMA+0x15a>
 8007f5c:	7dfb      	ldrb	r3, [r7, #23]
 8007f5e:	2b2a      	cmp	r3, #42	; 0x2a
 8007f60:	d102      	bne.n	8007f68 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	2222      	movs	r2, #34	; 0x22
 8007f66:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f6c:	4619      	mov	r1, r3
 8007f6e:	68f8      	ldr	r0, [r7, #12]
 8007f70:	f000 fb60 	bl	8008634 <I2C_ITError>
      if (treatdmanack == 1U)
 8007f74:	e005      	b.n	8007f82 <I2C_Slave_ISR_DMA+0x17a>
 8007f76:	e004      	b.n	8007f82 <I2C_Slave_ISR_DMA+0x17a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	2210      	movs	r2, #16
 8007f7e:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007f80:	e00f      	b.n	8007fa2 <I2C_Slave_ISR_DMA+0x19a>
      if (treatdmanack == 1U)
 8007f82:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007f84:	e00d      	b.n	8007fa2 <I2C_Slave_ISR_DMA+0x19a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	f003 0308 	and.w	r3, r3, #8
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d008      	beq.n	8007fa2 <I2C_Slave_ISR_DMA+0x19a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d003      	beq.n	8007fa2 <I2C_Slave_ISR_DMA+0x19a>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8007f9a:	68b9      	ldr	r1, [r7, #8]
 8007f9c:	68f8      	ldr	r0, [r7, #12]
 8007f9e:	f000 f809 	bl	8007fb4 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007faa:	2300      	movs	r3, #0
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3720      	adds	r7, #32
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}

08007fb4 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b084      	sub	sp, #16
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
 8007fbc:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007fc4:	b2db      	uxtb	r3, r3
 8007fc6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007fca:	2b28      	cmp	r3, #40	; 0x28
 8007fcc:	d16a      	bne.n	80080a4 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	699b      	ldr	r3, [r3, #24]
 8007fd4:	0c1b      	lsrs	r3, r3, #16
 8007fd6:	b2db      	uxtb	r3, r3
 8007fd8:	f003 0301 	and.w	r3, r3, #1
 8007fdc:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	699b      	ldr	r3, [r3, #24]
 8007fe4:	0c1b      	lsrs	r3, r3, #16
 8007fe6:	b29b      	uxth	r3, r3
 8007fe8:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8007fec:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	689b      	ldr	r3, [r3, #8]
 8007ff4:	b29b      	uxth	r3, r3
 8007ff6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ffa:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	68db      	ldr	r3, [r3, #12]
 8008002:	b29b      	uxth	r3, r3
 8008004:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8008008:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	68db      	ldr	r3, [r3, #12]
 800800e:	2b02      	cmp	r3, #2
 8008010:	d138      	bne.n	8008084 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8008012:	897b      	ldrh	r3, [r7, #10]
 8008014:	09db      	lsrs	r3, r3, #7
 8008016:	b29a      	uxth	r2, r3
 8008018:	89bb      	ldrh	r3, [r7, #12]
 800801a:	4053      	eors	r3, r2
 800801c:	b29b      	uxth	r3, r3
 800801e:	f003 0306 	and.w	r3, r3, #6
 8008022:	2b00      	cmp	r3, #0
 8008024:	d11c      	bne.n	8008060 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8008026:	897b      	ldrh	r3, [r7, #10]
 8008028:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800802e:	1c5a      	adds	r2, r3, #1
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008038:	2b02      	cmp	r3, #2
 800803a:	d13b      	bne.n	80080b4 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2200      	movs	r2, #0
 8008040:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	2208      	movs	r2, #8
 8008048:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2200      	movs	r2, #0
 800804e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008052:	89ba      	ldrh	r2, [r7, #12]
 8008054:	7bfb      	ldrb	r3, [r7, #15]
 8008056:	4619      	mov	r1, r3
 8008058:	6878      	ldr	r0, [r7, #4]
 800805a:	f7ff fa7b 	bl	8007554 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800805e:	e029      	b.n	80080b4 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8008060:	893b      	ldrh	r3, [r7, #8]
 8008062:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008064:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	f000 ff31 	bl	8008ed0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2200      	movs	r2, #0
 8008072:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008076:	89ba      	ldrh	r2, [r7, #12]
 8008078:	7bfb      	ldrb	r3, [r7, #15]
 800807a:	4619      	mov	r1, r3
 800807c:	6878      	ldr	r0, [r7, #4]
 800807e:	f7ff fa69 	bl	8007554 <HAL_I2C_AddrCallback>
}
 8008082:	e017      	b.n	80080b4 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008084:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008088:	6878      	ldr	r0, [r7, #4]
 800808a:	f000 ff21 	bl	8008ed0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2200      	movs	r2, #0
 8008092:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008096:	89ba      	ldrh	r2, [r7, #12]
 8008098:	7bfb      	ldrb	r3, [r7, #15]
 800809a:	4619      	mov	r1, r3
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f7ff fa59 	bl	8007554 <HAL_I2C_AddrCallback>
}
 80080a2:	e007      	b.n	80080b4 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	2208      	movs	r2, #8
 80080aa:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2200      	movs	r2, #0
 80080b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80080b4:	bf00      	nop
 80080b6:	3710      	adds	r7, #16
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}

080080bc <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b082      	sub	sp, #8
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2200      	movs	r2, #0
 80080c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80080d2:	b2db      	uxtb	r3, r3
 80080d4:	2b21      	cmp	r3, #33	; 0x21
 80080d6:	d115      	bne.n	8008104 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2220      	movs	r2, #32
 80080dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2211      	movs	r2, #17
 80080e4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2200      	movs	r2, #0
 80080ea:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80080ec:	2101      	movs	r1, #1
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f000 feee 	bl	8008ed0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2200      	movs	r2, #0
 80080f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f7fa f8e0 	bl	80022c2 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008102:	e014      	b.n	800812e <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2220      	movs	r2, #32
 8008108:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2212      	movs	r2, #18
 8008110:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2200      	movs	r2, #0
 8008116:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008118:	2102      	movs	r1, #2
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f000 fed8 	bl	8008ed0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2200      	movs	r2, #0
 8008124:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f7fa f8bf 	bl	80022ac <HAL_I2C_MasterRxCpltCallback>
}
 800812e:	bf00      	nop
 8008130:	3708      	adds	r7, #8
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}

08008136 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8008136:	b580      	push	{r7, lr}
 8008138:	b084      	sub	sp, #16
 800813a:	af00      	add	r7, sp, #0
 800813c:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2200      	movs	r2, #0
 800814a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008154:	2b00      	cmp	r3, #0
 8008156:	d008      	beq.n	800816a <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	681a      	ldr	r2, [r3, #0]
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008166:	601a      	str	r2, [r3, #0]
 8008168:	e00c      	b.n	8008184 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008170:	2b00      	cmp	r3, #0
 8008172:	d007      	beq.n	8008184 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	681a      	ldr	r2, [r3, #0]
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008182:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800818a:	b2db      	uxtb	r3, r3
 800818c:	2b29      	cmp	r3, #41	; 0x29
 800818e:	d112      	bne.n	80081b6 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2228      	movs	r2, #40	; 0x28
 8008194:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2221      	movs	r2, #33	; 0x21
 800819c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800819e:	2101      	movs	r1, #1
 80081a0:	6878      	ldr	r0, [r7, #4]
 80081a2:	f000 fe95 	bl	8008ed0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2200      	movs	r2, #0
 80081aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f7ff f9bc 	bl	800752c <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80081b4:	e017      	b.n	80081e6 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80081bc:	b2db      	uxtb	r3, r3
 80081be:	2b2a      	cmp	r3, #42	; 0x2a
 80081c0:	d111      	bne.n	80081e6 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2228      	movs	r2, #40	; 0x28
 80081c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2222      	movs	r2, #34	; 0x22
 80081ce:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80081d0:	2102      	movs	r1, #2
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f000 fe7c 	bl	8008ed0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2200      	movs	r2, #0
 80081dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	f7ff f9ad 	bl	8007540 <HAL_I2C_SlaveRxCpltCallback>
}
 80081e6:	bf00      	nop
 80081e8:	3710      	adds	r7, #16
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}
	...

080081f0 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b086      	sub	sp, #24
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
 80081f8:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	2220      	movs	r2, #32
 8008204:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800820c:	b2db      	uxtb	r3, r3
 800820e:	2b21      	cmp	r3, #33	; 0x21
 8008210:	d107      	bne.n	8008222 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008212:	2101      	movs	r1, #1
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f000 fe5b 	bl	8008ed0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2211      	movs	r2, #17
 800821e:	631a      	str	r2, [r3, #48]	; 0x30
 8008220:	e00c      	b.n	800823c <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008228:	b2db      	uxtb	r3, r3
 800822a:	2b22      	cmp	r3, #34	; 0x22
 800822c:	d106      	bne.n	800823c <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800822e:	2102      	movs	r1, #2
 8008230:	6878      	ldr	r0, [r7, #4]
 8008232:	f000 fe4d 	bl	8008ed0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2212      	movs	r2, #18
 800823a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	6859      	ldr	r1, [r3, #4]
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681a      	ldr	r2, [r3, #0]
 8008246:	4b4c      	ldr	r3, [pc, #304]	; (8008378 <I2C_ITMasterCplt+0x188>)
 8008248:	400b      	ands	r3, r1
 800824a:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2200      	movs	r2, #0
 8008250:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	4a49      	ldr	r2, [pc, #292]	; (800837c <I2C_ITMasterCplt+0x18c>)
 8008256:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8008258:	697b      	ldr	r3, [r7, #20]
 800825a:	f003 0310 	and.w	r3, r3, #16
 800825e:	2b00      	cmp	r3, #0
 8008260:	d009      	beq.n	8008276 <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	2210      	movs	r2, #16
 8008268:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800826e:	f043 0204 	orr.w	r2, r3, #4
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800827c:	b2db      	uxtb	r3, r3
 800827e:	2b60      	cmp	r3, #96	; 0x60
 8008280:	d10a      	bne.n	8008298 <I2C_ITMasterCplt+0xa8>
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	f003 0304 	and.w	r3, r3, #4
 8008288:	2b00      	cmp	r3, #0
 800828a:	d005      	beq.n	8008298 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008292:	b2db      	uxtb	r3, r3
 8008294:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8008296:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8008298:	6878      	ldr	r0, [r7, #4]
 800829a:	f000 fae2 	bl	8008862 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082a2:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80082aa:	b2db      	uxtb	r3, r3
 80082ac:	2b60      	cmp	r3, #96	; 0x60
 80082ae:	d002      	beq.n	80082b6 <I2C_ITMasterCplt+0xc6>
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d006      	beq.n	80082c4 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082ba:	4619      	mov	r1, r3
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	f000 f9b9 	bl	8008634 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80082c2:	e054      	b.n	800836e <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80082ca:	b2db      	uxtb	r3, r3
 80082cc:	2b21      	cmp	r3, #33	; 0x21
 80082ce:	d124      	bne.n	800831a <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2220      	movs	r2, #32
 80082d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2200      	movs	r2, #0
 80082dc:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80082e4:	b2db      	uxtb	r3, r3
 80082e6:	2b40      	cmp	r3, #64	; 0x40
 80082e8:	d10b      	bne.n	8008302 <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2200      	movs	r2, #0
 80082ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2200      	movs	r2, #0
 80082f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f7ff f942 	bl	8007584 <HAL_I2C_MemTxCpltCallback>
}
 8008300:	e035      	b.n	800836e <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2200      	movs	r2, #0
 8008306:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2200      	movs	r2, #0
 800830e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f7f9 ffd5 	bl	80022c2 <HAL_I2C_MasterTxCpltCallback>
}
 8008318:	e029      	b.n	800836e <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008320:	b2db      	uxtb	r3, r3
 8008322:	2b22      	cmp	r3, #34	; 0x22
 8008324:	d123      	bne.n	800836e <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2220      	movs	r2, #32
 800832a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2200      	movs	r2, #0
 8008332:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800833a:	b2db      	uxtb	r3, r3
 800833c:	2b40      	cmp	r3, #64	; 0x40
 800833e:	d10b      	bne.n	8008358 <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2200      	movs	r2, #0
 8008344:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2200      	movs	r2, #0
 800834c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8008350:	6878      	ldr	r0, [r7, #4]
 8008352:	f7ff f921 	bl	8007598 <HAL_I2C_MemRxCpltCallback>
}
 8008356:	e00a      	b.n	800836e <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2200      	movs	r2, #0
 800835c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2200      	movs	r2, #0
 8008364:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f7f9 ff9f 	bl	80022ac <HAL_I2C_MasterRxCpltCallback>
}
 800836e:	bf00      	nop
 8008370:	3718      	adds	r7, #24
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}
 8008376:	bf00      	nop
 8008378:	fe00e800 	.word	0xfe00e800
 800837c:	ffff0000 	.word	0xffff0000

08008380 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b086      	sub	sp, #24
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
 8008388:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800839c:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	2220      	movs	r2, #32
 80083a4:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80083a6:	7bfb      	ldrb	r3, [r7, #15]
 80083a8:	2b21      	cmp	r3, #33	; 0x21
 80083aa:	d002      	beq.n	80083b2 <I2C_ITSlaveCplt+0x32>
 80083ac:	7bfb      	ldrb	r3, [r7, #15]
 80083ae:	2b29      	cmp	r3, #41	; 0x29
 80083b0:	d108      	bne.n	80083c4 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80083b2:	f248 0101 	movw	r1, #32769	; 0x8001
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f000 fd8a 	bl	8008ed0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2221      	movs	r2, #33	; 0x21
 80083c0:	631a      	str	r2, [r3, #48]	; 0x30
 80083c2:	e00d      	b.n	80083e0 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80083c4:	7bfb      	ldrb	r3, [r7, #15]
 80083c6:	2b22      	cmp	r3, #34	; 0x22
 80083c8:	d002      	beq.n	80083d0 <I2C_ITSlaveCplt+0x50>
 80083ca:	7bfb      	ldrb	r3, [r7, #15]
 80083cc:	2b2a      	cmp	r3, #42	; 0x2a
 80083ce:	d107      	bne.n	80083e0 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80083d0:	f248 0102 	movw	r1, #32770	; 0x8002
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	f000 fd7b 	bl	8008ed0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2222      	movs	r2, #34	; 0x22
 80083de:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	685a      	ldr	r2, [r3, #4]
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80083ee:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	6859      	ldr	r1, [r3, #4]
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681a      	ldr	r2, [r3, #0]
 80083fa:	4b62      	ldr	r3, [pc, #392]	; (8008584 <I2C_ITSlaveCplt+0x204>)
 80083fc:	400b      	ands	r3, r1
 80083fe:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f000 fa2e 	bl	8008862 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800840c:	2b00      	cmp	r3, #0
 800840e:	d013      	beq.n	8008438 <I2C_ITSlaveCplt+0xb8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	681a      	ldr	r2, [r3, #0]
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800841e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008424:	2b00      	cmp	r3, #0
 8008426:	d01f      	beq.n	8008468 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	685b      	ldr	r3, [r3, #4]
 8008430:	b29a      	uxth	r2, r3
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008436:	e017      	b.n	8008468 <I2C_ITSlaveCplt+0xe8>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8008438:	693b      	ldr	r3, [r7, #16]
 800843a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800843e:	2b00      	cmp	r3, #0
 8008440:	d012      	beq.n	8008468 <I2C_ITSlaveCplt+0xe8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	681a      	ldr	r2, [r3, #0]
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008450:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008456:	2b00      	cmp	r3, #0
 8008458:	d006      	beq.n	8008468 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	685b      	ldr	r3, [r3, #4]
 8008462:	b29a      	uxth	r2, r3
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8008468:	697b      	ldr	r3, [r7, #20]
 800846a:	f003 0304 	and.w	r3, r3, #4
 800846e:	2b00      	cmp	r3, #0
 8008470:	d020      	beq.n	80084b4 <I2C_ITSlaveCplt+0x134>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	f023 0304 	bic.w	r3, r3, #4
 8008478:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008484:	b2d2      	uxtb	r2, r2
 8008486:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800848c:	1c5a      	adds	r2, r3, #1
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008496:	2b00      	cmp	r3, #0
 8008498:	d00c      	beq.n	80084b4 <I2C_ITSlaveCplt+0x134>
    {
      hi2c->XferSize--;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800849e:	3b01      	subs	r3, #1
 80084a0:	b29a      	uxth	r2, r3
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084aa:	b29b      	uxth	r3, r3
 80084ac:	3b01      	subs	r3, #1
 80084ae:	b29a      	uxth	r2, r3
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084b8:	b29b      	uxth	r3, r3
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d005      	beq.n	80084ca <I2C_ITSlaveCplt+0x14a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084c2:	f043 0204 	orr.w	r2, r3, #4
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2200      	movs	r2, #0
 80084ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2200      	movs	r2, #0
 80084d6:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d010      	beq.n	8008502 <I2C_ITSlaveCplt+0x182>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084e4:	4619      	mov	r1, r3
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f000 f8a4 	bl	8008634 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80084f2:	b2db      	uxtb	r3, r3
 80084f4:	2b28      	cmp	r3, #40	; 0x28
 80084f6:	d141      	bne.n	800857c <I2C_ITSlaveCplt+0x1fc>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80084f8:	6979      	ldr	r1, [r7, #20]
 80084fa:	6878      	ldr	r0, [r7, #4]
 80084fc:	f000 f846 	bl	800858c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008500:	e03c      	b.n	800857c <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008506:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800850a:	d014      	beq.n	8008536 <I2C_ITSlaveCplt+0x1b6>
    I2C_ITSlaveSeqCplt(hi2c);
 800850c:	6878      	ldr	r0, [r7, #4]
 800850e:	f7ff fe12 	bl	8008136 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	4a1c      	ldr	r2, [pc, #112]	; (8008588 <I2C_ITSlaveCplt+0x208>)
 8008516:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2220      	movs	r2, #32
 800851c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2200      	movs	r2, #0
 8008524:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2200      	movs	r2, #0
 800852a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f7ff f81e 	bl	8007570 <HAL_I2C_ListenCpltCallback>
}
 8008534:	e022      	b.n	800857c <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800853c:	b2db      	uxtb	r3, r3
 800853e:	2b22      	cmp	r3, #34	; 0x22
 8008540:	d10e      	bne.n	8008560 <I2C_ITSlaveCplt+0x1e0>
    hi2c->State = HAL_I2C_STATE_READY;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2220      	movs	r2, #32
 8008546:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	2200      	movs	r2, #0
 800854e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2200      	movs	r2, #0
 8008554:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008558:	6878      	ldr	r0, [r7, #4]
 800855a:	f7fe fff1 	bl	8007540 <HAL_I2C_SlaveRxCpltCallback>
}
 800855e:	e00d      	b.n	800857c <I2C_ITSlaveCplt+0x1fc>
    hi2c->State = HAL_I2C_STATE_READY;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2220      	movs	r2, #32
 8008564:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2200      	movs	r2, #0
 800856c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2200      	movs	r2, #0
 8008572:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f7fe ffd8 	bl	800752c <HAL_I2C_SlaveTxCpltCallback>
}
 800857c:	bf00      	nop
 800857e:	3718      	adds	r7, #24
 8008580:	46bd      	mov	sp, r7
 8008582:	bd80      	pop	{r7, pc}
 8008584:	fe00e800 	.word	0xfe00e800
 8008588:	ffff0000 	.word	0xffff0000

0800858c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b082      	sub	sp, #8
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
 8008594:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	4a25      	ldr	r2, [pc, #148]	; (8008630 <I2C_ITListenCplt+0xa4>)
 800859a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2200      	movs	r2, #0
 80085a0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2220      	movs	r2, #32
 80085a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2200      	movs	r2, #0
 80085ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2200      	movs	r2, #0
 80085b6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	f003 0304 	and.w	r3, r3, #4
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d022      	beq.n	8008608 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085cc:	b2d2      	uxtb	r2, r2
 80085ce:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085d4:	1c5a      	adds	r2, r3, #1
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d012      	beq.n	8008608 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80085e6:	3b01      	subs	r3, #1
 80085e8:	b29a      	uxth	r2, r3
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80085f2:	b29b      	uxth	r3, r3
 80085f4:	3b01      	subs	r3, #1
 80085f6:	b29a      	uxth	r2, r3
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008600:	f043 0204 	orr.w	r2, r3, #4
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008608:	f248 0103 	movw	r1, #32771	; 0x8003
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	f000 fc5f 	bl	8008ed0 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	2210      	movs	r2, #16
 8008618:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2200      	movs	r2, #0
 800861e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f7fe ffa4 	bl	8007570 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8008628:	bf00      	nop
 800862a:	3708      	adds	r7, #8
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}
 8008630:	ffff0000 	.word	0xffff0000

08008634 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b084      	sub	sp, #16
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
 800863c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008644:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2200      	movs	r2, #0
 800864a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	4a6d      	ldr	r2, [pc, #436]	; (8008808 <I2C_ITError+0x1d4>)
 8008652:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2200      	movs	r2, #0
 8008658:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800865e:	683b      	ldr	r3, [r7, #0]
 8008660:	431a      	orrs	r2, r3
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8008666:	7bfb      	ldrb	r3, [r7, #15]
 8008668:	2b28      	cmp	r3, #40	; 0x28
 800866a:	d005      	beq.n	8008678 <I2C_ITError+0x44>
 800866c:	7bfb      	ldrb	r3, [r7, #15]
 800866e:	2b29      	cmp	r3, #41	; 0x29
 8008670:	d002      	beq.n	8008678 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8008672:	7bfb      	ldrb	r3, [r7, #15]
 8008674:	2b2a      	cmp	r3, #42	; 0x2a
 8008676:	d10b      	bne.n	8008690 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008678:	2103      	movs	r1, #3
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f000 fc28 	bl	8008ed0 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2228      	movs	r2, #40	; 0x28
 8008684:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	4a60      	ldr	r2, [pc, #384]	; (800880c <I2C_ITError+0x1d8>)
 800868c:	635a      	str	r2, [r3, #52]	; 0x34
 800868e:	e030      	b.n	80086f2 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008690:	f248 0103 	movw	r1, #32771	; 0x8003
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f000 fc1b 	bl	8008ed0 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f000 f8e1 	bl	8008862 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80086a6:	b2db      	uxtb	r3, r3
 80086a8:	2b60      	cmp	r3, #96	; 0x60
 80086aa:	d01f      	beq.n	80086ec <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2220      	movs	r2, #32
 80086b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	699b      	ldr	r3, [r3, #24]
 80086ba:	f003 0320 	and.w	r3, r3, #32
 80086be:	2b20      	cmp	r3, #32
 80086c0:	d114      	bne.n	80086ec <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	699b      	ldr	r3, [r3, #24]
 80086c8:	f003 0310 	and.w	r3, r3, #16
 80086cc:	2b10      	cmp	r3, #16
 80086ce:	d109      	bne.n	80086e4 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	2210      	movs	r2, #16
 80086d6:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086dc:	f043 0204 	orr.w	r2, r3, #4
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	2220      	movs	r2, #32
 80086ea:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2200      	movs	r2, #0
 80086f0:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086f6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d039      	beq.n	8008774 <I2C_ITError+0x140>
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	2b11      	cmp	r3, #17
 8008704:	d002      	beq.n	800870c <I2C_ITError+0xd8>
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	2b21      	cmp	r3, #33	; 0x21
 800870a:	d133      	bne.n	8008774 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008716:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800871a:	d107      	bne.n	800872c <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	681a      	ldr	r2, [r3, #0]
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800872a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008730:	4618      	mov	r0, r3
 8008732:	f7fd fe81 	bl	8006438 <HAL_DMA_GetState>
 8008736:	4603      	mov	r3, r0
 8008738:	2b01      	cmp	r3, #1
 800873a:	d017      	beq.n	800876c <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008740:	4a33      	ldr	r2, [pc, #204]	; (8008810 <I2C_ITError+0x1dc>)
 8008742:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2200      	movs	r2, #0
 8008748:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008750:	4618      	mov	r0, r3
 8008752:	f7fd fd90 	bl	8006276 <HAL_DMA_Abort_IT>
 8008756:	4603      	mov	r3, r0
 8008758:	2b00      	cmp	r3, #0
 800875a:	d04d      	beq.n	80087f8 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008760:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008762:	687a      	ldr	r2, [r7, #4]
 8008764:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008766:	4610      	mov	r0, r2
 8008768:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800876a:	e045      	b.n	80087f8 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800876c:	6878      	ldr	r0, [r7, #4]
 800876e:	f000 f851 	bl	8008814 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008772:	e041      	b.n	80087f8 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008778:	2b00      	cmp	r3, #0
 800877a:	d039      	beq.n	80087f0 <I2C_ITError+0x1bc>
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	2b12      	cmp	r3, #18
 8008780:	d002      	beq.n	8008788 <I2C_ITError+0x154>
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	2b22      	cmp	r3, #34	; 0x22
 8008786:	d133      	bne.n	80087f0 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008792:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008796:	d107      	bne.n	80087a8 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	681a      	ldr	r2, [r3, #0]
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80087a6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087ac:	4618      	mov	r0, r3
 80087ae:	f7fd fe43 	bl	8006438 <HAL_DMA_GetState>
 80087b2:	4603      	mov	r3, r0
 80087b4:	2b01      	cmp	r3, #1
 80087b6:	d017      	beq.n	80087e8 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087bc:	4a14      	ldr	r2, [pc, #80]	; (8008810 <I2C_ITError+0x1dc>)
 80087be:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2200      	movs	r2, #0
 80087c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087cc:	4618      	mov	r0, r3
 80087ce:	f7fd fd52 	bl	8006276 <HAL_DMA_Abort_IT>
 80087d2:	4603      	mov	r3, r0
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d011      	beq.n	80087fc <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087de:	687a      	ldr	r2, [r7, #4]
 80087e0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80087e2:	4610      	mov	r0, r2
 80087e4:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80087e6:	e009      	b.n	80087fc <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	f000 f813 	bl	8008814 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80087ee:	e005      	b.n	80087fc <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f000 f80f 	bl	8008814 <I2C_TreatErrorCallback>
  }
}
 80087f6:	e002      	b.n	80087fe <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80087f8:	bf00      	nop
 80087fa:	e000      	b.n	80087fe <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80087fc:	bf00      	nop
}
 80087fe:	bf00      	nop
 8008800:	3710      	adds	r7, #16
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}
 8008806:	bf00      	nop
 8008808:	ffff0000 	.word	0xffff0000
 800880c:	0800780d 	.word	0x0800780d
 8008810:	080088ab 	.word	0x080088ab

08008814 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8008814:	b580      	push	{r7, lr}
 8008816:	b082      	sub	sp, #8
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008822:	b2db      	uxtb	r3, r3
 8008824:	2b60      	cmp	r3, #96	; 0x60
 8008826:	d10e      	bne.n	8008846 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2220      	movs	r2, #32
 800882c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2200      	movs	r2, #0
 8008834:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2200      	movs	r2, #0
 800883a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f7fe febe 	bl	80075c0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008844:	e009      	b.n	800885a <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2200      	movs	r2, #0
 800884a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2200      	movs	r2, #0
 8008850:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f7fe fea9 	bl	80075ac <HAL_I2C_ErrorCallback>
}
 800885a:	bf00      	nop
 800885c:	3708      	adds	r7, #8
 800885e:	46bd      	mov	sp, r7
 8008860:	bd80      	pop	{r7, pc}

08008862 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008862:	b480      	push	{r7}
 8008864:	b083      	sub	sp, #12
 8008866:	af00      	add	r7, sp, #0
 8008868:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	699b      	ldr	r3, [r3, #24]
 8008870:	f003 0302 	and.w	r3, r3, #2
 8008874:	2b02      	cmp	r3, #2
 8008876:	d103      	bne.n	8008880 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	2200      	movs	r2, #0
 800887e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	699b      	ldr	r3, [r3, #24]
 8008886:	f003 0301 	and.w	r3, r3, #1
 800888a:	2b01      	cmp	r3, #1
 800888c:	d007      	beq.n	800889e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	699a      	ldr	r2, [r3, #24]
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f042 0201 	orr.w	r2, r2, #1
 800889c:	619a      	str	r2, [r3, #24]
  }
}
 800889e:	bf00      	nop
 80088a0:	370c      	adds	r7, #12
 80088a2:	46bd      	mov	sp, r7
 80088a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a8:	4770      	bx	lr

080088aa <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80088aa:	b580      	push	{r7, lr}
 80088ac:	b084      	sub	sp, #16
 80088ae:	af00      	add	r7, sp, #0
 80088b0:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088b6:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d003      	beq.n	80088c8 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088c4:	2200      	movs	r2, #0
 80088c6:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d003      	beq.n	80088d8 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088d4:	2200      	movs	r2, #0
 80088d6:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 80088d8:	68f8      	ldr	r0, [r7, #12]
 80088da:	f7ff ff9b 	bl	8008814 <I2C_TreatErrorCallback>
}
 80088de:	bf00      	nop
 80088e0:	3710      	adds	r7, #16
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}

080088e6 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80088e6:	b580      	push	{r7, lr}
 80088e8:	b084      	sub	sp, #16
 80088ea:	af00      	add	r7, sp, #0
 80088ec:	60f8      	str	r0, [r7, #12]
 80088ee:	60b9      	str	r1, [r7, #8]
 80088f0:	603b      	str	r3, [r7, #0]
 80088f2:	4613      	mov	r3, r2
 80088f4:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80088f6:	e031      	b.n	800895c <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088fe:	d02d      	beq.n	800895c <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008900:	f7fd fa96 	bl	8005e30 <HAL_GetTick>
 8008904:	4602      	mov	r2, r0
 8008906:	69bb      	ldr	r3, [r7, #24]
 8008908:	1ad3      	subs	r3, r2, r3
 800890a:	683a      	ldr	r2, [r7, #0]
 800890c:	429a      	cmp	r2, r3
 800890e:	d302      	bcc.n	8008916 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d122      	bne.n	800895c <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	699a      	ldr	r2, [r3, #24]
 800891c:	68bb      	ldr	r3, [r7, #8]
 800891e:	4013      	ands	r3, r2
 8008920:	68ba      	ldr	r2, [r7, #8]
 8008922:	429a      	cmp	r2, r3
 8008924:	bf0c      	ite	eq
 8008926:	2301      	moveq	r3, #1
 8008928:	2300      	movne	r3, #0
 800892a:	b2db      	uxtb	r3, r3
 800892c:	461a      	mov	r2, r3
 800892e:	79fb      	ldrb	r3, [r7, #7]
 8008930:	429a      	cmp	r2, r3
 8008932:	d113      	bne.n	800895c <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008938:	f043 0220 	orr.w	r2, r3, #32
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	2220      	movs	r2, #32
 8008944:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2200      	movs	r2, #0
 800894c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	2200      	movs	r2, #0
 8008954:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8008958:	2301      	movs	r3, #1
 800895a:	e00f      	b.n	800897c <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	699a      	ldr	r2, [r3, #24]
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	4013      	ands	r3, r2
 8008966:	68ba      	ldr	r2, [r7, #8]
 8008968:	429a      	cmp	r2, r3
 800896a:	bf0c      	ite	eq
 800896c:	2301      	moveq	r3, #1
 800896e:	2300      	movne	r3, #0
 8008970:	b2db      	uxtb	r3, r3
 8008972:	461a      	mov	r2, r3
 8008974:	79fb      	ldrb	r3, [r7, #7]
 8008976:	429a      	cmp	r2, r3
 8008978:	d0be      	beq.n	80088f8 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800897a:	2300      	movs	r3, #0
}
 800897c:	4618      	mov	r0, r3
 800897e:	3710      	adds	r7, #16
 8008980:	46bd      	mov	sp, r7
 8008982:	bd80      	pop	{r7, pc}

08008984 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b084      	sub	sp, #16
 8008988:	af00      	add	r7, sp, #0
 800898a:	60f8      	str	r0, [r7, #12]
 800898c:	60b9      	str	r1, [r7, #8]
 800898e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008990:	e033      	b.n	80089fa <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008992:	687a      	ldr	r2, [r7, #4]
 8008994:	68b9      	ldr	r1, [r7, #8]
 8008996:	68f8      	ldr	r0, [r7, #12]
 8008998:	f000 f900 	bl	8008b9c <I2C_IsErrorOccurred>
 800899c:	4603      	mov	r3, r0
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d001      	beq.n	80089a6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80089a2:	2301      	movs	r3, #1
 80089a4:	e031      	b.n	8008a0a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089a6:	68bb      	ldr	r3, [r7, #8]
 80089a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089ac:	d025      	beq.n	80089fa <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089ae:	f7fd fa3f 	bl	8005e30 <HAL_GetTick>
 80089b2:	4602      	mov	r2, r0
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	1ad3      	subs	r3, r2, r3
 80089b8:	68ba      	ldr	r2, [r7, #8]
 80089ba:	429a      	cmp	r2, r3
 80089bc:	d302      	bcc.n	80089c4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80089be:	68bb      	ldr	r3, [r7, #8]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d11a      	bne.n	80089fa <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	699b      	ldr	r3, [r3, #24]
 80089ca:	f003 0302 	and.w	r3, r3, #2
 80089ce:	2b02      	cmp	r3, #2
 80089d0:	d013      	beq.n	80089fa <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089d6:	f043 0220 	orr.w	r2, r3, #32
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	2220      	movs	r2, #32
 80089e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	2200      	movs	r2, #0
 80089ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	2200      	movs	r2, #0
 80089f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80089f6:	2301      	movs	r3, #1
 80089f8:	e007      	b.n	8008a0a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	699b      	ldr	r3, [r3, #24]
 8008a00:	f003 0302 	and.w	r3, r3, #2
 8008a04:	2b02      	cmp	r3, #2
 8008a06:	d1c4      	bne.n	8008992 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008a08:	2300      	movs	r3, #0
}
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	3710      	adds	r7, #16
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bd80      	pop	{r7, pc}

08008a12 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008a12:	b580      	push	{r7, lr}
 8008a14:	b084      	sub	sp, #16
 8008a16:	af00      	add	r7, sp, #0
 8008a18:	60f8      	str	r0, [r7, #12]
 8008a1a:	60b9      	str	r1, [r7, #8]
 8008a1c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008a1e:	e02f      	b.n	8008a80 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008a20:	687a      	ldr	r2, [r7, #4]
 8008a22:	68b9      	ldr	r1, [r7, #8]
 8008a24:	68f8      	ldr	r0, [r7, #12]
 8008a26:	f000 f8b9 	bl	8008b9c <I2C_IsErrorOccurred>
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d001      	beq.n	8008a34 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008a30:	2301      	movs	r3, #1
 8008a32:	e02d      	b.n	8008a90 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a34:	f7fd f9fc 	bl	8005e30 <HAL_GetTick>
 8008a38:	4602      	mov	r2, r0
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	1ad3      	subs	r3, r2, r3
 8008a3e:	68ba      	ldr	r2, [r7, #8]
 8008a40:	429a      	cmp	r2, r3
 8008a42:	d302      	bcc.n	8008a4a <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8008a44:	68bb      	ldr	r3, [r7, #8]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d11a      	bne.n	8008a80 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	699b      	ldr	r3, [r3, #24]
 8008a50:	f003 0320 	and.w	r3, r3, #32
 8008a54:	2b20      	cmp	r3, #32
 8008a56:	d013      	beq.n	8008a80 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a5c:	f043 0220 	orr.w	r2, r3, #32
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	2220      	movs	r2, #32
 8008a68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	2200      	movs	r2, #0
 8008a70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	2200      	movs	r2, #0
 8008a78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8008a7c:	2301      	movs	r3, #1
 8008a7e:	e007      	b.n	8008a90 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	699b      	ldr	r3, [r3, #24]
 8008a86:	f003 0320 	and.w	r3, r3, #32
 8008a8a:	2b20      	cmp	r3, #32
 8008a8c:	d1c8      	bne.n	8008a20 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008a8e:	2300      	movs	r3, #0
}
 8008a90:	4618      	mov	r0, r3
 8008a92:	3710      	adds	r7, #16
 8008a94:	46bd      	mov	sp, r7
 8008a96:	bd80      	pop	{r7, pc}

08008a98 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b084      	sub	sp, #16
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	60f8      	str	r0, [r7, #12]
 8008aa0:	60b9      	str	r1, [r7, #8]
 8008aa2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008aa4:	e06b      	b.n	8008b7e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008aa6:	687a      	ldr	r2, [r7, #4]
 8008aa8:	68b9      	ldr	r1, [r7, #8]
 8008aaa:	68f8      	ldr	r0, [r7, #12]
 8008aac:	f000 f876 	bl	8008b9c <I2C_IsErrorOccurred>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d001      	beq.n	8008aba <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008ab6:	2301      	movs	r3, #1
 8008ab8:	e069      	b.n	8008b8e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	699b      	ldr	r3, [r3, #24]
 8008ac0:	f003 0320 	and.w	r3, r3, #32
 8008ac4:	2b20      	cmp	r3, #32
 8008ac6:	d138      	bne.n	8008b3a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	699b      	ldr	r3, [r3, #24]
 8008ace:	f003 0304 	and.w	r3, r3, #4
 8008ad2:	2b04      	cmp	r3, #4
 8008ad4:	d105      	bne.n	8008ae2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d001      	beq.n	8008ae2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8008ade:	2300      	movs	r3, #0
 8008ae0:	e055      	b.n	8008b8e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	699b      	ldr	r3, [r3, #24]
 8008ae8:	f003 0310 	and.w	r3, r3, #16
 8008aec:	2b10      	cmp	r3, #16
 8008aee:	d107      	bne.n	8008b00 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	2210      	movs	r2, #16
 8008af6:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	2204      	movs	r2, #4
 8008afc:	645a      	str	r2, [r3, #68]	; 0x44
 8008afe:	e002      	b.n	8008b06 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	2200      	movs	r2, #0
 8008b04:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	2220      	movs	r2, #32
 8008b0c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	6859      	ldr	r1, [r3, #4]
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681a      	ldr	r2, [r3, #0]
 8008b18:	4b1f      	ldr	r3, [pc, #124]	; (8008b98 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8008b1a:	400b      	ands	r3, r1
 8008b1c:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	2220      	movs	r2, #32
 8008b22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	2200      	movs	r2, #0
 8008b32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8008b36:	2301      	movs	r3, #1
 8008b38:	e029      	b.n	8008b8e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b3a:	f7fd f979 	bl	8005e30 <HAL_GetTick>
 8008b3e:	4602      	mov	r2, r0
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	1ad3      	subs	r3, r2, r3
 8008b44:	68ba      	ldr	r2, [r7, #8]
 8008b46:	429a      	cmp	r2, r3
 8008b48:	d302      	bcc.n	8008b50 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d116      	bne.n	8008b7e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	699b      	ldr	r3, [r3, #24]
 8008b56:	f003 0304 	and.w	r3, r3, #4
 8008b5a:	2b04      	cmp	r3, #4
 8008b5c:	d00f      	beq.n	8008b7e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b62:	f043 0220 	orr.w	r2, r3, #32
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	2220      	movs	r2, #32
 8008b6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	2200      	movs	r2, #0
 8008b76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	e007      	b.n	8008b8e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	699b      	ldr	r3, [r3, #24]
 8008b84:	f003 0304 	and.w	r3, r3, #4
 8008b88:	2b04      	cmp	r3, #4
 8008b8a:	d18c      	bne.n	8008aa6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008b8c:	2300      	movs	r3, #0
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	3710      	adds	r7, #16
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bd80      	pop	{r7, pc}
 8008b96:	bf00      	nop
 8008b98:	fe00e800 	.word	0xfe00e800

08008b9c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b08a      	sub	sp, #40	; 0x28
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	60f8      	str	r0, [r7, #12]
 8008ba4:	60b9      	str	r1, [r7, #8]
 8008ba6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ba8:	2300      	movs	r3, #0
 8008baa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	699b      	ldr	r3, [r3, #24]
 8008bb4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8008bbe:	69bb      	ldr	r3, [r7, #24]
 8008bc0:	f003 0310 	and.w	r3, r3, #16
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d068      	beq.n	8008c9a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	2210      	movs	r2, #16
 8008bce:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008bd0:	e049      	b.n	8008c66 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008bd2:	68bb      	ldr	r3, [r7, #8]
 8008bd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bd8:	d045      	beq.n	8008c66 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008bda:	f7fd f929 	bl	8005e30 <HAL_GetTick>
 8008bde:	4602      	mov	r2, r0
 8008be0:	69fb      	ldr	r3, [r7, #28]
 8008be2:	1ad3      	subs	r3, r2, r3
 8008be4:	68ba      	ldr	r2, [r7, #8]
 8008be6:	429a      	cmp	r2, r3
 8008be8:	d302      	bcc.n	8008bf0 <I2C_IsErrorOccurred+0x54>
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d13a      	bne.n	8008c66 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	685b      	ldr	r3, [r3, #4]
 8008bf6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008bfa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008c02:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	699b      	ldr	r3, [r3, #24]
 8008c0a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008c0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c12:	d121      	bne.n	8008c58 <I2C_IsErrorOccurred+0xbc>
 8008c14:	697b      	ldr	r3, [r7, #20]
 8008c16:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008c1a:	d01d      	beq.n	8008c58 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8008c1c:	7cfb      	ldrb	r3, [r7, #19]
 8008c1e:	2b20      	cmp	r3, #32
 8008c20:	d01a      	beq.n	8008c58 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	685a      	ldr	r2, [r3, #4]
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008c30:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8008c32:	f7fd f8fd 	bl	8005e30 <HAL_GetTick>
 8008c36:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008c38:	e00e      	b.n	8008c58 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008c3a:	f7fd f8f9 	bl	8005e30 <HAL_GetTick>
 8008c3e:	4602      	mov	r2, r0
 8008c40:	69fb      	ldr	r3, [r7, #28]
 8008c42:	1ad3      	subs	r3, r2, r3
 8008c44:	2b19      	cmp	r3, #25
 8008c46:	d907      	bls.n	8008c58 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8008c48:	6a3b      	ldr	r3, [r7, #32]
 8008c4a:	f043 0320 	orr.w	r3, r3, #32
 8008c4e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8008c50:	2301      	movs	r3, #1
 8008c52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8008c56:	e006      	b.n	8008c66 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	699b      	ldr	r3, [r3, #24]
 8008c5e:	f003 0320 	and.w	r3, r3, #32
 8008c62:	2b20      	cmp	r3, #32
 8008c64:	d1e9      	bne.n	8008c3a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	699b      	ldr	r3, [r3, #24]
 8008c6c:	f003 0320 	and.w	r3, r3, #32
 8008c70:	2b20      	cmp	r3, #32
 8008c72:	d003      	beq.n	8008c7c <I2C_IsErrorOccurred+0xe0>
 8008c74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d0aa      	beq.n	8008bd2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008c7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d103      	bne.n	8008c8c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	2220      	movs	r2, #32
 8008c8a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008c8c:	6a3b      	ldr	r3, [r7, #32]
 8008c8e:	f043 0304 	orr.w	r3, r3, #4
 8008c92:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008c94:	2301      	movs	r3, #1
 8008c96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	699b      	ldr	r3, [r3, #24]
 8008ca0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008ca2:	69bb      	ldr	r3, [r7, #24]
 8008ca4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d00b      	beq.n	8008cc4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008cac:	6a3b      	ldr	r3, [r7, #32]
 8008cae:	f043 0301 	orr.w	r3, r3, #1
 8008cb2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008cbc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008cc4:	69bb      	ldr	r3, [r7, #24]
 8008cc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d00b      	beq.n	8008ce6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8008cce:	6a3b      	ldr	r3, [r7, #32]
 8008cd0:	f043 0308 	orr.w	r3, r3, #8
 8008cd4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008cde:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008ce0:	2301      	movs	r3, #1
 8008ce2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008ce6:	69bb      	ldr	r3, [r7, #24]
 8008ce8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d00b      	beq.n	8008d08 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008cf0:	6a3b      	ldr	r3, [r7, #32]
 8008cf2:	f043 0302 	orr.w	r3, r3, #2
 8008cf6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008d00:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008d02:	2301      	movs	r3, #1
 8008d04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8008d08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d01c      	beq.n	8008d4a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008d10:	68f8      	ldr	r0, [r7, #12]
 8008d12:	f7ff fda6 	bl	8008862 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	6859      	ldr	r1, [r3, #4]
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	681a      	ldr	r2, [r3, #0]
 8008d20:	4b0d      	ldr	r3, [pc, #52]	; (8008d58 <I2C_IsErrorOccurred+0x1bc>)
 8008d22:	400b      	ands	r3, r1
 8008d24:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008d2a:	6a3b      	ldr	r3, [r7, #32]
 8008d2c:	431a      	orrs	r2, r3
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	2220      	movs	r2, #32
 8008d36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	2200      	movs	r2, #0
 8008d46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8008d4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8008d4e:	4618      	mov	r0, r3
 8008d50:	3728      	adds	r7, #40	; 0x28
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bd80      	pop	{r7, pc}
 8008d56:	bf00      	nop
 8008d58:	fe00e800 	.word	0xfe00e800

08008d5c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008d5c:	b480      	push	{r7}
 8008d5e:	b087      	sub	sp, #28
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	60f8      	str	r0, [r7, #12]
 8008d64:	607b      	str	r3, [r7, #4]
 8008d66:	460b      	mov	r3, r1
 8008d68:	817b      	strh	r3, [r7, #10]
 8008d6a:	4613      	mov	r3, r2
 8008d6c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008d6e:	897b      	ldrh	r3, [r7, #10]
 8008d70:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008d74:	7a7b      	ldrb	r3, [r7, #9]
 8008d76:	041b      	lsls	r3, r3, #16
 8008d78:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008d7c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008d82:	6a3b      	ldr	r3, [r7, #32]
 8008d84:	4313      	orrs	r3, r2
 8008d86:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008d8a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	685a      	ldr	r2, [r3, #4]
 8008d92:	6a3b      	ldr	r3, [r7, #32]
 8008d94:	0d5b      	lsrs	r3, r3, #21
 8008d96:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8008d9a:	4b08      	ldr	r3, [pc, #32]	; (8008dbc <I2C_TransferConfig+0x60>)
 8008d9c:	430b      	orrs	r3, r1
 8008d9e:	43db      	mvns	r3, r3
 8008da0:	ea02 0103 	and.w	r1, r2, r3
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	697a      	ldr	r2, [r7, #20]
 8008daa:	430a      	orrs	r2, r1
 8008dac:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008dae:	bf00      	nop
 8008db0:	371c      	adds	r7, #28
 8008db2:	46bd      	mov	sp, r7
 8008db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db8:	4770      	bx	lr
 8008dba:	bf00      	nop
 8008dbc:	03ff63ff 	.word	0x03ff63ff

08008dc0 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008dc0:	b480      	push	{r7}
 8008dc2:	b085      	sub	sp, #20
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
 8008dc8:	460b      	mov	r3, r1
 8008dca:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8008dcc:	2300      	movs	r3, #0
 8008dce:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dd4:	4a3b      	ldr	r2, [pc, #236]	; (8008ec4 <I2C_Enable_IRQ+0x104>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d032      	beq.n	8008e40 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8008dde:	4a3a      	ldr	r2, [pc, #232]	; (8008ec8 <I2C_Enable_IRQ+0x108>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d02d      	beq.n	8008e40 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8008de8:	4a38      	ldr	r2, [pc, #224]	; (8008ecc <I2C_Enable_IRQ+0x10c>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d028      	beq.n	8008e40 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008dee:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	da03      	bge.n	8008dfe <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8008dfc:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008dfe:	887b      	ldrh	r3, [r7, #2]
 8008e00:	f003 0301 	and.w	r3, r3, #1
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d003      	beq.n	8008e10 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8008e0e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008e10:	887b      	ldrh	r3, [r7, #2]
 8008e12:	f003 0302 	and.w	r3, r3, #2
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d003      	beq.n	8008e22 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8008e20:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008e22:	887b      	ldrh	r3, [r7, #2]
 8008e24:	2b10      	cmp	r3, #16
 8008e26:	d103      	bne.n	8008e30 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8008e2e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008e30:	887b      	ldrh	r3, [r7, #2]
 8008e32:	2b20      	cmp	r3, #32
 8008e34:	d138      	bne.n	8008ea8 <I2C_Enable_IRQ+0xe8>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	f043 0320 	orr.w	r3, r3, #32
 8008e3c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008e3e:	e033      	b.n	8008ea8 <I2C_Enable_IRQ+0xe8>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008e40:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	da03      	bge.n	8008e50 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8008e4e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008e50:	887b      	ldrh	r3, [r7, #2]
 8008e52:	f003 0301 	and.w	r3, r3, #1
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d003      	beq.n	8008e62 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8008e60:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008e62:	887b      	ldrh	r3, [r7, #2]
 8008e64:	f003 0302 	and.w	r3, r3, #2
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d003      	beq.n	8008e74 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8008e72:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008e74:	887b      	ldrh	r3, [r7, #2]
 8008e76:	2b10      	cmp	r3, #16
 8008e78:	d103      	bne.n	8008e82 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8008e80:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008e82:	887b      	ldrh	r3, [r7, #2]
 8008e84:	2b20      	cmp	r3, #32
 8008e86:	d103      	bne.n	8008e90 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008e8e:	60fb      	str	r3, [r7, #12]
    }

    if ((hi2c->XferISR != I2C_Mem_ISR_DMA) && (InterruptRequest == I2C_XFER_RELOAD_IT))
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e94:	4a0d      	ldr	r2, [pc, #52]	; (8008ecc <I2C_Enable_IRQ+0x10c>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d006      	beq.n	8008ea8 <I2C_Enable_IRQ+0xe8>
 8008e9a:	887b      	ldrh	r3, [r7, #2]
 8008e9c:	2b40      	cmp	r3, #64	; 0x40
 8008e9e:	d103      	bne.n	8008ea8 <I2C_Enable_IRQ+0xe8>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ea6:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	6819      	ldr	r1, [r3, #0]
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	68fa      	ldr	r2, [r7, #12]
 8008eb4:	430a      	orrs	r2, r1
 8008eb6:	601a      	str	r2, [r3, #0]
}
 8008eb8:	bf00      	nop
 8008eba:	3714      	adds	r7, #20
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec2:	4770      	bx	lr
 8008ec4:	080079fd 	.word	0x080079fd
 8008ec8:	08007e09 	.word	0x08007e09
 8008ecc:	08007bd5 	.word	0x08007bd5

08008ed0 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008ed0:	b480      	push	{r7}
 8008ed2:	b085      	sub	sp, #20
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
 8008ed8:	460b      	mov	r3, r1
 8008eda:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8008edc:	2300      	movs	r3, #0
 8008ede:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008ee0:	887b      	ldrh	r3, [r7, #2]
 8008ee2:	f003 0301 	and.w	r3, r3, #1
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d00f      	beq.n	8008f0a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8008ef0:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ef8:	b2db      	uxtb	r3, r3
 8008efa:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008efe:	2b28      	cmp	r3, #40	; 0x28
 8008f00:	d003      	beq.n	8008f0a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8008f08:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008f0a:	887b      	ldrh	r3, [r7, #2]
 8008f0c:	f003 0302 	and.w	r3, r3, #2
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d00f      	beq.n	8008f34 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8008f1a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f22:	b2db      	uxtb	r3, r3
 8008f24:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008f28:	2b28      	cmp	r3, #40	; 0x28
 8008f2a:	d003      	beq.n	8008f34 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8008f32:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008f34:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	da03      	bge.n	8008f44 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8008f42:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008f44:	887b      	ldrh	r3, [r7, #2]
 8008f46:	2b10      	cmp	r3, #16
 8008f48:	d103      	bne.n	8008f52 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8008f50:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008f52:	887b      	ldrh	r3, [r7, #2]
 8008f54:	2b20      	cmp	r3, #32
 8008f56:	d103      	bne.n	8008f60 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f043 0320 	orr.w	r3, r3, #32
 8008f5e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8008f60:	887b      	ldrh	r3, [r7, #2]
 8008f62:	2b40      	cmp	r3, #64	; 0x40
 8008f64:	d103      	bne.n	8008f6e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f6c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	6819      	ldr	r1, [r3, #0]
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	43da      	mvns	r2, r3
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	400a      	ands	r2, r1
 8008f7e:	601a      	str	r2, [r3, #0]
}
 8008f80:	bf00      	nop
 8008f82:	3714      	adds	r7, #20
 8008f84:	46bd      	mov	sp, r7
 8008f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8a:	4770      	bx	lr

08008f8c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	b083      	sub	sp, #12
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
 8008f94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f9c:	b2db      	uxtb	r3, r3
 8008f9e:	2b20      	cmp	r3, #32
 8008fa0:	d138      	bne.n	8009014 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008fa8:	2b01      	cmp	r3, #1
 8008faa:	d101      	bne.n	8008fb0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008fac:	2302      	movs	r3, #2
 8008fae:	e032      	b.n	8009016 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2201      	movs	r2, #1
 8008fb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	2224      	movs	r2, #36	; 0x24
 8008fbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	681a      	ldr	r2, [r3, #0]
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f022 0201 	bic.w	r2, r2, #1
 8008fce:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	681a      	ldr	r2, [r3, #0]
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008fde:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	6819      	ldr	r1, [r3, #0]
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	683a      	ldr	r2, [r7, #0]
 8008fec:	430a      	orrs	r2, r1
 8008fee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	681a      	ldr	r2, [r3, #0]
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f042 0201 	orr.w	r2, r2, #1
 8008ffe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2220      	movs	r2, #32
 8009004:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2200      	movs	r2, #0
 800900c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009010:	2300      	movs	r3, #0
 8009012:	e000      	b.n	8009016 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009014:	2302      	movs	r3, #2
  }
}
 8009016:	4618      	mov	r0, r3
 8009018:	370c      	adds	r7, #12
 800901a:	46bd      	mov	sp, r7
 800901c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009020:	4770      	bx	lr

08009022 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009022:	b480      	push	{r7}
 8009024:	b085      	sub	sp, #20
 8009026:	af00      	add	r7, sp, #0
 8009028:	6078      	str	r0, [r7, #4]
 800902a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009032:	b2db      	uxtb	r3, r3
 8009034:	2b20      	cmp	r3, #32
 8009036:	d139      	bne.n	80090ac <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800903e:	2b01      	cmp	r3, #1
 8009040:	d101      	bne.n	8009046 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009042:	2302      	movs	r3, #2
 8009044:	e033      	b.n	80090ae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2201      	movs	r2, #1
 800904a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2224      	movs	r2, #36	; 0x24
 8009052:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	681a      	ldr	r2, [r3, #0]
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	f022 0201 	bic.w	r2, r2, #1
 8009064:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009074:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	021b      	lsls	r3, r3, #8
 800907a:	68fa      	ldr	r2, [r7, #12]
 800907c:	4313      	orrs	r3, r2
 800907e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	68fa      	ldr	r2, [r7, #12]
 8009086:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	681a      	ldr	r2, [r3, #0]
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f042 0201 	orr.w	r2, r2, #1
 8009096:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2220      	movs	r2, #32
 800909c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2200      	movs	r2, #0
 80090a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80090a8:	2300      	movs	r3, #0
 80090aa:	e000      	b.n	80090ae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80090ac:	2302      	movs	r3, #2
  }
}
 80090ae:	4618      	mov	r0, r3
 80090b0:	3714      	adds	r7, #20
 80090b2:	46bd      	mov	sp, r7
 80090b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b8:	4770      	bx	lr
	...

080090bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80090c2:	af00      	add	r7, sp, #0
 80090c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80090c8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80090cc:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80090ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80090d2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d102      	bne.n	80090e2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80090dc:	2301      	movs	r3, #1
 80090de:	f001 b823 	b.w	800a128 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80090e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80090e6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f003 0301 	and.w	r3, r3, #1
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	f000 817d 	beq.w	80093f2 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80090f8:	4bbc      	ldr	r3, [pc, #752]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 80090fa:	685b      	ldr	r3, [r3, #4]
 80090fc:	f003 030c 	and.w	r3, r3, #12
 8009100:	2b04      	cmp	r3, #4
 8009102:	d00c      	beq.n	800911e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8009104:	4bb9      	ldr	r3, [pc, #740]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 8009106:	685b      	ldr	r3, [r3, #4]
 8009108:	f003 030c 	and.w	r3, r3, #12
 800910c:	2b08      	cmp	r3, #8
 800910e:	d15c      	bne.n	80091ca <HAL_RCC_OscConfig+0x10e>
 8009110:	4bb6      	ldr	r3, [pc, #728]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 8009112:	685b      	ldr	r3, [r3, #4]
 8009114:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009118:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800911c:	d155      	bne.n	80091ca <HAL_RCC_OscConfig+0x10e>
 800911e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009122:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009126:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800912a:	fa93 f3a3 	rbit	r3, r3
 800912e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8009132:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009136:	fab3 f383 	clz	r3, r3
 800913a:	b2db      	uxtb	r3, r3
 800913c:	095b      	lsrs	r3, r3, #5
 800913e:	b2db      	uxtb	r3, r3
 8009140:	f043 0301 	orr.w	r3, r3, #1
 8009144:	b2db      	uxtb	r3, r3
 8009146:	2b01      	cmp	r3, #1
 8009148:	d102      	bne.n	8009150 <HAL_RCC_OscConfig+0x94>
 800914a:	4ba8      	ldr	r3, [pc, #672]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	e015      	b.n	800917c <HAL_RCC_OscConfig+0xc0>
 8009150:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009154:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009158:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800915c:	fa93 f3a3 	rbit	r3, r3
 8009160:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8009164:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009168:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800916c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8009170:	fa93 f3a3 	rbit	r3, r3
 8009174:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8009178:	4b9c      	ldr	r3, [pc, #624]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 800917a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800917c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8009180:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8009184:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8009188:	fa92 f2a2 	rbit	r2, r2
 800918c:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8009190:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8009194:	fab2 f282 	clz	r2, r2
 8009198:	b2d2      	uxtb	r2, r2
 800919a:	f042 0220 	orr.w	r2, r2, #32
 800919e:	b2d2      	uxtb	r2, r2
 80091a0:	f002 021f 	and.w	r2, r2, #31
 80091a4:	2101      	movs	r1, #1
 80091a6:	fa01 f202 	lsl.w	r2, r1, r2
 80091aa:	4013      	ands	r3, r2
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	f000 811f 	beq.w	80093f0 <HAL_RCC_OscConfig+0x334>
 80091b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80091b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	f040 8116 	bne.w	80093f0 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80091c4:	2301      	movs	r3, #1
 80091c6:	f000 bfaf 	b.w	800a128 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80091ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80091ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	685b      	ldr	r3, [r3, #4]
 80091d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80091da:	d106      	bne.n	80091ea <HAL_RCC_OscConfig+0x12e>
 80091dc:	4b83      	ldr	r3, [pc, #524]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4a82      	ldr	r2, [pc, #520]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 80091e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80091e6:	6013      	str	r3, [r2, #0]
 80091e8:	e036      	b.n	8009258 <HAL_RCC_OscConfig+0x19c>
 80091ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80091ee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	685b      	ldr	r3, [r3, #4]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d10c      	bne.n	8009214 <HAL_RCC_OscConfig+0x158>
 80091fa:	4b7c      	ldr	r3, [pc, #496]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	4a7b      	ldr	r2, [pc, #492]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 8009200:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009204:	6013      	str	r3, [r2, #0]
 8009206:	4b79      	ldr	r3, [pc, #484]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	4a78      	ldr	r2, [pc, #480]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 800920c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009210:	6013      	str	r3, [r2, #0]
 8009212:	e021      	b.n	8009258 <HAL_RCC_OscConfig+0x19c>
 8009214:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009218:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	685b      	ldr	r3, [r3, #4]
 8009220:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009224:	d10c      	bne.n	8009240 <HAL_RCC_OscConfig+0x184>
 8009226:	4b71      	ldr	r3, [pc, #452]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	4a70      	ldr	r2, [pc, #448]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 800922c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009230:	6013      	str	r3, [r2, #0]
 8009232:	4b6e      	ldr	r3, [pc, #440]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	4a6d      	ldr	r2, [pc, #436]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 8009238:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800923c:	6013      	str	r3, [r2, #0]
 800923e:	e00b      	b.n	8009258 <HAL_RCC_OscConfig+0x19c>
 8009240:	4b6a      	ldr	r3, [pc, #424]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	4a69      	ldr	r2, [pc, #420]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 8009246:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800924a:	6013      	str	r3, [r2, #0]
 800924c:	4b67      	ldr	r3, [pc, #412]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	4a66      	ldr	r2, [pc, #408]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 8009252:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009256:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8009258:	4b64      	ldr	r3, [pc, #400]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 800925a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800925c:	f023 020f 	bic.w	r2, r3, #15
 8009260:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009264:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	689b      	ldr	r3, [r3, #8]
 800926c:	495f      	ldr	r1, [pc, #380]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 800926e:	4313      	orrs	r3, r2
 8009270:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009272:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009276:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	685b      	ldr	r3, [r3, #4]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d059      	beq.n	8009336 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009282:	f7fc fdd5 	bl	8005e30 <HAL_GetTick>
 8009286:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800928a:	e00a      	b.n	80092a2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800928c:	f7fc fdd0 	bl	8005e30 <HAL_GetTick>
 8009290:	4602      	mov	r2, r0
 8009292:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8009296:	1ad3      	subs	r3, r2, r3
 8009298:	2b64      	cmp	r3, #100	; 0x64
 800929a:	d902      	bls.n	80092a2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800929c:	2303      	movs	r3, #3
 800929e:	f000 bf43 	b.w	800a128 <HAL_RCC_OscConfig+0x106c>
 80092a2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80092a6:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80092aa:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80092ae:	fa93 f3a3 	rbit	r3, r3
 80092b2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80092b6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80092ba:	fab3 f383 	clz	r3, r3
 80092be:	b2db      	uxtb	r3, r3
 80092c0:	095b      	lsrs	r3, r3, #5
 80092c2:	b2db      	uxtb	r3, r3
 80092c4:	f043 0301 	orr.w	r3, r3, #1
 80092c8:	b2db      	uxtb	r3, r3
 80092ca:	2b01      	cmp	r3, #1
 80092cc:	d102      	bne.n	80092d4 <HAL_RCC_OscConfig+0x218>
 80092ce:	4b47      	ldr	r3, [pc, #284]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	e015      	b.n	8009300 <HAL_RCC_OscConfig+0x244>
 80092d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80092d8:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80092dc:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80092e0:	fa93 f3a3 	rbit	r3, r3
 80092e4:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80092e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80092ec:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80092f0:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80092f4:	fa93 f3a3 	rbit	r3, r3
 80092f8:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80092fc:	4b3b      	ldr	r3, [pc, #236]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 80092fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009300:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8009304:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8009308:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800930c:	fa92 f2a2 	rbit	r2, r2
 8009310:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8009314:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8009318:	fab2 f282 	clz	r2, r2
 800931c:	b2d2      	uxtb	r2, r2
 800931e:	f042 0220 	orr.w	r2, r2, #32
 8009322:	b2d2      	uxtb	r2, r2
 8009324:	f002 021f 	and.w	r2, r2, #31
 8009328:	2101      	movs	r1, #1
 800932a:	fa01 f202 	lsl.w	r2, r1, r2
 800932e:	4013      	ands	r3, r2
 8009330:	2b00      	cmp	r3, #0
 8009332:	d0ab      	beq.n	800928c <HAL_RCC_OscConfig+0x1d0>
 8009334:	e05d      	b.n	80093f2 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009336:	f7fc fd7b 	bl	8005e30 <HAL_GetTick>
 800933a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800933e:	e00a      	b.n	8009356 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009340:	f7fc fd76 	bl	8005e30 <HAL_GetTick>
 8009344:	4602      	mov	r2, r0
 8009346:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800934a:	1ad3      	subs	r3, r2, r3
 800934c:	2b64      	cmp	r3, #100	; 0x64
 800934e:	d902      	bls.n	8009356 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8009350:	2303      	movs	r3, #3
 8009352:	f000 bee9 	b.w	800a128 <HAL_RCC_OscConfig+0x106c>
 8009356:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800935a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800935e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8009362:	fa93 f3a3 	rbit	r3, r3
 8009366:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800936a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800936e:	fab3 f383 	clz	r3, r3
 8009372:	b2db      	uxtb	r3, r3
 8009374:	095b      	lsrs	r3, r3, #5
 8009376:	b2db      	uxtb	r3, r3
 8009378:	f043 0301 	orr.w	r3, r3, #1
 800937c:	b2db      	uxtb	r3, r3
 800937e:	2b01      	cmp	r3, #1
 8009380:	d102      	bne.n	8009388 <HAL_RCC_OscConfig+0x2cc>
 8009382:	4b1a      	ldr	r3, [pc, #104]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	e015      	b.n	80093b4 <HAL_RCC_OscConfig+0x2f8>
 8009388:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800938c:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009390:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8009394:	fa93 f3a3 	rbit	r3, r3
 8009398:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800939c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80093a0:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80093a4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80093a8:	fa93 f3a3 	rbit	r3, r3
 80093ac:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80093b0:	4b0e      	ldr	r3, [pc, #56]	; (80093ec <HAL_RCC_OscConfig+0x330>)
 80093b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093b4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80093b8:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80093bc:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80093c0:	fa92 f2a2 	rbit	r2, r2
 80093c4:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80093c8:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80093cc:	fab2 f282 	clz	r2, r2
 80093d0:	b2d2      	uxtb	r2, r2
 80093d2:	f042 0220 	orr.w	r2, r2, #32
 80093d6:	b2d2      	uxtb	r2, r2
 80093d8:	f002 021f 	and.w	r2, r2, #31
 80093dc:	2101      	movs	r1, #1
 80093de:	fa01 f202 	lsl.w	r2, r1, r2
 80093e2:	4013      	ands	r3, r2
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d1ab      	bne.n	8009340 <HAL_RCC_OscConfig+0x284>
 80093e8:	e003      	b.n	80093f2 <HAL_RCC_OscConfig+0x336>
 80093ea:	bf00      	nop
 80093ec:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80093f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80093f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80093f6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f003 0302 	and.w	r3, r3, #2
 8009402:	2b00      	cmp	r3, #0
 8009404:	f000 817d 	beq.w	8009702 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8009408:	4ba6      	ldr	r3, [pc, #664]	; (80096a4 <HAL_RCC_OscConfig+0x5e8>)
 800940a:	685b      	ldr	r3, [r3, #4]
 800940c:	f003 030c 	and.w	r3, r3, #12
 8009410:	2b00      	cmp	r3, #0
 8009412:	d00b      	beq.n	800942c <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8009414:	4ba3      	ldr	r3, [pc, #652]	; (80096a4 <HAL_RCC_OscConfig+0x5e8>)
 8009416:	685b      	ldr	r3, [r3, #4]
 8009418:	f003 030c 	and.w	r3, r3, #12
 800941c:	2b08      	cmp	r3, #8
 800941e:	d172      	bne.n	8009506 <HAL_RCC_OscConfig+0x44a>
 8009420:	4ba0      	ldr	r3, [pc, #640]	; (80096a4 <HAL_RCC_OscConfig+0x5e8>)
 8009422:	685b      	ldr	r3, [r3, #4]
 8009424:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009428:	2b00      	cmp	r3, #0
 800942a:	d16c      	bne.n	8009506 <HAL_RCC_OscConfig+0x44a>
 800942c:	2302      	movs	r3, #2
 800942e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009432:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8009436:	fa93 f3a3 	rbit	r3, r3
 800943a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800943e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009442:	fab3 f383 	clz	r3, r3
 8009446:	b2db      	uxtb	r3, r3
 8009448:	095b      	lsrs	r3, r3, #5
 800944a:	b2db      	uxtb	r3, r3
 800944c:	f043 0301 	orr.w	r3, r3, #1
 8009450:	b2db      	uxtb	r3, r3
 8009452:	2b01      	cmp	r3, #1
 8009454:	d102      	bne.n	800945c <HAL_RCC_OscConfig+0x3a0>
 8009456:	4b93      	ldr	r3, [pc, #588]	; (80096a4 <HAL_RCC_OscConfig+0x5e8>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	e013      	b.n	8009484 <HAL_RCC_OscConfig+0x3c8>
 800945c:	2302      	movs	r3, #2
 800945e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009462:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8009466:	fa93 f3a3 	rbit	r3, r3
 800946a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800946e:	2302      	movs	r3, #2
 8009470:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8009474:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8009478:	fa93 f3a3 	rbit	r3, r3
 800947c:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8009480:	4b88      	ldr	r3, [pc, #544]	; (80096a4 <HAL_RCC_OscConfig+0x5e8>)
 8009482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009484:	2202      	movs	r2, #2
 8009486:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800948a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800948e:	fa92 f2a2 	rbit	r2, r2
 8009492:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8009496:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800949a:	fab2 f282 	clz	r2, r2
 800949e:	b2d2      	uxtb	r2, r2
 80094a0:	f042 0220 	orr.w	r2, r2, #32
 80094a4:	b2d2      	uxtb	r2, r2
 80094a6:	f002 021f 	and.w	r2, r2, #31
 80094aa:	2101      	movs	r1, #1
 80094ac:	fa01 f202 	lsl.w	r2, r1, r2
 80094b0:	4013      	ands	r3, r2
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d00a      	beq.n	80094cc <HAL_RCC_OscConfig+0x410>
 80094b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80094ba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	691b      	ldr	r3, [r3, #16]
 80094c2:	2b01      	cmp	r3, #1
 80094c4:	d002      	beq.n	80094cc <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80094c6:	2301      	movs	r3, #1
 80094c8:	f000 be2e 	b.w	800a128 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80094cc:	4b75      	ldr	r3, [pc, #468]	; (80096a4 <HAL_RCC_OscConfig+0x5e8>)
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80094d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80094d8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	695b      	ldr	r3, [r3, #20]
 80094e0:	21f8      	movs	r1, #248	; 0xf8
 80094e2:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80094e6:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80094ea:	fa91 f1a1 	rbit	r1, r1
 80094ee:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80094f2:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80094f6:	fab1 f181 	clz	r1, r1
 80094fa:	b2c9      	uxtb	r1, r1
 80094fc:	408b      	lsls	r3, r1
 80094fe:	4969      	ldr	r1, [pc, #420]	; (80096a4 <HAL_RCC_OscConfig+0x5e8>)
 8009500:	4313      	orrs	r3, r2
 8009502:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009504:	e0fd      	b.n	8009702 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009506:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800950a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	691b      	ldr	r3, [r3, #16]
 8009512:	2b00      	cmp	r3, #0
 8009514:	f000 8088 	beq.w	8009628 <HAL_RCC_OscConfig+0x56c>
 8009518:	2301      	movs	r3, #1
 800951a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800951e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8009522:	fa93 f3a3 	rbit	r3, r3
 8009526:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800952a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800952e:	fab3 f383 	clz	r3, r3
 8009532:	b2db      	uxtb	r3, r3
 8009534:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8009538:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800953c:	009b      	lsls	r3, r3, #2
 800953e:	461a      	mov	r2, r3
 8009540:	2301      	movs	r3, #1
 8009542:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009544:	f7fc fc74 	bl	8005e30 <HAL_GetTick>
 8009548:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800954c:	e00a      	b.n	8009564 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800954e:	f7fc fc6f 	bl	8005e30 <HAL_GetTick>
 8009552:	4602      	mov	r2, r0
 8009554:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8009558:	1ad3      	subs	r3, r2, r3
 800955a:	2b02      	cmp	r3, #2
 800955c:	d902      	bls.n	8009564 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800955e:	2303      	movs	r3, #3
 8009560:	f000 bde2 	b.w	800a128 <HAL_RCC_OscConfig+0x106c>
 8009564:	2302      	movs	r3, #2
 8009566:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800956a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800956e:	fa93 f3a3 	rbit	r3, r3
 8009572:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8009576:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800957a:	fab3 f383 	clz	r3, r3
 800957e:	b2db      	uxtb	r3, r3
 8009580:	095b      	lsrs	r3, r3, #5
 8009582:	b2db      	uxtb	r3, r3
 8009584:	f043 0301 	orr.w	r3, r3, #1
 8009588:	b2db      	uxtb	r3, r3
 800958a:	2b01      	cmp	r3, #1
 800958c:	d102      	bne.n	8009594 <HAL_RCC_OscConfig+0x4d8>
 800958e:	4b45      	ldr	r3, [pc, #276]	; (80096a4 <HAL_RCC_OscConfig+0x5e8>)
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	e013      	b.n	80095bc <HAL_RCC_OscConfig+0x500>
 8009594:	2302      	movs	r3, #2
 8009596:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800959a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800959e:	fa93 f3a3 	rbit	r3, r3
 80095a2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80095a6:	2302      	movs	r3, #2
 80095a8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80095ac:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80095b0:	fa93 f3a3 	rbit	r3, r3
 80095b4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80095b8:	4b3a      	ldr	r3, [pc, #232]	; (80096a4 <HAL_RCC_OscConfig+0x5e8>)
 80095ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095bc:	2202      	movs	r2, #2
 80095be:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80095c2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80095c6:	fa92 f2a2 	rbit	r2, r2
 80095ca:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80095ce:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80095d2:	fab2 f282 	clz	r2, r2
 80095d6:	b2d2      	uxtb	r2, r2
 80095d8:	f042 0220 	orr.w	r2, r2, #32
 80095dc:	b2d2      	uxtb	r2, r2
 80095de:	f002 021f 	and.w	r2, r2, #31
 80095e2:	2101      	movs	r1, #1
 80095e4:	fa01 f202 	lsl.w	r2, r1, r2
 80095e8:	4013      	ands	r3, r2
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d0af      	beq.n	800954e <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80095ee:	4b2d      	ldr	r3, [pc, #180]	; (80096a4 <HAL_RCC_OscConfig+0x5e8>)
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80095f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80095fa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	695b      	ldr	r3, [r3, #20]
 8009602:	21f8      	movs	r1, #248	; 0xf8
 8009604:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009608:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800960c:	fa91 f1a1 	rbit	r1, r1
 8009610:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8009614:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8009618:	fab1 f181 	clz	r1, r1
 800961c:	b2c9      	uxtb	r1, r1
 800961e:	408b      	lsls	r3, r1
 8009620:	4920      	ldr	r1, [pc, #128]	; (80096a4 <HAL_RCC_OscConfig+0x5e8>)
 8009622:	4313      	orrs	r3, r2
 8009624:	600b      	str	r3, [r1, #0]
 8009626:	e06c      	b.n	8009702 <HAL_RCC_OscConfig+0x646>
 8009628:	2301      	movs	r3, #1
 800962a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800962e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8009632:	fa93 f3a3 	rbit	r3, r3
 8009636:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800963a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800963e:	fab3 f383 	clz	r3, r3
 8009642:	b2db      	uxtb	r3, r3
 8009644:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8009648:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800964c:	009b      	lsls	r3, r3, #2
 800964e:	461a      	mov	r2, r3
 8009650:	2300      	movs	r3, #0
 8009652:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009654:	f7fc fbec 	bl	8005e30 <HAL_GetTick>
 8009658:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800965c:	e00a      	b.n	8009674 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800965e:	f7fc fbe7 	bl	8005e30 <HAL_GetTick>
 8009662:	4602      	mov	r2, r0
 8009664:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8009668:	1ad3      	subs	r3, r2, r3
 800966a:	2b02      	cmp	r3, #2
 800966c:	d902      	bls.n	8009674 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800966e:	2303      	movs	r3, #3
 8009670:	f000 bd5a 	b.w	800a128 <HAL_RCC_OscConfig+0x106c>
 8009674:	2302      	movs	r3, #2
 8009676:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800967a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800967e:	fa93 f3a3 	rbit	r3, r3
 8009682:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8009686:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800968a:	fab3 f383 	clz	r3, r3
 800968e:	b2db      	uxtb	r3, r3
 8009690:	095b      	lsrs	r3, r3, #5
 8009692:	b2db      	uxtb	r3, r3
 8009694:	f043 0301 	orr.w	r3, r3, #1
 8009698:	b2db      	uxtb	r3, r3
 800969a:	2b01      	cmp	r3, #1
 800969c:	d104      	bne.n	80096a8 <HAL_RCC_OscConfig+0x5ec>
 800969e:	4b01      	ldr	r3, [pc, #4]	; (80096a4 <HAL_RCC_OscConfig+0x5e8>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	e015      	b.n	80096d0 <HAL_RCC_OscConfig+0x614>
 80096a4:	40021000 	.word	0x40021000
 80096a8:	2302      	movs	r3, #2
 80096aa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80096ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80096b2:	fa93 f3a3 	rbit	r3, r3
 80096b6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80096ba:	2302      	movs	r3, #2
 80096bc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80096c0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80096c4:	fa93 f3a3 	rbit	r3, r3
 80096c8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80096cc:	4bc8      	ldr	r3, [pc, #800]	; (80099f0 <HAL_RCC_OscConfig+0x934>)
 80096ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096d0:	2202      	movs	r2, #2
 80096d2:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80096d6:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80096da:	fa92 f2a2 	rbit	r2, r2
 80096de:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80096e2:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80096e6:	fab2 f282 	clz	r2, r2
 80096ea:	b2d2      	uxtb	r2, r2
 80096ec:	f042 0220 	orr.w	r2, r2, #32
 80096f0:	b2d2      	uxtb	r2, r2
 80096f2:	f002 021f 	and.w	r2, r2, #31
 80096f6:	2101      	movs	r1, #1
 80096f8:	fa01 f202 	lsl.w	r2, r1, r2
 80096fc:	4013      	ands	r3, r2
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d1ad      	bne.n	800965e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009702:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009706:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	f003 0308 	and.w	r3, r3, #8
 8009712:	2b00      	cmp	r3, #0
 8009714:	f000 8110 	beq.w	8009938 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009718:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800971c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	699b      	ldr	r3, [r3, #24]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d079      	beq.n	800981c <HAL_RCC_OscConfig+0x760>
 8009728:	2301      	movs	r3, #1
 800972a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800972e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8009732:	fa93 f3a3 	rbit	r3, r3
 8009736:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800973a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800973e:	fab3 f383 	clz	r3, r3
 8009742:	b2db      	uxtb	r3, r3
 8009744:	461a      	mov	r2, r3
 8009746:	4bab      	ldr	r3, [pc, #684]	; (80099f4 <HAL_RCC_OscConfig+0x938>)
 8009748:	4413      	add	r3, r2
 800974a:	009b      	lsls	r3, r3, #2
 800974c:	461a      	mov	r2, r3
 800974e:	2301      	movs	r3, #1
 8009750:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009752:	f7fc fb6d 	bl	8005e30 <HAL_GetTick>
 8009756:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800975a:	e00a      	b.n	8009772 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800975c:	f7fc fb68 	bl	8005e30 <HAL_GetTick>
 8009760:	4602      	mov	r2, r0
 8009762:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8009766:	1ad3      	subs	r3, r2, r3
 8009768:	2b02      	cmp	r3, #2
 800976a:	d902      	bls.n	8009772 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 800976c:	2303      	movs	r3, #3
 800976e:	f000 bcdb 	b.w	800a128 <HAL_RCC_OscConfig+0x106c>
 8009772:	2302      	movs	r3, #2
 8009774:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009778:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800977c:	fa93 f3a3 	rbit	r3, r3
 8009780:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009784:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009788:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800978c:	2202      	movs	r2, #2
 800978e:	601a      	str	r2, [r3, #0]
 8009790:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009794:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	fa93 f2a3 	rbit	r2, r3
 800979e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80097a2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80097a6:	601a      	str	r2, [r3, #0]
 80097a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80097ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80097b0:	2202      	movs	r2, #2
 80097b2:	601a      	str	r2, [r3, #0]
 80097b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80097b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	fa93 f2a3 	rbit	r2, r3
 80097c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80097c6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80097ca:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80097cc:	4b88      	ldr	r3, [pc, #544]	; (80099f0 <HAL_RCC_OscConfig+0x934>)
 80097ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80097d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80097d4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80097d8:	2102      	movs	r1, #2
 80097da:	6019      	str	r1, [r3, #0]
 80097dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80097e0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	fa93 f1a3 	rbit	r1, r3
 80097ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80097ee:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80097f2:	6019      	str	r1, [r3, #0]
  return result;
 80097f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80097f8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	fab3 f383 	clz	r3, r3
 8009802:	b2db      	uxtb	r3, r3
 8009804:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8009808:	b2db      	uxtb	r3, r3
 800980a:	f003 031f 	and.w	r3, r3, #31
 800980e:	2101      	movs	r1, #1
 8009810:	fa01 f303 	lsl.w	r3, r1, r3
 8009814:	4013      	ands	r3, r2
 8009816:	2b00      	cmp	r3, #0
 8009818:	d0a0      	beq.n	800975c <HAL_RCC_OscConfig+0x6a0>
 800981a:	e08d      	b.n	8009938 <HAL_RCC_OscConfig+0x87c>
 800981c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009820:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8009824:	2201      	movs	r2, #1
 8009826:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009828:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800982c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	fa93 f2a3 	rbit	r2, r3
 8009836:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800983a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800983e:	601a      	str	r2, [r3, #0]
  return result;
 8009840:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009844:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8009848:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800984a:	fab3 f383 	clz	r3, r3
 800984e:	b2db      	uxtb	r3, r3
 8009850:	461a      	mov	r2, r3
 8009852:	4b68      	ldr	r3, [pc, #416]	; (80099f4 <HAL_RCC_OscConfig+0x938>)
 8009854:	4413      	add	r3, r2
 8009856:	009b      	lsls	r3, r3, #2
 8009858:	461a      	mov	r2, r3
 800985a:	2300      	movs	r3, #0
 800985c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800985e:	f7fc fae7 	bl	8005e30 <HAL_GetTick>
 8009862:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009866:	e00a      	b.n	800987e <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009868:	f7fc fae2 	bl	8005e30 <HAL_GetTick>
 800986c:	4602      	mov	r2, r0
 800986e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8009872:	1ad3      	subs	r3, r2, r3
 8009874:	2b02      	cmp	r3, #2
 8009876:	d902      	bls.n	800987e <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8009878:	2303      	movs	r3, #3
 800987a:	f000 bc55 	b.w	800a128 <HAL_RCC_OscConfig+0x106c>
 800987e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009882:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8009886:	2202      	movs	r2, #2
 8009888:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800988a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800988e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	fa93 f2a3 	rbit	r2, r3
 8009898:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800989c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80098a0:	601a      	str	r2, [r3, #0]
 80098a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80098a6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80098aa:	2202      	movs	r2, #2
 80098ac:	601a      	str	r2, [r3, #0]
 80098ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80098b2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	fa93 f2a3 	rbit	r2, r3
 80098bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80098c0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80098c4:	601a      	str	r2, [r3, #0]
 80098c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80098ca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80098ce:	2202      	movs	r2, #2
 80098d0:	601a      	str	r2, [r3, #0]
 80098d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80098d6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	fa93 f2a3 	rbit	r2, r3
 80098e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80098e4:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80098e8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80098ea:	4b41      	ldr	r3, [pc, #260]	; (80099f0 <HAL_RCC_OscConfig+0x934>)
 80098ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80098ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80098f2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80098f6:	2102      	movs	r1, #2
 80098f8:	6019      	str	r1, [r3, #0]
 80098fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80098fe:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	fa93 f1a3 	rbit	r1, r3
 8009908:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800990c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8009910:	6019      	str	r1, [r3, #0]
  return result;
 8009912:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009916:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	fab3 f383 	clz	r3, r3
 8009920:	b2db      	uxtb	r3, r3
 8009922:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8009926:	b2db      	uxtb	r3, r3
 8009928:	f003 031f 	and.w	r3, r3, #31
 800992c:	2101      	movs	r1, #1
 800992e:	fa01 f303 	lsl.w	r3, r1, r3
 8009932:	4013      	ands	r3, r2
 8009934:	2b00      	cmp	r3, #0
 8009936:	d197      	bne.n	8009868 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009938:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800993c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	f003 0304 	and.w	r3, r3, #4
 8009948:	2b00      	cmp	r3, #0
 800994a:	f000 81a1 	beq.w	8009c90 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800994e:	2300      	movs	r3, #0
 8009950:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009954:	4b26      	ldr	r3, [pc, #152]	; (80099f0 <HAL_RCC_OscConfig+0x934>)
 8009956:	69db      	ldr	r3, [r3, #28]
 8009958:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800995c:	2b00      	cmp	r3, #0
 800995e:	d116      	bne.n	800998e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009960:	4b23      	ldr	r3, [pc, #140]	; (80099f0 <HAL_RCC_OscConfig+0x934>)
 8009962:	69db      	ldr	r3, [r3, #28]
 8009964:	4a22      	ldr	r2, [pc, #136]	; (80099f0 <HAL_RCC_OscConfig+0x934>)
 8009966:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800996a:	61d3      	str	r3, [r2, #28]
 800996c:	4b20      	ldr	r3, [pc, #128]	; (80099f0 <HAL_RCC_OscConfig+0x934>)
 800996e:	69db      	ldr	r3, [r3, #28]
 8009970:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8009974:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009978:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800997c:	601a      	str	r2, [r3, #0]
 800997e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009982:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8009986:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8009988:	2301      	movs	r3, #1
 800998a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800998e:	4b1a      	ldr	r3, [pc, #104]	; (80099f8 <HAL_RCC_OscConfig+0x93c>)
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009996:	2b00      	cmp	r3, #0
 8009998:	d11a      	bne.n	80099d0 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800999a:	4b17      	ldr	r3, [pc, #92]	; (80099f8 <HAL_RCC_OscConfig+0x93c>)
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	4a16      	ldr	r2, [pc, #88]	; (80099f8 <HAL_RCC_OscConfig+0x93c>)
 80099a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80099a4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80099a6:	f7fc fa43 	bl	8005e30 <HAL_GetTick>
 80099aa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80099ae:	e009      	b.n	80099c4 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80099b0:	f7fc fa3e 	bl	8005e30 <HAL_GetTick>
 80099b4:	4602      	mov	r2, r0
 80099b6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80099ba:	1ad3      	subs	r3, r2, r3
 80099bc:	2b64      	cmp	r3, #100	; 0x64
 80099be:	d901      	bls.n	80099c4 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80099c0:	2303      	movs	r3, #3
 80099c2:	e3b1      	b.n	800a128 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80099c4:	4b0c      	ldr	r3, [pc, #48]	; (80099f8 <HAL_RCC_OscConfig+0x93c>)
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d0ef      	beq.n	80099b0 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80099d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80099d4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	68db      	ldr	r3, [r3, #12]
 80099dc:	2b01      	cmp	r3, #1
 80099de:	d10d      	bne.n	80099fc <HAL_RCC_OscConfig+0x940>
 80099e0:	4b03      	ldr	r3, [pc, #12]	; (80099f0 <HAL_RCC_OscConfig+0x934>)
 80099e2:	6a1b      	ldr	r3, [r3, #32]
 80099e4:	4a02      	ldr	r2, [pc, #8]	; (80099f0 <HAL_RCC_OscConfig+0x934>)
 80099e6:	f043 0301 	orr.w	r3, r3, #1
 80099ea:	6213      	str	r3, [r2, #32]
 80099ec:	e03c      	b.n	8009a68 <HAL_RCC_OscConfig+0x9ac>
 80099ee:	bf00      	nop
 80099f0:	40021000 	.word	0x40021000
 80099f4:	10908120 	.word	0x10908120
 80099f8:	40007000 	.word	0x40007000
 80099fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009a00:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	68db      	ldr	r3, [r3, #12]
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d10c      	bne.n	8009a26 <HAL_RCC_OscConfig+0x96a>
 8009a0c:	4bc1      	ldr	r3, [pc, #772]	; (8009d14 <HAL_RCC_OscConfig+0xc58>)
 8009a0e:	6a1b      	ldr	r3, [r3, #32]
 8009a10:	4ac0      	ldr	r2, [pc, #768]	; (8009d14 <HAL_RCC_OscConfig+0xc58>)
 8009a12:	f023 0301 	bic.w	r3, r3, #1
 8009a16:	6213      	str	r3, [r2, #32]
 8009a18:	4bbe      	ldr	r3, [pc, #760]	; (8009d14 <HAL_RCC_OscConfig+0xc58>)
 8009a1a:	6a1b      	ldr	r3, [r3, #32]
 8009a1c:	4abd      	ldr	r2, [pc, #756]	; (8009d14 <HAL_RCC_OscConfig+0xc58>)
 8009a1e:	f023 0304 	bic.w	r3, r3, #4
 8009a22:	6213      	str	r3, [r2, #32]
 8009a24:	e020      	b.n	8009a68 <HAL_RCC_OscConfig+0x9ac>
 8009a26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009a2a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	68db      	ldr	r3, [r3, #12]
 8009a32:	2b05      	cmp	r3, #5
 8009a34:	d10c      	bne.n	8009a50 <HAL_RCC_OscConfig+0x994>
 8009a36:	4bb7      	ldr	r3, [pc, #732]	; (8009d14 <HAL_RCC_OscConfig+0xc58>)
 8009a38:	6a1b      	ldr	r3, [r3, #32]
 8009a3a:	4ab6      	ldr	r2, [pc, #728]	; (8009d14 <HAL_RCC_OscConfig+0xc58>)
 8009a3c:	f043 0304 	orr.w	r3, r3, #4
 8009a40:	6213      	str	r3, [r2, #32]
 8009a42:	4bb4      	ldr	r3, [pc, #720]	; (8009d14 <HAL_RCC_OscConfig+0xc58>)
 8009a44:	6a1b      	ldr	r3, [r3, #32]
 8009a46:	4ab3      	ldr	r2, [pc, #716]	; (8009d14 <HAL_RCC_OscConfig+0xc58>)
 8009a48:	f043 0301 	orr.w	r3, r3, #1
 8009a4c:	6213      	str	r3, [r2, #32]
 8009a4e:	e00b      	b.n	8009a68 <HAL_RCC_OscConfig+0x9ac>
 8009a50:	4bb0      	ldr	r3, [pc, #704]	; (8009d14 <HAL_RCC_OscConfig+0xc58>)
 8009a52:	6a1b      	ldr	r3, [r3, #32]
 8009a54:	4aaf      	ldr	r2, [pc, #700]	; (8009d14 <HAL_RCC_OscConfig+0xc58>)
 8009a56:	f023 0301 	bic.w	r3, r3, #1
 8009a5a:	6213      	str	r3, [r2, #32]
 8009a5c:	4bad      	ldr	r3, [pc, #692]	; (8009d14 <HAL_RCC_OscConfig+0xc58>)
 8009a5e:	6a1b      	ldr	r3, [r3, #32]
 8009a60:	4aac      	ldr	r2, [pc, #688]	; (8009d14 <HAL_RCC_OscConfig+0xc58>)
 8009a62:	f023 0304 	bic.w	r3, r3, #4
 8009a66:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009a68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009a6c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	68db      	ldr	r3, [r3, #12]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	f000 8081 	beq.w	8009b7c <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009a7a:	f7fc f9d9 	bl	8005e30 <HAL_GetTick>
 8009a7e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009a82:	e00b      	b.n	8009a9c <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009a84:	f7fc f9d4 	bl	8005e30 <HAL_GetTick>
 8009a88:	4602      	mov	r2, r0
 8009a8a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8009a8e:	1ad3      	subs	r3, r2, r3
 8009a90:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a94:	4293      	cmp	r3, r2
 8009a96:	d901      	bls.n	8009a9c <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8009a98:	2303      	movs	r3, #3
 8009a9a:	e345      	b.n	800a128 <HAL_RCC_OscConfig+0x106c>
 8009a9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009aa0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8009aa4:	2202      	movs	r2, #2
 8009aa6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009aa8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009aac:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	fa93 f2a3 	rbit	r2, r3
 8009ab6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009aba:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8009abe:	601a      	str	r2, [r3, #0]
 8009ac0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009ac4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8009ac8:	2202      	movs	r2, #2
 8009aca:	601a      	str	r2, [r3, #0]
 8009acc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009ad0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	fa93 f2a3 	rbit	r2, r3
 8009ada:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009ade:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8009ae2:	601a      	str	r2, [r3, #0]
  return result;
 8009ae4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009ae8:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8009aec:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009aee:	fab3 f383 	clz	r3, r3
 8009af2:	b2db      	uxtb	r3, r3
 8009af4:	095b      	lsrs	r3, r3, #5
 8009af6:	b2db      	uxtb	r3, r3
 8009af8:	f043 0302 	orr.w	r3, r3, #2
 8009afc:	b2db      	uxtb	r3, r3
 8009afe:	2b02      	cmp	r3, #2
 8009b00:	d102      	bne.n	8009b08 <HAL_RCC_OscConfig+0xa4c>
 8009b02:	4b84      	ldr	r3, [pc, #528]	; (8009d14 <HAL_RCC_OscConfig+0xc58>)
 8009b04:	6a1b      	ldr	r3, [r3, #32]
 8009b06:	e013      	b.n	8009b30 <HAL_RCC_OscConfig+0xa74>
 8009b08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009b0c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8009b10:	2202      	movs	r2, #2
 8009b12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009b18:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	fa93 f2a3 	rbit	r2, r3
 8009b22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009b26:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8009b2a:	601a      	str	r2, [r3, #0]
 8009b2c:	4b79      	ldr	r3, [pc, #484]	; (8009d14 <HAL_RCC_OscConfig+0xc58>)
 8009b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b30:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009b34:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8009b38:	2102      	movs	r1, #2
 8009b3a:	6011      	str	r1, [r2, #0]
 8009b3c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009b40:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8009b44:	6812      	ldr	r2, [r2, #0]
 8009b46:	fa92 f1a2 	rbit	r1, r2
 8009b4a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009b4e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8009b52:	6011      	str	r1, [r2, #0]
  return result;
 8009b54:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009b58:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8009b5c:	6812      	ldr	r2, [r2, #0]
 8009b5e:	fab2 f282 	clz	r2, r2
 8009b62:	b2d2      	uxtb	r2, r2
 8009b64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009b68:	b2d2      	uxtb	r2, r2
 8009b6a:	f002 021f 	and.w	r2, r2, #31
 8009b6e:	2101      	movs	r1, #1
 8009b70:	fa01 f202 	lsl.w	r2, r1, r2
 8009b74:	4013      	ands	r3, r2
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d084      	beq.n	8009a84 <HAL_RCC_OscConfig+0x9c8>
 8009b7a:	e07f      	b.n	8009c7c <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009b7c:	f7fc f958 	bl	8005e30 <HAL_GetTick>
 8009b80:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009b84:	e00b      	b.n	8009b9e <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009b86:	f7fc f953 	bl	8005e30 <HAL_GetTick>
 8009b8a:	4602      	mov	r2, r0
 8009b8c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8009b90:	1ad3      	subs	r3, r2, r3
 8009b92:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b96:	4293      	cmp	r3, r2
 8009b98:	d901      	bls.n	8009b9e <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8009b9a:	2303      	movs	r3, #3
 8009b9c:	e2c4      	b.n	800a128 <HAL_RCC_OscConfig+0x106c>
 8009b9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009ba2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8009ba6:	2202      	movs	r2, #2
 8009ba8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009baa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009bae:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	fa93 f2a3 	rbit	r2, r3
 8009bb8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009bbc:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8009bc0:	601a      	str	r2, [r3, #0]
 8009bc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009bc6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8009bca:	2202      	movs	r2, #2
 8009bcc:	601a      	str	r2, [r3, #0]
 8009bce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009bd2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	fa93 f2a3 	rbit	r2, r3
 8009bdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009be0:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8009be4:	601a      	str	r2, [r3, #0]
  return result;
 8009be6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009bea:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8009bee:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009bf0:	fab3 f383 	clz	r3, r3
 8009bf4:	b2db      	uxtb	r3, r3
 8009bf6:	095b      	lsrs	r3, r3, #5
 8009bf8:	b2db      	uxtb	r3, r3
 8009bfa:	f043 0302 	orr.w	r3, r3, #2
 8009bfe:	b2db      	uxtb	r3, r3
 8009c00:	2b02      	cmp	r3, #2
 8009c02:	d102      	bne.n	8009c0a <HAL_RCC_OscConfig+0xb4e>
 8009c04:	4b43      	ldr	r3, [pc, #268]	; (8009d14 <HAL_RCC_OscConfig+0xc58>)
 8009c06:	6a1b      	ldr	r3, [r3, #32]
 8009c08:	e013      	b.n	8009c32 <HAL_RCC_OscConfig+0xb76>
 8009c0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009c0e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8009c12:	2202      	movs	r2, #2
 8009c14:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009c1a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	fa93 f2a3 	rbit	r2, r3
 8009c24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009c28:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8009c2c:	601a      	str	r2, [r3, #0]
 8009c2e:	4b39      	ldr	r3, [pc, #228]	; (8009d14 <HAL_RCC_OscConfig+0xc58>)
 8009c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c32:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009c36:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8009c3a:	2102      	movs	r1, #2
 8009c3c:	6011      	str	r1, [r2, #0]
 8009c3e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009c42:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8009c46:	6812      	ldr	r2, [r2, #0]
 8009c48:	fa92 f1a2 	rbit	r1, r2
 8009c4c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009c50:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8009c54:	6011      	str	r1, [r2, #0]
  return result;
 8009c56:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009c5a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8009c5e:	6812      	ldr	r2, [r2, #0]
 8009c60:	fab2 f282 	clz	r2, r2
 8009c64:	b2d2      	uxtb	r2, r2
 8009c66:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009c6a:	b2d2      	uxtb	r2, r2
 8009c6c:	f002 021f 	and.w	r2, r2, #31
 8009c70:	2101      	movs	r1, #1
 8009c72:	fa01 f202 	lsl.w	r2, r1, r2
 8009c76:	4013      	ands	r3, r2
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d184      	bne.n	8009b86 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8009c7c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8009c80:	2b01      	cmp	r3, #1
 8009c82:	d105      	bne.n	8009c90 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009c84:	4b23      	ldr	r3, [pc, #140]	; (8009d14 <HAL_RCC_OscConfig+0xc58>)
 8009c86:	69db      	ldr	r3, [r3, #28]
 8009c88:	4a22      	ldr	r2, [pc, #136]	; (8009d14 <HAL_RCC_OscConfig+0xc58>)
 8009c8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009c8e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009c90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009c94:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	69db      	ldr	r3, [r3, #28]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	f000 8242 	beq.w	800a126 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009ca2:	4b1c      	ldr	r3, [pc, #112]	; (8009d14 <HAL_RCC_OscConfig+0xc58>)
 8009ca4:	685b      	ldr	r3, [r3, #4]
 8009ca6:	f003 030c 	and.w	r3, r3, #12
 8009caa:	2b08      	cmp	r3, #8
 8009cac:	f000 8213 	beq.w	800a0d6 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009cb0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009cb4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	69db      	ldr	r3, [r3, #28]
 8009cbc:	2b02      	cmp	r3, #2
 8009cbe:	f040 8162 	bne.w	8009f86 <HAL_RCC_OscConfig+0xeca>
 8009cc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009cc6:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8009cca:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009cce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009cd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009cd4:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	fa93 f2a3 	rbit	r2, r3
 8009cde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009ce2:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8009ce6:	601a      	str	r2, [r3, #0]
  return result;
 8009ce8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009cec:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8009cf0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009cf2:	fab3 f383 	clz	r3, r3
 8009cf6:	b2db      	uxtb	r3, r3
 8009cf8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8009cfc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8009d00:	009b      	lsls	r3, r3, #2
 8009d02:	461a      	mov	r2, r3
 8009d04:	2300      	movs	r3, #0
 8009d06:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009d08:	f7fc f892 	bl	8005e30 <HAL_GetTick>
 8009d0c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009d10:	e00c      	b.n	8009d2c <HAL_RCC_OscConfig+0xc70>
 8009d12:	bf00      	nop
 8009d14:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009d18:	f7fc f88a 	bl	8005e30 <HAL_GetTick>
 8009d1c:	4602      	mov	r2, r0
 8009d1e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8009d22:	1ad3      	subs	r3, r2, r3
 8009d24:	2b02      	cmp	r3, #2
 8009d26:	d901      	bls.n	8009d2c <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8009d28:	2303      	movs	r3, #3
 8009d2a:	e1fd      	b.n	800a128 <HAL_RCC_OscConfig+0x106c>
 8009d2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009d30:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8009d34:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009d38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009d3e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	fa93 f2a3 	rbit	r2, r3
 8009d48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009d4c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8009d50:	601a      	str	r2, [r3, #0]
  return result;
 8009d52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009d56:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8009d5a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009d5c:	fab3 f383 	clz	r3, r3
 8009d60:	b2db      	uxtb	r3, r3
 8009d62:	095b      	lsrs	r3, r3, #5
 8009d64:	b2db      	uxtb	r3, r3
 8009d66:	f043 0301 	orr.w	r3, r3, #1
 8009d6a:	b2db      	uxtb	r3, r3
 8009d6c:	2b01      	cmp	r3, #1
 8009d6e:	d102      	bne.n	8009d76 <HAL_RCC_OscConfig+0xcba>
 8009d70:	4bb0      	ldr	r3, [pc, #704]	; (800a034 <HAL_RCC_OscConfig+0xf78>)
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	e027      	b.n	8009dc6 <HAL_RCC_OscConfig+0xd0a>
 8009d76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009d7a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8009d7e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009d82:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009d88:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	fa93 f2a3 	rbit	r2, r3
 8009d92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009d96:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8009d9a:	601a      	str	r2, [r3, #0]
 8009d9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009da0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8009da4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009da8:	601a      	str	r2, [r3, #0]
 8009daa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009dae:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	fa93 f2a3 	rbit	r2, r3
 8009db8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009dbc:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8009dc0:	601a      	str	r2, [r3, #0]
 8009dc2:	4b9c      	ldr	r3, [pc, #624]	; (800a034 <HAL_RCC_OscConfig+0xf78>)
 8009dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dc6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009dca:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8009dce:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8009dd2:	6011      	str	r1, [r2, #0]
 8009dd4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009dd8:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8009ddc:	6812      	ldr	r2, [r2, #0]
 8009dde:	fa92 f1a2 	rbit	r1, r2
 8009de2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009de6:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8009dea:	6011      	str	r1, [r2, #0]
  return result;
 8009dec:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009df0:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8009df4:	6812      	ldr	r2, [r2, #0]
 8009df6:	fab2 f282 	clz	r2, r2
 8009dfa:	b2d2      	uxtb	r2, r2
 8009dfc:	f042 0220 	orr.w	r2, r2, #32
 8009e00:	b2d2      	uxtb	r2, r2
 8009e02:	f002 021f 	and.w	r2, r2, #31
 8009e06:	2101      	movs	r1, #1
 8009e08:	fa01 f202 	lsl.w	r2, r1, r2
 8009e0c:	4013      	ands	r3, r2
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d182      	bne.n	8009d18 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009e12:	4b88      	ldr	r3, [pc, #544]	; (800a034 <HAL_RCC_OscConfig+0xf78>)
 8009e14:	685b      	ldr	r3, [r3, #4]
 8009e16:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8009e1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009e1e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8009e26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009e2a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	6a1b      	ldr	r3, [r3, #32]
 8009e32:	430b      	orrs	r3, r1
 8009e34:	497f      	ldr	r1, [pc, #508]	; (800a034 <HAL_RCC_OscConfig+0xf78>)
 8009e36:	4313      	orrs	r3, r2
 8009e38:	604b      	str	r3, [r1, #4]
 8009e3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009e3e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8009e42:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009e46:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009e4c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	fa93 f2a3 	rbit	r2, r3
 8009e56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009e5a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8009e5e:	601a      	str	r2, [r3, #0]
  return result;
 8009e60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009e64:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8009e68:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009e6a:	fab3 f383 	clz	r3, r3
 8009e6e:	b2db      	uxtb	r3, r3
 8009e70:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8009e74:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8009e78:	009b      	lsls	r3, r3, #2
 8009e7a:	461a      	mov	r2, r3
 8009e7c:	2301      	movs	r3, #1
 8009e7e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009e80:	f7fb ffd6 	bl	8005e30 <HAL_GetTick>
 8009e84:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009e88:	e009      	b.n	8009e9e <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009e8a:	f7fb ffd1 	bl	8005e30 <HAL_GetTick>
 8009e8e:	4602      	mov	r2, r0
 8009e90:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8009e94:	1ad3      	subs	r3, r2, r3
 8009e96:	2b02      	cmp	r3, #2
 8009e98:	d901      	bls.n	8009e9e <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8009e9a:	2303      	movs	r3, #3
 8009e9c:	e144      	b.n	800a128 <HAL_RCC_OscConfig+0x106c>
 8009e9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009ea2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8009ea6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009eaa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009eac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009eb0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	fa93 f2a3 	rbit	r2, r3
 8009eba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009ebe:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8009ec2:	601a      	str	r2, [r3, #0]
  return result;
 8009ec4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009ec8:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8009ecc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009ece:	fab3 f383 	clz	r3, r3
 8009ed2:	b2db      	uxtb	r3, r3
 8009ed4:	095b      	lsrs	r3, r3, #5
 8009ed6:	b2db      	uxtb	r3, r3
 8009ed8:	f043 0301 	orr.w	r3, r3, #1
 8009edc:	b2db      	uxtb	r3, r3
 8009ede:	2b01      	cmp	r3, #1
 8009ee0:	d102      	bne.n	8009ee8 <HAL_RCC_OscConfig+0xe2c>
 8009ee2:	4b54      	ldr	r3, [pc, #336]	; (800a034 <HAL_RCC_OscConfig+0xf78>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	e027      	b.n	8009f38 <HAL_RCC_OscConfig+0xe7c>
 8009ee8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009eec:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8009ef0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009ef4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ef6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009efa:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	fa93 f2a3 	rbit	r2, r3
 8009f04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009f08:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8009f0c:	601a      	str	r2, [r3, #0]
 8009f0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009f12:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8009f16:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009f1a:	601a      	str	r2, [r3, #0]
 8009f1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009f20:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	fa93 f2a3 	rbit	r2, r3
 8009f2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009f2e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8009f32:	601a      	str	r2, [r3, #0]
 8009f34:	4b3f      	ldr	r3, [pc, #252]	; (800a034 <HAL_RCC_OscConfig+0xf78>)
 8009f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f38:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009f3c:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8009f40:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8009f44:	6011      	str	r1, [r2, #0]
 8009f46:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009f4a:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8009f4e:	6812      	ldr	r2, [r2, #0]
 8009f50:	fa92 f1a2 	rbit	r1, r2
 8009f54:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009f58:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8009f5c:	6011      	str	r1, [r2, #0]
  return result;
 8009f5e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009f62:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8009f66:	6812      	ldr	r2, [r2, #0]
 8009f68:	fab2 f282 	clz	r2, r2
 8009f6c:	b2d2      	uxtb	r2, r2
 8009f6e:	f042 0220 	orr.w	r2, r2, #32
 8009f72:	b2d2      	uxtb	r2, r2
 8009f74:	f002 021f 	and.w	r2, r2, #31
 8009f78:	2101      	movs	r1, #1
 8009f7a:	fa01 f202 	lsl.w	r2, r1, r2
 8009f7e:	4013      	ands	r3, r2
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d082      	beq.n	8009e8a <HAL_RCC_OscConfig+0xdce>
 8009f84:	e0cf      	b.n	800a126 <HAL_RCC_OscConfig+0x106a>
 8009f86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009f8a:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8009f8e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009f92:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009f98:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	fa93 f2a3 	rbit	r2, r3
 8009fa2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009fa6:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8009faa:	601a      	str	r2, [r3, #0]
  return result;
 8009fac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009fb0:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8009fb4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009fb6:	fab3 f383 	clz	r3, r3
 8009fba:	b2db      	uxtb	r3, r3
 8009fbc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8009fc0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8009fc4:	009b      	lsls	r3, r3, #2
 8009fc6:	461a      	mov	r2, r3
 8009fc8:	2300      	movs	r3, #0
 8009fca:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009fcc:	f7fb ff30 	bl	8005e30 <HAL_GetTick>
 8009fd0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009fd4:	e009      	b.n	8009fea <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009fd6:	f7fb ff2b 	bl	8005e30 <HAL_GetTick>
 8009fda:	4602      	mov	r2, r0
 8009fdc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8009fe0:	1ad3      	subs	r3, r2, r3
 8009fe2:	2b02      	cmp	r3, #2
 8009fe4:	d901      	bls.n	8009fea <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8009fe6:	2303      	movs	r3, #3
 8009fe8:	e09e      	b.n	800a128 <HAL_RCC_OscConfig+0x106c>
 8009fea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009fee:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8009ff2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009ff6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ff8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009ffc:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	fa93 f2a3 	rbit	r2, r3
 800a006:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800a00a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800a00e:	601a      	str	r2, [r3, #0]
  return result;
 800a010:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800a014:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800a018:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800a01a:	fab3 f383 	clz	r3, r3
 800a01e:	b2db      	uxtb	r3, r3
 800a020:	095b      	lsrs	r3, r3, #5
 800a022:	b2db      	uxtb	r3, r3
 800a024:	f043 0301 	orr.w	r3, r3, #1
 800a028:	b2db      	uxtb	r3, r3
 800a02a:	2b01      	cmp	r3, #1
 800a02c:	d104      	bne.n	800a038 <HAL_RCC_OscConfig+0xf7c>
 800a02e:	4b01      	ldr	r3, [pc, #4]	; (800a034 <HAL_RCC_OscConfig+0xf78>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	e029      	b.n	800a088 <HAL_RCC_OscConfig+0xfcc>
 800a034:	40021000 	.word	0x40021000
 800a038:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800a03c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800a040:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800a044:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a046:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800a04a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	fa93 f2a3 	rbit	r2, r3
 800a054:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800a058:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800a05c:	601a      	str	r2, [r3, #0]
 800a05e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800a062:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800a066:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800a06a:	601a      	str	r2, [r3, #0]
 800a06c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800a070:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	fa93 f2a3 	rbit	r2, r3
 800a07a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800a07e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800a082:	601a      	str	r2, [r3, #0]
 800a084:	4b2b      	ldr	r3, [pc, #172]	; (800a134 <HAL_RCC_OscConfig+0x1078>)
 800a086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a088:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800a08c:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800a090:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800a094:	6011      	str	r1, [r2, #0]
 800a096:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800a09a:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800a09e:	6812      	ldr	r2, [r2, #0]
 800a0a0:	fa92 f1a2 	rbit	r1, r2
 800a0a4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800a0a8:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800a0ac:	6011      	str	r1, [r2, #0]
  return result;
 800a0ae:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800a0b2:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800a0b6:	6812      	ldr	r2, [r2, #0]
 800a0b8:	fab2 f282 	clz	r2, r2
 800a0bc:	b2d2      	uxtb	r2, r2
 800a0be:	f042 0220 	orr.w	r2, r2, #32
 800a0c2:	b2d2      	uxtb	r2, r2
 800a0c4:	f002 021f 	and.w	r2, r2, #31
 800a0c8:	2101      	movs	r1, #1
 800a0ca:	fa01 f202 	lsl.w	r2, r1, r2
 800a0ce:	4013      	ands	r3, r2
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d180      	bne.n	8009fd6 <HAL_RCC_OscConfig+0xf1a>
 800a0d4:	e027      	b.n	800a126 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a0d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800a0da:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	69db      	ldr	r3, [r3, #28]
 800a0e2:	2b01      	cmp	r3, #1
 800a0e4:	d101      	bne.n	800a0ea <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800a0e6:	2301      	movs	r3, #1
 800a0e8:	e01e      	b.n	800a128 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800a0ea:	4b12      	ldr	r3, [pc, #72]	; (800a134 <HAL_RCC_OscConfig+0x1078>)
 800a0ec:	685b      	ldr	r3, [r3, #4]
 800a0ee:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800a0f2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800a0f6:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800a0fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800a0fe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	6a1b      	ldr	r3, [r3, #32]
 800a106:	429a      	cmp	r2, r3
 800a108:	d10b      	bne.n	800a122 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800a10a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800a10e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800a112:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800a116:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800a11e:	429a      	cmp	r2, r3
 800a120:	d001      	beq.n	800a126 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800a122:	2301      	movs	r3, #1
 800a124:	e000      	b.n	800a128 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800a126:	2300      	movs	r3, #0
}
 800a128:	4618      	mov	r0, r3
 800a12a:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd80      	pop	{r7, pc}
 800a132:	bf00      	nop
 800a134:	40021000 	.word	0x40021000

0800a138 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b09e      	sub	sp, #120	; 0x78
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
 800a140:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800a142:	2300      	movs	r3, #0
 800a144:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d101      	bne.n	800a150 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800a14c:	2301      	movs	r3, #1
 800a14e:	e162      	b.n	800a416 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a150:	4b90      	ldr	r3, [pc, #576]	; (800a394 <HAL_RCC_ClockConfig+0x25c>)
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	f003 0307 	and.w	r3, r3, #7
 800a158:	683a      	ldr	r2, [r7, #0]
 800a15a:	429a      	cmp	r2, r3
 800a15c:	d910      	bls.n	800a180 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a15e:	4b8d      	ldr	r3, [pc, #564]	; (800a394 <HAL_RCC_ClockConfig+0x25c>)
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	f023 0207 	bic.w	r2, r3, #7
 800a166:	498b      	ldr	r1, [pc, #556]	; (800a394 <HAL_RCC_ClockConfig+0x25c>)
 800a168:	683b      	ldr	r3, [r7, #0]
 800a16a:	4313      	orrs	r3, r2
 800a16c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a16e:	4b89      	ldr	r3, [pc, #548]	; (800a394 <HAL_RCC_ClockConfig+0x25c>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	f003 0307 	and.w	r3, r3, #7
 800a176:	683a      	ldr	r2, [r7, #0]
 800a178:	429a      	cmp	r2, r3
 800a17a:	d001      	beq.n	800a180 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800a17c:	2301      	movs	r3, #1
 800a17e:	e14a      	b.n	800a416 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	f003 0302 	and.w	r3, r3, #2
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d008      	beq.n	800a19e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a18c:	4b82      	ldr	r3, [pc, #520]	; (800a398 <HAL_RCC_ClockConfig+0x260>)
 800a18e:	685b      	ldr	r3, [r3, #4]
 800a190:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	689b      	ldr	r3, [r3, #8]
 800a198:	497f      	ldr	r1, [pc, #508]	; (800a398 <HAL_RCC_ClockConfig+0x260>)
 800a19a:	4313      	orrs	r3, r2
 800a19c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f003 0301 	and.w	r3, r3, #1
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	f000 80dc 	beq.w	800a364 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	685b      	ldr	r3, [r3, #4]
 800a1b0:	2b01      	cmp	r3, #1
 800a1b2:	d13c      	bne.n	800a22e <HAL_RCC_ClockConfig+0xf6>
 800a1b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a1b8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a1ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a1bc:	fa93 f3a3 	rbit	r3, r3
 800a1c0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800a1c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a1c4:	fab3 f383 	clz	r3, r3
 800a1c8:	b2db      	uxtb	r3, r3
 800a1ca:	095b      	lsrs	r3, r3, #5
 800a1cc:	b2db      	uxtb	r3, r3
 800a1ce:	f043 0301 	orr.w	r3, r3, #1
 800a1d2:	b2db      	uxtb	r3, r3
 800a1d4:	2b01      	cmp	r3, #1
 800a1d6:	d102      	bne.n	800a1de <HAL_RCC_ClockConfig+0xa6>
 800a1d8:	4b6f      	ldr	r3, [pc, #444]	; (800a398 <HAL_RCC_ClockConfig+0x260>)
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	e00f      	b.n	800a1fe <HAL_RCC_ClockConfig+0xc6>
 800a1de:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a1e2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a1e4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a1e6:	fa93 f3a3 	rbit	r3, r3
 800a1ea:	667b      	str	r3, [r7, #100]	; 0x64
 800a1ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a1f0:	663b      	str	r3, [r7, #96]	; 0x60
 800a1f2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a1f4:	fa93 f3a3 	rbit	r3, r3
 800a1f8:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a1fa:	4b67      	ldr	r3, [pc, #412]	; (800a398 <HAL_RCC_ClockConfig+0x260>)
 800a1fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1fe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800a202:	65ba      	str	r2, [r7, #88]	; 0x58
 800a204:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a206:	fa92 f2a2 	rbit	r2, r2
 800a20a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800a20c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a20e:	fab2 f282 	clz	r2, r2
 800a212:	b2d2      	uxtb	r2, r2
 800a214:	f042 0220 	orr.w	r2, r2, #32
 800a218:	b2d2      	uxtb	r2, r2
 800a21a:	f002 021f 	and.w	r2, r2, #31
 800a21e:	2101      	movs	r1, #1
 800a220:	fa01 f202 	lsl.w	r2, r1, r2
 800a224:	4013      	ands	r3, r2
 800a226:	2b00      	cmp	r3, #0
 800a228:	d17b      	bne.n	800a322 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800a22a:	2301      	movs	r3, #1
 800a22c:	e0f3      	b.n	800a416 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	685b      	ldr	r3, [r3, #4]
 800a232:	2b02      	cmp	r3, #2
 800a234:	d13c      	bne.n	800a2b0 <HAL_RCC_ClockConfig+0x178>
 800a236:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a23a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a23c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a23e:	fa93 f3a3 	rbit	r3, r3
 800a242:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800a244:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a246:	fab3 f383 	clz	r3, r3
 800a24a:	b2db      	uxtb	r3, r3
 800a24c:	095b      	lsrs	r3, r3, #5
 800a24e:	b2db      	uxtb	r3, r3
 800a250:	f043 0301 	orr.w	r3, r3, #1
 800a254:	b2db      	uxtb	r3, r3
 800a256:	2b01      	cmp	r3, #1
 800a258:	d102      	bne.n	800a260 <HAL_RCC_ClockConfig+0x128>
 800a25a:	4b4f      	ldr	r3, [pc, #316]	; (800a398 <HAL_RCC_ClockConfig+0x260>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	e00f      	b.n	800a280 <HAL_RCC_ClockConfig+0x148>
 800a260:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a264:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a266:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a268:	fa93 f3a3 	rbit	r3, r3
 800a26c:	647b      	str	r3, [r7, #68]	; 0x44
 800a26e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a272:	643b      	str	r3, [r7, #64]	; 0x40
 800a274:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a276:	fa93 f3a3 	rbit	r3, r3
 800a27a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a27c:	4b46      	ldr	r3, [pc, #280]	; (800a398 <HAL_RCC_ClockConfig+0x260>)
 800a27e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a280:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800a284:	63ba      	str	r2, [r7, #56]	; 0x38
 800a286:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a288:	fa92 f2a2 	rbit	r2, r2
 800a28c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800a28e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a290:	fab2 f282 	clz	r2, r2
 800a294:	b2d2      	uxtb	r2, r2
 800a296:	f042 0220 	orr.w	r2, r2, #32
 800a29a:	b2d2      	uxtb	r2, r2
 800a29c:	f002 021f 	and.w	r2, r2, #31
 800a2a0:	2101      	movs	r1, #1
 800a2a2:	fa01 f202 	lsl.w	r2, r1, r2
 800a2a6:	4013      	ands	r3, r2
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d13a      	bne.n	800a322 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800a2ac:	2301      	movs	r3, #1
 800a2ae:	e0b2      	b.n	800a416 <HAL_RCC_ClockConfig+0x2de>
 800a2b0:	2302      	movs	r3, #2
 800a2b2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a2b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2b6:	fa93 f3a3 	rbit	r3, r3
 800a2ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800a2bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a2be:	fab3 f383 	clz	r3, r3
 800a2c2:	b2db      	uxtb	r3, r3
 800a2c4:	095b      	lsrs	r3, r3, #5
 800a2c6:	b2db      	uxtb	r3, r3
 800a2c8:	f043 0301 	orr.w	r3, r3, #1
 800a2cc:	b2db      	uxtb	r3, r3
 800a2ce:	2b01      	cmp	r3, #1
 800a2d0:	d102      	bne.n	800a2d8 <HAL_RCC_ClockConfig+0x1a0>
 800a2d2:	4b31      	ldr	r3, [pc, #196]	; (800a398 <HAL_RCC_ClockConfig+0x260>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	e00d      	b.n	800a2f4 <HAL_RCC_ClockConfig+0x1bc>
 800a2d8:	2302      	movs	r3, #2
 800a2da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a2dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2de:	fa93 f3a3 	rbit	r3, r3
 800a2e2:	627b      	str	r3, [r7, #36]	; 0x24
 800a2e4:	2302      	movs	r3, #2
 800a2e6:	623b      	str	r3, [r7, #32]
 800a2e8:	6a3b      	ldr	r3, [r7, #32]
 800a2ea:	fa93 f3a3 	rbit	r3, r3
 800a2ee:	61fb      	str	r3, [r7, #28]
 800a2f0:	4b29      	ldr	r3, [pc, #164]	; (800a398 <HAL_RCC_ClockConfig+0x260>)
 800a2f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2f4:	2202      	movs	r2, #2
 800a2f6:	61ba      	str	r2, [r7, #24]
 800a2f8:	69ba      	ldr	r2, [r7, #24]
 800a2fa:	fa92 f2a2 	rbit	r2, r2
 800a2fe:	617a      	str	r2, [r7, #20]
  return result;
 800a300:	697a      	ldr	r2, [r7, #20]
 800a302:	fab2 f282 	clz	r2, r2
 800a306:	b2d2      	uxtb	r2, r2
 800a308:	f042 0220 	orr.w	r2, r2, #32
 800a30c:	b2d2      	uxtb	r2, r2
 800a30e:	f002 021f 	and.w	r2, r2, #31
 800a312:	2101      	movs	r1, #1
 800a314:	fa01 f202 	lsl.w	r2, r1, r2
 800a318:	4013      	ands	r3, r2
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d101      	bne.n	800a322 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800a31e:	2301      	movs	r3, #1
 800a320:	e079      	b.n	800a416 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a322:	4b1d      	ldr	r3, [pc, #116]	; (800a398 <HAL_RCC_ClockConfig+0x260>)
 800a324:	685b      	ldr	r3, [r3, #4]
 800a326:	f023 0203 	bic.w	r2, r3, #3
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	685b      	ldr	r3, [r3, #4]
 800a32e:	491a      	ldr	r1, [pc, #104]	; (800a398 <HAL_RCC_ClockConfig+0x260>)
 800a330:	4313      	orrs	r3, r2
 800a332:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a334:	f7fb fd7c 	bl	8005e30 <HAL_GetTick>
 800a338:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a33a:	e00a      	b.n	800a352 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a33c:	f7fb fd78 	bl	8005e30 <HAL_GetTick>
 800a340:	4602      	mov	r2, r0
 800a342:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a344:	1ad3      	subs	r3, r2, r3
 800a346:	f241 3288 	movw	r2, #5000	; 0x1388
 800a34a:	4293      	cmp	r3, r2
 800a34c:	d901      	bls.n	800a352 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800a34e:	2303      	movs	r3, #3
 800a350:	e061      	b.n	800a416 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a352:	4b11      	ldr	r3, [pc, #68]	; (800a398 <HAL_RCC_ClockConfig+0x260>)
 800a354:	685b      	ldr	r3, [r3, #4]
 800a356:	f003 020c 	and.w	r2, r3, #12
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	685b      	ldr	r3, [r3, #4]
 800a35e:	009b      	lsls	r3, r3, #2
 800a360:	429a      	cmp	r2, r3
 800a362:	d1eb      	bne.n	800a33c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a364:	4b0b      	ldr	r3, [pc, #44]	; (800a394 <HAL_RCC_ClockConfig+0x25c>)
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	f003 0307 	and.w	r3, r3, #7
 800a36c:	683a      	ldr	r2, [r7, #0]
 800a36e:	429a      	cmp	r2, r3
 800a370:	d214      	bcs.n	800a39c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a372:	4b08      	ldr	r3, [pc, #32]	; (800a394 <HAL_RCC_ClockConfig+0x25c>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	f023 0207 	bic.w	r2, r3, #7
 800a37a:	4906      	ldr	r1, [pc, #24]	; (800a394 <HAL_RCC_ClockConfig+0x25c>)
 800a37c:	683b      	ldr	r3, [r7, #0]
 800a37e:	4313      	orrs	r3, r2
 800a380:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a382:	4b04      	ldr	r3, [pc, #16]	; (800a394 <HAL_RCC_ClockConfig+0x25c>)
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	f003 0307 	and.w	r3, r3, #7
 800a38a:	683a      	ldr	r2, [r7, #0]
 800a38c:	429a      	cmp	r2, r3
 800a38e:	d005      	beq.n	800a39c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800a390:	2301      	movs	r3, #1
 800a392:	e040      	b.n	800a416 <HAL_RCC_ClockConfig+0x2de>
 800a394:	40022000 	.word	0x40022000
 800a398:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	f003 0304 	and.w	r3, r3, #4
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d008      	beq.n	800a3ba <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a3a8:	4b1d      	ldr	r3, [pc, #116]	; (800a420 <HAL_RCC_ClockConfig+0x2e8>)
 800a3aa:	685b      	ldr	r3, [r3, #4]
 800a3ac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	68db      	ldr	r3, [r3, #12]
 800a3b4:	491a      	ldr	r1, [pc, #104]	; (800a420 <HAL_RCC_ClockConfig+0x2e8>)
 800a3b6:	4313      	orrs	r3, r2
 800a3b8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	f003 0308 	and.w	r3, r3, #8
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d009      	beq.n	800a3da <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a3c6:	4b16      	ldr	r3, [pc, #88]	; (800a420 <HAL_RCC_ClockConfig+0x2e8>)
 800a3c8:	685b      	ldr	r3, [r3, #4]
 800a3ca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	691b      	ldr	r3, [r3, #16]
 800a3d2:	00db      	lsls	r3, r3, #3
 800a3d4:	4912      	ldr	r1, [pc, #72]	; (800a420 <HAL_RCC_ClockConfig+0x2e8>)
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800a3da:	f000 f829 	bl	800a430 <HAL_RCC_GetSysClockFreq>
 800a3de:	4601      	mov	r1, r0
 800a3e0:	4b0f      	ldr	r3, [pc, #60]	; (800a420 <HAL_RCC_ClockConfig+0x2e8>)
 800a3e2:	685b      	ldr	r3, [r3, #4]
 800a3e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a3e8:	22f0      	movs	r2, #240	; 0xf0
 800a3ea:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a3ec:	693a      	ldr	r2, [r7, #16]
 800a3ee:	fa92 f2a2 	rbit	r2, r2
 800a3f2:	60fa      	str	r2, [r7, #12]
  return result;
 800a3f4:	68fa      	ldr	r2, [r7, #12]
 800a3f6:	fab2 f282 	clz	r2, r2
 800a3fa:	b2d2      	uxtb	r2, r2
 800a3fc:	40d3      	lsrs	r3, r2
 800a3fe:	4a09      	ldr	r2, [pc, #36]	; (800a424 <HAL_RCC_ClockConfig+0x2ec>)
 800a400:	5cd3      	ldrb	r3, [r2, r3]
 800a402:	fa21 f303 	lsr.w	r3, r1, r3
 800a406:	4a08      	ldr	r2, [pc, #32]	; (800a428 <HAL_RCC_ClockConfig+0x2f0>)
 800a408:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800a40a:	4b08      	ldr	r3, [pc, #32]	; (800a42c <HAL_RCC_ClockConfig+0x2f4>)
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	4618      	mov	r0, r3
 800a410:	f7fa ff08 	bl	8005224 <HAL_InitTick>
  
  return HAL_OK;
 800a414:	2300      	movs	r3, #0
}
 800a416:	4618      	mov	r0, r3
 800a418:	3778      	adds	r7, #120	; 0x78
 800a41a:	46bd      	mov	sp, r7
 800a41c:	bd80      	pop	{r7, pc}
 800a41e:	bf00      	nop
 800a420:	40021000 	.word	0x40021000
 800a424:	08010bc8 	.word	0x08010bc8
 800a428:	20000038 	.word	0x20000038
 800a42c:	200000b4 	.word	0x200000b4

0800a430 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a430:	b480      	push	{r7}
 800a432:	b08b      	sub	sp, #44	; 0x2c
 800a434:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800a436:	2300      	movs	r3, #0
 800a438:	61fb      	str	r3, [r7, #28]
 800a43a:	2300      	movs	r3, #0
 800a43c:	61bb      	str	r3, [r7, #24]
 800a43e:	2300      	movs	r3, #0
 800a440:	627b      	str	r3, [r7, #36]	; 0x24
 800a442:	2300      	movs	r3, #0
 800a444:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800a446:	2300      	movs	r3, #0
 800a448:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800a44a:	4b29      	ldr	r3, [pc, #164]	; (800a4f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800a44c:	685b      	ldr	r3, [r3, #4]
 800a44e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800a450:	69fb      	ldr	r3, [r7, #28]
 800a452:	f003 030c 	and.w	r3, r3, #12
 800a456:	2b04      	cmp	r3, #4
 800a458:	d002      	beq.n	800a460 <HAL_RCC_GetSysClockFreq+0x30>
 800a45a:	2b08      	cmp	r3, #8
 800a45c:	d003      	beq.n	800a466 <HAL_RCC_GetSysClockFreq+0x36>
 800a45e:	e03c      	b.n	800a4da <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800a460:	4b24      	ldr	r3, [pc, #144]	; (800a4f4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800a462:	623b      	str	r3, [r7, #32]
      break;
 800a464:	e03c      	b.n	800a4e0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800a466:	69fb      	ldr	r3, [r7, #28]
 800a468:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800a46c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800a470:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a472:	68ba      	ldr	r2, [r7, #8]
 800a474:	fa92 f2a2 	rbit	r2, r2
 800a478:	607a      	str	r2, [r7, #4]
  return result;
 800a47a:	687a      	ldr	r2, [r7, #4]
 800a47c:	fab2 f282 	clz	r2, r2
 800a480:	b2d2      	uxtb	r2, r2
 800a482:	40d3      	lsrs	r3, r2
 800a484:	4a1c      	ldr	r2, [pc, #112]	; (800a4f8 <HAL_RCC_GetSysClockFreq+0xc8>)
 800a486:	5cd3      	ldrb	r3, [r2, r3]
 800a488:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800a48a:	4b19      	ldr	r3, [pc, #100]	; (800a4f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800a48c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a48e:	f003 030f 	and.w	r3, r3, #15
 800a492:	220f      	movs	r2, #15
 800a494:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a496:	693a      	ldr	r2, [r7, #16]
 800a498:	fa92 f2a2 	rbit	r2, r2
 800a49c:	60fa      	str	r2, [r7, #12]
  return result;
 800a49e:	68fa      	ldr	r2, [r7, #12]
 800a4a0:	fab2 f282 	clz	r2, r2
 800a4a4:	b2d2      	uxtb	r2, r2
 800a4a6:	40d3      	lsrs	r3, r2
 800a4a8:	4a14      	ldr	r2, [pc, #80]	; (800a4fc <HAL_RCC_GetSysClockFreq+0xcc>)
 800a4aa:	5cd3      	ldrb	r3, [r2, r3]
 800a4ac:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800a4ae:	69fb      	ldr	r3, [r7, #28]
 800a4b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d008      	beq.n	800a4ca <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800a4b8:	4a0e      	ldr	r2, [pc, #56]	; (800a4f4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800a4ba:	69bb      	ldr	r3, [r7, #24]
 800a4bc:	fbb2 f2f3 	udiv	r2, r2, r3
 800a4c0:	697b      	ldr	r3, [r7, #20]
 800a4c2:	fb02 f303 	mul.w	r3, r2, r3
 800a4c6:	627b      	str	r3, [r7, #36]	; 0x24
 800a4c8:	e004      	b.n	800a4d4 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800a4ca:	697b      	ldr	r3, [r7, #20]
 800a4cc:	4a0c      	ldr	r2, [pc, #48]	; (800a500 <HAL_RCC_GetSysClockFreq+0xd0>)
 800a4ce:	fb02 f303 	mul.w	r3, r2, r3
 800a4d2:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800a4d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4d6:	623b      	str	r3, [r7, #32]
      break;
 800a4d8:	e002      	b.n	800a4e0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800a4da:	4b0a      	ldr	r3, [pc, #40]	; (800a504 <HAL_RCC_GetSysClockFreq+0xd4>)
 800a4dc:	623b      	str	r3, [r7, #32]
      break;
 800a4de:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a4e0:	6a3b      	ldr	r3, [r7, #32]
}
 800a4e2:	4618      	mov	r0, r3
 800a4e4:	372c      	adds	r7, #44	; 0x2c
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ec:	4770      	bx	lr
 800a4ee:	bf00      	nop
 800a4f0:	40021000 	.word	0x40021000
 800a4f4:	016e3600 	.word	0x016e3600
 800a4f8:	08010be0 	.word	0x08010be0
 800a4fc:	08010bf0 	.word	0x08010bf0
 800a500:	003d0900 	.word	0x003d0900
 800a504:	007a1200 	.word	0x007a1200

0800a508 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a508:	b480      	push	{r7}
 800a50a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a50c:	4b03      	ldr	r3, [pc, #12]	; (800a51c <HAL_RCC_GetHCLKFreq+0x14>)
 800a50e:	681b      	ldr	r3, [r3, #0]
}
 800a510:	4618      	mov	r0, r3
 800a512:	46bd      	mov	sp, r7
 800a514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a518:	4770      	bx	lr
 800a51a:	bf00      	nop
 800a51c:	20000038 	.word	0x20000038

0800a520 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b082      	sub	sp, #8
 800a524:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800a526:	f7ff ffef 	bl	800a508 <HAL_RCC_GetHCLKFreq>
 800a52a:	4601      	mov	r1, r0
 800a52c:	4b0b      	ldr	r3, [pc, #44]	; (800a55c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800a52e:	685b      	ldr	r3, [r3, #4]
 800a530:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a534:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800a538:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a53a:	687a      	ldr	r2, [r7, #4]
 800a53c:	fa92 f2a2 	rbit	r2, r2
 800a540:	603a      	str	r2, [r7, #0]
  return result;
 800a542:	683a      	ldr	r2, [r7, #0]
 800a544:	fab2 f282 	clz	r2, r2
 800a548:	b2d2      	uxtb	r2, r2
 800a54a:	40d3      	lsrs	r3, r2
 800a54c:	4a04      	ldr	r2, [pc, #16]	; (800a560 <HAL_RCC_GetPCLK1Freq+0x40>)
 800a54e:	5cd3      	ldrb	r3, [r2, r3]
 800a550:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800a554:	4618      	mov	r0, r3
 800a556:	3708      	adds	r7, #8
 800a558:	46bd      	mov	sp, r7
 800a55a:	bd80      	pop	{r7, pc}
 800a55c:	40021000 	.word	0x40021000
 800a560:	08010bd8 	.word	0x08010bd8

0800a564 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a564:	b580      	push	{r7, lr}
 800a566:	b082      	sub	sp, #8
 800a568:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800a56a:	f7ff ffcd 	bl	800a508 <HAL_RCC_GetHCLKFreq>
 800a56e:	4601      	mov	r1, r0
 800a570:	4b0b      	ldr	r3, [pc, #44]	; (800a5a0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800a572:	685b      	ldr	r3, [r3, #4]
 800a574:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800a578:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800a57c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a57e:	687a      	ldr	r2, [r7, #4]
 800a580:	fa92 f2a2 	rbit	r2, r2
 800a584:	603a      	str	r2, [r7, #0]
  return result;
 800a586:	683a      	ldr	r2, [r7, #0]
 800a588:	fab2 f282 	clz	r2, r2
 800a58c:	b2d2      	uxtb	r2, r2
 800a58e:	40d3      	lsrs	r3, r2
 800a590:	4a04      	ldr	r2, [pc, #16]	; (800a5a4 <HAL_RCC_GetPCLK2Freq+0x40>)
 800a592:	5cd3      	ldrb	r3, [r2, r3]
 800a594:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800a598:	4618      	mov	r0, r3
 800a59a:	3708      	adds	r7, #8
 800a59c:	46bd      	mov	sp, r7
 800a59e:	bd80      	pop	{r7, pc}
 800a5a0:	40021000 	.word	0x40021000
 800a5a4:	08010bd8 	.word	0x08010bd8

0800a5a8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a5a8:	b480      	push	{r7}
 800a5aa:	b083      	sub	sp, #12
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
 800a5b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	220f      	movs	r2, #15
 800a5b6:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a5b8:	4b12      	ldr	r3, [pc, #72]	; (800a604 <HAL_RCC_GetClockConfig+0x5c>)
 800a5ba:	685b      	ldr	r3, [r3, #4]
 800a5bc:	f003 0203 	and.w	r2, r3, #3
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 800a5c4:	4b0f      	ldr	r3, [pc, #60]	; (800a604 <HAL_RCC_GetClockConfig+0x5c>)
 800a5c6:	685b      	ldr	r3, [r3, #4]
 800a5c8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 800a5d0:	4b0c      	ldr	r3, [pc, #48]	; (800a604 <HAL_RCC_GetClockConfig+0x5c>)
 800a5d2:	685b      	ldr	r3, [r3, #4]
 800a5d4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800a5dc:	4b09      	ldr	r3, [pc, #36]	; (800a604 <HAL_RCC_GetClockConfig+0x5c>)
 800a5de:	685b      	ldr	r3, [r3, #4]
 800a5e0:	08db      	lsrs	r3, r3, #3
 800a5e2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 800a5ea:	4b07      	ldr	r3, [pc, #28]	; (800a608 <HAL_RCC_GetClockConfig+0x60>)
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	f003 0207 	and.w	r2, r3, #7
 800a5f2:	683b      	ldr	r3, [r7, #0]
 800a5f4:	601a      	str	r2, [r3, #0]
}
 800a5f6:	bf00      	nop
 800a5f8:	370c      	adds	r7, #12
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a600:	4770      	bx	lr
 800a602:	bf00      	nop
 800a604:	40021000 	.word	0x40021000
 800a608:	40022000 	.word	0x40022000

0800a60c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b092      	sub	sp, #72	; 0x48
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a614:	2300      	movs	r3, #0
 800a616:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800a618:	2300      	movs	r3, #0
 800a61a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800a61c:	2300      	movs	r3, #0
 800a61e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	f000 80d4 	beq.w	800a7d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a630:	4b4e      	ldr	r3, [pc, #312]	; (800a76c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a632:	69db      	ldr	r3, [r3, #28]
 800a634:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d10e      	bne.n	800a65a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a63c:	4b4b      	ldr	r3, [pc, #300]	; (800a76c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a63e:	69db      	ldr	r3, [r3, #28]
 800a640:	4a4a      	ldr	r2, [pc, #296]	; (800a76c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a642:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a646:	61d3      	str	r3, [r2, #28]
 800a648:	4b48      	ldr	r3, [pc, #288]	; (800a76c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a64a:	69db      	ldr	r3, [r3, #28]
 800a64c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a650:	60bb      	str	r3, [r7, #8]
 800a652:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a654:	2301      	movs	r3, #1
 800a656:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a65a:	4b45      	ldr	r3, [pc, #276]	; (800a770 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a662:	2b00      	cmp	r3, #0
 800a664:	d118      	bne.n	800a698 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a666:	4b42      	ldr	r3, [pc, #264]	; (800a770 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	4a41      	ldr	r2, [pc, #260]	; (800a770 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a66c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a670:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a672:	f7fb fbdd 	bl	8005e30 <HAL_GetTick>
 800a676:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a678:	e008      	b.n	800a68c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a67a:	f7fb fbd9 	bl	8005e30 <HAL_GetTick>
 800a67e:	4602      	mov	r2, r0
 800a680:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a682:	1ad3      	subs	r3, r2, r3
 800a684:	2b64      	cmp	r3, #100	; 0x64
 800a686:	d901      	bls.n	800a68c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800a688:	2303      	movs	r3, #3
 800a68a:	e169      	b.n	800a960 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a68c:	4b38      	ldr	r3, [pc, #224]	; (800a770 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a694:	2b00      	cmp	r3, #0
 800a696:	d0f0      	beq.n	800a67a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a698:	4b34      	ldr	r3, [pc, #208]	; (800a76c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a69a:	6a1b      	ldr	r3, [r3, #32]
 800a69c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a6a0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a6a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	f000 8084 	beq.w	800a7b2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	685b      	ldr	r3, [r3, #4]
 800a6ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a6b2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a6b4:	429a      	cmp	r2, r3
 800a6b6:	d07c      	beq.n	800a7b2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a6b8:	4b2c      	ldr	r3, [pc, #176]	; (800a76c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a6ba:	6a1b      	ldr	r3, [r3, #32]
 800a6bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a6c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a6c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a6c6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a6c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6ca:	fa93 f3a3 	rbit	r3, r3
 800a6ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800a6d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a6d2:	fab3 f383 	clz	r3, r3
 800a6d6:	b2db      	uxtb	r3, r3
 800a6d8:	461a      	mov	r2, r3
 800a6da:	4b26      	ldr	r3, [pc, #152]	; (800a774 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800a6dc:	4413      	add	r3, r2
 800a6de:	009b      	lsls	r3, r3, #2
 800a6e0:	461a      	mov	r2, r3
 800a6e2:	2301      	movs	r3, #1
 800a6e4:	6013      	str	r3, [r2, #0]
 800a6e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a6ea:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a6ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6ee:	fa93 f3a3 	rbit	r3, r3
 800a6f2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800a6f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a6f6:	fab3 f383 	clz	r3, r3
 800a6fa:	b2db      	uxtb	r3, r3
 800a6fc:	461a      	mov	r2, r3
 800a6fe:	4b1d      	ldr	r3, [pc, #116]	; (800a774 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800a700:	4413      	add	r3, r2
 800a702:	009b      	lsls	r3, r3, #2
 800a704:	461a      	mov	r2, r3
 800a706:	2300      	movs	r3, #0
 800a708:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800a70a:	4a18      	ldr	r2, [pc, #96]	; (800a76c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a70c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a70e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800a710:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a712:	f003 0301 	and.w	r3, r3, #1
 800a716:	2b00      	cmp	r3, #0
 800a718:	d04b      	beq.n	800a7b2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a71a:	f7fb fb89 	bl	8005e30 <HAL_GetTick>
 800a71e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a720:	e00a      	b.n	800a738 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a722:	f7fb fb85 	bl	8005e30 <HAL_GetTick>
 800a726:	4602      	mov	r2, r0
 800a728:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a72a:	1ad3      	subs	r3, r2, r3
 800a72c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a730:	4293      	cmp	r3, r2
 800a732:	d901      	bls.n	800a738 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800a734:	2303      	movs	r3, #3
 800a736:	e113      	b.n	800a960 <HAL_RCCEx_PeriphCLKConfig+0x354>
 800a738:	2302      	movs	r3, #2
 800a73a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a73c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a73e:	fa93 f3a3 	rbit	r3, r3
 800a742:	627b      	str	r3, [r7, #36]	; 0x24
 800a744:	2302      	movs	r3, #2
 800a746:	623b      	str	r3, [r7, #32]
 800a748:	6a3b      	ldr	r3, [r7, #32]
 800a74a:	fa93 f3a3 	rbit	r3, r3
 800a74e:	61fb      	str	r3, [r7, #28]
  return result;
 800a750:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a752:	fab3 f383 	clz	r3, r3
 800a756:	b2db      	uxtb	r3, r3
 800a758:	095b      	lsrs	r3, r3, #5
 800a75a:	b2db      	uxtb	r3, r3
 800a75c:	f043 0302 	orr.w	r3, r3, #2
 800a760:	b2db      	uxtb	r3, r3
 800a762:	2b02      	cmp	r3, #2
 800a764:	d108      	bne.n	800a778 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800a766:	4b01      	ldr	r3, [pc, #4]	; (800a76c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a768:	6a1b      	ldr	r3, [r3, #32]
 800a76a:	e00d      	b.n	800a788 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800a76c:	40021000 	.word	0x40021000
 800a770:	40007000 	.word	0x40007000
 800a774:	10908100 	.word	0x10908100
 800a778:	2302      	movs	r3, #2
 800a77a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a77c:	69bb      	ldr	r3, [r7, #24]
 800a77e:	fa93 f3a3 	rbit	r3, r3
 800a782:	617b      	str	r3, [r7, #20]
 800a784:	4b78      	ldr	r3, [pc, #480]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a788:	2202      	movs	r2, #2
 800a78a:	613a      	str	r2, [r7, #16]
 800a78c:	693a      	ldr	r2, [r7, #16]
 800a78e:	fa92 f2a2 	rbit	r2, r2
 800a792:	60fa      	str	r2, [r7, #12]
  return result;
 800a794:	68fa      	ldr	r2, [r7, #12]
 800a796:	fab2 f282 	clz	r2, r2
 800a79a:	b2d2      	uxtb	r2, r2
 800a79c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a7a0:	b2d2      	uxtb	r2, r2
 800a7a2:	f002 021f 	and.w	r2, r2, #31
 800a7a6:	2101      	movs	r1, #1
 800a7a8:	fa01 f202 	lsl.w	r2, r1, r2
 800a7ac:	4013      	ands	r3, r2
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d0b7      	beq.n	800a722 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800a7b2:	4b6d      	ldr	r3, [pc, #436]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a7b4:	6a1b      	ldr	r3, [r3, #32]
 800a7b6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	685b      	ldr	r3, [r3, #4]
 800a7be:	496a      	ldr	r1, [pc, #424]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a7c0:	4313      	orrs	r3, r2
 800a7c2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800a7c4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a7c8:	2b01      	cmp	r3, #1
 800a7ca:	d105      	bne.n	800a7d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a7cc:	4b66      	ldr	r3, [pc, #408]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a7ce:	69db      	ldr	r3, [r3, #28]
 800a7d0:	4a65      	ldr	r2, [pc, #404]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a7d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a7d6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	f003 0301 	and.w	r3, r3, #1
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d008      	beq.n	800a7f6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a7e4:	4b60      	ldr	r3, [pc, #384]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a7e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7e8:	f023 0203 	bic.w	r2, r3, #3
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	689b      	ldr	r3, [r3, #8]
 800a7f0:	495d      	ldr	r1, [pc, #372]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a7f2:	4313      	orrs	r3, r2
 800a7f4:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	f003 0302 	and.w	r3, r3, #2
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d008      	beq.n	800a814 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a802:	4b59      	ldr	r3, [pc, #356]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a806:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	68db      	ldr	r3, [r3, #12]
 800a80e:	4956      	ldr	r1, [pc, #344]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a810:	4313      	orrs	r3, r2
 800a812:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	f003 0304 	and.w	r3, r3, #4
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d008      	beq.n	800a832 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a820:	4b51      	ldr	r3, [pc, #324]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a824:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	691b      	ldr	r3, [r3, #16]
 800a82c:	494e      	ldr	r1, [pc, #312]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a82e:	4313      	orrs	r3, r2
 800a830:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	f003 0320 	and.w	r3, r3, #32
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d008      	beq.n	800a850 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a83e:	4b4a      	ldr	r3, [pc, #296]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a842:	f023 0210 	bic.w	r2, r3, #16
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	69db      	ldr	r3, [r3, #28]
 800a84a:	4947      	ldr	r1, [pc, #284]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a84c:	4313      	orrs	r3, r2
 800a84e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d008      	beq.n	800a86e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800a85c:	4b42      	ldr	r3, [pc, #264]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a85e:	685b      	ldr	r3, [r3, #4]
 800a860:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a868:	493f      	ldr	r1, [pc, #252]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a86a:	4313      	orrs	r3, r2
 800a86c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a876:	2b00      	cmp	r3, #0
 800a878:	d008      	beq.n	800a88c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a87a:	4b3b      	ldr	r3, [pc, #236]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a87c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a87e:	f023 0220 	bic.w	r2, r3, #32
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	6a1b      	ldr	r3, [r3, #32]
 800a886:	4938      	ldr	r1, [pc, #224]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a888:	4313      	orrs	r3, r2
 800a88a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	f003 0308 	and.w	r3, r3, #8
 800a894:	2b00      	cmp	r3, #0
 800a896:	d008      	beq.n	800a8aa <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a898:	4b33      	ldr	r3, [pc, #204]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a89a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a89c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	695b      	ldr	r3, [r3, #20]
 800a8a4:	4930      	ldr	r1, [pc, #192]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a8a6:	4313      	orrs	r3, r2
 800a8a8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	f003 0310 	and.w	r3, r3, #16
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d008      	beq.n	800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800a8b6:	4b2c      	ldr	r3, [pc, #176]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a8b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8ba:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	699b      	ldr	r3, [r3, #24]
 800a8c2:	4929      	ldr	r1, [pc, #164]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a8c4:	4313      	orrs	r3, r2
 800a8c6:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d008      	beq.n	800a8e6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a8d4:	4b24      	ldr	r3, [pc, #144]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a8d6:	685b      	ldr	r3, [r3, #4]
 800a8d8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8e0:	4921      	ldr	r1, [pc, #132]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a8e2:	4313      	orrs	r3, r2
 800a8e4:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d008      	beq.n	800a904 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a8f2:	4b1d      	ldr	r3, [pc, #116]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a8f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8f6:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8fe:	491a      	ldr	r1, [pc, #104]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a900:	4313      	orrs	r3, r2
 800a902:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d008      	beq.n	800a922 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800a910:	4b15      	ldr	r3, [pc, #84]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a914:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a91c:	4912      	ldr	r1, [pc, #72]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a91e:	4313      	orrs	r3, r2
 800a920:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d008      	beq.n	800a940 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800a92e:	4b0e      	ldr	r3, [pc, #56]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a932:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a93a:	490b      	ldr	r1, [pc, #44]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a93c:	4313      	orrs	r3, r2
 800a93e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d008      	beq.n	800a95e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800a94c:	4b06      	ldr	r3, [pc, #24]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a94e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a950:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a958:	4903      	ldr	r1, [pc, #12]	; (800a968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a95a:	4313      	orrs	r3, r2
 800a95c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800a95e:	2300      	movs	r3, #0
}
 800a960:	4618      	mov	r0, r3
 800a962:	3748      	adds	r7, #72	; 0x48
 800a964:	46bd      	mov	sp, r7
 800a966:	bd80      	pop	{r7, pc}
 800a968:	40021000 	.word	0x40021000

0800a96c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b082      	sub	sp, #8
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d101      	bne.n	800a97e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a97a:	2301      	movs	r3, #1
 800a97c:	e049      	b.n	800aa12 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a984:	b2db      	uxtb	r3, r3
 800a986:	2b00      	cmp	r3, #0
 800a988:	d106      	bne.n	800a998 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	2200      	movs	r2, #0
 800a98e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f7fa ff6a 	bl	800586c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	2202      	movs	r2, #2
 800a99c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	681a      	ldr	r2, [r3, #0]
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	3304      	adds	r3, #4
 800a9a8:	4619      	mov	r1, r3
 800a9aa:	4610      	mov	r0, r2
 800a9ac:	f000 f9e8 	bl	800ad80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	2201      	movs	r2, #1
 800a9b4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	2201      	movs	r2, #1
 800a9bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	2201      	movs	r2, #1
 800a9c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	2201      	movs	r2, #1
 800a9cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	2201      	movs	r2, #1
 800a9d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	2201      	movs	r2, #1
 800a9dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2201      	movs	r2, #1
 800a9e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	2201      	movs	r2, #1
 800a9ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	2201      	movs	r2, #1
 800a9f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	2201      	movs	r2, #1
 800a9fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	2201      	movs	r2, #1
 800aa04:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	2201      	movs	r2, #1
 800aa0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800aa10:	2300      	movs	r3, #0
}
 800aa12:	4618      	mov	r0, r3
 800aa14:	3708      	adds	r7, #8
 800aa16:	46bd      	mov	sp, r7
 800aa18:	bd80      	pop	{r7, pc}
	...

0800aa1c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	b085      	sub	sp, #20
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aa2a:	b2db      	uxtb	r3, r3
 800aa2c:	2b01      	cmp	r3, #1
 800aa2e:	d001      	beq.n	800aa34 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800aa30:	2301      	movs	r3, #1
 800aa32:	e04a      	b.n	800aaca <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2202      	movs	r2, #2
 800aa38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	68da      	ldr	r2, [r3, #12]
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	f042 0201 	orr.w	r2, r2, #1
 800aa4a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	4a21      	ldr	r2, [pc, #132]	; (800aad8 <HAL_TIM_Base_Start_IT+0xbc>)
 800aa52:	4293      	cmp	r3, r2
 800aa54:	d018      	beq.n	800aa88 <HAL_TIM_Base_Start_IT+0x6c>
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa5e:	d013      	beq.n	800aa88 <HAL_TIM_Base_Start_IT+0x6c>
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	4a1d      	ldr	r2, [pc, #116]	; (800aadc <HAL_TIM_Base_Start_IT+0xc0>)
 800aa66:	4293      	cmp	r3, r2
 800aa68:	d00e      	beq.n	800aa88 <HAL_TIM_Base_Start_IT+0x6c>
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	4a1c      	ldr	r2, [pc, #112]	; (800aae0 <HAL_TIM_Base_Start_IT+0xc4>)
 800aa70:	4293      	cmp	r3, r2
 800aa72:	d009      	beq.n	800aa88 <HAL_TIM_Base_Start_IT+0x6c>
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	4a1a      	ldr	r2, [pc, #104]	; (800aae4 <HAL_TIM_Base_Start_IT+0xc8>)
 800aa7a:	4293      	cmp	r3, r2
 800aa7c:	d004      	beq.n	800aa88 <HAL_TIM_Base_Start_IT+0x6c>
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	4a19      	ldr	r2, [pc, #100]	; (800aae8 <HAL_TIM_Base_Start_IT+0xcc>)
 800aa84:	4293      	cmp	r3, r2
 800aa86:	d115      	bne.n	800aab4 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	689a      	ldr	r2, [r3, #8]
 800aa8e:	4b17      	ldr	r3, [pc, #92]	; (800aaec <HAL_TIM_Base_Start_IT+0xd0>)
 800aa90:	4013      	ands	r3, r2
 800aa92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	2b06      	cmp	r3, #6
 800aa98:	d015      	beq.n	800aac6 <HAL_TIM_Base_Start_IT+0xaa>
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aaa0:	d011      	beq.n	800aac6 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	681a      	ldr	r2, [r3, #0]
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	f042 0201 	orr.w	r2, r2, #1
 800aab0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aab2:	e008      	b.n	800aac6 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	681a      	ldr	r2, [r3, #0]
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	f042 0201 	orr.w	r2, r2, #1
 800aac2:	601a      	str	r2, [r3, #0]
 800aac4:	e000      	b.n	800aac8 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aac6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800aac8:	2300      	movs	r3, #0
}
 800aaca:	4618      	mov	r0, r3
 800aacc:	3714      	adds	r7, #20
 800aace:	46bd      	mov	sp, r7
 800aad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad4:	4770      	bx	lr
 800aad6:	bf00      	nop
 800aad8:	40012c00 	.word	0x40012c00
 800aadc:	40000400 	.word	0x40000400
 800aae0:	40000800 	.word	0x40000800
 800aae4:	40013400 	.word	0x40013400
 800aae8:	40014000 	.word	0x40014000
 800aaec:	00010007 	.word	0x00010007

0800aaf0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b082      	sub	sp, #8
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	691b      	ldr	r3, [r3, #16]
 800aafe:	f003 0302 	and.w	r3, r3, #2
 800ab02:	2b02      	cmp	r3, #2
 800ab04:	d122      	bne.n	800ab4c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	68db      	ldr	r3, [r3, #12]
 800ab0c:	f003 0302 	and.w	r3, r3, #2
 800ab10:	2b02      	cmp	r3, #2
 800ab12:	d11b      	bne.n	800ab4c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	f06f 0202 	mvn.w	r2, #2
 800ab1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	2201      	movs	r2, #1
 800ab22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	699b      	ldr	r3, [r3, #24]
 800ab2a:	f003 0303 	and.w	r3, r3, #3
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d003      	beq.n	800ab3a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ab32:	6878      	ldr	r0, [r7, #4]
 800ab34:	f000 f905 	bl	800ad42 <HAL_TIM_IC_CaptureCallback>
 800ab38:	e005      	b.n	800ab46 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ab3a:	6878      	ldr	r0, [r7, #4]
 800ab3c:	f000 f8f7 	bl	800ad2e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ab40:	6878      	ldr	r0, [r7, #4]
 800ab42:	f000 f908 	bl	800ad56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	2200      	movs	r2, #0
 800ab4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	691b      	ldr	r3, [r3, #16]
 800ab52:	f003 0304 	and.w	r3, r3, #4
 800ab56:	2b04      	cmp	r3, #4
 800ab58:	d122      	bne.n	800aba0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	68db      	ldr	r3, [r3, #12]
 800ab60:	f003 0304 	and.w	r3, r3, #4
 800ab64:	2b04      	cmp	r3, #4
 800ab66:	d11b      	bne.n	800aba0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	f06f 0204 	mvn.w	r2, #4
 800ab70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	2202      	movs	r2, #2
 800ab76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	699b      	ldr	r3, [r3, #24]
 800ab7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d003      	beq.n	800ab8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ab86:	6878      	ldr	r0, [r7, #4]
 800ab88:	f000 f8db 	bl	800ad42 <HAL_TIM_IC_CaptureCallback>
 800ab8c:	e005      	b.n	800ab9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ab8e:	6878      	ldr	r0, [r7, #4]
 800ab90:	f000 f8cd 	bl	800ad2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ab94:	6878      	ldr	r0, [r7, #4]
 800ab96:	f000 f8de 	bl	800ad56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	691b      	ldr	r3, [r3, #16]
 800aba6:	f003 0308 	and.w	r3, r3, #8
 800abaa:	2b08      	cmp	r3, #8
 800abac:	d122      	bne.n	800abf4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	68db      	ldr	r3, [r3, #12]
 800abb4:	f003 0308 	and.w	r3, r3, #8
 800abb8:	2b08      	cmp	r3, #8
 800abba:	d11b      	bne.n	800abf4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	f06f 0208 	mvn.w	r2, #8
 800abc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2204      	movs	r2, #4
 800abca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	69db      	ldr	r3, [r3, #28]
 800abd2:	f003 0303 	and.w	r3, r3, #3
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d003      	beq.n	800abe2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800abda:	6878      	ldr	r0, [r7, #4]
 800abdc:	f000 f8b1 	bl	800ad42 <HAL_TIM_IC_CaptureCallback>
 800abe0:	e005      	b.n	800abee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800abe2:	6878      	ldr	r0, [r7, #4]
 800abe4:	f000 f8a3 	bl	800ad2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800abe8:	6878      	ldr	r0, [r7, #4]
 800abea:	f000 f8b4 	bl	800ad56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	2200      	movs	r2, #0
 800abf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	691b      	ldr	r3, [r3, #16]
 800abfa:	f003 0310 	and.w	r3, r3, #16
 800abfe:	2b10      	cmp	r3, #16
 800ac00:	d122      	bne.n	800ac48 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	68db      	ldr	r3, [r3, #12]
 800ac08:	f003 0310 	and.w	r3, r3, #16
 800ac0c:	2b10      	cmp	r3, #16
 800ac0e:	d11b      	bne.n	800ac48 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	f06f 0210 	mvn.w	r2, #16
 800ac18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	2208      	movs	r2, #8
 800ac1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	69db      	ldr	r3, [r3, #28]
 800ac26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d003      	beq.n	800ac36 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ac2e:	6878      	ldr	r0, [r7, #4]
 800ac30:	f000 f887 	bl	800ad42 <HAL_TIM_IC_CaptureCallback>
 800ac34:	e005      	b.n	800ac42 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac36:	6878      	ldr	r0, [r7, #4]
 800ac38:	f000 f879 	bl	800ad2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac3c:	6878      	ldr	r0, [r7, #4]
 800ac3e:	f000 f88a 	bl	800ad56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	2200      	movs	r2, #0
 800ac46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	691b      	ldr	r3, [r3, #16]
 800ac4e:	f003 0301 	and.w	r3, r3, #1
 800ac52:	2b01      	cmp	r3, #1
 800ac54:	d10e      	bne.n	800ac74 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	68db      	ldr	r3, [r3, #12]
 800ac5c:	f003 0301 	and.w	r3, r3, #1
 800ac60:	2b01      	cmp	r3, #1
 800ac62:	d107      	bne.n	800ac74 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	f06f 0201 	mvn.w	r2, #1
 800ac6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	f7f9 fb8a 	bl	8004388 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	691b      	ldr	r3, [r3, #16]
 800ac7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac7e:	2b80      	cmp	r3, #128	; 0x80
 800ac80:	d10e      	bne.n	800aca0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	68db      	ldr	r3, [r3, #12]
 800ac88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac8c:	2b80      	cmp	r3, #128	; 0x80
 800ac8e:	d107      	bne.n	800aca0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800ac98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ac9a:	6878      	ldr	r0, [r7, #4]
 800ac9c:	f000 f98a 	bl	800afb4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	691b      	ldr	r3, [r3, #16]
 800aca6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800acaa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800acae:	d10e      	bne.n	800acce <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	68db      	ldr	r3, [r3, #12]
 800acb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800acba:	2b80      	cmp	r3, #128	; 0x80
 800acbc:	d107      	bne.n	800acce <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800acc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800acc8:	6878      	ldr	r0, [r7, #4]
 800acca:	f000 f97d 	bl	800afc8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	691b      	ldr	r3, [r3, #16]
 800acd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800acd8:	2b40      	cmp	r3, #64	; 0x40
 800acda:	d10e      	bne.n	800acfa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	68db      	ldr	r3, [r3, #12]
 800ace2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ace6:	2b40      	cmp	r3, #64	; 0x40
 800ace8:	d107      	bne.n	800acfa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800acf2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800acf4:	6878      	ldr	r0, [r7, #4]
 800acf6:	f000 f838 	bl	800ad6a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	691b      	ldr	r3, [r3, #16]
 800ad00:	f003 0320 	and.w	r3, r3, #32
 800ad04:	2b20      	cmp	r3, #32
 800ad06:	d10e      	bne.n	800ad26 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	68db      	ldr	r3, [r3, #12]
 800ad0e:	f003 0320 	and.w	r3, r3, #32
 800ad12:	2b20      	cmp	r3, #32
 800ad14:	d107      	bne.n	800ad26 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f06f 0220 	mvn.w	r2, #32
 800ad1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ad20:	6878      	ldr	r0, [r7, #4]
 800ad22:	f000 f93d 	bl	800afa0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ad26:	bf00      	nop
 800ad28:	3708      	adds	r7, #8
 800ad2a:	46bd      	mov	sp, r7
 800ad2c:	bd80      	pop	{r7, pc}

0800ad2e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ad2e:	b480      	push	{r7}
 800ad30:	b083      	sub	sp, #12
 800ad32:	af00      	add	r7, sp, #0
 800ad34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ad36:	bf00      	nop
 800ad38:	370c      	adds	r7, #12
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad40:	4770      	bx	lr

0800ad42 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ad42:	b480      	push	{r7}
 800ad44:	b083      	sub	sp, #12
 800ad46:	af00      	add	r7, sp, #0
 800ad48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ad4a:	bf00      	nop
 800ad4c:	370c      	adds	r7, #12
 800ad4e:	46bd      	mov	sp, r7
 800ad50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad54:	4770      	bx	lr

0800ad56 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ad56:	b480      	push	{r7}
 800ad58:	b083      	sub	sp, #12
 800ad5a:	af00      	add	r7, sp, #0
 800ad5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ad5e:	bf00      	nop
 800ad60:	370c      	adds	r7, #12
 800ad62:	46bd      	mov	sp, r7
 800ad64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad68:	4770      	bx	lr

0800ad6a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ad6a:	b480      	push	{r7}
 800ad6c:	b083      	sub	sp, #12
 800ad6e:	af00      	add	r7, sp, #0
 800ad70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ad72:	bf00      	nop
 800ad74:	370c      	adds	r7, #12
 800ad76:	46bd      	mov	sp, r7
 800ad78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7c:	4770      	bx	lr
	...

0800ad80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ad80:	b480      	push	{r7}
 800ad82:	b085      	sub	sp, #20
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
 800ad88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	4a3c      	ldr	r2, [pc, #240]	; (800ae84 <TIM_Base_SetConfig+0x104>)
 800ad94:	4293      	cmp	r3, r2
 800ad96:	d00f      	beq.n	800adb8 <TIM_Base_SetConfig+0x38>
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ad9e:	d00b      	beq.n	800adb8 <TIM_Base_SetConfig+0x38>
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	4a39      	ldr	r2, [pc, #228]	; (800ae88 <TIM_Base_SetConfig+0x108>)
 800ada4:	4293      	cmp	r3, r2
 800ada6:	d007      	beq.n	800adb8 <TIM_Base_SetConfig+0x38>
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	4a38      	ldr	r2, [pc, #224]	; (800ae8c <TIM_Base_SetConfig+0x10c>)
 800adac:	4293      	cmp	r3, r2
 800adae:	d003      	beq.n	800adb8 <TIM_Base_SetConfig+0x38>
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	4a37      	ldr	r2, [pc, #220]	; (800ae90 <TIM_Base_SetConfig+0x110>)
 800adb4:	4293      	cmp	r3, r2
 800adb6:	d108      	bne.n	800adca <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800adbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800adc0:	683b      	ldr	r3, [r7, #0]
 800adc2:	685b      	ldr	r3, [r3, #4]
 800adc4:	68fa      	ldr	r2, [r7, #12]
 800adc6:	4313      	orrs	r3, r2
 800adc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	4a2d      	ldr	r2, [pc, #180]	; (800ae84 <TIM_Base_SetConfig+0x104>)
 800adce:	4293      	cmp	r3, r2
 800add0:	d01b      	beq.n	800ae0a <TIM_Base_SetConfig+0x8a>
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800add8:	d017      	beq.n	800ae0a <TIM_Base_SetConfig+0x8a>
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	4a2a      	ldr	r2, [pc, #168]	; (800ae88 <TIM_Base_SetConfig+0x108>)
 800adde:	4293      	cmp	r3, r2
 800ade0:	d013      	beq.n	800ae0a <TIM_Base_SetConfig+0x8a>
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	4a29      	ldr	r2, [pc, #164]	; (800ae8c <TIM_Base_SetConfig+0x10c>)
 800ade6:	4293      	cmp	r3, r2
 800ade8:	d00f      	beq.n	800ae0a <TIM_Base_SetConfig+0x8a>
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	4a28      	ldr	r2, [pc, #160]	; (800ae90 <TIM_Base_SetConfig+0x110>)
 800adee:	4293      	cmp	r3, r2
 800adf0:	d00b      	beq.n	800ae0a <TIM_Base_SetConfig+0x8a>
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	4a27      	ldr	r2, [pc, #156]	; (800ae94 <TIM_Base_SetConfig+0x114>)
 800adf6:	4293      	cmp	r3, r2
 800adf8:	d007      	beq.n	800ae0a <TIM_Base_SetConfig+0x8a>
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	4a26      	ldr	r2, [pc, #152]	; (800ae98 <TIM_Base_SetConfig+0x118>)
 800adfe:	4293      	cmp	r3, r2
 800ae00:	d003      	beq.n	800ae0a <TIM_Base_SetConfig+0x8a>
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	4a25      	ldr	r2, [pc, #148]	; (800ae9c <TIM_Base_SetConfig+0x11c>)
 800ae06:	4293      	cmp	r3, r2
 800ae08:	d108      	bne.n	800ae1c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ae10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ae12:	683b      	ldr	r3, [r7, #0]
 800ae14:	68db      	ldr	r3, [r3, #12]
 800ae16:	68fa      	ldr	r2, [r7, #12]
 800ae18:	4313      	orrs	r3, r2
 800ae1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	695b      	ldr	r3, [r3, #20]
 800ae26:	4313      	orrs	r3, r2
 800ae28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	68fa      	ldr	r2, [r7, #12]
 800ae2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ae30:	683b      	ldr	r3, [r7, #0]
 800ae32:	689a      	ldr	r2, [r3, #8]
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ae38:	683b      	ldr	r3, [r7, #0]
 800ae3a:	681a      	ldr	r2, [r3, #0]
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	4a10      	ldr	r2, [pc, #64]	; (800ae84 <TIM_Base_SetConfig+0x104>)
 800ae44:	4293      	cmp	r3, r2
 800ae46:	d00f      	beq.n	800ae68 <TIM_Base_SetConfig+0xe8>
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	4a11      	ldr	r2, [pc, #68]	; (800ae90 <TIM_Base_SetConfig+0x110>)
 800ae4c:	4293      	cmp	r3, r2
 800ae4e:	d00b      	beq.n	800ae68 <TIM_Base_SetConfig+0xe8>
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	4a10      	ldr	r2, [pc, #64]	; (800ae94 <TIM_Base_SetConfig+0x114>)
 800ae54:	4293      	cmp	r3, r2
 800ae56:	d007      	beq.n	800ae68 <TIM_Base_SetConfig+0xe8>
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	4a0f      	ldr	r2, [pc, #60]	; (800ae98 <TIM_Base_SetConfig+0x118>)
 800ae5c:	4293      	cmp	r3, r2
 800ae5e:	d003      	beq.n	800ae68 <TIM_Base_SetConfig+0xe8>
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	4a0e      	ldr	r2, [pc, #56]	; (800ae9c <TIM_Base_SetConfig+0x11c>)
 800ae64:	4293      	cmp	r3, r2
 800ae66:	d103      	bne.n	800ae70 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ae68:	683b      	ldr	r3, [r7, #0]
 800ae6a:	691a      	ldr	r2, [r3, #16]
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	2201      	movs	r2, #1
 800ae74:	615a      	str	r2, [r3, #20]
}
 800ae76:	bf00      	nop
 800ae78:	3714      	adds	r7, #20
 800ae7a:	46bd      	mov	sp, r7
 800ae7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae80:	4770      	bx	lr
 800ae82:	bf00      	nop
 800ae84:	40012c00 	.word	0x40012c00
 800ae88:	40000400 	.word	0x40000400
 800ae8c:	40000800 	.word	0x40000800
 800ae90:	40013400 	.word	0x40013400
 800ae94:	40014000 	.word	0x40014000
 800ae98:	40014400 	.word	0x40014400
 800ae9c:	40014800 	.word	0x40014800

0800aea0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aea0:	b480      	push	{r7}
 800aea2:	b085      	sub	sp, #20
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
 800aea8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aeb0:	2b01      	cmp	r3, #1
 800aeb2:	d101      	bne.n	800aeb8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800aeb4:	2302      	movs	r3, #2
 800aeb6:	e063      	b.n	800af80 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	2201      	movs	r2, #1
 800aebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	2202      	movs	r2, #2
 800aec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	685b      	ldr	r3, [r3, #4]
 800aece:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	689b      	ldr	r3, [r3, #8]
 800aed6:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	4a2b      	ldr	r2, [pc, #172]	; (800af8c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800aede:	4293      	cmp	r3, r2
 800aee0:	d004      	beq.n	800aeec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	4a2a      	ldr	r2, [pc, #168]	; (800af90 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800aee8:	4293      	cmp	r3, r2
 800aeea:	d108      	bne.n	800aefe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800aef2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800aef4:	683b      	ldr	r3, [r7, #0]
 800aef6:	685b      	ldr	r3, [r3, #4]
 800aef8:	68fa      	ldr	r2, [r7, #12]
 800aefa:	4313      	orrs	r3, r2
 800aefc:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af04:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800af06:	683b      	ldr	r3, [r7, #0]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	68fa      	ldr	r2, [r7, #12]
 800af0c:	4313      	orrs	r3, r2
 800af0e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	68fa      	ldr	r2, [r7, #12]
 800af16:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	4a1b      	ldr	r2, [pc, #108]	; (800af8c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800af1e:	4293      	cmp	r3, r2
 800af20:	d018      	beq.n	800af54 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af2a:	d013      	beq.n	800af54 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	4a18      	ldr	r2, [pc, #96]	; (800af94 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800af32:	4293      	cmp	r3, r2
 800af34:	d00e      	beq.n	800af54 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	4a17      	ldr	r2, [pc, #92]	; (800af98 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800af3c:	4293      	cmp	r3, r2
 800af3e:	d009      	beq.n	800af54 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	4a12      	ldr	r2, [pc, #72]	; (800af90 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800af46:	4293      	cmp	r3, r2
 800af48:	d004      	beq.n	800af54 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	4a13      	ldr	r2, [pc, #76]	; (800af9c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800af50:	4293      	cmp	r3, r2
 800af52:	d10c      	bne.n	800af6e <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800af54:	68bb      	ldr	r3, [r7, #8]
 800af56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800af5a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800af5c:	683b      	ldr	r3, [r7, #0]
 800af5e:	689b      	ldr	r3, [r3, #8]
 800af60:	68ba      	ldr	r2, [r7, #8]
 800af62:	4313      	orrs	r3, r2
 800af64:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	68ba      	ldr	r2, [r7, #8]
 800af6c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	2201      	movs	r2, #1
 800af72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	2200      	movs	r2, #0
 800af7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800af7e:	2300      	movs	r3, #0
}
 800af80:	4618      	mov	r0, r3
 800af82:	3714      	adds	r7, #20
 800af84:	46bd      	mov	sp, r7
 800af86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8a:	4770      	bx	lr
 800af8c:	40012c00 	.word	0x40012c00
 800af90:	40013400 	.word	0x40013400
 800af94:	40000400 	.word	0x40000400
 800af98:	40000800 	.word	0x40000800
 800af9c:	40014000 	.word	0x40014000

0800afa0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800afa0:	b480      	push	{r7}
 800afa2:	b083      	sub	sp, #12
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800afa8:	bf00      	nop
 800afaa:	370c      	adds	r7, #12
 800afac:	46bd      	mov	sp, r7
 800afae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb2:	4770      	bx	lr

0800afb4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800afb4:	b480      	push	{r7}
 800afb6:	b083      	sub	sp, #12
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800afbc:	bf00      	nop
 800afbe:	370c      	adds	r7, #12
 800afc0:	46bd      	mov	sp, r7
 800afc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc6:	4770      	bx	lr

0800afc8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800afc8:	b480      	push	{r7}
 800afca:	b083      	sub	sp, #12
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800afd0:	bf00      	nop
 800afd2:	370c      	adds	r7, #12
 800afd4:	46bd      	mov	sp, r7
 800afd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afda:	4770      	bx	lr

0800afdc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b082      	sub	sp, #8
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d101      	bne.n	800afee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800afea:	2301      	movs	r3, #1
 800afec:	e040      	b.n	800b070 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d106      	bne.n	800b004 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	2200      	movs	r2, #0
 800affa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800affe:	6878      	ldr	r0, [r7, #4]
 800b000:	f7fa fd18 	bl	8005a34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	2224      	movs	r2, #36	; 0x24
 800b008:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	681a      	ldr	r2, [r3, #0]
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	f022 0201 	bic.w	r2, r2, #1
 800b018:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b01a:	6878      	ldr	r0, [r7, #4]
 800b01c:	f000 fdf2 	bl	800bc04 <UART_SetConfig>
 800b020:	4603      	mov	r3, r0
 800b022:	2b01      	cmp	r3, #1
 800b024:	d101      	bne.n	800b02a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800b026:	2301      	movs	r3, #1
 800b028:	e022      	b.n	800b070 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d002      	beq.n	800b038 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800b032:	6878      	ldr	r0, [r7, #4]
 800b034:	f000 ffba 	bl	800bfac <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	685a      	ldr	r2, [r3, #4]
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b046:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	689a      	ldr	r2, [r3, #8]
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b056:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	681a      	ldr	r2, [r3, #0]
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	f042 0201 	orr.w	r2, r2, #1
 800b066:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b068:	6878      	ldr	r0, [r7, #4]
 800b06a:	f001 f841 	bl	800c0f0 <UART_CheckIdleState>
 800b06e:	4603      	mov	r3, r0
}
 800b070:	4618      	mov	r0, r3
 800b072:	3708      	adds	r7, #8
 800b074:	46bd      	mov	sp, r7
 800b076:	bd80      	pop	{r7, pc}

0800b078 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800b078:	b480      	push	{r7}
 800b07a:	b08b      	sub	sp, #44	; 0x2c
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	60f8      	str	r0, [r7, #12]
 800b080:	60b9      	str	r1, [r7, #8]
 800b082:	4613      	mov	r3, r2
 800b084:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b08a:	2b20      	cmp	r3, #32
 800b08c:	d147      	bne.n	800b11e <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 800b08e:	68bb      	ldr	r3, [r7, #8]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d002      	beq.n	800b09a <HAL_UART_Transmit_IT+0x22>
 800b094:	88fb      	ldrh	r3, [r7, #6]
 800b096:	2b00      	cmp	r3, #0
 800b098:	d101      	bne.n	800b09e <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800b09a:	2301      	movs	r3, #1
 800b09c:	e040      	b.n	800b120 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	68ba      	ldr	r2, [r7, #8]
 800b0a2:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	88fa      	ldrh	r2, [r7, #6]
 800b0a8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	88fa      	ldrh	r2, [r7, #6]
 800b0b0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	2200      	movs	r2, #0
 800b0be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	2221      	movs	r2, #33	; 0x21
 800b0c6:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	689b      	ldr	r3, [r3, #8]
 800b0cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b0d0:	d107      	bne.n	800b0e2 <HAL_UART_Transmit_IT+0x6a>
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	691b      	ldr	r3, [r3, #16]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d103      	bne.n	800b0e2 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	4a13      	ldr	r2, [pc, #76]	; (800b12c <HAL_UART_Transmit_IT+0xb4>)
 800b0de:	66da      	str	r2, [r3, #108]	; 0x6c
 800b0e0:	e002      	b.n	800b0e8 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	4a12      	ldr	r2, [pc, #72]	; (800b130 <HAL_UART_Transmit_IT+0xb8>)
 800b0e6:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0ee:	697b      	ldr	r3, [r7, #20]
 800b0f0:	e853 3f00 	ldrex	r3, [r3]
 800b0f4:	613b      	str	r3, [r7, #16]
   return(result);
 800b0f6:	693b      	ldr	r3, [r7, #16]
 800b0f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b0fc:	627b      	str	r3, [r7, #36]	; 0x24
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	461a      	mov	r2, r3
 800b104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b106:	623b      	str	r3, [r7, #32]
 800b108:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b10a:	69f9      	ldr	r1, [r7, #28]
 800b10c:	6a3a      	ldr	r2, [r7, #32]
 800b10e:	e841 2300 	strex	r3, r2, [r1]
 800b112:	61bb      	str	r3, [r7, #24]
   return(result);
 800b114:	69bb      	ldr	r3, [r7, #24]
 800b116:	2b00      	cmp	r3, #0
 800b118:	d1e6      	bne.n	800b0e8 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 800b11a:	2300      	movs	r3, #0
 800b11c:	e000      	b.n	800b120 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800b11e:	2302      	movs	r3, #2
  }
}
 800b120:	4618      	mov	r0, r3
 800b122:	372c      	adds	r7, #44	; 0x2c
 800b124:	46bd      	mov	sp, r7
 800b126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b12a:	4770      	bx	lr
 800b12c:	0800cab7 	.word	0x0800cab7
 800b130:	0800c9ff 	.word	0x0800c9ff

0800b134 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b134:	b580      	push	{r7, lr}
 800b136:	b08a      	sub	sp, #40	; 0x28
 800b138:	af00      	add	r7, sp, #0
 800b13a:	60f8      	str	r0, [r7, #12]
 800b13c:	60b9      	str	r1, [r7, #8]
 800b13e:	4613      	mov	r3, r2
 800b140:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b148:	2b20      	cmp	r3, #32
 800b14a:	d132      	bne.n	800b1b2 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800b14c:	68bb      	ldr	r3, [r7, #8]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d002      	beq.n	800b158 <HAL_UART_Receive_IT+0x24>
 800b152:	88fb      	ldrh	r3, [r7, #6]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d101      	bne.n	800b15c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800b158:	2301      	movs	r3, #1
 800b15a:	e02b      	b.n	800b1b4 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	2200      	movs	r2, #0
 800b160:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	685b      	ldr	r3, [r3, #4]
 800b168:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d018      	beq.n	800b1a2 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b176:	697b      	ldr	r3, [r7, #20]
 800b178:	e853 3f00 	ldrex	r3, [r3]
 800b17c:	613b      	str	r3, [r7, #16]
   return(result);
 800b17e:	693b      	ldr	r3, [r7, #16]
 800b180:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b184:	627b      	str	r3, [r7, #36]	; 0x24
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	461a      	mov	r2, r3
 800b18c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b18e:	623b      	str	r3, [r7, #32]
 800b190:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b192:	69f9      	ldr	r1, [r7, #28]
 800b194:	6a3a      	ldr	r2, [r7, #32]
 800b196:	e841 2300 	strex	r3, r2, [r1]
 800b19a:	61bb      	str	r3, [r7, #24]
   return(result);
 800b19c:	69bb      	ldr	r3, [r7, #24]
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d1e6      	bne.n	800b170 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800b1a2:	88fb      	ldrh	r3, [r7, #6]
 800b1a4:	461a      	mov	r2, r3
 800b1a6:	68b9      	ldr	r1, [r7, #8]
 800b1a8:	68f8      	ldr	r0, [r7, #12]
 800b1aa:	f001 f8b1 	bl	800c310 <UART_Start_Receive_IT>
 800b1ae:	4603      	mov	r3, r0
 800b1b0:	e000      	b.n	800b1b4 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800b1b2:	2302      	movs	r3, #2
  }
}
 800b1b4:	4618      	mov	r0, r3
 800b1b6:	3728      	adds	r7, #40	; 0x28
 800b1b8:	46bd      	mov	sp, r7
 800b1ba:	bd80      	pop	{r7, pc}

0800b1bc <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b08a      	sub	sp, #40	; 0x28
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	60f8      	str	r0, [r7, #12]
 800b1c4:	60b9      	str	r1, [r7, #8]
 800b1c6:	4613      	mov	r3, r2
 800b1c8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b1ce:	2b20      	cmp	r3, #32
 800b1d0:	d165      	bne.n	800b29e <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800b1d2:	68bb      	ldr	r3, [r7, #8]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d002      	beq.n	800b1de <HAL_UART_Transmit_DMA+0x22>
 800b1d8:	88fb      	ldrh	r3, [r7, #6]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d101      	bne.n	800b1e2 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800b1de:	2301      	movs	r3, #1
 800b1e0:	e05e      	b.n	800b2a0 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	68ba      	ldr	r2, [r7, #8]
 800b1e6:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	88fa      	ldrh	r2, [r7, #6]
 800b1ec:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	88fa      	ldrh	r2, [r7, #6]
 800b1f4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	2221      	movs	r2, #33	; 0x21
 800b204:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d027      	beq.n	800b25e <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b212:	4a25      	ldr	r2, [pc, #148]	; (800b2a8 <HAL_UART_Transmit_DMA+0xec>)
 800b214:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b21a:	4a24      	ldr	r2, [pc, #144]	; (800b2ac <HAL_UART_Transmit_DMA+0xf0>)
 800b21c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b222:	4a23      	ldr	r2, [pc, #140]	; (800b2b0 <HAL_UART_Transmit_DMA+0xf4>)
 800b224:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b22a:	2200      	movs	r2, #0
 800b22c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	6f18      	ldr	r0, [r3, #112]	; 0x70
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b236:	4619      	mov	r1, r3
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	3328      	adds	r3, #40	; 0x28
 800b23e:	461a      	mov	r2, r3
 800b240:	88fb      	ldrh	r3, [r7, #6]
 800b242:	f7fa ff80 	bl	8006146 <HAL_DMA_Start_IT>
 800b246:	4603      	mov	r3, r0
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d008      	beq.n	800b25e <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	2210      	movs	r2, #16
 800b250:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	2220      	movs	r2, #32
 800b258:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 800b25a:	2301      	movs	r3, #1
 800b25c:	e020      	b.n	800b2a0 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	2240      	movs	r2, #64	; 0x40
 800b264:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	3308      	adds	r3, #8
 800b26c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b26e:	697b      	ldr	r3, [r7, #20]
 800b270:	e853 3f00 	ldrex	r3, [r3]
 800b274:	613b      	str	r3, [r7, #16]
   return(result);
 800b276:	693b      	ldr	r3, [r7, #16]
 800b278:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b27c:	627b      	str	r3, [r7, #36]	; 0x24
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	3308      	adds	r3, #8
 800b284:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b286:	623a      	str	r2, [r7, #32]
 800b288:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b28a:	69f9      	ldr	r1, [r7, #28]
 800b28c:	6a3a      	ldr	r2, [r7, #32]
 800b28e:	e841 2300 	strex	r3, r2, [r1]
 800b292:	61bb      	str	r3, [r7, #24]
   return(result);
 800b294:	69bb      	ldr	r3, [r7, #24]
 800b296:	2b00      	cmp	r3, #0
 800b298:	d1e5      	bne.n	800b266 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 800b29a:	2300      	movs	r3, #0
 800b29c:	e000      	b.n	800b2a0 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800b29e:	2302      	movs	r3, #2
  }
}
 800b2a0:	4618      	mov	r0, r3
 800b2a2:	3728      	adds	r7, #40	; 0x28
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	bd80      	pop	{r7, pc}
 800b2a8:	0800c6cd 	.word	0x0800c6cd
 800b2ac:	0800c761 	.word	0x0800c761
 800b2b0:	0800c8e1 	.word	0x0800c8e1

0800b2b4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b2b4:	b580      	push	{r7, lr}
 800b2b6:	b08a      	sub	sp, #40	; 0x28
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	60f8      	str	r0, [r7, #12]
 800b2bc:	60b9      	str	r1, [r7, #8]
 800b2be:	4613      	mov	r3, r2
 800b2c0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b2c8:	2b20      	cmp	r3, #32
 800b2ca:	d132      	bne.n	800b332 <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800b2cc:	68bb      	ldr	r3, [r7, #8]
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d002      	beq.n	800b2d8 <HAL_UART_Receive_DMA+0x24>
 800b2d2:	88fb      	ldrh	r3, [r7, #6]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d101      	bne.n	800b2dc <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800b2d8:	2301      	movs	r3, #1
 800b2da:	e02b      	b.n	800b334 <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	2200      	movs	r2, #0
 800b2e0:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	685b      	ldr	r3, [r3, #4]
 800b2e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d018      	beq.n	800b322 <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2f6:	697b      	ldr	r3, [r7, #20]
 800b2f8:	e853 3f00 	ldrex	r3, [r3]
 800b2fc:	613b      	str	r3, [r7, #16]
   return(result);
 800b2fe:	693b      	ldr	r3, [r7, #16]
 800b300:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b304:	627b      	str	r3, [r7, #36]	; 0x24
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	461a      	mov	r2, r3
 800b30c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b30e:	623b      	str	r3, [r7, #32]
 800b310:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b312:	69f9      	ldr	r1, [r7, #28]
 800b314:	6a3a      	ldr	r2, [r7, #32]
 800b316:	e841 2300 	strex	r3, r2, [r1]
 800b31a:	61bb      	str	r3, [r7, #24]
   return(result);
 800b31c:	69bb      	ldr	r3, [r7, #24]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d1e6      	bne.n	800b2f0 <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800b322:	88fb      	ldrh	r3, [r7, #6]
 800b324:	461a      	mov	r2, r3
 800b326:	68b9      	ldr	r1, [r7, #8]
 800b328:	68f8      	ldr	r0, [r7, #12]
 800b32a:	f001 f8a5 	bl	800c478 <UART_Start_Receive_DMA>
 800b32e:	4603      	mov	r3, r0
 800b330:	e000      	b.n	800b334 <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 800b332:	2302      	movs	r3, #2
  }
}
 800b334:	4618      	mov	r0, r3
 800b336:	3728      	adds	r7, #40	; 0x28
 800b338:	46bd      	mov	sp, r7
 800b33a:	bd80      	pop	{r7, pc}

0800b33c <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	b08e      	sub	sp, #56	; 0x38
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]
  /* Disable interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b34a:	6a3b      	ldr	r3, [r7, #32]
 800b34c:	e853 3f00 	ldrex	r3, [r3]
 800b350:	61fb      	str	r3, [r7, #28]
   return(result);
 800b352:	69fb      	ldr	r3, [r7, #28]
 800b354:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b358:	637b      	str	r3, [r7, #52]	; 0x34
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	461a      	mov	r2, r3
 800b360:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b362:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b364:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b366:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b368:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b36a:	e841 2300 	strex	r3, r2, [r1]
 800b36e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b372:	2b00      	cmp	r3, #0
 800b374:	d1e6      	bne.n	800b344 <HAL_UART_AbortTransmit_IT+0x8>

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	689b      	ldr	r3, [r3, #8]
 800b37c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b380:	2b80      	cmp	r3, #128	; 0x80
 800b382:	d13f      	bne.n	800b404 <HAL_UART_AbortTransmit_IT+0xc8>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	3308      	adds	r3, #8
 800b38a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	e853 3f00 	ldrex	r3, [r3]
 800b392:	60bb      	str	r3, [r7, #8]
   return(result);
 800b394:	68bb      	ldr	r3, [r7, #8]
 800b396:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b39a:	633b      	str	r3, [r7, #48]	; 0x30
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	3308      	adds	r3, #8
 800b3a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b3a4:	61ba      	str	r2, [r7, #24]
 800b3a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3a8:	6979      	ldr	r1, [r7, #20]
 800b3aa:	69ba      	ldr	r2, [r7, #24]
 800b3ac:	e841 2300 	strex	r3, r2, [r1]
 800b3b0:	613b      	str	r3, [r7, #16]
   return(result);
 800b3b2:	693b      	ldr	r3, [r7, #16]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d1e5      	bne.n	800b384 <HAL_UART_AbortTransmit_IT+0x48>

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d013      	beq.n	800b3e8 <HAL_UART_AbortTransmit_IT+0xac>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b3c4:	4a18      	ldr	r2, [pc, #96]	; (800b428 <HAL_UART_AbortTransmit_IT+0xec>)
 800b3c6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	f7fa ff52 	bl	8006276 <HAL_DMA_Abort_IT>
 800b3d2:	4603      	mov	r3, r0
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d022      	beq.n	800b41e <HAL_UART_AbortTransmit_IT+0xe2>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b3dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3de:	687a      	ldr	r2, [r7, #4]
 800b3e0:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800b3e2:	4610      	mov	r0, r2
 800b3e4:	4798      	blx	r3
 800b3e6:	e01a      	b.n	800b41e <HAL_UART_AbortTransmit_IT+0xe2>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0U;
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      /* Clear TxISR function pointers */
      huart->TxISR = NULL;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	2220      	movs	r2, #32
 800b3fa:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 800b3fc:	6878      	ldr	r0, [r7, #4]
 800b3fe:	f000 fbe1 	bl	800bbc4 <HAL_UART_AbortTransmitCpltCallback>
 800b402:	e00c      	b.n	800b41e <HAL_UART_AbortTransmit_IT+0xe2>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0U;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	2200      	movs	r2, #0
 800b408:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Clear TxISR function pointers */
    huart->TxISR = NULL;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2200      	movs	r2, #0
 800b410:	66da      	str	r2, [r3, #108]	; 0x6c


    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	2220      	movs	r2, #32
 800b416:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 800b418:	6878      	ldr	r0, [r7, #4]
 800b41a:	f000 fbd3 	bl	800bbc4 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800b41e:	2300      	movs	r3, #0
}
 800b420:	4618      	mov	r0, r3
 800b422:	3738      	adds	r7, #56	; 0x38
 800b424:	46bd      	mov	sp, r7
 800b426:	bd80      	pop	{r7, pc}
 800b428:	0800c98b 	.word	0x0800c98b

0800b42c <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b09a      	sub	sp, #104	; 0x68
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b43a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b43c:	e853 3f00 	ldrex	r3, [r3]
 800b440:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800b442:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b444:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b448:	667b      	str	r3, [r7, #100]	; 0x64
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	461a      	mov	r2, r3
 800b450:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b452:	657b      	str	r3, [r7, #84]	; 0x54
 800b454:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b456:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b458:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b45a:	e841 2300 	strex	r3, r2, [r1]
 800b45e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800b460:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b462:	2b00      	cmp	r3, #0
 800b464:	d1e6      	bne.n	800b434 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	3308      	adds	r3, #8
 800b46c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b46e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b470:	e853 3f00 	ldrex	r3, [r3]
 800b474:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b478:	f023 0301 	bic.w	r3, r3, #1
 800b47c:	663b      	str	r3, [r7, #96]	; 0x60
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	3308      	adds	r3, #8
 800b484:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b486:	643a      	str	r2, [r7, #64]	; 0x40
 800b488:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b48a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b48c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b48e:	e841 2300 	strex	r3, r2, [r1]
 800b492:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b496:	2b00      	cmp	r3, #0
 800b498:	d1e5      	bne.n	800b466 <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b49e:	2b01      	cmp	r3, #1
 800b4a0:	d118      	bne.n	800b4d4 <HAL_UART_AbortReceive_IT+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4a8:	6a3b      	ldr	r3, [r7, #32]
 800b4aa:	e853 3f00 	ldrex	r3, [r3]
 800b4ae:	61fb      	str	r3, [r7, #28]
   return(result);
 800b4b0:	69fb      	ldr	r3, [r7, #28]
 800b4b2:	f023 0310 	bic.w	r3, r3, #16
 800b4b6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	461a      	mov	r2, r3
 800b4be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b4c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b4c2:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b4c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b4c8:	e841 2300 	strex	r3, r2, [r1]
 800b4cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b4ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d1e6      	bne.n	800b4a2 <HAL_UART_AbortReceive_IT+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	689b      	ldr	r3, [r3, #8]
 800b4da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4de:	2b40      	cmp	r3, #64	; 0x40
 800b4e0:	d14f      	bne.n	800b582 <HAL_UART_AbortReceive_IT+0x156>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	3308      	adds	r3, #8
 800b4e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	e853 3f00 	ldrex	r3, [r3]
 800b4f0:	60bb      	str	r3, [r7, #8]
   return(result);
 800b4f2:	68bb      	ldr	r3, [r7, #8]
 800b4f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b4f8:	65bb      	str	r3, [r7, #88]	; 0x58
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	3308      	adds	r3, #8
 800b500:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b502:	61ba      	str	r2, [r7, #24]
 800b504:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b506:	6979      	ldr	r1, [r7, #20]
 800b508:	69ba      	ldr	r2, [r7, #24]
 800b50a:	e841 2300 	strex	r3, r2, [r1]
 800b50e:	613b      	str	r3, [r7, #16]
   return(result);
 800b510:	693b      	ldr	r3, [r7, #16]
 800b512:	2b00      	cmp	r3, #0
 800b514:	d1e5      	bne.n	800b4e2 <HAL_UART_AbortReceive_IT+0xb6>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d013      	beq.n	800b546 <HAL_UART_AbortReceive_IT+0x11a>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b522:	4a25      	ldr	r2, [pc, #148]	; (800b5b8 <HAL_UART_AbortReceive_IT+0x18c>)
 800b524:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b52a:	4618      	mov	r0, r3
 800b52c:	f7fa fea3 	bl	8006276 <HAL_DMA_Abort_IT>
 800b530:	4603      	mov	r3, r0
 800b532:	2b00      	cmp	r3, #0
 800b534:	d03a      	beq.n	800b5ac <HAL_UART_AbortReceive_IT+0x180>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b53a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b53c:	687a      	ldr	r2, [r7, #4]
 800b53e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800b540:	4610      	mov	r0, r2
 800b542:	4798      	blx	r3
 800b544:	e032      	b.n	800b5ac <HAL_UART_AbortReceive_IT+0x180>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	2200      	movs	r2, #0
 800b54a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	2200      	movs	r2, #0
 800b552:	655a      	str	r2, [r3, #84]	; 0x54

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	220f      	movs	r2, #15
 800b55a:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	699a      	ldr	r2, [r3, #24]
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	f042 0208 	orr.w	r2, r2, #8
 800b56a:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	2220      	movs	r2, #32
 800b570:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	2200      	movs	r2, #0
 800b578:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 800b57a:	6878      	ldr	r0, [r7, #4]
 800b57c:	f000 fb2c 	bl	800bbd8 <HAL_UART_AbortReceiveCpltCallback>
 800b580:	e014      	b.n	800b5ac <HAL_UART_AbortReceive_IT+0x180>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	2200      	movs	r2, #0
 800b586:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	2200      	movs	r2, #0
 800b58e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	220f      	movs	r2, #15
 800b596:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	2220      	movs	r2, #32
 800b59c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2200      	movs	r2, #0
 800b5a4:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 800b5a6:	6878      	ldr	r0, [r7, #4]
 800b5a8:	f000 fb16 	bl	800bbd8 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800b5ac:	2300      	movs	r3, #0
}
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	3768      	adds	r7, #104	; 0x68
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}
 800b5b6:	bf00      	nop
 800b5b8:	0800c9b5 	.word	0x0800c9b5

0800b5bc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b0ba      	sub	sp, #232	; 0xe8
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	69db      	ldr	r3, [r3, #28]
 800b5ca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	689b      	ldr	r3, [r3, #8]
 800b5de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b5e2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800b5e6:	f640 030f 	movw	r3, #2063	; 0x80f
 800b5ea:	4013      	ands	r3, r2
 800b5ec:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800b5f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d115      	bne.n	800b624 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800b5f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b5fc:	f003 0320 	and.w	r3, r3, #32
 800b600:	2b00      	cmp	r3, #0
 800b602:	d00f      	beq.n	800b624 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800b604:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b608:	f003 0320 	and.w	r3, r3, #32
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d009      	beq.n	800b624 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b614:	2b00      	cmp	r3, #0
 800b616:	f000 82ab 	beq.w	800bb70 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b61e:	6878      	ldr	r0, [r7, #4]
 800b620:	4798      	blx	r3
      }
      return;
 800b622:	e2a5      	b.n	800bb70 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b624:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b628:	2b00      	cmp	r3, #0
 800b62a:	f000 8117 	beq.w	800b85c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800b62e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b632:	f003 0301 	and.w	r3, r3, #1
 800b636:	2b00      	cmp	r3, #0
 800b638:	d106      	bne.n	800b648 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800b63a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800b63e:	4b85      	ldr	r3, [pc, #532]	; (800b854 <HAL_UART_IRQHandler+0x298>)
 800b640:	4013      	ands	r3, r2
 800b642:	2b00      	cmp	r3, #0
 800b644:	f000 810a 	beq.w	800b85c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b648:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b64c:	f003 0301 	and.w	r3, r3, #1
 800b650:	2b00      	cmp	r3, #0
 800b652:	d011      	beq.n	800b678 <HAL_UART_IRQHandler+0xbc>
 800b654:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b658:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d00b      	beq.n	800b678 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	2201      	movs	r2, #1
 800b666:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b66e:	f043 0201 	orr.w	r2, r3, #1
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b678:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b67c:	f003 0302 	and.w	r3, r3, #2
 800b680:	2b00      	cmp	r3, #0
 800b682:	d011      	beq.n	800b6a8 <HAL_UART_IRQHandler+0xec>
 800b684:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b688:	f003 0301 	and.w	r3, r3, #1
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d00b      	beq.n	800b6a8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	2202      	movs	r2, #2
 800b696:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b69e:	f043 0204 	orr.w	r2, r3, #4
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b6a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b6ac:	f003 0304 	and.w	r3, r3, #4
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d011      	beq.n	800b6d8 <HAL_UART_IRQHandler+0x11c>
 800b6b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b6b8:	f003 0301 	and.w	r3, r3, #1
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d00b      	beq.n	800b6d8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	2204      	movs	r2, #4
 800b6c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b6ce:	f043 0202 	orr.w	r2, r3, #2
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b6d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b6dc:	f003 0308 	and.w	r3, r3, #8
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d017      	beq.n	800b714 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800b6e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b6e8:	f003 0320 	and.w	r3, r3, #32
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d105      	bne.n	800b6fc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800b6f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b6f4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d00b      	beq.n	800b714 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	2208      	movs	r2, #8
 800b702:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b70a:	f043 0208 	orr.w	r2, r3, #8
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b714:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b718:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d012      	beq.n	800b746 <HAL_UART_IRQHandler+0x18a>
 800b720:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b724:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d00c      	beq.n	800b746 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b734:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b73c:	f043 0220 	orr.w	r2, r3, #32
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	f000 8211 	beq.w	800bb74 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800b752:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b756:	f003 0320 	and.w	r3, r3, #32
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d00d      	beq.n	800b77a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800b75e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b762:	f003 0320 	and.w	r3, r3, #32
 800b766:	2b00      	cmp	r3, #0
 800b768:	d007      	beq.n	800b77a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d003      	beq.n	800b77a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b776:	6878      	ldr	r0, [r7, #4]
 800b778:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b780:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	689b      	ldr	r3, [r3, #8]
 800b78a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b78e:	2b40      	cmp	r3, #64	; 0x40
 800b790:	d005      	beq.n	800b79e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b792:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b796:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d04f      	beq.n	800b83e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b79e:	6878      	ldr	r0, [r7, #4]
 800b7a0:	f000 ff30 	bl	800c604 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	689b      	ldr	r3, [r3, #8]
 800b7aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7ae:	2b40      	cmp	r3, #64	; 0x40
 800b7b0:	d141      	bne.n	800b836 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	3308      	adds	r3, #8
 800b7b8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b7c0:	e853 3f00 	ldrex	r3, [r3]
 800b7c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800b7c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b7cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b7d0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	3308      	adds	r3, #8
 800b7da:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800b7de:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800b7e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7e6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800b7ea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800b7ee:	e841 2300 	strex	r3, r2, [r1]
 800b7f2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800b7f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d1d9      	bne.n	800b7b2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b802:	2b00      	cmp	r3, #0
 800b804:	d013      	beq.n	800b82e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b80a:	4a13      	ldr	r2, [pc, #76]	; (800b858 <HAL_UART_IRQHandler+0x29c>)
 800b80c:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b812:	4618      	mov	r0, r3
 800b814:	f7fa fd2f 	bl	8006276 <HAL_DMA_Abort_IT>
 800b818:	4603      	mov	r3, r0
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d017      	beq.n	800b84e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b822:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b824:	687a      	ldr	r2, [r7, #4]
 800b826:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800b828:	4610      	mov	r0, r2
 800b82a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b82c:	e00f      	b.n	800b84e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b82e:	6878      	ldr	r0, [r7, #4]
 800b830:	f000 f9be 	bl	800bbb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b834:	e00b      	b.n	800b84e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b836:	6878      	ldr	r0, [r7, #4]
 800b838:	f000 f9ba 	bl	800bbb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b83c:	e007      	b.n	800b84e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b83e:	6878      	ldr	r0, [r7, #4]
 800b840:	f000 f9b6 	bl	800bbb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	2200      	movs	r2, #0
 800b848:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800b84c:	e192      	b.n	800bb74 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b84e:	bf00      	nop
    return;
 800b850:	e190      	b.n	800bb74 <HAL_UART_IRQHandler+0x5b8>
 800b852:	bf00      	nop
 800b854:	04000120 	.word	0x04000120
 800b858:	0800c95f 	.word	0x0800c95f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b860:	2b01      	cmp	r3, #1
 800b862:	f040 814b 	bne.w	800bafc <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800b866:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b86a:	f003 0310 	and.w	r3, r3, #16
 800b86e:	2b00      	cmp	r3, #0
 800b870:	f000 8144 	beq.w	800bafc <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800b874:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b878:	f003 0310 	and.w	r3, r3, #16
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	f000 813d 	beq.w	800bafc <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	2210      	movs	r2, #16
 800b888:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	689b      	ldr	r3, [r3, #8]
 800b890:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b894:	2b40      	cmp	r3, #64	; 0x40
 800b896:	f040 80b5 	bne.w	800ba04 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	685b      	ldr	r3, [r3, #4]
 800b8a2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b8a6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	f000 8164 	beq.w	800bb78 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800b8b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b8ba:	429a      	cmp	r2, r3
 800b8bc:	f080 815c 	bcs.w	800bb78 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b8c6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b8ce:	699b      	ldr	r3, [r3, #24]
 800b8d0:	2b20      	cmp	r3, #32
 800b8d2:	f000 8086 	beq.w	800b9e2 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8de:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b8e2:	e853 3f00 	ldrex	r3, [r3]
 800b8e6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800b8ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b8ee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b8f2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	461a      	mov	r2, r3
 800b8fc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b900:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b904:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b908:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800b90c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800b910:	e841 2300 	strex	r3, r2, [r1]
 800b914:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800b918:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d1da      	bne.n	800b8d6 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	3308      	adds	r3, #8
 800b926:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b928:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b92a:	e853 3f00 	ldrex	r3, [r3]
 800b92e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800b930:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b932:	f023 0301 	bic.w	r3, r3, #1
 800b936:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	3308      	adds	r3, #8
 800b940:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800b944:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800b948:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b94a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800b94c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b950:	e841 2300 	strex	r3, r2, [r1]
 800b954:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800b956:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d1e1      	bne.n	800b920 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	3308      	adds	r3, #8
 800b962:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b964:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b966:	e853 3f00 	ldrex	r3, [r3]
 800b96a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800b96c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b96e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b972:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	3308      	adds	r3, #8
 800b97c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800b980:	66fa      	str	r2, [r7, #108]	; 0x6c
 800b982:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b984:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b986:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800b988:	e841 2300 	strex	r3, r2, [r1]
 800b98c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800b98e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b990:	2b00      	cmp	r3, #0
 800b992:	d1e3      	bne.n	800b95c <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	2220      	movs	r2, #32
 800b998:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	2200      	movs	r2, #0
 800b9a0:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b9aa:	e853 3f00 	ldrex	r3, [r3]
 800b9ae:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800b9b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b9b2:	f023 0310 	bic.w	r3, r3, #16
 800b9b6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	461a      	mov	r2, r3
 800b9c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b9c4:	65bb      	str	r3, [r7, #88]	; 0x58
 800b9c6:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9c8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b9ca:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b9cc:	e841 2300 	strex	r3, r2, [r1]
 800b9d0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800b9d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d1e4      	bne.n	800b9a2 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b9dc:	4618      	mov	r0, r3
 800b9de:	f7fa fc11 	bl	8006204 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	2202      	movs	r2, #2
 800b9e6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b9f4:	b29b      	uxth	r3, r3
 800b9f6:	1ad3      	subs	r3, r2, r3
 800b9f8:	b29b      	uxth	r3, r3
 800b9fa:	4619      	mov	r1, r3
 800b9fc:	6878      	ldr	r0, [r7, #4]
 800b9fe:	f000 f8f5 	bl	800bbec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ba02:	e0b9      	b.n	800bb78 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ba10:	b29b      	uxth	r3, r3
 800ba12:	1ad3      	subs	r3, r2, r3
 800ba14:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ba1e:	b29b      	uxth	r3, r3
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	f000 80ab 	beq.w	800bb7c <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 800ba26:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	f000 80a6 	beq.w	800bb7c <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba38:	e853 3f00 	ldrex	r3, [r3]
 800ba3c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ba3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba40:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ba44:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	461a      	mov	r2, r3
 800ba4e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ba52:	647b      	str	r3, [r7, #68]	; 0x44
 800ba54:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba56:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ba58:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ba5a:	e841 2300 	strex	r3, r2, [r1]
 800ba5e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ba60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d1e4      	bne.n	800ba30 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	3308      	adds	r3, #8
 800ba6c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba70:	e853 3f00 	ldrex	r3, [r3]
 800ba74:	623b      	str	r3, [r7, #32]
   return(result);
 800ba76:	6a3b      	ldr	r3, [r7, #32]
 800ba78:	f023 0301 	bic.w	r3, r3, #1
 800ba7c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	3308      	adds	r3, #8
 800ba86:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800ba8a:	633a      	str	r2, [r7, #48]	; 0x30
 800ba8c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba8e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ba90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ba92:	e841 2300 	strex	r3, r2, [r1]
 800ba96:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ba98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d1e3      	bne.n	800ba66 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	2220      	movs	r2, #32
 800baa2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	2200      	movs	r2, #0
 800baaa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	2200      	movs	r2, #0
 800bab0:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bab8:	693b      	ldr	r3, [r7, #16]
 800baba:	e853 3f00 	ldrex	r3, [r3]
 800babe:	60fb      	str	r3, [r7, #12]
   return(result);
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	f023 0310 	bic.w	r3, r3, #16
 800bac6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	461a      	mov	r2, r3
 800bad0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800bad4:	61fb      	str	r3, [r7, #28]
 800bad6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bad8:	69b9      	ldr	r1, [r7, #24]
 800bada:	69fa      	ldr	r2, [r7, #28]
 800badc:	e841 2300 	strex	r3, r2, [r1]
 800bae0:	617b      	str	r3, [r7, #20]
   return(result);
 800bae2:	697b      	ldr	r3, [r7, #20]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d1e4      	bne.n	800bab2 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	2202      	movs	r2, #2
 800baec:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800baee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800baf2:	4619      	mov	r1, r3
 800baf4:	6878      	ldr	r0, [r7, #4]
 800baf6:	f000 f879 	bl	800bbec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800bafa:	e03f      	b.n	800bb7c <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800bafc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb00:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d00e      	beq.n	800bb26 <HAL_UART_IRQHandler+0x56a>
 800bb08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bb0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d008      	beq.n	800bb26 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800bb1c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800bb1e:	6878      	ldr	r0, [r7, #4]
 800bb20:	f001 f9fb 	bl	800cf1a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bb24:	e02d      	b.n	800bb82 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800bb26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d00e      	beq.n	800bb50 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800bb32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bb36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d008      	beq.n	800bb50 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d01c      	beq.n	800bb80 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bb4a:	6878      	ldr	r0, [r7, #4]
 800bb4c:	4798      	blx	r3
    }
    return;
 800bb4e:	e017      	b.n	800bb80 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800bb50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d012      	beq.n	800bb82 <HAL_UART_IRQHandler+0x5c6>
 800bb5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bb60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d00c      	beq.n	800bb82 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 800bb68:	6878      	ldr	r0, [r7, #4]
 800bb6a:	f001 f804 	bl	800cb76 <UART_EndTransmit_IT>
    return;
 800bb6e:	e008      	b.n	800bb82 <HAL_UART_IRQHandler+0x5c6>
      return;
 800bb70:	bf00      	nop
 800bb72:	e006      	b.n	800bb82 <HAL_UART_IRQHandler+0x5c6>
    return;
 800bb74:	bf00      	nop
 800bb76:	e004      	b.n	800bb82 <HAL_UART_IRQHandler+0x5c6>
      return;
 800bb78:	bf00      	nop
 800bb7a:	e002      	b.n	800bb82 <HAL_UART_IRQHandler+0x5c6>
      return;
 800bb7c:	bf00      	nop
 800bb7e:	e000      	b.n	800bb82 <HAL_UART_IRQHandler+0x5c6>
    return;
 800bb80:	bf00      	nop
  }

}
 800bb82:	37e8      	adds	r7, #232	; 0xe8
 800bb84:	46bd      	mov	sp, r7
 800bb86:	bd80      	pop	{r7, pc}

0800bb88 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800bb88:	b480      	push	{r7}
 800bb8a:	b083      	sub	sp, #12
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800bb90:	bf00      	nop
 800bb92:	370c      	adds	r7, #12
 800bb94:	46bd      	mov	sp, r7
 800bb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb9a:	4770      	bx	lr

0800bb9c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800bb9c:	b480      	push	{r7}
 800bb9e:	b083      	sub	sp, #12
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800bba4:	bf00      	nop
 800bba6:	370c      	adds	r7, #12
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbae:	4770      	bx	lr

0800bbb0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bbb0:	b480      	push	{r7}
 800bbb2:	b083      	sub	sp, #12
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800bbb8:	bf00      	nop
 800bbba:	370c      	adds	r7, #12
 800bbbc:	46bd      	mov	sp, r7
 800bbbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc2:	4770      	bx	lr

0800bbc4 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800bbc4:	b480      	push	{r7}
 800bbc6:	b083      	sub	sp, #12
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800bbcc:	bf00      	nop
 800bbce:	370c      	adds	r7, #12
 800bbd0:	46bd      	mov	sp, r7
 800bbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd6:	4770      	bx	lr

0800bbd8 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800bbd8:	b480      	push	{r7}
 800bbda:	b083      	sub	sp, #12
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800bbe0:	bf00      	nop
 800bbe2:	370c      	adds	r7, #12
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbea:	4770      	bx	lr

0800bbec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bbec:	b480      	push	{r7}
 800bbee:	b083      	sub	sp, #12
 800bbf0:	af00      	add	r7, sp, #0
 800bbf2:	6078      	str	r0, [r7, #4]
 800bbf4:	460b      	mov	r3, r1
 800bbf6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800bbf8:	bf00      	nop
 800bbfa:	370c      	adds	r7, #12
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc02:	4770      	bx	lr

0800bc04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bc04:	b580      	push	{r7, lr}
 800bc06:	b088      	sub	sp, #32
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	689a      	ldr	r2, [r3, #8]
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	691b      	ldr	r3, [r3, #16]
 800bc18:	431a      	orrs	r2, r3
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	695b      	ldr	r3, [r3, #20]
 800bc1e:	431a      	orrs	r2, r3
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	69db      	ldr	r3, [r3, #28]
 800bc24:	4313      	orrs	r3, r2
 800bc26:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800bc32:	f023 030c 	bic.w	r3, r3, #12
 800bc36:	687a      	ldr	r2, [r7, #4]
 800bc38:	6812      	ldr	r2, [r2, #0]
 800bc3a:	6979      	ldr	r1, [r7, #20]
 800bc3c:	430b      	orrs	r3, r1
 800bc3e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	685b      	ldr	r3, [r3, #4]
 800bc46:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	68da      	ldr	r2, [r3, #12]
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	430a      	orrs	r2, r1
 800bc54:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	699b      	ldr	r3, [r3, #24]
 800bc5a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	6a1b      	ldr	r3, [r3, #32]
 800bc60:	697a      	ldr	r2, [r7, #20]
 800bc62:	4313      	orrs	r3, r2
 800bc64:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	689b      	ldr	r3, [r3, #8]
 800bc6c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	697a      	ldr	r2, [r7, #20]
 800bc76:	430a      	orrs	r2, r1
 800bc78:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	4aa7      	ldr	r2, [pc, #668]	; (800bf1c <UART_SetConfig+0x318>)
 800bc80:	4293      	cmp	r3, r2
 800bc82:	d120      	bne.n	800bcc6 <UART_SetConfig+0xc2>
 800bc84:	4ba6      	ldr	r3, [pc, #664]	; (800bf20 <UART_SetConfig+0x31c>)
 800bc86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc88:	f003 0303 	and.w	r3, r3, #3
 800bc8c:	2b03      	cmp	r3, #3
 800bc8e:	d817      	bhi.n	800bcc0 <UART_SetConfig+0xbc>
 800bc90:	a201      	add	r2, pc, #4	; (adr r2, 800bc98 <UART_SetConfig+0x94>)
 800bc92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc96:	bf00      	nop
 800bc98:	0800bca9 	.word	0x0800bca9
 800bc9c:	0800bcb5 	.word	0x0800bcb5
 800bca0:	0800bcbb 	.word	0x0800bcbb
 800bca4:	0800bcaf 	.word	0x0800bcaf
 800bca8:	2301      	movs	r3, #1
 800bcaa:	77fb      	strb	r3, [r7, #31]
 800bcac:	e0b5      	b.n	800be1a <UART_SetConfig+0x216>
 800bcae:	2302      	movs	r3, #2
 800bcb0:	77fb      	strb	r3, [r7, #31]
 800bcb2:	e0b2      	b.n	800be1a <UART_SetConfig+0x216>
 800bcb4:	2304      	movs	r3, #4
 800bcb6:	77fb      	strb	r3, [r7, #31]
 800bcb8:	e0af      	b.n	800be1a <UART_SetConfig+0x216>
 800bcba:	2308      	movs	r3, #8
 800bcbc:	77fb      	strb	r3, [r7, #31]
 800bcbe:	e0ac      	b.n	800be1a <UART_SetConfig+0x216>
 800bcc0:	2310      	movs	r3, #16
 800bcc2:	77fb      	strb	r3, [r7, #31]
 800bcc4:	e0a9      	b.n	800be1a <UART_SetConfig+0x216>
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	4a96      	ldr	r2, [pc, #600]	; (800bf24 <UART_SetConfig+0x320>)
 800bccc:	4293      	cmp	r3, r2
 800bcce:	d124      	bne.n	800bd1a <UART_SetConfig+0x116>
 800bcd0:	4b93      	ldr	r3, [pc, #588]	; (800bf20 <UART_SetConfig+0x31c>)
 800bcd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcd4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800bcd8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800bcdc:	d011      	beq.n	800bd02 <UART_SetConfig+0xfe>
 800bcde:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800bce2:	d817      	bhi.n	800bd14 <UART_SetConfig+0x110>
 800bce4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bce8:	d011      	beq.n	800bd0e <UART_SetConfig+0x10a>
 800bcea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bcee:	d811      	bhi.n	800bd14 <UART_SetConfig+0x110>
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d003      	beq.n	800bcfc <UART_SetConfig+0xf8>
 800bcf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bcf8:	d006      	beq.n	800bd08 <UART_SetConfig+0x104>
 800bcfa:	e00b      	b.n	800bd14 <UART_SetConfig+0x110>
 800bcfc:	2300      	movs	r3, #0
 800bcfe:	77fb      	strb	r3, [r7, #31]
 800bd00:	e08b      	b.n	800be1a <UART_SetConfig+0x216>
 800bd02:	2302      	movs	r3, #2
 800bd04:	77fb      	strb	r3, [r7, #31]
 800bd06:	e088      	b.n	800be1a <UART_SetConfig+0x216>
 800bd08:	2304      	movs	r3, #4
 800bd0a:	77fb      	strb	r3, [r7, #31]
 800bd0c:	e085      	b.n	800be1a <UART_SetConfig+0x216>
 800bd0e:	2308      	movs	r3, #8
 800bd10:	77fb      	strb	r3, [r7, #31]
 800bd12:	e082      	b.n	800be1a <UART_SetConfig+0x216>
 800bd14:	2310      	movs	r3, #16
 800bd16:	77fb      	strb	r3, [r7, #31]
 800bd18:	e07f      	b.n	800be1a <UART_SetConfig+0x216>
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	4a82      	ldr	r2, [pc, #520]	; (800bf28 <UART_SetConfig+0x324>)
 800bd20:	4293      	cmp	r3, r2
 800bd22:	d124      	bne.n	800bd6e <UART_SetConfig+0x16a>
 800bd24:	4b7e      	ldr	r3, [pc, #504]	; (800bf20 <UART_SetConfig+0x31c>)
 800bd26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd28:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800bd2c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800bd30:	d011      	beq.n	800bd56 <UART_SetConfig+0x152>
 800bd32:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800bd36:	d817      	bhi.n	800bd68 <UART_SetConfig+0x164>
 800bd38:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800bd3c:	d011      	beq.n	800bd62 <UART_SetConfig+0x15e>
 800bd3e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800bd42:	d811      	bhi.n	800bd68 <UART_SetConfig+0x164>
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d003      	beq.n	800bd50 <UART_SetConfig+0x14c>
 800bd48:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800bd4c:	d006      	beq.n	800bd5c <UART_SetConfig+0x158>
 800bd4e:	e00b      	b.n	800bd68 <UART_SetConfig+0x164>
 800bd50:	2300      	movs	r3, #0
 800bd52:	77fb      	strb	r3, [r7, #31]
 800bd54:	e061      	b.n	800be1a <UART_SetConfig+0x216>
 800bd56:	2302      	movs	r3, #2
 800bd58:	77fb      	strb	r3, [r7, #31]
 800bd5a:	e05e      	b.n	800be1a <UART_SetConfig+0x216>
 800bd5c:	2304      	movs	r3, #4
 800bd5e:	77fb      	strb	r3, [r7, #31]
 800bd60:	e05b      	b.n	800be1a <UART_SetConfig+0x216>
 800bd62:	2308      	movs	r3, #8
 800bd64:	77fb      	strb	r3, [r7, #31]
 800bd66:	e058      	b.n	800be1a <UART_SetConfig+0x216>
 800bd68:	2310      	movs	r3, #16
 800bd6a:	77fb      	strb	r3, [r7, #31]
 800bd6c:	e055      	b.n	800be1a <UART_SetConfig+0x216>
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	4a6e      	ldr	r2, [pc, #440]	; (800bf2c <UART_SetConfig+0x328>)
 800bd74:	4293      	cmp	r3, r2
 800bd76:	d124      	bne.n	800bdc2 <UART_SetConfig+0x1be>
 800bd78:	4b69      	ldr	r3, [pc, #420]	; (800bf20 <UART_SetConfig+0x31c>)
 800bd7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd7c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800bd80:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800bd84:	d011      	beq.n	800bdaa <UART_SetConfig+0x1a6>
 800bd86:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800bd8a:	d817      	bhi.n	800bdbc <UART_SetConfig+0x1b8>
 800bd8c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bd90:	d011      	beq.n	800bdb6 <UART_SetConfig+0x1b2>
 800bd92:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bd96:	d811      	bhi.n	800bdbc <UART_SetConfig+0x1b8>
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d003      	beq.n	800bda4 <UART_SetConfig+0x1a0>
 800bd9c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bda0:	d006      	beq.n	800bdb0 <UART_SetConfig+0x1ac>
 800bda2:	e00b      	b.n	800bdbc <UART_SetConfig+0x1b8>
 800bda4:	2300      	movs	r3, #0
 800bda6:	77fb      	strb	r3, [r7, #31]
 800bda8:	e037      	b.n	800be1a <UART_SetConfig+0x216>
 800bdaa:	2302      	movs	r3, #2
 800bdac:	77fb      	strb	r3, [r7, #31]
 800bdae:	e034      	b.n	800be1a <UART_SetConfig+0x216>
 800bdb0:	2304      	movs	r3, #4
 800bdb2:	77fb      	strb	r3, [r7, #31]
 800bdb4:	e031      	b.n	800be1a <UART_SetConfig+0x216>
 800bdb6:	2308      	movs	r3, #8
 800bdb8:	77fb      	strb	r3, [r7, #31]
 800bdba:	e02e      	b.n	800be1a <UART_SetConfig+0x216>
 800bdbc:	2310      	movs	r3, #16
 800bdbe:	77fb      	strb	r3, [r7, #31]
 800bdc0:	e02b      	b.n	800be1a <UART_SetConfig+0x216>
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	4a5a      	ldr	r2, [pc, #360]	; (800bf30 <UART_SetConfig+0x32c>)
 800bdc8:	4293      	cmp	r3, r2
 800bdca:	d124      	bne.n	800be16 <UART_SetConfig+0x212>
 800bdcc:	4b54      	ldr	r3, [pc, #336]	; (800bf20 <UART_SetConfig+0x31c>)
 800bdce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bdd0:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800bdd4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800bdd8:	d011      	beq.n	800bdfe <UART_SetConfig+0x1fa>
 800bdda:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800bdde:	d817      	bhi.n	800be10 <UART_SetConfig+0x20c>
 800bde0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800bde4:	d011      	beq.n	800be0a <UART_SetConfig+0x206>
 800bde6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800bdea:	d811      	bhi.n	800be10 <UART_SetConfig+0x20c>
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d003      	beq.n	800bdf8 <UART_SetConfig+0x1f4>
 800bdf0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bdf4:	d006      	beq.n	800be04 <UART_SetConfig+0x200>
 800bdf6:	e00b      	b.n	800be10 <UART_SetConfig+0x20c>
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	77fb      	strb	r3, [r7, #31]
 800bdfc:	e00d      	b.n	800be1a <UART_SetConfig+0x216>
 800bdfe:	2302      	movs	r3, #2
 800be00:	77fb      	strb	r3, [r7, #31]
 800be02:	e00a      	b.n	800be1a <UART_SetConfig+0x216>
 800be04:	2304      	movs	r3, #4
 800be06:	77fb      	strb	r3, [r7, #31]
 800be08:	e007      	b.n	800be1a <UART_SetConfig+0x216>
 800be0a:	2308      	movs	r3, #8
 800be0c:	77fb      	strb	r3, [r7, #31]
 800be0e:	e004      	b.n	800be1a <UART_SetConfig+0x216>
 800be10:	2310      	movs	r3, #16
 800be12:	77fb      	strb	r3, [r7, #31]
 800be14:	e001      	b.n	800be1a <UART_SetConfig+0x216>
 800be16:	2310      	movs	r3, #16
 800be18:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	69db      	ldr	r3, [r3, #28]
 800be1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800be22:	d15b      	bne.n	800bedc <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 800be24:	7ffb      	ldrb	r3, [r7, #31]
 800be26:	2b08      	cmp	r3, #8
 800be28:	d827      	bhi.n	800be7a <UART_SetConfig+0x276>
 800be2a:	a201      	add	r2, pc, #4	; (adr r2, 800be30 <UART_SetConfig+0x22c>)
 800be2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be30:	0800be55 	.word	0x0800be55
 800be34:	0800be5d 	.word	0x0800be5d
 800be38:	0800be65 	.word	0x0800be65
 800be3c:	0800be7b 	.word	0x0800be7b
 800be40:	0800be6b 	.word	0x0800be6b
 800be44:	0800be7b 	.word	0x0800be7b
 800be48:	0800be7b 	.word	0x0800be7b
 800be4c:	0800be7b 	.word	0x0800be7b
 800be50:	0800be73 	.word	0x0800be73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800be54:	f7fe fb64 	bl	800a520 <HAL_RCC_GetPCLK1Freq>
 800be58:	61b8      	str	r0, [r7, #24]
        break;
 800be5a:	e013      	b.n	800be84 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800be5c:	f7fe fb82 	bl	800a564 <HAL_RCC_GetPCLK2Freq>
 800be60:	61b8      	str	r0, [r7, #24]
        break;
 800be62:	e00f      	b.n	800be84 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800be64:	4b33      	ldr	r3, [pc, #204]	; (800bf34 <UART_SetConfig+0x330>)
 800be66:	61bb      	str	r3, [r7, #24]
        break;
 800be68:	e00c      	b.n	800be84 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800be6a:	f7fe fae1 	bl	800a430 <HAL_RCC_GetSysClockFreq>
 800be6e:	61b8      	str	r0, [r7, #24]
        break;
 800be70:	e008      	b.n	800be84 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800be72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800be76:	61bb      	str	r3, [r7, #24]
        break;
 800be78:	e004      	b.n	800be84 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 800be7a:	2300      	movs	r3, #0
 800be7c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800be7e:	2301      	movs	r3, #1
 800be80:	77bb      	strb	r3, [r7, #30]
        break;
 800be82:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800be84:	69bb      	ldr	r3, [r7, #24]
 800be86:	2b00      	cmp	r3, #0
 800be88:	f000 8082 	beq.w	800bf90 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800be8c:	69bb      	ldr	r3, [r7, #24]
 800be8e:	005a      	lsls	r2, r3, #1
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	685b      	ldr	r3, [r3, #4]
 800be94:	085b      	lsrs	r3, r3, #1
 800be96:	441a      	add	r2, r3
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	685b      	ldr	r3, [r3, #4]
 800be9c:	fbb2 f3f3 	udiv	r3, r2, r3
 800bea0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bea2:	693b      	ldr	r3, [r7, #16]
 800bea4:	2b0f      	cmp	r3, #15
 800bea6:	d916      	bls.n	800bed6 <UART_SetConfig+0x2d2>
 800bea8:	693b      	ldr	r3, [r7, #16]
 800beaa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800beae:	d212      	bcs.n	800bed6 <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800beb0:	693b      	ldr	r3, [r7, #16]
 800beb2:	b29b      	uxth	r3, r3
 800beb4:	f023 030f 	bic.w	r3, r3, #15
 800beb8:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800beba:	693b      	ldr	r3, [r7, #16]
 800bebc:	085b      	lsrs	r3, r3, #1
 800bebe:	b29b      	uxth	r3, r3
 800bec0:	f003 0307 	and.w	r3, r3, #7
 800bec4:	b29a      	uxth	r2, r3
 800bec6:	89fb      	ldrh	r3, [r7, #14]
 800bec8:	4313      	orrs	r3, r2
 800beca:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	89fa      	ldrh	r2, [r7, #14]
 800bed2:	60da      	str	r2, [r3, #12]
 800bed4:	e05c      	b.n	800bf90 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800bed6:	2301      	movs	r3, #1
 800bed8:	77bb      	strb	r3, [r7, #30]
 800beda:	e059      	b.n	800bf90 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bedc:	7ffb      	ldrb	r3, [r7, #31]
 800bede:	2b08      	cmp	r3, #8
 800bee0:	d835      	bhi.n	800bf4e <UART_SetConfig+0x34a>
 800bee2:	a201      	add	r2, pc, #4	; (adr r2, 800bee8 <UART_SetConfig+0x2e4>)
 800bee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bee8:	0800bf0d 	.word	0x0800bf0d
 800beec:	0800bf15 	.word	0x0800bf15
 800bef0:	0800bf39 	.word	0x0800bf39
 800bef4:	0800bf4f 	.word	0x0800bf4f
 800bef8:	0800bf3f 	.word	0x0800bf3f
 800befc:	0800bf4f 	.word	0x0800bf4f
 800bf00:	0800bf4f 	.word	0x0800bf4f
 800bf04:	0800bf4f 	.word	0x0800bf4f
 800bf08:	0800bf47 	.word	0x0800bf47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bf0c:	f7fe fb08 	bl	800a520 <HAL_RCC_GetPCLK1Freq>
 800bf10:	61b8      	str	r0, [r7, #24]
        break;
 800bf12:	e021      	b.n	800bf58 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bf14:	f7fe fb26 	bl	800a564 <HAL_RCC_GetPCLK2Freq>
 800bf18:	61b8      	str	r0, [r7, #24]
        break;
 800bf1a:	e01d      	b.n	800bf58 <UART_SetConfig+0x354>
 800bf1c:	40013800 	.word	0x40013800
 800bf20:	40021000 	.word	0x40021000
 800bf24:	40004400 	.word	0x40004400
 800bf28:	40004800 	.word	0x40004800
 800bf2c:	40004c00 	.word	0x40004c00
 800bf30:	40005000 	.word	0x40005000
 800bf34:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bf38:	4b1b      	ldr	r3, [pc, #108]	; (800bfa8 <UART_SetConfig+0x3a4>)
 800bf3a:	61bb      	str	r3, [r7, #24]
        break;
 800bf3c:	e00c      	b.n	800bf58 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bf3e:	f7fe fa77 	bl	800a430 <HAL_RCC_GetSysClockFreq>
 800bf42:	61b8      	str	r0, [r7, #24]
        break;
 800bf44:	e008      	b.n	800bf58 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bf46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bf4a:	61bb      	str	r3, [r7, #24]
        break;
 800bf4c:	e004      	b.n	800bf58 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800bf4e:	2300      	movs	r3, #0
 800bf50:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800bf52:	2301      	movs	r3, #1
 800bf54:	77bb      	strb	r3, [r7, #30]
        break;
 800bf56:	bf00      	nop
    }

    if (pclk != 0U)
 800bf58:	69bb      	ldr	r3, [r7, #24]
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d018      	beq.n	800bf90 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	685b      	ldr	r3, [r3, #4]
 800bf62:	085a      	lsrs	r2, r3, #1
 800bf64:	69bb      	ldr	r3, [r7, #24]
 800bf66:	441a      	add	r2, r3
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	685b      	ldr	r3, [r3, #4]
 800bf6c:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf70:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bf72:	693b      	ldr	r3, [r7, #16]
 800bf74:	2b0f      	cmp	r3, #15
 800bf76:	d909      	bls.n	800bf8c <UART_SetConfig+0x388>
 800bf78:	693b      	ldr	r3, [r7, #16]
 800bf7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bf7e:	d205      	bcs.n	800bf8c <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bf80:	693b      	ldr	r3, [r7, #16]
 800bf82:	b29a      	uxth	r2, r3
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	60da      	str	r2, [r3, #12]
 800bf8a:	e001      	b.n	800bf90 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800bf8c:	2301      	movs	r3, #1
 800bf8e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	2200      	movs	r2, #0
 800bf94:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	2200      	movs	r2, #0
 800bf9a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800bf9c:	7fbb      	ldrb	r3, [r7, #30]
}
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	3720      	adds	r7, #32
 800bfa2:	46bd      	mov	sp, r7
 800bfa4:	bd80      	pop	{r7, pc}
 800bfa6:	bf00      	nop
 800bfa8:	007a1200 	.word	0x007a1200

0800bfac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bfac:	b480      	push	{r7}
 800bfae:	b083      	sub	sp, #12
 800bfb0:	af00      	add	r7, sp, #0
 800bfb2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfb8:	f003 0301 	and.w	r3, r3, #1
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d00a      	beq.n	800bfd6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	685b      	ldr	r3, [r3, #4]
 800bfc6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	430a      	orrs	r2, r1
 800bfd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfda:	f003 0302 	and.w	r3, r3, #2
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d00a      	beq.n	800bff8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	685b      	ldr	r3, [r3, #4]
 800bfe8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	430a      	orrs	r2, r1
 800bff6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bffc:	f003 0304 	and.w	r3, r3, #4
 800c000:	2b00      	cmp	r3, #0
 800c002:	d00a      	beq.n	800c01a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	685b      	ldr	r3, [r3, #4]
 800c00a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	430a      	orrs	r2, r1
 800c018:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c01e:	f003 0308 	and.w	r3, r3, #8
 800c022:	2b00      	cmp	r3, #0
 800c024:	d00a      	beq.n	800c03c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	685b      	ldr	r3, [r3, #4]
 800c02c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	430a      	orrs	r2, r1
 800c03a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c040:	f003 0310 	and.w	r3, r3, #16
 800c044:	2b00      	cmp	r3, #0
 800c046:	d00a      	beq.n	800c05e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	689b      	ldr	r3, [r3, #8]
 800c04e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	430a      	orrs	r2, r1
 800c05c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c062:	f003 0320 	and.w	r3, r3, #32
 800c066:	2b00      	cmp	r3, #0
 800c068:	d00a      	beq.n	800c080 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	689b      	ldr	r3, [r3, #8]
 800c070:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	430a      	orrs	r2, r1
 800c07e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c084:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d01a      	beq.n	800c0c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	685b      	ldr	r3, [r3, #4]
 800c092:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	430a      	orrs	r2, r1
 800c0a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c0aa:	d10a      	bne.n	800c0c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	685b      	ldr	r3, [r3, #4]
 800c0b2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	430a      	orrs	r2, r1
 800c0c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d00a      	beq.n	800c0e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	685b      	ldr	r3, [r3, #4]
 800c0d4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	430a      	orrs	r2, r1
 800c0e2:	605a      	str	r2, [r3, #4]
  }
}
 800c0e4:	bf00      	nop
 800c0e6:	370c      	adds	r7, #12
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ee:	4770      	bx	lr

0800c0f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	b098      	sub	sp, #96	; 0x60
 800c0f4:	af02      	add	r7, sp, #8
 800c0f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c100:	f7f9 fe96 	bl	8005e30 <HAL_GetTick>
 800c104:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	f003 0308 	and.w	r3, r3, #8
 800c110:	2b08      	cmp	r3, #8
 800c112:	d12e      	bne.n	800c172 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c114:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c118:	9300      	str	r3, [sp, #0]
 800c11a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c11c:	2200      	movs	r2, #0
 800c11e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c122:	6878      	ldr	r0, [r7, #4]
 800c124:	f000 f88c 	bl	800c240 <UART_WaitOnFlagUntilTimeout>
 800c128:	4603      	mov	r3, r0
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d021      	beq.n	800c172 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c136:	e853 3f00 	ldrex	r3, [r3]
 800c13a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800c13c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c13e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c142:	653b      	str	r3, [r7, #80]	; 0x50
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	461a      	mov	r2, r3
 800c14a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c14c:	647b      	str	r3, [r7, #68]	; 0x44
 800c14e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c150:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c152:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c154:	e841 2300 	strex	r3, r2, [r1]
 800c158:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c15a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d1e6      	bne.n	800c12e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	2220      	movs	r2, #32
 800c164:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	2200      	movs	r2, #0
 800c16a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c16e:	2303      	movs	r3, #3
 800c170:	e062      	b.n	800c238 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	f003 0304 	and.w	r3, r3, #4
 800c17c:	2b04      	cmp	r3, #4
 800c17e:	d149      	bne.n	800c214 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c180:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c184:	9300      	str	r3, [sp, #0]
 800c186:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c188:	2200      	movs	r2, #0
 800c18a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c18e:	6878      	ldr	r0, [r7, #4]
 800c190:	f000 f856 	bl	800c240 <UART_WaitOnFlagUntilTimeout>
 800c194:	4603      	mov	r3, r0
 800c196:	2b00      	cmp	r3, #0
 800c198:	d03c      	beq.n	800c214 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1a2:	e853 3f00 	ldrex	r3, [r3]
 800c1a6:	623b      	str	r3, [r7, #32]
   return(result);
 800c1a8:	6a3b      	ldr	r3, [r7, #32]
 800c1aa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c1ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	461a      	mov	r2, r3
 800c1b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c1b8:	633b      	str	r3, [r7, #48]	; 0x30
 800c1ba:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1bc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c1be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c1c0:	e841 2300 	strex	r3, r2, [r1]
 800c1c4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c1c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d1e6      	bne.n	800c19a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	3308      	adds	r3, #8
 800c1d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1d4:	693b      	ldr	r3, [r7, #16]
 800c1d6:	e853 3f00 	ldrex	r3, [r3]
 800c1da:	60fb      	str	r3, [r7, #12]
   return(result);
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	f023 0301 	bic.w	r3, r3, #1
 800c1e2:	64bb      	str	r3, [r7, #72]	; 0x48
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	3308      	adds	r3, #8
 800c1ea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c1ec:	61fa      	str	r2, [r7, #28]
 800c1ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1f0:	69b9      	ldr	r1, [r7, #24]
 800c1f2:	69fa      	ldr	r2, [r7, #28]
 800c1f4:	e841 2300 	strex	r3, r2, [r1]
 800c1f8:	617b      	str	r3, [r7, #20]
   return(result);
 800c1fa:	697b      	ldr	r3, [r7, #20]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d1e5      	bne.n	800c1cc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	2220      	movs	r2, #32
 800c204:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	2200      	movs	r2, #0
 800c20c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c210:	2303      	movs	r3, #3
 800c212:	e011      	b.n	800c238 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	2220      	movs	r2, #32
 800c218:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	2220      	movs	r2, #32
 800c21e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	2200      	movs	r2, #0
 800c226:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	2200      	movs	r2, #0
 800c22c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	2200      	movs	r2, #0
 800c232:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800c236:	2300      	movs	r3, #0
}
 800c238:	4618      	mov	r0, r3
 800c23a:	3758      	adds	r7, #88	; 0x58
 800c23c:	46bd      	mov	sp, r7
 800c23e:	bd80      	pop	{r7, pc}

0800c240 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c240:	b580      	push	{r7, lr}
 800c242:	b084      	sub	sp, #16
 800c244:	af00      	add	r7, sp, #0
 800c246:	60f8      	str	r0, [r7, #12]
 800c248:	60b9      	str	r1, [r7, #8]
 800c24a:	603b      	str	r3, [r7, #0]
 800c24c:	4613      	mov	r3, r2
 800c24e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c250:	e049      	b.n	800c2e6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c252:	69bb      	ldr	r3, [r7, #24]
 800c254:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c258:	d045      	beq.n	800c2e6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c25a:	f7f9 fde9 	bl	8005e30 <HAL_GetTick>
 800c25e:	4602      	mov	r2, r0
 800c260:	683b      	ldr	r3, [r7, #0]
 800c262:	1ad3      	subs	r3, r2, r3
 800c264:	69ba      	ldr	r2, [r7, #24]
 800c266:	429a      	cmp	r2, r3
 800c268:	d302      	bcc.n	800c270 <UART_WaitOnFlagUntilTimeout+0x30>
 800c26a:	69bb      	ldr	r3, [r7, #24]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d101      	bne.n	800c274 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c270:	2303      	movs	r3, #3
 800c272:	e048      	b.n	800c306 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	f003 0304 	and.w	r3, r3, #4
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d031      	beq.n	800c2e6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	69db      	ldr	r3, [r3, #28]
 800c288:	f003 0308 	and.w	r3, r3, #8
 800c28c:	2b08      	cmp	r3, #8
 800c28e:	d110      	bne.n	800c2b2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	2208      	movs	r2, #8
 800c296:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800c298:	68f8      	ldr	r0, [r7, #12]
 800c29a:	f000 f9b3 	bl	800c604 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	2208      	movs	r2, #8
 800c2a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	2200      	movs	r2, #0
 800c2aa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 800c2ae:	2301      	movs	r3, #1
 800c2b0:	e029      	b.n	800c306 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	69db      	ldr	r3, [r3, #28]
 800c2b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c2bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c2c0:	d111      	bne.n	800c2e6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c2ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c2cc:	68f8      	ldr	r0, [r7, #12]
 800c2ce:	f000 f999 	bl	800c604 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	2220      	movs	r2, #32
 800c2d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	2200      	movs	r2, #0
 800c2de:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800c2e2:	2303      	movs	r3, #3
 800c2e4:	e00f      	b.n	800c306 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	69da      	ldr	r2, [r3, #28]
 800c2ec:	68bb      	ldr	r3, [r7, #8]
 800c2ee:	4013      	ands	r3, r2
 800c2f0:	68ba      	ldr	r2, [r7, #8]
 800c2f2:	429a      	cmp	r2, r3
 800c2f4:	bf0c      	ite	eq
 800c2f6:	2301      	moveq	r3, #1
 800c2f8:	2300      	movne	r3, #0
 800c2fa:	b2db      	uxtb	r3, r3
 800c2fc:	461a      	mov	r2, r3
 800c2fe:	79fb      	ldrb	r3, [r7, #7]
 800c300:	429a      	cmp	r2, r3
 800c302:	d0a6      	beq.n	800c252 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c304:	2300      	movs	r3, #0
}
 800c306:	4618      	mov	r0, r3
 800c308:	3710      	adds	r7, #16
 800c30a:	46bd      	mov	sp, r7
 800c30c:	bd80      	pop	{r7, pc}
	...

0800c310 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c310:	b480      	push	{r7}
 800c312:	b097      	sub	sp, #92	; 0x5c
 800c314:	af00      	add	r7, sp, #0
 800c316:	60f8      	str	r0, [r7, #12]
 800c318:	60b9      	str	r1, [r7, #8]
 800c31a:	4613      	mov	r3, r2
 800c31c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	68ba      	ldr	r2, [r7, #8]
 800c322:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	88fa      	ldrh	r2, [r7, #6]
 800c328:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	88fa      	ldrh	r2, [r7, #6]
 800c330:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	2200      	movs	r2, #0
 800c338:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	689b      	ldr	r3, [r3, #8]
 800c33e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c342:	d10e      	bne.n	800c362 <UART_Start_Receive_IT+0x52>
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	691b      	ldr	r3, [r3, #16]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d105      	bne.n	800c358 <UART_Start_Receive_IT+0x48>
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	f240 12ff 	movw	r2, #511	; 0x1ff
 800c352:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c356:	e01a      	b.n	800c38e <UART_Start_Receive_IT+0x7e>
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	22ff      	movs	r2, #255	; 0xff
 800c35c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c360:	e015      	b.n	800c38e <UART_Start_Receive_IT+0x7e>
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	689b      	ldr	r3, [r3, #8]
 800c366:	2b00      	cmp	r3, #0
 800c368:	d10d      	bne.n	800c386 <UART_Start_Receive_IT+0x76>
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	691b      	ldr	r3, [r3, #16]
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d104      	bne.n	800c37c <UART_Start_Receive_IT+0x6c>
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	22ff      	movs	r2, #255	; 0xff
 800c376:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c37a:	e008      	b.n	800c38e <UART_Start_Receive_IT+0x7e>
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	227f      	movs	r2, #127	; 0x7f
 800c380:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c384:	e003      	b.n	800c38e <UART_Start_Receive_IT+0x7e>
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	2200      	movs	r2, #0
 800c38a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	2200      	movs	r2, #0
 800c392:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	2222      	movs	r2, #34	; 0x22
 800c39a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	3308      	adds	r3, #8
 800c3a4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c3a8:	e853 3f00 	ldrex	r3, [r3]
 800c3ac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c3ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3b0:	f043 0301 	orr.w	r3, r3, #1
 800c3b4:	657b      	str	r3, [r7, #84]	; 0x54
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	3308      	adds	r3, #8
 800c3bc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c3be:	64ba      	str	r2, [r7, #72]	; 0x48
 800c3c0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3c2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c3c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c3c6:	e841 2300 	strex	r3, r2, [r1]
 800c3ca:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800c3cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d1e5      	bne.n	800c39e <UART_Start_Receive_IT+0x8e>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	689b      	ldr	r3, [r3, #8]
 800c3d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c3da:	d107      	bne.n	800c3ec <UART_Start_Receive_IT+0xdc>
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	691b      	ldr	r3, [r3, #16]
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d103      	bne.n	800c3ec <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	4a22      	ldr	r2, [pc, #136]	; (800c470 <UART_Start_Receive_IT+0x160>)
 800c3e8:	669a      	str	r2, [r3, #104]	; 0x68
 800c3ea:	e002      	b.n	800c3f2 <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	4a21      	ldr	r2, [pc, #132]	; (800c474 <UART_Start_Receive_IT+0x164>)
 800c3f0:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	691b      	ldr	r3, [r3, #16]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d019      	beq.n	800c42e <UART_Start_Receive_IT+0x11e>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c400:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c402:	e853 3f00 	ldrex	r3, [r3]
 800c406:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c40a:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800c40e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	461a      	mov	r2, r3
 800c416:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c418:	637b      	str	r3, [r7, #52]	; 0x34
 800c41a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c41c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c41e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c420:	e841 2300 	strex	r3, r2, [r1]
 800c424:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800c426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d1e6      	bne.n	800c3fa <UART_Start_Receive_IT+0xea>
 800c42c:	e018      	b.n	800c460 <UART_Start_Receive_IT+0x150>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c434:	697b      	ldr	r3, [r7, #20]
 800c436:	e853 3f00 	ldrex	r3, [r3]
 800c43a:	613b      	str	r3, [r7, #16]
   return(result);
 800c43c:	693b      	ldr	r3, [r7, #16]
 800c43e:	f043 0320 	orr.w	r3, r3, #32
 800c442:	653b      	str	r3, [r7, #80]	; 0x50
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	461a      	mov	r2, r3
 800c44a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c44c:	623b      	str	r3, [r7, #32]
 800c44e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c450:	69f9      	ldr	r1, [r7, #28]
 800c452:	6a3a      	ldr	r2, [r7, #32]
 800c454:	e841 2300 	strex	r3, r2, [r1]
 800c458:	61bb      	str	r3, [r7, #24]
   return(result);
 800c45a:	69bb      	ldr	r3, [r7, #24]
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d1e6      	bne.n	800c42e <UART_Start_Receive_IT+0x11e>
  }
  return HAL_OK;
 800c460:	2300      	movs	r3, #0
}
 800c462:	4618      	mov	r0, r3
 800c464:	375c      	adds	r7, #92	; 0x5c
 800c466:	46bd      	mov	sp, r7
 800c468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c46c:	4770      	bx	lr
 800c46e:	bf00      	nop
 800c470:	0800cd73 	.word	0x0800cd73
 800c474:	0800cbcb 	.word	0x0800cbcb

0800c478 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c478:	b580      	push	{r7, lr}
 800c47a:	b096      	sub	sp, #88	; 0x58
 800c47c:	af00      	add	r7, sp, #0
 800c47e:	60f8      	str	r0, [r7, #12]
 800c480:	60b9      	str	r1, [r7, #8]
 800c482:	4613      	mov	r3, r2
 800c484:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	68ba      	ldr	r2, [r7, #8]
 800c48a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	88fa      	ldrh	r2, [r7, #6]
 800c490:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	2200      	movs	r2, #0
 800c498:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	2222      	movs	r2, #34	; 0x22
 800c4a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  if (huart->hdmarx != NULL)
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d028      	beq.n	800c4fe <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c4b0:	4a3e      	ldr	r2, [pc, #248]	; (800c5ac <UART_Start_Receive_DMA+0x134>)
 800c4b2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c4b8:	4a3d      	ldr	r2, [pc, #244]	; (800c5b0 <UART_Start_Receive_DMA+0x138>)
 800c4ba:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c4c0:	4a3c      	ldr	r2, [pc, #240]	; (800c5b4 <UART_Start_Receive_DMA+0x13c>)
 800c4c2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c4c8:	2200      	movs	r2, #0
 800c4ca:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	6f58      	ldr	r0, [r3, #116]	; 0x74
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	3324      	adds	r3, #36	; 0x24
 800c4d6:	4619      	mov	r1, r3
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c4dc:	461a      	mov	r2, r3
 800c4de:	88fb      	ldrh	r3, [r7, #6]
 800c4e0:	f7f9 fe31 	bl	8006146 <HAL_DMA_Start_IT>
 800c4e4:	4603      	mov	r3, r0
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d009      	beq.n	800c4fe <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	2210      	movs	r2, #16
 800c4ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	2220      	movs	r2, #32
 800c4f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      return HAL_ERROR;
 800c4fa:	2301      	movs	r3, #1
 800c4fc:	e051      	b.n	800c5a2 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	691b      	ldr	r3, [r3, #16]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d018      	beq.n	800c538 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c50c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c50e:	e853 3f00 	ldrex	r3, [r3]
 800c512:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c516:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c51a:	657b      	str	r3, [r7, #84]	; 0x54
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	461a      	mov	r2, r3
 800c522:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c524:	64bb      	str	r3, [r7, #72]	; 0x48
 800c526:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c528:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c52a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c52c:	e841 2300 	strex	r3, r2, [r1]
 800c530:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800c532:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c534:	2b00      	cmp	r3, #0
 800c536:	d1e6      	bne.n	800c506 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	3308      	adds	r3, #8
 800c53e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c542:	e853 3f00 	ldrex	r3, [r3]
 800c546:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c54a:	f043 0301 	orr.w	r3, r3, #1
 800c54e:	653b      	str	r3, [r7, #80]	; 0x50
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	3308      	adds	r3, #8
 800c556:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c558:	637a      	str	r2, [r7, #52]	; 0x34
 800c55a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c55c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c55e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c560:	e841 2300 	strex	r3, r2, [r1]
 800c564:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800c566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d1e5      	bne.n	800c538 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	3308      	adds	r3, #8
 800c572:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c574:	697b      	ldr	r3, [r7, #20]
 800c576:	e853 3f00 	ldrex	r3, [r3]
 800c57a:	613b      	str	r3, [r7, #16]
   return(result);
 800c57c:	693b      	ldr	r3, [r7, #16]
 800c57e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c582:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	3308      	adds	r3, #8
 800c58a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c58c:	623a      	str	r2, [r7, #32]
 800c58e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c590:	69f9      	ldr	r1, [r7, #28]
 800c592:	6a3a      	ldr	r2, [r7, #32]
 800c594:	e841 2300 	strex	r3, r2, [r1]
 800c598:	61bb      	str	r3, [r7, #24]
   return(result);
 800c59a:	69bb      	ldr	r3, [r7, #24]
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d1e5      	bne.n	800c56c <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800c5a0:	2300      	movs	r3, #0
}
 800c5a2:	4618      	mov	r0, r3
 800c5a4:	3758      	adds	r7, #88	; 0x58
 800c5a6:	46bd      	mov	sp, r7
 800c5a8:	bd80      	pop	{r7, pc}
 800c5aa:	bf00      	nop
 800c5ac:	0800c77d 	.word	0x0800c77d
 800c5b0:	0800c8a3 	.word	0x0800c8a3
 800c5b4:	0800c8e1 	.word	0x0800c8e1

0800c5b8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c5b8:	b480      	push	{r7}
 800c5ba:	b089      	sub	sp, #36	; 0x24
 800c5bc:	af00      	add	r7, sp, #0
 800c5be:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	e853 3f00 	ldrex	r3, [r3]
 800c5cc:	60bb      	str	r3, [r7, #8]
   return(result);
 800c5ce:	68bb      	ldr	r3, [r7, #8]
 800c5d0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800c5d4:	61fb      	str	r3, [r7, #28]
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	461a      	mov	r2, r3
 800c5dc:	69fb      	ldr	r3, [r7, #28]
 800c5de:	61bb      	str	r3, [r7, #24]
 800c5e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5e2:	6979      	ldr	r1, [r7, #20]
 800c5e4:	69ba      	ldr	r2, [r7, #24]
 800c5e6:	e841 2300 	strex	r3, r2, [r1]
 800c5ea:	613b      	str	r3, [r7, #16]
   return(result);
 800c5ec:	693b      	ldr	r3, [r7, #16]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d1e6      	bne.n	800c5c0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	2220      	movs	r2, #32
 800c5f6:	67da      	str	r2, [r3, #124]	; 0x7c
}
 800c5f8:	bf00      	nop
 800c5fa:	3724      	adds	r7, #36	; 0x24
 800c5fc:	46bd      	mov	sp, r7
 800c5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c602:	4770      	bx	lr

0800c604 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c604:	b480      	push	{r7}
 800c606:	b095      	sub	sp, #84	; 0x54
 800c608:	af00      	add	r7, sp, #0
 800c60a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c612:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c614:	e853 3f00 	ldrex	r3, [r3]
 800c618:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c61a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c61c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c620:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	461a      	mov	r2, r3
 800c628:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c62a:	643b      	str	r3, [r7, #64]	; 0x40
 800c62c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c62e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c630:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c632:	e841 2300 	strex	r3, r2, [r1]
 800c636:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c638:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d1e6      	bne.n	800c60c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	3308      	adds	r3, #8
 800c644:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c646:	6a3b      	ldr	r3, [r7, #32]
 800c648:	e853 3f00 	ldrex	r3, [r3]
 800c64c:	61fb      	str	r3, [r7, #28]
   return(result);
 800c64e:	69fb      	ldr	r3, [r7, #28]
 800c650:	f023 0301 	bic.w	r3, r3, #1
 800c654:	64bb      	str	r3, [r7, #72]	; 0x48
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	3308      	adds	r3, #8
 800c65c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c65e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c660:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c662:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c664:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c666:	e841 2300 	strex	r3, r2, [r1]
 800c66a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c66c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d1e5      	bne.n	800c63e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c676:	2b01      	cmp	r3, #1
 800c678:	d118      	bne.n	800c6ac <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	e853 3f00 	ldrex	r3, [r3]
 800c686:	60bb      	str	r3, [r7, #8]
   return(result);
 800c688:	68bb      	ldr	r3, [r7, #8]
 800c68a:	f023 0310 	bic.w	r3, r3, #16
 800c68e:	647b      	str	r3, [r7, #68]	; 0x44
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	461a      	mov	r2, r3
 800c696:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c698:	61bb      	str	r3, [r7, #24]
 800c69a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c69c:	6979      	ldr	r1, [r7, #20]
 800c69e:	69ba      	ldr	r2, [r7, #24]
 800c6a0:	e841 2300 	strex	r3, r2, [r1]
 800c6a4:	613b      	str	r3, [r7, #16]
   return(result);
 800c6a6:	693b      	ldr	r3, [r7, #16]
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d1e6      	bne.n	800c67a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	2220      	movs	r2, #32
 800c6b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	2200      	movs	r2, #0
 800c6b8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	2200      	movs	r2, #0
 800c6be:	669a      	str	r2, [r3, #104]	; 0x68
}
 800c6c0:	bf00      	nop
 800c6c2:	3754      	adds	r7, #84	; 0x54
 800c6c4:	46bd      	mov	sp, r7
 800c6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ca:	4770      	bx	lr

0800c6cc <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c6cc:	b580      	push	{r7, lr}
 800c6ce:	b090      	sub	sp, #64	; 0x40
 800c6d0:	af00      	add	r7, sp, #0
 800c6d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6d8:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	699b      	ldr	r3, [r3, #24]
 800c6de:	2b20      	cmp	r3, #32
 800c6e0:	d037      	beq.n	800c752 <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 800c6e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c6e4:	2200      	movs	r2, #0
 800c6e6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c6ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	3308      	adds	r3, #8
 800c6f0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6f4:	e853 3f00 	ldrex	r3, [r3]
 800c6f8:	623b      	str	r3, [r7, #32]
   return(result);
 800c6fa:	6a3b      	ldr	r3, [r7, #32]
 800c6fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c700:	63bb      	str	r3, [r7, #56]	; 0x38
 800c702:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	3308      	adds	r3, #8
 800c708:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c70a:	633a      	str	r2, [r7, #48]	; 0x30
 800c70c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c70e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c710:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c712:	e841 2300 	strex	r3, r2, [r1]
 800c716:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d1e5      	bne.n	800c6ea <UART_DMATransmitCplt+0x1e>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c71e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c724:	693b      	ldr	r3, [r7, #16]
 800c726:	e853 3f00 	ldrex	r3, [r3]
 800c72a:	60fb      	str	r3, [r7, #12]
   return(result);
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c732:	637b      	str	r3, [r7, #52]	; 0x34
 800c734:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	461a      	mov	r2, r3
 800c73a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c73c:	61fb      	str	r3, [r7, #28]
 800c73e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c740:	69b9      	ldr	r1, [r7, #24]
 800c742:	69fa      	ldr	r2, [r7, #28]
 800c744:	e841 2300 	strex	r3, r2, [r1]
 800c748:	617b      	str	r3, [r7, #20]
   return(result);
 800c74a:	697b      	ldr	r3, [r7, #20]
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d1e6      	bne.n	800c71e <UART_DMATransmitCplt+0x52>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c750:	e002      	b.n	800c758 <UART_DMATransmitCplt+0x8c>
    HAL_UART_TxCpltCallback(huart);
 800c752:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800c754:	f7f5 fd20 	bl	8002198 <HAL_UART_TxCpltCallback>
}
 800c758:	bf00      	nop
 800c75a:	3740      	adds	r7, #64	; 0x40
 800c75c:	46bd      	mov	sp, r7
 800c75e:	bd80      	pop	{r7, pc}

0800c760 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c760:	b580      	push	{r7, lr}
 800c762:	b084      	sub	sp, #16
 800c764:	af00      	add	r7, sp, #0
 800c766:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c76c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800c76e:	68f8      	ldr	r0, [r7, #12]
 800c770:	f7ff fa0a 	bl	800bb88 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c774:	bf00      	nop
 800c776:	3710      	adds	r7, #16
 800c778:	46bd      	mov	sp, r7
 800c77a:	bd80      	pop	{r7, pc}

0800c77c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c77c:	b580      	push	{r7, lr}
 800c77e:	b09c      	sub	sp, #112	; 0x70
 800c780:	af00      	add	r7, sp, #0
 800c782:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c788:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	699b      	ldr	r3, [r3, #24]
 800c78e:	2b20      	cmp	r3, #32
 800c790:	d071      	beq.n	800c876 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800c792:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c794:	2200      	movs	r2, #0
 800c796:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c79a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c7a2:	e853 3f00 	ldrex	r3, [r3]
 800c7a6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800c7a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c7aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c7ae:	66bb      	str	r3, [r7, #104]	; 0x68
 800c7b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	461a      	mov	r2, r3
 800c7b6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c7b8:	65bb      	str	r3, [r7, #88]	; 0x58
 800c7ba:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7bc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c7be:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c7c0:	e841 2300 	strex	r3, r2, [r1]
 800c7c4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800c7c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d1e6      	bne.n	800c79a <UART_DMAReceiveCplt+0x1e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c7cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	3308      	adds	r3, #8
 800c7d2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7d6:	e853 3f00 	ldrex	r3, [r3]
 800c7da:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800c7dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c7de:	f023 0301 	bic.w	r3, r3, #1
 800c7e2:	667b      	str	r3, [r7, #100]	; 0x64
 800c7e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	3308      	adds	r3, #8
 800c7ea:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c7ec:	647a      	str	r2, [r7, #68]	; 0x44
 800c7ee:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7f0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c7f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c7f4:	e841 2300 	strex	r3, r2, [r1]
 800c7f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c7fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d1e5      	bne.n	800c7cc <UART_DMAReceiveCplt+0x50>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c800:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	3308      	adds	r3, #8
 800c806:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c80a:	e853 3f00 	ldrex	r3, [r3]
 800c80e:	623b      	str	r3, [r7, #32]
   return(result);
 800c810:	6a3b      	ldr	r3, [r7, #32]
 800c812:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c816:	663b      	str	r3, [r7, #96]	; 0x60
 800c818:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	3308      	adds	r3, #8
 800c81e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c820:	633a      	str	r2, [r7, #48]	; 0x30
 800c822:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c824:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c826:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c828:	e841 2300 	strex	r3, r2, [r1]
 800c82c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c82e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c830:	2b00      	cmp	r3, #0
 800c832:	d1e5      	bne.n	800c800 <UART_DMAReceiveCplt+0x84>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c834:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c836:	2220      	movs	r2, #32
 800c838:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c83c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c83e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c840:	2b01      	cmp	r3, #1
 800c842:	d118      	bne.n	800c876 <UART_DMAReceiveCplt+0xfa>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c844:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c84a:	693b      	ldr	r3, [r7, #16]
 800c84c:	e853 3f00 	ldrex	r3, [r3]
 800c850:	60fb      	str	r3, [r7, #12]
   return(result);
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	f023 0310 	bic.w	r3, r3, #16
 800c858:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c85a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	461a      	mov	r2, r3
 800c860:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c862:	61fb      	str	r3, [r7, #28]
 800c864:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c866:	69b9      	ldr	r1, [r7, #24]
 800c868:	69fa      	ldr	r2, [r7, #28]
 800c86a:	e841 2300 	strex	r3, r2, [r1]
 800c86e:	617b      	str	r3, [r7, #20]
   return(result);
 800c870:	697b      	ldr	r3, [r7, #20]
 800c872:	2b00      	cmp	r3, #0
 800c874:	d1e6      	bne.n	800c844 <UART_DMAReceiveCplt+0xc8>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c876:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c878:	2200      	movs	r2, #0
 800c87a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c87c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c87e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c880:	2b01      	cmp	r3, #1
 800c882:	d107      	bne.n	800c894 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c884:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c886:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800c88a:	4619      	mov	r1, r3
 800c88c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800c88e:	f7ff f9ad 	bl	800bbec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c892:	e002      	b.n	800c89a <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800c894:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800c896:	f7f5 fcb7 	bl	8002208 <HAL_UART_RxCpltCallback>
}
 800c89a:	bf00      	nop
 800c89c:	3770      	adds	r7, #112	; 0x70
 800c89e:	46bd      	mov	sp, r7
 800c8a0:	bd80      	pop	{r7, pc}

0800c8a2 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c8a2:	b580      	push	{r7, lr}
 800c8a4:	b084      	sub	sp, #16
 800c8a6:	af00      	add	r7, sp, #0
 800c8a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8ae:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	2201      	movs	r2, #1
 800c8b4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c8ba:	2b01      	cmp	r3, #1
 800c8bc:	d109      	bne.n	800c8d2 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800c8c4:	085b      	lsrs	r3, r3, #1
 800c8c6:	b29b      	uxth	r3, r3
 800c8c8:	4619      	mov	r1, r3
 800c8ca:	68f8      	ldr	r0, [r7, #12]
 800c8cc:	f7ff f98e 	bl	800bbec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c8d0:	e002      	b.n	800c8d8 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800c8d2:	68f8      	ldr	r0, [r7, #12]
 800c8d4:	f7ff f962 	bl	800bb9c <HAL_UART_RxHalfCpltCallback>
}
 800c8d8:	bf00      	nop
 800c8da:	3710      	adds	r7, #16
 800c8dc:	46bd      	mov	sp, r7
 800c8de:	bd80      	pop	{r7, pc}

0800c8e0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b086      	sub	sp, #24
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8ec:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800c8ee:	697b      	ldr	r3, [r7, #20]
 800c8f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c8f2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800c8f4:	697b      	ldr	r3, [r7, #20]
 800c8f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c8fa:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800c8fc:	697b      	ldr	r3, [r7, #20]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	689b      	ldr	r3, [r3, #8]
 800c902:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c906:	2b80      	cmp	r3, #128	; 0x80
 800c908:	d109      	bne.n	800c91e <UART_DMAError+0x3e>
 800c90a:	693b      	ldr	r3, [r7, #16]
 800c90c:	2b21      	cmp	r3, #33	; 0x21
 800c90e:	d106      	bne.n	800c91e <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800c910:	697b      	ldr	r3, [r7, #20]
 800c912:	2200      	movs	r2, #0
 800c914:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800c918:	6978      	ldr	r0, [r7, #20]
 800c91a:	f7ff fe4d 	bl	800c5b8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800c91e:	697b      	ldr	r3, [r7, #20]
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	689b      	ldr	r3, [r3, #8]
 800c924:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c928:	2b40      	cmp	r3, #64	; 0x40
 800c92a:	d109      	bne.n	800c940 <UART_DMAError+0x60>
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	2b22      	cmp	r3, #34	; 0x22
 800c930:	d106      	bne.n	800c940 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800c932:	697b      	ldr	r3, [r7, #20]
 800c934:	2200      	movs	r2, #0
 800c936:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800c93a:	6978      	ldr	r0, [r7, #20]
 800c93c:	f7ff fe62 	bl	800c604 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c940:	697b      	ldr	r3, [r7, #20]
 800c942:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c946:	f043 0210 	orr.w	r2, r3, #16
 800c94a:	697b      	ldr	r3, [r7, #20]
 800c94c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c950:	6978      	ldr	r0, [r7, #20]
 800c952:	f7ff f92d 	bl	800bbb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c956:	bf00      	nop
 800c958:	3718      	adds	r7, #24
 800c95a:	46bd      	mov	sp, r7
 800c95c:	bd80      	pop	{r7, pc}

0800c95e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c95e:	b580      	push	{r7, lr}
 800c960:	b084      	sub	sp, #16
 800c962:	af00      	add	r7, sp, #0
 800c964:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c96a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	2200      	movs	r2, #0
 800c970:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	2200      	movs	r2, #0
 800c978:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c97c:	68f8      	ldr	r0, [r7, #12]
 800c97e:	f7ff f917 	bl	800bbb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c982:	bf00      	nop
 800c984:	3710      	adds	r7, #16
 800c986:	46bd      	mov	sp, r7
 800c988:	bd80      	pop	{r7, pc}

0800c98a <UART_DMATxOnlyAbortCallback>:
  *         and leads to user Tx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800c98a:	b580      	push	{r7, lr}
 800c98c:	b084      	sub	sp, #16
 800c98e:	af00      	add	r7, sp, #0
 800c990:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c996:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0U;
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	2200      	movs	r2, #0
 800c99c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52


  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	2220      	movs	r2, #32
 800c9a4:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 800c9a6:	68f8      	ldr	r0, [r7, #12]
 800c9a8:	f7ff f90c 	bl	800bbc4 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c9ac:	bf00      	nop
 800c9ae:	3710      	adds	r7, #16
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	bd80      	pop	{r7, pc}

0800c9b4 <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800c9b4:	b580      	push	{r7, lr}
 800c9b6:	b084      	sub	sp, #16
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c9c0:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	2200      	movs	r2, #0
 800c9c6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	220f      	movs	r2, #15
 800c9d0:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	699a      	ldr	r2, [r3, #24]
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	f042 0208 	orr.w	r2, r2, #8
 800c9e0:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	2220      	movs	r2, #32
 800c9e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	2200      	movs	r2, #0
 800c9ee:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 800c9f0:	68f8      	ldr	r0, [r7, #12]
 800c9f2:	f7ff f8f1 	bl	800bbd8 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c9f6:	bf00      	nop
 800c9f8:	3710      	adds	r7, #16
 800c9fa:	46bd      	mov	sp, r7
 800c9fc:	bd80      	pop	{r7, pc}

0800c9fe <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c9fe:	b480      	push	{r7}
 800ca00:	b08f      	sub	sp, #60	; 0x3c
 800ca02:	af00      	add	r7, sp, #0
 800ca04:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ca0a:	2b21      	cmp	r3, #33	; 0x21
 800ca0c:	d14d      	bne.n	800caaa <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800ca14:	b29b      	uxth	r3, r3
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d132      	bne.n	800ca80 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca20:	6a3b      	ldr	r3, [r7, #32]
 800ca22:	e853 3f00 	ldrex	r3, [r3]
 800ca26:	61fb      	str	r3, [r7, #28]
   return(result);
 800ca28:	69fb      	ldr	r3, [r7, #28]
 800ca2a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ca2e:	637b      	str	r3, [r7, #52]	; 0x34
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	461a      	mov	r2, r3
 800ca36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ca38:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ca3a:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca3c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ca3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ca40:	e841 2300 	strex	r3, r2, [r1]
 800ca44:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ca46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d1e6      	bne.n	800ca1a <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	e853 3f00 	ldrex	r3, [r3]
 800ca58:	60bb      	str	r3, [r7, #8]
   return(result);
 800ca5a:	68bb      	ldr	r3, [r7, #8]
 800ca5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca60:	633b      	str	r3, [r7, #48]	; 0x30
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	461a      	mov	r2, r3
 800ca68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca6a:	61bb      	str	r3, [r7, #24]
 800ca6c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca6e:	6979      	ldr	r1, [r7, #20]
 800ca70:	69ba      	ldr	r2, [r7, #24]
 800ca72:	e841 2300 	strex	r3, r2, [r1]
 800ca76:	613b      	str	r3, [r7, #16]
   return(result);
 800ca78:	693b      	ldr	r3, [r7, #16]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d1e6      	bne.n	800ca4c <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800ca7e:	e014      	b.n	800caaa <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ca84:	781a      	ldrb	r2, [r3, #0]
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	b292      	uxth	r2, r2
 800ca8c:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ca92:	1c5a      	adds	r2, r3, #1
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800ca9e:	b29b      	uxth	r3, r3
 800caa0:	3b01      	subs	r3, #1
 800caa2:	b29a      	uxth	r2, r3
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800caaa:	bf00      	nop
 800caac:	373c      	adds	r7, #60	; 0x3c
 800caae:	46bd      	mov	sp, r7
 800cab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab4:	4770      	bx	lr

0800cab6 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800cab6:	b480      	push	{r7}
 800cab8:	b091      	sub	sp, #68	; 0x44
 800caba:	af00      	add	r7, sp, #0
 800cabc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cac2:	2b21      	cmp	r3, #33	; 0x21
 800cac4:	d151      	bne.n	800cb6a <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800cacc:	b29b      	uxth	r3, r3
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d132      	bne.n	800cb38 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cada:	e853 3f00 	ldrex	r3, [r3]
 800cade:	623b      	str	r3, [r7, #32]
   return(result);
 800cae0:	6a3b      	ldr	r3, [r7, #32]
 800cae2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cae6:	63bb      	str	r3, [r7, #56]	; 0x38
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	461a      	mov	r2, r3
 800caee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800caf0:	633b      	str	r3, [r7, #48]	; 0x30
 800caf2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800caf4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800caf6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800caf8:	e841 2300 	strex	r3, r2, [r1]
 800cafc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800cafe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d1e6      	bne.n	800cad2 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb0a:	693b      	ldr	r3, [r7, #16]
 800cb0c:	e853 3f00 	ldrex	r3, [r3]
 800cb10:	60fb      	str	r3, [r7, #12]
   return(result);
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb18:	637b      	str	r3, [r7, #52]	; 0x34
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	461a      	mov	r2, r3
 800cb20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cb22:	61fb      	str	r3, [r7, #28]
 800cb24:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb26:	69b9      	ldr	r1, [r7, #24]
 800cb28:	69fa      	ldr	r2, [r7, #28]
 800cb2a:	e841 2300 	strex	r3, r2, [r1]
 800cb2e:	617b      	str	r3, [r7, #20]
   return(result);
 800cb30:	697b      	ldr	r3, [r7, #20]
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d1e6      	bne.n	800cb04 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800cb36:	e018      	b.n	800cb6a <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cb3c:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800cb3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cb40:	881a      	ldrh	r2, [r3, #0]
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800cb4a:	b292      	uxth	r2, r2
 800cb4c:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cb52:	1c9a      	adds	r2, r3, #2
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800cb5e:	b29b      	uxth	r3, r3
 800cb60:	3b01      	subs	r3, #1
 800cb62:	b29a      	uxth	r2, r3
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800cb6a:	bf00      	nop
 800cb6c:	3744      	adds	r7, #68	; 0x44
 800cb6e:	46bd      	mov	sp, r7
 800cb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb74:	4770      	bx	lr

0800cb76 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800cb76:	b580      	push	{r7, lr}
 800cb78:	b088      	sub	sp, #32
 800cb7a:	af00      	add	r7, sp, #0
 800cb7c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	e853 3f00 	ldrex	r3, [r3]
 800cb8a:	60bb      	str	r3, [r7, #8]
   return(result);
 800cb8c:	68bb      	ldr	r3, [r7, #8]
 800cb8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cb92:	61fb      	str	r3, [r7, #28]
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	461a      	mov	r2, r3
 800cb9a:	69fb      	ldr	r3, [r7, #28]
 800cb9c:	61bb      	str	r3, [r7, #24]
 800cb9e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cba0:	6979      	ldr	r1, [r7, #20]
 800cba2:	69ba      	ldr	r2, [r7, #24]
 800cba4:	e841 2300 	strex	r3, r2, [r1]
 800cba8:	613b      	str	r3, [r7, #16]
   return(result);
 800cbaa:	693b      	ldr	r3, [r7, #16]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d1e6      	bne.n	800cb7e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	2220      	movs	r2, #32
 800cbb4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	2200      	movs	r2, #0
 800cbba:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800cbbc:	6878      	ldr	r0, [r7, #4]
 800cbbe:	f7f5 faeb 	bl	8002198 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cbc2:	bf00      	nop
 800cbc4:	3720      	adds	r7, #32
 800cbc6:	46bd      	mov	sp, r7
 800cbc8:	bd80      	pop	{r7, pc}

0800cbca <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800cbca:	b580      	push	{r7, lr}
 800cbcc:	b09c      	sub	sp, #112	; 0x70
 800cbce:	af00      	add	r7, sp, #0
 800cbd0:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800cbd8:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cbe2:	2b22      	cmp	r3, #34	; 0x22
 800cbe4:	f040 80b9 	bne.w	800cd5a <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800cbee:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800cbf2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800cbf6:	b2d9      	uxtb	r1, r3
 800cbf8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800cbfc:	b2da      	uxtb	r2, r3
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cc02:	400a      	ands	r2, r1
 800cc04:	b2d2      	uxtb	r2, r2
 800cc06:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cc0c:	1c5a      	adds	r2, r3, #1
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800cc18:	b29b      	uxth	r3, r3
 800cc1a:	3b01      	subs	r3, #1
 800cc1c:	b29a      	uxth	r2, r3
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800cc2a:	b29b      	uxth	r3, r3
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	f040 809c 	bne.w	800cd6a <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cc3a:	e853 3f00 	ldrex	r3, [r3]
 800cc3e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800cc40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cc42:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800cc46:	66bb      	str	r3, [r7, #104]	; 0x68
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	461a      	mov	r2, r3
 800cc4e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cc50:	65bb      	str	r3, [r7, #88]	; 0x58
 800cc52:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc54:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800cc56:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800cc58:	e841 2300 	strex	r3, r2, [r1]
 800cc5c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800cc5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d1e6      	bne.n	800cc32 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	3308      	adds	r3, #8
 800cc6a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc6e:	e853 3f00 	ldrex	r3, [r3]
 800cc72:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800cc74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cc76:	f023 0301 	bic.w	r3, r3, #1
 800cc7a:	667b      	str	r3, [r7, #100]	; 0x64
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	3308      	adds	r3, #8
 800cc82:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800cc84:	647a      	str	r2, [r7, #68]	; 0x44
 800cc86:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc88:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800cc8a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cc8c:	e841 2300 	strex	r3, r2, [r1]
 800cc90:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800cc92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d1e5      	bne.n	800cc64 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	2220      	movs	r2, #32
 800cc9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	2200      	movs	r2, #0
 800cca4:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	2200      	movs	r2, #0
 800ccaa:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	685b      	ldr	r3, [r3, #4]
 800ccb2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d018      	beq.n	800ccec <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccc2:	e853 3f00 	ldrex	r3, [r3]
 800ccc6:	623b      	str	r3, [r7, #32]
   return(result);
 800ccc8:	6a3b      	ldr	r3, [r7, #32]
 800ccca:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800ccce:	663b      	str	r3, [r7, #96]	; 0x60
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	461a      	mov	r2, r3
 800ccd6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ccd8:	633b      	str	r3, [r7, #48]	; 0x30
 800ccda:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccdc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ccde:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cce0:	e841 2300 	strex	r3, r2, [r1]
 800cce4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800cce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d1e6      	bne.n	800ccba <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ccf0:	2b01      	cmp	r3, #1
 800ccf2:	d12e      	bne.n	800cd52 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	2200      	movs	r2, #0
 800ccf8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd00:	693b      	ldr	r3, [r7, #16]
 800cd02:	e853 3f00 	ldrex	r3, [r3]
 800cd06:	60fb      	str	r3, [r7, #12]
   return(result);
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	f023 0310 	bic.w	r3, r3, #16
 800cd0e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	461a      	mov	r2, r3
 800cd16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cd18:	61fb      	str	r3, [r7, #28]
 800cd1a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd1c:	69b9      	ldr	r1, [r7, #24]
 800cd1e:	69fa      	ldr	r2, [r7, #28]
 800cd20:	e841 2300 	strex	r3, r2, [r1]
 800cd24:	617b      	str	r3, [r7, #20]
   return(result);
 800cd26:	697b      	ldr	r3, [r7, #20]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d1e6      	bne.n	800ccfa <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	69db      	ldr	r3, [r3, #28]
 800cd32:	f003 0310 	and.w	r3, r3, #16
 800cd36:	2b10      	cmp	r3, #16
 800cd38:	d103      	bne.n	800cd42 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	2210      	movs	r2, #16
 800cd40:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800cd48:	4619      	mov	r1, r3
 800cd4a:	6878      	ldr	r0, [r7, #4]
 800cd4c:	f7fe ff4e 	bl	800bbec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cd50:	e00b      	b.n	800cd6a <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800cd52:	6878      	ldr	r0, [r7, #4]
 800cd54:	f7f5 fa58 	bl	8002208 <HAL_UART_RxCpltCallback>
}
 800cd58:	e007      	b.n	800cd6a <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	699a      	ldr	r2, [r3, #24]
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	f042 0208 	orr.w	r2, r2, #8
 800cd68:	619a      	str	r2, [r3, #24]
}
 800cd6a:	bf00      	nop
 800cd6c:	3770      	adds	r7, #112	; 0x70
 800cd6e:	46bd      	mov	sp, r7
 800cd70:	bd80      	pop	{r7, pc}

0800cd72 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800cd72:	b580      	push	{r7, lr}
 800cd74:	b09c      	sub	sp, #112	; 0x70
 800cd76:	af00      	add	r7, sp, #0
 800cd78:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800cd80:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cd8a:	2b22      	cmp	r3, #34	; 0x22
 800cd8c:	f040 80b9 	bne.w	800cf02 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800cd96:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd9e:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800cda0:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800cda4:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800cda8:	4013      	ands	r3, r2
 800cdaa:	b29a      	uxth	r2, r3
 800cdac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cdae:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cdb4:	1c9a      	adds	r2, r3, #2
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800cdc0:	b29b      	uxth	r3, r3
 800cdc2:	3b01      	subs	r3, #1
 800cdc4:	b29a      	uxth	r2, r3
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800cdd2:	b29b      	uxth	r3, r3
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	f040 809c 	bne.w	800cf12 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cde0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cde2:	e853 3f00 	ldrex	r3, [r3]
 800cde6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800cde8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cdea:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800cdee:	667b      	str	r3, [r7, #100]	; 0x64
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	461a      	mov	r2, r3
 800cdf6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cdf8:	657b      	str	r3, [r7, #84]	; 0x54
 800cdfa:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdfc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cdfe:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ce00:	e841 2300 	strex	r3, r2, [r1]
 800ce04:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800ce06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d1e6      	bne.n	800cdda <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	3308      	adds	r3, #8
 800ce12:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce16:	e853 3f00 	ldrex	r3, [r3]
 800ce1a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ce1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce1e:	f023 0301 	bic.w	r3, r3, #1
 800ce22:	663b      	str	r3, [r7, #96]	; 0x60
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	3308      	adds	r3, #8
 800ce2a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ce2c:	643a      	str	r2, [r7, #64]	; 0x40
 800ce2e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce30:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ce32:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ce34:	e841 2300 	strex	r3, r2, [r1]
 800ce38:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ce3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d1e5      	bne.n	800ce0c <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	2220      	movs	r2, #32
 800ce44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	2200      	movs	r2, #0
 800ce4c:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	2200      	movs	r2, #0
 800ce52:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	685b      	ldr	r3, [r3, #4]
 800ce5a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d018      	beq.n	800ce94 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce68:	6a3b      	ldr	r3, [r7, #32]
 800ce6a:	e853 3f00 	ldrex	r3, [r3]
 800ce6e:	61fb      	str	r3, [r7, #28]
   return(result);
 800ce70:	69fb      	ldr	r3, [r7, #28]
 800ce72:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800ce76:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	461a      	mov	r2, r3
 800ce7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ce80:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ce82:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce84:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ce86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ce88:	e841 2300 	strex	r3, r2, [r1]
 800ce8c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ce8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d1e6      	bne.n	800ce62 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ce98:	2b01      	cmp	r3, #1
 800ce9a:	d12e      	bne.n	800cefa <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	2200      	movs	r2, #0
 800cea0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	e853 3f00 	ldrex	r3, [r3]
 800ceae:	60bb      	str	r3, [r7, #8]
   return(result);
 800ceb0:	68bb      	ldr	r3, [r7, #8]
 800ceb2:	f023 0310 	bic.w	r3, r3, #16
 800ceb6:	65bb      	str	r3, [r7, #88]	; 0x58
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	461a      	mov	r2, r3
 800cebe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800cec0:	61bb      	str	r3, [r7, #24]
 800cec2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cec4:	6979      	ldr	r1, [r7, #20]
 800cec6:	69ba      	ldr	r2, [r7, #24]
 800cec8:	e841 2300 	strex	r3, r2, [r1]
 800cecc:	613b      	str	r3, [r7, #16]
   return(result);
 800cece:	693b      	ldr	r3, [r7, #16]
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d1e6      	bne.n	800cea2 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	69db      	ldr	r3, [r3, #28]
 800ceda:	f003 0310 	and.w	r3, r3, #16
 800cede:	2b10      	cmp	r3, #16
 800cee0:	d103      	bne.n	800ceea <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	2210      	movs	r2, #16
 800cee8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800cef0:	4619      	mov	r1, r3
 800cef2:	6878      	ldr	r0, [r7, #4]
 800cef4:	f7fe fe7a 	bl	800bbec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cef8:	e00b      	b.n	800cf12 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800cefa:	6878      	ldr	r0, [r7, #4]
 800cefc:	f7f5 f984 	bl	8002208 <HAL_UART_RxCpltCallback>
}
 800cf00:	e007      	b.n	800cf12 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	699a      	ldr	r2, [r3, #24]
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	f042 0208 	orr.w	r2, r2, #8
 800cf10:	619a      	str	r2, [r3, #24]
}
 800cf12:	bf00      	nop
 800cf14:	3770      	adds	r7, #112	; 0x70
 800cf16:	46bd      	mov	sp, r7
 800cf18:	bd80      	pop	{r7, pc}

0800cf1a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800cf1a:	b480      	push	{r7}
 800cf1c:	b083      	sub	sp, #12
 800cf1e:	af00      	add	r7, sp, #0
 800cf20:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800cf22:	bf00      	nop
 800cf24:	370c      	adds	r7, #12
 800cf26:	46bd      	mov	sp, r7
 800cf28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2c:	4770      	bx	lr

0800cf2e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800cf2e:	b480      	push	{r7}
 800cf30:	b085      	sub	sp, #20
 800cf32:	af00      	add	r7, sp, #0
 800cf34:	4603      	mov	r3, r0
 800cf36:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800cf38:	2300      	movs	r3, #0
 800cf3a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800cf3c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800cf40:	2b84      	cmp	r3, #132	; 0x84
 800cf42:	d005      	beq.n	800cf50 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800cf44:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	4413      	add	r3, r2
 800cf4c:	3303      	adds	r3, #3
 800cf4e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800cf50:	68fb      	ldr	r3, [r7, #12]
}
 800cf52:	4618      	mov	r0, r3
 800cf54:	3714      	adds	r7, #20
 800cf56:	46bd      	mov	sp, r7
 800cf58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf5c:	4770      	bx	lr

0800cf5e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800cf5e:	b480      	push	{r7}
 800cf60:	b083      	sub	sp, #12
 800cf62:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cf64:	f3ef 8305 	mrs	r3, IPSR
 800cf68:	607b      	str	r3, [r7, #4]
  return(result);
 800cf6a:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	bf14      	ite	ne
 800cf70:	2301      	movne	r3, #1
 800cf72:	2300      	moveq	r3, #0
 800cf74:	b2db      	uxtb	r3, r3
}
 800cf76:	4618      	mov	r0, r3
 800cf78:	370c      	adds	r7, #12
 800cf7a:	46bd      	mov	sp, r7
 800cf7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf80:	4770      	bx	lr

0800cf82 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800cf82:	b580      	push	{r7, lr}
 800cf84:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800cf86:	f001 fa6f 	bl	800e468 <vTaskStartScheduler>
  
  return osOK;
 800cf8a:	2300      	movs	r3, #0
}
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	bd80      	pop	{r7, pc}

0800cf90 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800cf90:	b580      	push	{r7, lr}
 800cf92:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800cf94:	f7ff ffe3 	bl	800cf5e <inHandlerMode>
 800cf98:	4603      	mov	r3, r0
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d003      	beq.n	800cfa6 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800cf9e:	f001 fb8d 	bl	800e6bc <xTaskGetTickCountFromISR>
 800cfa2:	4603      	mov	r3, r0
 800cfa4:	e002      	b.n	800cfac <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800cfa6:	f001 fb79 	bl	800e69c <xTaskGetTickCount>
 800cfaa:	4603      	mov	r3, r0
  }
}
 800cfac:	4618      	mov	r0, r3
 800cfae:	bd80      	pop	{r7, pc}

0800cfb0 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800cfb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cfb2:	b089      	sub	sp, #36	; 0x24
 800cfb4:	af04      	add	r7, sp, #16
 800cfb6:	6078      	str	r0, [r7, #4]
 800cfb8:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	695b      	ldr	r3, [r3, #20]
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d020      	beq.n	800d004 <osThreadCreate+0x54>
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	699b      	ldr	r3, [r3, #24]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d01c      	beq.n	800d004 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	685c      	ldr	r4, [r3, #4]
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	691e      	ldr	r6, [r3, #16]
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cfdc:	4618      	mov	r0, r3
 800cfde:	f7ff ffa6 	bl	800cf2e <makeFreeRtosPriority>
 800cfe2:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	695b      	ldr	r3, [r3, #20]
 800cfe8:	687a      	ldr	r2, [r7, #4]
 800cfea:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cfec:	9202      	str	r2, [sp, #8]
 800cfee:	9301      	str	r3, [sp, #4]
 800cff0:	9100      	str	r1, [sp, #0]
 800cff2:	683b      	ldr	r3, [r7, #0]
 800cff4:	4632      	mov	r2, r6
 800cff6:	4629      	mov	r1, r5
 800cff8:	4620      	mov	r0, r4
 800cffa:	f000 ffe1 	bl	800dfc0 <xTaskCreateStatic>
 800cffe:	4603      	mov	r3, r0
 800d000:	60fb      	str	r3, [r7, #12]
 800d002:	e01c      	b.n	800d03e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	685c      	ldr	r4, [r3, #4]
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d010:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d018:	4618      	mov	r0, r3
 800d01a:	f7ff ff88 	bl	800cf2e <makeFreeRtosPriority>
 800d01e:	4602      	mov	r2, r0
 800d020:	f107 030c 	add.w	r3, r7, #12
 800d024:	9301      	str	r3, [sp, #4]
 800d026:	9200      	str	r2, [sp, #0]
 800d028:	683b      	ldr	r3, [r7, #0]
 800d02a:	4632      	mov	r2, r6
 800d02c:	4629      	mov	r1, r5
 800d02e:	4620      	mov	r0, r4
 800d030:	f001 f822 	bl	800e078 <xTaskCreate>
 800d034:	4603      	mov	r3, r0
 800d036:	2b01      	cmp	r3, #1
 800d038:	d001      	beq.n	800d03e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800d03a:	2300      	movs	r3, #0
 800d03c:	e000      	b.n	800d040 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800d03e:	68fb      	ldr	r3, [r7, #12]
}
 800d040:	4618      	mov	r0, r3
 800d042:	3714      	adds	r7, #20
 800d044:	46bd      	mov	sp, r7
 800d046:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d048 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800d048:	b580      	push	{r7, lr}
 800d04a:	b084      	sub	sp, #16
 800d04c:	af00      	add	r7, sp, #0
 800d04e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	2b00      	cmp	r3, #0
 800d058:	d001      	beq.n	800d05e <osDelay+0x16>
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	e000      	b.n	800d060 <osDelay+0x18>
 800d05e:	2301      	movs	r3, #1
 800d060:	4618      	mov	r0, r3
 800d062:	f001 f9cd 	bl	800e400 <vTaskDelay>
  
  return osOK;
 800d066:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800d068:	4618      	mov	r0, r3
 800d06a:	3710      	adds	r7, #16
 800d06c:	46bd      	mov	sp, r7
 800d06e:	bd80      	pop	{r7, pc}

0800d070 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 800d070:	b580      	push	{r7, lr}
 800d072:	b086      	sub	sp, #24
 800d074:	af02      	add	r7, sp, #8
 800d076:	60f8      	str	r0, [r7, #12]
 800d078:	460b      	mov	r3, r1
 800d07a:	607a      	str	r2, [r7, #4]
 800d07c:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	685b      	ldr	r3, [r3, #4]
 800d082:	2b00      	cmp	r3, #0
 800d084:	d013      	beq.n	800d0ae <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 800d086:	7afb      	ldrb	r3, [r7, #11]
 800d088:	2b01      	cmp	r3, #1
 800d08a:	d101      	bne.n	800d090 <osTimerCreate+0x20>
 800d08c:	2101      	movs	r1, #1
 800d08e:	e000      	b.n	800d092 <osTimerCreate+0x22>
 800d090:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer,
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 800d096:	68fa      	ldr	r2, [r7, #12]
 800d098:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 800d09a:	9201      	str	r2, [sp, #4]
 800d09c:	9300      	str	r3, [sp, #0]
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	460a      	mov	r2, r1
 800d0a2:	2101      	movs	r1, #1
 800d0a4:	480b      	ldr	r0, [pc, #44]	; (800d0d4 <osTimerCreate+0x64>)
 800d0a6:	f002 f8fe 	bl	800f2a6 <xTimerCreateStatic>
 800d0aa:	4603      	mov	r3, r0
 800d0ac:	e00e      	b.n	800d0cc <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 800d0ae:	7afb      	ldrb	r3, [r7, #11]
 800d0b0:	2b01      	cmp	r3, #1
 800d0b2:	d101      	bne.n	800d0b8 <osTimerCreate+0x48>
 800d0b4:	2201      	movs	r2, #1
 800d0b6:	e000      	b.n	800d0ba <osTimerCreate+0x4a>
 800d0b8:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer);
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 800d0be:	9300      	str	r3, [sp, #0]
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	2101      	movs	r1, #1
 800d0c4:	4803      	ldr	r0, [pc, #12]	; (800d0d4 <osTimerCreate+0x64>)
 800d0c6:	f002 f8cd 	bl	800f264 <xTimerCreate>
 800d0ca:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 800d0cc:	4618      	mov	r0, r3
 800d0ce:	3710      	adds	r7, #16
 800d0d0:	46bd      	mov	sp, r7
 800d0d2:	bd80      	pop	{r7, pc}
 800d0d4:	08010ba0 	.word	0x08010ba0

0800d0d8 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b082      	sub	sp, #8
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	685b      	ldr	r3, [r3, #4]
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d007      	beq.n	800d0f8 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	685b      	ldr	r3, [r3, #4]
 800d0ec:	4619      	mov	r1, r3
 800d0ee:	2001      	movs	r0, #1
 800d0f0:	f000 fa42 	bl	800d578 <xQueueCreateMutexStatic>
 800d0f4:	4603      	mov	r3, r0
 800d0f6:	e003      	b.n	800d100 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800d0f8:	2001      	movs	r0, #1
 800d0fa:	f000 fa25 	bl	800d548 <xQueueCreateMutex>
 800d0fe:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800d100:	4618      	mov	r0, r3
 800d102:	3708      	adds	r7, #8
 800d104:	46bd      	mov	sp, r7
 800d106:	bd80      	pop	{r7, pc}

0800d108 <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 800d108:	b580      	push	{r7, lr}
 800d10a:	b084      	sub	sp, #16
 800d10c:	af00      	add	r7, sp, #0
 800d10e:	6078      	str	r0, [r7, #4]
 800d110:	6039      	str	r1, [r7, #0]
#if INCLUDE_vTaskDelayUntil
  TickType_t ticks = (millisec / portTICK_PERIOD_MS);
 800d112:	683b      	ldr	r3, [r7, #0]
 800d114:	60fb      	str	r3, [r7, #12]
  vTaskDelayUntil((TickType_t *) PreviousWakeTime, ticks ? ticks : 1);
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d001      	beq.n	800d120 <osDelayUntil+0x18>
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	e000      	b.n	800d122 <osDelayUntil+0x1a>
 800d120:	2301      	movs	r3, #1
 800d122:	4619      	mov	r1, r3
 800d124:	6878      	ldr	r0, [r7, #4]
 800d126:	f001 f8ed 	bl	800e304 <vTaskDelayUntil>
  
  return osOK;
 800d12a:	2300      	movs	r3, #0
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
#endif
}
 800d12c:	4618      	mov	r0, r3
 800d12e:	3710      	adds	r7, #16
 800d130:	46bd      	mov	sp, r7
 800d132:	bd80      	pop	{r7, pc}

0800d134 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d134:	b480      	push	{r7}
 800d136:	b083      	sub	sp, #12
 800d138:	af00      	add	r7, sp, #0
 800d13a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	f103 0208 	add.w	r2, r3, #8
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	f04f 32ff 	mov.w	r2, #4294967295
 800d14c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	f103 0208 	add.w	r2, r3, #8
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	f103 0208 	add.w	r2, r3, #8
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	2200      	movs	r2, #0
 800d166:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d168:	bf00      	nop
 800d16a:	370c      	adds	r7, #12
 800d16c:	46bd      	mov	sp, r7
 800d16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d172:	4770      	bx	lr

0800d174 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d174:	b480      	push	{r7}
 800d176:	b083      	sub	sp, #12
 800d178:	af00      	add	r7, sp, #0
 800d17a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	2200      	movs	r2, #0
 800d180:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d182:	bf00      	nop
 800d184:	370c      	adds	r7, #12
 800d186:	46bd      	mov	sp, r7
 800d188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d18c:	4770      	bx	lr

0800d18e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d18e:	b480      	push	{r7}
 800d190:	b085      	sub	sp, #20
 800d192:	af00      	add	r7, sp, #0
 800d194:	6078      	str	r0, [r7, #4]
 800d196:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	685b      	ldr	r3, [r3, #4]
 800d19c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d19e:	683b      	ldr	r3, [r7, #0]
 800d1a0:	68fa      	ldr	r2, [r7, #12]
 800d1a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	689a      	ldr	r2, [r3, #8]
 800d1a8:	683b      	ldr	r3, [r7, #0]
 800d1aa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	689b      	ldr	r3, [r3, #8]
 800d1b0:	683a      	ldr	r2, [r7, #0]
 800d1b2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	683a      	ldr	r2, [r7, #0]
 800d1b8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800d1ba:	683b      	ldr	r3, [r7, #0]
 800d1bc:	687a      	ldr	r2, [r7, #4]
 800d1be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	1c5a      	adds	r2, r3, #1
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	601a      	str	r2, [r3, #0]
}
 800d1ca:	bf00      	nop
 800d1cc:	3714      	adds	r7, #20
 800d1ce:	46bd      	mov	sp, r7
 800d1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d4:	4770      	bx	lr

0800d1d6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d1d6:	b480      	push	{r7}
 800d1d8:	b085      	sub	sp, #20
 800d1da:	af00      	add	r7, sp, #0
 800d1dc:	6078      	str	r0, [r7, #4]
 800d1de:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d1e0:	683b      	ldr	r3, [r7, #0]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d1e6:	68bb      	ldr	r3, [r7, #8]
 800d1e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1ec:	d103      	bne.n	800d1f6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	691b      	ldr	r3, [r3, #16]
 800d1f2:	60fb      	str	r3, [r7, #12]
 800d1f4:	e00c      	b.n	800d210 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	3308      	adds	r3, #8
 800d1fa:	60fb      	str	r3, [r7, #12]
 800d1fc:	e002      	b.n	800d204 <vListInsert+0x2e>
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	685b      	ldr	r3, [r3, #4]
 800d202:	60fb      	str	r3, [r7, #12]
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	685b      	ldr	r3, [r3, #4]
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	68ba      	ldr	r2, [r7, #8]
 800d20c:	429a      	cmp	r2, r3
 800d20e:	d2f6      	bcs.n	800d1fe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	685a      	ldr	r2, [r3, #4]
 800d214:	683b      	ldr	r3, [r7, #0]
 800d216:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d218:	683b      	ldr	r3, [r7, #0]
 800d21a:	685b      	ldr	r3, [r3, #4]
 800d21c:	683a      	ldr	r2, [r7, #0]
 800d21e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d220:	683b      	ldr	r3, [r7, #0]
 800d222:	68fa      	ldr	r2, [r7, #12]
 800d224:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	683a      	ldr	r2, [r7, #0]
 800d22a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800d22c:	683b      	ldr	r3, [r7, #0]
 800d22e:	687a      	ldr	r2, [r7, #4]
 800d230:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	1c5a      	adds	r2, r3, #1
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	601a      	str	r2, [r3, #0]
}
 800d23c:	bf00      	nop
 800d23e:	3714      	adds	r7, #20
 800d240:	46bd      	mov	sp, r7
 800d242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d246:	4770      	bx	lr

0800d248 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d248:	b480      	push	{r7}
 800d24a:	b085      	sub	sp, #20
 800d24c:	af00      	add	r7, sp, #0
 800d24e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	691b      	ldr	r3, [r3, #16]
 800d254:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	685b      	ldr	r3, [r3, #4]
 800d25a:	687a      	ldr	r2, [r7, #4]
 800d25c:	6892      	ldr	r2, [r2, #8]
 800d25e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	689b      	ldr	r3, [r3, #8]
 800d264:	687a      	ldr	r2, [r7, #4]
 800d266:	6852      	ldr	r2, [r2, #4]
 800d268:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	685b      	ldr	r3, [r3, #4]
 800d26e:	687a      	ldr	r2, [r7, #4]
 800d270:	429a      	cmp	r2, r3
 800d272:	d103      	bne.n	800d27c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	689a      	ldr	r2, [r3, #8]
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	2200      	movs	r2, #0
 800d280:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	1e5a      	subs	r2, r3, #1
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	681b      	ldr	r3, [r3, #0]
}
 800d290:	4618      	mov	r0, r3
 800d292:	3714      	adds	r7, #20
 800d294:	46bd      	mov	sp, r7
 800d296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d29a:	4770      	bx	lr

0800d29c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d29c:	b580      	push	{r7, lr}
 800d29e:	b084      	sub	sp, #16
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	6078      	str	r0, [r7, #4]
 800d2a4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d10a      	bne.n	800d2c6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d2b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2b4:	f383 8811 	msr	BASEPRI, r3
 800d2b8:	f3bf 8f6f 	isb	sy
 800d2bc:	f3bf 8f4f 	dsb	sy
 800d2c0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800d2c2:	bf00      	nop
 800d2c4:	e7fe      	b.n	800d2c4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d2c6:	f002 fc3d 	bl	800fb44 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	681a      	ldr	r2, [r3, #0]
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d2d2:	68f9      	ldr	r1, [r7, #12]
 800d2d4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d2d6:	fb01 f303 	mul.w	r3, r1, r3
 800d2da:	441a      	add	r2, r3
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	2200      	movs	r2, #0
 800d2e4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	681a      	ldr	r2, [r3, #0]
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	681a      	ldr	r2, [r3, #0]
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d2f6:	3b01      	subs	r3, #1
 800d2f8:	68f9      	ldr	r1, [r7, #12]
 800d2fa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d2fc:	fb01 f303 	mul.w	r3, r1, r3
 800d300:	441a      	add	r2, r3
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	22ff      	movs	r2, #255	; 0xff
 800d30a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	22ff      	movs	r2, #255	; 0xff
 800d312:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800d316:	683b      	ldr	r3, [r7, #0]
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d114      	bne.n	800d346 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	691b      	ldr	r3, [r3, #16]
 800d320:	2b00      	cmp	r3, #0
 800d322:	d01a      	beq.n	800d35a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	3310      	adds	r3, #16
 800d328:	4618      	mov	r0, r3
 800d32a:	f001 fb49 	bl	800e9c0 <xTaskRemoveFromEventList>
 800d32e:	4603      	mov	r3, r0
 800d330:	2b00      	cmp	r3, #0
 800d332:	d012      	beq.n	800d35a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d334:	4b0c      	ldr	r3, [pc, #48]	; (800d368 <xQueueGenericReset+0xcc>)
 800d336:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d33a:	601a      	str	r2, [r3, #0]
 800d33c:	f3bf 8f4f 	dsb	sy
 800d340:	f3bf 8f6f 	isb	sy
 800d344:	e009      	b.n	800d35a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	3310      	adds	r3, #16
 800d34a:	4618      	mov	r0, r3
 800d34c:	f7ff fef2 	bl	800d134 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	3324      	adds	r3, #36	; 0x24
 800d354:	4618      	mov	r0, r3
 800d356:	f7ff feed 	bl	800d134 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d35a:	f002 fc23 	bl	800fba4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d35e:	2301      	movs	r3, #1
}
 800d360:	4618      	mov	r0, r3
 800d362:	3710      	adds	r7, #16
 800d364:	46bd      	mov	sp, r7
 800d366:	bd80      	pop	{r7, pc}
 800d368:	e000ed04 	.word	0xe000ed04

0800d36c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d36c:	b580      	push	{r7, lr}
 800d36e:	b08e      	sub	sp, #56	; 0x38
 800d370:	af02      	add	r7, sp, #8
 800d372:	60f8      	str	r0, [r7, #12]
 800d374:	60b9      	str	r1, [r7, #8]
 800d376:	607a      	str	r2, [r7, #4]
 800d378:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d37a:	68fb      	ldr	r3, [r7, #12]
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d10a      	bne.n	800d396 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800d380:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d384:	f383 8811 	msr	BASEPRI, r3
 800d388:	f3bf 8f6f 	isb	sy
 800d38c:	f3bf 8f4f 	dsb	sy
 800d390:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d392:	bf00      	nop
 800d394:	e7fe      	b.n	800d394 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d396:	683b      	ldr	r3, [r7, #0]
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d10a      	bne.n	800d3b2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800d39c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3a0:	f383 8811 	msr	BASEPRI, r3
 800d3a4:	f3bf 8f6f 	isb	sy
 800d3a8:	f3bf 8f4f 	dsb	sy
 800d3ac:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d3ae:	bf00      	nop
 800d3b0:	e7fe      	b.n	800d3b0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d002      	beq.n	800d3be <xQueueGenericCreateStatic+0x52>
 800d3b8:	68bb      	ldr	r3, [r7, #8]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d001      	beq.n	800d3c2 <xQueueGenericCreateStatic+0x56>
 800d3be:	2301      	movs	r3, #1
 800d3c0:	e000      	b.n	800d3c4 <xQueueGenericCreateStatic+0x58>
 800d3c2:	2300      	movs	r3, #0
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d10a      	bne.n	800d3de <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800d3c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3cc:	f383 8811 	msr	BASEPRI, r3
 800d3d0:	f3bf 8f6f 	isb	sy
 800d3d4:	f3bf 8f4f 	dsb	sy
 800d3d8:	623b      	str	r3, [r7, #32]
}
 800d3da:	bf00      	nop
 800d3dc:	e7fe      	b.n	800d3dc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d102      	bne.n	800d3ea <xQueueGenericCreateStatic+0x7e>
 800d3e4:	68bb      	ldr	r3, [r7, #8]
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d101      	bne.n	800d3ee <xQueueGenericCreateStatic+0x82>
 800d3ea:	2301      	movs	r3, #1
 800d3ec:	e000      	b.n	800d3f0 <xQueueGenericCreateStatic+0x84>
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d10a      	bne.n	800d40a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800d3f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3f8:	f383 8811 	msr	BASEPRI, r3
 800d3fc:	f3bf 8f6f 	isb	sy
 800d400:	f3bf 8f4f 	dsb	sy
 800d404:	61fb      	str	r3, [r7, #28]
}
 800d406:	bf00      	nop
 800d408:	e7fe      	b.n	800d408 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d40a:	2348      	movs	r3, #72	; 0x48
 800d40c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d40e:	697b      	ldr	r3, [r7, #20]
 800d410:	2b48      	cmp	r3, #72	; 0x48
 800d412:	d00a      	beq.n	800d42a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800d414:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d418:	f383 8811 	msr	BASEPRI, r3
 800d41c:	f3bf 8f6f 	isb	sy
 800d420:	f3bf 8f4f 	dsb	sy
 800d424:	61bb      	str	r3, [r7, #24]
}
 800d426:	bf00      	nop
 800d428:	e7fe      	b.n	800d428 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d42a:	683b      	ldr	r3, [r7, #0]
 800d42c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800d42e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d430:	2b00      	cmp	r3, #0
 800d432:	d00d      	beq.n	800d450 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d436:	2201      	movs	r2, #1
 800d438:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d43c:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800d440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d442:	9300      	str	r3, [sp, #0]
 800d444:	4613      	mov	r3, r2
 800d446:	687a      	ldr	r2, [r7, #4]
 800d448:	68b9      	ldr	r1, [r7, #8]
 800d44a:	68f8      	ldr	r0, [r7, #12]
 800d44c:	f000 f843 	bl	800d4d6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800d450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800d452:	4618      	mov	r0, r3
 800d454:	3730      	adds	r7, #48	; 0x30
 800d456:	46bd      	mov	sp, r7
 800d458:	bd80      	pop	{r7, pc}

0800d45a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d45a:	b580      	push	{r7, lr}
 800d45c:	b08a      	sub	sp, #40	; 0x28
 800d45e:	af02      	add	r7, sp, #8
 800d460:	60f8      	str	r0, [r7, #12]
 800d462:	60b9      	str	r1, [r7, #8]
 800d464:	4613      	mov	r3, r2
 800d466:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d10a      	bne.n	800d484 <xQueueGenericCreate+0x2a>
	__asm volatile
 800d46e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d472:	f383 8811 	msr	BASEPRI, r3
 800d476:	f3bf 8f6f 	isb	sy
 800d47a:	f3bf 8f4f 	dsb	sy
 800d47e:	613b      	str	r3, [r7, #16]
}
 800d480:	bf00      	nop
 800d482:	e7fe      	b.n	800d482 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800d484:	68bb      	ldr	r3, [r7, #8]
 800d486:	2b00      	cmp	r3, #0
 800d488:	d102      	bne.n	800d490 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800d48a:	2300      	movs	r3, #0
 800d48c:	61fb      	str	r3, [r7, #28]
 800d48e:	e004      	b.n	800d49a <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	68ba      	ldr	r2, [r7, #8]
 800d494:	fb02 f303 	mul.w	r3, r2, r3
 800d498:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800d49a:	69fb      	ldr	r3, [r7, #28]
 800d49c:	3348      	adds	r3, #72	; 0x48
 800d49e:	4618      	mov	r0, r3
 800d4a0:	f002 fc72 	bl	800fd88 <pvPortMalloc>
 800d4a4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d4a6:	69bb      	ldr	r3, [r7, #24]
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d00f      	beq.n	800d4cc <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800d4ac:	69bb      	ldr	r3, [r7, #24]
 800d4ae:	3348      	adds	r3, #72	; 0x48
 800d4b0:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800d4b2:	69bb      	ldr	r3, [r7, #24]
 800d4b4:	2200      	movs	r2, #0
 800d4b6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d4ba:	79fa      	ldrb	r2, [r7, #7]
 800d4bc:	69bb      	ldr	r3, [r7, #24]
 800d4be:	9300      	str	r3, [sp, #0]
 800d4c0:	4613      	mov	r3, r2
 800d4c2:	697a      	ldr	r2, [r7, #20]
 800d4c4:	68b9      	ldr	r1, [r7, #8]
 800d4c6:	68f8      	ldr	r0, [r7, #12]
 800d4c8:	f000 f805 	bl	800d4d6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800d4cc:	69bb      	ldr	r3, [r7, #24]
	}
 800d4ce:	4618      	mov	r0, r3
 800d4d0:	3720      	adds	r7, #32
 800d4d2:	46bd      	mov	sp, r7
 800d4d4:	bd80      	pop	{r7, pc}

0800d4d6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d4d6:	b580      	push	{r7, lr}
 800d4d8:	b084      	sub	sp, #16
 800d4da:	af00      	add	r7, sp, #0
 800d4dc:	60f8      	str	r0, [r7, #12]
 800d4de:	60b9      	str	r1, [r7, #8]
 800d4e0:	607a      	str	r2, [r7, #4]
 800d4e2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d4e4:	68bb      	ldr	r3, [r7, #8]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d103      	bne.n	800d4f2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d4ea:	69bb      	ldr	r3, [r7, #24]
 800d4ec:	69ba      	ldr	r2, [r7, #24]
 800d4ee:	601a      	str	r2, [r3, #0]
 800d4f0:	e002      	b.n	800d4f8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d4f2:	69bb      	ldr	r3, [r7, #24]
 800d4f4:	687a      	ldr	r2, [r7, #4]
 800d4f6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d4f8:	69bb      	ldr	r3, [r7, #24]
 800d4fa:	68fa      	ldr	r2, [r7, #12]
 800d4fc:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d4fe:	69bb      	ldr	r3, [r7, #24]
 800d500:	68ba      	ldr	r2, [r7, #8]
 800d502:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d504:	2101      	movs	r1, #1
 800d506:	69b8      	ldr	r0, [r7, #24]
 800d508:	f7ff fec8 	bl	800d29c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d50c:	bf00      	nop
 800d50e:	3710      	adds	r7, #16
 800d510:	46bd      	mov	sp, r7
 800d512:	bd80      	pop	{r7, pc}

0800d514 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800d514:	b580      	push	{r7, lr}
 800d516:	b082      	sub	sp, #8
 800d518:	af00      	add	r7, sp, #0
 800d51a:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d00e      	beq.n	800d540 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	2200      	movs	r2, #0
 800d526:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	2200      	movs	r2, #0
 800d52c:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	2200      	movs	r2, #0
 800d532:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800d534:	2300      	movs	r3, #0
 800d536:	2200      	movs	r2, #0
 800d538:	2100      	movs	r1, #0
 800d53a:	6878      	ldr	r0, [r7, #4]
 800d53c:	f000 f838 	bl	800d5b0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800d540:	bf00      	nop
 800d542:	3708      	adds	r7, #8
 800d544:	46bd      	mov	sp, r7
 800d546:	bd80      	pop	{r7, pc}

0800d548 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800d548:	b580      	push	{r7, lr}
 800d54a:	b086      	sub	sp, #24
 800d54c:	af00      	add	r7, sp, #0
 800d54e:	4603      	mov	r3, r0
 800d550:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d552:	2301      	movs	r3, #1
 800d554:	617b      	str	r3, [r7, #20]
 800d556:	2300      	movs	r3, #0
 800d558:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800d55a:	79fb      	ldrb	r3, [r7, #7]
 800d55c:	461a      	mov	r2, r3
 800d55e:	6939      	ldr	r1, [r7, #16]
 800d560:	6978      	ldr	r0, [r7, #20]
 800d562:	f7ff ff7a 	bl	800d45a <xQueueGenericCreate>
 800d566:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800d568:	68f8      	ldr	r0, [r7, #12]
 800d56a:	f7ff ffd3 	bl	800d514 <prvInitialiseMutex>

		return pxNewQueue;
 800d56e:	68fb      	ldr	r3, [r7, #12]
	}
 800d570:	4618      	mov	r0, r3
 800d572:	3718      	adds	r7, #24
 800d574:	46bd      	mov	sp, r7
 800d576:	bd80      	pop	{r7, pc}

0800d578 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800d578:	b580      	push	{r7, lr}
 800d57a:	b088      	sub	sp, #32
 800d57c:	af02      	add	r7, sp, #8
 800d57e:	4603      	mov	r3, r0
 800d580:	6039      	str	r1, [r7, #0]
 800d582:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d584:	2301      	movs	r3, #1
 800d586:	617b      	str	r3, [r7, #20]
 800d588:	2300      	movs	r3, #0
 800d58a:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800d58c:	79fb      	ldrb	r3, [r7, #7]
 800d58e:	9300      	str	r3, [sp, #0]
 800d590:	683b      	ldr	r3, [r7, #0]
 800d592:	2200      	movs	r2, #0
 800d594:	6939      	ldr	r1, [r7, #16]
 800d596:	6978      	ldr	r0, [r7, #20]
 800d598:	f7ff fee8 	bl	800d36c <xQueueGenericCreateStatic>
 800d59c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800d59e:	68f8      	ldr	r0, [r7, #12]
 800d5a0:	f7ff ffb8 	bl	800d514 <prvInitialiseMutex>

		return pxNewQueue;
 800d5a4:	68fb      	ldr	r3, [r7, #12]
	}
 800d5a6:	4618      	mov	r0, r3
 800d5a8:	3718      	adds	r7, #24
 800d5aa:	46bd      	mov	sp, r7
 800d5ac:	bd80      	pop	{r7, pc}
	...

0800d5b0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b08e      	sub	sp, #56	; 0x38
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	60f8      	str	r0, [r7, #12]
 800d5b8:	60b9      	str	r1, [r7, #8]
 800d5ba:	607a      	str	r2, [r7, #4]
 800d5bc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d5be:	2300      	movs	r3, #0
 800d5c0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d5c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d10a      	bne.n	800d5e2 <xQueueGenericSend+0x32>
	__asm volatile
 800d5cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5d0:	f383 8811 	msr	BASEPRI, r3
 800d5d4:	f3bf 8f6f 	isb	sy
 800d5d8:	f3bf 8f4f 	dsb	sy
 800d5dc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d5de:	bf00      	nop
 800d5e0:	e7fe      	b.n	800d5e0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d5e2:	68bb      	ldr	r3, [r7, #8]
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d103      	bne.n	800d5f0 <xQueueGenericSend+0x40>
 800d5e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d101      	bne.n	800d5f4 <xQueueGenericSend+0x44>
 800d5f0:	2301      	movs	r3, #1
 800d5f2:	e000      	b.n	800d5f6 <xQueueGenericSend+0x46>
 800d5f4:	2300      	movs	r3, #0
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d10a      	bne.n	800d610 <xQueueGenericSend+0x60>
	__asm volatile
 800d5fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5fe:	f383 8811 	msr	BASEPRI, r3
 800d602:	f3bf 8f6f 	isb	sy
 800d606:	f3bf 8f4f 	dsb	sy
 800d60a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d60c:	bf00      	nop
 800d60e:	e7fe      	b.n	800d60e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d610:	683b      	ldr	r3, [r7, #0]
 800d612:	2b02      	cmp	r3, #2
 800d614:	d103      	bne.n	800d61e <xQueueGenericSend+0x6e>
 800d616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d618:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d61a:	2b01      	cmp	r3, #1
 800d61c:	d101      	bne.n	800d622 <xQueueGenericSend+0x72>
 800d61e:	2301      	movs	r3, #1
 800d620:	e000      	b.n	800d624 <xQueueGenericSend+0x74>
 800d622:	2300      	movs	r3, #0
 800d624:	2b00      	cmp	r3, #0
 800d626:	d10a      	bne.n	800d63e <xQueueGenericSend+0x8e>
	__asm volatile
 800d628:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d62c:	f383 8811 	msr	BASEPRI, r3
 800d630:	f3bf 8f6f 	isb	sy
 800d634:	f3bf 8f4f 	dsb	sy
 800d638:	623b      	str	r3, [r7, #32]
}
 800d63a:	bf00      	nop
 800d63c:	e7fe      	b.n	800d63c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d63e:	f001 fb85 	bl	800ed4c <xTaskGetSchedulerState>
 800d642:	4603      	mov	r3, r0
 800d644:	2b00      	cmp	r3, #0
 800d646:	d102      	bne.n	800d64e <xQueueGenericSend+0x9e>
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d101      	bne.n	800d652 <xQueueGenericSend+0xa2>
 800d64e:	2301      	movs	r3, #1
 800d650:	e000      	b.n	800d654 <xQueueGenericSend+0xa4>
 800d652:	2300      	movs	r3, #0
 800d654:	2b00      	cmp	r3, #0
 800d656:	d10a      	bne.n	800d66e <xQueueGenericSend+0xbe>
	__asm volatile
 800d658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d65c:	f383 8811 	msr	BASEPRI, r3
 800d660:	f3bf 8f6f 	isb	sy
 800d664:	f3bf 8f4f 	dsb	sy
 800d668:	61fb      	str	r3, [r7, #28]
}
 800d66a:	bf00      	nop
 800d66c:	e7fe      	b.n	800d66c <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d66e:	f002 fa69 	bl	800fb44 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d674:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d67a:	429a      	cmp	r2, r3
 800d67c:	d302      	bcc.n	800d684 <xQueueGenericSend+0xd4>
 800d67e:	683b      	ldr	r3, [r7, #0]
 800d680:	2b02      	cmp	r3, #2
 800d682:	d129      	bne.n	800d6d8 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d684:	683a      	ldr	r2, [r7, #0]
 800d686:	68b9      	ldr	r1, [r7, #8]
 800d688:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d68a:	f000 fb2b 	bl	800dce4 <prvCopyDataToQueue>
 800d68e:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d694:	2b00      	cmp	r3, #0
 800d696:	d010      	beq.n	800d6ba <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d69a:	3324      	adds	r3, #36	; 0x24
 800d69c:	4618      	mov	r0, r3
 800d69e:	f001 f98f 	bl	800e9c0 <xTaskRemoveFromEventList>
 800d6a2:	4603      	mov	r3, r0
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d013      	beq.n	800d6d0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d6a8:	4b3f      	ldr	r3, [pc, #252]	; (800d7a8 <xQueueGenericSend+0x1f8>)
 800d6aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d6ae:	601a      	str	r2, [r3, #0]
 800d6b0:	f3bf 8f4f 	dsb	sy
 800d6b4:	f3bf 8f6f 	isb	sy
 800d6b8:	e00a      	b.n	800d6d0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d6ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d007      	beq.n	800d6d0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d6c0:	4b39      	ldr	r3, [pc, #228]	; (800d7a8 <xQueueGenericSend+0x1f8>)
 800d6c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d6c6:	601a      	str	r2, [r3, #0]
 800d6c8:	f3bf 8f4f 	dsb	sy
 800d6cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d6d0:	f002 fa68 	bl	800fba4 <vPortExitCritical>
				return pdPASS;
 800d6d4:	2301      	movs	r3, #1
 800d6d6:	e063      	b.n	800d7a0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d103      	bne.n	800d6e6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d6de:	f002 fa61 	bl	800fba4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d6e2:	2300      	movs	r3, #0
 800d6e4:	e05c      	b.n	800d7a0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d6e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d106      	bne.n	800d6fa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d6ec:	f107 0314 	add.w	r3, r7, #20
 800d6f0:	4618      	mov	r0, r3
 800d6f2:	f001 f9c7 	bl	800ea84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d6f6:	2301      	movs	r3, #1
 800d6f8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d6fa:	f002 fa53 	bl	800fba4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d6fe:	f000 ff23 	bl	800e548 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d702:	f002 fa1f 	bl	800fb44 <vPortEnterCritical>
 800d706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d708:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d70c:	b25b      	sxtb	r3, r3
 800d70e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d712:	d103      	bne.n	800d71c <xQueueGenericSend+0x16c>
 800d714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d716:	2200      	movs	r2, #0
 800d718:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d71c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d71e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d722:	b25b      	sxtb	r3, r3
 800d724:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d728:	d103      	bne.n	800d732 <xQueueGenericSend+0x182>
 800d72a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d72c:	2200      	movs	r2, #0
 800d72e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d732:	f002 fa37 	bl	800fba4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d736:	1d3a      	adds	r2, r7, #4
 800d738:	f107 0314 	add.w	r3, r7, #20
 800d73c:	4611      	mov	r1, r2
 800d73e:	4618      	mov	r0, r3
 800d740:	f001 f9b6 	bl	800eab0 <xTaskCheckForTimeOut>
 800d744:	4603      	mov	r3, r0
 800d746:	2b00      	cmp	r3, #0
 800d748:	d124      	bne.n	800d794 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d74a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d74c:	f000 fbc2 	bl	800ded4 <prvIsQueueFull>
 800d750:	4603      	mov	r3, r0
 800d752:	2b00      	cmp	r3, #0
 800d754:	d018      	beq.n	800d788 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d758:	3310      	adds	r3, #16
 800d75a:	687a      	ldr	r2, [r7, #4]
 800d75c:	4611      	mov	r1, r2
 800d75e:	4618      	mov	r0, r3
 800d760:	f001 f8de 	bl	800e920 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d764:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d766:	f000 fb4d 	bl	800de04 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d76a:	f000 fefb 	bl	800e564 <xTaskResumeAll>
 800d76e:	4603      	mov	r3, r0
 800d770:	2b00      	cmp	r3, #0
 800d772:	f47f af7c 	bne.w	800d66e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800d776:	4b0c      	ldr	r3, [pc, #48]	; (800d7a8 <xQueueGenericSend+0x1f8>)
 800d778:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d77c:	601a      	str	r2, [r3, #0]
 800d77e:	f3bf 8f4f 	dsb	sy
 800d782:	f3bf 8f6f 	isb	sy
 800d786:	e772      	b.n	800d66e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d788:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d78a:	f000 fb3b 	bl	800de04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d78e:	f000 fee9 	bl	800e564 <xTaskResumeAll>
 800d792:	e76c      	b.n	800d66e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d794:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d796:	f000 fb35 	bl	800de04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d79a:	f000 fee3 	bl	800e564 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d79e:	2300      	movs	r3, #0
		}
	}
}
 800d7a0:	4618      	mov	r0, r3
 800d7a2:	3738      	adds	r7, #56	; 0x38
 800d7a4:	46bd      	mov	sp, r7
 800d7a6:	bd80      	pop	{r7, pc}
 800d7a8:	e000ed04 	.word	0xe000ed04

0800d7ac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d7ac:	b580      	push	{r7, lr}
 800d7ae:	b08e      	sub	sp, #56	; 0x38
 800d7b0:	af00      	add	r7, sp, #0
 800d7b2:	60f8      	str	r0, [r7, #12]
 800d7b4:	60b9      	str	r1, [r7, #8]
 800d7b6:	607a      	str	r2, [r7, #4]
 800d7b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d7be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d10a      	bne.n	800d7da <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800d7c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7c8:	f383 8811 	msr	BASEPRI, r3
 800d7cc:	f3bf 8f6f 	isb	sy
 800d7d0:	f3bf 8f4f 	dsb	sy
 800d7d4:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d7d6:	bf00      	nop
 800d7d8:	e7fe      	b.n	800d7d8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d7da:	68bb      	ldr	r3, [r7, #8]
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d103      	bne.n	800d7e8 <xQueueGenericSendFromISR+0x3c>
 800d7e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d101      	bne.n	800d7ec <xQueueGenericSendFromISR+0x40>
 800d7e8:	2301      	movs	r3, #1
 800d7ea:	e000      	b.n	800d7ee <xQueueGenericSendFromISR+0x42>
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d10a      	bne.n	800d808 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800d7f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7f6:	f383 8811 	msr	BASEPRI, r3
 800d7fa:	f3bf 8f6f 	isb	sy
 800d7fe:	f3bf 8f4f 	dsb	sy
 800d802:	623b      	str	r3, [r7, #32]
}
 800d804:	bf00      	nop
 800d806:	e7fe      	b.n	800d806 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d808:	683b      	ldr	r3, [r7, #0]
 800d80a:	2b02      	cmp	r3, #2
 800d80c:	d103      	bne.n	800d816 <xQueueGenericSendFromISR+0x6a>
 800d80e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d810:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d812:	2b01      	cmp	r3, #1
 800d814:	d101      	bne.n	800d81a <xQueueGenericSendFromISR+0x6e>
 800d816:	2301      	movs	r3, #1
 800d818:	e000      	b.n	800d81c <xQueueGenericSendFromISR+0x70>
 800d81a:	2300      	movs	r3, #0
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d10a      	bne.n	800d836 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800d820:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d824:	f383 8811 	msr	BASEPRI, r3
 800d828:	f3bf 8f6f 	isb	sy
 800d82c:	f3bf 8f4f 	dsb	sy
 800d830:	61fb      	str	r3, [r7, #28]
}
 800d832:	bf00      	nop
 800d834:	e7fe      	b.n	800d834 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d836:	f002 fa67 	bl	800fd08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d83a:	f3ef 8211 	mrs	r2, BASEPRI
 800d83e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d842:	f383 8811 	msr	BASEPRI, r3
 800d846:	f3bf 8f6f 	isb	sy
 800d84a:	f3bf 8f4f 	dsb	sy
 800d84e:	61ba      	str	r2, [r7, #24]
 800d850:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d852:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d854:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d858:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d85a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d85c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d85e:	429a      	cmp	r2, r3
 800d860:	d302      	bcc.n	800d868 <xQueueGenericSendFromISR+0xbc>
 800d862:	683b      	ldr	r3, [r7, #0]
 800d864:	2b02      	cmp	r3, #2
 800d866:	d12c      	bne.n	800d8c2 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d86a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d86e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d872:	683a      	ldr	r2, [r7, #0]
 800d874:	68b9      	ldr	r1, [r7, #8]
 800d876:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d878:	f000 fa34 	bl	800dce4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d87c:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800d880:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d884:	d112      	bne.n	800d8ac <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d016      	beq.n	800d8bc <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d88e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d890:	3324      	adds	r3, #36	; 0x24
 800d892:	4618      	mov	r0, r3
 800d894:	f001 f894 	bl	800e9c0 <xTaskRemoveFromEventList>
 800d898:	4603      	mov	r3, r0
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d00e      	beq.n	800d8bc <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d00b      	beq.n	800d8bc <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	2201      	movs	r2, #1
 800d8a8:	601a      	str	r2, [r3, #0]
 800d8aa:	e007      	b.n	800d8bc <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d8ac:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d8b0:	3301      	adds	r3, #1
 800d8b2:	b2db      	uxtb	r3, r3
 800d8b4:	b25a      	sxtb	r2, r3
 800d8b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800d8bc:	2301      	movs	r3, #1
 800d8be:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800d8c0:	e001      	b.n	800d8c6 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	637b      	str	r3, [r7, #52]	; 0x34
 800d8c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8c8:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d8ca:	693b      	ldr	r3, [r7, #16]
 800d8cc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d8d0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d8d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800d8d4:	4618      	mov	r0, r3
 800d8d6:	3738      	adds	r7, #56	; 0x38
 800d8d8:	46bd      	mov	sp, r7
 800d8da:	bd80      	pop	{r7, pc}

0800d8dc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d8dc:	b580      	push	{r7, lr}
 800d8de:	b08c      	sub	sp, #48	; 0x30
 800d8e0:	af00      	add	r7, sp, #0
 800d8e2:	60f8      	str	r0, [r7, #12]
 800d8e4:	60b9      	str	r1, [r7, #8]
 800d8e6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d8e8:	2300      	movs	r3, #0
 800d8ea:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d8f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d10a      	bne.n	800d90c <xQueueReceive+0x30>
	__asm volatile
 800d8f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8fa:	f383 8811 	msr	BASEPRI, r3
 800d8fe:	f3bf 8f6f 	isb	sy
 800d902:	f3bf 8f4f 	dsb	sy
 800d906:	623b      	str	r3, [r7, #32]
}
 800d908:	bf00      	nop
 800d90a:	e7fe      	b.n	800d90a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d90c:	68bb      	ldr	r3, [r7, #8]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d103      	bne.n	800d91a <xQueueReceive+0x3e>
 800d912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d916:	2b00      	cmp	r3, #0
 800d918:	d101      	bne.n	800d91e <xQueueReceive+0x42>
 800d91a:	2301      	movs	r3, #1
 800d91c:	e000      	b.n	800d920 <xQueueReceive+0x44>
 800d91e:	2300      	movs	r3, #0
 800d920:	2b00      	cmp	r3, #0
 800d922:	d10a      	bne.n	800d93a <xQueueReceive+0x5e>
	__asm volatile
 800d924:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d928:	f383 8811 	msr	BASEPRI, r3
 800d92c:	f3bf 8f6f 	isb	sy
 800d930:	f3bf 8f4f 	dsb	sy
 800d934:	61fb      	str	r3, [r7, #28]
}
 800d936:	bf00      	nop
 800d938:	e7fe      	b.n	800d938 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d93a:	f001 fa07 	bl	800ed4c <xTaskGetSchedulerState>
 800d93e:	4603      	mov	r3, r0
 800d940:	2b00      	cmp	r3, #0
 800d942:	d102      	bne.n	800d94a <xQueueReceive+0x6e>
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	2b00      	cmp	r3, #0
 800d948:	d101      	bne.n	800d94e <xQueueReceive+0x72>
 800d94a:	2301      	movs	r3, #1
 800d94c:	e000      	b.n	800d950 <xQueueReceive+0x74>
 800d94e:	2300      	movs	r3, #0
 800d950:	2b00      	cmp	r3, #0
 800d952:	d10a      	bne.n	800d96a <xQueueReceive+0x8e>
	__asm volatile
 800d954:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d958:	f383 8811 	msr	BASEPRI, r3
 800d95c:	f3bf 8f6f 	isb	sy
 800d960:	f3bf 8f4f 	dsb	sy
 800d964:	61bb      	str	r3, [r7, #24]
}
 800d966:	bf00      	nop
 800d968:	e7fe      	b.n	800d968 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800d96a:	f002 f8eb 	bl	800fb44 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d96e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d970:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d972:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d976:	2b00      	cmp	r3, #0
 800d978:	d01f      	beq.n	800d9ba <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d97a:	68b9      	ldr	r1, [r7, #8]
 800d97c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d97e:	f000 fa1b 	bl	800ddb8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d984:	1e5a      	subs	r2, r3, #1
 800d986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d988:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d98a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d98c:	691b      	ldr	r3, [r3, #16]
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d00f      	beq.n	800d9b2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d994:	3310      	adds	r3, #16
 800d996:	4618      	mov	r0, r3
 800d998:	f001 f812 	bl	800e9c0 <xTaskRemoveFromEventList>
 800d99c:	4603      	mov	r3, r0
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d007      	beq.n	800d9b2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d9a2:	4b3d      	ldr	r3, [pc, #244]	; (800da98 <xQueueReceive+0x1bc>)
 800d9a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d9a8:	601a      	str	r2, [r3, #0]
 800d9aa:	f3bf 8f4f 	dsb	sy
 800d9ae:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d9b2:	f002 f8f7 	bl	800fba4 <vPortExitCritical>
				return pdPASS;
 800d9b6:	2301      	movs	r3, #1
 800d9b8:	e069      	b.n	800da8e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d103      	bne.n	800d9c8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d9c0:	f002 f8f0 	bl	800fba4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	e062      	b.n	800da8e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d9c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d106      	bne.n	800d9dc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d9ce:	f107 0310 	add.w	r3, r7, #16
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	f001 f856 	bl	800ea84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d9d8:	2301      	movs	r3, #1
 800d9da:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d9dc:	f002 f8e2 	bl	800fba4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d9e0:	f000 fdb2 	bl	800e548 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d9e4:	f002 f8ae 	bl	800fb44 <vPortEnterCritical>
 800d9e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d9ee:	b25b      	sxtb	r3, r3
 800d9f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9f4:	d103      	bne.n	800d9fe <xQueueReceive+0x122>
 800d9f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9f8:	2200      	movs	r2, #0
 800d9fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d9fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da00:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800da04:	b25b      	sxtb	r3, r3
 800da06:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da0a:	d103      	bne.n	800da14 <xQueueReceive+0x138>
 800da0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da0e:	2200      	movs	r2, #0
 800da10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800da14:	f002 f8c6 	bl	800fba4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800da18:	1d3a      	adds	r2, r7, #4
 800da1a:	f107 0310 	add.w	r3, r7, #16
 800da1e:	4611      	mov	r1, r2
 800da20:	4618      	mov	r0, r3
 800da22:	f001 f845 	bl	800eab0 <xTaskCheckForTimeOut>
 800da26:	4603      	mov	r3, r0
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d123      	bne.n	800da74 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800da2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800da2e:	f000 fa3b 	bl	800dea8 <prvIsQueueEmpty>
 800da32:	4603      	mov	r3, r0
 800da34:	2b00      	cmp	r3, #0
 800da36:	d017      	beq.n	800da68 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800da38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da3a:	3324      	adds	r3, #36	; 0x24
 800da3c:	687a      	ldr	r2, [r7, #4]
 800da3e:	4611      	mov	r1, r2
 800da40:	4618      	mov	r0, r3
 800da42:	f000 ff6d 	bl	800e920 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800da46:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800da48:	f000 f9dc 	bl	800de04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800da4c:	f000 fd8a 	bl	800e564 <xTaskResumeAll>
 800da50:	4603      	mov	r3, r0
 800da52:	2b00      	cmp	r3, #0
 800da54:	d189      	bne.n	800d96a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800da56:	4b10      	ldr	r3, [pc, #64]	; (800da98 <xQueueReceive+0x1bc>)
 800da58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800da5c:	601a      	str	r2, [r3, #0]
 800da5e:	f3bf 8f4f 	dsb	sy
 800da62:	f3bf 8f6f 	isb	sy
 800da66:	e780      	b.n	800d96a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800da68:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800da6a:	f000 f9cb 	bl	800de04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800da6e:	f000 fd79 	bl	800e564 <xTaskResumeAll>
 800da72:	e77a      	b.n	800d96a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800da74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800da76:	f000 f9c5 	bl	800de04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800da7a:	f000 fd73 	bl	800e564 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800da7e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800da80:	f000 fa12 	bl	800dea8 <prvIsQueueEmpty>
 800da84:	4603      	mov	r3, r0
 800da86:	2b00      	cmp	r3, #0
 800da88:	f43f af6f 	beq.w	800d96a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800da8c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800da8e:	4618      	mov	r0, r3
 800da90:	3730      	adds	r7, #48	; 0x30
 800da92:	46bd      	mov	sp, r7
 800da94:	bd80      	pop	{r7, pc}
 800da96:	bf00      	nop
 800da98:	e000ed04 	.word	0xe000ed04

0800da9c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800da9c:	b580      	push	{r7, lr}
 800da9e:	b08e      	sub	sp, #56	; 0x38
 800daa0:	af00      	add	r7, sp, #0
 800daa2:	6078      	str	r0, [r7, #4]
 800daa4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800daa6:	2300      	movs	r3, #0
 800daa8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800daae:	2300      	movs	r3, #0
 800dab0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800dab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d10a      	bne.n	800dace <xQueueSemaphoreTake+0x32>
	__asm volatile
 800dab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dabc:	f383 8811 	msr	BASEPRI, r3
 800dac0:	f3bf 8f6f 	isb	sy
 800dac4:	f3bf 8f4f 	dsb	sy
 800dac8:	623b      	str	r3, [r7, #32]
}
 800daca:	bf00      	nop
 800dacc:	e7fe      	b.n	800dacc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800dace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d00a      	beq.n	800daec <xQueueSemaphoreTake+0x50>
	__asm volatile
 800dad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dada:	f383 8811 	msr	BASEPRI, r3
 800dade:	f3bf 8f6f 	isb	sy
 800dae2:	f3bf 8f4f 	dsb	sy
 800dae6:	61fb      	str	r3, [r7, #28]
}
 800dae8:	bf00      	nop
 800daea:	e7fe      	b.n	800daea <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800daec:	f001 f92e 	bl	800ed4c <xTaskGetSchedulerState>
 800daf0:	4603      	mov	r3, r0
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d102      	bne.n	800dafc <xQueueSemaphoreTake+0x60>
 800daf6:	683b      	ldr	r3, [r7, #0]
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d101      	bne.n	800db00 <xQueueSemaphoreTake+0x64>
 800dafc:	2301      	movs	r3, #1
 800dafe:	e000      	b.n	800db02 <xQueueSemaphoreTake+0x66>
 800db00:	2300      	movs	r3, #0
 800db02:	2b00      	cmp	r3, #0
 800db04:	d10a      	bne.n	800db1c <xQueueSemaphoreTake+0x80>
	__asm volatile
 800db06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db0a:	f383 8811 	msr	BASEPRI, r3
 800db0e:	f3bf 8f6f 	isb	sy
 800db12:	f3bf 8f4f 	dsb	sy
 800db16:	61bb      	str	r3, [r7, #24]
}
 800db18:	bf00      	nop
 800db1a:	e7fe      	b.n	800db1a <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800db1c:	f002 f812 	bl	800fb44 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800db20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db24:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800db26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d024      	beq.n	800db76 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800db2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db2e:	1e5a      	subs	r2, r3, #1
 800db30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db32:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800db34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d104      	bne.n	800db46 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800db3c:	f001 fad0 	bl	800f0e0 <pvTaskIncrementMutexHeldCount>
 800db40:	4602      	mov	r2, r0
 800db42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db44:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800db46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db48:	691b      	ldr	r3, [r3, #16]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d00f      	beq.n	800db6e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800db4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db50:	3310      	adds	r3, #16
 800db52:	4618      	mov	r0, r3
 800db54:	f000 ff34 	bl	800e9c0 <xTaskRemoveFromEventList>
 800db58:	4603      	mov	r3, r0
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d007      	beq.n	800db6e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800db5e:	4b54      	ldr	r3, [pc, #336]	; (800dcb0 <xQueueSemaphoreTake+0x214>)
 800db60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800db64:	601a      	str	r2, [r3, #0]
 800db66:	f3bf 8f4f 	dsb	sy
 800db6a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800db6e:	f002 f819 	bl	800fba4 <vPortExitCritical>
				return pdPASS;
 800db72:	2301      	movs	r3, #1
 800db74:	e097      	b.n	800dca6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800db76:	683b      	ldr	r3, [r7, #0]
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d111      	bne.n	800dba0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800db7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d00a      	beq.n	800db98 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800db82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db86:	f383 8811 	msr	BASEPRI, r3
 800db8a:	f3bf 8f6f 	isb	sy
 800db8e:	f3bf 8f4f 	dsb	sy
 800db92:	617b      	str	r3, [r7, #20]
}
 800db94:	bf00      	nop
 800db96:	e7fe      	b.n	800db96 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800db98:	f002 f804 	bl	800fba4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800db9c:	2300      	movs	r3, #0
 800db9e:	e082      	b.n	800dca6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800dba0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d106      	bne.n	800dbb4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800dba6:	f107 030c 	add.w	r3, r7, #12
 800dbaa:	4618      	mov	r0, r3
 800dbac:	f000 ff6a 	bl	800ea84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800dbb0:	2301      	movs	r3, #1
 800dbb2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800dbb4:	f001 fff6 	bl	800fba4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800dbb8:	f000 fcc6 	bl	800e548 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800dbbc:	f001 ffc2 	bl	800fb44 <vPortEnterCritical>
 800dbc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbc2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dbc6:	b25b      	sxtb	r3, r3
 800dbc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbcc:	d103      	bne.n	800dbd6 <xQueueSemaphoreTake+0x13a>
 800dbce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbd0:	2200      	movs	r2, #0
 800dbd2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dbd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbd8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dbdc:	b25b      	sxtb	r3, r3
 800dbde:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbe2:	d103      	bne.n	800dbec <xQueueSemaphoreTake+0x150>
 800dbe4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800dbec:	f001 ffda 	bl	800fba4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800dbf0:	463a      	mov	r2, r7
 800dbf2:	f107 030c 	add.w	r3, r7, #12
 800dbf6:	4611      	mov	r1, r2
 800dbf8:	4618      	mov	r0, r3
 800dbfa:	f000 ff59 	bl	800eab0 <xTaskCheckForTimeOut>
 800dbfe:	4603      	mov	r3, r0
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d132      	bne.n	800dc6a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dc04:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800dc06:	f000 f94f 	bl	800dea8 <prvIsQueueEmpty>
 800dc0a:	4603      	mov	r3, r0
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d026      	beq.n	800dc5e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dc10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d109      	bne.n	800dc2c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800dc18:	f001 ff94 	bl	800fb44 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800dc1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc1e:	685b      	ldr	r3, [r3, #4]
 800dc20:	4618      	mov	r0, r3
 800dc22:	f001 f8b1 	bl	800ed88 <xTaskPriorityInherit>
 800dc26:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800dc28:	f001 ffbc 	bl	800fba4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800dc2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc2e:	3324      	adds	r3, #36	; 0x24
 800dc30:	683a      	ldr	r2, [r7, #0]
 800dc32:	4611      	mov	r1, r2
 800dc34:	4618      	mov	r0, r3
 800dc36:	f000 fe73 	bl	800e920 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800dc3a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800dc3c:	f000 f8e2 	bl	800de04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800dc40:	f000 fc90 	bl	800e564 <xTaskResumeAll>
 800dc44:	4603      	mov	r3, r0
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	f47f af68 	bne.w	800db1c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800dc4c:	4b18      	ldr	r3, [pc, #96]	; (800dcb0 <xQueueSemaphoreTake+0x214>)
 800dc4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dc52:	601a      	str	r2, [r3, #0]
 800dc54:	f3bf 8f4f 	dsb	sy
 800dc58:	f3bf 8f6f 	isb	sy
 800dc5c:	e75e      	b.n	800db1c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800dc5e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800dc60:	f000 f8d0 	bl	800de04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800dc64:	f000 fc7e 	bl	800e564 <xTaskResumeAll>
 800dc68:	e758      	b.n	800db1c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800dc6a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800dc6c:	f000 f8ca 	bl	800de04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800dc70:	f000 fc78 	bl	800e564 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dc74:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800dc76:	f000 f917 	bl	800dea8 <prvIsQueueEmpty>
 800dc7a:	4603      	mov	r3, r0
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	f43f af4d 	beq.w	800db1c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800dc82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d00d      	beq.n	800dca4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800dc88:	f001 ff5c 	bl	800fb44 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800dc8c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800dc8e:	f000 f811 	bl	800dcb4 <prvGetDisinheritPriorityAfterTimeout>
 800dc92:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 800dc94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc96:	685b      	ldr	r3, [r3, #4]
 800dc98:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800dc9a:	4618      	mov	r0, r3
 800dc9c:	f001 f980 	bl	800efa0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800dca0:	f001 ff80 	bl	800fba4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800dca4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800dca6:	4618      	mov	r0, r3
 800dca8:	3738      	adds	r7, #56	; 0x38
 800dcaa:	46bd      	mov	sp, r7
 800dcac:	bd80      	pop	{r7, pc}
 800dcae:	bf00      	nop
 800dcb0:	e000ed04 	.word	0xe000ed04

0800dcb4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800dcb4:	b480      	push	{r7}
 800dcb6:	b085      	sub	sp, #20
 800dcb8:	af00      	add	r7, sp, #0
 800dcba:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d006      	beq.n	800dcd2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	f1c3 0307 	rsb	r3, r3, #7
 800dcce:	60fb      	str	r3, [r7, #12]
 800dcd0:	e001      	b.n	800dcd6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800dcd2:	2300      	movs	r3, #0
 800dcd4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800dcd6:	68fb      	ldr	r3, [r7, #12]
	}
 800dcd8:	4618      	mov	r0, r3
 800dcda:	3714      	adds	r7, #20
 800dcdc:	46bd      	mov	sp, r7
 800dcde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dce2:	4770      	bx	lr

0800dce4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800dce4:	b580      	push	{r7, lr}
 800dce6:	b086      	sub	sp, #24
 800dce8:	af00      	add	r7, sp, #0
 800dcea:	60f8      	str	r0, [r7, #12]
 800dcec:	60b9      	str	r1, [r7, #8]
 800dcee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dcf8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d10d      	bne.n	800dd1e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d14d      	bne.n	800dda6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	685b      	ldr	r3, [r3, #4]
 800dd0e:	4618      	mov	r0, r3
 800dd10:	f001 f8c0 	bl	800ee94 <xTaskPriorityDisinherit>
 800dd14:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	2200      	movs	r2, #0
 800dd1a:	605a      	str	r2, [r3, #4]
 800dd1c:	e043      	b.n	800dda6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d119      	bne.n	800dd58 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	6898      	ldr	r0, [r3, #8]
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dd2c:	461a      	mov	r2, r3
 800dd2e:	68b9      	ldr	r1, [r7, #8]
 800dd30:	f002 fc16 	bl	8010560 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	689a      	ldr	r2, [r3, #8]
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dd3c:	441a      	add	r2, r3
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	689a      	ldr	r2, [r3, #8]
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	685b      	ldr	r3, [r3, #4]
 800dd4a:	429a      	cmp	r2, r3
 800dd4c:	d32b      	bcc.n	800dda6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	681a      	ldr	r2, [r3, #0]
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	609a      	str	r2, [r3, #8]
 800dd56:	e026      	b.n	800dda6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	68d8      	ldr	r0, [r3, #12]
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dd60:	461a      	mov	r2, r3
 800dd62:	68b9      	ldr	r1, [r7, #8]
 800dd64:	f002 fbfc 	bl	8010560 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	68da      	ldr	r2, [r3, #12]
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dd70:	425b      	negs	r3, r3
 800dd72:	441a      	add	r2, r3
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	68da      	ldr	r2, [r3, #12]
 800dd7c:	68fb      	ldr	r3, [r7, #12]
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	429a      	cmp	r2, r3
 800dd82:	d207      	bcs.n	800dd94 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	685a      	ldr	r2, [r3, #4]
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dd8c:	425b      	negs	r3, r3
 800dd8e:	441a      	add	r2, r3
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	2b02      	cmp	r3, #2
 800dd98:	d105      	bne.n	800dda6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dd9a:	693b      	ldr	r3, [r7, #16]
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d002      	beq.n	800dda6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800dda0:	693b      	ldr	r3, [r7, #16]
 800dda2:	3b01      	subs	r3, #1
 800dda4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800dda6:	693b      	ldr	r3, [r7, #16]
 800dda8:	1c5a      	adds	r2, r3, #1
 800ddaa:	68fb      	ldr	r3, [r7, #12]
 800ddac:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800ddae:	697b      	ldr	r3, [r7, #20]
}
 800ddb0:	4618      	mov	r0, r3
 800ddb2:	3718      	adds	r7, #24
 800ddb4:	46bd      	mov	sp, r7
 800ddb6:	bd80      	pop	{r7, pc}

0800ddb8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ddb8:	b580      	push	{r7, lr}
 800ddba:	b082      	sub	sp, #8
 800ddbc:	af00      	add	r7, sp, #0
 800ddbe:	6078      	str	r0, [r7, #4]
 800ddc0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d018      	beq.n	800ddfc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	68da      	ldr	r2, [r3, #12]
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ddd2:	441a      	add	r2, r3
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	68da      	ldr	r2, [r3, #12]
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	685b      	ldr	r3, [r3, #4]
 800dde0:	429a      	cmp	r2, r3
 800dde2:	d303      	bcc.n	800ddec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	681a      	ldr	r2, [r3, #0]
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	68d9      	ldr	r1, [r3, #12]
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ddf4:	461a      	mov	r2, r3
 800ddf6:	6838      	ldr	r0, [r7, #0]
 800ddf8:	f002 fbb2 	bl	8010560 <memcpy>
	}
}
 800ddfc:	bf00      	nop
 800ddfe:	3708      	adds	r7, #8
 800de00:	46bd      	mov	sp, r7
 800de02:	bd80      	pop	{r7, pc}

0800de04 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800de04:	b580      	push	{r7, lr}
 800de06:	b084      	sub	sp, #16
 800de08:	af00      	add	r7, sp, #0
 800de0a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800de0c:	f001 fe9a 	bl	800fb44 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800de16:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800de18:	e011      	b.n	800de3e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d012      	beq.n	800de48 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	3324      	adds	r3, #36	; 0x24
 800de26:	4618      	mov	r0, r3
 800de28:	f000 fdca 	bl	800e9c0 <xTaskRemoveFromEventList>
 800de2c:	4603      	mov	r3, r0
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d001      	beq.n	800de36 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800de32:	f000 fe9f 	bl	800eb74 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800de36:	7bfb      	ldrb	r3, [r7, #15]
 800de38:	3b01      	subs	r3, #1
 800de3a:	b2db      	uxtb	r3, r3
 800de3c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800de3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800de42:	2b00      	cmp	r3, #0
 800de44:	dce9      	bgt.n	800de1a <prvUnlockQueue+0x16>
 800de46:	e000      	b.n	800de4a <prvUnlockQueue+0x46>
					break;
 800de48:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	22ff      	movs	r2, #255	; 0xff
 800de4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800de52:	f001 fea7 	bl	800fba4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800de56:	f001 fe75 	bl	800fb44 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800de60:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800de62:	e011      	b.n	800de88 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	691b      	ldr	r3, [r3, #16]
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d012      	beq.n	800de92 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	3310      	adds	r3, #16
 800de70:	4618      	mov	r0, r3
 800de72:	f000 fda5 	bl	800e9c0 <xTaskRemoveFromEventList>
 800de76:	4603      	mov	r3, r0
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d001      	beq.n	800de80 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800de7c:	f000 fe7a 	bl	800eb74 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800de80:	7bbb      	ldrb	r3, [r7, #14]
 800de82:	3b01      	subs	r3, #1
 800de84:	b2db      	uxtb	r3, r3
 800de86:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800de88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	dce9      	bgt.n	800de64 <prvUnlockQueue+0x60>
 800de90:	e000      	b.n	800de94 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800de92:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	22ff      	movs	r2, #255	; 0xff
 800de98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800de9c:	f001 fe82 	bl	800fba4 <vPortExitCritical>
}
 800dea0:	bf00      	nop
 800dea2:	3710      	adds	r7, #16
 800dea4:	46bd      	mov	sp, r7
 800dea6:	bd80      	pop	{r7, pc}

0800dea8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800dea8:	b580      	push	{r7, lr}
 800deaa:	b084      	sub	sp, #16
 800deac:	af00      	add	r7, sp, #0
 800deae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800deb0:	f001 fe48 	bl	800fb44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d102      	bne.n	800dec2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800debc:	2301      	movs	r3, #1
 800debe:	60fb      	str	r3, [r7, #12]
 800dec0:	e001      	b.n	800dec6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800dec2:	2300      	movs	r3, #0
 800dec4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800dec6:	f001 fe6d 	bl	800fba4 <vPortExitCritical>

	return xReturn;
 800deca:	68fb      	ldr	r3, [r7, #12]
}
 800decc:	4618      	mov	r0, r3
 800dece:	3710      	adds	r7, #16
 800ded0:	46bd      	mov	sp, r7
 800ded2:	bd80      	pop	{r7, pc}

0800ded4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ded4:	b580      	push	{r7, lr}
 800ded6:	b084      	sub	sp, #16
 800ded8:	af00      	add	r7, sp, #0
 800deda:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800dedc:	f001 fe32 	bl	800fb44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dee8:	429a      	cmp	r2, r3
 800deea:	d102      	bne.n	800def2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800deec:	2301      	movs	r3, #1
 800deee:	60fb      	str	r3, [r7, #12]
 800def0:	e001      	b.n	800def6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800def2:	2300      	movs	r3, #0
 800def4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800def6:	f001 fe55 	bl	800fba4 <vPortExitCritical>

	return xReturn;
 800defa:	68fb      	ldr	r3, [r7, #12]
}
 800defc:	4618      	mov	r0, r3
 800defe:	3710      	adds	r7, #16
 800df00:	46bd      	mov	sp, r7
 800df02:	bd80      	pop	{r7, pc}

0800df04 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800df04:	b480      	push	{r7}
 800df06:	b085      	sub	sp, #20
 800df08:	af00      	add	r7, sp, #0
 800df0a:	6078      	str	r0, [r7, #4]
 800df0c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800df0e:	2300      	movs	r3, #0
 800df10:	60fb      	str	r3, [r7, #12]
 800df12:	e014      	b.n	800df3e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800df14:	4a0f      	ldr	r2, [pc, #60]	; (800df54 <vQueueAddToRegistry+0x50>)
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d10b      	bne.n	800df38 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800df20:	490c      	ldr	r1, [pc, #48]	; (800df54 <vQueueAddToRegistry+0x50>)
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	683a      	ldr	r2, [r7, #0]
 800df26:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800df2a:	4a0a      	ldr	r2, [pc, #40]	; (800df54 <vQueueAddToRegistry+0x50>)
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	00db      	lsls	r3, r3, #3
 800df30:	4413      	add	r3, r2
 800df32:	687a      	ldr	r2, [r7, #4]
 800df34:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800df36:	e006      	b.n	800df46 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	3301      	adds	r3, #1
 800df3c:	60fb      	str	r3, [r7, #12]
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	2b07      	cmp	r3, #7
 800df42:	d9e7      	bls.n	800df14 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800df44:	bf00      	nop
 800df46:	bf00      	nop
 800df48:	3714      	adds	r7, #20
 800df4a:	46bd      	mov	sp, r7
 800df4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df50:	4770      	bx	lr
 800df52:	bf00      	nop
 800df54:	200029d0 	.word	0x200029d0

0800df58 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800df58:	b580      	push	{r7, lr}
 800df5a:	b086      	sub	sp, #24
 800df5c:	af00      	add	r7, sp, #0
 800df5e:	60f8      	str	r0, [r7, #12]
 800df60:	60b9      	str	r1, [r7, #8]
 800df62:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800df68:	f001 fdec 	bl	800fb44 <vPortEnterCritical>
 800df6c:	697b      	ldr	r3, [r7, #20]
 800df6e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800df72:	b25b      	sxtb	r3, r3
 800df74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df78:	d103      	bne.n	800df82 <vQueueWaitForMessageRestricted+0x2a>
 800df7a:	697b      	ldr	r3, [r7, #20]
 800df7c:	2200      	movs	r2, #0
 800df7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800df82:	697b      	ldr	r3, [r7, #20]
 800df84:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800df88:	b25b      	sxtb	r3, r3
 800df8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df8e:	d103      	bne.n	800df98 <vQueueWaitForMessageRestricted+0x40>
 800df90:	697b      	ldr	r3, [r7, #20]
 800df92:	2200      	movs	r2, #0
 800df94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800df98:	f001 fe04 	bl	800fba4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800df9c:	697b      	ldr	r3, [r7, #20]
 800df9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d106      	bne.n	800dfb2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800dfa4:	697b      	ldr	r3, [r7, #20]
 800dfa6:	3324      	adds	r3, #36	; 0x24
 800dfa8:	687a      	ldr	r2, [r7, #4]
 800dfaa:	68b9      	ldr	r1, [r7, #8]
 800dfac:	4618      	mov	r0, r3
 800dfae:	f000 fcdb 	bl	800e968 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800dfb2:	6978      	ldr	r0, [r7, #20]
 800dfb4:	f7ff ff26 	bl	800de04 <prvUnlockQueue>
	}
 800dfb8:	bf00      	nop
 800dfba:	3718      	adds	r7, #24
 800dfbc:	46bd      	mov	sp, r7
 800dfbe:	bd80      	pop	{r7, pc}

0800dfc0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800dfc0:	b580      	push	{r7, lr}
 800dfc2:	b08e      	sub	sp, #56	; 0x38
 800dfc4:	af04      	add	r7, sp, #16
 800dfc6:	60f8      	str	r0, [r7, #12]
 800dfc8:	60b9      	str	r1, [r7, #8]
 800dfca:	607a      	str	r2, [r7, #4]
 800dfcc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800dfce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d10a      	bne.n	800dfea <xTaskCreateStatic+0x2a>
	__asm volatile
 800dfd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfd8:	f383 8811 	msr	BASEPRI, r3
 800dfdc:	f3bf 8f6f 	isb	sy
 800dfe0:	f3bf 8f4f 	dsb	sy
 800dfe4:	623b      	str	r3, [r7, #32]
}
 800dfe6:	bf00      	nop
 800dfe8:	e7fe      	b.n	800dfe8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800dfea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d10a      	bne.n	800e006 <xTaskCreateStatic+0x46>
	__asm volatile
 800dff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dff4:	f383 8811 	msr	BASEPRI, r3
 800dff8:	f3bf 8f6f 	isb	sy
 800dffc:	f3bf 8f4f 	dsb	sy
 800e000:	61fb      	str	r3, [r7, #28]
}
 800e002:	bf00      	nop
 800e004:	e7fe      	b.n	800e004 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800e006:	23b0      	movs	r3, #176	; 0xb0
 800e008:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800e00a:	693b      	ldr	r3, [r7, #16]
 800e00c:	2bb0      	cmp	r3, #176	; 0xb0
 800e00e:	d00a      	beq.n	800e026 <xTaskCreateStatic+0x66>
	__asm volatile
 800e010:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e014:	f383 8811 	msr	BASEPRI, r3
 800e018:	f3bf 8f6f 	isb	sy
 800e01c:	f3bf 8f4f 	dsb	sy
 800e020:	61bb      	str	r3, [r7, #24]
}
 800e022:	bf00      	nop
 800e024:	e7fe      	b.n	800e024 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d01e      	beq.n	800e06a <xTaskCreateStatic+0xaa>
 800e02c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d01b      	beq.n	800e06a <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e034:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e038:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e03a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e03c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e03e:	2202      	movs	r2, #2
 800e040:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e044:	2300      	movs	r3, #0
 800e046:	9303      	str	r3, [sp, #12]
 800e048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e04a:	9302      	str	r3, [sp, #8]
 800e04c:	f107 0314 	add.w	r3, r7, #20
 800e050:	9301      	str	r3, [sp, #4]
 800e052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e054:	9300      	str	r3, [sp, #0]
 800e056:	683b      	ldr	r3, [r7, #0]
 800e058:	687a      	ldr	r2, [r7, #4]
 800e05a:	68b9      	ldr	r1, [r7, #8]
 800e05c:	68f8      	ldr	r0, [r7, #12]
 800e05e:	f000 f851 	bl	800e104 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e062:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e064:	f000 f8e4 	bl	800e230 <prvAddNewTaskToReadyList>
 800e068:	e001      	b.n	800e06e <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 800e06a:	2300      	movs	r3, #0
 800e06c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e06e:	697b      	ldr	r3, [r7, #20]
	}
 800e070:	4618      	mov	r0, r3
 800e072:	3728      	adds	r7, #40	; 0x28
 800e074:	46bd      	mov	sp, r7
 800e076:	bd80      	pop	{r7, pc}

0800e078 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e078:	b580      	push	{r7, lr}
 800e07a:	b08c      	sub	sp, #48	; 0x30
 800e07c:	af04      	add	r7, sp, #16
 800e07e:	60f8      	str	r0, [r7, #12]
 800e080:	60b9      	str	r1, [r7, #8]
 800e082:	603b      	str	r3, [r7, #0]
 800e084:	4613      	mov	r3, r2
 800e086:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e088:	88fb      	ldrh	r3, [r7, #6]
 800e08a:	009b      	lsls	r3, r3, #2
 800e08c:	4618      	mov	r0, r3
 800e08e:	f001 fe7b 	bl	800fd88 <pvPortMalloc>
 800e092:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e094:	697b      	ldr	r3, [r7, #20]
 800e096:	2b00      	cmp	r3, #0
 800e098:	d00e      	beq.n	800e0b8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800e09a:	20b0      	movs	r0, #176	; 0xb0
 800e09c:	f001 fe74 	bl	800fd88 <pvPortMalloc>
 800e0a0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e0a2:	69fb      	ldr	r3, [r7, #28]
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d003      	beq.n	800e0b0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e0a8:	69fb      	ldr	r3, [r7, #28]
 800e0aa:	697a      	ldr	r2, [r7, #20]
 800e0ac:	631a      	str	r2, [r3, #48]	; 0x30
 800e0ae:	e005      	b.n	800e0bc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e0b0:	6978      	ldr	r0, [r7, #20]
 800e0b2:	f001 ff2d 	bl	800ff10 <vPortFree>
 800e0b6:	e001      	b.n	800e0bc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e0bc:	69fb      	ldr	r3, [r7, #28]
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d017      	beq.n	800e0f2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e0c2:	69fb      	ldr	r3, [r7, #28]
 800e0c4:	2200      	movs	r2, #0
 800e0c6:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e0ca:	88fa      	ldrh	r2, [r7, #6]
 800e0cc:	2300      	movs	r3, #0
 800e0ce:	9303      	str	r3, [sp, #12]
 800e0d0:	69fb      	ldr	r3, [r7, #28]
 800e0d2:	9302      	str	r3, [sp, #8]
 800e0d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0d6:	9301      	str	r3, [sp, #4]
 800e0d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0da:	9300      	str	r3, [sp, #0]
 800e0dc:	683b      	ldr	r3, [r7, #0]
 800e0de:	68b9      	ldr	r1, [r7, #8]
 800e0e0:	68f8      	ldr	r0, [r7, #12]
 800e0e2:	f000 f80f 	bl	800e104 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e0e6:	69f8      	ldr	r0, [r7, #28]
 800e0e8:	f000 f8a2 	bl	800e230 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e0ec:	2301      	movs	r3, #1
 800e0ee:	61bb      	str	r3, [r7, #24]
 800e0f0:	e002      	b.n	800e0f8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e0f2:	f04f 33ff 	mov.w	r3, #4294967295
 800e0f6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e0f8:	69bb      	ldr	r3, [r7, #24]
	}
 800e0fa:	4618      	mov	r0, r3
 800e0fc:	3720      	adds	r7, #32
 800e0fe:	46bd      	mov	sp, r7
 800e100:	bd80      	pop	{r7, pc}
	...

0800e104 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e104:	b580      	push	{r7, lr}
 800e106:	b088      	sub	sp, #32
 800e108:	af00      	add	r7, sp, #0
 800e10a:	60f8      	str	r0, [r7, #12]
 800e10c:	60b9      	str	r1, [r7, #8]
 800e10e:	607a      	str	r2, [r7, #4]
 800e110:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800e112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e114:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800e11c:	3b01      	subs	r3, #1
 800e11e:	009b      	lsls	r3, r3, #2
 800e120:	4413      	add	r3, r2
 800e122:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800e124:	69bb      	ldr	r3, [r7, #24]
 800e126:	f023 0307 	bic.w	r3, r3, #7
 800e12a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e12c:	69bb      	ldr	r3, [r7, #24]
 800e12e:	f003 0307 	and.w	r3, r3, #7
 800e132:	2b00      	cmp	r3, #0
 800e134:	d00a      	beq.n	800e14c <prvInitialiseNewTask+0x48>
	__asm volatile
 800e136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e13a:	f383 8811 	msr	BASEPRI, r3
 800e13e:	f3bf 8f6f 	isb	sy
 800e142:	f3bf 8f4f 	dsb	sy
 800e146:	617b      	str	r3, [r7, #20]
}
 800e148:	bf00      	nop
 800e14a:	e7fe      	b.n	800e14a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e14c:	2300      	movs	r3, #0
 800e14e:	61fb      	str	r3, [r7, #28]
 800e150:	e012      	b.n	800e178 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e152:	68ba      	ldr	r2, [r7, #8]
 800e154:	69fb      	ldr	r3, [r7, #28]
 800e156:	4413      	add	r3, r2
 800e158:	7819      	ldrb	r1, [r3, #0]
 800e15a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e15c:	69fb      	ldr	r3, [r7, #28]
 800e15e:	4413      	add	r3, r2
 800e160:	3334      	adds	r3, #52	; 0x34
 800e162:	460a      	mov	r2, r1
 800e164:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800e166:	68ba      	ldr	r2, [r7, #8]
 800e168:	69fb      	ldr	r3, [r7, #28]
 800e16a:	4413      	add	r3, r2
 800e16c:	781b      	ldrb	r3, [r3, #0]
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d006      	beq.n	800e180 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e172:	69fb      	ldr	r3, [r7, #28]
 800e174:	3301      	adds	r3, #1
 800e176:	61fb      	str	r3, [r7, #28]
 800e178:	69fb      	ldr	r3, [r7, #28]
 800e17a:	2b1f      	cmp	r3, #31
 800e17c:	d9e9      	bls.n	800e152 <prvInitialiseNewTask+0x4e>
 800e17e:	e000      	b.n	800e182 <prvInitialiseNewTask+0x7e>
		{
			break;
 800e180:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e184:	2200      	movs	r2, #0
 800e186:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e18a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e18c:	2b06      	cmp	r3, #6
 800e18e:	d901      	bls.n	800e194 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e190:	2306      	movs	r3, #6
 800e192:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e196:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e198:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e19a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e19c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e19e:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->uxMutexesHeld = 0;
 800e1a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1a2:	2200      	movs	r2, #0
 800e1a4:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e1a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1a8:	3304      	adds	r3, #4
 800e1aa:	4618      	mov	r0, r3
 800e1ac:	f7fe ffe2 	bl	800d174 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e1b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1b2:	3318      	adds	r3, #24
 800e1b4:	4618      	mov	r0, r3
 800e1b6:	f7fe ffdd 	bl	800d174 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e1ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e1be:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e1c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1c2:	f1c3 0207 	rsb	r2, r3, #7
 800e1c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1c8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e1ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e1ce:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e1d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1d2:	2200      	movs	r2, #0
 800e1d4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e1d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1da:	2200      	movs	r2, #0
 800e1dc:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800e1e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1e2:	335c      	adds	r3, #92	; 0x5c
 800e1e4:	224c      	movs	r2, #76	; 0x4c
 800e1e6:	2100      	movs	r1, #0
 800e1e8:	4618      	mov	r0, r3
 800e1ea:	f002 f92f 	bl	801044c <memset>
 800e1ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1f0:	4a0c      	ldr	r2, [pc, #48]	; (800e224 <prvInitialiseNewTask+0x120>)
 800e1f2:	661a      	str	r2, [r3, #96]	; 0x60
 800e1f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1f6:	4a0c      	ldr	r2, [pc, #48]	; (800e228 <prvInitialiseNewTask+0x124>)
 800e1f8:	665a      	str	r2, [r3, #100]	; 0x64
 800e1fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1fc:	4a0b      	ldr	r2, [pc, #44]	; (800e22c <prvInitialiseNewTask+0x128>)
 800e1fe:	669a      	str	r2, [r3, #104]	; 0x68
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e200:	683a      	ldr	r2, [r7, #0]
 800e202:	68f9      	ldr	r1, [r7, #12]
 800e204:	69b8      	ldr	r0, [r7, #24]
 800e206:	f001 fb6d 	bl	800f8e4 <pxPortInitialiseStack>
 800e20a:	4602      	mov	r2, r0
 800e20c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e20e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800e210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e212:	2b00      	cmp	r3, #0
 800e214:	d002      	beq.n	800e21c <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e218:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e21a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e21c:	bf00      	nop
 800e21e:	3720      	adds	r7, #32
 800e220:	46bd      	mov	sp, r7
 800e222:	bd80      	pop	{r7, pc}
 800e224:	20003058 	.word	0x20003058
 800e228:	200030c0 	.word	0x200030c0
 800e22c:	20003128 	.word	0x20003128

0800e230 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e230:	b580      	push	{r7, lr}
 800e232:	b082      	sub	sp, #8
 800e234:	af00      	add	r7, sp, #0
 800e236:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e238:	f001 fc84 	bl	800fb44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e23c:	4b2a      	ldr	r3, [pc, #168]	; (800e2e8 <prvAddNewTaskToReadyList+0xb8>)
 800e23e:	681b      	ldr	r3, [r3, #0]
 800e240:	3301      	adds	r3, #1
 800e242:	4a29      	ldr	r2, [pc, #164]	; (800e2e8 <prvAddNewTaskToReadyList+0xb8>)
 800e244:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e246:	4b29      	ldr	r3, [pc, #164]	; (800e2ec <prvAddNewTaskToReadyList+0xbc>)
 800e248:	681b      	ldr	r3, [r3, #0]
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d109      	bne.n	800e262 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e24e:	4a27      	ldr	r2, [pc, #156]	; (800e2ec <prvAddNewTaskToReadyList+0xbc>)
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e254:	4b24      	ldr	r3, [pc, #144]	; (800e2e8 <prvAddNewTaskToReadyList+0xb8>)
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	2b01      	cmp	r3, #1
 800e25a:	d110      	bne.n	800e27e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e25c:	f000 fcae 	bl	800ebbc <prvInitialiseTaskLists>
 800e260:	e00d      	b.n	800e27e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e262:	4b23      	ldr	r3, [pc, #140]	; (800e2f0 <prvAddNewTaskToReadyList+0xc0>)
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	2b00      	cmp	r3, #0
 800e268:	d109      	bne.n	800e27e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e26a:	4b20      	ldr	r3, [pc, #128]	; (800e2ec <prvAddNewTaskToReadyList+0xbc>)
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e274:	429a      	cmp	r2, r3
 800e276:	d802      	bhi.n	800e27e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e278:	4a1c      	ldr	r2, [pc, #112]	; (800e2ec <prvAddNewTaskToReadyList+0xbc>)
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e27e:	4b1d      	ldr	r3, [pc, #116]	; (800e2f4 <prvAddNewTaskToReadyList+0xc4>)
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	3301      	adds	r3, #1
 800e284:	4a1b      	ldr	r2, [pc, #108]	; (800e2f4 <prvAddNewTaskToReadyList+0xc4>)
 800e286:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e28c:	2201      	movs	r2, #1
 800e28e:	409a      	lsls	r2, r3
 800e290:	4b19      	ldr	r3, [pc, #100]	; (800e2f8 <prvAddNewTaskToReadyList+0xc8>)
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	4313      	orrs	r3, r2
 800e296:	4a18      	ldr	r2, [pc, #96]	; (800e2f8 <prvAddNewTaskToReadyList+0xc8>)
 800e298:	6013      	str	r3, [r2, #0]
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e29e:	4613      	mov	r3, r2
 800e2a0:	009b      	lsls	r3, r3, #2
 800e2a2:	4413      	add	r3, r2
 800e2a4:	009b      	lsls	r3, r3, #2
 800e2a6:	4a15      	ldr	r2, [pc, #84]	; (800e2fc <prvAddNewTaskToReadyList+0xcc>)
 800e2a8:	441a      	add	r2, r3
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	3304      	adds	r3, #4
 800e2ae:	4619      	mov	r1, r3
 800e2b0:	4610      	mov	r0, r2
 800e2b2:	f7fe ff6c 	bl	800d18e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e2b6:	f001 fc75 	bl	800fba4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e2ba:	4b0d      	ldr	r3, [pc, #52]	; (800e2f0 <prvAddNewTaskToReadyList+0xc0>)
 800e2bc:	681b      	ldr	r3, [r3, #0]
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	d00e      	beq.n	800e2e0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e2c2:	4b0a      	ldr	r3, [pc, #40]	; (800e2ec <prvAddNewTaskToReadyList+0xbc>)
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2cc:	429a      	cmp	r2, r3
 800e2ce:	d207      	bcs.n	800e2e0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e2d0:	4b0b      	ldr	r3, [pc, #44]	; (800e300 <prvAddNewTaskToReadyList+0xd0>)
 800e2d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e2d6:	601a      	str	r2, [r3, #0]
 800e2d8:	f3bf 8f4f 	dsb	sy
 800e2dc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e2e0:	bf00      	nop
 800e2e2:	3708      	adds	r7, #8
 800e2e4:	46bd      	mov	sp, r7
 800e2e6:	bd80      	pop	{r7, pc}
 800e2e8:	20002b10 	.word	0x20002b10
 800e2ec:	20002a10 	.word	0x20002a10
 800e2f0:	20002b1c 	.word	0x20002b1c
 800e2f4:	20002b2c 	.word	0x20002b2c
 800e2f8:	20002b18 	.word	0x20002b18
 800e2fc:	20002a14 	.word	0x20002a14
 800e300:	e000ed04 	.word	0xe000ed04

0800e304 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800e304:	b580      	push	{r7, lr}
 800e306:	b08a      	sub	sp, #40	; 0x28
 800e308:	af00      	add	r7, sp, #0
 800e30a:	6078      	str	r0, [r7, #4]
 800e30c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800e30e:	2300      	movs	r3, #0
 800e310:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	2b00      	cmp	r3, #0
 800e316:	d10a      	bne.n	800e32e <vTaskDelayUntil+0x2a>
	__asm volatile
 800e318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e31c:	f383 8811 	msr	BASEPRI, r3
 800e320:	f3bf 8f6f 	isb	sy
 800e324:	f3bf 8f4f 	dsb	sy
 800e328:	617b      	str	r3, [r7, #20]
}
 800e32a:	bf00      	nop
 800e32c:	e7fe      	b.n	800e32c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800e32e:	683b      	ldr	r3, [r7, #0]
 800e330:	2b00      	cmp	r3, #0
 800e332:	d10a      	bne.n	800e34a <vTaskDelayUntil+0x46>
	__asm volatile
 800e334:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e338:	f383 8811 	msr	BASEPRI, r3
 800e33c:	f3bf 8f6f 	isb	sy
 800e340:	f3bf 8f4f 	dsb	sy
 800e344:	613b      	str	r3, [r7, #16]
}
 800e346:	bf00      	nop
 800e348:	e7fe      	b.n	800e348 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800e34a:	4b2a      	ldr	r3, [pc, #168]	; (800e3f4 <vTaskDelayUntil+0xf0>)
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d00a      	beq.n	800e368 <vTaskDelayUntil+0x64>
	__asm volatile
 800e352:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e356:	f383 8811 	msr	BASEPRI, r3
 800e35a:	f3bf 8f6f 	isb	sy
 800e35e:	f3bf 8f4f 	dsb	sy
 800e362:	60fb      	str	r3, [r7, #12]
}
 800e364:	bf00      	nop
 800e366:	e7fe      	b.n	800e366 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800e368:	f000 f8ee 	bl	800e548 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800e36c:	4b22      	ldr	r3, [pc, #136]	; (800e3f8 <vTaskDelayUntil+0xf4>)
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	683a      	ldr	r2, [r7, #0]
 800e378:	4413      	add	r3, r2
 800e37a:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	6a3a      	ldr	r2, [r7, #32]
 800e382:	429a      	cmp	r2, r3
 800e384:	d20b      	bcs.n	800e39e <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	69fa      	ldr	r2, [r7, #28]
 800e38c:	429a      	cmp	r2, r3
 800e38e:	d211      	bcs.n	800e3b4 <vTaskDelayUntil+0xb0>
 800e390:	69fa      	ldr	r2, [r7, #28]
 800e392:	6a3b      	ldr	r3, [r7, #32]
 800e394:	429a      	cmp	r2, r3
 800e396:	d90d      	bls.n	800e3b4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800e398:	2301      	movs	r3, #1
 800e39a:	627b      	str	r3, [r7, #36]	; 0x24
 800e39c:	e00a      	b.n	800e3b4 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	69fa      	ldr	r2, [r7, #28]
 800e3a4:	429a      	cmp	r2, r3
 800e3a6:	d303      	bcc.n	800e3b0 <vTaskDelayUntil+0xac>
 800e3a8:	69fa      	ldr	r2, [r7, #28]
 800e3aa:	6a3b      	ldr	r3, [r7, #32]
 800e3ac:	429a      	cmp	r2, r3
 800e3ae:	d901      	bls.n	800e3b4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800e3b0:	2301      	movs	r3, #1
 800e3b2:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	69fa      	ldr	r2, [r7, #28]
 800e3b8:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800e3ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d006      	beq.n	800e3ce <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800e3c0:	69fa      	ldr	r2, [r7, #28]
 800e3c2:	6a3b      	ldr	r3, [r7, #32]
 800e3c4:	1ad3      	subs	r3, r2, r3
 800e3c6:	2100      	movs	r1, #0
 800e3c8:	4618      	mov	r0, r3
 800e3ca:	f000 fe9d 	bl	800f108 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800e3ce:	f000 f8c9 	bl	800e564 <xTaskResumeAll>
 800e3d2:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e3d4:	69bb      	ldr	r3, [r7, #24]
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d107      	bne.n	800e3ea <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800e3da:	4b08      	ldr	r3, [pc, #32]	; (800e3fc <vTaskDelayUntil+0xf8>)
 800e3dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e3e0:	601a      	str	r2, [r3, #0]
 800e3e2:	f3bf 8f4f 	dsb	sy
 800e3e6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e3ea:	bf00      	nop
 800e3ec:	3728      	adds	r7, #40	; 0x28
 800e3ee:	46bd      	mov	sp, r7
 800e3f0:	bd80      	pop	{r7, pc}
 800e3f2:	bf00      	nop
 800e3f4:	20002b38 	.word	0x20002b38
 800e3f8:	20002b14 	.word	0x20002b14
 800e3fc:	e000ed04 	.word	0xe000ed04

0800e400 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e400:	b580      	push	{r7, lr}
 800e402:	b084      	sub	sp, #16
 800e404:	af00      	add	r7, sp, #0
 800e406:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e408:	2300      	movs	r3, #0
 800e40a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d017      	beq.n	800e442 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e412:	4b13      	ldr	r3, [pc, #76]	; (800e460 <vTaskDelay+0x60>)
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	2b00      	cmp	r3, #0
 800e418:	d00a      	beq.n	800e430 <vTaskDelay+0x30>
	__asm volatile
 800e41a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e41e:	f383 8811 	msr	BASEPRI, r3
 800e422:	f3bf 8f6f 	isb	sy
 800e426:	f3bf 8f4f 	dsb	sy
 800e42a:	60bb      	str	r3, [r7, #8]
}
 800e42c:	bf00      	nop
 800e42e:	e7fe      	b.n	800e42e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e430:	f000 f88a 	bl	800e548 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e434:	2100      	movs	r1, #0
 800e436:	6878      	ldr	r0, [r7, #4]
 800e438:	f000 fe66 	bl	800f108 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e43c:	f000 f892 	bl	800e564 <xTaskResumeAll>
 800e440:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	2b00      	cmp	r3, #0
 800e446:	d107      	bne.n	800e458 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800e448:	4b06      	ldr	r3, [pc, #24]	; (800e464 <vTaskDelay+0x64>)
 800e44a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e44e:	601a      	str	r2, [r3, #0]
 800e450:	f3bf 8f4f 	dsb	sy
 800e454:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e458:	bf00      	nop
 800e45a:	3710      	adds	r7, #16
 800e45c:	46bd      	mov	sp, r7
 800e45e:	bd80      	pop	{r7, pc}
 800e460:	20002b38 	.word	0x20002b38
 800e464:	e000ed04 	.word	0xe000ed04

0800e468 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e468:	b580      	push	{r7, lr}
 800e46a:	b08a      	sub	sp, #40	; 0x28
 800e46c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e46e:	2300      	movs	r3, #0
 800e470:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e472:	2300      	movs	r3, #0
 800e474:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e476:	463a      	mov	r2, r7
 800e478:	1d39      	adds	r1, r7, #4
 800e47a:	f107 0308 	add.w	r3, r7, #8
 800e47e:	4618      	mov	r0, r3
 800e480:	f7f5 f906 	bl	8003690 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e484:	6839      	ldr	r1, [r7, #0]
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	68ba      	ldr	r2, [r7, #8]
 800e48a:	9202      	str	r2, [sp, #8]
 800e48c:	9301      	str	r3, [sp, #4]
 800e48e:	2300      	movs	r3, #0
 800e490:	9300      	str	r3, [sp, #0]
 800e492:	2300      	movs	r3, #0
 800e494:	460a      	mov	r2, r1
 800e496:	4924      	ldr	r1, [pc, #144]	; (800e528 <vTaskStartScheduler+0xc0>)
 800e498:	4824      	ldr	r0, [pc, #144]	; (800e52c <vTaskStartScheduler+0xc4>)
 800e49a:	f7ff fd91 	bl	800dfc0 <xTaskCreateStatic>
 800e49e:	4603      	mov	r3, r0
 800e4a0:	4a23      	ldr	r2, [pc, #140]	; (800e530 <vTaskStartScheduler+0xc8>)
 800e4a2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e4a4:	4b22      	ldr	r3, [pc, #136]	; (800e530 <vTaskStartScheduler+0xc8>)
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d002      	beq.n	800e4b2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e4ac:	2301      	movs	r3, #1
 800e4ae:	617b      	str	r3, [r7, #20]
 800e4b0:	e001      	b.n	800e4b6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e4b2:	2300      	movs	r3, #0
 800e4b4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e4b6:	697b      	ldr	r3, [r7, #20]
 800e4b8:	2b01      	cmp	r3, #1
 800e4ba:	d102      	bne.n	800e4c2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e4bc:	f000 fe8a 	bl	800f1d4 <xTimerCreateTimerTask>
 800e4c0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e4c2:	697b      	ldr	r3, [r7, #20]
 800e4c4:	2b01      	cmp	r3, #1
 800e4c6:	d11b      	bne.n	800e500 <vTaskStartScheduler+0x98>
	__asm volatile
 800e4c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4cc:	f383 8811 	msr	BASEPRI, r3
 800e4d0:	f3bf 8f6f 	isb	sy
 800e4d4:	f3bf 8f4f 	dsb	sy
 800e4d8:	613b      	str	r3, [r7, #16]
}
 800e4da:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e4dc:	4b15      	ldr	r3, [pc, #84]	; (800e534 <vTaskStartScheduler+0xcc>)
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	335c      	adds	r3, #92	; 0x5c
 800e4e2:	4a15      	ldr	r2, [pc, #84]	; (800e538 <vTaskStartScheduler+0xd0>)
 800e4e4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e4e6:	4b15      	ldr	r3, [pc, #84]	; (800e53c <vTaskStartScheduler+0xd4>)
 800e4e8:	f04f 32ff 	mov.w	r2, #4294967295
 800e4ec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e4ee:	4b14      	ldr	r3, [pc, #80]	; (800e540 <vTaskStartScheduler+0xd8>)
 800e4f0:	2201      	movs	r2, #1
 800e4f2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800e4f4:	4b13      	ldr	r3, [pc, #76]	; (800e544 <vTaskStartScheduler+0xdc>)
 800e4f6:	2200      	movs	r2, #0
 800e4f8:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e4fa:	f001 fa81 	bl	800fa00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e4fe:	e00e      	b.n	800e51e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e500:	697b      	ldr	r3, [r7, #20]
 800e502:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e506:	d10a      	bne.n	800e51e <vTaskStartScheduler+0xb6>
	__asm volatile
 800e508:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e50c:	f383 8811 	msr	BASEPRI, r3
 800e510:	f3bf 8f6f 	isb	sy
 800e514:	f3bf 8f4f 	dsb	sy
 800e518:	60fb      	str	r3, [r7, #12]
}
 800e51a:	bf00      	nop
 800e51c:	e7fe      	b.n	800e51c <vTaskStartScheduler+0xb4>
}
 800e51e:	bf00      	nop
 800e520:	3718      	adds	r7, #24
 800e522:	46bd      	mov	sp, r7
 800e524:	bd80      	pop	{r7, pc}
 800e526:	bf00      	nop
 800e528:	08010ba4 	.word	0x08010ba4
 800e52c:	0800eb8d 	.word	0x0800eb8d
 800e530:	20002b34 	.word	0x20002b34
 800e534:	20002a10 	.word	0x20002a10
 800e538:	2000010c 	.word	0x2000010c
 800e53c:	20002b30 	.word	0x20002b30
 800e540:	20002b1c 	.word	0x20002b1c
 800e544:	20002b14 	.word	0x20002b14

0800e548 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e548:	b480      	push	{r7}
 800e54a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800e54c:	4b04      	ldr	r3, [pc, #16]	; (800e560 <vTaskSuspendAll+0x18>)
 800e54e:	681b      	ldr	r3, [r3, #0]
 800e550:	3301      	adds	r3, #1
 800e552:	4a03      	ldr	r2, [pc, #12]	; (800e560 <vTaskSuspendAll+0x18>)
 800e554:	6013      	str	r3, [r2, #0]
}
 800e556:	bf00      	nop
 800e558:	46bd      	mov	sp, r7
 800e55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e55e:	4770      	bx	lr
 800e560:	20002b38 	.word	0x20002b38

0800e564 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e564:	b580      	push	{r7, lr}
 800e566:	b084      	sub	sp, #16
 800e568:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e56a:	2300      	movs	r3, #0
 800e56c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e56e:	2300      	movs	r3, #0
 800e570:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e572:	4b41      	ldr	r3, [pc, #260]	; (800e678 <xTaskResumeAll+0x114>)
 800e574:	681b      	ldr	r3, [r3, #0]
 800e576:	2b00      	cmp	r3, #0
 800e578:	d10a      	bne.n	800e590 <xTaskResumeAll+0x2c>
	__asm volatile
 800e57a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e57e:	f383 8811 	msr	BASEPRI, r3
 800e582:	f3bf 8f6f 	isb	sy
 800e586:	f3bf 8f4f 	dsb	sy
 800e58a:	603b      	str	r3, [r7, #0]
}
 800e58c:	bf00      	nop
 800e58e:	e7fe      	b.n	800e58e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e590:	f001 fad8 	bl	800fb44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e594:	4b38      	ldr	r3, [pc, #224]	; (800e678 <xTaskResumeAll+0x114>)
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	3b01      	subs	r3, #1
 800e59a:	4a37      	ldr	r2, [pc, #220]	; (800e678 <xTaskResumeAll+0x114>)
 800e59c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e59e:	4b36      	ldr	r3, [pc, #216]	; (800e678 <xTaskResumeAll+0x114>)
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	d161      	bne.n	800e66a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e5a6:	4b35      	ldr	r3, [pc, #212]	; (800e67c <xTaskResumeAll+0x118>)
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d05d      	beq.n	800e66a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e5ae:	e02e      	b.n	800e60e <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800e5b0:	4b33      	ldr	r3, [pc, #204]	; (800e680 <xTaskResumeAll+0x11c>)
 800e5b2:	68db      	ldr	r3, [r3, #12]
 800e5b4:	68db      	ldr	r3, [r3, #12]
 800e5b6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	3318      	adds	r3, #24
 800e5bc:	4618      	mov	r0, r3
 800e5be:	f7fe fe43 	bl	800d248 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	3304      	adds	r3, #4
 800e5c6:	4618      	mov	r0, r3
 800e5c8:	f7fe fe3e 	bl	800d248 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e5cc:	68fb      	ldr	r3, [r7, #12]
 800e5ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e5d0:	2201      	movs	r2, #1
 800e5d2:	409a      	lsls	r2, r3
 800e5d4:	4b2b      	ldr	r3, [pc, #172]	; (800e684 <xTaskResumeAll+0x120>)
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	4313      	orrs	r3, r2
 800e5da:	4a2a      	ldr	r2, [pc, #168]	; (800e684 <xTaskResumeAll+0x120>)
 800e5dc:	6013      	str	r3, [r2, #0]
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e5e2:	4613      	mov	r3, r2
 800e5e4:	009b      	lsls	r3, r3, #2
 800e5e6:	4413      	add	r3, r2
 800e5e8:	009b      	lsls	r3, r3, #2
 800e5ea:	4a27      	ldr	r2, [pc, #156]	; (800e688 <xTaskResumeAll+0x124>)
 800e5ec:	441a      	add	r2, r3
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	3304      	adds	r3, #4
 800e5f2:	4619      	mov	r1, r3
 800e5f4:	4610      	mov	r0, r2
 800e5f6:	f7fe fdca 	bl	800d18e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e5fe:	4b23      	ldr	r3, [pc, #140]	; (800e68c <xTaskResumeAll+0x128>)
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e604:	429a      	cmp	r2, r3
 800e606:	d302      	bcc.n	800e60e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800e608:	4b21      	ldr	r3, [pc, #132]	; (800e690 <xTaskResumeAll+0x12c>)
 800e60a:	2201      	movs	r2, #1
 800e60c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e60e:	4b1c      	ldr	r3, [pc, #112]	; (800e680 <xTaskResumeAll+0x11c>)
 800e610:	681b      	ldr	r3, [r3, #0]
 800e612:	2b00      	cmp	r3, #0
 800e614:	d1cc      	bne.n	800e5b0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d001      	beq.n	800e620 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e61c:	f000 fb70 	bl	800ed00 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800e620:	4b1c      	ldr	r3, [pc, #112]	; (800e694 <xTaskResumeAll+0x130>)
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d010      	beq.n	800e64e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e62c:	f000 f858 	bl	800e6e0 <xTaskIncrementTick>
 800e630:	4603      	mov	r3, r0
 800e632:	2b00      	cmp	r3, #0
 800e634:	d002      	beq.n	800e63c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800e636:	4b16      	ldr	r3, [pc, #88]	; (800e690 <xTaskResumeAll+0x12c>)
 800e638:	2201      	movs	r2, #1
 800e63a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	3b01      	subs	r3, #1
 800e640:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	2b00      	cmp	r3, #0
 800e646:	d1f1      	bne.n	800e62c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800e648:	4b12      	ldr	r3, [pc, #72]	; (800e694 <xTaskResumeAll+0x130>)
 800e64a:	2200      	movs	r2, #0
 800e64c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e64e:	4b10      	ldr	r3, [pc, #64]	; (800e690 <xTaskResumeAll+0x12c>)
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	2b00      	cmp	r3, #0
 800e654:	d009      	beq.n	800e66a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e656:	2301      	movs	r3, #1
 800e658:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e65a:	4b0f      	ldr	r3, [pc, #60]	; (800e698 <xTaskResumeAll+0x134>)
 800e65c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e660:	601a      	str	r2, [r3, #0]
 800e662:	f3bf 8f4f 	dsb	sy
 800e666:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e66a:	f001 fa9b 	bl	800fba4 <vPortExitCritical>

	return xAlreadyYielded;
 800e66e:	68bb      	ldr	r3, [r7, #8]
}
 800e670:	4618      	mov	r0, r3
 800e672:	3710      	adds	r7, #16
 800e674:	46bd      	mov	sp, r7
 800e676:	bd80      	pop	{r7, pc}
 800e678:	20002b38 	.word	0x20002b38
 800e67c:	20002b10 	.word	0x20002b10
 800e680:	20002ad0 	.word	0x20002ad0
 800e684:	20002b18 	.word	0x20002b18
 800e688:	20002a14 	.word	0x20002a14
 800e68c:	20002a10 	.word	0x20002a10
 800e690:	20002b24 	.word	0x20002b24
 800e694:	20002b20 	.word	0x20002b20
 800e698:	e000ed04 	.word	0xe000ed04

0800e69c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e69c:	b480      	push	{r7}
 800e69e:	b083      	sub	sp, #12
 800e6a0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e6a2:	4b05      	ldr	r3, [pc, #20]	; (800e6b8 <xTaskGetTickCount+0x1c>)
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e6a8:	687b      	ldr	r3, [r7, #4]
}
 800e6aa:	4618      	mov	r0, r3
 800e6ac:	370c      	adds	r7, #12
 800e6ae:	46bd      	mov	sp, r7
 800e6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6b4:	4770      	bx	lr
 800e6b6:	bf00      	nop
 800e6b8:	20002b14 	.word	0x20002b14

0800e6bc <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800e6bc:	b580      	push	{r7, lr}
 800e6be:	b082      	sub	sp, #8
 800e6c0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e6c2:	f001 fb21 	bl	800fd08 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800e6c6:	2300      	movs	r3, #0
 800e6c8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800e6ca:	4b04      	ldr	r3, [pc, #16]	; (800e6dc <xTaskGetTickCountFromISR+0x20>)
 800e6cc:	681b      	ldr	r3, [r3, #0]
 800e6ce:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e6d0:	683b      	ldr	r3, [r7, #0]
}
 800e6d2:	4618      	mov	r0, r3
 800e6d4:	3708      	adds	r7, #8
 800e6d6:	46bd      	mov	sp, r7
 800e6d8:	bd80      	pop	{r7, pc}
 800e6da:	bf00      	nop
 800e6dc:	20002b14 	.word	0x20002b14

0800e6e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e6e0:	b580      	push	{r7, lr}
 800e6e2:	b086      	sub	sp, #24
 800e6e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e6e6:	2300      	movs	r3, #0
 800e6e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e6ea:	4b51      	ldr	r3, [pc, #324]	; (800e830 <xTaskIncrementTick+0x150>)
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	f040 808d 	bne.w	800e80e <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e6f4:	4b4f      	ldr	r3, [pc, #316]	; (800e834 <xTaskIncrementTick+0x154>)
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	3301      	adds	r3, #1
 800e6fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e6fc:	4a4d      	ldr	r2, [pc, #308]	; (800e834 <xTaskIncrementTick+0x154>)
 800e6fe:	693b      	ldr	r3, [r7, #16]
 800e700:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e702:	693b      	ldr	r3, [r7, #16]
 800e704:	2b00      	cmp	r3, #0
 800e706:	d120      	bne.n	800e74a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800e708:	4b4b      	ldr	r3, [pc, #300]	; (800e838 <xTaskIncrementTick+0x158>)
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d00a      	beq.n	800e728 <xTaskIncrementTick+0x48>
	__asm volatile
 800e712:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e716:	f383 8811 	msr	BASEPRI, r3
 800e71a:	f3bf 8f6f 	isb	sy
 800e71e:	f3bf 8f4f 	dsb	sy
 800e722:	603b      	str	r3, [r7, #0]
}
 800e724:	bf00      	nop
 800e726:	e7fe      	b.n	800e726 <xTaskIncrementTick+0x46>
 800e728:	4b43      	ldr	r3, [pc, #268]	; (800e838 <xTaskIncrementTick+0x158>)
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	60fb      	str	r3, [r7, #12]
 800e72e:	4b43      	ldr	r3, [pc, #268]	; (800e83c <xTaskIncrementTick+0x15c>)
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	4a41      	ldr	r2, [pc, #260]	; (800e838 <xTaskIncrementTick+0x158>)
 800e734:	6013      	str	r3, [r2, #0]
 800e736:	4a41      	ldr	r2, [pc, #260]	; (800e83c <xTaskIncrementTick+0x15c>)
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	6013      	str	r3, [r2, #0]
 800e73c:	4b40      	ldr	r3, [pc, #256]	; (800e840 <xTaskIncrementTick+0x160>)
 800e73e:	681b      	ldr	r3, [r3, #0]
 800e740:	3301      	adds	r3, #1
 800e742:	4a3f      	ldr	r2, [pc, #252]	; (800e840 <xTaskIncrementTick+0x160>)
 800e744:	6013      	str	r3, [r2, #0]
 800e746:	f000 fadb 	bl	800ed00 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e74a:	4b3e      	ldr	r3, [pc, #248]	; (800e844 <xTaskIncrementTick+0x164>)
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	693a      	ldr	r2, [r7, #16]
 800e750:	429a      	cmp	r2, r3
 800e752:	d34d      	bcc.n	800e7f0 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e754:	4b38      	ldr	r3, [pc, #224]	; (800e838 <xTaskIncrementTick+0x158>)
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	d101      	bne.n	800e762 <xTaskIncrementTick+0x82>
 800e75e:	2301      	movs	r3, #1
 800e760:	e000      	b.n	800e764 <xTaskIncrementTick+0x84>
 800e762:	2300      	movs	r3, #0
 800e764:	2b00      	cmp	r3, #0
 800e766:	d004      	beq.n	800e772 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e768:	4b36      	ldr	r3, [pc, #216]	; (800e844 <xTaskIncrementTick+0x164>)
 800e76a:	f04f 32ff 	mov.w	r2, #4294967295
 800e76e:	601a      	str	r2, [r3, #0]
					break;
 800e770:	e03e      	b.n	800e7f0 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800e772:	4b31      	ldr	r3, [pc, #196]	; (800e838 <xTaskIncrementTick+0x158>)
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	68db      	ldr	r3, [r3, #12]
 800e778:	68db      	ldr	r3, [r3, #12]
 800e77a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e77c:	68bb      	ldr	r3, [r7, #8]
 800e77e:	685b      	ldr	r3, [r3, #4]
 800e780:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e782:	693a      	ldr	r2, [r7, #16]
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	429a      	cmp	r2, r3
 800e788:	d203      	bcs.n	800e792 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e78a:	4a2e      	ldr	r2, [pc, #184]	; (800e844 <xTaskIncrementTick+0x164>)
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	6013      	str	r3, [r2, #0]
						break;
 800e790:	e02e      	b.n	800e7f0 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e792:	68bb      	ldr	r3, [r7, #8]
 800e794:	3304      	adds	r3, #4
 800e796:	4618      	mov	r0, r3
 800e798:	f7fe fd56 	bl	800d248 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e79c:	68bb      	ldr	r3, [r7, #8]
 800e79e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d004      	beq.n	800e7ae <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e7a4:	68bb      	ldr	r3, [r7, #8]
 800e7a6:	3318      	adds	r3, #24
 800e7a8:	4618      	mov	r0, r3
 800e7aa:	f7fe fd4d 	bl	800d248 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e7ae:	68bb      	ldr	r3, [r7, #8]
 800e7b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e7b2:	2201      	movs	r2, #1
 800e7b4:	409a      	lsls	r2, r3
 800e7b6:	4b24      	ldr	r3, [pc, #144]	; (800e848 <xTaskIncrementTick+0x168>)
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	4313      	orrs	r3, r2
 800e7bc:	4a22      	ldr	r2, [pc, #136]	; (800e848 <xTaskIncrementTick+0x168>)
 800e7be:	6013      	str	r3, [r2, #0]
 800e7c0:	68bb      	ldr	r3, [r7, #8]
 800e7c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e7c4:	4613      	mov	r3, r2
 800e7c6:	009b      	lsls	r3, r3, #2
 800e7c8:	4413      	add	r3, r2
 800e7ca:	009b      	lsls	r3, r3, #2
 800e7cc:	4a1f      	ldr	r2, [pc, #124]	; (800e84c <xTaskIncrementTick+0x16c>)
 800e7ce:	441a      	add	r2, r3
 800e7d0:	68bb      	ldr	r3, [r7, #8]
 800e7d2:	3304      	adds	r3, #4
 800e7d4:	4619      	mov	r1, r3
 800e7d6:	4610      	mov	r0, r2
 800e7d8:	f7fe fcd9 	bl	800d18e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e7dc:	68bb      	ldr	r3, [r7, #8]
 800e7de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e7e0:	4b1b      	ldr	r3, [pc, #108]	; (800e850 <xTaskIncrementTick+0x170>)
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e7e6:	429a      	cmp	r2, r3
 800e7e8:	d3b4      	bcc.n	800e754 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800e7ea:	2301      	movs	r3, #1
 800e7ec:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e7ee:	e7b1      	b.n	800e754 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e7f0:	4b17      	ldr	r3, [pc, #92]	; (800e850 <xTaskIncrementTick+0x170>)
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e7f6:	4915      	ldr	r1, [pc, #84]	; (800e84c <xTaskIncrementTick+0x16c>)
 800e7f8:	4613      	mov	r3, r2
 800e7fa:	009b      	lsls	r3, r3, #2
 800e7fc:	4413      	add	r3, r2
 800e7fe:	009b      	lsls	r3, r3, #2
 800e800:	440b      	add	r3, r1
 800e802:	681b      	ldr	r3, [r3, #0]
 800e804:	2b01      	cmp	r3, #1
 800e806:	d907      	bls.n	800e818 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 800e808:	2301      	movs	r3, #1
 800e80a:	617b      	str	r3, [r7, #20]
 800e80c:	e004      	b.n	800e818 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800e80e:	4b11      	ldr	r3, [pc, #68]	; (800e854 <xTaskIncrementTick+0x174>)
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	3301      	adds	r3, #1
 800e814:	4a0f      	ldr	r2, [pc, #60]	; (800e854 <xTaskIncrementTick+0x174>)
 800e816:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800e818:	4b0f      	ldr	r3, [pc, #60]	; (800e858 <xTaskIncrementTick+0x178>)
 800e81a:	681b      	ldr	r3, [r3, #0]
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d001      	beq.n	800e824 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 800e820:	2301      	movs	r3, #1
 800e822:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800e824:	697b      	ldr	r3, [r7, #20]
}
 800e826:	4618      	mov	r0, r3
 800e828:	3718      	adds	r7, #24
 800e82a:	46bd      	mov	sp, r7
 800e82c:	bd80      	pop	{r7, pc}
 800e82e:	bf00      	nop
 800e830:	20002b38 	.word	0x20002b38
 800e834:	20002b14 	.word	0x20002b14
 800e838:	20002ac8 	.word	0x20002ac8
 800e83c:	20002acc 	.word	0x20002acc
 800e840:	20002b28 	.word	0x20002b28
 800e844:	20002b30 	.word	0x20002b30
 800e848:	20002b18 	.word	0x20002b18
 800e84c:	20002a14 	.word	0x20002a14
 800e850:	20002a10 	.word	0x20002a10
 800e854:	20002b20 	.word	0x20002b20
 800e858:	20002b24 	.word	0x20002b24

0800e85c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e85c:	b480      	push	{r7}
 800e85e:	b087      	sub	sp, #28
 800e860:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e862:	4b29      	ldr	r3, [pc, #164]	; (800e908 <vTaskSwitchContext+0xac>)
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	2b00      	cmp	r3, #0
 800e868:	d003      	beq.n	800e872 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e86a:	4b28      	ldr	r3, [pc, #160]	; (800e90c <vTaskSwitchContext+0xb0>)
 800e86c:	2201      	movs	r2, #1
 800e86e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e870:	e044      	b.n	800e8fc <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800e872:	4b26      	ldr	r3, [pc, #152]	; (800e90c <vTaskSwitchContext+0xb0>)
 800e874:	2200      	movs	r2, #0
 800e876:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800e878:	4b25      	ldr	r3, [pc, #148]	; (800e910 <vTaskSwitchContext+0xb4>)
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	fab3 f383 	clz	r3, r3
 800e884:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800e886:	7afb      	ldrb	r3, [r7, #11]
 800e888:	f1c3 031f 	rsb	r3, r3, #31
 800e88c:	617b      	str	r3, [r7, #20]
 800e88e:	4921      	ldr	r1, [pc, #132]	; (800e914 <vTaskSwitchContext+0xb8>)
 800e890:	697a      	ldr	r2, [r7, #20]
 800e892:	4613      	mov	r3, r2
 800e894:	009b      	lsls	r3, r3, #2
 800e896:	4413      	add	r3, r2
 800e898:	009b      	lsls	r3, r3, #2
 800e89a:	440b      	add	r3, r1
 800e89c:	681b      	ldr	r3, [r3, #0]
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d10a      	bne.n	800e8b8 <vTaskSwitchContext+0x5c>
	__asm volatile
 800e8a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8a6:	f383 8811 	msr	BASEPRI, r3
 800e8aa:	f3bf 8f6f 	isb	sy
 800e8ae:	f3bf 8f4f 	dsb	sy
 800e8b2:	607b      	str	r3, [r7, #4]
}
 800e8b4:	bf00      	nop
 800e8b6:	e7fe      	b.n	800e8b6 <vTaskSwitchContext+0x5a>
 800e8b8:	697a      	ldr	r2, [r7, #20]
 800e8ba:	4613      	mov	r3, r2
 800e8bc:	009b      	lsls	r3, r3, #2
 800e8be:	4413      	add	r3, r2
 800e8c0:	009b      	lsls	r3, r3, #2
 800e8c2:	4a14      	ldr	r2, [pc, #80]	; (800e914 <vTaskSwitchContext+0xb8>)
 800e8c4:	4413      	add	r3, r2
 800e8c6:	613b      	str	r3, [r7, #16]
 800e8c8:	693b      	ldr	r3, [r7, #16]
 800e8ca:	685b      	ldr	r3, [r3, #4]
 800e8cc:	685a      	ldr	r2, [r3, #4]
 800e8ce:	693b      	ldr	r3, [r7, #16]
 800e8d0:	605a      	str	r2, [r3, #4]
 800e8d2:	693b      	ldr	r3, [r7, #16]
 800e8d4:	685a      	ldr	r2, [r3, #4]
 800e8d6:	693b      	ldr	r3, [r7, #16]
 800e8d8:	3308      	adds	r3, #8
 800e8da:	429a      	cmp	r2, r3
 800e8dc:	d104      	bne.n	800e8e8 <vTaskSwitchContext+0x8c>
 800e8de:	693b      	ldr	r3, [r7, #16]
 800e8e0:	685b      	ldr	r3, [r3, #4]
 800e8e2:	685a      	ldr	r2, [r3, #4]
 800e8e4:	693b      	ldr	r3, [r7, #16]
 800e8e6:	605a      	str	r2, [r3, #4]
 800e8e8:	693b      	ldr	r3, [r7, #16]
 800e8ea:	685b      	ldr	r3, [r3, #4]
 800e8ec:	68db      	ldr	r3, [r3, #12]
 800e8ee:	4a0a      	ldr	r2, [pc, #40]	; (800e918 <vTaskSwitchContext+0xbc>)
 800e8f0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e8f2:	4b09      	ldr	r3, [pc, #36]	; (800e918 <vTaskSwitchContext+0xbc>)
 800e8f4:	681b      	ldr	r3, [r3, #0]
 800e8f6:	335c      	adds	r3, #92	; 0x5c
 800e8f8:	4a08      	ldr	r2, [pc, #32]	; (800e91c <vTaskSwitchContext+0xc0>)
 800e8fa:	6013      	str	r3, [r2, #0]
}
 800e8fc:	bf00      	nop
 800e8fe:	371c      	adds	r7, #28
 800e900:	46bd      	mov	sp, r7
 800e902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e906:	4770      	bx	lr
 800e908:	20002b38 	.word	0x20002b38
 800e90c:	20002b24 	.word	0x20002b24
 800e910:	20002b18 	.word	0x20002b18
 800e914:	20002a14 	.word	0x20002a14
 800e918:	20002a10 	.word	0x20002a10
 800e91c:	2000010c 	.word	0x2000010c

0800e920 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e920:	b580      	push	{r7, lr}
 800e922:	b084      	sub	sp, #16
 800e924:	af00      	add	r7, sp, #0
 800e926:	6078      	str	r0, [r7, #4]
 800e928:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d10a      	bne.n	800e946 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800e930:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e934:	f383 8811 	msr	BASEPRI, r3
 800e938:	f3bf 8f6f 	isb	sy
 800e93c:	f3bf 8f4f 	dsb	sy
 800e940:	60fb      	str	r3, [r7, #12]
}
 800e942:	bf00      	nop
 800e944:	e7fe      	b.n	800e944 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e946:	4b07      	ldr	r3, [pc, #28]	; (800e964 <vTaskPlaceOnEventList+0x44>)
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	3318      	adds	r3, #24
 800e94c:	4619      	mov	r1, r3
 800e94e:	6878      	ldr	r0, [r7, #4]
 800e950:	f7fe fc41 	bl	800d1d6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e954:	2101      	movs	r1, #1
 800e956:	6838      	ldr	r0, [r7, #0]
 800e958:	f000 fbd6 	bl	800f108 <prvAddCurrentTaskToDelayedList>
}
 800e95c:	bf00      	nop
 800e95e:	3710      	adds	r7, #16
 800e960:	46bd      	mov	sp, r7
 800e962:	bd80      	pop	{r7, pc}
 800e964:	20002a10 	.word	0x20002a10

0800e968 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e968:	b580      	push	{r7, lr}
 800e96a:	b086      	sub	sp, #24
 800e96c:	af00      	add	r7, sp, #0
 800e96e:	60f8      	str	r0, [r7, #12]
 800e970:	60b9      	str	r1, [r7, #8]
 800e972:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	2b00      	cmp	r3, #0
 800e978:	d10a      	bne.n	800e990 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800e97a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e97e:	f383 8811 	msr	BASEPRI, r3
 800e982:	f3bf 8f6f 	isb	sy
 800e986:	f3bf 8f4f 	dsb	sy
 800e98a:	617b      	str	r3, [r7, #20]
}
 800e98c:	bf00      	nop
 800e98e:	e7fe      	b.n	800e98e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e990:	4b0a      	ldr	r3, [pc, #40]	; (800e9bc <vTaskPlaceOnEventListRestricted+0x54>)
 800e992:	681b      	ldr	r3, [r3, #0]
 800e994:	3318      	adds	r3, #24
 800e996:	4619      	mov	r1, r3
 800e998:	68f8      	ldr	r0, [r7, #12]
 800e99a:	f7fe fbf8 	bl	800d18e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d002      	beq.n	800e9aa <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800e9a4:	f04f 33ff 	mov.w	r3, #4294967295
 800e9a8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e9aa:	6879      	ldr	r1, [r7, #4]
 800e9ac:	68b8      	ldr	r0, [r7, #8]
 800e9ae:	f000 fbab 	bl	800f108 <prvAddCurrentTaskToDelayedList>
	}
 800e9b2:	bf00      	nop
 800e9b4:	3718      	adds	r7, #24
 800e9b6:	46bd      	mov	sp, r7
 800e9b8:	bd80      	pop	{r7, pc}
 800e9ba:	bf00      	nop
 800e9bc:	20002a10 	.word	0x20002a10

0800e9c0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e9c0:	b580      	push	{r7, lr}
 800e9c2:	b086      	sub	sp, #24
 800e9c4:	af00      	add	r7, sp, #0
 800e9c6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	68db      	ldr	r3, [r3, #12]
 800e9cc:	68db      	ldr	r3, [r3, #12]
 800e9ce:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e9d0:	693b      	ldr	r3, [r7, #16]
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	d10a      	bne.n	800e9ec <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800e9d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e9da:	f383 8811 	msr	BASEPRI, r3
 800e9de:	f3bf 8f6f 	isb	sy
 800e9e2:	f3bf 8f4f 	dsb	sy
 800e9e6:	60fb      	str	r3, [r7, #12]
}
 800e9e8:	bf00      	nop
 800e9ea:	e7fe      	b.n	800e9ea <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e9ec:	693b      	ldr	r3, [r7, #16]
 800e9ee:	3318      	adds	r3, #24
 800e9f0:	4618      	mov	r0, r3
 800e9f2:	f7fe fc29 	bl	800d248 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e9f6:	4b1d      	ldr	r3, [pc, #116]	; (800ea6c <xTaskRemoveFromEventList+0xac>)
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	d11c      	bne.n	800ea38 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e9fe:	693b      	ldr	r3, [r7, #16]
 800ea00:	3304      	adds	r3, #4
 800ea02:	4618      	mov	r0, r3
 800ea04:	f7fe fc20 	bl	800d248 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ea08:	693b      	ldr	r3, [r7, #16]
 800ea0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea0c:	2201      	movs	r2, #1
 800ea0e:	409a      	lsls	r2, r3
 800ea10:	4b17      	ldr	r3, [pc, #92]	; (800ea70 <xTaskRemoveFromEventList+0xb0>)
 800ea12:	681b      	ldr	r3, [r3, #0]
 800ea14:	4313      	orrs	r3, r2
 800ea16:	4a16      	ldr	r2, [pc, #88]	; (800ea70 <xTaskRemoveFromEventList+0xb0>)
 800ea18:	6013      	str	r3, [r2, #0]
 800ea1a:	693b      	ldr	r3, [r7, #16]
 800ea1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea1e:	4613      	mov	r3, r2
 800ea20:	009b      	lsls	r3, r3, #2
 800ea22:	4413      	add	r3, r2
 800ea24:	009b      	lsls	r3, r3, #2
 800ea26:	4a13      	ldr	r2, [pc, #76]	; (800ea74 <xTaskRemoveFromEventList+0xb4>)
 800ea28:	441a      	add	r2, r3
 800ea2a:	693b      	ldr	r3, [r7, #16]
 800ea2c:	3304      	adds	r3, #4
 800ea2e:	4619      	mov	r1, r3
 800ea30:	4610      	mov	r0, r2
 800ea32:	f7fe fbac 	bl	800d18e <vListInsertEnd>
 800ea36:	e005      	b.n	800ea44 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ea38:	693b      	ldr	r3, [r7, #16]
 800ea3a:	3318      	adds	r3, #24
 800ea3c:	4619      	mov	r1, r3
 800ea3e:	480e      	ldr	r0, [pc, #56]	; (800ea78 <xTaskRemoveFromEventList+0xb8>)
 800ea40:	f7fe fba5 	bl	800d18e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ea44:	693b      	ldr	r3, [r7, #16]
 800ea46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea48:	4b0c      	ldr	r3, [pc, #48]	; (800ea7c <xTaskRemoveFromEventList+0xbc>)
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea4e:	429a      	cmp	r2, r3
 800ea50:	d905      	bls.n	800ea5e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ea52:	2301      	movs	r3, #1
 800ea54:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ea56:	4b0a      	ldr	r3, [pc, #40]	; (800ea80 <xTaskRemoveFromEventList+0xc0>)
 800ea58:	2201      	movs	r2, #1
 800ea5a:	601a      	str	r2, [r3, #0]
 800ea5c:	e001      	b.n	800ea62 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800ea5e:	2300      	movs	r3, #0
 800ea60:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800ea62:	697b      	ldr	r3, [r7, #20]
}
 800ea64:	4618      	mov	r0, r3
 800ea66:	3718      	adds	r7, #24
 800ea68:	46bd      	mov	sp, r7
 800ea6a:	bd80      	pop	{r7, pc}
 800ea6c:	20002b38 	.word	0x20002b38
 800ea70:	20002b18 	.word	0x20002b18
 800ea74:	20002a14 	.word	0x20002a14
 800ea78:	20002ad0 	.word	0x20002ad0
 800ea7c:	20002a10 	.word	0x20002a10
 800ea80:	20002b24 	.word	0x20002b24

0800ea84 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ea84:	b480      	push	{r7}
 800ea86:	b083      	sub	sp, #12
 800ea88:	af00      	add	r7, sp, #0
 800ea8a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ea8c:	4b06      	ldr	r3, [pc, #24]	; (800eaa8 <vTaskInternalSetTimeOutState+0x24>)
 800ea8e:	681a      	ldr	r2, [r3, #0]
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ea94:	4b05      	ldr	r3, [pc, #20]	; (800eaac <vTaskInternalSetTimeOutState+0x28>)
 800ea96:	681a      	ldr	r2, [r3, #0]
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	605a      	str	r2, [r3, #4]
}
 800ea9c:	bf00      	nop
 800ea9e:	370c      	adds	r7, #12
 800eaa0:	46bd      	mov	sp, r7
 800eaa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaa6:	4770      	bx	lr
 800eaa8:	20002b28 	.word	0x20002b28
 800eaac:	20002b14 	.word	0x20002b14

0800eab0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800eab0:	b580      	push	{r7, lr}
 800eab2:	b088      	sub	sp, #32
 800eab4:	af00      	add	r7, sp, #0
 800eab6:	6078      	str	r0, [r7, #4]
 800eab8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d10a      	bne.n	800ead6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800eac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eac4:	f383 8811 	msr	BASEPRI, r3
 800eac8:	f3bf 8f6f 	isb	sy
 800eacc:	f3bf 8f4f 	dsb	sy
 800ead0:	613b      	str	r3, [r7, #16]
}
 800ead2:	bf00      	nop
 800ead4:	e7fe      	b.n	800ead4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ead6:	683b      	ldr	r3, [r7, #0]
 800ead8:	2b00      	cmp	r3, #0
 800eada:	d10a      	bne.n	800eaf2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800eadc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eae0:	f383 8811 	msr	BASEPRI, r3
 800eae4:	f3bf 8f6f 	isb	sy
 800eae8:	f3bf 8f4f 	dsb	sy
 800eaec:	60fb      	str	r3, [r7, #12]
}
 800eaee:	bf00      	nop
 800eaf0:	e7fe      	b.n	800eaf0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800eaf2:	f001 f827 	bl	800fb44 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800eaf6:	4b1d      	ldr	r3, [pc, #116]	; (800eb6c <xTaskCheckForTimeOut+0xbc>)
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	685b      	ldr	r3, [r3, #4]
 800eb00:	69ba      	ldr	r2, [r7, #24]
 800eb02:	1ad3      	subs	r3, r2, r3
 800eb04:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800eb06:	683b      	ldr	r3, [r7, #0]
 800eb08:	681b      	ldr	r3, [r3, #0]
 800eb0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb0e:	d102      	bne.n	800eb16 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800eb10:	2300      	movs	r3, #0
 800eb12:	61fb      	str	r3, [r7, #28]
 800eb14:	e023      	b.n	800eb5e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	681a      	ldr	r2, [r3, #0]
 800eb1a:	4b15      	ldr	r3, [pc, #84]	; (800eb70 <xTaskCheckForTimeOut+0xc0>)
 800eb1c:	681b      	ldr	r3, [r3, #0]
 800eb1e:	429a      	cmp	r2, r3
 800eb20:	d007      	beq.n	800eb32 <xTaskCheckForTimeOut+0x82>
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	685b      	ldr	r3, [r3, #4]
 800eb26:	69ba      	ldr	r2, [r7, #24]
 800eb28:	429a      	cmp	r2, r3
 800eb2a:	d302      	bcc.n	800eb32 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800eb2c:	2301      	movs	r3, #1
 800eb2e:	61fb      	str	r3, [r7, #28]
 800eb30:	e015      	b.n	800eb5e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800eb32:	683b      	ldr	r3, [r7, #0]
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	697a      	ldr	r2, [r7, #20]
 800eb38:	429a      	cmp	r2, r3
 800eb3a:	d20b      	bcs.n	800eb54 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800eb3c:	683b      	ldr	r3, [r7, #0]
 800eb3e:	681a      	ldr	r2, [r3, #0]
 800eb40:	697b      	ldr	r3, [r7, #20]
 800eb42:	1ad2      	subs	r2, r2, r3
 800eb44:	683b      	ldr	r3, [r7, #0]
 800eb46:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800eb48:	6878      	ldr	r0, [r7, #4]
 800eb4a:	f7ff ff9b 	bl	800ea84 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800eb4e:	2300      	movs	r3, #0
 800eb50:	61fb      	str	r3, [r7, #28]
 800eb52:	e004      	b.n	800eb5e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800eb54:	683b      	ldr	r3, [r7, #0]
 800eb56:	2200      	movs	r2, #0
 800eb58:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800eb5a:	2301      	movs	r3, #1
 800eb5c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800eb5e:	f001 f821 	bl	800fba4 <vPortExitCritical>

	return xReturn;
 800eb62:	69fb      	ldr	r3, [r7, #28]
}
 800eb64:	4618      	mov	r0, r3
 800eb66:	3720      	adds	r7, #32
 800eb68:	46bd      	mov	sp, r7
 800eb6a:	bd80      	pop	{r7, pc}
 800eb6c:	20002b14 	.word	0x20002b14
 800eb70:	20002b28 	.word	0x20002b28

0800eb74 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800eb74:	b480      	push	{r7}
 800eb76:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800eb78:	4b03      	ldr	r3, [pc, #12]	; (800eb88 <vTaskMissedYield+0x14>)
 800eb7a:	2201      	movs	r2, #1
 800eb7c:	601a      	str	r2, [r3, #0]
}
 800eb7e:	bf00      	nop
 800eb80:	46bd      	mov	sp, r7
 800eb82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb86:	4770      	bx	lr
 800eb88:	20002b24 	.word	0x20002b24

0800eb8c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800eb8c:	b580      	push	{r7, lr}
 800eb8e:	b082      	sub	sp, #8
 800eb90:	af00      	add	r7, sp, #0
 800eb92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800eb94:	f000 f852 	bl	800ec3c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800eb98:	4b06      	ldr	r3, [pc, #24]	; (800ebb4 <prvIdleTask+0x28>)
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	2b01      	cmp	r3, #1
 800eb9e:	d9f9      	bls.n	800eb94 <prvIdleTask+0x8>
			{
				taskYIELD();
 800eba0:	4b05      	ldr	r3, [pc, #20]	; (800ebb8 <prvIdleTask+0x2c>)
 800eba2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eba6:	601a      	str	r2, [r3, #0]
 800eba8:	f3bf 8f4f 	dsb	sy
 800ebac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ebb0:	e7f0      	b.n	800eb94 <prvIdleTask+0x8>
 800ebb2:	bf00      	nop
 800ebb4:	20002a14 	.word	0x20002a14
 800ebb8:	e000ed04 	.word	0xe000ed04

0800ebbc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ebbc:	b580      	push	{r7, lr}
 800ebbe:	b082      	sub	sp, #8
 800ebc0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ebc2:	2300      	movs	r3, #0
 800ebc4:	607b      	str	r3, [r7, #4]
 800ebc6:	e00c      	b.n	800ebe2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ebc8:	687a      	ldr	r2, [r7, #4]
 800ebca:	4613      	mov	r3, r2
 800ebcc:	009b      	lsls	r3, r3, #2
 800ebce:	4413      	add	r3, r2
 800ebd0:	009b      	lsls	r3, r3, #2
 800ebd2:	4a12      	ldr	r2, [pc, #72]	; (800ec1c <prvInitialiseTaskLists+0x60>)
 800ebd4:	4413      	add	r3, r2
 800ebd6:	4618      	mov	r0, r3
 800ebd8:	f7fe faac 	bl	800d134 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	3301      	adds	r3, #1
 800ebe0:	607b      	str	r3, [r7, #4]
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	2b06      	cmp	r3, #6
 800ebe6:	d9ef      	bls.n	800ebc8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ebe8:	480d      	ldr	r0, [pc, #52]	; (800ec20 <prvInitialiseTaskLists+0x64>)
 800ebea:	f7fe faa3 	bl	800d134 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ebee:	480d      	ldr	r0, [pc, #52]	; (800ec24 <prvInitialiseTaskLists+0x68>)
 800ebf0:	f7fe faa0 	bl	800d134 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ebf4:	480c      	ldr	r0, [pc, #48]	; (800ec28 <prvInitialiseTaskLists+0x6c>)
 800ebf6:	f7fe fa9d 	bl	800d134 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ebfa:	480c      	ldr	r0, [pc, #48]	; (800ec2c <prvInitialiseTaskLists+0x70>)
 800ebfc:	f7fe fa9a 	bl	800d134 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ec00:	480b      	ldr	r0, [pc, #44]	; (800ec30 <prvInitialiseTaskLists+0x74>)
 800ec02:	f7fe fa97 	bl	800d134 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ec06:	4b0b      	ldr	r3, [pc, #44]	; (800ec34 <prvInitialiseTaskLists+0x78>)
 800ec08:	4a05      	ldr	r2, [pc, #20]	; (800ec20 <prvInitialiseTaskLists+0x64>)
 800ec0a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ec0c:	4b0a      	ldr	r3, [pc, #40]	; (800ec38 <prvInitialiseTaskLists+0x7c>)
 800ec0e:	4a05      	ldr	r2, [pc, #20]	; (800ec24 <prvInitialiseTaskLists+0x68>)
 800ec10:	601a      	str	r2, [r3, #0]
}
 800ec12:	bf00      	nop
 800ec14:	3708      	adds	r7, #8
 800ec16:	46bd      	mov	sp, r7
 800ec18:	bd80      	pop	{r7, pc}
 800ec1a:	bf00      	nop
 800ec1c:	20002a14 	.word	0x20002a14
 800ec20:	20002aa0 	.word	0x20002aa0
 800ec24:	20002ab4 	.word	0x20002ab4
 800ec28:	20002ad0 	.word	0x20002ad0
 800ec2c:	20002ae4 	.word	0x20002ae4
 800ec30:	20002afc 	.word	0x20002afc
 800ec34:	20002ac8 	.word	0x20002ac8
 800ec38:	20002acc 	.word	0x20002acc

0800ec3c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ec3c:	b580      	push	{r7, lr}
 800ec3e:	b082      	sub	sp, #8
 800ec40:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ec42:	e019      	b.n	800ec78 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ec44:	f000 ff7e 	bl	800fb44 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800ec48:	4b10      	ldr	r3, [pc, #64]	; (800ec8c <prvCheckTasksWaitingTermination+0x50>)
 800ec4a:	68db      	ldr	r3, [r3, #12]
 800ec4c:	68db      	ldr	r3, [r3, #12]
 800ec4e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	3304      	adds	r3, #4
 800ec54:	4618      	mov	r0, r3
 800ec56:	f7fe faf7 	bl	800d248 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ec5a:	4b0d      	ldr	r3, [pc, #52]	; (800ec90 <prvCheckTasksWaitingTermination+0x54>)
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	3b01      	subs	r3, #1
 800ec60:	4a0b      	ldr	r2, [pc, #44]	; (800ec90 <prvCheckTasksWaitingTermination+0x54>)
 800ec62:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ec64:	4b0b      	ldr	r3, [pc, #44]	; (800ec94 <prvCheckTasksWaitingTermination+0x58>)
 800ec66:	681b      	ldr	r3, [r3, #0]
 800ec68:	3b01      	subs	r3, #1
 800ec6a:	4a0a      	ldr	r2, [pc, #40]	; (800ec94 <prvCheckTasksWaitingTermination+0x58>)
 800ec6c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ec6e:	f000 ff99 	bl	800fba4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ec72:	6878      	ldr	r0, [r7, #4]
 800ec74:	f000 f810 	bl	800ec98 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ec78:	4b06      	ldr	r3, [pc, #24]	; (800ec94 <prvCheckTasksWaitingTermination+0x58>)
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d1e1      	bne.n	800ec44 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ec80:	bf00      	nop
 800ec82:	bf00      	nop
 800ec84:	3708      	adds	r7, #8
 800ec86:	46bd      	mov	sp, r7
 800ec88:	bd80      	pop	{r7, pc}
 800ec8a:	bf00      	nop
 800ec8c:	20002ae4 	.word	0x20002ae4
 800ec90:	20002b10 	.word	0x20002b10
 800ec94:	20002af8 	.word	0x20002af8

0800ec98 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ec98:	b580      	push	{r7, lr}
 800ec9a:	b084      	sub	sp, #16
 800ec9c:	af00      	add	r7, sp, #0
 800ec9e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	335c      	adds	r3, #92	; 0x5c
 800eca4:	4618      	mov	r0, r3
 800eca6:	f001 fbd9 	bl	801045c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d108      	bne.n	800ecc6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ecb8:	4618      	mov	r0, r3
 800ecba:	f001 f929 	bl	800ff10 <vPortFree>
				vPortFree( pxTCB );
 800ecbe:	6878      	ldr	r0, [r7, #4]
 800ecc0:	f001 f926 	bl	800ff10 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ecc4:	e018      	b.n	800ecf8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 800eccc:	2b01      	cmp	r3, #1
 800ecce:	d103      	bne.n	800ecd8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ecd0:	6878      	ldr	r0, [r7, #4]
 800ecd2:	f001 f91d 	bl	800ff10 <vPortFree>
	}
 800ecd6:	e00f      	b.n	800ecf8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 800ecde:	2b02      	cmp	r3, #2
 800ece0:	d00a      	beq.n	800ecf8 <prvDeleteTCB+0x60>
	__asm volatile
 800ece2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ece6:	f383 8811 	msr	BASEPRI, r3
 800ecea:	f3bf 8f6f 	isb	sy
 800ecee:	f3bf 8f4f 	dsb	sy
 800ecf2:	60fb      	str	r3, [r7, #12]
}
 800ecf4:	bf00      	nop
 800ecf6:	e7fe      	b.n	800ecf6 <prvDeleteTCB+0x5e>
	}
 800ecf8:	bf00      	nop
 800ecfa:	3710      	adds	r7, #16
 800ecfc:	46bd      	mov	sp, r7
 800ecfe:	bd80      	pop	{r7, pc}

0800ed00 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ed00:	b480      	push	{r7}
 800ed02:	b083      	sub	sp, #12
 800ed04:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ed06:	4b0f      	ldr	r3, [pc, #60]	; (800ed44 <prvResetNextTaskUnblockTime+0x44>)
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	d101      	bne.n	800ed14 <prvResetNextTaskUnblockTime+0x14>
 800ed10:	2301      	movs	r3, #1
 800ed12:	e000      	b.n	800ed16 <prvResetNextTaskUnblockTime+0x16>
 800ed14:	2300      	movs	r3, #0
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d004      	beq.n	800ed24 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ed1a:	4b0b      	ldr	r3, [pc, #44]	; (800ed48 <prvResetNextTaskUnblockTime+0x48>)
 800ed1c:	f04f 32ff 	mov.w	r2, #4294967295
 800ed20:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ed22:	e008      	b.n	800ed36 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800ed24:	4b07      	ldr	r3, [pc, #28]	; (800ed44 <prvResetNextTaskUnblockTime+0x44>)
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	68db      	ldr	r3, [r3, #12]
 800ed2a:	68db      	ldr	r3, [r3, #12]
 800ed2c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	685b      	ldr	r3, [r3, #4]
 800ed32:	4a05      	ldr	r2, [pc, #20]	; (800ed48 <prvResetNextTaskUnblockTime+0x48>)
 800ed34:	6013      	str	r3, [r2, #0]
}
 800ed36:	bf00      	nop
 800ed38:	370c      	adds	r7, #12
 800ed3a:	46bd      	mov	sp, r7
 800ed3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed40:	4770      	bx	lr
 800ed42:	bf00      	nop
 800ed44:	20002ac8 	.word	0x20002ac8
 800ed48:	20002b30 	.word	0x20002b30

0800ed4c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ed4c:	b480      	push	{r7}
 800ed4e:	b083      	sub	sp, #12
 800ed50:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ed52:	4b0b      	ldr	r3, [pc, #44]	; (800ed80 <xTaskGetSchedulerState+0x34>)
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d102      	bne.n	800ed60 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ed5a:	2301      	movs	r3, #1
 800ed5c:	607b      	str	r3, [r7, #4]
 800ed5e:	e008      	b.n	800ed72 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ed60:	4b08      	ldr	r3, [pc, #32]	; (800ed84 <xTaskGetSchedulerState+0x38>)
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	d102      	bne.n	800ed6e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ed68:	2302      	movs	r3, #2
 800ed6a:	607b      	str	r3, [r7, #4]
 800ed6c:	e001      	b.n	800ed72 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ed6e:	2300      	movs	r3, #0
 800ed70:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ed72:	687b      	ldr	r3, [r7, #4]
	}
 800ed74:	4618      	mov	r0, r3
 800ed76:	370c      	adds	r7, #12
 800ed78:	46bd      	mov	sp, r7
 800ed7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed7e:	4770      	bx	lr
 800ed80:	20002b1c 	.word	0x20002b1c
 800ed84:	20002b38 	.word	0x20002b38

0800ed88 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ed88:	b580      	push	{r7, lr}
 800ed8a:	b084      	sub	sp, #16
 800ed8c:	af00      	add	r7, sp, #0
 800ed8e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ed94:	2300      	movs	r3, #0
 800ed96:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	d06e      	beq.n	800ee7c <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ed9e:	68bb      	ldr	r3, [r7, #8]
 800eda0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eda2:	4b39      	ldr	r3, [pc, #228]	; (800ee88 <xTaskPriorityInherit+0x100>)
 800eda4:	681b      	ldr	r3, [r3, #0]
 800eda6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eda8:	429a      	cmp	r2, r3
 800edaa:	d25e      	bcs.n	800ee6a <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800edac:	68bb      	ldr	r3, [r7, #8]
 800edae:	699b      	ldr	r3, [r3, #24]
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	db06      	blt.n	800edc2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800edb4:	4b34      	ldr	r3, [pc, #208]	; (800ee88 <xTaskPriorityInherit+0x100>)
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800edba:	f1c3 0207 	rsb	r2, r3, #7
 800edbe:	68bb      	ldr	r3, [r7, #8]
 800edc0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800edc2:	68bb      	ldr	r3, [r7, #8]
 800edc4:	6959      	ldr	r1, [r3, #20]
 800edc6:	68bb      	ldr	r3, [r7, #8]
 800edc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800edca:	4613      	mov	r3, r2
 800edcc:	009b      	lsls	r3, r3, #2
 800edce:	4413      	add	r3, r2
 800edd0:	009b      	lsls	r3, r3, #2
 800edd2:	4a2e      	ldr	r2, [pc, #184]	; (800ee8c <xTaskPriorityInherit+0x104>)
 800edd4:	4413      	add	r3, r2
 800edd6:	4299      	cmp	r1, r3
 800edd8:	d101      	bne.n	800edde <xTaskPriorityInherit+0x56>
 800edda:	2301      	movs	r3, #1
 800eddc:	e000      	b.n	800ede0 <xTaskPriorityInherit+0x58>
 800edde:	2300      	movs	r3, #0
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d03a      	beq.n	800ee5a <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ede4:	68bb      	ldr	r3, [r7, #8]
 800ede6:	3304      	adds	r3, #4
 800ede8:	4618      	mov	r0, r3
 800edea:	f7fe fa2d 	bl	800d248 <uxListRemove>
 800edee:	4603      	mov	r3, r0
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d115      	bne.n	800ee20 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800edf4:	68bb      	ldr	r3, [r7, #8]
 800edf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800edf8:	4924      	ldr	r1, [pc, #144]	; (800ee8c <xTaskPriorityInherit+0x104>)
 800edfa:	4613      	mov	r3, r2
 800edfc:	009b      	lsls	r3, r3, #2
 800edfe:	4413      	add	r3, r2
 800ee00:	009b      	lsls	r3, r3, #2
 800ee02:	440b      	add	r3, r1
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	2b00      	cmp	r3, #0
 800ee08:	d10a      	bne.n	800ee20 <xTaskPriorityInherit+0x98>
 800ee0a:	68bb      	ldr	r3, [r7, #8]
 800ee0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee0e:	2201      	movs	r2, #1
 800ee10:	fa02 f303 	lsl.w	r3, r2, r3
 800ee14:	43da      	mvns	r2, r3
 800ee16:	4b1e      	ldr	r3, [pc, #120]	; (800ee90 <xTaskPriorityInherit+0x108>)
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	4013      	ands	r3, r2
 800ee1c:	4a1c      	ldr	r2, [pc, #112]	; (800ee90 <xTaskPriorityInherit+0x108>)
 800ee1e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ee20:	4b19      	ldr	r3, [pc, #100]	; (800ee88 <xTaskPriorityInherit+0x100>)
 800ee22:	681b      	ldr	r3, [r3, #0]
 800ee24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ee26:	68bb      	ldr	r3, [r7, #8]
 800ee28:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800ee2a:	68bb      	ldr	r3, [r7, #8]
 800ee2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee2e:	2201      	movs	r2, #1
 800ee30:	409a      	lsls	r2, r3
 800ee32:	4b17      	ldr	r3, [pc, #92]	; (800ee90 <xTaskPriorityInherit+0x108>)
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	4313      	orrs	r3, r2
 800ee38:	4a15      	ldr	r2, [pc, #84]	; (800ee90 <xTaskPriorityInherit+0x108>)
 800ee3a:	6013      	str	r3, [r2, #0]
 800ee3c:	68bb      	ldr	r3, [r7, #8]
 800ee3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ee40:	4613      	mov	r3, r2
 800ee42:	009b      	lsls	r3, r3, #2
 800ee44:	4413      	add	r3, r2
 800ee46:	009b      	lsls	r3, r3, #2
 800ee48:	4a10      	ldr	r2, [pc, #64]	; (800ee8c <xTaskPriorityInherit+0x104>)
 800ee4a:	441a      	add	r2, r3
 800ee4c:	68bb      	ldr	r3, [r7, #8]
 800ee4e:	3304      	adds	r3, #4
 800ee50:	4619      	mov	r1, r3
 800ee52:	4610      	mov	r0, r2
 800ee54:	f7fe f99b 	bl	800d18e <vListInsertEnd>
 800ee58:	e004      	b.n	800ee64 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ee5a:	4b0b      	ldr	r3, [pc, #44]	; (800ee88 <xTaskPriorityInherit+0x100>)
 800ee5c:	681b      	ldr	r3, [r3, #0]
 800ee5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ee60:	68bb      	ldr	r3, [r7, #8]
 800ee62:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800ee64:	2301      	movs	r3, #1
 800ee66:	60fb      	str	r3, [r7, #12]
 800ee68:	e008      	b.n	800ee7c <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ee6a:	68bb      	ldr	r3, [r7, #8]
 800ee6c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ee6e:	4b06      	ldr	r3, [pc, #24]	; (800ee88 <xTaskPriorityInherit+0x100>)
 800ee70:	681b      	ldr	r3, [r3, #0]
 800ee72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee74:	429a      	cmp	r2, r3
 800ee76:	d201      	bcs.n	800ee7c <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800ee78:	2301      	movs	r3, #1
 800ee7a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ee7c:	68fb      	ldr	r3, [r7, #12]
	}
 800ee7e:	4618      	mov	r0, r3
 800ee80:	3710      	adds	r7, #16
 800ee82:	46bd      	mov	sp, r7
 800ee84:	bd80      	pop	{r7, pc}
 800ee86:	bf00      	nop
 800ee88:	20002a10 	.word	0x20002a10
 800ee8c:	20002a14 	.word	0x20002a14
 800ee90:	20002b18 	.word	0x20002b18

0800ee94 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ee94:	b580      	push	{r7, lr}
 800ee96:	b086      	sub	sp, #24
 800ee98:	af00      	add	r7, sp, #0
 800ee9a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800eea0:	2300      	movs	r3, #0
 800eea2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d06e      	beq.n	800ef88 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800eeaa:	4b3a      	ldr	r3, [pc, #232]	; (800ef94 <xTaskPriorityDisinherit+0x100>)
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	693a      	ldr	r2, [r7, #16]
 800eeb0:	429a      	cmp	r2, r3
 800eeb2:	d00a      	beq.n	800eeca <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800eeb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eeb8:	f383 8811 	msr	BASEPRI, r3
 800eebc:	f3bf 8f6f 	isb	sy
 800eec0:	f3bf 8f4f 	dsb	sy
 800eec4:	60fb      	str	r3, [r7, #12]
}
 800eec6:	bf00      	nop
 800eec8:	e7fe      	b.n	800eec8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800eeca:	693b      	ldr	r3, [r7, #16]
 800eecc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eece:	2b00      	cmp	r3, #0
 800eed0:	d10a      	bne.n	800eee8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800eed2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eed6:	f383 8811 	msr	BASEPRI, r3
 800eeda:	f3bf 8f6f 	isb	sy
 800eede:	f3bf 8f4f 	dsb	sy
 800eee2:	60bb      	str	r3, [r7, #8]
}
 800eee4:	bf00      	nop
 800eee6:	e7fe      	b.n	800eee6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800eee8:	693b      	ldr	r3, [r7, #16]
 800eeea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eeec:	1e5a      	subs	r2, r3, #1
 800eeee:	693b      	ldr	r3, [r7, #16]
 800eef0:	659a      	str	r2, [r3, #88]	; 0x58

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800eef2:	693b      	ldr	r3, [r7, #16]
 800eef4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eef6:	693b      	ldr	r3, [r7, #16]
 800eef8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eefa:	429a      	cmp	r2, r3
 800eefc:	d044      	beq.n	800ef88 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800eefe:	693b      	ldr	r3, [r7, #16]
 800ef00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	d140      	bne.n	800ef88 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ef06:	693b      	ldr	r3, [r7, #16]
 800ef08:	3304      	adds	r3, #4
 800ef0a:	4618      	mov	r0, r3
 800ef0c:	f7fe f99c 	bl	800d248 <uxListRemove>
 800ef10:	4603      	mov	r3, r0
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	d115      	bne.n	800ef42 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ef16:	693b      	ldr	r3, [r7, #16]
 800ef18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ef1a:	491f      	ldr	r1, [pc, #124]	; (800ef98 <xTaskPriorityDisinherit+0x104>)
 800ef1c:	4613      	mov	r3, r2
 800ef1e:	009b      	lsls	r3, r3, #2
 800ef20:	4413      	add	r3, r2
 800ef22:	009b      	lsls	r3, r3, #2
 800ef24:	440b      	add	r3, r1
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	d10a      	bne.n	800ef42 <xTaskPriorityDisinherit+0xae>
 800ef2c:	693b      	ldr	r3, [r7, #16]
 800ef2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef30:	2201      	movs	r2, #1
 800ef32:	fa02 f303 	lsl.w	r3, r2, r3
 800ef36:	43da      	mvns	r2, r3
 800ef38:	4b18      	ldr	r3, [pc, #96]	; (800ef9c <xTaskPriorityDisinherit+0x108>)
 800ef3a:	681b      	ldr	r3, [r3, #0]
 800ef3c:	4013      	ands	r3, r2
 800ef3e:	4a17      	ldr	r2, [pc, #92]	; (800ef9c <xTaskPriorityDisinherit+0x108>)
 800ef40:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ef42:	693b      	ldr	r3, [r7, #16]
 800ef44:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ef46:	693b      	ldr	r3, [r7, #16]
 800ef48:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ef4a:	693b      	ldr	r3, [r7, #16]
 800ef4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef4e:	f1c3 0207 	rsb	r2, r3, #7
 800ef52:	693b      	ldr	r3, [r7, #16]
 800ef54:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ef56:	693b      	ldr	r3, [r7, #16]
 800ef58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef5a:	2201      	movs	r2, #1
 800ef5c:	409a      	lsls	r2, r3
 800ef5e:	4b0f      	ldr	r3, [pc, #60]	; (800ef9c <xTaskPriorityDisinherit+0x108>)
 800ef60:	681b      	ldr	r3, [r3, #0]
 800ef62:	4313      	orrs	r3, r2
 800ef64:	4a0d      	ldr	r2, [pc, #52]	; (800ef9c <xTaskPriorityDisinherit+0x108>)
 800ef66:	6013      	str	r3, [r2, #0]
 800ef68:	693b      	ldr	r3, [r7, #16]
 800ef6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ef6c:	4613      	mov	r3, r2
 800ef6e:	009b      	lsls	r3, r3, #2
 800ef70:	4413      	add	r3, r2
 800ef72:	009b      	lsls	r3, r3, #2
 800ef74:	4a08      	ldr	r2, [pc, #32]	; (800ef98 <xTaskPriorityDisinherit+0x104>)
 800ef76:	441a      	add	r2, r3
 800ef78:	693b      	ldr	r3, [r7, #16]
 800ef7a:	3304      	adds	r3, #4
 800ef7c:	4619      	mov	r1, r3
 800ef7e:	4610      	mov	r0, r2
 800ef80:	f7fe f905 	bl	800d18e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ef84:	2301      	movs	r3, #1
 800ef86:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ef88:	697b      	ldr	r3, [r7, #20]
	}
 800ef8a:	4618      	mov	r0, r3
 800ef8c:	3718      	adds	r7, #24
 800ef8e:	46bd      	mov	sp, r7
 800ef90:	bd80      	pop	{r7, pc}
 800ef92:	bf00      	nop
 800ef94:	20002a10 	.word	0x20002a10
 800ef98:	20002a14 	.word	0x20002a14
 800ef9c:	20002b18 	.word	0x20002b18

0800efa0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800efa0:	b580      	push	{r7, lr}
 800efa2:	b088      	sub	sp, #32
 800efa4:	af00      	add	r7, sp, #0
 800efa6:	6078      	str	r0, [r7, #4]
 800efa8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800efae:	2301      	movs	r3, #1
 800efb0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	2b00      	cmp	r3, #0
 800efb6:	f000 8088 	beq.w	800f0ca <vTaskPriorityDisinheritAfterTimeout+0x12a>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800efba:	69bb      	ldr	r3, [r7, #24]
 800efbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d10a      	bne.n	800efd8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800efc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efc6:	f383 8811 	msr	BASEPRI, r3
 800efca:	f3bf 8f6f 	isb	sy
 800efce:	f3bf 8f4f 	dsb	sy
 800efd2:	60fb      	str	r3, [r7, #12]
}
 800efd4:	bf00      	nop
 800efd6:	e7fe      	b.n	800efd6 <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800efd8:	69bb      	ldr	r3, [r7, #24]
 800efda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800efdc:	683a      	ldr	r2, [r7, #0]
 800efde:	429a      	cmp	r2, r3
 800efe0:	d902      	bls.n	800efe8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800efe2:	683b      	ldr	r3, [r7, #0]
 800efe4:	61fb      	str	r3, [r7, #28]
 800efe6:	e002      	b.n	800efee <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800efe8:	69bb      	ldr	r3, [r7, #24]
 800efea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800efec:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800efee:	69bb      	ldr	r3, [r7, #24]
 800eff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eff2:	69fa      	ldr	r2, [r7, #28]
 800eff4:	429a      	cmp	r2, r3
 800eff6:	d068      	beq.n	800f0ca <vTaskPriorityDisinheritAfterTimeout+0x12a>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800eff8:	69bb      	ldr	r3, [r7, #24]
 800effa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800effc:	697a      	ldr	r2, [r7, #20]
 800effe:	429a      	cmp	r2, r3
 800f000:	d163      	bne.n	800f0ca <vTaskPriorityDisinheritAfterTimeout+0x12a>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800f002:	4b34      	ldr	r3, [pc, #208]	; (800f0d4 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800f004:	681b      	ldr	r3, [r3, #0]
 800f006:	69ba      	ldr	r2, [r7, #24]
 800f008:	429a      	cmp	r2, r3
 800f00a:	d10a      	bne.n	800f022 <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 800f00c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f010:	f383 8811 	msr	BASEPRI, r3
 800f014:	f3bf 8f6f 	isb	sy
 800f018:	f3bf 8f4f 	dsb	sy
 800f01c:	60bb      	str	r3, [r7, #8]
}
 800f01e:	bf00      	nop
 800f020:	e7fe      	b.n	800f020 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800f022:	69bb      	ldr	r3, [r7, #24]
 800f024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f026:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800f028:	69bb      	ldr	r3, [r7, #24]
 800f02a:	69fa      	ldr	r2, [r7, #28]
 800f02c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f02e:	69bb      	ldr	r3, [r7, #24]
 800f030:	699b      	ldr	r3, [r3, #24]
 800f032:	2b00      	cmp	r3, #0
 800f034:	db04      	blt.n	800f040 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f036:	69fb      	ldr	r3, [r7, #28]
 800f038:	f1c3 0207 	rsb	r2, r3, #7
 800f03c:	69bb      	ldr	r3, [r7, #24]
 800f03e:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800f040:	69bb      	ldr	r3, [r7, #24]
 800f042:	6959      	ldr	r1, [r3, #20]
 800f044:	693a      	ldr	r2, [r7, #16]
 800f046:	4613      	mov	r3, r2
 800f048:	009b      	lsls	r3, r3, #2
 800f04a:	4413      	add	r3, r2
 800f04c:	009b      	lsls	r3, r3, #2
 800f04e:	4a22      	ldr	r2, [pc, #136]	; (800f0d8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800f050:	4413      	add	r3, r2
 800f052:	4299      	cmp	r1, r3
 800f054:	d101      	bne.n	800f05a <vTaskPriorityDisinheritAfterTimeout+0xba>
 800f056:	2301      	movs	r3, #1
 800f058:	e000      	b.n	800f05c <vTaskPriorityDisinheritAfterTimeout+0xbc>
 800f05a:	2300      	movs	r3, #0
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d034      	beq.n	800f0ca <vTaskPriorityDisinheritAfterTimeout+0x12a>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f060:	69bb      	ldr	r3, [r7, #24]
 800f062:	3304      	adds	r3, #4
 800f064:	4618      	mov	r0, r3
 800f066:	f7fe f8ef 	bl	800d248 <uxListRemove>
 800f06a:	4603      	mov	r3, r0
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d115      	bne.n	800f09c <vTaskPriorityDisinheritAfterTimeout+0xfc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800f070:	69bb      	ldr	r3, [r7, #24]
 800f072:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f074:	4918      	ldr	r1, [pc, #96]	; (800f0d8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800f076:	4613      	mov	r3, r2
 800f078:	009b      	lsls	r3, r3, #2
 800f07a:	4413      	add	r3, r2
 800f07c:	009b      	lsls	r3, r3, #2
 800f07e:	440b      	add	r3, r1
 800f080:	681b      	ldr	r3, [r3, #0]
 800f082:	2b00      	cmp	r3, #0
 800f084:	d10a      	bne.n	800f09c <vTaskPriorityDisinheritAfterTimeout+0xfc>
 800f086:	69bb      	ldr	r3, [r7, #24]
 800f088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f08a:	2201      	movs	r2, #1
 800f08c:	fa02 f303 	lsl.w	r3, r2, r3
 800f090:	43da      	mvns	r2, r3
 800f092:	4b12      	ldr	r3, [pc, #72]	; (800f0dc <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	4013      	ands	r3, r2
 800f098:	4a10      	ldr	r2, [pc, #64]	; (800f0dc <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800f09a:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800f09c:	69bb      	ldr	r3, [r7, #24]
 800f09e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f0a0:	2201      	movs	r2, #1
 800f0a2:	409a      	lsls	r2, r3
 800f0a4:	4b0d      	ldr	r3, [pc, #52]	; (800f0dc <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	4313      	orrs	r3, r2
 800f0aa:	4a0c      	ldr	r2, [pc, #48]	; (800f0dc <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800f0ac:	6013      	str	r3, [r2, #0]
 800f0ae:	69bb      	ldr	r3, [r7, #24]
 800f0b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f0b2:	4613      	mov	r3, r2
 800f0b4:	009b      	lsls	r3, r3, #2
 800f0b6:	4413      	add	r3, r2
 800f0b8:	009b      	lsls	r3, r3, #2
 800f0ba:	4a07      	ldr	r2, [pc, #28]	; (800f0d8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800f0bc:	441a      	add	r2, r3
 800f0be:	69bb      	ldr	r3, [r7, #24]
 800f0c0:	3304      	adds	r3, #4
 800f0c2:	4619      	mov	r1, r3
 800f0c4:	4610      	mov	r0, r2
 800f0c6:	f7fe f862 	bl	800d18e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f0ca:	bf00      	nop
 800f0cc:	3720      	adds	r7, #32
 800f0ce:	46bd      	mov	sp, r7
 800f0d0:	bd80      	pop	{r7, pc}
 800f0d2:	bf00      	nop
 800f0d4:	20002a10 	.word	0x20002a10
 800f0d8:	20002a14 	.word	0x20002a14
 800f0dc:	20002b18 	.word	0x20002b18

0800f0e0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800f0e0:	b480      	push	{r7}
 800f0e2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800f0e4:	4b07      	ldr	r3, [pc, #28]	; (800f104 <pvTaskIncrementMutexHeldCount+0x24>)
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	d004      	beq.n	800f0f6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800f0ec:	4b05      	ldr	r3, [pc, #20]	; (800f104 <pvTaskIncrementMutexHeldCount+0x24>)
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800f0f2:	3201      	adds	r2, #1
 800f0f4:	659a      	str	r2, [r3, #88]	; 0x58
		}

		return pxCurrentTCB;
 800f0f6:	4b03      	ldr	r3, [pc, #12]	; (800f104 <pvTaskIncrementMutexHeldCount+0x24>)
 800f0f8:	681b      	ldr	r3, [r3, #0]
	}
 800f0fa:	4618      	mov	r0, r3
 800f0fc:	46bd      	mov	sp, r7
 800f0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f102:	4770      	bx	lr
 800f104:	20002a10 	.word	0x20002a10

0800f108 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f108:	b580      	push	{r7, lr}
 800f10a:	b084      	sub	sp, #16
 800f10c:	af00      	add	r7, sp, #0
 800f10e:	6078      	str	r0, [r7, #4]
 800f110:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f112:	4b29      	ldr	r3, [pc, #164]	; (800f1b8 <prvAddCurrentTaskToDelayedList+0xb0>)
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f118:	4b28      	ldr	r3, [pc, #160]	; (800f1bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	3304      	adds	r3, #4
 800f11e:	4618      	mov	r0, r3
 800f120:	f7fe f892 	bl	800d248 <uxListRemove>
 800f124:	4603      	mov	r3, r0
 800f126:	2b00      	cmp	r3, #0
 800f128:	d10b      	bne.n	800f142 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800f12a:	4b24      	ldr	r3, [pc, #144]	; (800f1bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f130:	2201      	movs	r2, #1
 800f132:	fa02 f303 	lsl.w	r3, r2, r3
 800f136:	43da      	mvns	r2, r3
 800f138:	4b21      	ldr	r3, [pc, #132]	; (800f1c0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	4013      	ands	r3, r2
 800f13e:	4a20      	ldr	r2, [pc, #128]	; (800f1c0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800f140:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f148:	d10a      	bne.n	800f160 <prvAddCurrentTaskToDelayedList+0x58>
 800f14a:	683b      	ldr	r3, [r7, #0]
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d007      	beq.n	800f160 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f150:	4b1a      	ldr	r3, [pc, #104]	; (800f1bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800f152:	681b      	ldr	r3, [r3, #0]
 800f154:	3304      	adds	r3, #4
 800f156:	4619      	mov	r1, r3
 800f158:	481a      	ldr	r0, [pc, #104]	; (800f1c4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800f15a:	f7fe f818 	bl	800d18e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f15e:	e026      	b.n	800f1ae <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f160:	68fa      	ldr	r2, [r7, #12]
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	4413      	add	r3, r2
 800f166:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f168:	4b14      	ldr	r3, [pc, #80]	; (800f1bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	68ba      	ldr	r2, [r7, #8]
 800f16e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f170:	68ba      	ldr	r2, [r7, #8]
 800f172:	68fb      	ldr	r3, [r7, #12]
 800f174:	429a      	cmp	r2, r3
 800f176:	d209      	bcs.n	800f18c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f178:	4b13      	ldr	r3, [pc, #76]	; (800f1c8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800f17a:	681a      	ldr	r2, [r3, #0]
 800f17c:	4b0f      	ldr	r3, [pc, #60]	; (800f1bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	3304      	adds	r3, #4
 800f182:	4619      	mov	r1, r3
 800f184:	4610      	mov	r0, r2
 800f186:	f7fe f826 	bl	800d1d6 <vListInsert>
}
 800f18a:	e010      	b.n	800f1ae <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f18c:	4b0f      	ldr	r3, [pc, #60]	; (800f1cc <prvAddCurrentTaskToDelayedList+0xc4>)
 800f18e:	681a      	ldr	r2, [r3, #0]
 800f190:	4b0a      	ldr	r3, [pc, #40]	; (800f1bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	3304      	adds	r3, #4
 800f196:	4619      	mov	r1, r3
 800f198:	4610      	mov	r0, r2
 800f19a:	f7fe f81c 	bl	800d1d6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f19e:	4b0c      	ldr	r3, [pc, #48]	; (800f1d0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	68ba      	ldr	r2, [r7, #8]
 800f1a4:	429a      	cmp	r2, r3
 800f1a6:	d202      	bcs.n	800f1ae <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800f1a8:	4a09      	ldr	r2, [pc, #36]	; (800f1d0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800f1aa:	68bb      	ldr	r3, [r7, #8]
 800f1ac:	6013      	str	r3, [r2, #0]
}
 800f1ae:	bf00      	nop
 800f1b0:	3710      	adds	r7, #16
 800f1b2:	46bd      	mov	sp, r7
 800f1b4:	bd80      	pop	{r7, pc}
 800f1b6:	bf00      	nop
 800f1b8:	20002b14 	.word	0x20002b14
 800f1bc:	20002a10 	.word	0x20002a10
 800f1c0:	20002b18 	.word	0x20002b18
 800f1c4:	20002afc 	.word	0x20002afc
 800f1c8:	20002acc 	.word	0x20002acc
 800f1cc:	20002ac8 	.word	0x20002ac8
 800f1d0:	20002b30 	.word	0x20002b30

0800f1d4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800f1d4:	b580      	push	{r7, lr}
 800f1d6:	b08a      	sub	sp, #40	; 0x28
 800f1d8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800f1da:	2300      	movs	r3, #0
 800f1dc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800f1de:	f000 fb41 	bl	800f864 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800f1e2:	4b1c      	ldr	r3, [pc, #112]	; (800f254 <xTimerCreateTimerTask+0x80>)
 800f1e4:	681b      	ldr	r3, [r3, #0]
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d021      	beq.n	800f22e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800f1ea:	2300      	movs	r3, #0
 800f1ec:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800f1ee:	2300      	movs	r3, #0
 800f1f0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800f1f2:	1d3a      	adds	r2, r7, #4
 800f1f4:	f107 0108 	add.w	r1, r7, #8
 800f1f8:	f107 030c 	add.w	r3, r7, #12
 800f1fc:	4618      	mov	r0, r3
 800f1fe:	f7f4 fa61 	bl	80036c4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800f202:	6879      	ldr	r1, [r7, #4]
 800f204:	68bb      	ldr	r3, [r7, #8]
 800f206:	68fa      	ldr	r2, [r7, #12]
 800f208:	9202      	str	r2, [sp, #8]
 800f20a:	9301      	str	r3, [sp, #4]
 800f20c:	2302      	movs	r3, #2
 800f20e:	9300      	str	r3, [sp, #0]
 800f210:	2300      	movs	r3, #0
 800f212:	460a      	mov	r2, r1
 800f214:	4910      	ldr	r1, [pc, #64]	; (800f258 <xTimerCreateTimerTask+0x84>)
 800f216:	4811      	ldr	r0, [pc, #68]	; (800f25c <xTimerCreateTimerTask+0x88>)
 800f218:	f7fe fed2 	bl	800dfc0 <xTaskCreateStatic>
 800f21c:	4603      	mov	r3, r0
 800f21e:	4a10      	ldr	r2, [pc, #64]	; (800f260 <xTimerCreateTimerTask+0x8c>)
 800f220:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800f222:	4b0f      	ldr	r3, [pc, #60]	; (800f260 <xTimerCreateTimerTask+0x8c>)
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	2b00      	cmp	r3, #0
 800f228:	d001      	beq.n	800f22e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800f22a:	2301      	movs	r3, #1
 800f22c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800f22e:	697b      	ldr	r3, [r7, #20]
 800f230:	2b00      	cmp	r3, #0
 800f232:	d10a      	bne.n	800f24a <xTimerCreateTimerTask+0x76>
	__asm volatile
 800f234:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f238:	f383 8811 	msr	BASEPRI, r3
 800f23c:	f3bf 8f6f 	isb	sy
 800f240:	f3bf 8f4f 	dsb	sy
 800f244:	613b      	str	r3, [r7, #16]
}
 800f246:	bf00      	nop
 800f248:	e7fe      	b.n	800f248 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800f24a:	697b      	ldr	r3, [r7, #20]
}
 800f24c:	4618      	mov	r0, r3
 800f24e:	3718      	adds	r7, #24
 800f250:	46bd      	mov	sp, r7
 800f252:	bd80      	pop	{r7, pc}
 800f254:	20002b6c 	.word	0x20002b6c
 800f258:	08010bac 	.word	0x08010bac
 800f25c:	0800f4a1 	.word	0x0800f4a1
 800f260:	20002b70 	.word	0x20002b70

0800f264 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800f264:	b580      	push	{r7, lr}
 800f266:	b088      	sub	sp, #32
 800f268:	af02      	add	r7, sp, #8
 800f26a:	60f8      	str	r0, [r7, #12]
 800f26c:	60b9      	str	r1, [r7, #8]
 800f26e:	607a      	str	r2, [r7, #4]
 800f270:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 800f272:	202c      	movs	r0, #44	; 0x2c
 800f274:	f000 fd88 	bl	800fd88 <pvPortMalloc>
 800f278:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800f27a:	697b      	ldr	r3, [r7, #20]
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d00d      	beq.n	800f29c <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800f280:	697b      	ldr	r3, [r7, #20]
 800f282:	9301      	str	r3, [sp, #4]
 800f284:	6a3b      	ldr	r3, [r7, #32]
 800f286:	9300      	str	r3, [sp, #0]
 800f288:	683b      	ldr	r3, [r7, #0]
 800f28a:	687a      	ldr	r2, [r7, #4]
 800f28c:	68b9      	ldr	r1, [r7, #8]
 800f28e:	68f8      	ldr	r0, [r7, #12]
 800f290:	f000 f846 	bl	800f320 <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 800f294:	697b      	ldr	r3, [r7, #20]
 800f296:	2200      	movs	r2, #0
 800f298:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 800f29c:	697b      	ldr	r3, [r7, #20]
	}
 800f29e:	4618      	mov	r0, r3
 800f2a0:	3718      	adds	r7, #24
 800f2a2:	46bd      	mov	sp, r7
 800f2a4:	bd80      	pop	{r7, pc}

0800f2a6 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800f2a6:	b580      	push	{r7, lr}
 800f2a8:	b08a      	sub	sp, #40	; 0x28
 800f2aa:	af02      	add	r7, sp, #8
 800f2ac:	60f8      	str	r0, [r7, #12]
 800f2ae:	60b9      	str	r1, [r7, #8]
 800f2b0:	607a      	str	r2, [r7, #4]
 800f2b2:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800f2b4:	232c      	movs	r3, #44	; 0x2c
 800f2b6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800f2b8:	693b      	ldr	r3, [r7, #16]
 800f2ba:	2b2c      	cmp	r3, #44	; 0x2c
 800f2bc:	d00a      	beq.n	800f2d4 <xTimerCreateStatic+0x2e>
	__asm volatile
 800f2be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2c2:	f383 8811 	msr	BASEPRI, r3
 800f2c6:	f3bf 8f6f 	isb	sy
 800f2ca:	f3bf 8f4f 	dsb	sy
 800f2ce:	61bb      	str	r3, [r7, #24]
}
 800f2d0:	bf00      	nop
 800f2d2:	e7fe      	b.n	800f2d2 <xTimerCreateStatic+0x2c>
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800f2d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d10a      	bne.n	800f2f0 <xTimerCreateStatic+0x4a>
	__asm volatile
 800f2da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2de:	f383 8811 	msr	BASEPRI, r3
 800f2e2:	f3bf 8f6f 	isb	sy
 800f2e6:	f3bf 8f4f 	dsb	sy
 800f2ea:	617b      	str	r3, [r7, #20]
}
 800f2ec:	bf00      	nop
 800f2ee:	e7fe      	b.n	800f2ee <xTimerCreateStatic+0x48>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f2f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f2f2:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800f2f4:	69fb      	ldr	r3, [r7, #28]
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d00d      	beq.n	800f316 <xTimerCreateStatic+0x70>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800f2fa:	69fb      	ldr	r3, [r7, #28]
 800f2fc:	9301      	str	r3, [sp, #4]
 800f2fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f300:	9300      	str	r3, [sp, #0]
 800f302:	683b      	ldr	r3, [r7, #0]
 800f304:	687a      	ldr	r2, [r7, #4]
 800f306:	68b9      	ldr	r1, [r7, #8]
 800f308:	68f8      	ldr	r0, [r7, #12]
 800f30a:	f000 f809 	bl	800f320 <prvInitialiseNewTimer>

			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically so note this
				timer was created statically in case it is later deleted. */
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
 800f30e:	69fb      	ldr	r3, [r7, #28]
 800f310:	2201      	movs	r2, #1
 800f312:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
		}

		return pxNewTimer;
 800f316:	69fb      	ldr	r3, [r7, #28]
	}
 800f318:	4618      	mov	r0, r3
 800f31a:	3720      	adds	r7, #32
 800f31c:	46bd      	mov	sp, r7
 800f31e:	bd80      	pop	{r7, pc}

0800f320 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800f320:	b580      	push	{r7, lr}
 800f322:	b086      	sub	sp, #24
 800f324:	af00      	add	r7, sp, #0
 800f326:	60f8      	str	r0, [r7, #12]
 800f328:	60b9      	str	r1, [r7, #8]
 800f32a:	607a      	str	r2, [r7, #4]
 800f32c:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800f32e:	68bb      	ldr	r3, [r7, #8]
 800f330:	2b00      	cmp	r3, #0
 800f332:	d10a      	bne.n	800f34a <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800f334:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f338:	f383 8811 	msr	BASEPRI, r3
 800f33c:	f3bf 8f6f 	isb	sy
 800f340:	f3bf 8f4f 	dsb	sy
 800f344:	617b      	str	r3, [r7, #20]
}
 800f346:	bf00      	nop
 800f348:	e7fe      	b.n	800f348 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800f34a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d015      	beq.n	800f37c <prvInitialiseNewTimer+0x5c>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800f350:	f000 fa88 	bl	800f864 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800f354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f356:	68fa      	ldr	r2, [r7, #12]
 800f358:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800f35a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f35c:	68ba      	ldr	r2, [r7, #8]
 800f35e:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 800f360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f362:	687a      	ldr	r2, [r7, #4]
 800f364:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 800f366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f368:	683a      	ldr	r2, [r7, #0]
 800f36a:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800f36c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f36e:	6a3a      	ldr	r2, [r7, #32]
 800f370:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800f372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f374:	3304      	adds	r3, #4
 800f376:	4618      	mov	r0, r3
 800f378:	f7fd fefc 	bl	800d174 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800f37c:	bf00      	nop
 800f37e:	3718      	adds	r7, #24
 800f380:	46bd      	mov	sp, r7
 800f382:	bd80      	pop	{r7, pc}

0800f384 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800f384:	b580      	push	{r7, lr}
 800f386:	b08a      	sub	sp, #40	; 0x28
 800f388:	af00      	add	r7, sp, #0
 800f38a:	60f8      	str	r0, [r7, #12]
 800f38c:	60b9      	str	r1, [r7, #8]
 800f38e:	607a      	str	r2, [r7, #4]
 800f390:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800f392:	2300      	movs	r3, #0
 800f394:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800f396:	68fb      	ldr	r3, [r7, #12]
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d10a      	bne.n	800f3b2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800f39c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3a0:	f383 8811 	msr	BASEPRI, r3
 800f3a4:	f3bf 8f6f 	isb	sy
 800f3a8:	f3bf 8f4f 	dsb	sy
 800f3ac:	623b      	str	r3, [r7, #32]
}
 800f3ae:	bf00      	nop
 800f3b0:	e7fe      	b.n	800f3b0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800f3b2:	4b1a      	ldr	r3, [pc, #104]	; (800f41c <xTimerGenericCommand+0x98>)
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d02a      	beq.n	800f410 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800f3ba:	68bb      	ldr	r3, [r7, #8]
 800f3bc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800f3c6:	68bb      	ldr	r3, [r7, #8]
 800f3c8:	2b05      	cmp	r3, #5
 800f3ca:	dc18      	bgt.n	800f3fe <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800f3cc:	f7ff fcbe 	bl	800ed4c <xTaskGetSchedulerState>
 800f3d0:	4603      	mov	r3, r0
 800f3d2:	2b02      	cmp	r3, #2
 800f3d4:	d109      	bne.n	800f3ea <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800f3d6:	4b11      	ldr	r3, [pc, #68]	; (800f41c <xTimerGenericCommand+0x98>)
 800f3d8:	6818      	ldr	r0, [r3, #0]
 800f3da:	f107 0114 	add.w	r1, r7, #20
 800f3de:	2300      	movs	r3, #0
 800f3e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f3e2:	f7fe f8e5 	bl	800d5b0 <xQueueGenericSend>
 800f3e6:	6278      	str	r0, [r7, #36]	; 0x24
 800f3e8:	e012      	b.n	800f410 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800f3ea:	4b0c      	ldr	r3, [pc, #48]	; (800f41c <xTimerGenericCommand+0x98>)
 800f3ec:	6818      	ldr	r0, [r3, #0]
 800f3ee:	f107 0114 	add.w	r1, r7, #20
 800f3f2:	2300      	movs	r3, #0
 800f3f4:	2200      	movs	r2, #0
 800f3f6:	f7fe f8db 	bl	800d5b0 <xQueueGenericSend>
 800f3fa:	6278      	str	r0, [r7, #36]	; 0x24
 800f3fc:	e008      	b.n	800f410 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800f3fe:	4b07      	ldr	r3, [pc, #28]	; (800f41c <xTimerGenericCommand+0x98>)
 800f400:	6818      	ldr	r0, [r3, #0]
 800f402:	f107 0114 	add.w	r1, r7, #20
 800f406:	2300      	movs	r3, #0
 800f408:	683a      	ldr	r2, [r7, #0]
 800f40a:	f7fe f9cf 	bl	800d7ac <xQueueGenericSendFromISR>
 800f40e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800f410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f412:	4618      	mov	r0, r3
 800f414:	3728      	adds	r7, #40	; 0x28
 800f416:	46bd      	mov	sp, r7
 800f418:	bd80      	pop	{r7, pc}
 800f41a:	bf00      	nop
 800f41c:	20002b6c 	.word	0x20002b6c

0800f420 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800f420:	b580      	push	{r7, lr}
 800f422:	b088      	sub	sp, #32
 800f424:	af02      	add	r7, sp, #8
 800f426:	6078      	str	r0, [r7, #4]
 800f428:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f42a:	4b1c      	ldr	r3, [pc, #112]	; (800f49c <prvProcessExpiredTimer+0x7c>)
 800f42c:	681b      	ldr	r3, [r3, #0]
 800f42e:	68db      	ldr	r3, [r3, #12]
 800f430:	68db      	ldr	r3, [r3, #12]
 800f432:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f434:	697b      	ldr	r3, [r7, #20]
 800f436:	3304      	adds	r3, #4
 800f438:	4618      	mov	r0, r3
 800f43a:	f7fd ff05 	bl	800d248 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800f43e:	697b      	ldr	r3, [r7, #20]
 800f440:	69db      	ldr	r3, [r3, #28]
 800f442:	2b01      	cmp	r3, #1
 800f444:	d122      	bne.n	800f48c <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800f446:	697b      	ldr	r3, [r7, #20]
 800f448:	699a      	ldr	r2, [r3, #24]
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	18d1      	adds	r1, r2, r3
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	683a      	ldr	r2, [r7, #0]
 800f452:	6978      	ldr	r0, [r7, #20]
 800f454:	f000 f8c8 	bl	800f5e8 <prvInsertTimerInActiveList>
 800f458:	4603      	mov	r3, r0
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	d016      	beq.n	800f48c <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f45e:	2300      	movs	r3, #0
 800f460:	9300      	str	r3, [sp, #0]
 800f462:	2300      	movs	r3, #0
 800f464:	687a      	ldr	r2, [r7, #4]
 800f466:	2100      	movs	r1, #0
 800f468:	6978      	ldr	r0, [r7, #20]
 800f46a:	f7ff ff8b 	bl	800f384 <xTimerGenericCommand>
 800f46e:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800f470:	693b      	ldr	r3, [r7, #16]
 800f472:	2b00      	cmp	r3, #0
 800f474:	d10a      	bne.n	800f48c <prvProcessExpiredTimer+0x6c>
	__asm volatile
 800f476:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f47a:	f383 8811 	msr	BASEPRI, r3
 800f47e:	f3bf 8f6f 	isb	sy
 800f482:	f3bf 8f4f 	dsb	sy
 800f486:	60fb      	str	r3, [r7, #12]
}
 800f488:	bf00      	nop
 800f48a:	e7fe      	b.n	800f48a <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f48c:	697b      	ldr	r3, [r7, #20]
 800f48e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f490:	6978      	ldr	r0, [r7, #20]
 800f492:	4798      	blx	r3
}
 800f494:	bf00      	nop
 800f496:	3718      	adds	r7, #24
 800f498:	46bd      	mov	sp, r7
 800f49a:	bd80      	pop	{r7, pc}
 800f49c:	20002b64 	.word	0x20002b64

0800f4a0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800f4a0:	b580      	push	{r7, lr}
 800f4a2:	b084      	sub	sp, #16
 800f4a4:	af00      	add	r7, sp, #0
 800f4a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f4a8:	f107 0308 	add.w	r3, r7, #8
 800f4ac:	4618      	mov	r0, r3
 800f4ae:	f000 f857 	bl	800f560 <prvGetNextExpireTime>
 800f4b2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f4b4:	68bb      	ldr	r3, [r7, #8]
 800f4b6:	4619      	mov	r1, r3
 800f4b8:	68f8      	ldr	r0, [r7, #12]
 800f4ba:	f000 f803 	bl	800f4c4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800f4be:	f000 f8d5 	bl	800f66c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f4c2:	e7f1      	b.n	800f4a8 <prvTimerTask+0x8>

0800f4c4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800f4c4:	b580      	push	{r7, lr}
 800f4c6:	b084      	sub	sp, #16
 800f4c8:	af00      	add	r7, sp, #0
 800f4ca:	6078      	str	r0, [r7, #4]
 800f4cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800f4ce:	f7ff f83b 	bl	800e548 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f4d2:	f107 0308 	add.w	r3, r7, #8
 800f4d6:	4618      	mov	r0, r3
 800f4d8:	f000 f866 	bl	800f5a8 <prvSampleTimeNow>
 800f4dc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800f4de:	68bb      	ldr	r3, [r7, #8]
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	d130      	bne.n	800f546 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f4e4:	683b      	ldr	r3, [r7, #0]
 800f4e6:	2b00      	cmp	r3, #0
 800f4e8:	d10a      	bne.n	800f500 <prvProcessTimerOrBlockTask+0x3c>
 800f4ea:	687a      	ldr	r2, [r7, #4]
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	429a      	cmp	r2, r3
 800f4f0:	d806      	bhi.n	800f500 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800f4f2:	f7ff f837 	bl	800e564 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f4f6:	68f9      	ldr	r1, [r7, #12]
 800f4f8:	6878      	ldr	r0, [r7, #4]
 800f4fa:	f7ff ff91 	bl	800f420 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800f4fe:	e024      	b.n	800f54a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800f500:	683b      	ldr	r3, [r7, #0]
 800f502:	2b00      	cmp	r3, #0
 800f504:	d008      	beq.n	800f518 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f506:	4b13      	ldr	r3, [pc, #76]	; (800f554 <prvProcessTimerOrBlockTask+0x90>)
 800f508:	681b      	ldr	r3, [r3, #0]
 800f50a:	681b      	ldr	r3, [r3, #0]
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	bf0c      	ite	eq
 800f510:	2301      	moveq	r3, #1
 800f512:	2300      	movne	r3, #0
 800f514:	b2db      	uxtb	r3, r3
 800f516:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f518:	4b0f      	ldr	r3, [pc, #60]	; (800f558 <prvProcessTimerOrBlockTask+0x94>)
 800f51a:	6818      	ldr	r0, [r3, #0]
 800f51c:	687a      	ldr	r2, [r7, #4]
 800f51e:	68fb      	ldr	r3, [r7, #12]
 800f520:	1ad3      	subs	r3, r2, r3
 800f522:	683a      	ldr	r2, [r7, #0]
 800f524:	4619      	mov	r1, r3
 800f526:	f7fe fd17 	bl	800df58 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800f52a:	f7ff f81b 	bl	800e564 <xTaskResumeAll>
 800f52e:	4603      	mov	r3, r0
 800f530:	2b00      	cmp	r3, #0
 800f532:	d10a      	bne.n	800f54a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800f534:	4b09      	ldr	r3, [pc, #36]	; (800f55c <prvProcessTimerOrBlockTask+0x98>)
 800f536:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f53a:	601a      	str	r2, [r3, #0]
 800f53c:	f3bf 8f4f 	dsb	sy
 800f540:	f3bf 8f6f 	isb	sy
}
 800f544:	e001      	b.n	800f54a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800f546:	f7ff f80d 	bl	800e564 <xTaskResumeAll>
}
 800f54a:	bf00      	nop
 800f54c:	3710      	adds	r7, #16
 800f54e:	46bd      	mov	sp, r7
 800f550:	bd80      	pop	{r7, pc}
 800f552:	bf00      	nop
 800f554:	20002b68 	.word	0x20002b68
 800f558:	20002b6c 	.word	0x20002b6c
 800f55c:	e000ed04 	.word	0xe000ed04

0800f560 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800f560:	b480      	push	{r7}
 800f562:	b085      	sub	sp, #20
 800f564:	af00      	add	r7, sp, #0
 800f566:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f568:	4b0e      	ldr	r3, [pc, #56]	; (800f5a4 <prvGetNextExpireTime+0x44>)
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	681b      	ldr	r3, [r3, #0]
 800f56e:	2b00      	cmp	r3, #0
 800f570:	bf0c      	ite	eq
 800f572:	2301      	moveq	r3, #1
 800f574:	2300      	movne	r3, #0
 800f576:	b2db      	uxtb	r3, r3
 800f578:	461a      	mov	r2, r3
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	681b      	ldr	r3, [r3, #0]
 800f582:	2b00      	cmp	r3, #0
 800f584:	d105      	bne.n	800f592 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f586:	4b07      	ldr	r3, [pc, #28]	; (800f5a4 <prvGetNextExpireTime+0x44>)
 800f588:	681b      	ldr	r3, [r3, #0]
 800f58a:	68db      	ldr	r3, [r3, #12]
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	60fb      	str	r3, [r7, #12]
 800f590:	e001      	b.n	800f596 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800f592:	2300      	movs	r3, #0
 800f594:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800f596:	68fb      	ldr	r3, [r7, #12]
}
 800f598:	4618      	mov	r0, r3
 800f59a:	3714      	adds	r7, #20
 800f59c:	46bd      	mov	sp, r7
 800f59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5a2:	4770      	bx	lr
 800f5a4:	20002b64 	.word	0x20002b64

0800f5a8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800f5a8:	b580      	push	{r7, lr}
 800f5aa:	b084      	sub	sp, #16
 800f5ac:	af00      	add	r7, sp, #0
 800f5ae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800f5b0:	f7ff f874 	bl	800e69c <xTaskGetTickCount>
 800f5b4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800f5b6:	4b0b      	ldr	r3, [pc, #44]	; (800f5e4 <prvSampleTimeNow+0x3c>)
 800f5b8:	681b      	ldr	r3, [r3, #0]
 800f5ba:	68fa      	ldr	r2, [r7, #12]
 800f5bc:	429a      	cmp	r2, r3
 800f5be:	d205      	bcs.n	800f5cc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800f5c0:	f000 f8ee 	bl	800f7a0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	2201      	movs	r2, #1
 800f5c8:	601a      	str	r2, [r3, #0]
 800f5ca:	e002      	b.n	800f5d2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	2200      	movs	r2, #0
 800f5d0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800f5d2:	4a04      	ldr	r2, [pc, #16]	; (800f5e4 <prvSampleTimeNow+0x3c>)
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800f5d8:	68fb      	ldr	r3, [r7, #12]
}
 800f5da:	4618      	mov	r0, r3
 800f5dc:	3710      	adds	r7, #16
 800f5de:	46bd      	mov	sp, r7
 800f5e0:	bd80      	pop	{r7, pc}
 800f5e2:	bf00      	nop
 800f5e4:	20002b74 	.word	0x20002b74

0800f5e8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800f5e8:	b580      	push	{r7, lr}
 800f5ea:	b086      	sub	sp, #24
 800f5ec:	af00      	add	r7, sp, #0
 800f5ee:	60f8      	str	r0, [r7, #12]
 800f5f0:	60b9      	str	r1, [r7, #8]
 800f5f2:	607a      	str	r2, [r7, #4]
 800f5f4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800f5f6:	2300      	movs	r3, #0
 800f5f8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f5fa:	68fb      	ldr	r3, [r7, #12]
 800f5fc:	68ba      	ldr	r2, [r7, #8]
 800f5fe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	68fa      	ldr	r2, [r7, #12]
 800f604:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800f606:	68ba      	ldr	r2, [r7, #8]
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	429a      	cmp	r2, r3
 800f60c:	d812      	bhi.n	800f634 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f60e:	687a      	ldr	r2, [r7, #4]
 800f610:	683b      	ldr	r3, [r7, #0]
 800f612:	1ad2      	subs	r2, r2, r3
 800f614:	68fb      	ldr	r3, [r7, #12]
 800f616:	699b      	ldr	r3, [r3, #24]
 800f618:	429a      	cmp	r2, r3
 800f61a:	d302      	bcc.n	800f622 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800f61c:	2301      	movs	r3, #1
 800f61e:	617b      	str	r3, [r7, #20]
 800f620:	e01b      	b.n	800f65a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f622:	4b10      	ldr	r3, [pc, #64]	; (800f664 <prvInsertTimerInActiveList+0x7c>)
 800f624:	681a      	ldr	r2, [r3, #0]
 800f626:	68fb      	ldr	r3, [r7, #12]
 800f628:	3304      	adds	r3, #4
 800f62a:	4619      	mov	r1, r3
 800f62c:	4610      	mov	r0, r2
 800f62e:	f7fd fdd2 	bl	800d1d6 <vListInsert>
 800f632:	e012      	b.n	800f65a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f634:	687a      	ldr	r2, [r7, #4]
 800f636:	683b      	ldr	r3, [r7, #0]
 800f638:	429a      	cmp	r2, r3
 800f63a:	d206      	bcs.n	800f64a <prvInsertTimerInActiveList+0x62>
 800f63c:	68ba      	ldr	r2, [r7, #8]
 800f63e:	683b      	ldr	r3, [r7, #0]
 800f640:	429a      	cmp	r2, r3
 800f642:	d302      	bcc.n	800f64a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800f644:	2301      	movs	r3, #1
 800f646:	617b      	str	r3, [r7, #20]
 800f648:	e007      	b.n	800f65a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f64a:	4b07      	ldr	r3, [pc, #28]	; (800f668 <prvInsertTimerInActiveList+0x80>)
 800f64c:	681a      	ldr	r2, [r3, #0]
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	3304      	adds	r3, #4
 800f652:	4619      	mov	r1, r3
 800f654:	4610      	mov	r0, r2
 800f656:	f7fd fdbe 	bl	800d1d6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800f65a:	697b      	ldr	r3, [r7, #20]
}
 800f65c:	4618      	mov	r0, r3
 800f65e:	3718      	adds	r7, #24
 800f660:	46bd      	mov	sp, r7
 800f662:	bd80      	pop	{r7, pc}
 800f664:	20002b68 	.word	0x20002b68
 800f668:	20002b64 	.word	0x20002b64

0800f66c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800f66c:	b580      	push	{r7, lr}
 800f66e:	b08c      	sub	sp, #48	; 0x30
 800f670:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f672:	e081      	b.n	800f778 <prvProcessReceivedCommands+0x10c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f674:	68bb      	ldr	r3, [r7, #8]
 800f676:	2b00      	cmp	r3, #0
 800f678:	db7e      	blt.n	800f778 <prvProcessReceivedCommands+0x10c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f67a:	693b      	ldr	r3, [r7, #16]
 800f67c:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f67e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f680:	695b      	ldr	r3, [r3, #20]
 800f682:	2b00      	cmp	r3, #0
 800f684:	d004      	beq.n	800f690 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f688:	3304      	adds	r3, #4
 800f68a:	4618      	mov	r0, r3
 800f68c:	f7fd fddc 	bl	800d248 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f690:	1d3b      	adds	r3, r7, #4
 800f692:	4618      	mov	r0, r3
 800f694:	f7ff ff88 	bl	800f5a8 <prvSampleTimeNow>
 800f698:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800f69a:	68bb      	ldr	r3, [r7, #8]
 800f69c:	2b09      	cmp	r3, #9
 800f69e:	d86a      	bhi.n	800f776 <prvProcessReceivedCommands+0x10a>
 800f6a0:	a201      	add	r2, pc, #4	; (adr r2, 800f6a8 <prvProcessReceivedCommands+0x3c>)
 800f6a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6a6:	bf00      	nop
 800f6a8:	0800f6d1 	.word	0x0800f6d1
 800f6ac:	0800f6d1 	.word	0x0800f6d1
 800f6b0:	0800f6d1 	.word	0x0800f6d1
 800f6b4:	0800f779 	.word	0x0800f779
 800f6b8:	0800f72d 	.word	0x0800f72d
 800f6bc:	0800f765 	.word	0x0800f765
 800f6c0:	0800f6d1 	.word	0x0800f6d1
 800f6c4:	0800f6d1 	.word	0x0800f6d1
 800f6c8:	0800f779 	.word	0x0800f779
 800f6cc:	0800f72d 	.word	0x0800f72d
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f6d0:	68fa      	ldr	r2, [r7, #12]
 800f6d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6d4:	699b      	ldr	r3, [r3, #24]
 800f6d6:	18d1      	adds	r1, r2, r3
 800f6d8:	68fb      	ldr	r3, [r7, #12]
 800f6da:	6a3a      	ldr	r2, [r7, #32]
 800f6dc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f6de:	f7ff ff83 	bl	800f5e8 <prvInsertTimerInActiveList>
 800f6e2:	4603      	mov	r3, r0
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d047      	beq.n	800f778 <prvProcessReceivedCommands+0x10c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f6e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f6ec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f6ee:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800f6f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6f2:	69db      	ldr	r3, [r3, #28]
 800f6f4:	2b01      	cmp	r3, #1
 800f6f6:	d13f      	bne.n	800f778 <prvProcessReceivedCommands+0x10c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f6f8:	68fa      	ldr	r2, [r7, #12]
 800f6fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6fc:	699b      	ldr	r3, [r3, #24]
 800f6fe:	441a      	add	r2, r3
 800f700:	2300      	movs	r3, #0
 800f702:	9300      	str	r3, [sp, #0]
 800f704:	2300      	movs	r3, #0
 800f706:	2100      	movs	r1, #0
 800f708:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f70a:	f7ff fe3b 	bl	800f384 <xTimerGenericCommand>
 800f70e:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800f710:	69fb      	ldr	r3, [r7, #28]
 800f712:	2b00      	cmp	r3, #0
 800f714:	d130      	bne.n	800f778 <prvProcessReceivedCommands+0x10c>
	__asm volatile
 800f716:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f71a:	f383 8811 	msr	BASEPRI, r3
 800f71e:	f3bf 8f6f 	isb	sy
 800f722:	f3bf 8f4f 	dsb	sy
 800f726:	61bb      	str	r3, [r7, #24]
}
 800f728:	bf00      	nop
 800f72a:	e7fe      	b.n	800f72a <prvProcessReceivedCommands+0xbe>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f72c:	68fa      	ldr	r2, [r7, #12]
 800f72e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f730:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f734:	699b      	ldr	r3, [r3, #24]
 800f736:	2b00      	cmp	r3, #0
 800f738:	d10a      	bne.n	800f750 <prvProcessReceivedCommands+0xe4>
	__asm volatile
 800f73a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f73e:	f383 8811 	msr	BASEPRI, r3
 800f742:	f3bf 8f6f 	isb	sy
 800f746:	f3bf 8f4f 	dsb	sy
 800f74a:	617b      	str	r3, [r7, #20]
}
 800f74c:	bf00      	nop
 800f74e:	e7fe      	b.n	800f74e <prvProcessReceivedCommands+0xe2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f752:	699a      	ldr	r2, [r3, #24]
 800f754:	6a3b      	ldr	r3, [r7, #32]
 800f756:	18d1      	adds	r1, r2, r3
 800f758:	6a3b      	ldr	r3, [r7, #32]
 800f75a:	6a3a      	ldr	r2, [r7, #32]
 800f75c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f75e:	f7ff ff43 	bl	800f5e8 <prvInsertTimerInActiveList>
					break;
 800f762:	e009      	b.n	800f778 <prvProcessReceivedCommands+0x10c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800f764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f766:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	d104      	bne.n	800f778 <prvProcessReceivedCommands+0x10c>
						{
							vPortFree( pxTimer );
 800f76e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f770:	f000 fbce 	bl	800ff10 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f774:	e000      	b.n	800f778 <prvProcessReceivedCommands+0x10c>

				default	:
					/* Don't expect to get here. */
					break;
 800f776:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f778:	4b08      	ldr	r3, [pc, #32]	; (800f79c <prvProcessReceivedCommands+0x130>)
 800f77a:	681b      	ldr	r3, [r3, #0]
 800f77c:	f107 0108 	add.w	r1, r7, #8
 800f780:	2200      	movs	r2, #0
 800f782:	4618      	mov	r0, r3
 800f784:	f7fe f8aa 	bl	800d8dc <xQueueReceive>
 800f788:	4603      	mov	r3, r0
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	f47f af72 	bne.w	800f674 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800f790:	bf00      	nop
 800f792:	bf00      	nop
 800f794:	3728      	adds	r7, #40	; 0x28
 800f796:	46bd      	mov	sp, r7
 800f798:	bd80      	pop	{r7, pc}
 800f79a:	bf00      	nop
 800f79c:	20002b6c 	.word	0x20002b6c

0800f7a0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f7a0:	b580      	push	{r7, lr}
 800f7a2:	b088      	sub	sp, #32
 800f7a4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f7a6:	e045      	b.n	800f834 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f7a8:	4b2c      	ldr	r3, [pc, #176]	; (800f85c <prvSwitchTimerLists+0xbc>)
 800f7aa:	681b      	ldr	r3, [r3, #0]
 800f7ac:	68db      	ldr	r3, [r3, #12]
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f7b2:	4b2a      	ldr	r3, [pc, #168]	; (800f85c <prvSwitchTimerLists+0xbc>)
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	68db      	ldr	r3, [r3, #12]
 800f7b8:	68db      	ldr	r3, [r3, #12]
 800f7ba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f7bc:	68fb      	ldr	r3, [r7, #12]
 800f7be:	3304      	adds	r3, #4
 800f7c0:	4618      	mov	r0, r3
 800f7c2:	f7fd fd41 	bl	800d248 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f7c6:	68fb      	ldr	r3, [r7, #12]
 800f7c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f7ca:	68f8      	ldr	r0, [r7, #12]
 800f7cc:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800f7ce:	68fb      	ldr	r3, [r7, #12]
 800f7d0:	69db      	ldr	r3, [r3, #28]
 800f7d2:	2b01      	cmp	r3, #1
 800f7d4:	d12e      	bne.n	800f834 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f7d6:	68fb      	ldr	r3, [r7, #12]
 800f7d8:	699b      	ldr	r3, [r3, #24]
 800f7da:	693a      	ldr	r2, [r7, #16]
 800f7dc:	4413      	add	r3, r2
 800f7de:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f7e0:	68ba      	ldr	r2, [r7, #8]
 800f7e2:	693b      	ldr	r3, [r7, #16]
 800f7e4:	429a      	cmp	r2, r3
 800f7e6:	d90e      	bls.n	800f806 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f7e8:	68fb      	ldr	r3, [r7, #12]
 800f7ea:	68ba      	ldr	r2, [r7, #8]
 800f7ec:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f7ee:	68fb      	ldr	r3, [r7, #12]
 800f7f0:	68fa      	ldr	r2, [r7, #12]
 800f7f2:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f7f4:	4b19      	ldr	r3, [pc, #100]	; (800f85c <prvSwitchTimerLists+0xbc>)
 800f7f6:	681a      	ldr	r2, [r3, #0]
 800f7f8:	68fb      	ldr	r3, [r7, #12]
 800f7fa:	3304      	adds	r3, #4
 800f7fc:	4619      	mov	r1, r3
 800f7fe:	4610      	mov	r0, r2
 800f800:	f7fd fce9 	bl	800d1d6 <vListInsert>
 800f804:	e016      	b.n	800f834 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f806:	2300      	movs	r3, #0
 800f808:	9300      	str	r3, [sp, #0]
 800f80a:	2300      	movs	r3, #0
 800f80c:	693a      	ldr	r2, [r7, #16]
 800f80e:	2100      	movs	r1, #0
 800f810:	68f8      	ldr	r0, [r7, #12]
 800f812:	f7ff fdb7 	bl	800f384 <xTimerGenericCommand>
 800f816:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d10a      	bne.n	800f834 <prvSwitchTimerLists+0x94>
	__asm volatile
 800f81e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f822:	f383 8811 	msr	BASEPRI, r3
 800f826:	f3bf 8f6f 	isb	sy
 800f82a:	f3bf 8f4f 	dsb	sy
 800f82e:	603b      	str	r3, [r7, #0]
}
 800f830:	bf00      	nop
 800f832:	e7fe      	b.n	800f832 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f834:	4b09      	ldr	r3, [pc, #36]	; (800f85c <prvSwitchTimerLists+0xbc>)
 800f836:	681b      	ldr	r3, [r3, #0]
 800f838:	681b      	ldr	r3, [r3, #0]
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d1b4      	bne.n	800f7a8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f83e:	4b07      	ldr	r3, [pc, #28]	; (800f85c <prvSwitchTimerLists+0xbc>)
 800f840:	681b      	ldr	r3, [r3, #0]
 800f842:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f844:	4b06      	ldr	r3, [pc, #24]	; (800f860 <prvSwitchTimerLists+0xc0>)
 800f846:	681b      	ldr	r3, [r3, #0]
 800f848:	4a04      	ldr	r2, [pc, #16]	; (800f85c <prvSwitchTimerLists+0xbc>)
 800f84a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f84c:	4a04      	ldr	r2, [pc, #16]	; (800f860 <prvSwitchTimerLists+0xc0>)
 800f84e:	697b      	ldr	r3, [r7, #20]
 800f850:	6013      	str	r3, [r2, #0]
}
 800f852:	bf00      	nop
 800f854:	3718      	adds	r7, #24
 800f856:	46bd      	mov	sp, r7
 800f858:	bd80      	pop	{r7, pc}
 800f85a:	bf00      	nop
 800f85c:	20002b64 	.word	0x20002b64
 800f860:	20002b68 	.word	0x20002b68

0800f864 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f864:	b580      	push	{r7, lr}
 800f866:	b082      	sub	sp, #8
 800f868:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f86a:	f000 f96b 	bl	800fb44 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f86e:	4b15      	ldr	r3, [pc, #84]	; (800f8c4 <prvCheckForValidListAndQueue+0x60>)
 800f870:	681b      	ldr	r3, [r3, #0]
 800f872:	2b00      	cmp	r3, #0
 800f874:	d120      	bne.n	800f8b8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f876:	4814      	ldr	r0, [pc, #80]	; (800f8c8 <prvCheckForValidListAndQueue+0x64>)
 800f878:	f7fd fc5c 	bl	800d134 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f87c:	4813      	ldr	r0, [pc, #76]	; (800f8cc <prvCheckForValidListAndQueue+0x68>)
 800f87e:	f7fd fc59 	bl	800d134 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f882:	4b13      	ldr	r3, [pc, #76]	; (800f8d0 <prvCheckForValidListAndQueue+0x6c>)
 800f884:	4a10      	ldr	r2, [pc, #64]	; (800f8c8 <prvCheckForValidListAndQueue+0x64>)
 800f886:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f888:	4b12      	ldr	r3, [pc, #72]	; (800f8d4 <prvCheckForValidListAndQueue+0x70>)
 800f88a:	4a10      	ldr	r2, [pc, #64]	; (800f8cc <prvCheckForValidListAndQueue+0x68>)
 800f88c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f88e:	2300      	movs	r3, #0
 800f890:	9300      	str	r3, [sp, #0]
 800f892:	4b11      	ldr	r3, [pc, #68]	; (800f8d8 <prvCheckForValidListAndQueue+0x74>)
 800f894:	4a11      	ldr	r2, [pc, #68]	; (800f8dc <prvCheckForValidListAndQueue+0x78>)
 800f896:	210c      	movs	r1, #12
 800f898:	200a      	movs	r0, #10
 800f89a:	f7fd fd67 	bl	800d36c <xQueueGenericCreateStatic>
 800f89e:	4603      	mov	r3, r0
 800f8a0:	4a08      	ldr	r2, [pc, #32]	; (800f8c4 <prvCheckForValidListAndQueue+0x60>)
 800f8a2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f8a4:	4b07      	ldr	r3, [pc, #28]	; (800f8c4 <prvCheckForValidListAndQueue+0x60>)
 800f8a6:	681b      	ldr	r3, [r3, #0]
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d005      	beq.n	800f8b8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f8ac:	4b05      	ldr	r3, [pc, #20]	; (800f8c4 <prvCheckForValidListAndQueue+0x60>)
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	490b      	ldr	r1, [pc, #44]	; (800f8e0 <prvCheckForValidListAndQueue+0x7c>)
 800f8b2:	4618      	mov	r0, r3
 800f8b4:	f7fe fb26 	bl	800df04 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f8b8:	f000 f974 	bl	800fba4 <vPortExitCritical>
}
 800f8bc:	bf00      	nop
 800f8be:	46bd      	mov	sp, r7
 800f8c0:	bd80      	pop	{r7, pc}
 800f8c2:	bf00      	nop
 800f8c4:	20002b6c 	.word	0x20002b6c
 800f8c8:	20002b3c 	.word	0x20002b3c
 800f8cc:	20002b50 	.word	0x20002b50
 800f8d0:	20002b64 	.word	0x20002b64
 800f8d4:	20002b68 	.word	0x20002b68
 800f8d8:	20002bf0 	.word	0x20002bf0
 800f8dc:	20002b78 	.word	0x20002b78
 800f8e0:	08010bb4 	.word	0x08010bb4

0800f8e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f8e4:	b480      	push	{r7}
 800f8e6:	b085      	sub	sp, #20
 800f8e8:	af00      	add	r7, sp, #0
 800f8ea:	60f8      	str	r0, [r7, #12]
 800f8ec:	60b9      	str	r1, [r7, #8]
 800f8ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	3b04      	subs	r3, #4
 800f8f4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f8f6:	68fb      	ldr	r3, [r7, #12]
 800f8f8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800f8fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f8fe:	68fb      	ldr	r3, [r7, #12]
 800f900:	3b04      	subs	r3, #4
 800f902:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f904:	68bb      	ldr	r3, [r7, #8]
 800f906:	f023 0201 	bic.w	r2, r3, #1
 800f90a:	68fb      	ldr	r3, [r7, #12]
 800f90c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	3b04      	subs	r3, #4
 800f912:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f914:	4a0c      	ldr	r2, [pc, #48]	; (800f948 <pxPortInitialiseStack+0x64>)
 800f916:	68fb      	ldr	r3, [r7, #12]
 800f918:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f91a:	68fb      	ldr	r3, [r7, #12]
 800f91c:	3b14      	subs	r3, #20
 800f91e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f920:	687a      	ldr	r2, [r7, #4]
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	3b04      	subs	r3, #4
 800f92a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	f06f 0202 	mvn.w	r2, #2
 800f932:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f934:	68fb      	ldr	r3, [r7, #12]
 800f936:	3b20      	subs	r3, #32
 800f938:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f93a:	68fb      	ldr	r3, [r7, #12]
}
 800f93c:	4618      	mov	r0, r3
 800f93e:	3714      	adds	r7, #20
 800f940:	46bd      	mov	sp, r7
 800f942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f946:	4770      	bx	lr
 800f948:	0800f94d 	.word	0x0800f94d

0800f94c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f94c:	b480      	push	{r7}
 800f94e:	b085      	sub	sp, #20
 800f950:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f952:	2300      	movs	r3, #0
 800f954:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f956:	4b12      	ldr	r3, [pc, #72]	; (800f9a0 <prvTaskExitError+0x54>)
 800f958:	681b      	ldr	r3, [r3, #0]
 800f95a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f95e:	d00a      	beq.n	800f976 <prvTaskExitError+0x2a>
	__asm volatile
 800f960:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f964:	f383 8811 	msr	BASEPRI, r3
 800f968:	f3bf 8f6f 	isb	sy
 800f96c:	f3bf 8f4f 	dsb	sy
 800f970:	60fb      	str	r3, [r7, #12]
}
 800f972:	bf00      	nop
 800f974:	e7fe      	b.n	800f974 <prvTaskExitError+0x28>
	__asm volatile
 800f976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f97a:	f383 8811 	msr	BASEPRI, r3
 800f97e:	f3bf 8f6f 	isb	sy
 800f982:	f3bf 8f4f 	dsb	sy
 800f986:	60bb      	str	r3, [r7, #8]
}
 800f988:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f98a:	bf00      	nop
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	2b00      	cmp	r3, #0
 800f990:	d0fc      	beq.n	800f98c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f992:	bf00      	nop
 800f994:	bf00      	nop
 800f996:	3714      	adds	r7, #20
 800f998:	46bd      	mov	sp, r7
 800f99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f99e:	4770      	bx	lr
 800f9a0:	200000bc 	.word	0x200000bc
	...

0800f9b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f9b0:	4b07      	ldr	r3, [pc, #28]	; (800f9d0 <pxCurrentTCBConst2>)
 800f9b2:	6819      	ldr	r1, [r3, #0]
 800f9b4:	6808      	ldr	r0, [r1, #0]
 800f9b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9ba:	f380 8809 	msr	PSP, r0
 800f9be:	f3bf 8f6f 	isb	sy
 800f9c2:	f04f 0000 	mov.w	r0, #0
 800f9c6:	f380 8811 	msr	BASEPRI, r0
 800f9ca:	4770      	bx	lr
 800f9cc:	f3af 8000 	nop.w

0800f9d0 <pxCurrentTCBConst2>:
 800f9d0:	20002a10 	.word	0x20002a10
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f9d4:	bf00      	nop
 800f9d6:	bf00      	nop

0800f9d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f9d8:	4808      	ldr	r0, [pc, #32]	; (800f9fc <prvPortStartFirstTask+0x24>)
 800f9da:	6800      	ldr	r0, [r0, #0]
 800f9dc:	6800      	ldr	r0, [r0, #0]
 800f9de:	f380 8808 	msr	MSP, r0
 800f9e2:	f04f 0000 	mov.w	r0, #0
 800f9e6:	f380 8814 	msr	CONTROL, r0
 800f9ea:	b662      	cpsie	i
 800f9ec:	b661      	cpsie	f
 800f9ee:	f3bf 8f4f 	dsb	sy
 800f9f2:	f3bf 8f6f 	isb	sy
 800f9f6:	df00      	svc	0
 800f9f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f9fa:	bf00      	nop
 800f9fc:	e000ed08 	.word	0xe000ed08

0800fa00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800fa00:	b580      	push	{r7, lr}
 800fa02:	b086      	sub	sp, #24
 800fa04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800fa06:	4b46      	ldr	r3, [pc, #280]	; (800fb20 <xPortStartScheduler+0x120>)
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	4a46      	ldr	r2, [pc, #280]	; (800fb24 <xPortStartScheduler+0x124>)
 800fa0c:	4293      	cmp	r3, r2
 800fa0e:	d10a      	bne.n	800fa26 <xPortStartScheduler+0x26>
	__asm volatile
 800fa10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa14:	f383 8811 	msr	BASEPRI, r3
 800fa18:	f3bf 8f6f 	isb	sy
 800fa1c:	f3bf 8f4f 	dsb	sy
 800fa20:	613b      	str	r3, [r7, #16]
}
 800fa22:	bf00      	nop
 800fa24:	e7fe      	b.n	800fa24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800fa26:	4b3e      	ldr	r3, [pc, #248]	; (800fb20 <xPortStartScheduler+0x120>)
 800fa28:	681b      	ldr	r3, [r3, #0]
 800fa2a:	4a3f      	ldr	r2, [pc, #252]	; (800fb28 <xPortStartScheduler+0x128>)
 800fa2c:	4293      	cmp	r3, r2
 800fa2e:	d10a      	bne.n	800fa46 <xPortStartScheduler+0x46>
	__asm volatile
 800fa30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa34:	f383 8811 	msr	BASEPRI, r3
 800fa38:	f3bf 8f6f 	isb	sy
 800fa3c:	f3bf 8f4f 	dsb	sy
 800fa40:	60fb      	str	r3, [r7, #12]
}
 800fa42:	bf00      	nop
 800fa44:	e7fe      	b.n	800fa44 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800fa46:	4b39      	ldr	r3, [pc, #228]	; (800fb2c <xPortStartScheduler+0x12c>)
 800fa48:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800fa4a:	697b      	ldr	r3, [r7, #20]
 800fa4c:	781b      	ldrb	r3, [r3, #0]
 800fa4e:	b2db      	uxtb	r3, r3
 800fa50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800fa52:	697b      	ldr	r3, [r7, #20]
 800fa54:	22ff      	movs	r2, #255	; 0xff
 800fa56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800fa58:	697b      	ldr	r3, [r7, #20]
 800fa5a:	781b      	ldrb	r3, [r3, #0]
 800fa5c:	b2db      	uxtb	r3, r3
 800fa5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800fa60:	78fb      	ldrb	r3, [r7, #3]
 800fa62:	b2db      	uxtb	r3, r3
 800fa64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800fa68:	b2da      	uxtb	r2, r3
 800fa6a:	4b31      	ldr	r3, [pc, #196]	; (800fb30 <xPortStartScheduler+0x130>)
 800fa6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800fa6e:	4b31      	ldr	r3, [pc, #196]	; (800fb34 <xPortStartScheduler+0x134>)
 800fa70:	2207      	movs	r2, #7
 800fa72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800fa74:	e009      	b.n	800fa8a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800fa76:	4b2f      	ldr	r3, [pc, #188]	; (800fb34 <xPortStartScheduler+0x134>)
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	3b01      	subs	r3, #1
 800fa7c:	4a2d      	ldr	r2, [pc, #180]	; (800fb34 <xPortStartScheduler+0x134>)
 800fa7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800fa80:	78fb      	ldrb	r3, [r7, #3]
 800fa82:	b2db      	uxtb	r3, r3
 800fa84:	005b      	lsls	r3, r3, #1
 800fa86:	b2db      	uxtb	r3, r3
 800fa88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800fa8a:	78fb      	ldrb	r3, [r7, #3]
 800fa8c:	b2db      	uxtb	r3, r3
 800fa8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fa92:	2b80      	cmp	r3, #128	; 0x80
 800fa94:	d0ef      	beq.n	800fa76 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800fa96:	4b27      	ldr	r3, [pc, #156]	; (800fb34 <xPortStartScheduler+0x134>)
 800fa98:	681b      	ldr	r3, [r3, #0]
 800fa9a:	f1c3 0307 	rsb	r3, r3, #7
 800fa9e:	2b04      	cmp	r3, #4
 800faa0:	d00a      	beq.n	800fab8 <xPortStartScheduler+0xb8>
	__asm volatile
 800faa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800faa6:	f383 8811 	msr	BASEPRI, r3
 800faaa:	f3bf 8f6f 	isb	sy
 800faae:	f3bf 8f4f 	dsb	sy
 800fab2:	60bb      	str	r3, [r7, #8]
}
 800fab4:	bf00      	nop
 800fab6:	e7fe      	b.n	800fab6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800fab8:	4b1e      	ldr	r3, [pc, #120]	; (800fb34 <xPortStartScheduler+0x134>)
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	021b      	lsls	r3, r3, #8
 800fabe:	4a1d      	ldr	r2, [pc, #116]	; (800fb34 <xPortStartScheduler+0x134>)
 800fac0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800fac2:	4b1c      	ldr	r3, [pc, #112]	; (800fb34 <xPortStartScheduler+0x134>)
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800faca:	4a1a      	ldr	r2, [pc, #104]	; (800fb34 <xPortStartScheduler+0x134>)
 800facc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	b2da      	uxtb	r2, r3
 800fad2:	697b      	ldr	r3, [r7, #20]
 800fad4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800fad6:	4b18      	ldr	r3, [pc, #96]	; (800fb38 <xPortStartScheduler+0x138>)
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	4a17      	ldr	r2, [pc, #92]	; (800fb38 <xPortStartScheduler+0x138>)
 800fadc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800fae0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800fae2:	4b15      	ldr	r3, [pc, #84]	; (800fb38 <xPortStartScheduler+0x138>)
 800fae4:	681b      	ldr	r3, [r3, #0]
 800fae6:	4a14      	ldr	r2, [pc, #80]	; (800fb38 <xPortStartScheduler+0x138>)
 800fae8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800faec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800faee:	f000 f8dd 	bl	800fcac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800faf2:	4b12      	ldr	r3, [pc, #72]	; (800fb3c <xPortStartScheduler+0x13c>)
 800faf4:	2200      	movs	r2, #0
 800faf6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800faf8:	f000 f8fc 	bl	800fcf4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800fafc:	4b10      	ldr	r3, [pc, #64]	; (800fb40 <xPortStartScheduler+0x140>)
 800fafe:	681b      	ldr	r3, [r3, #0]
 800fb00:	4a0f      	ldr	r2, [pc, #60]	; (800fb40 <xPortStartScheduler+0x140>)
 800fb02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800fb06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800fb08:	f7ff ff66 	bl	800f9d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800fb0c:	f7fe fea6 	bl	800e85c <vTaskSwitchContext>
	prvTaskExitError();
 800fb10:	f7ff ff1c 	bl	800f94c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800fb14:	2300      	movs	r3, #0
}
 800fb16:	4618      	mov	r0, r3
 800fb18:	3718      	adds	r7, #24
 800fb1a:	46bd      	mov	sp, r7
 800fb1c:	bd80      	pop	{r7, pc}
 800fb1e:	bf00      	nop
 800fb20:	e000ed00 	.word	0xe000ed00
 800fb24:	410fc271 	.word	0x410fc271
 800fb28:	410fc270 	.word	0x410fc270
 800fb2c:	e000e400 	.word	0xe000e400
 800fb30:	20002c38 	.word	0x20002c38
 800fb34:	20002c3c 	.word	0x20002c3c
 800fb38:	e000ed20 	.word	0xe000ed20
 800fb3c:	200000bc 	.word	0x200000bc
 800fb40:	e000ef34 	.word	0xe000ef34

0800fb44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800fb44:	b480      	push	{r7}
 800fb46:	b083      	sub	sp, #12
 800fb48:	af00      	add	r7, sp, #0
	__asm volatile
 800fb4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb4e:	f383 8811 	msr	BASEPRI, r3
 800fb52:	f3bf 8f6f 	isb	sy
 800fb56:	f3bf 8f4f 	dsb	sy
 800fb5a:	607b      	str	r3, [r7, #4]
}
 800fb5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800fb5e:	4b0f      	ldr	r3, [pc, #60]	; (800fb9c <vPortEnterCritical+0x58>)
 800fb60:	681b      	ldr	r3, [r3, #0]
 800fb62:	3301      	adds	r3, #1
 800fb64:	4a0d      	ldr	r2, [pc, #52]	; (800fb9c <vPortEnterCritical+0x58>)
 800fb66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800fb68:	4b0c      	ldr	r3, [pc, #48]	; (800fb9c <vPortEnterCritical+0x58>)
 800fb6a:	681b      	ldr	r3, [r3, #0]
 800fb6c:	2b01      	cmp	r3, #1
 800fb6e:	d10f      	bne.n	800fb90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800fb70:	4b0b      	ldr	r3, [pc, #44]	; (800fba0 <vPortEnterCritical+0x5c>)
 800fb72:	681b      	ldr	r3, [r3, #0]
 800fb74:	b2db      	uxtb	r3, r3
 800fb76:	2b00      	cmp	r3, #0
 800fb78:	d00a      	beq.n	800fb90 <vPortEnterCritical+0x4c>
	__asm volatile
 800fb7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb7e:	f383 8811 	msr	BASEPRI, r3
 800fb82:	f3bf 8f6f 	isb	sy
 800fb86:	f3bf 8f4f 	dsb	sy
 800fb8a:	603b      	str	r3, [r7, #0]
}
 800fb8c:	bf00      	nop
 800fb8e:	e7fe      	b.n	800fb8e <vPortEnterCritical+0x4a>
	}
}
 800fb90:	bf00      	nop
 800fb92:	370c      	adds	r7, #12
 800fb94:	46bd      	mov	sp, r7
 800fb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb9a:	4770      	bx	lr
 800fb9c:	200000bc 	.word	0x200000bc
 800fba0:	e000ed04 	.word	0xe000ed04

0800fba4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800fba4:	b480      	push	{r7}
 800fba6:	b083      	sub	sp, #12
 800fba8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800fbaa:	4b12      	ldr	r3, [pc, #72]	; (800fbf4 <vPortExitCritical+0x50>)
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d10a      	bne.n	800fbc8 <vPortExitCritical+0x24>
	__asm volatile
 800fbb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fbb6:	f383 8811 	msr	BASEPRI, r3
 800fbba:	f3bf 8f6f 	isb	sy
 800fbbe:	f3bf 8f4f 	dsb	sy
 800fbc2:	607b      	str	r3, [r7, #4]
}
 800fbc4:	bf00      	nop
 800fbc6:	e7fe      	b.n	800fbc6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800fbc8:	4b0a      	ldr	r3, [pc, #40]	; (800fbf4 <vPortExitCritical+0x50>)
 800fbca:	681b      	ldr	r3, [r3, #0]
 800fbcc:	3b01      	subs	r3, #1
 800fbce:	4a09      	ldr	r2, [pc, #36]	; (800fbf4 <vPortExitCritical+0x50>)
 800fbd0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800fbd2:	4b08      	ldr	r3, [pc, #32]	; (800fbf4 <vPortExitCritical+0x50>)
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d105      	bne.n	800fbe6 <vPortExitCritical+0x42>
 800fbda:	2300      	movs	r3, #0
 800fbdc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fbde:	683b      	ldr	r3, [r7, #0]
 800fbe0:	f383 8811 	msr	BASEPRI, r3
}
 800fbe4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800fbe6:	bf00      	nop
 800fbe8:	370c      	adds	r7, #12
 800fbea:	46bd      	mov	sp, r7
 800fbec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbf0:	4770      	bx	lr
 800fbf2:	bf00      	nop
 800fbf4:	200000bc 	.word	0x200000bc
	...

0800fc00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800fc00:	f3ef 8009 	mrs	r0, PSP
 800fc04:	f3bf 8f6f 	isb	sy
 800fc08:	4b15      	ldr	r3, [pc, #84]	; (800fc60 <pxCurrentTCBConst>)
 800fc0a:	681a      	ldr	r2, [r3, #0]
 800fc0c:	f01e 0f10 	tst.w	lr, #16
 800fc10:	bf08      	it	eq
 800fc12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800fc16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc1a:	6010      	str	r0, [r2, #0]
 800fc1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800fc20:	f04f 0050 	mov.w	r0, #80	; 0x50
 800fc24:	f380 8811 	msr	BASEPRI, r0
 800fc28:	f3bf 8f4f 	dsb	sy
 800fc2c:	f3bf 8f6f 	isb	sy
 800fc30:	f7fe fe14 	bl	800e85c <vTaskSwitchContext>
 800fc34:	f04f 0000 	mov.w	r0, #0
 800fc38:	f380 8811 	msr	BASEPRI, r0
 800fc3c:	bc09      	pop	{r0, r3}
 800fc3e:	6819      	ldr	r1, [r3, #0]
 800fc40:	6808      	ldr	r0, [r1, #0]
 800fc42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc46:	f01e 0f10 	tst.w	lr, #16
 800fc4a:	bf08      	it	eq
 800fc4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800fc50:	f380 8809 	msr	PSP, r0
 800fc54:	f3bf 8f6f 	isb	sy
 800fc58:	4770      	bx	lr
 800fc5a:	bf00      	nop
 800fc5c:	f3af 8000 	nop.w

0800fc60 <pxCurrentTCBConst>:
 800fc60:	20002a10 	.word	0x20002a10
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800fc64:	bf00      	nop
 800fc66:	bf00      	nop

0800fc68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800fc68:	b580      	push	{r7, lr}
 800fc6a:	b082      	sub	sp, #8
 800fc6c:	af00      	add	r7, sp, #0
	__asm volatile
 800fc6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc72:	f383 8811 	msr	BASEPRI, r3
 800fc76:	f3bf 8f6f 	isb	sy
 800fc7a:	f3bf 8f4f 	dsb	sy
 800fc7e:	607b      	str	r3, [r7, #4]
}
 800fc80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800fc82:	f7fe fd2d 	bl	800e6e0 <xTaskIncrementTick>
 800fc86:	4603      	mov	r3, r0
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	d003      	beq.n	800fc94 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800fc8c:	4b06      	ldr	r3, [pc, #24]	; (800fca8 <SysTick_Handler+0x40>)
 800fc8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fc92:	601a      	str	r2, [r3, #0]
 800fc94:	2300      	movs	r3, #0
 800fc96:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fc98:	683b      	ldr	r3, [r7, #0]
 800fc9a:	f383 8811 	msr	BASEPRI, r3
}
 800fc9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800fca0:	bf00      	nop
 800fca2:	3708      	adds	r7, #8
 800fca4:	46bd      	mov	sp, r7
 800fca6:	bd80      	pop	{r7, pc}
 800fca8:	e000ed04 	.word	0xe000ed04

0800fcac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800fcac:	b480      	push	{r7}
 800fcae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800fcb0:	4b0b      	ldr	r3, [pc, #44]	; (800fce0 <vPortSetupTimerInterrupt+0x34>)
 800fcb2:	2200      	movs	r2, #0
 800fcb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800fcb6:	4b0b      	ldr	r3, [pc, #44]	; (800fce4 <vPortSetupTimerInterrupt+0x38>)
 800fcb8:	2200      	movs	r2, #0
 800fcba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800fcbc:	4b0a      	ldr	r3, [pc, #40]	; (800fce8 <vPortSetupTimerInterrupt+0x3c>)
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	4a0a      	ldr	r2, [pc, #40]	; (800fcec <vPortSetupTimerInterrupt+0x40>)
 800fcc2:	fba2 2303 	umull	r2, r3, r2, r3
 800fcc6:	099b      	lsrs	r3, r3, #6
 800fcc8:	4a09      	ldr	r2, [pc, #36]	; (800fcf0 <vPortSetupTimerInterrupt+0x44>)
 800fcca:	3b01      	subs	r3, #1
 800fccc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800fcce:	4b04      	ldr	r3, [pc, #16]	; (800fce0 <vPortSetupTimerInterrupt+0x34>)
 800fcd0:	2207      	movs	r2, #7
 800fcd2:	601a      	str	r2, [r3, #0]
}
 800fcd4:	bf00      	nop
 800fcd6:	46bd      	mov	sp, r7
 800fcd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcdc:	4770      	bx	lr
 800fcde:	bf00      	nop
 800fce0:	e000e010 	.word	0xe000e010
 800fce4:	e000e018 	.word	0xe000e018
 800fce8:	20000038 	.word	0x20000038
 800fcec:	10624dd3 	.word	0x10624dd3
 800fcf0:	e000e014 	.word	0xe000e014

0800fcf4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800fcf4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800fd04 <vPortEnableVFP+0x10>
 800fcf8:	6801      	ldr	r1, [r0, #0]
 800fcfa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800fcfe:	6001      	str	r1, [r0, #0]
 800fd00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800fd02:	bf00      	nop
 800fd04:	e000ed88 	.word	0xe000ed88

0800fd08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800fd08:	b480      	push	{r7}
 800fd0a:	b085      	sub	sp, #20
 800fd0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800fd0e:	f3ef 8305 	mrs	r3, IPSR
 800fd12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	2b0f      	cmp	r3, #15
 800fd18:	d914      	bls.n	800fd44 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800fd1a:	4a17      	ldr	r2, [pc, #92]	; (800fd78 <vPortValidateInterruptPriority+0x70>)
 800fd1c:	68fb      	ldr	r3, [r7, #12]
 800fd1e:	4413      	add	r3, r2
 800fd20:	781b      	ldrb	r3, [r3, #0]
 800fd22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800fd24:	4b15      	ldr	r3, [pc, #84]	; (800fd7c <vPortValidateInterruptPriority+0x74>)
 800fd26:	781b      	ldrb	r3, [r3, #0]
 800fd28:	7afa      	ldrb	r2, [r7, #11]
 800fd2a:	429a      	cmp	r2, r3
 800fd2c:	d20a      	bcs.n	800fd44 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800fd2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd32:	f383 8811 	msr	BASEPRI, r3
 800fd36:	f3bf 8f6f 	isb	sy
 800fd3a:	f3bf 8f4f 	dsb	sy
 800fd3e:	607b      	str	r3, [r7, #4]
}
 800fd40:	bf00      	nop
 800fd42:	e7fe      	b.n	800fd42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800fd44:	4b0e      	ldr	r3, [pc, #56]	; (800fd80 <vPortValidateInterruptPriority+0x78>)
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800fd4c:	4b0d      	ldr	r3, [pc, #52]	; (800fd84 <vPortValidateInterruptPriority+0x7c>)
 800fd4e:	681b      	ldr	r3, [r3, #0]
 800fd50:	429a      	cmp	r2, r3
 800fd52:	d90a      	bls.n	800fd6a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800fd54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd58:	f383 8811 	msr	BASEPRI, r3
 800fd5c:	f3bf 8f6f 	isb	sy
 800fd60:	f3bf 8f4f 	dsb	sy
 800fd64:	603b      	str	r3, [r7, #0]
}
 800fd66:	bf00      	nop
 800fd68:	e7fe      	b.n	800fd68 <vPortValidateInterruptPriority+0x60>
	}
 800fd6a:	bf00      	nop
 800fd6c:	3714      	adds	r7, #20
 800fd6e:	46bd      	mov	sp, r7
 800fd70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd74:	4770      	bx	lr
 800fd76:	bf00      	nop
 800fd78:	e000e3f0 	.word	0xe000e3f0
 800fd7c:	20002c38 	.word	0x20002c38
 800fd80:	e000ed0c 	.word	0xe000ed0c
 800fd84:	20002c3c 	.word	0x20002c3c

0800fd88 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800fd88:	b580      	push	{r7, lr}
 800fd8a:	b08a      	sub	sp, #40	; 0x28
 800fd8c:	af00      	add	r7, sp, #0
 800fd8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800fd90:	2300      	movs	r3, #0
 800fd92:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800fd94:	f7fe fbd8 	bl	800e548 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800fd98:	4b58      	ldr	r3, [pc, #352]	; (800fefc <pvPortMalloc+0x174>)
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	2b00      	cmp	r3, #0
 800fd9e:	d101      	bne.n	800fda4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800fda0:	f000 f910 	bl	800ffc4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800fda4:	4b56      	ldr	r3, [pc, #344]	; (800ff00 <pvPortMalloc+0x178>)
 800fda6:	681a      	ldr	r2, [r3, #0]
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	4013      	ands	r3, r2
 800fdac:	2b00      	cmp	r3, #0
 800fdae:	f040 808e 	bne.w	800fece <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d01d      	beq.n	800fdf4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800fdb8:	2208      	movs	r2, #8
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	4413      	add	r3, r2
 800fdbe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	f003 0307 	and.w	r3, r3, #7
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	d014      	beq.n	800fdf4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	f023 0307 	bic.w	r3, r3, #7
 800fdd0:	3308      	adds	r3, #8
 800fdd2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	f003 0307 	and.w	r3, r3, #7
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d00a      	beq.n	800fdf4 <pvPortMalloc+0x6c>
	__asm volatile
 800fdde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fde2:	f383 8811 	msr	BASEPRI, r3
 800fde6:	f3bf 8f6f 	isb	sy
 800fdea:	f3bf 8f4f 	dsb	sy
 800fdee:	617b      	str	r3, [r7, #20]
}
 800fdf0:	bf00      	nop
 800fdf2:	e7fe      	b.n	800fdf2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	d069      	beq.n	800fece <pvPortMalloc+0x146>
 800fdfa:	4b42      	ldr	r3, [pc, #264]	; (800ff04 <pvPortMalloc+0x17c>)
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	687a      	ldr	r2, [r7, #4]
 800fe00:	429a      	cmp	r2, r3
 800fe02:	d864      	bhi.n	800fece <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800fe04:	4b40      	ldr	r3, [pc, #256]	; (800ff08 <pvPortMalloc+0x180>)
 800fe06:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800fe08:	4b3f      	ldr	r3, [pc, #252]	; (800ff08 <pvPortMalloc+0x180>)
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fe0e:	e004      	b.n	800fe1a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800fe10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe12:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800fe14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe16:	681b      	ldr	r3, [r3, #0]
 800fe18:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fe1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe1c:	685b      	ldr	r3, [r3, #4]
 800fe1e:	687a      	ldr	r2, [r7, #4]
 800fe20:	429a      	cmp	r2, r3
 800fe22:	d903      	bls.n	800fe2c <pvPortMalloc+0xa4>
 800fe24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe26:	681b      	ldr	r3, [r3, #0]
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	d1f1      	bne.n	800fe10 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800fe2c:	4b33      	ldr	r3, [pc, #204]	; (800fefc <pvPortMalloc+0x174>)
 800fe2e:	681b      	ldr	r3, [r3, #0]
 800fe30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fe32:	429a      	cmp	r2, r3
 800fe34:	d04b      	beq.n	800fece <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800fe36:	6a3b      	ldr	r3, [r7, #32]
 800fe38:	681b      	ldr	r3, [r3, #0]
 800fe3a:	2208      	movs	r2, #8
 800fe3c:	4413      	add	r3, r2
 800fe3e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800fe40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe42:	681a      	ldr	r2, [r3, #0]
 800fe44:	6a3b      	ldr	r3, [r7, #32]
 800fe46:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800fe48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe4a:	685a      	ldr	r2, [r3, #4]
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	1ad2      	subs	r2, r2, r3
 800fe50:	2308      	movs	r3, #8
 800fe52:	005b      	lsls	r3, r3, #1
 800fe54:	429a      	cmp	r2, r3
 800fe56:	d91f      	bls.n	800fe98 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800fe58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	4413      	add	r3, r2
 800fe5e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fe60:	69bb      	ldr	r3, [r7, #24]
 800fe62:	f003 0307 	and.w	r3, r3, #7
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	d00a      	beq.n	800fe80 <pvPortMalloc+0xf8>
	__asm volatile
 800fe6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe6e:	f383 8811 	msr	BASEPRI, r3
 800fe72:	f3bf 8f6f 	isb	sy
 800fe76:	f3bf 8f4f 	dsb	sy
 800fe7a:	613b      	str	r3, [r7, #16]
}
 800fe7c:	bf00      	nop
 800fe7e:	e7fe      	b.n	800fe7e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800fe80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe82:	685a      	ldr	r2, [r3, #4]
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	1ad2      	subs	r2, r2, r3
 800fe88:	69bb      	ldr	r3, [r7, #24]
 800fe8a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800fe8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe8e:	687a      	ldr	r2, [r7, #4]
 800fe90:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800fe92:	69b8      	ldr	r0, [r7, #24]
 800fe94:	f000 f8f8 	bl	8010088 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800fe98:	4b1a      	ldr	r3, [pc, #104]	; (800ff04 <pvPortMalloc+0x17c>)
 800fe9a:	681a      	ldr	r2, [r3, #0]
 800fe9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe9e:	685b      	ldr	r3, [r3, #4]
 800fea0:	1ad3      	subs	r3, r2, r3
 800fea2:	4a18      	ldr	r2, [pc, #96]	; (800ff04 <pvPortMalloc+0x17c>)
 800fea4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800fea6:	4b17      	ldr	r3, [pc, #92]	; (800ff04 <pvPortMalloc+0x17c>)
 800fea8:	681a      	ldr	r2, [r3, #0]
 800feaa:	4b18      	ldr	r3, [pc, #96]	; (800ff0c <pvPortMalloc+0x184>)
 800feac:	681b      	ldr	r3, [r3, #0]
 800feae:	429a      	cmp	r2, r3
 800feb0:	d203      	bcs.n	800feba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800feb2:	4b14      	ldr	r3, [pc, #80]	; (800ff04 <pvPortMalloc+0x17c>)
 800feb4:	681b      	ldr	r3, [r3, #0]
 800feb6:	4a15      	ldr	r2, [pc, #84]	; (800ff0c <pvPortMalloc+0x184>)
 800feb8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800feba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800febc:	685a      	ldr	r2, [r3, #4]
 800febe:	4b10      	ldr	r3, [pc, #64]	; (800ff00 <pvPortMalloc+0x178>)
 800fec0:	681b      	ldr	r3, [r3, #0]
 800fec2:	431a      	orrs	r2, r3
 800fec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fec6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800fec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800feca:	2200      	movs	r2, #0
 800fecc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800fece:	f7fe fb49 	bl	800e564 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800fed2:	69fb      	ldr	r3, [r7, #28]
 800fed4:	f003 0307 	and.w	r3, r3, #7
 800fed8:	2b00      	cmp	r3, #0
 800feda:	d00a      	beq.n	800fef2 <pvPortMalloc+0x16a>
	__asm volatile
 800fedc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fee0:	f383 8811 	msr	BASEPRI, r3
 800fee4:	f3bf 8f6f 	isb	sy
 800fee8:	f3bf 8f4f 	dsb	sy
 800feec:	60fb      	str	r3, [r7, #12]
}
 800feee:	bf00      	nop
 800fef0:	e7fe      	b.n	800fef0 <pvPortMalloc+0x168>
	return pvReturn;
 800fef2:	69fb      	ldr	r3, [r7, #28]
}
 800fef4:	4618      	mov	r0, r3
 800fef6:	3728      	adds	r7, #40	; 0x28
 800fef8:	46bd      	mov	sp, r7
 800fefa:	bd80      	pop	{r7, pc}
 800fefc:	20003048 	.word	0x20003048
 800ff00:	20003054 	.word	0x20003054
 800ff04:	2000304c 	.word	0x2000304c
 800ff08:	20003040 	.word	0x20003040
 800ff0c:	20003050 	.word	0x20003050

0800ff10 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ff10:	b580      	push	{r7, lr}
 800ff12:	b086      	sub	sp, #24
 800ff14:	af00      	add	r7, sp, #0
 800ff16:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	d048      	beq.n	800ffb4 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ff22:	2308      	movs	r3, #8
 800ff24:	425b      	negs	r3, r3
 800ff26:	697a      	ldr	r2, [r7, #20]
 800ff28:	4413      	add	r3, r2
 800ff2a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ff2c:	697b      	ldr	r3, [r7, #20]
 800ff2e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ff30:	693b      	ldr	r3, [r7, #16]
 800ff32:	685a      	ldr	r2, [r3, #4]
 800ff34:	4b21      	ldr	r3, [pc, #132]	; (800ffbc <vPortFree+0xac>)
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	4013      	ands	r3, r2
 800ff3a:	2b00      	cmp	r3, #0
 800ff3c:	d10a      	bne.n	800ff54 <vPortFree+0x44>
	__asm volatile
 800ff3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff42:	f383 8811 	msr	BASEPRI, r3
 800ff46:	f3bf 8f6f 	isb	sy
 800ff4a:	f3bf 8f4f 	dsb	sy
 800ff4e:	60fb      	str	r3, [r7, #12]
}
 800ff50:	bf00      	nop
 800ff52:	e7fe      	b.n	800ff52 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ff54:	693b      	ldr	r3, [r7, #16]
 800ff56:	681b      	ldr	r3, [r3, #0]
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d00a      	beq.n	800ff72 <vPortFree+0x62>
	__asm volatile
 800ff5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff60:	f383 8811 	msr	BASEPRI, r3
 800ff64:	f3bf 8f6f 	isb	sy
 800ff68:	f3bf 8f4f 	dsb	sy
 800ff6c:	60bb      	str	r3, [r7, #8]
}
 800ff6e:	bf00      	nop
 800ff70:	e7fe      	b.n	800ff70 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ff72:	693b      	ldr	r3, [r7, #16]
 800ff74:	685a      	ldr	r2, [r3, #4]
 800ff76:	4b11      	ldr	r3, [pc, #68]	; (800ffbc <vPortFree+0xac>)
 800ff78:	681b      	ldr	r3, [r3, #0]
 800ff7a:	4013      	ands	r3, r2
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d019      	beq.n	800ffb4 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ff80:	693b      	ldr	r3, [r7, #16]
 800ff82:	681b      	ldr	r3, [r3, #0]
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	d115      	bne.n	800ffb4 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ff88:	693b      	ldr	r3, [r7, #16]
 800ff8a:	685a      	ldr	r2, [r3, #4]
 800ff8c:	4b0b      	ldr	r3, [pc, #44]	; (800ffbc <vPortFree+0xac>)
 800ff8e:	681b      	ldr	r3, [r3, #0]
 800ff90:	43db      	mvns	r3, r3
 800ff92:	401a      	ands	r2, r3
 800ff94:	693b      	ldr	r3, [r7, #16]
 800ff96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ff98:	f7fe fad6 	bl	800e548 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ff9c:	693b      	ldr	r3, [r7, #16]
 800ff9e:	685a      	ldr	r2, [r3, #4]
 800ffa0:	4b07      	ldr	r3, [pc, #28]	; (800ffc0 <vPortFree+0xb0>)
 800ffa2:	681b      	ldr	r3, [r3, #0]
 800ffa4:	4413      	add	r3, r2
 800ffa6:	4a06      	ldr	r2, [pc, #24]	; (800ffc0 <vPortFree+0xb0>)
 800ffa8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ffaa:	6938      	ldr	r0, [r7, #16]
 800ffac:	f000 f86c 	bl	8010088 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800ffb0:	f7fe fad8 	bl	800e564 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ffb4:	bf00      	nop
 800ffb6:	3718      	adds	r7, #24
 800ffb8:	46bd      	mov	sp, r7
 800ffba:	bd80      	pop	{r7, pc}
 800ffbc:	20003054 	.word	0x20003054
 800ffc0:	2000304c 	.word	0x2000304c

0800ffc4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ffc4:	b480      	push	{r7}
 800ffc6:	b085      	sub	sp, #20
 800ffc8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ffca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ffce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ffd0:	4b27      	ldr	r3, [pc, #156]	; (8010070 <prvHeapInit+0xac>)
 800ffd2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ffd4:	68fb      	ldr	r3, [r7, #12]
 800ffd6:	f003 0307 	and.w	r3, r3, #7
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	d00c      	beq.n	800fff8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ffde:	68fb      	ldr	r3, [r7, #12]
 800ffe0:	3307      	adds	r3, #7
 800ffe2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ffe4:	68fb      	ldr	r3, [r7, #12]
 800ffe6:	f023 0307 	bic.w	r3, r3, #7
 800ffea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ffec:	68ba      	ldr	r2, [r7, #8]
 800ffee:	68fb      	ldr	r3, [r7, #12]
 800fff0:	1ad3      	subs	r3, r2, r3
 800fff2:	4a1f      	ldr	r2, [pc, #124]	; (8010070 <prvHeapInit+0xac>)
 800fff4:	4413      	add	r3, r2
 800fff6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800fff8:	68fb      	ldr	r3, [r7, #12]
 800fffa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800fffc:	4a1d      	ldr	r2, [pc, #116]	; (8010074 <prvHeapInit+0xb0>)
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8010002:	4b1c      	ldr	r3, [pc, #112]	; (8010074 <prvHeapInit+0xb0>)
 8010004:	2200      	movs	r2, #0
 8010006:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	68ba      	ldr	r2, [r7, #8]
 801000c:	4413      	add	r3, r2
 801000e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010010:	2208      	movs	r2, #8
 8010012:	68fb      	ldr	r3, [r7, #12]
 8010014:	1a9b      	subs	r3, r3, r2
 8010016:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010018:	68fb      	ldr	r3, [r7, #12]
 801001a:	f023 0307 	bic.w	r3, r3, #7
 801001e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8010020:	68fb      	ldr	r3, [r7, #12]
 8010022:	4a15      	ldr	r2, [pc, #84]	; (8010078 <prvHeapInit+0xb4>)
 8010024:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010026:	4b14      	ldr	r3, [pc, #80]	; (8010078 <prvHeapInit+0xb4>)
 8010028:	681b      	ldr	r3, [r3, #0]
 801002a:	2200      	movs	r2, #0
 801002c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801002e:	4b12      	ldr	r3, [pc, #72]	; (8010078 <prvHeapInit+0xb4>)
 8010030:	681b      	ldr	r3, [r3, #0]
 8010032:	2200      	movs	r2, #0
 8010034:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801003a:	683b      	ldr	r3, [r7, #0]
 801003c:	68fa      	ldr	r2, [r7, #12]
 801003e:	1ad2      	subs	r2, r2, r3
 8010040:	683b      	ldr	r3, [r7, #0]
 8010042:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010044:	4b0c      	ldr	r3, [pc, #48]	; (8010078 <prvHeapInit+0xb4>)
 8010046:	681a      	ldr	r2, [r3, #0]
 8010048:	683b      	ldr	r3, [r7, #0]
 801004a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801004c:	683b      	ldr	r3, [r7, #0]
 801004e:	685b      	ldr	r3, [r3, #4]
 8010050:	4a0a      	ldr	r2, [pc, #40]	; (801007c <prvHeapInit+0xb8>)
 8010052:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010054:	683b      	ldr	r3, [r7, #0]
 8010056:	685b      	ldr	r3, [r3, #4]
 8010058:	4a09      	ldr	r2, [pc, #36]	; (8010080 <prvHeapInit+0xbc>)
 801005a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801005c:	4b09      	ldr	r3, [pc, #36]	; (8010084 <prvHeapInit+0xc0>)
 801005e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8010062:	601a      	str	r2, [r3, #0]
}
 8010064:	bf00      	nop
 8010066:	3714      	adds	r7, #20
 8010068:	46bd      	mov	sp, r7
 801006a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801006e:	4770      	bx	lr
 8010070:	20002c40 	.word	0x20002c40
 8010074:	20003040 	.word	0x20003040
 8010078:	20003048 	.word	0x20003048
 801007c:	20003050 	.word	0x20003050
 8010080:	2000304c 	.word	0x2000304c
 8010084:	20003054 	.word	0x20003054

08010088 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8010088:	b480      	push	{r7}
 801008a:	b085      	sub	sp, #20
 801008c:	af00      	add	r7, sp, #0
 801008e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8010090:	4b28      	ldr	r3, [pc, #160]	; (8010134 <prvInsertBlockIntoFreeList+0xac>)
 8010092:	60fb      	str	r3, [r7, #12]
 8010094:	e002      	b.n	801009c <prvInsertBlockIntoFreeList+0x14>
 8010096:	68fb      	ldr	r3, [r7, #12]
 8010098:	681b      	ldr	r3, [r3, #0]
 801009a:	60fb      	str	r3, [r7, #12]
 801009c:	68fb      	ldr	r3, [r7, #12]
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	687a      	ldr	r2, [r7, #4]
 80100a2:	429a      	cmp	r2, r3
 80100a4:	d8f7      	bhi.n	8010096 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80100a6:	68fb      	ldr	r3, [r7, #12]
 80100a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80100aa:	68fb      	ldr	r3, [r7, #12]
 80100ac:	685b      	ldr	r3, [r3, #4]
 80100ae:	68ba      	ldr	r2, [r7, #8]
 80100b0:	4413      	add	r3, r2
 80100b2:	687a      	ldr	r2, [r7, #4]
 80100b4:	429a      	cmp	r2, r3
 80100b6:	d108      	bne.n	80100ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	685a      	ldr	r2, [r3, #4]
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	685b      	ldr	r3, [r3, #4]
 80100c0:	441a      	add	r2, r3
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80100c6:	68fb      	ldr	r3, [r7, #12]
 80100c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	685b      	ldr	r3, [r3, #4]
 80100d2:	68ba      	ldr	r2, [r7, #8]
 80100d4:	441a      	add	r2, r3
 80100d6:	68fb      	ldr	r3, [r7, #12]
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	429a      	cmp	r2, r3
 80100dc:	d118      	bne.n	8010110 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80100de:	68fb      	ldr	r3, [r7, #12]
 80100e0:	681a      	ldr	r2, [r3, #0]
 80100e2:	4b15      	ldr	r3, [pc, #84]	; (8010138 <prvInsertBlockIntoFreeList+0xb0>)
 80100e4:	681b      	ldr	r3, [r3, #0]
 80100e6:	429a      	cmp	r2, r3
 80100e8:	d00d      	beq.n	8010106 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	685a      	ldr	r2, [r3, #4]
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	681b      	ldr	r3, [r3, #0]
 80100f2:	685b      	ldr	r3, [r3, #4]
 80100f4:	441a      	add	r2, r3
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80100fa:	68fb      	ldr	r3, [r7, #12]
 80100fc:	681b      	ldr	r3, [r3, #0]
 80100fe:	681a      	ldr	r2, [r3, #0]
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	601a      	str	r2, [r3, #0]
 8010104:	e008      	b.n	8010118 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010106:	4b0c      	ldr	r3, [pc, #48]	; (8010138 <prvInsertBlockIntoFreeList+0xb0>)
 8010108:	681a      	ldr	r2, [r3, #0]
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	601a      	str	r2, [r3, #0]
 801010e:	e003      	b.n	8010118 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010110:	68fb      	ldr	r3, [r7, #12]
 8010112:	681a      	ldr	r2, [r3, #0]
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010118:	68fa      	ldr	r2, [r7, #12]
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	429a      	cmp	r2, r3
 801011e:	d002      	beq.n	8010126 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010120:	68fb      	ldr	r3, [r7, #12]
 8010122:	687a      	ldr	r2, [r7, #4]
 8010124:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010126:	bf00      	nop
 8010128:	3714      	adds	r7, #20
 801012a:	46bd      	mov	sp, r7
 801012c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010130:	4770      	bx	lr
 8010132:	bf00      	nop
 8010134:	20003040 	.word	0x20003040
 8010138:	20003048 	.word	0x20003048

0801013c <swapfunc>:
 801013c:	2b02      	cmp	r3, #2
 801013e:	b510      	push	{r4, lr}
 8010140:	d00a      	beq.n	8010158 <swapfunc+0x1c>
 8010142:	0892      	lsrs	r2, r2, #2
 8010144:	3a01      	subs	r2, #1
 8010146:	6803      	ldr	r3, [r0, #0]
 8010148:	680c      	ldr	r4, [r1, #0]
 801014a:	f840 4b04 	str.w	r4, [r0], #4
 801014e:	2a00      	cmp	r2, #0
 8010150:	f841 3b04 	str.w	r3, [r1], #4
 8010154:	dcf6      	bgt.n	8010144 <swapfunc+0x8>
 8010156:	bd10      	pop	{r4, pc}
 8010158:	4402      	add	r2, r0
 801015a:	780c      	ldrb	r4, [r1, #0]
 801015c:	7803      	ldrb	r3, [r0, #0]
 801015e:	f800 4b01 	strb.w	r4, [r0], #1
 8010162:	f801 3b01 	strb.w	r3, [r1], #1
 8010166:	1a13      	subs	r3, r2, r0
 8010168:	2b00      	cmp	r3, #0
 801016a:	dcf6      	bgt.n	801015a <swapfunc+0x1e>
 801016c:	e7f3      	b.n	8010156 <swapfunc+0x1a>

0801016e <med3.constprop.0>:
 801016e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010170:	460c      	mov	r4, r1
 8010172:	4615      	mov	r5, r2
 8010174:	4607      	mov	r7, r0
 8010176:	461e      	mov	r6, r3
 8010178:	4798      	blx	r3
 801017a:	2800      	cmp	r0, #0
 801017c:	4629      	mov	r1, r5
 801017e:	4620      	mov	r0, r4
 8010180:	da0a      	bge.n	8010198 <med3.constprop.0+0x2a>
 8010182:	47b0      	blx	r6
 8010184:	2800      	cmp	r0, #0
 8010186:	db05      	blt.n	8010194 <med3.constprop.0+0x26>
 8010188:	4629      	mov	r1, r5
 801018a:	4638      	mov	r0, r7
 801018c:	47b0      	blx	r6
 801018e:	2800      	cmp	r0, #0
 8010190:	db0a      	blt.n	80101a8 <med3.constprop.0+0x3a>
 8010192:	463c      	mov	r4, r7
 8010194:	4620      	mov	r0, r4
 8010196:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010198:	47b0      	blx	r6
 801019a:	2800      	cmp	r0, #0
 801019c:	dcfa      	bgt.n	8010194 <med3.constprop.0+0x26>
 801019e:	4629      	mov	r1, r5
 80101a0:	4638      	mov	r0, r7
 80101a2:	47b0      	blx	r6
 80101a4:	2800      	cmp	r0, #0
 80101a6:	dbf4      	blt.n	8010192 <med3.constprop.0+0x24>
 80101a8:	462c      	mov	r4, r5
 80101aa:	e7f3      	b.n	8010194 <med3.constprop.0+0x26>

080101ac <qsort>:
 80101ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101b0:	469a      	mov	sl, r3
 80101b2:	ea40 0302 	orr.w	r3, r0, r2
 80101b6:	079b      	lsls	r3, r3, #30
 80101b8:	b097      	sub	sp, #92	; 0x5c
 80101ba:	4606      	mov	r6, r0
 80101bc:	4614      	mov	r4, r2
 80101be:	d11a      	bne.n	80101f6 <qsort+0x4a>
 80101c0:	f1b2 0804 	subs.w	r8, r2, #4
 80101c4:	bf18      	it	ne
 80101c6:	f04f 0801 	movne.w	r8, #1
 80101ca:	2300      	movs	r3, #0
 80101cc:	9302      	str	r3, [sp, #8]
 80101ce:	1933      	adds	r3, r6, r4
 80101d0:	fb04 f701 	mul.w	r7, r4, r1
 80101d4:	9301      	str	r3, [sp, #4]
 80101d6:	2906      	cmp	r1, #6
 80101d8:	eb06 0307 	add.w	r3, r6, r7
 80101dc:	9303      	str	r3, [sp, #12]
 80101de:	d82a      	bhi.n	8010236 <qsort+0x8a>
 80101e0:	9b01      	ldr	r3, [sp, #4]
 80101e2:	9a03      	ldr	r2, [sp, #12]
 80101e4:	4293      	cmp	r3, r2
 80101e6:	d310      	bcc.n	801020a <qsort+0x5e>
 80101e8:	9b02      	ldr	r3, [sp, #8]
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	f040 811e 	bne.w	801042c <qsort+0x280>
 80101f0:	b017      	add	sp, #92	; 0x5c
 80101f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101f6:	f04f 0802 	mov.w	r8, #2
 80101fa:	e7e6      	b.n	80101ca <qsort+0x1e>
 80101fc:	4643      	mov	r3, r8
 80101fe:	4622      	mov	r2, r4
 8010200:	4639      	mov	r1, r7
 8010202:	4628      	mov	r0, r5
 8010204:	f7ff ff9a 	bl	801013c <swapfunc>
 8010208:	e00e      	b.n	8010228 <qsort+0x7c>
 801020a:	9d01      	ldr	r5, [sp, #4]
 801020c:	e00d      	b.n	801022a <qsort+0x7e>
 801020e:	1b2f      	subs	r7, r5, r4
 8010210:	4629      	mov	r1, r5
 8010212:	4638      	mov	r0, r7
 8010214:	47d0      	blx	sl
 8010216:	2800      	cmp	r0, #0
 8010218:	dd09      	ble.n	801022e <qsort+0x82>
 801021a:	f1b8 0f00 	cmp.w	r8, #0
 801021e:	d1ed      	bne.n	80101fc <qsort+0x50>
 8010220:	682b      	ldr	r3, [r5, #0]
 8010222:	683a      	ldr	r2, [r7, #0]
 8010224:	602a      	str	r2, [r5, #0]
 8010226:	603b      	str	r3, [r7, #0]
 8010228:	463d      	mov	r5, r7
 801022a:	42ae      	cmp	r6, r5
 801022c:	d3ef      	bcc.n	801020e <qsort+0x62>
 801022e:	9b01      	ldr	r3, [sp, #4]
 8010230:	4423      	add	r3, r4
 8010232:	9301      	str	r3, [sp, #4]
 8010234:	e7d4      	b.n	80101e0 <qsort+0x34>
 8010236:	ea4f 0951 	mov.w	r9, r1, lsr #1
 801023a:	1b3f      	subs	r7, r7, r4
 801023c:	2907      	cmp	r1, #7
 801023e:	fb04 6909 	mla	r9, r4, r9, r6
 8010242:	4437      	add	r7, r6
 8010244:	d021      	beq.n	801028a <qsort+0xde>
 8010246:	2928      	cmp	r1, #40	; 0x28
 8010248:	d944      	bls.n	80102d4 <qsort+0x128>
 801024a:	08cd      	lsrs	r5, r1, #3
 801024c:	4365      	muls	r5, r4
 801024e:	4653      	mov	r3, sl
 8010250:	eb06 0245 	add.w	r2, r6, r5, lsl #1
 8010254:	1971      	adds	r1, r6, r5
 8010256:	4630      	mov	r0, r6
 8010258:	f7ff ff89 	bl	801016e <med3.constprop.0>
 801025c:	4649      	mov	r1, r9
 801025e:	eb09 0205 	add.w	r2, r9, r5
 8010262:	4653      	mov	r3, sl
 8010264:	4683      	mov	fp, r0
 8010266:	1b48      	subs	r0, r1, r5
 8010268:	f7ff ff81 	bl	801016e <med3.constprop.0>
 801026c:	463a      	mov	r2, r7
 801026e:	4681      	mov	r9, r0
 8010270:	4653      	mov	r3, sl
 8010272:	1b79      	subs	r1, r7, r5
 8010274:	eba7 0045 	sub.w	r0, r7, r5, lsl #1
 8010278:	f7ff ff79 	bl	801016e <med3.constprop.0>
 801027c:	4602      	mov	r2, r0
 801027e:	4649      	mov	r1, r9
 8010280:	4653      	mov	r3, sl
 8010282:	4658      	mov	r0, fp
 8010284:	f7ff ff73 	bl	801016e <med3.constprop.0>
 8010288:	4681      	mov	r9, r0
 801028a:	f1b8 0f00 	cmp.w	r8, #0
 801028e:	d124      	bne.n	80102da <qsort+0x12e>
 8010290:	6833      	ldr	r3, [r6, #0]
 8010292:	f8d9 2000 	ldr.w	r2, [r9]
 8010296:	6032      	str	r2, [r6, #0]
 8010298:	f8c9 3000 	str.w	r3, [r9]
 801029c:	eb06 0b04 	add.w	fp, r6, r4
 80102a0:	46b9      	mov	r9, r7
 80102a2:	465d      	mov	r5, fp
 80102a4:	2300      	movs	r3, #0
 80102a6:	45bb      	cmp	fp, r7
 80102a8:	d835      	bhi.n	8010316 <qsort+0x16a>
 80102aa:	4631      	mov	r1, r6
 80102ac:	4658      	mov	r0, fp
 80102ae:	9304      	str	r3, [sp, #16]
 80102b0:	47d0      	blx	sl
 80102b2:	2800      	cmp	r0, #0
 80102b4:	9b04      	ldr	r3, [sp, #16]
 80102b6:	dc3e      	bgt.n	8010336 <qsort+0x18a>
 80102b8:	d10a      	bne.n	80102d0 <qsort+0x124>
 80102ba:	f1b8 0f00 	cmp.w	r8, #0
 80102be:	d113      	bne.n	80102e8 <qsort+0x13c>
 80102c0:	682b      	ldr	r3, [r5, #0]
 80102c2:	f8db 2000 	ldr.w	r2, [fp]
 80102c6:	602a      	str	r2, [r5, #0]
 80102c8:	f8cb 3000 	str.w	r3, [fp]
 80102cc:	4425      	add	r5, r4
 80102ce:	2301      	movs	r3, #1
 80102d0:	44a3      	add	fp, r4
 80102d2:	e7e8      	b.n	80102a6 <qsort+0xfa>
 80102d4:	463a      	mov	r2, r7
 80102d6:	46b3      	mov	fp, r6
 80102d8:	e7d1      	b.n	801027e <qsort+0xd2>
 80102da:	4643      	mov	r3, r8
 80102dc:	4622      	mov	r2, r4
 80102de:	4649      	mov	r1, r9
 80102e0:	4630      	mov	r0, r6
 80102e2:	f7ff ff2b 	bl	801013c <swapfunc>
 80102e6:	e7d9      	b.n	801029c <qsort+0xf0>
 80102e8:	4643      	mov	r3, r8
 80102ea:	4622      	mov	r2, r4
 80102ec:	4659      	mov	r1, fp
 80102ee:	4628      	mov	r0, r5
 80102f0:	f7ff ff24 	bl	801013c <swapfunc>
 80102f4:	e7ea      	b.n	80102cc <qsort+0x120>
 80102f6:	d10b      	bne.n	8010310 <qsort+0x164>
 80102f8:	f1b8 0f00 	cmp.w	r8, #0
 80102fc:	d114      	bne.n	8010328 <qsort+0x17c>
 80102fe:	683b      	ldr	r3, [r7, #0]
 8010300:	f8d9 2000 	ldr.w	r2, [r9]
 8010304:	603a      	str	r2, [r7, #0]
 8010306:	f8c9 3000 	str.w	r3, [r9]
 801030a:	eba9 0904 	sub.w	r9, r9, r4
 801030e:	2301      	movs	r3, #1
 8010310:	9f04      	ldr	r7, [sp, #16]
 8010312:	45bb      	cmp	fp, r7
 8010314:	d90f      	bls.n	8010336 <qsort+0x18a>
 8010316:	2b00      	cmp	r3, #0
 8010318:	d143      	bne.n	80103a2 <qsort+0x1f6>
 801031a:	9b01      	ldr	r3, [sp, #4]
 801031c:	9a03      	ldr	r2, [sp, #12]
 801031e:	4293      	cmp	r3, r2
 8010320:	f4bf af62 	bcs.w	80101e8 <qsort+0x3c>
 8010324:	9d01      	ldr	r5, [sp, #4]
 8010326:	e036      	b.n	8010396 <qsort+0x1ea>
 8010328:	4643      	mov	r3, r8
 801032a:	4622      	mov	r2, r4
 801032c:	4649      	mov	r1, r9
 801032e:	4638      	mov	r0, r7
 8010330:	f7ff ff04 	bl	801013c <swapfunc>
 8010334:	e7e9      	b.n	801030a <qsort+0x15e>
 8010336:	4631      	mov	r1, r6
 8010338:	4638      	mov	r0, r7
 801033a:	9305      	str	r3, [sp, #20]
 801033c:	47d0      	blx	sl
 801033e:	1b3b      	subs	r3, r7, r4
 8010340:	2800      	cmp	r0, #0
 8010342:	9304      	str	r3, [sp, #16]
 8010344:	9b05      	ldr	r3, [sp, #20]
 8010346:	dad6      	bge.n	80102f6 <qsort+0x14a>
 8010348:	f1b8 0f00 	cmp.w	r8, #0
 801034c:	d006      	beq.n	801035c <qsort+0x1b0>
 801034e:	4643      	mov	r3, r8
 8010350:	4622      	mov	r2, r4
 8010352:	4639      	mov	r1, r7
 8010354:	4658      	mov	r0, fp
 8010356:	f7ff fef1 	bl	801013c <swapfunc>
 801035a:	e005      	b.n	8010368 <qsort+0x1bc>
 801035c:	f8db 3000 	ldr.w	r3, [fp]
 8010360:	683a      	ldr	r2, [r7, #0]
 8010362:	f8cb 2000 	str.w	r2, [fp]
 8010366:	603b      	str	r3, [r7, #0]
 8010368:	9f04      	ldr	r7, [sp, #16]
 801036a:	e7b0      	b.n	80102ce <qsort+0x122>
 801036c:	4643      	mov	r3, r8
 801036e:	4622      	mov	r2, r4
 8010370:	4639      	mov	r1, r7
 8010372:	4628      	mov	r0, r5
 8010374:	f7ff fee2 	bl	801013c <swapfunc>
 8010378:	e00c      	b.n	8010394 <qsort+0x1e8>
 801037a:	1b2f      	subs	r7, r5, r4
 801037c:	4629      	mov	r1, r5
 801037e:	4638      	mov	r0, r7
 8010380:	47d0      	blx	sl
 8010382:	2800      	cmp	r0, #0
 8010384:	dd09      	ble.n	801039a <qsort+0x1ee>
 8010386:	f1b8 0f00 	cmp.w	r8, #0
 801038a:	d1ef      	bne.n	801036c <qsort+0x1c0>
 801038c:	682b      	ldr	r3, [r5, #0]
 801038e:	683a      	ldr	r2, [r7, #0]
 8010390:	602a      	str	r2, [r5, #0]
 8010392:	603b      	str	r3, [r7, #0]
 8010394:	463d      	mov	r5, r7
 8010396:	42ae      	cmp	r6, r5
 8010398:	d3ef      	bcc.n	801037a <qsort+0x1ce>
 801039a:	9b01      	ldr	r3, [sp, #4]
 801039c:	4423      	add	r3, r4
 801039e:	9301      	str	r3, [sp, #4]
 80103a0:	e7bb      	b.n	801031a <qsort+0x16e>
 80103a2:	ebab 0305 	sub.w	r3, fp, r5
 80103a6:	1baa      	subs	r2, r5, r6
 80103a8:	429a      	cmp	r2, r3
 80103aa:	bfa8      	it	ge
 80103ac:	461a      	movge	r2, r3
 80103ae:	9301      	str	r3, [sp, #4]
 80103b0:	b12a      	cbz	r2, 80103be <qsort+0x212>
 80103b2:	4643      	mov	r3, r8
 80103b4:	ebab 0102 	sub.w	r1, fp, r2
 80103b8:	4630      	mov	r0, r6
 80103ba:	f7ff febf 	bl	801013c <swapfunc>
 80103be:	9b03      	ldr	r3, [sp, #12]
 80103c0:	eba3 0209 	sub.w	r2, r3, r9
 80103c4:	eba9 0707 	sub.w	r7, r9, r7
 80103c8:	1b12      	subs	r2, r2, r4
 80103ca:	42ba      	cmp	r2, r7
 80103cc:	bf28      	it	cs
 80103ce:	463a      	movcs	r2, r7
 80103d0:	b12a      	cbz	r2, 80103de <qsort+0x232>
 80103d2:	9903      	ldr	r1, [sp, #12]
 80103d4:	4643      	mov	r3, r8
 80103d6:	1a89      	subs	r1, r1, r2
 80103d8:	4658      	mov	r0, fp
 80103da:	f7ff feaf 	bl	801013c <swapfunc>
 80103de:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80103e2:	9b03      	ldr	r3, [sp, #12]
 80103e4:	454f      	cmp	r7, r9
 80103e6:	eba3 0007 	sub.w	r0, r3, r7
 80103ea:	d904      	bls.n	80103f6 <qsort+0x24a>
 80103ec:	4633      	mov	r3, r6
 80103ee:	46b9      	mov	r9, r7
 80103f0:	9f01      	ldr	r7, [sp, #4]
 80103f2:	4606      	mov	r6, r0
 80103f4:	4618      	mov	r0, r3
 80103f6:	42a7      	cmp	r7, r4
 80103f8:	d921      	bls.n	801043e <qsort+0x292>
 80103fa:	fbb7 f1f4 	udiv	r1, r7, r4
 80103fe:	9b02      	ldr	r3, [sp, #8]
 8010400:	2b07      	cmp	r3, #7
 8010402:	d80d      	bhi.n	8010420 <qsort+0x274>
 8010404:	aa16      	add	r2, sp, #88	; 0x58
 8010406:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801040a:	fbb9 f2f4 	udiv	r2, r9, r4
 801040e:	f843 6c40 	str.w	r6, [r3, #-64]
 8010412:	f843 2c3c 	str.w	r2, [r3, #-60]
 8010416:	9b02      	ldr	r3, [sp, #8]
 8010418:	3301      	adds	r3, #1
 801041a:	9302      	str	r3, [sp, #8]
 801041c:	4606      	mov	r6, r0
 801041e:	e6d6      	b.n	80101ce <qsort+0x22>
 8010420:	4653      	mov	r3, sl
 8010422:	4622      	mov	r2, r4
 8010424:	f7ff fec2 	bl	80101ac <qsort>
 8010428:	45a1      	cmp	r9, r4
 801042a:	d80b      	bhi.n	8010444 <qsort+0x298>
 801042c:	9b02      	ldr	r3, [sp, #8]
 801042e:	aa16      	add	r2, sp, #88	; 0x58
 8010430:	3b01      	subs	r3, #1
 8010432:	9302      	str	r3, [sp, #8]
 8010434:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010438:	e953 0110 	ldrd	r0, r1, [r3, #-64]	; 0x40
 801043c:	e7ee      	b.n	801041c <qsort+0x270>
 801043e:	45a1      	cmp	r9, r4
 8010440:	f67f aed2 	bls.w	80101e8 <qsort+0x3c>
 8010444:	fbb9 f1f4 	udiv	r1, r9, r4
 8010448:	4630      	mov	r0, r6
 801044a:	e7e7      	b.n	801041c <qsort+0x270>

0801044c <memset>:
 801044c:	4402      	add	r2, r0
 801044e:	4603      	mov	r3, r0
 8010450:	4293      	cmp	r3, r2
 8010452:	d100      	bne.n	8010456 <memset+0xa>
 8010454:	4770      	bx	lr
 8010456:	f803 1b01 	strb.w	r1, [r3], #1
 801045a:	e7f9      	b.n	8010450 <memset+0x4>

0801045c <_reclaim_reent>:
 801045c:	4b29      	ldr	r3, [pc, #164]	; (8010504 <_reclaim_reent+0xa8>)
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	4283      	cmp	r3, r0
 8010462:	b570      	push	{r4, r5, r6, lr}
 8010464:	4604      	mov	r4, r0
 8010466:	d04b      	beq.n	8010500 <_reclaim_reent+0xa4>
 8010468:	69c3      	ldr	r3, [r0, #28]
 801046a:	b143      	cbz	r3, 801047e <_reclaim_reent+0x22>
 801046c:	68db      	ldr	r3, [r3, #12]
 801046e:	2b00      	cmp	r3, #0
 8010470:	d144      	bne.n	80104fc <_reclaim_reent+0xa0>
 8010472:	69e3      	ldr	r3, [r4, #28]
 8010474:	6819      	ldr	r1, [r3, #0]
 8010476:	b111      	cbz	r1, 801047e <_reclaim_reent+0x22>
 8010478:	4620      	mov	r0, r4
 801047a:	f000 f87f 	bl	801057c <_free_r>
 801047e:	6961      	ldr	r1, [r4, #20]
 8010480:	b111      	cbz	r1, 8010488 <_reclaim_reent+0x2c>
 8010482:	4620      	mov	r0, r4
 8010484:	f000 f87a 	bl	801057c <_free_r>
 8010488:	69e1      	ldr	r1, [r4, #28]
 801048a:	b111      	cbz	r1, 8010492 <_reclaim_reent+0x36>
 801048c:	4620      	mov	r0, r4
 801048e:	f000 f875 	bl	801057c <_free_r>
 8010492:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8010494:	b111      	cbz	r1, 801049c <_reclaim_reent+0x40>
 8010496:	4620      	mov	r0, r4
 8010498:	f000 f870 	bl	801057c <_free_r>
 801049c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801049e:	b111      	cbz	r1, 80104a6 <_reclaim_reent+0x4a>
 80104a0:	4620      	mov	r0, r4
 80104a2:	f000 f86b 	bl	801057c <_free_r>
 80104a6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80104a8:	b111      	cbz	r1, 80104b0 <_reclaim_reent+0x54>
 80104aa:	4620      	mov	r0, r4
 80104ac:	f000 f866 	bl	801057c <_free_r>
 80104b0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80104b2:	b111      	cbz	r1, 80104ba <_reclaim_reent+0x5e>
 80104b4:	4620      	mov	r0, r4
 80104b6:	f000 f861 	bl	801057c <_free_r>
 80104ba:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80104bc:	b111      	cbz	r1, 80104c4 <_reclaim_reent+0x68>
 80104be:	4620      	mov	r0, r4
 80104c0:	f000 f85c 	bl	801057c <_free_r>
 80104c4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80104c6:	b111      	cbz	r1, 80104ce <_reclaim_reent+0x72>
 80104c8:	4620      	mov	r0, r4
 80104ca:	f000 f857 	bl	801057c <_free_r>
 80104ce:	6a23      	ldr	r3, [r4, #32]
 80104d0:	b1b3      	cbz	r3, 8010500 <_reclaim_reent+0xa4>
 80104d2:	4620      	mov	r0, r4
 80104d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80104d8:	4718      	bx	r3
 80104da:	5949      	ldr	r1, [r1, r5]
 80104dc:	b941      	cbnz	r1, 80104f0 <_reclaim_reent+0x94>
 80104de:	3504      	adds	r5, #4
 80104e0:	69e3      	ldr	r3, [r4, #28]
 80104e2:	2d80      	cmp	r5, #128	; 0x80
 80104e4:	68d9      	ldr	r1, [r3, #12]
 80104e6:	d1f8      	bne.n	80104da <_reclaim_reent+0x7e>
 80104e8:	4620      	mov	r0, r4
 80104ea:	f000 f847 	bl	801057c <_free_r>
 80104ee:	e7c0      	b.n	8010472 <_reclaim_reent+0x16>
 80104f0:	680e      	ldr	r6, [r1, #0]
 80104f2:	4620      	mov	r0, r4
 80104f4:	f000 f842 	bl	801057c <_free_r>
 80104f8:	4631      	mov	r1, r6
 80104fa:	e7ef      	b.n	80104dc <_reclaim_reent+0x80>
 80104fc:	2500      	movs	r5, #0
 80104fe:	e7ef      	b.n	80104e0 <_reclaim_reent+0x84>
 8010500:	bd70      	pop	{r4, r5, r6, pc}
 8010502:	bf00      	nop
 8010504:	2000010c 	.word	0x2000010c

08010508 <__errno>:
 8010508:	4b01      	ldr	r3, [pc, #4]	; (8010510 <__errno+0x8>)
 801050a:	6818      	ldr	r0, [r3, #0]
 801050c:	4770      	bx	lr
 801050e:	bf00      	nop
 8010510:	2000010c 	.word	0x2000010c

08010514 <__libc_init_array>:
 8010514:	b570      	push	{r4, r5, r6, lr}
 8010516:	4d0d      	ldr	r5, [pc, #52]	; (801054c <__libc_init_array+0x38>)
 8010518:	4c0d      	ldr	r4, [pc, #52]	; (8010550 <__libc_init_array+0x3c>)
 801051a:	1b64      	subs	r4, r4, r5
 801051c:	10a4      	asrs	r4, r4, #2
 801051e:	2600      	movs	r6, #0
 8010520:	42a6      	cmp	r6, r4
 8010522:	d109      	bne.n	8010538 <__libc_init_array+0x24>
 8010524:	4d0b      	ldr	r5, [pc, #44]	; (8010554 <__libc_init_array+0x40>)
 8010526:	4c0c      	ldr	r4, [pc, #48]	; (8010558 <__libc_init_array+0x44>)
 8010528:	f000 fa88 	bl	8010a3c <_init>
 801052c:	1b64      	subs	r4, r4, r5
 801052e:	10a4      	asrs	r4, r4, #2
 8010530:	2600      	movs	r6, #0
 8010532:	42a6      	cmp	r6, r4
 8010534:	d105      	bne.n	8010542 <__libc_init_array+0x2e>
 8010536:	bd70      	pop	{r4, r5, r6, pc}
 8010538:	f855 3b04 	ldr.w	r3, [r5], #4
 801053c:	4798      	blx	r3
 801053e:	3601      	adds	r6, #1
 8010540:	e7ee      	b.n	8010520 <__libc_init_array+0xc>
 8010542:	f855 3b04 	ldr.w	r3, [r5], #4
 8010546:	4798      	blx	r3
 8010548:	3601      	adds	r6, #1
 801054a:	e7f2      	b.n	8010532 <__libc_init_array+0x1e>
 801054c:	08010c38 	.word	0x08010c38
 8010550:	08010c38 	.word	0x08010c38
 8010554:	08010c38 	.word	0x08010c38
 8010558:	08010c3c 	.word	0x08010c3c

0801055c <__retarget_lock_acquire_recursive>:
 801055c:	4770      	bx	lr

0801055e <__retarget_lock_release_recursive>:
 801055e:	4770      	bx	lr

08010560 <memcpy>:
 8010560:	440a      	add	r2, r1
 8010562:	4291      	cmp	r1, r2
 8010564:	f100 33ff 	add.w	r3, r0, #4294967295
 8010568:	d100      	bne.n	801056c <memcpy+0xc>
 801056a:	4770      	bx	lr
 801056c:	b510      	push	{r4, lr}
 801056e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010572:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010576:	4291      	cmp	r1, r2
 8010578:	d1f9      	bne.n	801056e <memcpy+0xe>
 801057a:	bd10      	pop	{r4, pc}

0801057c <_free_r>:
 801057c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801057e:	2900      	cmp	r1, #0
 8010580:	d044      	beq.n	801060c <_free_r+0x90>
 8010582:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010586:	9001      	str	r0, [sp, #4]
 8010588:	2b00      	cmp	r3, #0
 801058a:	f1a1 0404 	sub.w	r4, r1, #4
 801058e:	bfb8      	it	lt
 8010590:	18e4      	addlt	r4, r4, r3
 8010592:	f000 f83f 	bl	8010614 <__malloc_lock>
 8010596:	4a1e      	ldr	r2, [pc, #120]	; (8010610 <_free_r+0x94>)
 8010598:	9801      	ldr	r0, [sp, #4]
 801059a:	6813      	ldr	r3, [r2, #0]
 801059c:	b933      	cbnz	r3, 80105ac <_free_r+0x30>
 801059e:	6063      	str	r3, [r4, #4]
 80105a0:	6014      	str	r4, [r2, #0]
 80105a2:	b003      	add	sp, #12
 80105a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80105a8:	f000 b83a 	b.w	8010620 <__malloc_unlock>
 80105ac:	42a3      	cmp	r3, r4
 80105ae:	d908      	bls.n	80105c2 <_free_r+0x46>
 80105b0:	6825      	ldr	r5, [r4, #0]
 80105b2:	1961      	adds	r1, r4, r5
 80105b4:	428b      	cmp	r3, r1
 80105b6:	bf01      	itttt	eq
 80105b8:	6819      	ldreq	r1, [r3, #0]
 80105ba:	685b      	ldreq	r3, [r3, #4]
 80105bc:	1949      	addeq	r1, r1, r5
 80105be:	6021      	streq	r1, [r4, #0]
 80105c0:	e7ed      	b.n	801059e <_free_r+0x22>
 80105c2:	461a      	mov	r2, r3
 80105c4:	685b      	ldr	r3, [r3, #4]
 80105c6:	b10b      	cbz	r3, 80105cc <_free_r+0x50>
 80105c8:	42a3      	cmp	r3, r4
 80105ca:	d9fa      	bls.n	80105c2 <_free_r+0x46>
 80105cc:	6811      	ldr	r1, [r2, #0]
 80105ce:	1855      	adds	r5, r2, r1
 80105d0:	42a5      	cmp	r5, r4
 80105d2:	d10b      	bne.n	80105ec <_free_r+0x70>
 80105d4:	6824      	ldr	r4, [r4, #0]
 80105d6:	4421      	add	r1, r4
 80105d8:	1854      	adds	r4, r2, r1
 80105da:	42a3      	cmp	r3, r4
 80105dc:	6011      	str	r1, [r2, #0]
 80105de:	d1e0      	bne.n	80105a2 <_free_r+0x26>
 80105e0:	681c      	ldr	r4, [r3, #0]
 80105e2:	685b      	ldr	r3, [r3, #4]
 80105e4:	6053      	str	r3, [r2, #4]
 80105e6:	440c      	add	r4, r1
 80105e8:	6014      	str	r4, [r2, #0]
 80105ea:	e7da      	b.n	80105a2 <_free_r+0x26>
 80105ec:	d902      	bls.n	80105f4 <_free_r+0x78>
 80105ee:	230c      	movs	r3, #12
 80105f0:	6003      	str	r3, [r0, #0]
 80105f2:	e7d6      	b.n	80105a2 <_free_r+0x26>
 80105f4:	6825      	ldr	r5, [r4, #0]
 80105f6:	1961      	adds	r1, r4, r5
 80105f8:	428b      	cmp	r3, r1
 80105fa:	bf04      	itt	eq
 80105fc:	6819      	ldreq	r1, [r3, #0]
 80105fe:	685b      	ldreq	r3, [r3, #4]
 8010600:	6063      	str	r3, [r4, #4]
 8010602:	bf04      	itt	eq
 8010604:	1949      	addeq	r1, r1, r5
 8010606:	6021      	streq	r1, [r4, #0]
 8010608:	6054      	str	r4, [r2, #4]
 801060a:	e7ca      	b.n	80105a2 <_free_r+0x26>
 801060c:	b003      	add	sp, #12
 801060e:	bd30      	pop	{r4, r5, pc}
 8010610:	20003194 	.word	0x20003194

08010614 <__malloc_lock>:
 8010614:	4801      	ldr	r0, [pc, #4]	; (801061c <__malloc_lock+0x8>)
 8010616:	f7ff bfa1 	b.w	801055c <__retarget_lock_acquire_recursive>
 801061a:	bf00      	nop
 801061c:	20003190 	.word	0x20003190

08010620 <__malloc_unlock>:
 8010620:	4801      	ldr	r0, [pc, #4]	; (8010628 <__malloc_unlock+0x8>)
 8010622:	f7ff bf9c 	b.w	801055e <__retarget_lock_release_recursive>
 8010626:	bf00      	nop
 8010628:	20003190 	.word	0x20003190
 801062c:	00000000 	.word	0x00000000

08010630 <exp>:
 8010630:	b538      	push	{r3, r4, r5, lr}
 8010632:	ed2d 8b02 	vpush	{d8}
 8010636:	ec55 4b10 	vmov	r4, r5, d0
 801063a:	f000 f84d 	bl	80106d8 <__ieee754_exp>
 801063e:	eeb0 8a40 	vmov.f32	s16, s0
 8010642:	eef0 8a60 	vmov.f32	s17, s1
 8010646:	ec45 4b10 	vmov	d0, r4, r5
 801064a:	f000 f839 	bl	80106c0 <finite>
 801064e:	b168      	cbz	r0, 801066c <exp+0x3c>
 8010650:	a317      	add	r3, pc, #92	; (adr r3, 80106b0 <exp+0x80>)
 8010652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010656:	4620      	mov	r0, r4
 8010658:	4629      	mov	r1, r5
 801065a:	f7f0 fa05 	bl	8000a68 <__aeabi_dcmpgt>
 801065e:	b160      	cbz	r0, 801067a <exp+0x4a>
 8010660:	f7ff ff52 	bl	8010508 <__errno>
 8010664:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 80106a0 <exp+0x70>
 8010668:	2322      	movs	r3, #34	; 0x22
 801066a:	6003      	str	r3, [r0, #0]
 801066c:	eeb0 0a48 	vmov.f32	s0, s16
 8010670:	eef0 0a68 	vmov.f32	s1, s17
 8010674:	ecbd 8b02 	vpop	{d8}
 8010678:	bd38      	pop	{r3, r4, r5, pc}
 801067a:	a30f      	add	r3, pc, #60	; (adr r3, 80106b8 <exp+0x88>)
 801067c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010680:	4620      	mov	r0, r4
 8010682:	4629      	mov	r1, r5
 8010684:	f7f0 f9d2 	bl	8000a2c <__aeabi_dcmplt>
 8010688:	2800      	cmp	r0, #0
 801068a:	d0ef      	beq.n	801066c <exp+0x3c>
 801068c:	f7ff ff3c 	bl	8010508 <__errno>
 8010690:	2322      	movs	r3, #34	; 0x22
 8010692:	ed9f 8b05 	vldr	d8, [pc, #20]	; 80106a8 <exp+0x78>
 8010696:	6003      	str	r3, [r0, #0]
 8010698:	e7e8      	b.n	801066c <exp+0x3c>
 801069a:	bf00      	nop
 801069c:	f3af 8000 	nop.w
 80106a0:	00000000 	.word	0x00000000
 80106a4:	7ff00000 	.word	0x7ff00000
	...
 80106b0:	fefa39ef 	.word	0xfefa39ef
 80106b4:	40862e42 	.word	0x40862e42
 80106b8:	d52d3051 	.word	0xd52d3051
 80106bc:	c0874910 	.word	0xc0874910

080106c0 <finite>:
 80106c0:	b082      	sub	sp, #8
 80106c2:	ed8d 0b00 	vstr	d0, [sp]
 80106c6:	9801      	ldr	r0, [sp, #4]
 80106c8:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80106cc:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80106d0:	0fc0      	lsrs	r0, r0, #31
 80106d2:	b002      	add	sp, #8
 80106d4:	4770      	bx	lr
	...

080106d8 <__ieee754_exp>:
 80106d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80106dc:	ec55 4b10 	vmov	r4, r5, d0
 80106e0:	49b5      	ldr	r1, [pc, #724]	; (80109b8 <__ieee754_exp+0x2e0>)
 80106e2:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 80106e6:	428a      	cmp	r2, r1
 80106e8:	ed2d 8b04 	vpush	{d8-d9}
 80106ec:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 80106f0:	d93b      	bls.n	801076a <__ieee754_exp+0x92>
 80106f2:	49b2      	ldr	r1, [pc, #712]	; (80109bc <__ieee754_exp+0x2e4>)
 80106f4:	428a      	cmp	r2, r1
 80106f6:	d916      	bls.n	8010726 <__ieee754_exp+0x4e>
 80106f8:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80106fc:	4323      	orrs	r3, r4
 80106fe:	ee10 2a10 	vmov	r2, s0
 8010702:	d007      	beq.n	8010714 <__ieee754_exp+0x3c>
 8010704:	462b      	mov	r3, r5
 8010706:	4620      	mov	r0, r4
 8010708:	4629      	mov	r1, r5
 801070a:	f7ef fd67 	bl	80001dc <__adddf3>
 801070e:	4604      	mov	r4, r0
 8010710:	460d      	mov	r5, r1
 8010712:	e002      	b.n	801071a <__ieee754_exp+0x42>
 8010714:	b10e      	cbz	r6, 801071a <__ieee754_exp+0x42>
 8010716:	2400      	movs	r4, #0
 8010718:	2500      	movs	r5, #0
 801071a:	ecbd 8b04 	vpop	{d8-d9}
 801071e:	ec45 4b10 	vmov	d0, r4, r5
 8010722:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010726:	a38e      	add	r3, pc, #568	; (adr r3, 8010960 <__ieee754_exp+0x288>)
 8010728:	e9d3 2300 	ldrd	r2, r3, [r3]
 801072c:	ee10 0a10 	vmov	r0, s0
 8010730:	4629      	mov	r1, r5
 8010732:	f7f0 f999 	bl	8000a68 <__aeabi_dcmpgt>
 8010736:	4607      	mov	r7, r0
 8010738:	b130      	cbz	r0, 8010748 <__ieee754_exp+0x70>
 801073a:	ecbd 8b04 	vpop	{d8-d9}
 801073e:	2000      	movs	r0, #0
 8010740:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010744:	f000 b971 	b.w	8010a2a <__math_oflow>
 8010748:	a387      	add	r3, pc, #540	; (adr r3, 8010968 <__ieee754_exp+0x290>)
 801074a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801074e:	4620      	mov	r0, r4
 8010750:	4629      	mov	r1, r5
 8010752:	f7f0 f96b 	bl	8000a2c <__aeabi_dcmplt>
 8010756:	2800      	cmp	r0, #0
 8010758:	f000 808b 	beq.w	8010872 <__ieee754_exp+0x19a>
 801075c:	ecbd 8b04 	vpop	{d8-d9}
 8010760:	4638      	mov	r0, r7
 8010762:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010766:	f000 b957 	b.w	8010a18 <__math_uflow>
 801076a:	4b95      	ldr	r3, [pc, #596]	; (80109c0 <__ieee754_exp+0x2e8>)
 801076c:	429a      	cmp	r2, r3
 801076e:	f240 80ac 	bls.w	80108ca <__ieee754_exp+0x1f2>
 8010772:	4b94      	ldr	r3, [pc, #592]	; (80109c4 <__ieee754_exp+0x2ec>)
 8010774:	429a      	cmp	r2, r3
 8010776:	d87c      	bhi.n	8010872 <__ieee754_exp+0x19a>
 8010778:	4b93      	ldr	r3, [pc, #588]	; (80109c8 <__ieee754_exp+0x2f0>)
 801077a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801077e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010782:	ee10 0a10 	vmov	r0, s0
 8010786:	4629      	mov	r1, r5
 8010788:	f7ef fd26 	bl	80001d8 <__aeabi_dsub>
 801078c:	4b8f      	ldr	r3, [pc, #572]	; (80109cc <__ieee754_exp+0x2f4>)
 801078e:	00f7      	lsls	r7, r6, #3
 8010790:	443b      	add	r3, r7
 8010792:	ed93 7b00 	vldr	d7, [r3]
 8010796:	f1c6 0a01 	rsb	sl, r6, #1
 801079a:	4680      	mov	r8, r0
 801079c:	4689      	mov	r9, r1
 801079e:	ebaa 0a06 	sub.w	sl, sl, r6
 80107a2:	eeb0 8a47 	vmov.f32	s16, s14
 80107a6:	eef0 8a67 	vmov.f32	s17, s15
 80107aa:	ec53 2b18 	vmov	r2, r3, d8
 80107ae:	4640      	mov	r0, r8
 80107b0:	4649      	mov	r1, r9
 80107b2:	f7ef fd11 	bl	80001d8 <__aeabi_dsub>
 80107b6:	4604      	mov	r4, r0
 80107b8:	460d      	mov	r5, r1
 80107ba:	4622      	mov	r2, r4
 80107bc:	462b      	mov	r3, r5
 80107be:	4620      	mov	r0, r4
 80107c0:	4629      	mov	r1, r5
 80107c2:	f7ef fec1 	bl	8000548 <__aeabi_dmul>
 80107c6:	a36a      	add	r3, pc, #424	; (adr r3, 8010970 <__ieee754_exp+0x298>)
 80107c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107cc:	4606      	mov	r6, r0
 80107ce:	460f      	mov	r7, r1
 80107d0:	f7ef feba 	bl	8000548 <__aeabi_dmul>
 80107d4:	a368      	add	r3, pc, #416	; (adr r3, 8010978 <__ieee754_exp+0x2a0>)
 80107d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107da:	f7ef fcfd 	bl	80001d8 <__aeabi_dsub>
 80107de:	4632      	mov	r2, r6
 80107e0:	463b      	mov	r3, r7
 80107e2:	f7ef feb1 	bl	8000548 <__aeabi_dmul>
 80107e6:	a366      	add	r3, pc, #408	; (adr r3, 8010980 <__ieee754_exp+0x2a8>)
 80107e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107ec:	f7ef fcf6 	bl	80001dc <__adddf3>
 80107f0:	4632      	mov	r2, r6
 80107f2:	463b      	mov	r3, r7
 80107f4:	f7ef fea8 	bl	8000548 <__aeabi_dmul>
 80107f8:	a363      	add	r3, pc, #396	; (adr r3, 8010988 <__ieee754_exp+0x2b0>)
 80107fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107fe:	f7ef fceb 	bl	80001d8 <__aeabi_dsub>
 8010802:	4632      	mov	r2, r6
 8010804:	463b      	mov	r3, r7
 8010806:	f7ef fe9f 	bl	8000548 <__aeabi_dmul>
 801080a:	a361      	add	r3, pc, #388	; (adr r3, 8010990 <__ieee754_exp+0x2b8>)
 801080c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010810:	f7ef fce4 	bl	80001dc <__adddf3>
 8010814:	4632      	mov	r2, r6
 8010816:	463b      	mov	r3, r7
 8010818:	f7ef fe96 	bl	8000548 <__aeabi_dmul>
 801081c:	4602      	mov	r2, r0
 801081e:	460b      	mov	r3, r1
 8010820:	4620      	mov	r0, r4
 8010822:	4629      	mov	r1, r5
 8010824:	f7ef fcd8 	bl	80001d8 <__aeabi_dsub>
 8010828:	4602      	mov	r2, r0
 801082a:	460b      	mov	r3, r1
 801082c:	4606      	mov	r6, r0
 801082e:	460f      	mov	r7, r1
 8010830:	4620      	mov	r0, r4
 8010832:	4629      	mov	r1, r5
 8010834:	f7ef fe88 	bl	8000548 <__aeabi_dmul>
 8010838:	ec41 0b19 	vmov	d9, r0, r1
 801083c:	f1ba 0f00 	cmp.w	sl, #0
 8010840:	d15d      	bne.n	80108fe <__ieee754_exp+0x226>
 8010842:	2200      	movs	r2, #0
 8010844:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010848:	4630      	mov	r0, r6
 801084a:	4639      	mov	r1, r7
 801084c:	f7ef fcc4 	bl	80001d8 <__aeabi_dsub>
 8010850:	4602      	mov	r2, r0
 8010852:	460b      	mov	r3, r1
 8010854:	ec51 0b19 	vmov	r0, r1, d9
 8010858:	f7ef ffa0 	bl	800079c <__aeabi_ddiv>
 801085c:	4622      	mov	r2, r4
 801085e:	462b      	mov	r3, r5
 8010860:	f7ef fcba 	bl	80001d8 <__aeabi_dsub>
 8010864:	4602      	mov	r2, r0
 8010866:	460b      	mov	r3, r1
 8010868:	2000      	movs	r0, #0
 801086a:	4959      	ldr	r1, [pc, #356]	; (80109d0 <__ieee754_exp+0x2f8>)
 801086c:	f7ef fcb4 	bl	80001d8 <__aeabi_dsub>
 8010870:	e74d      	b.n	801070e <__ieee754_exp+0x36>
 8010872:	4b58      	ldr	r3, [pc, #352]	; (80109d4 <__ieee754_exp+0x2fc>)
 8010874:	4620      	mov	r0, r4
 8010876:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 801087a:	4629      	mov	r1, r5
 801087c:	a346      	add	r3, pc, #280	; (adr r3, 8010998 <__ieee754_exp+0x2c0>)
 801087e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010882:	f7ef fe61 	bl	8000548 <__aeabi_dmul>
 8010886:	e9d6 2300 	ldrd	r2, r3, [r6]
 801088a:	f7ef fca7 	bl	80001dc <__adddf3>
 801088e:	f7f0 f8f5 	bl	8000a7c <__aeabi_d2iz>
 8010892:	4682      	mov	sl, r0
 8010894:	f7ef fdee 	bl	8000474 <__aeabi_i2d>
 8010898:	a341      	add	r3, pc, #260	; (adr r3, 80109a0 <__ieee754_exp+0x2c8>)
 801089a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801089e:	4606      	mov	r6, r0
 80108a0:	460f      	mov	r7, r1
 80108a2:	f7ef fe51 	bl	8000548 <__aeabi_dmul>
 80108a6:	4602      	mov	r2, r0
 80108a8:	460b      	mov	r3, r1
 80108aa:	4620      	mov	r0, r4
 80108ac:	4629      	mov	r1, r5
 80108ae:	f7ef fc93 	bl	80001d8 <__aeabi_dsub>
 80108b2:	a33d      	add	r3, pc, #244	; (adr r3, 80109a8 <__ieee754_exp+0x2d0>)
 80108b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108b8:	4680      	mov	r8, r0
 80108ba:	4689      	mov	r9, r1
 80108bc:	4630      	mov	r0, r6
 80108be:	4639      	mov	r1, r7
 80108c0:	f7ef fe42 	bl	8000548 <__aeabi_dmul>
 80108c4:	ec41 0b18 	vmov	d8, r0, r1
 80108c8:	e76f      	b.n	80107aa <__ieee754_exp+0xd2>
 80108ca:	4b43      	ldr	r3, [pc, #268]	; (80109d8 <__ieee754_exp+0x300>)
 80108cc:	429a      	cmp	r2, r3
 80108ce:	d811      	bhi.n	80108f4 <__ieee754_exp+0x21c>
 80108d0:	a337      	add	r3, pc, #220	; (adr r3, 80109b0 <__ieee754_exp+0x2d8>)
 80108d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108d6:	ee10 0a10 	vmov	r0, s0
 80108da:	4629      	mov	r1, r5
 80108dc:	f7ef fc7e 	bl	80001dc <__adddf3>
 80108e0:	4b3b      	ldr	r3, [pc, #236]	; (80109d0 <__ieee754_exp+0x2f8>)
 80108e2:	2200      	movs	r2, #0
 80108e4:	f7f0 f8c0 	bl	8000a68 <__aeabi_dcmpgt>
 80108e8:	b138      	cbz	r0, 80108fa <__ieee754_exp+0x222>
 80108ea:	4b39      	ldr	r3, [pc, #228]	; (80109d0 <__ieee754_exp+0x2f8>)
 80108ec:	2200      	movs	r2, #0
 80108ee:	4620      	mov	r0, r4
 80108f0:	4629      	mov	r1, r5
 80108f2:	e70a      	b.n	801070a <__ieee754_exp+0x32>
 80108f4:	f04f 0a00 	mov.w	sl, #0
 80108f8:	e75f      	b.n	80107ba <__ieee754_exp+0xe2>
 80108fa:	4682      	mov	sl, r0
 80108fc:	e75d      	b.n	80107ba <__ieee754_exp+0xe2>
 80108fe:	4632      	mov	r2, r6
 8010900:	463b      	mov	r3, r7
 8010902:	2000      	movs	r0, #0
 8010904:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8010908:	f7ef fc66 	bl	80001d8 <__aeabi_dsub>
 801090c:	4602      	mov	r2, r0
 801090e:	460b      	mov	r3, r1
 8010910:	ec51 0b19 	vmov	r0, r1, d9
 8010914:	f7ef ff42 	bl	800079c <__aeabi_ddiv>
 8010918:	4602      	mov	r2, r0
 801091a:	460b      	mov	r3, r1
 801091c:	ec51 0b18 	vmov	r0, r1, d8
 8010920:	f7ef fc5a 	bl	80001d8 <__aeabi_dsub>
 8010924:	4642      	mov	r2, r8
 8010926:	464b      	mov	r3, r9
 8010928:	f7ef fc56 	bl	80001d8 <__aeabi_dsub>
 801092c:	4602      	mov	r2, r0
 801092e:	460b      	mov	r3, r1
 8010930:	2000      	movs	r0, #0
 8010932:	4927      	ldr	r1, [pc, #156]	; (80109d0 <__ieee754_exp+0x2f8>)
 8010934:	f7ef fc50 	bl	80001d8 <__aeabi_dsub>
 8010938:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 801093c:	4592      	cmp	sl, r2
 801093e:	db02      	blt.n	8010946 <__ieee754_exp+0x26e>
 8010940:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8010944:	e6e3      	b.n	801070e <__ieee754_exp+0x36>
 8010946:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 801094a:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 801094e:	2200      	movs	r2, #0
 8010950:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8010954:	f7ef fdf8 	bl	8000548 <__aeabi_dmul>
 8010958:	e6d9      	b.n	801070e <__ieee754_exp+0x36>
 801095a:	bf00      	nop
 801095c:	f3af 8000 	nop.w
 8010960:	fefa39ef 	.word	0xfefa39ef
 8010964:	40862e42 	.word	0x40862e42
 8010968:	d52d3051 	.word	0xd52d3051
 801096c:	c0874910 	.word	0xc0874910
 8010970:	72bea4d0 	.word	0x72bea4d0
 8010974:	3e663769 	.word	0x3e663769
 8010978:	c5d26bf1 	.word	0xc5d26bf1
 801097c:	3ebbbd41 	.word	0x3ebbbd41
 8010980:	af25de2c 	.word	0xaf25de2c
 8010984:	3f11566a 	.word	0x3f11566a
 8010988:	16bebd93 	.word	0x16bebd93
 801098c:	3f66c16c 	.word	0x3f66c16c
 8010990:	5555553e 	.word	0x5555553e
 8010994:	3fc55555 	.word	0x3fc55555
 8010998:	652b82fe 	.word	0x652b82fe
 801099c:	3ff71547 	.word	0x3ff71547
 80109a0:	fee00000 	.word	0xfee00000
 80109a4:	3fe62e42 	.word	0x3fe62e42
 80109a8:	35793c76 	.word	0x35793c76
 80109ac:	3dea39ef 	.word	0x3dea39ef
 80109b0:	8800759c 	.word	0x8800759c
 80109b4:	7e37e43c 	.word	0x7e37e43c
 80109b8:	40862e41 	.word	0x40862e41
 80109bc:	7fefffff 	.word	0x7fefffff
 80109c0:	3fd62e42 	.word	0x3fd62e42
 80109c4:	3ff0a2b1 	.word	0x3ff0a2b1
 80109c8:	08010c10 	.word	0x08010c10
 80109cc:	08010c20 	.word	0x08010c20
 80109d0:	3ff00000 	.word	0x3ff00000
 80109d4:	08010c00 	.word	0x08010c00
 80109d8:	3defffff 	.word	0x3defffff

080109dc <with_errno>:
 80109dc:	b570      	push	{r4, r5, r6, lr}
 80109de:	4604      	mov	r4, r0
 80109e0:	460d      	mov	r5, r1
 80109e2:	4616      	mov	r6, r2
 80109e4:	f7ff fd90 	bl	8010508 <__errno>
 80109e8:	4629      	mov	r1, r5
 80109ea:	6006      	str	r6, [r0, #0]
 80109ec:	4620      	mov	r0, r4
 80109ee:	bd70      	pop	{r4, r5, r6, pc}

080109f0 <xflow>:
 80109f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80109f2:	4614      	mov	r4, r2
 80109f4:	461d      	mov	r5, r3
 80109f6:	b108      	cbz	r0, 80109fc <xflow+0xc>
 80109f8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80109fc:	e9cd 2300 	strd	r2, r3, [sp]
 8010a00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010a04:	4620      	mov	r0, r4
 8010a06:	4629      	mov	r1, r5
 8010a08:	f7ef fd9e 	bl	8000548 <__aeabi_dmul>
 8010a0c:	2222      	movs	r2, #34	; 0x22
 8010a0e:	b003      	add	sp, #12
 8010a10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010a14:	f7ff bfe2 	b.w	80109dc <with_errno>

08010a18 <__math_uflow>:
 8010a18:	b508      	push	{r3, lr}
 8010a1a:	2200      	movs	r2, #0
 8010a1c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8010a20:	f7ff ffe6 	bl	80109f0 <xflow>
 8010a24:	ec41 0b10 	vmov	d0, r0, r1
 8010a28:	bd08      	pop	{r3, pc}

08010a2a <__math_oflow>:
 8010a2a:	b508      	push	{r3, lr}
 8010a2c:	2200      	movs	r2, #0
 8010a2e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8010a32:	f7ff ffdd 	bl	80109f0 <xflow>
 8010a36:	ec41 0b10 	vmov	d0, r0, r1
 8010a3a:	bd08      	pop	{r3, pc}

08010a3c <_init>:
 8010a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a3e:	bf00      	nop
 8010a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010a42:	bc08      	pop	{r3}
 8010a44:	469e      	mov	lr, r3
 8010a46:	4770      	bx	lr

08010a48 <_fini>:
 8010a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a4a:	bf00      	nop
 8010a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010a4e:	bc08      	pop	{r3}
 8010a50:	469e      	mov	lr, r3
 8010a52:	4770      	bx	lr
