{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733430713014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733430713014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 17:31:52 2024 " "Processing started: Thu Dec  5 17:31:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733430713014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733430713014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd2ssd -c bcd2ssd " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd2ssd -c bcd2ssd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733430713014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733430713116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733430713117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-top_level " "Found design unit 1: relogio-top_level" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733430717671 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733430717671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733430717671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2ssd-seven_segments " "Found design unit 1: bcd2ssd-seven_segments" {  } { { "bcd2ssd.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/bcd2ssd.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733430717671 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2ssd " "Found entity 1: bcd2ssd" {  } { { "bcd2ssd.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/bcd2ssd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733430717671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733430717671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter0to50m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter0to50m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter0to50m-contador " "Found design unit 1: counter0to50m-contador" {  } { { "counter0to50m.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/counter0to50m.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733430717672 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter0to50m " "Found entity 1: counter0to50m" {  } { { "counter0to50m.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/counter0to50m.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733430717672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733430717672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter0tox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter0tox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter0tox-counter0tox_arch " "Found design unit 1: counter0tox-counter0tox_arch" {  } { { "counter0tox.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/counter0tox.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733430717672 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter0tox " "Found entity 1: counter0tox" {  } { { "counter0tox.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/counter0tox.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733430717672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733430717672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733430717708 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_1min relogio.vhd(73) " "VHDL Signal Declaration warning at relogio.vhd(73): used implicit default value for signal \"clk_1min\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733430717709 "|relogio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_1hr relogio.vhd(73) " "VHDL Signal Declaration warning at relogio.vhd(73): used implicit default value for signal \"clk_1hr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733430717709 "|relogio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter0to50m counter0to50m:U1 " "Elaborating entity \"counter0to50m\" for hierarchy \"counter0to50m:U1\"" {  } { { "relogio.vhd" "U1" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733430717709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter0tox counter0tox:U2 " "Elaborating entity \"counter0tox\" for hierarchy \"counter0tox:U2\"" {  } { { "relogio.vhd" "U2" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733430717710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter0tox counter0tox:U4 " "Elaborating entity \"counter0tox\" for hierarchy \"counter0tox:U4\"" {  } { { "relogio.vhd" "U4" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733430717711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2ssd bcd2ssd:U5 " "Elaborating entity \"bcd2ssd\" for hierarchy \"bcd2ssd:U5\"" {  } { { "relogio.vhd" "U5" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733430717712 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733430717896 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_UNIHH\[0\] GND " "Pin \"SSD_UNIHH\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_UNIHH[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_UNIHH\[1\] GND " "Pin \"SSD_UNIHH\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_UNIHH[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_UNIHH\[2\] GND " "Pin \"SSD_UNIHH\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_UNIHH[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_UNIHH\[3\] GND " "Pin \"SSD_UNIHH\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_UNIHH[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_UNIHH\[4\] GND " "Pin \"SSD_UNIHH\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_UNIHH[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_UNIHH\[5\] GND " "Pin \"SSD_UNIHH\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_UNIHH[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_UNIHH\[6\] GND " "Pin \"SSD_UNIHH\[6\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_UNIHH[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_DEZHH\[0\] GND " "Pin \"SSD_DEZHH\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_DEZHH[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_DEZHH\[1\] GND " "Pin \"SSD_DEZHH\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_DEZHH[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_DEZHH\[2\] GND " "Pin \"SSD_DEZHH\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_DEZHH[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_DEZHH\[3\] GND " "Pin \"SSD_DEZHH\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_DEZHH[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_DEZHH\[4\] GND " "Pin \"SSD_DEZHH\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_DEZHH[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_DEZHH\[5\] GND " "Pin \"SSD_DEZHH\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_DEZHH[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_DEZHH\[6\] GND " "Pin \"SSD_DEZHH\[6\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_DEZHH[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_UNIMM\[0\] GND " "Pin \"SSD_UNIMM\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_UNIMM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_UNIMM\[1\] GND " "Pin \"SSD_UNIMM\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_UNIMM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_UNIMM\[2\] GND " "Pin \"SSD_UNIMM\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_UNIMM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_UNIMM\[3\] GND " "Pin \"SSD_UNIMM\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_UNIMM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_UNIMM\[4\] GND " "Pin \"SSD_UNIMM\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_UNIMM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_UNIMM\[5\] GND " "Pin \"SSD_UNIMM\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_UNIMM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_UNIMM\[6\] GND " "Pin \"SSD_UNIMM\[6\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_UNIMM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_DEZMM\[0\] GND " "Pin \"SSD_DEZMM\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_DEZMM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_DEZMM\[1\] GND " "Pin \"SSD_DEZMM\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_DEZMM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_DEZMM\[2\] GND " "Pin \"SSD_DEZMM\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_DEZMM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_DEZMM\[3\] GND " "Pin \"SSD_DEZMM\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_DEZMM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_DEZMM\[4\] GND " "Pin \"SSD_DEZMM\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_DEZMM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_DEZMM\[5\] GND " "Pin \"SSD_DEZMM\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_DEZMM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_DEZMM\[6\] GND " "Pin \"SSD_DEZMM\[6\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/aluno/ELD_IFSC/Avaliacoes/relogio_ELD/relogio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733430717950 "|relogio|SSD_DEZMM[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733430717950 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733430717990 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733430718181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733430718181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733430718197 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733430718197 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733430718197 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733430718197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733430718201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  5 17:31:58 2024 " "Processing ended: Thu Dec  5 17:31:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733430718201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733430718201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733430718201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733430718201 ""}
