// Seed: 2022418790
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  module_0 modCall_1 ();
  input logic [7:0] id_2;
  output wire id_1;
  wire id_4;
  ;
  logic id_5;
  ;
  wire id_6, id_7;
  always_latch @(*);
  assign id_4 = id_6;
  assign id_5[(1)] = -1;
  assign id_5 = id_2;
endmodule
module module_2 #(
    parameter id_11 = 32'd81,
    parameter id_8  = 32'd83
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[id_8 : id_11],
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    _id_11
);
  input wire _id_11;
  output wire id_10;
  output wire id_9;
  input wire _id_8;
  input wire id_7;
  input wire id_6;
  input logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
  wire id_12;
  ;
  assign id_10 = id_5;
  logic id_13;
  ;
  struct packed {
    logic id_14;
    logic id_15;
    logic id_16;
    logic id_17;
  } id_18;
  wor id_19, id_20, id_21, id_22, id_23, id_24;
  assign id_19 = 1'b0;
  wire id_25;
  ;
endmodule
