#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\Downloads\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Downloads\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Downloads\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Downloads\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Downloads\iverilog\lib\ivl\va_math.vpi";
S_000001d5cdd94270 .scope module, "tb_ntt_core" "tb_ntt_core" 2 5;
 .timescale -9 -12;
v000001d5cde16090_0 .var "clk", 0 0;
v000001d5cde163b0_0 .net "debug_data", 11 0, L_000001d5cdd8ea80;  1 drivers
v000001d5cde17210_0 .net "done", 0 0, v000001d5cde16450_0;  1 drivers
v000001d5cde16770_0 .var "ext_addr", 7 0;
v000001d5cde16d10_0 .var "ext_data", 11 0;
v000001d5cde175d0_0 .var "ext_we", 0 0;
v000001d5cde16810_0 .var "rst", 0 0;
v000001d5cde16c70_0 .var "start", 0 0;
E_000001d5cddbdc40 .event anyedge, v000001d5cde16450_0;
S_000001d5cdd4e800 .scope module, "dut" "ntt_core" 2 17, 3 4 0, S_000001d5cdd94270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 1 "ext_we";
    .port_info 5 /INPUT 8 "ext_addr";
    .port_info 6 /INPUT 12 "ext_data";
    .port_info 7 /OUTPUT 12 "debug_out";
P_000001d5cddb9540 .param/l "STATE_CALC" 1 3 59, +C4<00000000000000000000000000000010>;
P_000001d5cddb9578 .param/l "STATE_DONE" 1 3 61, +C4<00000000000000000000000000000100>;
P_000001d5cddb95b0 .param/l "STATE_IDLE" 1 3 57, +C4<00000000000000000000000000000000>;
P_000001d5cddb95e8 .param/l "STATE_READ" 1 3 58, +C4<00000000000000000000000000000001>;
P_000001d5cddb9620 .param/l "STATE_WRITE" 1 3 60, +C4<00000000000000000000000000000011>;
L_000001d5cdd8e930 .functor OR 1, v000001d5cde175d0_0, v000001d5cde164f0_0, C4<0>, C4<0>;
L_000001d5cdd8ea80 .functor BUFZ 12, v000001d5cde16270_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v000001d5cde161d0_0 .net *"_ivl_2", 7 0, L_000001d5cde169f0;  1 drivers
v000001d5cde17530_0 .net "butt_out_a", 11 0, L_000001d5cde2c6b0;  1 drivers
v000001d5cde17710_0 .net "butt_out_b", 11 0, L_000001d5cde2b2b0;  1 drivers
v000001d5cde17f30_0 .net "clk", 0 0, v000001d5cde16090_0;  1 drivers
v000001d5cde172b0_0 .var "current_zeta", 11 0;
v000001d5cde16b30_0 .net "debug_out", 11 0, L_000001d5cdd8ea80;  alias, 1 drivers
v000001d5cde16450_0 .var "done", 0 0;
v000001d5cde17d50_0 .net "ext_addr", 7 0, v000001d5cde16770_0;  1 drivers
v000001d5cde16950_0 .net "ext_data", 11 0, v000001d5cde16d10_0;  1 drivers
v000001d5cde17cb0_0 .net "ext_we", 0 0, v000001d5cde175d0_0;  1 drivers
v000001d5cde16310_0 .net "ram_out_a", 11 0, v000001d5cde16270_0;  1 drivers
v000001d5cde16bd0_0 .net "ram_out_b", 11 0, v000001d5cde16630_0;  1 drivers
v000001d5cde17b70_0 .var "read_addr_a", 7 0;
v000001d5cde168b0_0 .var "read_addr_b", 7 0;
v000001d5cde17c10_0 .net "rst", 0 0, v000001d5cde16810_0;  1 drivers
v000001d5cde17030_0 .net "start", 0 0, v000001d5cde16c70_0;  1 drivers
v000001d5cde166d0_0 .var "state", 2 0;
v000001d5cde164f0_0 .var "we_ram", 0 0;
v000001d5cde16590_0 .var "write_addr_a", 7 0;
E_000001d5cddbdb80 .event posedge, v000001d5cde17c10_0, v000001d5cde16a90_0;
L_000001d5cde169f0 .functor MUXZ 8, v000001d5cde17b70_0, v000001d5cde16590_0, v000001d5cde164f0_0, C4<>;
L_000001d5cde17670 .functor MUXZ 8, L_000001d5cde169f0, v000001d5cde16770_0, v000001d5cde175d0_0, C4<>;
L_000001d5cde16db0 .functor MUXZ 12, L_000001d5cde2c6b0, v000001d5cde16d10_0, v000001d5cde175d0_0, C4<>;
S_000001d5cdd4e990 .scope module, "compute_unit" "butterfly" 3 46, 4 3 0, S_000001d5cdd4e800;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "a";
    .port_info 1 /INPUT 12 "b";
    .port_info 2 /INPUT 12 "zeta";
    .port_info 3 /OUTPUT 12 "out_a";
    .port_info 4 /OUTPUT 12 "out_b";
v000001d5cde14e40_0 .net "a", 11 0, v000001d5cde16270_0;  alias, 1 drivers
v000001d5cde15520_0 .net "b", 11 0, v000001d5cde16630_0;  alias, 1 drivers
v000001d5cde15660_0 .net "out_a", 11 0, L_000001d5cde2c6b0;  alias, 1 drivers
v000001d5cde17350_0 .net "out_b", 11 0, L_000001d5cde2b2b0;  alias, 1 drivers
v000001d5cde173f0_0 .net "t", 11 0, L_000001d5cde2c2f0;  1 drivers
v000001d5cde16130_0 .net "zeta", 11 0, v000001d5cde172b0_0;  1 drivers
S_000001d5cddb33e0 .scope module, "add_unit" "mod_add" 4 21, 5 3 0, S_000001d5cdd4e990;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "a";
    .port_info 1 /INPUT 12 "b";
    .port_info 2 /OUTPUT 12 "out";
v000001d5cdd92410_0 .net *"_ivl_0", 12 0, L_000001d5cde2bfd0;  1 drivers
L_000001d5cde50238 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v000001d5cdd92230_0 .net/2u *"_ivl_10", 12 0, L_000001d5cde50238;  1 drivers
L_000001d5cde50280 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v000001d5cdd922d0_0 .net/2u *"_ivl_14", 12 0, L_000001d5cde50280;  1 drivers
v000001d5cdd924b0_0 .net *"_ivl_16", 0 0, L_000001d5cde2b530;  1 drivers
v000001d5cdd92550_0 .net *"_ivl_19", 11 0, L_000001d5cde2c890;  1 drivers
v000001d5cdd925f0_0 .net *"_ivl_21", 11 0, L_000001d5cde2cc50;  1 drivers
L_000001d5cde501a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d5cde14440_0 .net *"_ivl_3", 0 0, L_000001d5cde501a8;  1 drivers
v000001d5cde15a20_0 .net *"_ivl_4", 12 0, L_000001d5cde2cf70;  1 drivers
L_000001d5cde501f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d5cde15c00_0 .net *"_ivl_7", 0 0, L_000001d5cde501f0;  1 drivers
v000001d5cde15340_0 .net "a", 11 0, v000001d5cde16270_0;  alias, 1 drivers
v000001d5cde14260_0 .net "b", 11 0, L_000001d5cde2c2f0;  alias, 1 drivers
v000001d5cde14620_0 .net "out", 11 0, L_000001d5cde2c6b0;  alias, 1 drivers
v000001d5cde15de0_0 .net "sum_raw", 12 0, L_000001d5cde2c430;  1 drivers
v000001d5cde15d40_0 .net "sum_sub_q", 12 0, L_000001d5cde2bd50;  1 drivers
L_000001d5cde2bfd0 .concat [ 12 1 0 0], v000001d5cde16270_0, L_000001d5cde501a8;
L_000001d5cde2cf70 .concat [ 12 1 0 0], L_000001d5cde2c2f0, L_000001d5cde501f0;
L_000001d5cde2c430 .arith/sum 13, L_000001d5cde2bfd0, L_000001d5cde2cf70;
L_000001d5cde2bd50 .arith/sub 13, L_000001d5cde2c430, L_000001d5cde50238;
L_000001d5cde2b530 .cmp/ge 13, L_000001d5cde2c430, L_000001d5cde50280;
L_000001d5cde2c890 .part L_000001d5cde2bd50, 0, 12;
L_000001d5cde2cc50 .part L_000001d5cde2c430, 0, 12;
L_000001d5cde2c6b0 .functor MUXZ 12, L_000001d5cde2cc50, L_000001d5cde2c890, L_000001d5cde2b530, C4<>;
S_000001d5cddb3570 .scope module, "mult_unit" "montgomery_mult" 4 14, 6 3 0, S_000001d5cdd4e990;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "a";
    .port_info 1 /INPUT 12 "b";
    .port_info 2 /OUTPUT 12 "out";
P_000001d5cddbda00 .param/l "QINV" 1 6 11, C4<1111001100000001>;
v000001d5cde144e0_0 .net/s *"_ivl_0", 23 0, L_000001d5cde16e50;  1 drivers
v000001d5cde150c0_0 .net/s *"_ivl_12", 27 0, L_000001d5cde17170;  1 drivers
v000001d5cde152a0_0 .net/s *"_ivl_14", 27 0, L_000001d5cde17850;  1 drivers
L_000001d5cde500d0 .functor BUFT 1, C4<1111111111111111110100000001>, C4<0>, C4<0>, C4<0>;
v000001d5cde14a80_0 .net/2s *"_ivl_16", 27 0, L_000001d5cde500d0;  1 drivers
v000001d5cde14580_0 .net/s *"_ivl_19", 27 0, L_000001d5cde178f0;  1 drivers
v000001d5cde15200_0 .net/s *"_ivl_2", 23 0, L_000001d5cde16ef0;  1 drivers
v000001d5cde15840_0 .net/s *"_ivl_20", 27 0, L_000001d5cde17990;  1 drivers
v000001d5cde153e0_0 .net *"_ivl_24", 11 0, L_000001d5cde2ca70;  1 drivers
L_000001d5cde50118 .functor BUFT 1, C4<1111111111111111110100000001>, C4<0>, C4<0>, C4<0>;
v000001d5cde158e0_0 .net/2s *"_ivl_28", 27 0, L_000001d5cde50118;  1 drivers
v000001d5cde15e80_0 .net *"_ivl_30", 0 0, L_000001d5cde2bb70;  1 drivers
L_000001d5cde50160 .functor BUFT 1, C4<110100000001>, C4<0>, C4<0>, C4<0>;
v000001d5cde148a0_0 .net/2u *"_ivl_32", 11 0, L_000001d5cde50160;  1 drivers
v000001d5cde15ca0_0 .net *"_ivl_34", 11 0, L_000001d5cde2b7b0;  1 drivers
v000001d5cde15980_0 .net *"_ivl_7", 15 0, L_000001d5cde16f90;  1 drivers
L_000001d5cde50088 .functor BUFT 1, C4<1111001100000001>, C4<0>, C4<0>, C4<0>;
v000001d5cde15160_0 .net/2u *"_ivl_8", 15 0, L_000001d5cde50088;  1 drivers
v000001d5cde146c0_0 .net "a", 11 0, v000001d5cde16630_0;  alias, 1 drivers
v000001d5cde155c0_0 .net "b", 11 0, v000001d5cde172b0_0;  alias, 1 drivers
v000001d5cde15f20_0 .net/s "m", 15 0, L_000001d5cde170d0;  1 drivers
v000001d5cde15ac0_0 .net "out", 11 0, L_000001d5cde2c2f0;  alias, 1 drivers
v000001d5cde14080_0 .net/s "prod", 23 0, L_000001d5cde177b0;  1 drivers
v000001d5cde14120_0 .net/s "res_raw", 11 0, L_000001d5cde2ccf0;  1 drivers
v000001d5cde14b20_0 .net/s "t", 27 0, L_000001d5cde2bdf0;  1 drivers
L_000001d5cde16e50 .extend/s 24, v000001d5cde16630_0;
L_000001d5cde16ef0 .extend/s 24, v000001d5cde172b0_0;
L_000001d5cde177b0 .arith/mult 24, L_000001d5cde16e50, L_000001d5cde16ef0;
L_000001d5cde16f90 .part L_000001d5cde177b0, 0, 16;
L_000001d5cde170d0 .arith/mult 16, L_000001d5cde16f90, L_000001d5cde50088;
L_000001d5cde17170 .extend/s 28, L_000001d5cde177b0;
L_000001d5cde17850 .extend/s 28, L_000001d5cde170d0;
L_000001d5cde178f0 .arith/mult 28, L_000001d5cde17850, L_000001d5cde500d0;
L_000001d5cde17990 .arith/sum 28, L_000001d5cde17170, L_000001d5cde178f0;
L_000001d5cde2ca70 .part L_000001d5cde17990, 16, 12;
L_000001d5cde2bdf0 .extend/s 28, L_000001d5cde2ca70;
L_000001d5cde2ccf0 .part L_000001d5cde2bdf0, 0, 12;
L_000001d5cde2bb70 .cmp/ge.s 28, L_000001d5cde2bdf0, L_000001d5cde50118;
L_000001d5cde2b7b0 .arith/sub 12, L_000001d5cde2ccf0, L_000001d5cde50160;
L_000001d5cde2c2f0 .functor MUXZ 12, L_000001d5cde2ccf0, L_000001d5cde2b7b0, L_000001d5cde2bb70, C4<>;
S_000001d5cddafd10 .scope module, "sub_unit" "mod_sub" 4 28, 7 3 0, S_000001d5cdd4e990;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "a";
    .port_info 1 /INPUT 12 "b";
    .port_info 2 /OUTPUT 12 "out";
v000001d5cde14ee0_0 .net *"_ivl_0", 12 0, L_000001d5cde2c750;  1 drivers
v000001d5cde14300_0 .net *"_ivl_10", 12 0, L_000001d5cde2ba30;  1 drivers
L_000001d5cde50358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d5cde14760_0 .net *"_ivl_13", 0 0, L_000001d5cde50358;  1 drivers
L_000001d5cde503a0 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v000001d5cde15700_0 .net/2u *"_ivl_14", 12 0, L_000001d5cde503a0;  1 drivers
v000001d5cde15b60_0 .net *"_ivl_16", 12 0, L_000001d5cde2c390;  1 drivers
v000001d5cde14800_0 .net *"_ivl_18", 12 0, L_000001d5cde2cb10;  1 drivers
L_000001d5cde503e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d5cde14940_0 .net *"_ivl_21", 0 0, L_000001d5cde503e8;  1 drivers
v000001d5cde15480_0 .net *"_ivl_24", 0 0, L_000001d5cde2bad0;  1 drivers
v000001d5cde15020_0 .net *"_ivl_27", 11 0, L_000001d5cde2b990;  1 drivers
v000001d5cde143a0_0 .net *"_ivl_29", 11 0, L_000001d5cde2c250;  1 drivers
L_000001d5cde502c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d5cde157a0_0 .net *"_ivl_3", 0 0, L_000001d5cde502c8;  1 drivers
v000001d5cde14bc0_0 .net *"_ivl_4", 12 0, L_000001d5cde2b170;  1 drivers
L_000001d5cde50310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d5cde141c0_0 .net *"_ivl_7", 0 0, L_000001d5cde50310;  1 drivers
v000001d5cde14f80_0 .net "a", 11 0, v000001d5cde16270_0;  alias, 1 drivers
v000001d5cde149e0_0 .net "b", 11 0, L_000001d5cde2c2f0;  alias, 1 drivers
v000001d5cde14c60_0 .net "diff_add_q", 12 0, L_000001d5cde2c4d0;  1 drivers
v000001d5cde14d00_0 .net "diff_raw", 12 0, L_000001d5cde2cd90;  1 drivers
v000001d5cde14da0_0 .net "out", 11 0, L_000001d5cde2b2b0;  alias, 1 drivers
L_000001d5cde2c750 .concat [ 12 1 0 0], v000001d5cde16270_0, L_000001d5cde502c8;
L_000001d5cde2b170 .concat [ 12 1 0 0], L_000001d5cde2c2f0, L_000001d5cde50310;
L_000001d5cde2cd90 .arith/sub 13, L_000001d5cde2c750, L_000001d5cde2b170;
L_000001d5cde2ba30 .concat [ 12 1 0 0], v000001d5cde16270_0, L_000001d5cde50358;
L_000001d5cde2c390 .arith/sum 13, L_000001d5cde2ba30, L_000001d5cde503a0;
L_000001d5cde2cb10 .concat [ 12 1 0 0], L_000001d5cde2c2f0, L_000001d5cde503e8;
L_000001d5cde2c4d0 .arith/sub 13, L_000001d5cde2c390, L_000001d5cde2cb10;
L_000001d5cde2bad0 .cmp/ge 12, v000001d5cde16270_0, L_000001d5cde2c2f0;
L_000001d5cde2b990 .part L_000001d5cde2cd90, 0, 12;
L_000001d5cde2c250 .part L_000001d5cde2c4d0, 0, 12;
L_000001d5cde2b2b0 .functor MUXZ 12, L_000001d5cde2c250, L_000001d5cde2b990, L_000001d5cde2bad0, C4<>;
S_000001d5cddafea0 .scope module, "memory_unit" "dual_port_ram" 3 30, 8 4 0, S_000001d5cdd4e800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "addr_a";
    .port_info 3 /INPUT 8 "addr_b";
    .port_info 4 /INPUT 12 "din_a";
    .port_info 5 /OUTPUT 12 "dout_a";
    .port_info 6 /OUTPUT 12 "dout_b";
P_000001d5cddbe180 .param/l "ADDR_WIDTH" 0 8 5, +C4<00000000000000000000000000001000>;
v000001d5cde17e90_0 .net "addr_a", 7 0, L_000001d5cde17670;  1 drivers
v000001d5cde17a30_0 .net "addr_b", 7 0, v000001d5cde168b0_0;  1 drivers
v000001d5cde16a90_0 .net "clk", 0 0, v000001d5cde16090_0;  alias, 1 drivers
v000001d5cde17490_0 .net "din_a", 11 0, L_000001d5cde16db0;  1 drivers
v000001d5cde16270_0 .var "dout_a", 11 0;
v000001d5cde16630_0 .var "dout_b", 11 0;
v000001d5cde17df0 .array "ram", 255 0, 11 0;
v000001d5cde17ad0_0 .net "we", 0 0, L_000001d5cdd8e930;  1 drivers
E_000001d5cddbe580 .event posedge, v000001d5cde16a90_0;
    .scope S_000001d5cddafea0;
T_0 ;
    %wait E_000001d5cddbe580;
    %load/vec4 v000001d5cde17ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001d5cde17490_0;
    %load/vec4 v000001d5cde17e90_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d5cde17df0, 0, 4;
    %load/vec4 v000001d5cde17490_0;
    %assign/vec4 v000001d5cde16270_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d5cde17e90_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001d5cde17df0, 4;
    %assign/vec4 v000001d5cde16270_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d5cddafea0;
T_1 ;
    %wait E_000001d5cddbe580;
    %load/vec4 v000001d5cde17a30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001d5cde17df0, 4;
    %assign/vec4 v000001d5cde16630_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d5cdd4e800;
T_2 ;
    %wait E_000001d5cddbdb80;
    %load/vec4 v000001d5cde17c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d5cde166d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d5cde16450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d5cde164f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d5cde17b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d5cde168b0_0, 0;
    %pushi/vec4 10, 0, 12;
    %assign/vec4 v000001d5cde172b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d5cde166d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d5cde16450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d5cde164f0_0, 0;
    %load/vec4 v000001d5cde17030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001d5cde166d0_0, 0;
T_2.8 ;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d5cde17b70_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001d5cde168b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001d5cde166d0_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001d5cde166d0_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d5cde16590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d5cde164f0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001d5cde166d0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d5cde164f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d5cde16450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d5cde166d0_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d5cdd94270;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v000001d5cde16090_0;
    %inv;
    %store/vec4 v000001d5cde16090_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d5cdd94270;
T_4 ;
    %vpi_call 2 32 "$dumpfile", "ntt_core_test.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d5cdd94270 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5cde16090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5cde16810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5cde16c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5cde175d0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5cde16810_0, 0, 1;
    %vpi_call 2 40 "$display", "=== 1. Incarcare Memorie (Coeficienti Initiali) ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5cde175d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d5cde16770_0, 0, 8;
    %pushi/vec4 100, 0, 12;
    %store/vec4 v000001d5cde16d10_0, 0, 12;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5cde175d0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001d5cde16770_0, 0, 8;
    %pushi/vec4 50, 0, 12;
    %store/vec4 v000001d5cde16d10_0, 0, 12;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5cde175d0_0, 0, 1;
    %vpi_call 2 47 "$display", "=== 2. Pornire Procesare NTT ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5cde16c70_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5cde16c70_0, 0, 1;
T_4.0 ;
    %load/vec4 v000001d5cde17210_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_000001d5cddbdc40;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 54 "$display", "[INFO] Procesare terminata (Done signal primit)." {0 0 0};
    %vpi_call 2 56 "$display", "=== 3. Verificare Rezultate ===" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d5cde16770_0, 0, 8;
    %delay 10000, 0;
    %vpi_call 2 69 "$display", "Adresa 0 (Initial 100) -> Acum este: %d", v000001d5cde163b0_0 {0 0 0};
    %load/vec4 v000001d5cde163b0_0;
    %cmpi/ne 100, 0, 12;
    %jmp/0xz  T_4.2, 6;
    %vpi_call 2 72 "$display", "[PASS] Memoria a fost actualizata de NTT Core!" {0 0 0};
    %jmp T_4.3;
T_4.2 ;
    %vpi_call 2 74 "$display", "[FAIL] Memoria a ramas neschimbata." {0 0 0};
T_4.3 ;
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb/tb_ntt_core.v";
    "rtl/ntt/ntt_core.v";
    "rtl/ntt/butterfly.v";
    "rtl/arithmetic/mod_add.v";
    "rtl/arithmetic/montgomery_mult.v";
    "rtl/arithmetic/mod_sub.v";
    "rtl/bram/dual_port_ram.v";
