$date
	Thu Sep 11 11:22:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fsm2 $end
$var wire 1 ! dir $end
$var reg 1 " clk $end
$var reg 4 # count [3:0] $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 % count [3:0] $end
$var wire 1 $ reset $end
$var reg 1 ! dir $end
$var reg 1 & next_state $end
$var reg 1 ' state $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
b0 %
1$
b0 #
0"
0!
$end
#5000
1"
#10000
0"
0$
#15000
1"
#20000
0"
b1 #
b1 %
#25000
1"
#30000
0"
b10 #
b10 %
#35000
1"
#40000
0"
b11 #
b11 %
#45000
1"
#50000
0"
b100 #
b100 %
#55000
1"
#60000
0"
b101 #
b101 %
#65000
1"
#70000
0"
b110 #
b110 %
#75000
1"
#80000
1&
0"
b111 #
b111 %
#85000
1!
1'
1"
#90000
0"
b1000 #
b1000 %
#95000
1"
#100000
0"
b1001 #
b1001 %
#105000
1"
#110000
0"
b1010 #
b1010 %
#115000
1"
#120000
0"
b1011 #
b1011 %
#125000
1"
#130000
0"
b1100 #
b1100 %
#135000
1"
#140000
0"
b1101 #
b1101 %
#145000
1"
#150000
0"
b1110 #
b1110 %
#155000
1"
#160000
0"
b1111 #
b1111 %
#165000
1"
#170000
0&
0"
b0 #
b0 %
#175000
0!
0'
1"
#180000
0"
b1111 #
b1111 %
#185000
1"
#190000
0"
b1110 #
b1110 %
#195000
1"
#200000
0"
b1101 #
b1101 %
#205000
1"
#210000
0"
b1100 #
b1100 %
#215000
1"
#220000
0"
b1011 #
b1011 %
#225000
1"
#230000
0"
b1010 #
b1010 %
#235000
1"
#240000
0"
b1001 #
b1001 %
#245000
1"
#250000
0"
b1000 #
b1000 %
#255000
1"
#260000
1&
0"
b111 #
b111 %
#265000
1!
1'
1"
#270000
0"
b110 #
b110 %
#275000
1"
#280000
0"
b101 #
b101 %
#285000
1"
#290000
0"
b100 #
b100 %
#295000
1"
#300000
0"
b11 #
b11 %
#305000
1"
#310000
0"
b10 #
b10 %
#315000
1"
#320000
0"
b1 #
b1 %
#325000
1"
#330000
0&
0"
b0 #
b0 %
#335000
0!
0'
1"
#340000
0"
#345000
1"
#350000
0"
#355000
1"
#360000
0"
#365000
1"
#370000
0"
#375000
1"
#380000
0"
