vendor_name = ModelSim
source_file = 1, C:/Users/Usuario/Documents/Facultad/TyDD2/Proyectofinal/TATETI/leds/infoleds.vhd
source_file = 1, C:/Users/Usuario/Documents/Facultad/TyDD2/Proyectofinal/TATETI/leds/altpll0.qip
source_file = 1, C:/Users/Usuario/Documents/Facultad/TyDD2/Proyectofinal/TATETI/leds/altpll0.vhd
source_file = 1, C:/Users/Usuario/Documents/Facultad/TyDD2/Proyectofinal/TATETI/leds/infoleds.smf
source_file = 1, C:/Users/Usuario/Documents/Facultad/TyDD2/Proyectofinal/TATETI/leds/Block1.bdf
source_file = 1, C:/Users/Usuario/Documents/Facultad/TyDD2/Proyectofinal/TATETI/leds/Waveform.vwf
source_file = 1, C:/Users/Usuario/Documents/Facultad/TyDD2/Proyectofinal/TATETI/leds/mux2.vhd
source_file = 1, C:/Users/Usuario/Documents/Facultad/TyDD2/Proyectofinal/TATETI/leds/lpm_shiftreg0.qip
source_file = 1, C:/Users/Usuario/Documents/Facultad/TyDD2/Proyectofinal/TATETI/leds/lpm_shiftreg0.vhd
source_file = 1, C:/Users/Usuario/Documents/Facultad/TyDD2/Proyectofinal/TATETI/leds/muxgrande.vhd
source_file = 1, C:/Users/Usuario/Documents/Facultad/TyDD2/Proyectofinal/TATETI/leds/db/infoleds.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Usuario/Documents/Facultad/TyDD2/Proyectofinal/TATETI/leds/db/altpll0_altpll.v
design_name = Block1
instance = comp, \y~output , y~output, Block1, 1
instance = comp, \inst|altpll_component|auto_generated|pll_lock_sync~feeder , inst|altpll_component|auto_generated|pll_lock_sync~feeder, Block1, 1
instance = comp, \areset~input , areset~input, Block1, 1
instance = comp, \areset~inputclkctrl , areset~inputclkctrl, Block1, 1
instance = comp, \inst|altpll_component|auto_generated|pll_lock_sync , inst|altpll_component|auto_generated|pll_lock_sync, Block1, 1
instance = comp, \inclk0~input , inclk0~input, Block1, 1
instance = comp, \inst|altpll_component|auto_generated|pll1 , inst|altpll_component|auto_generated|pll1, Block1, 1
instance = comp, \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, Block1, 1
instance = comp, \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, Block1, 1
instance = comp, \inst4|y~0 , inst4|y~0, Block1, 1
