
2024_adc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006fe8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a8  08007188  08007188  00008188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007530  08007530  000091f0  2**0
                  CONTENTS
  4 .ARM          00000008  08007530  08007530  00008530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007538  08007538  000091f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007538  08007538  00008538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800753c  0800753c  0000853c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  08007540  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000248  200001f0  08007730  000091f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000438  08007730  00009438  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d4f2  00000000  00000000  00009220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d4b  00000000  00000000  00016712  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d38  00000000  00000000  00018460  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a55  00000000  00000000  00019198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018250  00000000  00000000  00019bed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eebe  00000000  00000000  00031e3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b926  00000000  00000000  00040cfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dc621  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004948  00000000  00000000  000dc664  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  000e0fac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f0 	.word	0x200001f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007170 	.word	0x08007170

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	08007170 	.word	0x08007170

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b96a 	b.w	8000f44 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	460c      	mov	r4, r1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d14e      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c94:	4694      	mov	ip, r2
 8000c96:	458c      	cmp	ip, r1
 8000c98:	4686      	mov	lr, r0
 8000c9a:	fab2 f282 	clz	r2, r2
 8000c9e:	d962      	bls.n	8000d66 <__udivmoddi4+0xde>
 8000ca0:	b14a      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca2:	f1c2 0320 	rsb	r3, r2, #32
 8000ca6:	4091      	lsls	r1, r2
 8000ca8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cac:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb0:	4319      	orrs	r1, r3
 8000cb2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cb6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cba:	fa1f f68c 	uxth.w	r6, ip
 8000cbe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cc2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cc6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cce:	fb04 f106 	mul.w	r1, r4, r6
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cde:	f080 8112 	bcs.w	8000f06 <__udivmoddi4+0x27e>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 810f 	bls.w	8000f06 <__udivmoddi4+0x27e>
 8000ce8:	3c02      	subs	r4, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a59      	subs	r1, r3, r1
 8000cee:	fa1f f38e 	uxth.w	r3, lr
 8000cf2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cf6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb00 f606 	mul.w	r6, r0, r6
 8000d02:	429e      	cmp	r6, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x94>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d0e:	f080 80fc 	bcs.w	8000f0a <__udivmoddi4+0x282>
 8000d12:	429e      	cmp	r6, r3
 8000d14:	f240 80f9 	bls.w	8000f0a <__udivmoddi4+0x282>
 8000d18:	4463      	add	r3, ip
 8000d1a:	3802      	subs	r0, #2
 8000d1c:	1b9b      	subs	r3, r3, r6
 8000d1e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d22:	2100      	movs	r1, #0
 8000d24:	b11d      	cbz	r5, 8000d2e <__udivmoddi4+0xa6>
 8000d26:	40d3      	lsrs	r3, r2
 8000d28:	2200      	movs	r2, #0
 8000d2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d905      	bls.n	8000d42 <__udivmoddi4+0xba>
 8000d36:	b10d      	cbz	r5, 8000d3c <__udivmoddi4+0xb4>
 8000d38:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e7f5      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000d42:	fab3 f183 	clz	r1, r3
 8000d46:	2900      	cmp	r1, #0
 8000d48:	d146      	bne.n	8000dd8 <__udivmoddi4+0x150>
 8000d4a:	42a3      	cmp	r3, r4
 8000d4c:	d302      	bcc.n	8000d54 <__udivmoddi4+0xcc>
 8000d4e:	4290      	cmp	r0, r2
 8000d50:	f0c0 80f0 	bcc.w	8000f34 <__udivmoddi4+0x2ac>
 8000d54:	1a86      	subs	r6, r0, r2
 8000d56:	eb64 0303 	sbc.w	r3, r4, r3
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	2d00      	cmp	r5, #0
 8000d5e:	d0e6      	beq.n	8000d2e <__udivmoddi4+0xa6>
 8000d60:	e9c5 6300 	strd	r6, r3, [r5]
 8000d64:	e7e3      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	f040 8090 	bne.w	8000e8c <__udivmoddi4+0x204>
 8000d6c:	eba1 040c 	sub.w	r4, r1, ip
 8000d70:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d74:	fa1f f78c 	uxth.w	r7, ip
 8000d78:	2101      	movs	r1, #1
 8000d7a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d82:	fb08 4416 	mls	r4, r8, r6, r4
 8000d86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d8a:	fb07 f006 	mul.w	r0, r7, r6
 8000d8e:	4298      	cmp	r0, r3
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x11c>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x11a>
 8000d9c:	4298      	cmp	r0, r3
 8000d9e:	f200 80cd 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000da2:	4626      	mov	r6, r4
 8000da4:	1a1c      	subs	r4, r3, r0
 8000da6:	fa1f f38e 	uxth.w	r3, lr
 8000daa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dae:	fb08 4410 	mls	r4, r8, r0, r4
 8000db2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000db6:	fb00 f707 	mul.w	r7, r0, r7
 8000dba:	429f      	cmp	r7, r3
 8000dbc:	d908      	bls.n	8000dd0 <__udivmoddi4+0x148>
 8000dbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc6:	d202      	bcs.n	8000dce <__udivmoddi4+0x146>
 8000dc8:	429f      	cmp	r7, r3
 8000dca:	f200 80b0 	bhi.w	8000f2e <__udivmoddi4+0x2a6>
 8000dce:	4620      	mov	r0, r4
 8000dd0:	1bdb      	subs	r3, r3, r7
 8000dd2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd6:	e7a5      	b.n	8000d24 <__udivmoddi4+0x9c>
 8000dd8:	f1c1 0620 	rsb	r6, r1, #32
 8000ddc:	408b      	lsls	r3, r1
 8000dde:	fa22 f706 	lsr.w	r7, r2, r6
 8000de2:	431f      	orrs	r7, r3
 8000de4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000de8:	fa04 f301 	lsl.w	r3, r4, r1
 8000dec:	ea43 030c 	orr.w	r3, r3, ip
 8000df0:	40f4      	lsrs	r4, r6
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	0c38      	lsrs	r0, r7, #16
 8000df8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dfc:	fbb4 fef0 	udiv	lr, r4, r0
 8000e00:	fa1f fc87 	uxth.w	ip, r7
 8000e04:	fb00 441e 	mls	r4, r0, lr, r4
 8000e08:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e0c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e10:	45a1      	cmp	r9, r4
 8000e12:	fa02 f201 	lsl.w	r2, r2, r1
 8000e16:	d90a      	bls.n	8000e2e <__udivmoddi4+0x1a6>
 8000e18:	193c      	adds	r4, r7, r4
 8000e1a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e1e:	f080 8084 	bcs.w	8000f2a <__udivmoddi4+0x2a2>
 8000e22:	45a1      	cmp	r9, r4
 8000e24:	f240 8081 	bls.w	8000f2a <__udivmoddi4+0x2a2>
 8000e28:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e2c:	443c      	add	r4, r7
 8000e2e:	eba4 0409 	sub.w	r4, r4, r9
 8000e32:	fa1f f983 	uxth.w	r9, r3
 8000e36:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e3a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e3e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e42:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e46:	45a4      	cmp	ip, r4
 8000e48:	d907      	bls.n	8000e5a <__udivmoddi4+0x1d2>
 8000e4a:	193c      	adds	r4, r7, r4
 8000e4c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e50:	d267      	bcs.n	8000f22 <__udivmoddi4+0x29a>
 8000e52:	45a4      	cmp	ip, r4
 8000e54:	d965      	bls.n	8000f22 <__udivmoddi4+0x29a>
 8000e56:	3b02      	subs	r3, #2
 8000e58:	443c      	add	r4, r7
 8000e5a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e5e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e62:	eba4 040c 	sub.w	r4, r4, ip
 8000e66:	429c      	cmp	r4, r3
 8000e68:	46ce      	mov	lr, r9
 8000e6a:	469c      	mov	ip, r3
 8000e6c:	d351      	bcc.n	8000f12 <__udivmoddi4+0x28a>
 8000e6e:	d04e      	beq.n	8000f0e <__udivmoddi4+0x286>
 8000e70:	b155      	cbz	r5, 8000e88 <__udivmoddi4+0x200>
 8000e72:	ebb8 030e 	subs.w	r3, r8, lr
 8000e76:	eb64 040c 	sbc.w	r4, r4, ip
 8000e7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7e:	40cb      	lsrs	r3, r1
 8000e80:	431e      	orrs	r6, r3
 8000e82:	40cc      	lsrs	r4, r1
 8000e84:	e9c5 6400 	strd	r6, r4, [r5]
 8000e88:	2100      	movs	r1, #0
 8000e8a:	e750      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000e8c:	f1c2 0320 	rsb	r3, r2, #32
 8000e90:	fa20 f103 	lsr.w	r1, r0, r3
 8000e94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e98:	fa24 f303 	lsr.w	r3, r4, r3
 8000e9c:	4094      	lsls	r4, r2
 8000e9e:	430c      	orrs	r4, r1
 8000ea0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ea4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ea8:	fa1f f78c 	uxth.w	r7, ip
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3110 	mls	r1, r8, r0, r3
 8000eb4:	0c23      	lsrs	r3, r4, #16
 8000eb6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eba:	fb00 f107 	mul.w	r1, r0, r7
 8000ebe:	4299      	cmp	r1, r3
 8000ec0:	d908      	bls.n	8000ed4 <__udivmoddi4+0x24c>
 8000ec2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ec6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eca:	d22c      	bcs.n	8000f26 <__udivmoddi4+0x29e>
 8000ecc:	4299      	cmp	r1, r3
 8000ece:	d92a      	bls.n	8000f26 <__udivmoddi4+0x29e>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	4463      	add	r3, ip
 8000ed4:	1a5b      	subs	r3, r3, r1
 8000ed6:	b2a4      	uxth	r4, r4
 8000ed8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000edc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ee0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ee4:	fb01 f307 	mul.w	r3, r1, r7
 8000ee8:	42a3      	cmp	r3, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x276>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ef4:	d213      	bcs.n	8000f1e <__udivmoddi4+0x296>
 8000ef6:	42a3      	cmp	r3, r4
 8000ef8:	d911      	bls.n	8000f1e <__udivmoddi4+0x296>
 8000efa:	3902      	subs	r1, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	1ae4      	subs	r4, r4, r3
 8000f00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f04:	e739      	b.n	8000d7a <__udivmoddi4+0xf2>
 8000f06:	4604      	mov	r4, r0
 8000f08:	e6f0      	b.n	8000cec <__udivmoddi4+0x64>
 8000f0a:	4608      	mov	r0, r1
 8000f0c:	e706      	b.n	8000d1c <__udivmoddi4+0x94>
 8000f0e:	45c8      	cmp	r8, r9
 8000f10:	d2ae      	bcs.n	8000e70 <__udivmoddi4+0x1e8>
 8000f12:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f16:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f1a:	3801      	subs	r0, #1
 8000f1c:	e7a8      	b.n	8000e70 <__udivmoddi4+0x1e8>
 8000f1e:	4631      	mov	r1, r6
 8000f20:	e7ed      	b.n	8000efe <__udivmoddi4+0x276>
 8000f22:	4603      	mov	r3, r0
 8000f24:	e799      	b.n	8000e5a <__udivmoddi4+0x1d2>
 8000f26:	4630      	mov	r0, r6
 8000f28:	e7d4      	b.n	8000ed4 <__udivmoddi4+0x24c>
 8000f2a:	46d6      	mov	lr, sl
 8000f2c:	e77f      	b.n	8000e2e <__udivmoddi4+0x1a6>
 8000f2e:	4463      	add	r3, ip
 8000f30:	3802      	subs	r0, #2
 8000f32:	e74d      	b.n	8000dd0 <__udivmoddi4+0x148>
 8000f34:	4606      	mov	r6, r0
 8000f36:	4623      	mov	r3, r4
 8000f38:	4608      	mov	r0, r1
 8000f3a:	e70f      	b.n	8000d5c <__udivmoddi4+0xd4>
 8000f3c:	3e02      	subs	r6, #2
 8000f3e:	4463      	add	r3, ip
 8000f40:	e730      	b.n	8000da4 <__udivmoddi4+0x11c>
 8000f42:	bf00      	nop

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b086      	sub	sp, #24
 8000f4c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000f4e:	f000 fcb7 	bl	80018c0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000f52:	f000 f88f 	bl	8001074 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000f56:	f000 fa11 	bl	800137c <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000f5a:	f000 f9e5 	bl	8001328 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8000f5e:	f000 f8f1 	bl	8001144 <MX_ADC1_Init>
	MX_TIM1_Init();
 8000f62:	f000 f941 	bl	80011e8 <MX_TIM1_Init>
	/* USER CODE BEGIN 2 */
//  TIM2->CCR1 = 9;
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000f66:	2100      	movs	r1, #0
 8000f68:	483b      	ldr	r0, [pc, #236]	@ (8001058 <main+0x110>)
 8000f6a:	f002 f8db 	bl	8003124 <HAL_TIM_PWM_Start>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */
		HAL_UART_Transmit(&huart2, msg1, sizeof(msg1), 1000);
 8000f6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f72:	221c      	movs	r2, #28
 8000f74:	4939      	ldr	r1, [pc, #228]	@ (800105c <main+0x114>)
 8000f76:	483a      	ldr	r0, [pc, #232]	@ (8001060 <main+0x118>)
 8000f78:	f002 fef6 	bl	8003d68 <HAL_UART_Transmit>

		// Get ADC value
		HAL_ADC_Start(&hadc1);
 8000f7c:	4839      	ldr	r0, [pc, #228]	@ (8001064 <main+0x11c>)
 8000f7e:	f000 fd79 	bl	8001a74 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000f82:	f04f 31ff 	mov.w	r1, #4294967295
 8000f86:	4837      	ldr	r0, [pc, #220]	@ (8001064 <main+0x11c>)
 8000f88:	f000 fe5b 	bl	8001c42 <HAL_ADC_PollForConversion>
		raw = HAL_ADC_GetValue(&hadc1);	//get value from 0 to 4095. 0 means 0V,4095 means 3.3V
 8000f8c:	4835      	ldr	r0, [pc, #212]	@ (8001064 <main+0x11c>)
 8000f8e:	f000 fee3 	bl	8001d58 <HAL_ADC_GetValue>
 8000f92:	4603      	mov	r3, r0
 8000f94:	82fb      	strh	r3, [r7, #22]
		voltage = ((float) raw) / 4096 * 3.3;//convert to voltage
 8000f96:	8afb      	ldrh	r3, [r7, #22]
 8000f98:	ee07 3a90 	vmov	s15, r3
 8000f9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fa0:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001068 <main+0x120>
 8000fa4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000fa8:	ee16 0a90 	vmov	r0, s13
 8000fac:	f7ff fad4 	bl	8000558 <__aeabi_f2d>
 8000fb0:	a327      	add	r3, pc, #156	@ (adr r3, 8001050 <main+0x108>)
 8000fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fb6:	f7ff fb27 	bl	8000608 <__aeabi_dmul>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	4610      	mov	r0, r2
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	f7ff fdf9 	bl	8000bb8 <__aeabi_d2f>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	613b      	str	r3, [r7, #16]

		// Convert to string and print
		sprintf(msg, "raw %d\r\n", raw);
 8000fca:	8afa      	ldrh	r2, [r7, #22]
 8000fcc:	463b      	mov	r3, r7
 8000fce:	4927      	ldr	r1, [pc, #156]	@ (800106c <main+0x124>)
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f003 ff9f 	bl	8004f14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8000fd6:	463b      	mov	r3, r7
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f7ff f951 	bl	8000280 <strlen>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	b29a      	uxth	r2, r3
 8000fe2:	4639      	mov	r1, r7
 8000fe4:	f04f 33ff 	mov.w	r3, #4294967295
 8000fe8:	481d      	ldr	r0, [pc, #116]	@ (8001060 <main+0x118>)
 8000fea:	f002 febd 	bl	8003d68 <HAL_UART_Transmit>

		sprintf(msg, " voltage %.2f\r\n", voltage);
 8000fee:	6938      	ldr	r0, [r7, #16]
 8000ff0:	f7ff fab2 	bl	8000558 <__aeabi_f2d>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	460b      	mov	r3, r1
 8000ff8:	4638      	mov	r0, r7
 8000ffa:	491d      	ldr	r1, [pc, #116]	@ (8001070 <main+0x128>)
 8000ffc:	f003 ff8a 	bl	8004f14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8001000:	463b      	mov	r3, r7
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff f93c 	bl	8000280 <strlen>
 8001008:	4603      	mov	r3, r0
 800100a:	b29a      	uxth	r2, r3
 800100c:	4639      	mov	r1, r7
 800100e:	f04f 33ff 	mov.w	r3, #4294967295
 8001012:	4813      	ldr	r0, [pc, #76]	@ (8001060 <main+0x118>)
 8001014:	f002 fea8 	bl	8003d68 <HAL_UART_Transmit>

		HAL_Delay(50);
 8001018:	2032      	movs	r0, #50	@ 0x32
 800101a:	f000 fcc3 	bl	80019a4 <HAL_Delay>
		// we have to do stop ADC
		HAL_ADC_Stop(&hadc1);
 800101e:	4811      	ldr	r0, [pc, #68]	@ (8001064 <main+0x11c>)
 8001020:	f000 fddc 	bl	8001bdc <HAL_ADC_Stop>

		HAL_Delay(50);
 8001024:	2032      	movs	r0, #50	@ 0x32
 8001026:	f000 fcbd 	bl	80019a4 <HAL_Delay>
		//value in multimeter or osciloscope
		//in ioc file counter period set to 65535, so 65535 is 100% of PWM (3.3V), we mesure bat of max 1.5V, so 4096 input will be for max(3.3V === 1.5V)
		duty_c = raw * 65535/4096;
 800102a:	8afa      	ldrh	r2, [r7, #22]
 800102c:	4613      	mov	r3, r2
 800102e:	041b      	lsls	r3, r3, #16
 8001030:	1a9b      	subs	r3, r3, r2
 8001032:	2b00      	cmp	r3, #0
 8001034:	da01      	bge.n	800103a <main+0xf2>
 8001036:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 800103a:	131b      	asrs	r3, r3, #12
 800103c:	60fb      	str	r3, [r7, #12]

		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (duty_c));
 800103e:	4b06      	ldr	r3, [pc, #24]	@ (8001058 <main+0x110>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	68fa      	ldr	r2, [r7, #12]
 8001044:	635a      	str	r2, [r3, #52]	@ 0x34
	while (1) {
 8001046:	bf00      	nop
 8001048:	e791      	b.n	8000f6e <main+0x26>
 800104a:	bf00      	nop
 800104c:	f3af 8000 	nop.w
 8001050:	66666666 	.word	0x66666666
 8001054:	400a6666 	.word	0x400a6666
 8001058:	20000254 	.word	0x20000254
 800105c:	20000000 	.word	0x20000000
 8001060:	2000029c 	.word	0x2000029c
 8001064:	2000020c 	.word	0x2000020c
 8001068:	45800000 	.word	0x45800000
 800106c:	08007188 	.word	0x08007188
 8001070:	08007194 	.word	0x08007194

08001074 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001074:	b580      	push	{r7, lr}
 8001076:	b094      	sub	sp, #80	@ 0x50
 8001078:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800107a:	f107 0320 	add.w	r3, r7, #32
 800107e:	2230      	movs	r2, #48	@ 0x30
 8001080:	2100      	movs	r1, #0
 8001082:	4618      	mov	r0, r3
 8001084:	f003 ffa9 	bl	8004fda <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001088:	f107 030c 	add.w	r3, r7, #12
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	605a      	str	r2, [r3, #4]
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	60da      	str	r2, [r3, #12]
 8001096:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001098:	2300      	movs	r3, #0
 800109a:	60bb      	str	r3, [r7, #8]
 800109c:	4b27      	ldr	r3, [pc, #156]	@ (800113c <SystemClock_Config+0xc8>)
 800109e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a0:	4a26      	ldr	r2, [pc, #152]	@ (800113c <SystemClock_Config+0xc8>)
 80010a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80010a8:	4b24      	ldr	r3, [pc, #144]	@ (800113c <SystemClock_Config+0xc8>)
 80010aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010b0:	60bb      	str	r3, [r7, #8]
 80010b2:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010b4:	2300      	movs	r3, #0
 80010b6:	607b      	str	r3, [r7, #4]
 80010b8:	4b21      	ldr	r3, [pc, #132]	@ (8001140 <SystemClock_Config+0xcc>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a20      	ldr	r2, [pc, #128]	@ (8001140 <SystemClock_Config+0xcc>)
 80010be:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80010c2:	6013      	str	r3, [r2, #0]
 80010c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001140 <SystemClock_Config+0xcc>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010cc:	607b      	str	r3, [r7, #4]
 80010ce:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010d0:	2301      	movs	r3, #1
 80010d2:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010d4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010d8:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010da:	2302      	movs	r3, #2
 80010dc:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010de:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80010e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 80010e4:	2304      	movs	r3, #4
 80010e6:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 72;
 80010e8:	2348      	movs	r3, #72	@ 0x48
 80010ea:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010ec:	2302      	movs	r3, #2
 80010ee:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80010f0:	2304      	movs	r3, #4
 80010f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80010f4:	f107 0320 	add.w	r3, r7, #32
 80010f8:	4618      	mov	r0, r3
 80010fa:	f001 fad3 	bl	80026a4 <HAL_RCC_OscConfig>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <SystemClock_Config+0x94>
		Error_Handler();
 8001104:	f000 f994 	bl	8001430 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001108:	230f      	movs	r3, #15
 800110a:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800110c:	2302      	movs	r3, #2
 800110e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001110:	2300      	movs	r3, #0
 8001112:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001114:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001118:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800111a:	2300      	movs	r3, #0
 800111c:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800111e:	f107 030c 	add.w	r3, r7, #12
 8001122:	2102      	movs	r1, #2
 8001124:	4618      	mov	r0, r3
 8001126:	f001 fd35 	bl	8002b94 <HAL_RCC_ClockConfig>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <SystemClock_Config+0xc0>
		Error_Handler();
 8001130:	f000 f97e 	bl	8001430 <Error_Handler>
	}
}
 8001134:	bf00      	nop
 8001136:	3750      	adds	r7, #80	@ 0x50
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	40023800 	.word	0x40023800
 8001140:	40007000 	.word	0x40007000

08001144 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 800114a:	463b      	mov	r3, r7
 800114c:	2200      	movs	r2, #0
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	605a      	str	r2, [r3, #4]
 8001152:	609a      	str	r2, [r3, #8]
 8001154:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8001156:	4b21      	ldr	r3, [pc, #132]	@ (80011dc <MX_ADC1_Init+0x98>)
 8001158:	4a21      	ldr	r2, [pc, #132]	@ (80011e0 <MX_ADC1_Init+0x9c>)
 800115a:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800115c:	4b1f      	ldr	r3, [pc, #124]	@ (80011dc <MX_ADC1_Init+0x98>)
 800115e:	2200      	movs	r2, #0
 8001160:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001162:	4b1e      	ldr	r3, [pc, #120]	@ (80011dc <MX_ADC1_Init+0x98>)
 8001164:	2200      	movs	r2, #0
 8001166:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 8001168:	4b1c      	ldr	r3, [pc, #112]	@ (80011dc <MX_ADC1_Init+0x98>)
 800116a:	2200      	movs	r2, #0
 800116c:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 800116e:	4b1b      	ldr	r3, [pc, #108]	@ (80011dc <MX_ADC1_Init+0x98>)
 8001170:	2200      	movs	r2, #0
 8001172:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001174:	4b19      	ldr	r3, [pc, #100]	@ (80011dc <MX_ADC1_Init+0x98>)
 8001176:	2200      	movs	r2, #0
 8001178:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800117c:	4b17      	ldr	r3, [pc, #92]	@ (80011dc <MX_ADC1_Init+0x98>)
 800117e:	2200      	movs	r2, #0
 8001180:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001182:	4b16      	ldr	r3, [pc, #88]	@ (80011dc <MX_ADC1_Init+0x98>)
 8001184:	4a17      	ldr	r2, [pc, #92]	@ (80011e4 <MX_ADC1_Init+0xa0>)
 8001186:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001188:	4b14      	ldr	r3, [pc, #80]	@ (80011dc <MX_ADC1_Init+0x98>)
 800118a:	2200      	movs	r2, #0
 800118c:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 800118e:	4b13      	ldr	r3, [pc, #76]	@ (80011dc <MX_ADC1_Init+0x98>)
 8001190:	2201      	movs	r2, #1
 8001192:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8001194:	4b11      	ldr	r3, [pc, #68]	@ (80011dc <MX_ADC1_Init+0x98>)
 8001196:	2200      	movs	r2, #0
 8001198:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800119c:	4b0f      	ldr	r3, [pc, #60]	@ (80011dc <MX_ADC1_Init+0x98>)
 800119e:	2201      	movs	r2, #1
 80011a0:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80011a2:	480e      	ldr	r0, [pc, #56]	@ (80011dc <MX_ADC1_Init+0x98>)
 80011a4:	f000 fc22 	bl	80019ec <HAL_ADC_Init>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <MX_ADC1_Init+0x6e>
		Error_Handler();
 80011ae:	f000 f93f 	bl	8001430 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 80011b6:	2301      	movs	r3, #1
 80011b8:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80011ba:	2300      	movs	r3, #0
 80011bc:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80011be:	463b      	mov	r3, r7
 80011c0:	4619      	mov	r1, r3
 80011c2:	4806      	ldr	r0, [pc, #24]	@ (80011dc <MX_ADC1_Init+0x98>)
 80011c4:	f000 fdd6 	bl	8001d74 <HAL_ADC_ConfigChannel>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <MX_ADC1_Init+0x8e>
		Error_Handler();
 80011ce:	f000 f92f 	bl	8001430 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 80011d2:	bf00      	nop
 80011d4:	3710      	adds	r7, #16
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	2000020c 	.word	0x2000020c
 80011e0:	40012000 	.word	0x40012000
 80011e4:	0f000001 	.word	0x0f000001

080011e8 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b096      	sub	sp, #88	@ 0x58
 80011ec:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80011ee:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80011f2:	2200      	movs	r2, #0
 80011f4:	601a      	str	r2, [r3, #0]
 80011f6:	605a      	str	r2, [r3, #4]
 80011f8:	609a      	str	r2, [r3, #8]
 80011fa:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80011fc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001200:	2200      	movs	r2, #0
 8001202:	601a      	str	r2, [r3, #0]
 8001204:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001206:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800120a:	2200      	movs	r2, #0
 800120c:	601a      	str	r2, [r3, #0]
 800120e:	605a      	str	r2, [r3, #4]
 8001210:	609a      	str	r2, [r3, #8]
 8001212:	60da      	str	r2, [r3, #12]
 8001214:	611a      	str	r2, [r3, #16]
 8001216:	615a      	str	r2, [r3, #20]
 8001218:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 800121a:	1d3b      	adds	r3, r7, #4
 800121c:	2220      	movs	r2, #32
 800121e:	2100      	movs	r1, #0
 8001220:	4618      	mov	r0, r3
 8001222:	f003 feda 	bl	8004fda <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001226:	4b3e      	ldr	r3, [pc, #248]	@ (8001320 <MX_TIM1_Init+0x138>)
 8001228:	4a3e      	ldr	r2, [pc, #248]	@ (8001324 <MX_TIM1_Init+0x13c>)
 800122a:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 800122c:	4b3c      	ldr	r3, [pc, #240]	@ (8001320 <MX_TIM1_Init+0x138>)
 800122e:	2200      	movs	r2, #0
 8001230:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001232:	4b3b      	ldr	r3, [pc, #236]	@ (8001320 <MX_TIM1_Init+0x138>)
 8001234:	2200      	movs	r2, #0
 8001236:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 8001238:	4b39      	ldr	r3, [pc, #228]	@ (8001320 <MX_TIM1_Init+0x138>)
 800123a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800123e:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001240:	4b37      	ldr	r3, [pc, #220]	@ (8001320 <MX_TIM1_Init+0x138>)
 8001242:	2200      	movs	r2, #0
 8001244:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001246:	4b36      	ldr	r3, [pc, #216]	@ (8001320 <MX_TIM1_Init+0x138>)
 8001248:	2200      	movs	r2, #0
 800124a:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800124c:	4b34      	ldr	r3, [pc, #208]	@ (8001320 <MX_TIM1_Init+0x138>)
 800124e:	2200      	movs	r2, #0
 8001250:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8001252:	4833      	ldr	r0, [pc, #204]	@ (8001320 <MX_TIM1_Init+0x138>)
 8001254:	f001 febe 	bl	8002fd4 <HAL_TIM_Base_Init>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_TIM1_Init+0x7a>
		Error_Handler();
 800125e:	f000 f8e7 	bl	8001430 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001262:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001266:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8001268:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800126c:	4619      	mov	r1, r3
 800126e:	482c      	ldr	r0, [pc, #176]	@ (8001320 <MX_TIM1_Init+0x138>)
 8001270:	f002 f8ca 	bl	8003408 <HAL_TIM_ConfigClockSource>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <MX_TIM1_Init+0x96>
		Error_Handler();
 800127a:	f000 f8d9 	bl	8001430 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 800127e:	4828      	ldr	r0, [pc, #160]	@ (8001320 <MX_TIM1_Init+0x138>)
 8001280:	f001 fef7 	bl	8003072 <HAL_TIM_PWM_Init>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_TIM1_Init+0xa6>
		Error_Handler();
 800128a:	f000 f8d1 	bl	8001430 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800128e:	2300      	movs	r3, #0
 8001290:	643b      	str	r3, [r7, #64]	@ 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001292:	2300      	movs	r3, #0
 8001294:	647b      	str	r3, [r7, #68]	@ 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001296:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800129a:	4619      	mov	r1, r3
 800129c:	4820      	ldr	r0, [pc, #128]	@ (8001320 <MX_TIM1_Init+0x138>)
 800129e:	f002 fc53 	bl	8003b48 <HAL_TIMEx_MasterConfigSynchronization>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_TIM1_Init+0xc4>
			!= HAL_OK) {
		Error_Handler();
 80012a8:	f000 f8c2 	bl	8001430 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012ac:	2360      	movs	r3, #96	@ 0x60
 80012ae:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfigOC.Pulse = 0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012b4:	2300      	movs	r3, #0
 80012b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80012b8:	2300      	movs	r3, #0
 80012ba:	633b      	str	r3, [r7, #48]	@ 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012bc:	2300      	movs	r3, #0
 80012be:	637b      	str	r3, [r7, #52]	@ 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80012c0:	2300      	movs	r3, #0
 80012c2:	63bb      	str	r3, [r7, #56]	@ 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80012c4:	2300      	movs	r3, #0
 80012c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 80012c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012cc:	2200      	movs	r2, #0
 80012ce:	4619      	mov	r1, r3
 80012d0:	4813      	ldr	r0, [pc, #76]	@ (8001320 <MX_TIM1_Init+0x138>)
 80012d2:	f001 ffd7 	bl	8003284 <HAL_TIM_PWM_ConfigChannel>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <MX_TIM1_Init+0xf8>
			!= HAL_OK) {
		Error_Handler();
 80012dc:	f000 f8a8 	bl	8001430 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80012e0:	2300      	movs	r3, #0
 80012e2:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80012e4:	2300      	movs	r3, #0
 80012e6:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80012e8:	2300      	movs	r3, #0
 80012ea:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 80012ec:	2300      	movs	r3, #0
 80012ee:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80012f0:	2300      	movs	r3, #0
 80012f2:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80012f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012f8:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80012fa:	2300      	movs	r3, #0
 80012fc:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 80012fe:	1d3b      	adds	r3, r7, #4
 8001300:	4619      	mov	r1, r3
 8001302:	4807      	ldr	r0, [pc, #28]	@ (8001320 <MX_TIM1_Init+0x138>)
 8001304:	f002 fc8e 	bl	8003c24 <HAL_TIMEx_ConfigBreakDeadTime>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <MX_TIM1_Init+0x12a>
			!= HAL_OK) {
		Error_Handler();
 800130e:	f000 f88f 	bl	8001430 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8001312:	4803      	ldr	r0, [pc, #12]	@ (8001320 <MX_TIM1_Init+0x138>)
 8001314:	f000 f920 	bl	8001558 <HAL_TIM_MspPostInit>

}
 8001318:	bf00      	nop
 800131a:	3758      	adds	r7, #88	@ 0x58
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000254 	.word	0x20000254
 8001324:	40010000 	.word	0x40010000

08001328 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 800132c:	4b11      	ldr	r3, [pc, #68]	@ (8001374 <MX_USART2_UART_Init+0x4c>)
 800132e:	4a12      	ldr	r2, [pc, #72]	@ (8001378 <MX_USART2_UART_Init+0x50>)
 8001330:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001332:	4b10      	ldr	r3, [pc, #64]	@ (8001374 <MX_USART2_UART_Init+0x4c>)
 8001334:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001338:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800133a:	4b0e      	ldr	r3, [pc, #56]	@ (8001374 <MX_USART2_UART_Init+0x4c>)
 800133c:	2200      	movs	r2, #0
 800133e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001340:	4b0c      	ldr	r3, [pc, #48]	@ (8001374 <MX_USART2_UART_Init+0x4c>)
 8001342:	2200      	movs	r2, #0
 8001344:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001346:	4b0b      	ldr	r3, [pc, #44]	@ (8001374 <MX_USART2_UART_Init+0x4c>)
 8001348:	2200      	movs	r2, #0
 800134a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800134c:	4b09      	ldr	r3, [pc, #36]	@ (8001374 <MX_USART2_UART_Init+0x4c>)
 800134e:	220c      	movs	r2, #12
 8001350:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001352:	4b08      	ldr	r3, [pc, #32]	@ (8001374 <MX_USART2_UART_Init+0x4c>)
 8001354:	2200      	movs	r2, #0
 8001356:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001358:	4b06      	ldr	r3, [pc, #24]	@ (8001374 <MX_USART2_UART_Init+0x4c>)
 800135a:	2200      	movs	r2, #0
 800135c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 800135e:	4805      	ldr	r0, [pc, #20]	@ (8001374 <MX_USART2_UART_Init+0x4c>)
 8001360:	f002 fcb2 	bl	8003cc8 <HAL_UART_Init>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_USART2_UART_Init+0x46>
		Error_Handler();
 800136a:	f000 f861 	bl	8001430 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	2000029c 	.word	0x2000029c
 8001378:	40004400 	.word	0x40004400

0800137c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800137c:	b580      	push	{r7, lr}
 800137e:	b08a      	sub	sp, #40	@ 0x28
 8001380:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001382:	f107 0314 	add.w	r3, r7, #20
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]
 800138a:	605a      	str	r2, [r3, #4]
 800138c:	609a      	str	r2, [r3, #8]
 800138e:	60da      	str	r2, [r3, #12]
 8001390:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001392:	2300      	movs	r3, #0
 8001394:	613b      	str	r3, [r7, #16]
 8001396:	4b24      	ldr	r3, [pc, #144]	@ (8001428 <MX_GPIO_Init+0xac>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139a:	4a23      	ldr	r2, [pc, #140]	@ (8001428 <MX_GPIO_Init+0xac>)
 800139c:	f043 0304 	orr.w	r3, r3, #4
 80013a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013a2:	4b21      	ldr	r3, [pc, #132]	@ (8001428 <MX_GPIO_Init+0xac>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a6:	f003 0304 	and.w	r3, r3, #4
 80013aa:	613b      	str	r3, [r7, #16]
 80013ac:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80013ae:	2300      	movs	r3, #0
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	4b1d      	ldr	r3, [pc, #116]	@ (8001428 <MX_GPIO_Init+0xac>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b6:	4a1c      	ldr	r2, [pc, #112]	@ (8001428 <MX_GPIO_Init+0xac>)
 80013b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013be:	4b1a      	ldr	r3, [pc, #104]	@ (8001428 <MX_GPIO_Init+0xac>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013c6:	60fb      	str	r3, [r7, #12]
 80013c8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80013ca:	2300      	movs	r3, #0
 80013cc:	60bb      	str	r3, [r7, #8]
 80013ce:	4b16      	ldr	r3, [pc, #88]	@ (8001428 <MX_GPIO_Init+0xac>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d2:	4a15      	ldr	r2, [pc, #84]	@ (8001428 <MX_GPIO_Init+0xac>)
 80013d4:	f043 0301 	orr.w	r3, r3, #1
 80013d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013da:	4b13      	ldr	r3, [pc, #76]	@ (8001428 <MX_GPIO_Init+0xac>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013de:	f003 0301 	and.w	r3, r3, #1
 80013e2:	60bb      	str	r3, [r7, #8]
 80013e4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80013e6:	2300      	movs	r3, #0
 80013e8:	607b      	str	r3, [r7, #4]
 80013ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001428 <MX_GPIO_Init+0xac>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ee:	4a0e      	ldr	r2, [pc, #56]	@ (8001428 <MX_GPIO_Init+0xac>)
 80013f0:	f043 0302 	orr.w	r3, r3, #2
 80013f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001428 <MX_GPIO_Init+0xac>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fa:	f003 0302 	and.w	r3, r3, #2
 80013fe:	607b      	str	r3, [r7, #4]
 8001400:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8001402:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001406:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001408:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800140c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140e:	2300      	movs	r3, #0
 8001410:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001412:	f107 0314 	add.w	r3, r7, #20
 8001416:	4619      	mov	r1, r3
 8001418:	4804      	ldr	r0, [pc, #16]	@ (800142c <MX_GPIO_Init+0xb0>)
 800141a:	f000 ffbf 	bl	800239c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800141e:	bf00      	nop
 8001420:	3728      	adds	r7, #40	@ 0x28
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	40023800 	.word	0x40023800
 800142c:	40020800 	.word	0x40020800

08001430 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001434:	b672      	cpsid	i
}
 8001436:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001438:	bf00      	nop
 800143a:	e7fd      	b.n	8001438 <Error_Handler+0x8>

0800143c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	607b      	str	r3, [r7, #4]
 8001446:	4b10      	ldr	r3, [pc, #64]	@ (8001488 <HAL_MspInit+0x4c>)
 8001448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800144a:	4a0f      	ldr	r2, [pc, #60]	@ (8001488 <HAL_MspInit+0x4c>)
 800144c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001450:	6453      	str	r3, [r2, #68]	@ 0x44
 8001452:	4b0d      	ldr	r3, [pc, #52]	@ (8001488 <HAL_MspInit+0x4c>)
 8001454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001456:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800145a:	607b      	str	r3, [r7, #4]
 800145c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	603b      	str	r3, [r7, #0]
 8001462:	4b09      	ldr	r3, [pc, #36]	@ (8001488 <HAL_MspInit+0x4c>)
 8001464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001466:	4a08      	ldr	r2, [pc, #32]	@ (8001488 <HAL_MspInit+0x4c>)
 8001468:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800146c:	6413      	str	r3, [r2, #64]	@ 0x40
 800146e:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <HAL_MspInit+0x4c>)
 8001470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001472:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001476:	603b      	str	r3, [r7, #0]
 8001478:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800147a:	2007      	movs	r0, #7
 800147c:	f000 ff5a 	bl	8002334 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001480:	bf00      	nop
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	40023800 	.word	0x40023800

0800148c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b08a      	sub	sp, #40	@ 0x28
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001494:	f107 0314 	add.w	r3, r7, #20
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	60da      	str	r2, [r3, #12]
 80014a2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a17      	ldr	r2, [pc, #92]	@ (8001508 <HAL_ADC_MspInit+0x7c>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d127      	bne.n	80014fe <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014ae:	2300      	movs	r3, #0
 80014b0:	613b      	str	r3, [r7, #16]
 80014b2:	4b16      	ldr	r3, [pc, #88]	@ (800150c <HAL_ADC_MspInit+0x80>)
 80014b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014b6:	4a15      	ldr	r2, [pc, #84]	@ (800150c <HAL_ADC_MspInit+0x80>)
 80014b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80014be:	4b13      	ldr	r3, [pc, #76]	@ (800150c <HAL_ADC_MspInit+0x80>)
 80014c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014c6:	613b      	str	r3, [r7, #16]
 80014c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ca:	2300      	movs	r3, #0
 80014cc:	60fb      	str	r3, [r7, #12]
 80014ce:	4b0f      	ldr	r3, [pc, #60]	@ (800150c <HAL_ADC_MspInit+0x80>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d2:	4a0e      	ldr	r2, [pc, #56]	@ (800150c <HAL_ADC_MspInit+0x80>)
 80014d4:	f043 0301 	orr.w	r3, r3, #1
 80014d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014da:	4b0c      	ldr	r3, [pc, #48]	@ (800150c <HAL_ADC_MspInit+0x80>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	60fb      	str	r3, [r7, #12]
 80014e4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014e6:	2301      	movs	r3, #1
 80014e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014ea:	2303      	movs	r3, #3
 80014ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ee:	2300      	movs	r3, #0
 80014f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014f2:	f107 0314 	add.w	r3, r7, #20
 80014f6:	4619      	mov	r1, r3
 80014f8:	4805      	ldr	r0, [pc, #20]	@ (8001510 <HAL_ADC_MspInit+0x84>)
 80014fa:	f000 ff4f 	bl	800239c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80014fe:	bf00      	nop
 8001500:	3728      	adds	r7, #40	@ 0x28
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	40012000 	.word	0x40012000
 800150c:	40023800 	.word	0x40023800
 8001510:	40020000 	.word	0x40020000

08001514 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001514:	b480      	push	{r7}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a0b      	ldr	r2, [pc, #44]	@ (8001550 <HAL_TIM_Base_MspInit+0x3c>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d10d      	bne.n	8001542 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001526:	2300      	movs	r3, #0
 8001528:	60fb      	str	r3, [r7, #12]
 800152a:	4b0a      	ldr	r3, [pc, #40]	@ (8001554 <HAL_TIM_Base_MspInit+0x40>)
 800152c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800152e:	4a09      	ldr	r2, [pc, #36]	@ (8001554 <HAL_TIM_Base_MspInit+0x40>)
 8001530:	f043 0301 	orr.w	r3, r3, #1
 8001534:	6453      	str	r3, [r2, #68]	@ 0x44
 8001536:	4b07      	ldr	r3, [pc, #28]	@ (8001554 <HAL_TIM_Base_MspInit+0x40>)
 8001538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800153a:	f003 0301 	and.w	r3, r3, #1
 800153e:	60fb      	str	r3, [r7, #12]
 8001540:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001542:	bf00      	nop
 8001544:	3714      	adds	r7, #20
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	40010000 	.word	0x40010000
 8001554:	40023800 	.word	0x40023800

08001558 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b088      	sub	sp, #32
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001560:	f107 030c 	add.w	r3, r7, #12
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	609a      	str	r2, [r3, #8]
 800156c:	60da      	str	r2, [r3, #12]
 800156e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a12      	ldr	r2, [pc, #72]	@ (80015c0 <HAL_TIM_MspPostInit+0x68>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d11e      	bne.n	80015b8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800157a:	2300      	movs	r3, #0
 800157c:	60bb      	str	r3, [r7, #8]
 800157e:	4b11      	ldr	r3, [pc, #68]	@ (80015c4 <HAL_TIM_MspPostInit+0x6c>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001582:	4a10      	ldr	r2, [pc, #64]	@ (80015c4 <HAL_TIM_MspPostInit+0x6c>)
 8001584:	f043 0301 	orr.w	r3, r3, #1
 8001588:	6313      	str	r3, [r2, #48]	@ 0x30
 800158a:	4b0e      	ldr	r3, [pc, #56]	@ (80015c4 <HAL_TIM_MspPostInit+0x6c>)
 800158c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158e:	f003 0301 	and.w	r3, r3, #1
 8001592:	60bb      	str	r3, [r7, #8]
 8001594:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001596:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800159a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159c:	2302      	movs	r3, #2
 800159e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a0:	2300      	movs	r3, #0
 80015a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a4:	2300      	movs	r3, #0
 80015a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80015a8:	2301      	movs	r3, #1
 80015aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ac:	f107 030c 	add.w	r3, r7, #12
 80015b0:	4619      	mov	r1, r3
 80015b2:	4805      	ldr	r0, [pc, #20]	@ (80015c8 <HAL_TIM_MspPostInit+0x70>)
 80015b4:	f000 fef2 	bl	800239c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80015b8:	bf00      	nop
 80015ba:	3720      	adds	r7, #32
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	40010000 	.word	0x40010000
 80015c4:	40023800 	.word	0x40023800
 80015c8:	40020000 	.word	0x40020000

080015cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b08a      	sub	sp, #40	@ 0x28
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d4:	f107 0314 	add.w	r3, r7, #20
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	609a      	str	r2, [r3, #8]
 80015e0:	60da      	str	r2, [r3, #12]
 80015e2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a19      	ldr	r2, [pc, #100]	@ (8001650 <HAL_UART_MspInit+0x84>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d12b      	bne.n	8001646 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015ee:	2300      	movs	r3, #0
 80015f0:	613b      	str	r3, [r7, #16]
 80015f2:	4b18      	ldr	r3, [pc, #96]	@ (8001654 <HAL_UART_MspInit+0x88>)
 80015f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f6:	4a17      	ldr	r2, [pc, #92]	@ (8001654 <HAL_UART_MspInit+0x88>)
 80015f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80015fe:	4b15      	ldr	r3, [pc, #84]	@ (8001654 <HAL_UART_MspInit+0x88>)
 8001600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001602:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001606:	613b      	str	r3, [r7, #16]
 8001608:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800160a:	2300      	movs	r3, #0
 800160c:	60fb      	str	r3, [r7, #12]
 800160e:	4b11      	ldr	r3, [pc, #68]	@ (8001654 <HAL_UART_MspInit+0x88>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001612:	4a10      	ldr	r2, [pc, #64]	@ (8001654 <HAL_UART_MspInit+0x88>)
 8001614:	f043 0301 	orr.w	r3, r3, #1
 8001618:	6313      	str	r3, [r2, #48]	@ 0x30
 800161a:	4b0e      	ldr	r3, [pc, #56]	@ (8001654 <HAL_UART_MspInit+0x88>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161e:	f003 0301 	and.w	r3, r3, #1
 8001622:	60fb      	str	r3, [r7, #12]
 8001624:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001626:	230c      	movs	r3, #12
 8001628:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800162a:	2302      	movs	r3, #2
 800162c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162e:	2300      	movs	r3, #0
 8001630:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001632:	2303      	movs	r3, #3
 8001634:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001636:	2307      	movs	r3, #7
 8001638:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800163a:	f107 0314 	add.w	r3, r7, #20
 800163e:	4619      	mov	r1, r3
 8001640:	4805      	ldr	r0, [pc, #20]	@ (8001658 <HAL_UART_MspInit+0x8c>)
 8001642:	f000 feab 	bl	800239c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001646:	bf00      	nop
 8001648:	3728      	adds	r7, #40	@ 0x28
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40004400 	.word	0x40004400
 8001654:	40023800 	.word	0x40023800
 8001658:	40020000 	.word	0x40020000

0800165c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001660:	bf00      	nop
 8001662:	e7fd      	b.n	8001660 <NMI_Handler+0x4>

08001664 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001668:	bf00      	nop
 800166a:	e7fd      	b.n	8001668 <HardFault_Handler+0x4>

0800166c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001670:	bf00      	nop
 8001672:	e7fd      	b.n	8001670 <MemManage_Handler+0x4>

08001674 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001678:	bf00      	nop
 800167a:	e7fd      	b.n	8001678 <BusFault_Handler+0x4>

0800167c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001680:	bf00      	nop
 8001682:	e7fd      	b.n	8001680 <UsageFault_Handler+0x4>

08001684 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr

08001692 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001692:	b480      	push	{r7}
 8001694:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001696:	bf00      	nop
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr

080016a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016a4:	bf00      	nop
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr

080016ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016ae:	b580      	push	{r7, lr}
 80016b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016b2:	f000 f957 	bl	8001964 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016b6:	bf00      	nop
 80016b8:	bd80      	pop	{r7, pc}

080016ba <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016ba:	b480      	push	{r7}
 80016bc:	af00      	add	r7, sp, #0
  return 1;
 80016be:	2301      	movs	r3, #1
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr

080016ca <_kill>:

int _kill(int pid, int sig)
{
 80016ca:	b580      	push	{r7, lr}
 80016cc:	b082      	sub	sp, #8
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	6078      	str	r0, [r7, #4]
 80016d2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80016d4:	f003 fcd4 	bl	8005080 <__errno>
 80016d8:	4603      	mov	r3, r0
 80016da:	2216      	movs	r2, #22
 80016dc:	601a      	str	r2, [r3, #0]
  return -1;
 80016de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}

080016ea <_exit>:

void _exit (int status)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b082      	sub	sp, #8
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80016f2:	f04f 31ff 	mov.w	r1, #4294967295
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f7ff ffe7 	bl	80016ca <_kill>
  while (1) {}    /* Make sure we hang here */
 80016fc:	bf00      	nop
 80016fe:	e7fd      	b.n	80016fc <_exit+0x12>

08001700 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b086      	sub	sp, #24
 8001704:	af00      	add	r7, sp, #0
 8001706:	60f8      	str	r0, [r7, #12]
 8001708:	60b9      	str	r1, [r7, #8]
 800170a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800170c:	2300      	movs	r3, #0
 800170e:	617b      	str	r3, [r7, #20]
 8001710:	e00a      	b.n	8001728 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001712:	f3af 8000 	nop.w
 8001716:	4601      	mov	r1, r0
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	1c5a      	adds	r2, r3, #1
 800171c:	60ba      	str	r2, [r7, #8]
 800171e:	b2ca      	uxtb	r2, r1
 8001720:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	3301      	adds	r3, #1
 8001726:	617b      	str	r3, [r7, #20]
 8001728:	697a      	ldr	r2, [r7, #20]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	429a      	cmp	r2, r3
 800172e:	dbf0      	blt.n	8001712 <_read+0x12>
  }

  return len;
 8001730:	687b      	ldr	r3, [r7, #4]
}
 8001732:	4618      	mov	r0, r3
 8001734:	3718      	adds	r7, #24
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}

0800173a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800173a:	b580      	push	{r7, lr}
 800173c:	b086      	sub	sp, #24
 800173e:	af00      	add	r7, sp, #0
 8001740:	60f8      	str	r0, [r7, #12]
 8001742:	60b9      	str	r1, [r7, #8]
 8001744:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001746:	2300      	movs	r3, #0
 8001748:	617b      	str	r3, [r7, #20]
 800174a:	e009      	b.n	8001760 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	1c5a      	adds	r2, r3, #1
 8001750:	60ba      	str	r2, [r7, #8]
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	4618      	mov	r0, r3
 8001756:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	3301      	adds	r3, #1
 800175e:	617b      	str	r3, [r7, #20]
 8001760:	697a      	ldr	r2, [r7, #20]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	429a      	cmp	r2, r3
 8001766:	dbf1      	blt.n	800174c <_write+0x12>
  }
  return len;
 8001768:	687b      	ldr	r3, [r7, #4]
}
 800176a:	4618      	mov	r0, r3
 800176c:	3718      	adds	r7, #24
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <_close>:

int _close(int file)
{
 8001772:	b480      	push	{r7}
 8001774:	b083      	sub	sp, #12
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800177a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800177e:	4618      	mov	r0, r3
 8001780:	370c      	adds	r7, #12
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr

0800178a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800178a:	b480      	push	{r7}
 800178c:	b083      	sub	sp, #12
 800178e:	af00      	add	r7, sp, #0
 8001790:	6078      	str	r0, [r7, #4]
 8001792:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800179a:	605a      	str	r2, [r3, #4]
  return 0;
 800179c:	2300      	movs	r3, #0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	370c      	adds	r7, #12
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr

080017aa <_isatty>:

int _isatty(int file)
{
 80017aa:	b480      	push	{r7}
 80017ac:	b083      	sub	sp, #12
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80017b2:	2301      	movs	r3, #1
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b085      	sub	sp, #20
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	60f8      	str	r0, [r7, #12]
 80017c8:	60b9      	str	r1, [r7, #8]
 80017ca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017cc:	2300      	movs	r3, #0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3714      	adds	r7, #20
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
	...

080017dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017e4:	4a14      	ldr	r2, [pc, #80]	@ (8001838 <_sbrk+0x5c>)
 80017e6:	4b15      	ldr	r3, [pc, #84]	@ (800183c <_sbrk+0x60>)
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017f0:	4b13      	ldr	r3, [pc, #76]	@ (8001840 <_sbrk+0x64>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d102      	bne.n	80017fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017f8:	4b11      	ldr	r3, [pc, #68]	@ (8001840 <_sbrk+0x64>)
 80017fa:	4a12      	ldr	r2, [pc, #72]	@ (8001844 <_sbrk+0x68>)
 80017fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017fe:	4b10      	ldr	r3, [pc, #64]	@ (8001840 <_sbrk+0x64>)
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	4413      	add	r3, r2
 8001806:	693a      	ldr	r2, [r7, #16]
 8001808:	429a      	cmp	r2, r3
 800180a:	d207      	bcs.n	800181c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800180c:	f003 fc38 	bl	8005080 <__errno>
 8001810:	4603      	mov	r3, r0
 8001812:	220c      	movs	r2, #12
 8001814:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001816:	f04f 33ff 	mov.w	r3, #4294967295
 800181a:	e009      	b.n	8001830 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800181c:	4b08      	ldr	r3, [pc, #32]	@ (8001840 <_sbrk+0x64>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001822:	4b07      	ldr	r3, [pc, #28]	@ (8001840 <_sbrk+0x64>)
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4413      	add	r3, r2
 800182a:	4a05      	ldr	r2, [pc, #20]	@ (8001840 <_sbrk+0x64>)
 800182c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800182e:	68fb      	ldr	r3, [r7, #12]
}
 8001830:	4618      	mov	r0, r3
 8001832:	3718      	adds	r7, #24
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	20020000 	.word	0x20020000
 800183c:	00000400 	.word	0x00000400
 8001840:	200002e4 	.word	0x200002e4
 8001844:	20000438 	.word	0x20000438

08001848 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800184c:	4b06      	ldr	r3, [pc, #24]	@ (8001868 <SystemInit+0x20>)
 800184e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001852:	4a05      	ldr	r2, [pc, #20]	@ (8001868 <SystemInit+0x20>)
 8001854:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001858:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	e000ed00 	.word	0xe000ed00

0800186c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800186c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018a4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001870:	f7ff ffea 	bl	8001848 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001874:	480c      	ldr	r0, [pc, #48]	@ (80018a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001876:	490d      	ldr	r1, [pc, #52]	@ (80018ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001878:	4a0d      	ldr	r2, [pc, #52]	@ (80018b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800187a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800187c:	e002      	b.n	8001884 <LoopCopyDataInit>

0800187e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800187e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001880:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001882:	3304      	adds	r3, #4

08001884 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001884:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001886:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001888:	d3f9      	bcc.n	800187e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800188a:	4a0a      	ldr	r2, [pc, #40]	@ (80018b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800188c:	4c0a      	ldr	r4, [pc, #40]	@ (80018b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800188e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001890:	e001      	b.n	8001896 <LoopFillZerobss>

08001892 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001892:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001894:	3204      	adds	r2, #4

08001896 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001896:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001898:	d3fb      	bcc.n	8001892 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800189a:	f003 fbf7 	bl	800508c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800189e:	f7ff fb53 	bl	8000f48 <main>
  bx  lr    
 80018a2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80018a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80018a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018ac:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 80018b0:	08007540 	.word	0x08007540
  ldr r2, =_sbss
 80018b4:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 80018b8:	20000438 	.word	0x20000438

080018bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018bc:	e7fe      	b.n	80018bc <ADC_IRQHandler>
	...

080018c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001900 <HAL_Init+0x40>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001900 <HAL_Init+0x40>)
 80018ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001900 <HAL_Init+0x40>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001900 <HAL_Init+0x40>)
 80018d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018dc:	4b08      	ldr	r3, [pc, #32]	@ (8001900 <HAL_Init+0x40>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a07      	ldr	r2, [pc, #28]	@ (8001900 <HAL_Init+0x40>)
 80018e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018e8:	2003      	movs	r0, #3
 80018ea:	f000 fd23 	bl	8002334 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018ee:	2000      	movs	r0, #0
 80018f0:	f000 f808 	bl	8001904 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018f4:	f7ff fda2 	bl	800143c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018f8:	2300      	movs	r3, #0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40023c00 	.word	0x40023c00

08001904 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800190c:	4b12      	ldr	r3, [pc, #72]	@ (8001958 <HAL_InitTick+0x54>)
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	4b12      	ldr	r3, [pc, #72]	@ (800195c <HAL_InitTick+0x58>)
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	4619      	mov	r1, r3
 8001916:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800191a:	fbb3 f3f1 	udiv	r3, r3, r1
 800191e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001922:	4618      	mov	r0, r3
 8001924:	f000 fd2d 	bl	8002382 <HAL_SYSTICK_Config>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d001      	beq.n	8001932 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e00e      	b.n	8001950 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2b0f      	cmp	r3, #15
 8001936:	d80a      	bhi.n	800194e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001938:	2200      	movs	r2, #0
 800193a:	6879      	ldr	r1, [r7, #4]
 800193c:	f04f 30ff 	mov.w	r0, #4294967295
 8001940:	f000 fd03 	bl	800234a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001944:	4a06      	ldr	r2, [pc, #24]	@ (8001960 <HAL_InitTick+0x5c>)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800194a:	2300      	movs	r3, #0
 800194c:	e000      	b.n	8001950 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
}
 8001950:	4618      	mov	r0, r3
 8001952:	3708      	adds	r7, #8
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	2000001c 	.word	0x2000001c
 800195c:	20000024 	.word	0x20000024
 8001960:	20000020 	.word	0x20000020

08001964 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001968:	4b06      	ldr	r3, [pc, #24]	@ (8001984 <HAL_IncTick+0x20>)
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	461a      	mov	r2, r3
 800196e:	4b06      	ldr	r3, [pc, #24]	@ (8001988 <HAL_IncTick+0x24>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4413      	add	r3, r2
 8001974:	4a04      	ldr	r2, [pc, #16]	@ (8001988 <HAL_IncTick+0x24>)
 8001976:	6013      	str	r3, [r2, #0]
}
 8001978:	bf00      	nop
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	20000024 	.word	0x20000024
 8001988:	200002e8 	.word	0x200002e8

0800198c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  return uwTick;
 8001990:	4b03      	ldr	r3, [pc, #12]	@ (80019a0 <HAL_GetTick+0x14>)
 8001992:	681b      	ldr	r3, [r3, #0]
}
 8001994:	4618      	mov	r0, r3
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	200002e8 	.word	0x200002e8

080019a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019ac:	f7ff ffee 	bl	800198c <HAL_GetTick>
 80019b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019bc:	d005      	beq.n	80019ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019be:	4b0a      	ldr	r3, [pc, #40]	@ (80019e8 <HAL_Delay+0x44>)
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	461a      	mov	r2, r3
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	4413      	add	r3, r2
 80019c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80019ca:	bf00      	nop
 80019cc:	f7ff ffde 	bl	800198c <HAL_GetTick>
 80019d0:	4602      	mov	r2, r0
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	68fa      	ldr	r2, [r7, #12]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d8f7      	bhi.n	80019cc <HAL_Delay+0x28>
  {
  }
}
 80019dc:	bf00      	nop
 80019de:	bf00      	nop
 80019e0:	3710      	adds	r7, #16
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20000024 	.word	0x20000024

080019ec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019f4:	2300      	movs	r3, #0
 80019f6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d101      	bne.n	8001a02 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	e033      	b.n	8001a6a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d109      	bne.n	8001a1e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f7ff fd3e 	bl	800148c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2200      	movs	r2, #0
 8001a14:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a22:	f003 0310 	and.w	r3, r3, #16
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d118      	bne.n	8001a5c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a2e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001a32:	f023 0302 	bic.w	r3, r3, #2
 8001a36:	f043 0202 	orr.w	r2, r3, #2
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f000 faca 	bl	8001fd8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a4e:	f023 0303 	bic.w	r3, r3, #3
 8001a52:	f043 0201 	orr.w	r2, r3, #1
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	641a      	str	r2, [r3, #64]	@ 0x40
 8001a5a:	e001      	b.n	8001a60 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2200      	movs	r2, #0
 8001a64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3710      	adds	r7, #16
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
	...

08001a74 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b085      	sub	sp, #20
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d101      	bne.n	8001a8e <HAL_ADC_Start+0x1a>
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	e097      	b.n	8001bbe <HAL_ADC_Start+0x14a>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2201      	movs	r2, #1
 8001a92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	f003 0301 	and.w	r3, r3, #1
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d018      	beq.n	8001ad6 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	689a      	ldr	r2, [r3, #8]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f042 0201 	orr.w	r2, r2, #1
 8001ab2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001ab4:	4b45      	ldr	r3, [pc, #276]	@ (8001bcc <HAL_ADC_Start+0x158>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a45      	ldr	r2, [pc, #276]	@ (8001bd0 <HAL_ADC_Start+0x15c>)
 8001aba:	fba2 2303 	umull	r2, r3, r2, r3
 8001abe:	0c9a      	lsrs	r2, r3, #18
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	005b      	lsls	r3, r3, #1
 8001ac4:	4413      	add	r3, r2
 8001ac6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001ac8:	e002      	b.n	8001ad0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001aca:	68bb      	ldr	r3, [r7, #8]
 8001acc:	3b01      	subs	r3, #1
 8001ace:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d1f9      	bne.n	8001aca <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	f003 0301 	and.w	r3, r3, #1
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d15f      	bne.n	8001ba4 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001aec:	f023 0301 	bic.w	r3, r3, #1
 8001af0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d007      	beq.n	8001b16 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001b0e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001b22:	d106      	bne.n	8001b32 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b28:	f023 0206 	bic.w	r2, r3, #6
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	645a      	str	r2, [r3, #68]	@ 0x44
 8001b30:	e002      	b.n	8001b38 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2200      	movs	r2, #0
 8001b36:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b40:	4b24      	ldr	r3, [pc, #144]	@ (8001bd4 <HAL_ADC_Start+0x160>)
 8001b42:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001b4c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	f003 031f 	and.w	r3, r3, #31
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d10f      	bne.n	8001b7a <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d129      	bne.n	8001bbc <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	689a      	ldr	r2, [r3, #8]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001b76:	609a      	str	r2, [r3, #8]
 8001b78:	e020      	b.n	8001bbc <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a16      	ldr	r2, [pc, #88]	@ (8001bd8 <HAL_ADC_Start+0x164>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d11b      	bne.n	8001bbc <HAL_ADC_Start+0x148>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d114      	bne.n	8001bbc <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	689a      	ldr	r2, [r3, #8]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001ba0:	609a      	str	r2, [r3, #8]
 8001ba2:	e00b      	b.n	8001bbc <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba8:	f043 0210 	orr.w	r2, r3, #16
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bb4:	f043 0201 	orr.w	r2, r3, #1
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001bbc:	2300      	movs	r3, #0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3714      	adds	r7, #20
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	2000001c 	.word	0x2000001c
 8001bd0:	431bde83 	.word	0x431bde83
 8001bd4:	40012300 	.word	0x40012300
 8001bd8:	40012000 	.word	0x40012000

08001bdc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d101      	bne.n	8001bf2 <HAL_ADC_Stop+0x16>
 8001bee:	2302      	movs	r3, #2
 8001bf0:	e021      	b.n	8001c36 <HAL_ADC_Stop+0x5a>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	689a      	ldr	r2, [r3, #8]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f022 0201 	bic.w	r2, r2, #1
 8001c08:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	f003 0301 	and.w	r3, r3, #1
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d109      	bne.n	8001c2c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001c20:	f023 0301 	bic.w	r3, r3, #1
 8001c24:	f043 0201 	orr.w	r2, r3, #1
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	370c      	adds	r7, #12
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr

08001c42 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001c42:	b580      	push	{r7, lr}
 8001c44:	b084      	sub	sp, #16
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	6078      	str	r0, [r7, #4]
 8001c4a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c5e:	d113      	bne.n	8001c88 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001c6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c6e:	d10b      	bne.n	8001c88 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c74:	f043 0220 	orr.w	r2, r3, #32
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e063      	b.n	8001d50 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c88:	f7ff fe80 	bl	800198c <HAL_GetTick>
 8001c8c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001c8e:	e021      	b.n	8001cd4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c96:	d01d      	beq.n	8001cd4 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d007      	beq.n	8001cae <HAL_ADC_PollForConversion+0x6c>
 8001c9e:	f7ff fe75 	bl	800198c <HAL_GetTick>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	683a      	ldr	r2, [r7, #0]
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d212      	bcs.n	8001cd4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f003 0302 	and.w	r3, r3, #2
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d00b      	beq.n	8001cd4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc0:	f043 0204 	orr.w	r2, r3, #4
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001cd0:	2303      	movs	r3, #3
 8001cd2:	e03d      	b.n	8001d50 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 0302 	and.w	r3, r3, #2
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d1d6      	bne.n	8001c90 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f06f 0212 	mvn.w	r2, #18
 8001cea:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d123      	bne.n	8001d4e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d11f      	bne.n	8001d4e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d14:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d006      	beq.n	8001d2a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d111      	bne.n	8001d4e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d105      	bne.n	8001d4e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d46:	f043 0201 	orr.w	r2, r3, #1
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001d4e:	2300      	movs	r3, #0
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3710      	adds	r7, #16
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
	...

08001d74 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b085      	sub	sp, #20
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d101      	bne.n	8001d90 <HAL_ADC_ConfigChannel+0x1c>
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	e113      	b.n	8001fb8 <HAL_ADC_ConfigChannel+0x244>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2201      	movs	r2, #1
 8001d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2b09      	cmp	r3, #9
 8001d9e:	d925      	bls.n	8001dec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	68d9      	ldr	r1, [r3, #12]
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	b29b      	uxth	r3, r3
 8001dac:	461a      	mov	r2, r3
 8001dae:	4613      	mov	r3, r2
 8001db0:	005b      	lsls	r3, r3, #1
 8001db2:	4413      	add	r3, r2
 8001db4:	3b1e      	subs	r3, #30
 8001db6:	2207      	movs	r2, #7
 8001db8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbc:	43da      	mvns	r2, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	400a      	ands	r2, r1
 8001dc4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	68d9      	ldr	r1, [r3, #12]
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	689a      	ldr	r2, [r3, #8]
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	4603      	mov	r3, r0
 8001dda:	005b      	lsls	r3, r3, #1
 8001ddc:	4403      	add	r3, r0
 8001dde:	3b1e      	subs	r3, #30
 8001de0:	409a      	lsls	r2, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	430a      	orrs	r2, r1
 8001de8:	60da      	str	r2, [r3, #12]
 8001dea:	e022      	b.n	8001e32 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	6919      	ldr	r1, [r3, #16]
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	461a      	mov	r2, r3
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	4413      	add	r3, r2
 8001e00:	2207      	movs	r2, #7
 8001e02:	fa02 f303 	lsl.w	r3, r2, r3
 8001e06:	43da      	mvns	r2, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	400a      	ands	r2, r1
 8001e0e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	6919      	ldr	r1, [r3, #16]
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	689a      	ldr	r2, [r3, #8]
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	4618      	mov	r0, r3
 8001e22:	4603      	mov	r3, r0
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	4403      	add	r3, r0
 8001e28:	409a      	lsls	r2, r3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	430a      	orrs	r2, r1
 8001e30:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	2b06      	cmp	r3, #6
 8001e38:	d824      	bhi.n	8001e84 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685a      	ldr	r2, [r3, #4]
 8001e44:	4613      	mov	r3, r2
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	4413      	add	r3, r2
 8001e4a:	3b05      	subs	r3, #5
 8001e4c:	221f      	movs	r2, #31
 8001e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e52:	43da      	mvns	r2, r3
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	400a      	ands	r2, r1
 8001e5a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	b29b      	uxth	r3, r3
 8001e68:	4618      	mov	r0, r3
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	685a      	ldr	r2, [r3, #4]
 8001e6e:	4613      	mov	r3, r2
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	4413      	add	r3, r2
 8001e74:	3b05      	subs	r3, #5
 8001e76:	fa00 f203 	lsl.w	r2, r0, r3
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	430a      	orrs	r2, r1
 8001e80:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e82:	e04c      	b.n	8001f1e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	2b0c      	cmp	r3, #12
 8001e8a:	d824      	bhi.n	8001ed6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	685a      	ldr	r2, [r3, #4]
 8001e96:	4613      	mov	r3, r2
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	4413      	add	r3, r2
 8001e9c:	3b23      	subs	r3, #35	@ 0x23
 8001e9e:	221f      	movs	r2, #31
 8001ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea4:	43da      	mvns	r2, r3
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	400a      	ands	r2, r1
 8001eac:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	b29b      	uxth	r3, r3
 8001eba:	4618      	mov	r0, r3
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	685a      	ldr	r2, [r3, #4]
 8001ec0:	4613      	mov	r3, r2
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	4413      	add	r3, r2
 8001ec6:	3b23      	subs	r3, #35	@ 0x23
 8001ec8:	fa00 f203 	lsl.w	r2, r0, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	430a      	orrs	r2, r1
 8001ed2:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ed4:	e023      	b.n	8001f1e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	685a      	ldr	r2, [r3, #4]
 8001ee0:	4613      	mov	r3, r2
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	4413      	add	r3, r2
 8001ee6:	3b41      	subs	r3, #65	@ 0x41
 8001ee8:	221f      	movs	r2, #31
 8001eea:	fa02 f303 	lsl.w	r3, r2, r3
 8001eee:	43da      	mvns	r2, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	400a      	ands	r2, r1
 8001ef6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	4618      	mov	r0, r3
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685a      	ldr	r2, [r3, #4]
 8001f0a:	4613      	mov	r3, r2
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	4413      	add	r3, r2
 8001f10:	3b41      	subs	r3, #65	@ 0x41
 8001f12:	fa00 f203 	lsl.w	r2, r0, r3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f1e:	4b29      	ldr	r3, [pc, #164]	@ (8001fc4 <HAL_ADC_ConfigChannel+0x250>)
 8001f20:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a28      	ldr	r2, [pc, #160]	@ (8001fc8 <HAL_ADC_ConfigChannel+0x254>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d10f      	bne.n	8001f4c <HAL_ADC_ConfigChannel+0x1d8>
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2b12      	cmp	r3, #18
 8001f32:	d10b      	bne.n	8001f4c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a1d      	ldr	r2, [pc, #116]	@ (8001fc8 <HAL_ADC_ConfigChannel+0x254>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d12b      	bne.n	8001fae <HAL_ADC_ConfigChannel+0x23a>
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a1c      	ldr	r2, [pc, #112]	@ (8001fcc <HAL_ADC_ConfigChannel+0x258>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d003      	beq.n	8001f68 <HAL_ADC_ConfigChannel+0x1f4>
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2b11      	cmp	r3, #17
 8001f66:	d122      	bne.n	8001fae <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a11      	ldr	r2, [pc, #68]	@ (8001fcc <HAL_ADC_ConfigChannel+0x258>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d111      	bne.n	8001fae <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001f8a:	4b11      	ldr	r3, [pc, #68]	@ (8001fd0 <HAL_ADC_ConfigChannel+0x25c>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a11      	ldr	r2, [pc, #68]	@ (8001fd4 <HAL_ADC_ConfigChannel+0x260>)
 8001f90:	fba2 2303 	umull	r2, r3, r2, r3
 8001f94:	0c9a      	lsrs	r2, r3, #18
 8001f96:	4613      	mov	r3, r2
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	4413      	add	r3, r2
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001fa0:	e002      	b.n	8001fa8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	3b01      	subs	r3, #1
 8001fa6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1f9      	bne.n	8001fa2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001fb6:	2300      	movs	r3, #0
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3714      	adds	r7, #20
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr
 8001fc4:	40012300 	.word	0x40012300
 8001fc8:	40012000 	.word	0x40012000
 8001fcc:	10000012 	.word	0x10000012
 8001fd0:	2000001c 	.word	0x2000001c
 8001fd4:	431bde83 	.word	0x431bde83

08001fd8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b085      	sub	sp, #20
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fe0:	4b79      	ldr	r3, [pc, #484]	@ (80021c8 <ADC_Init+0x1f0>)
 8001fe2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	685a      	ldr	r2, [r3, #4]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	431a      	orrs	r2, r3
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	685a      	ldr	r2, [r3, #4]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800200c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	6859      	ldr	r1, [r3, #4]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	691b      	ldr	r3, [r3, #16]
 8002018:	021a      	lsls	r2, r3, #8
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	430a      	orrs	r2, r1
 8002020:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	685a      	ldr	r2, [r3, #4]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002030:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	6859      	ldr	r1, [r3, #4]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	689a      	ldr	r2, [r3, #8]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	430a      	orrs	r2, r1
 8002042:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	689a      	ldr	r2, [r3, #8]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002052:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	6899      	ldr	r1, [r3, #8]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	68da      	ldr	r2, [r3, #12]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	430a      	orrs	r2, r1
 8002064:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800206a:	4a58      	ldr	r2, [pc, #352]	@ (80021cc <ADC_Init+0x1f4>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d022      	beq.n	80020b6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	689a      	ldr	r2, [r3, #8]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800207e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	6899      	ldr	r1, [r3, #8]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	430a      	orrs	r2, r1
 8002090:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	689a      	ldr	r2, [r3, #8]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80020a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	6899      	ldr	r1, [r3, #8]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	430a      	orrs	r2, r1
 80020b2:	609a      	str	r2, [r3, #8]
 80020b4:	e00f      	b.n	80020d6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	689a      	ldr	r2, [r3, #8]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80020c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	689a      	ldr	r2, [r3, #8]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80020d4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	689a      	ldr	r2, [r3, #8]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f022 0202 	bic.w	r2, r2, #2
 80020e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	6899      	ldr	r1, [r3, #8]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	7e1b      	ldrb	r3, [r3, #24]
 80020f0:	005a      	lsls	r2, r3, #1
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	430a      	orrs	r2, r1
 80020f8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d01b      	beq.n	800213c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	685a      	ldr	r2, [r3, #4]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002112:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	685a      	ldr	r2, [r3, #4]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002122:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	6859      	ldr	r1, [r3, #4]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800212e:	3b01      	subs	r3, #1
 8002130:	035a      	lsls	r2, r3, #13
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	430a      	orrs	r2, r1
 8002138:	605a      	str	r2, [r3, #4]
 800213a:	e007      	b.n	800214c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	685a      	ldr	r2, [r3, #4]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800214a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800215a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	69db      	ldr	r3, [r3, #28]
 8002166:	3b01      	subs	r3, #1
 8002168:	051a      	lsls	r2, r3, #20
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	430a      	orrs	r2, r1
 8002170:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	689a      	ldr	r2, [r3, #8]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002180:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	6899      	ldr	r1, [r3, #8]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800218e:	025a      	lsls	r2, r3, #9
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	430a      	orrs	r2, r1
 8002196:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	689a      	ldr	r2, [r3, #8]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80021a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	6899      	ldr	r1, [r3, #8]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	695b      	ldr	r3, [r3, #20]
 80021b2:	029a      	lsls	r2, r3, #10
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	430a      	orrs	r2, r1
 80021ba:	609a      	str	r2, [r3, #8]
}
 80021bc:	bf00      	nop
 80021be:	3714      	adds	r7, #20
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr
 80021c8:	40012300 	.word	0x40012300
 80021cc:	0f000001 	.word	0x0f000001

080021d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b085      	sub	sp, #20
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f003 0307 	and.w	r3, r3, #7
 80021de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002214 <__NVIC_SetPriorityGrouping+0x44>)
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021e6:	68ba      	ldr	r2, [r7, #8]
 80021e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80021ec:	4013      	ands	r3, r2
 80021ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80021fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002200:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002202:	4a04      	ldr	r2, [pc, #16]	@ (8002214 <__NVIC_SetPriorityGrouping+0x44>)
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	60d3      	str	r3, [r2, #12]
}
 8002208:	bf00      	nop
 800220a:	3714      	adds	r7, #20
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr
 8002214:	e000ed00 	.word	0xe000ed00

08002218 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800221c:	4b04      	ldr	r3, [pc, #16]	@ (8002230 <__NVIC_GetPriorityGrouping+0x18>)
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	0a1b      	lsrs	r3, r3, #8
 8002222:	f003 0307 	and.w	r3, r3, #7
}
 8002226:	4618      	mov	r0, r3
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr
 8002230:	e000ed00 	.word	0xe000ed00

08002234 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	4603      	mov	r3, r0
 800223c:	6039      	str	r1, [r7, #0]
 800223e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002240:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002244:	2b00      	cmp	r3, #0
 8002246:	db0a      	blt.n	800225e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	b2da      	uxtb	r2, r3
 800224c:	490c      	ldr	r1, [pc, #48]	@ (8002280 <__NVIC_SetPriority+0x4c>)
 800224e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002252:	0112      	lsls	r2, r2, #4
 8002254:	b2d2      	uxtb	r2, r2
 8002256:	440b      	add	r3, r1
 8002258:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800225c:	e00a      	b.n	8002274 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	b2da      	uxtb	r2, r3
 8002262:	4908      	ldr	r1, [pc, #32]	@ (8002284 <__NVIC_SetPriority+0x50>)
 8002264:	79fb      	ldrb	r3, [r7, #7]
 8002266:	f003 030f 	and.w	r3, r3, #15
 800226a:	3b04      	subs	r3, #4
 800226c:	0112      	lsls	r2, r2, #4
 800226e:	b2d2      	uxtb	r2, r2
 8002270:	440b      	add	r3, r1
 8002272:	761a      	strb	r2, [r3, #24]
}
 8002274:	bf00      	nop
 8002276:	370c      	adds	r7, #12
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr
 8002280:	e000e100 	.word	0xe000e100
 8002284:	e000ed00 	.word	0xe000ed00

08002288 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002288:	b480      	push	{r7}
 800228a:	b089      	sub	sp, #36	@ 0x24
 800228c:	af00      	add	r7, sp, #0
 800228e:	60f8      	str	r0, [r7, #12]
 8002290:	60b9      	str	r1, [r7, #8]
 8002292:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	f003 0307 	and.w	r3, r3, #7
 800229a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800229c:	69fb      	ldr	r3, [r7, #28]
 800229e:	f1c3 0307 	rsb	r3, r3, #7
 80022a2:	2b04      	cmp	r3, #4
 80022a4:	bf28      	it	cs
 80022a6:	2304      	movcs	r3, #4
 80022a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	3304      	adds	r3, #4
 80022ae:	2b06      	cmp	r3, #6
 80022b0:	d902      	bls.n	80022b8 <NVIC_EncodePriority+0x30>
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	3b03      	subs	r3, #3
 80022b6:	e000      	b.n	80022ba <NVIC_EncodePriority+0x32>
 80022b8:	2300      	movs	r3, #0
 80022ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022bc:	f04f 32ff 	mov.w	r2, #4294967295
 80022c0:	69bb      	ldr	r3, [r7, #24]
 80022c2:	fa02 f303 	lsl.w	r3, r2, r3
 80022c6:	43da      	mvns	r2, r3
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	401a      	ands	r2, r3
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022d0:	f04f 31ff 	mov.w	r1, #4294967295
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	fa01 f303 	lsl.w	r3, r1, r3
 80022da:	43d9      	mvns	r1, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022e0:	4313      	orrs	r3, r2
         );
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3724      	adds	r7, #36	@ 0x24
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
	...

080022f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	3b01      	subs	r3, #1
 80022fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002300:	d301      	bcc.n	8002306 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002302:	2301      	movs	r3, #1
 8002304:	e00f      	b.n	8002326 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002306:	4a0a      	ldr	r2, [pc, #40]	@ (8002330 <SysTick_Config+0x40>)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	3b01      	subs	r3, #1
 800230c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800230e:	210f      	movs	r1, #15
 8002310:	f04f 30ff 	mov.w	r0, #4294967295
 8002314:	f7ff ff8e 	bl	8002234 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002318:	4b05      	ldr	r3, [pc, #20]	@ (8002330 <SysTick_Config+0x40>)
 800231a:	2200      	movs	r2, #0
 800231c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800231e:	4b04      	ldr	r3, [pc, #16]	@ (8002330 <SysTick_Config+0x40>)
 8002320:	2207      	movs	r2, #7
 8002322:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002324:	2300      	movs	r3, #0
}
 8002326:	4618      	mov	r0, r3
 8002328:	3708      	adds	r7, #8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	e000e010 	.word	0xe000e010

08002334 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f7ff ff47 	bl	80021d0 <__NVIC_SetPriorityGrouping>
}
 8002342:	bf00      	nop
 8002344:	3708      	adds	r7, #8
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}

0800234a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800234a:	b580      	push	{r7, lr}
 800234c:	b086      	sub	sp, #24
 800234e:	af00      	add	r7, sp, #0
 8002350:	4603      	mov	r3, r0
 8002352:	60b9      	str	r1, [r7, #8]
 8002354:	607a      	str	r2, [r7, #4]
 8002356:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002358:	2300      	movs	r3, #0
 800235a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800235c:	f7ff ff5c 	bl	8002218 <__NVIC_GetPriorityGrouping>
 8002360:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	68b9      	ldr	r1, [r7, #8]
 8002366:	6978      	ldr	r0, [r7, #20]
 8002368:	f7ff ff8e 	bl	8002288 <NVIC_EncodePriority>
 800236c:	4602      	mov	r2, r0
 800236e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002372:	4611      	mov	r1, r2
 8002374:	4618      	mov	r0, r3
 8002376:	f7ff ff5d 	bl	8002234 <__NVIC_SetPriority>
}
 800237a:	bf00      	nop
 800237c:	3718      	adds	r7, #24
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}

08002382 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002382:	b580      	push	{r7, lr}
 8002384:	b082      	sub	sp, #8
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f7ff ffb0 	bl	80022f0 <SysTick_Config>
 8002390:	4603      	mov	r3, r0
}
 8002392:	4618      	mov	r0, r3
 8002394:	3708      	adds	r7, #8
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
	...

0800239c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800239c:	b480      	push	{r7}
 800239e:	b089      	sub	sp, #36	@ 0x24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023a6:	2300      	movs	r3, #0
 80023a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023aa:	2300      	movs	r3, #0
 80023ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023ae:	2300      	movs	r3, #0
 80023b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023b2:	2300      	movs	r3, #0
 80023b4:	61fb      	str	r3, [r7, #28]
 80023b6:	e159      	b.n	800266c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023b8:	2201      	movs	r2, #1
 80023ba:	69fb      	ldr	r3, [r7, #28]
 80023bc:	fa02 f303 	lsl.w	r3, r2, r3
 80023c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	697a      	ldr	r2, [r7, #20]
 80023c8:	4013      	ands	r3, r2
 80023ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80023cc:	693a      	ldr	r2, [r7, #16]
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	f040 8148 	bne.w	8002666 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f003 0303 	and.w	r3, r3, #3
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d005      	beq.n	80023ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023ea:	2b02      	cmp	r3, #2
 80023ec:	d130      	bne.n	8002450 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	005b      	lsls	r3, r3, #1
 80023f8:	2203      	movs	r2, #3
 80023fa:	fa02 f303 	lsl.w	r3, r2, r3
 80023fe:	43db      	mvns	r3, r3
 8002400:	69ba      	ldr	r2, [r7, #24]
 8002402:	4013      	ands	r3, r2
 8002404:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	68da      	ldr	r2, [r3, #12]
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	005b      	lsls	r3, r3, #1
 800240e:	fa02 f303 	lsl.w	r3, r2, r3
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	4313      	orrs	r3, r2
 8002416:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	69ba      	ldr	r2, [r7, #24]
 800241c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002424:	2201      	movs	r2, #1
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	fa02 f303 	lsl.w	r3, r2, r3
 800242c:	43db      	mvns	r3, r3
 800242e:	69ba      	ldr	r2, [r7, #24]
 8002430:	4013      	ands	r3, r2
 8002432:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	091b      	lsrs	r3, r3, #4
 800243a:	f003 0201 	and.w	r2, r3, #1
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	fa02 f303 	lsl.w	r3, r2, r3
 8002444:	69ba      	ldr	r2, [r7, #24]
 8002446:	4313      	orrs	r3, r2
 8002448:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	69ba      	ldr	r2, [r7, #24]
 800244e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f003 0303 	and.w	r3, r3, #3
 8002458:	2b03      	cmp	r3, #3
 800245a:	d017      	beq.n	800248c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	005b      	lsls	r3, r3, #1
 8002466:	2203      	movs	r2, #3
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	43db      	mvns	r3, r3
 800246e:	69ba      	ldr	r2, [r7, #24]
 8002470:	4013      	ands	r3, r2
 8002472:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	689a      	ldr	r2, [r3, #8]
 8002478:	69fb      	ldr	r3, [r7, #28]
 800247a:	005b      	lsls	r3, r3, #1
 800247c:	fa02 f303 	lsl.w	r3, r2, r3
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	4313      	orrs	r3, r2
 8002484:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	69ba      	ldr	r2, [r7, #24]
 800248a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	f003 0303 	and.w	r3, r3, #3
 8002494:	2b02      	cmp	r3, #2
 8002496:	d123      	bne.n	80024e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	08da      	lsrs	r2, r3, #3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	3208      	adds	r2, #8
 80024a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024a6:	69fb      	ldr	r3, [r7, #28]
 80024a8:	f003 0307 	and.w	r3, r3, #7
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	220f      	movs	r2, #15
 80024b0:	fa02 f303 	lsl.w	r3, r2, r3
 80024b4:	43db      	mvns	r3, r3
 80024b6:	69ba      	ldr	r2, [r7, #24]
 80024b8:	4013      	ands	r3, r2
 80024ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	691a      	ldr	r2, [r3, #16]
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	f003 0307 	and.w	r3, r3, #7
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	fa02 f303 	lsl.w	r3, r2, r3
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	4313      	orrs	r3, r2
 80024d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	08da      	lsrs	r2, r3, #3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	3208      	adds	r2, #8
 80024da:	69b9      	ldr	r1, [r7, #24]
 80024dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	005b      	lsls	r3, r3, #1
 80024ea:	2203      	movs	r2, #3
 80024ec:	fa02 f303 	lsl.w	r3, r2, r3
 80024f0:	43db      	mvns	r3, r3
 80024f2:	69ba      	ldr	r2, [r7, #24]
 80024f4:	4013      	ands	r3, r2
 80024f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f003 0203 	and.w	r2, r3, #3
 8002500:	69fb      	ldr	r3, [r7, #28]
 8002502:	005b      	lsls	r3, r3, #1
 8002504:	fa02 f303 	lsl.w	r3, r2, r3
 8002508:	69ba      	ldr	r2, [r7, #24]
 800250a:	4313      	orrs	r3, r2
 800250c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	69ba      	ldr	r2, [r7, #24]
 8002512:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800251c:	2b00      	cmp	r3, #0
 800251e:	f000 80a2 	beq.w	8002666 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002522:	2300      	movs	r3, #0
 8002524:	60fb      	str	r3, [r7, #12]
 8002526:	4b57      	ldr	r3, [pc, #348]	@ (8002684 <HAL_GPIO_Init+0x2e8>)
 8002528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800252a:	4a56      	ldr	r2, [pc, #344]	@ (8002684 <HAL_GPIO_Init+0x2e8>)
 800252c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002530:	6453      	str	r3, [r2, #68]	@ 0x44
 8002532:	4b54      	ldr	r3, [pc, #336]	@ (8002684 <HAL_GPIO_Init+0x2e8>)
 8002534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002536:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800253a:	60fb      	str	r3, [r7, #12]
 800253c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800253e:	4a52      	ldr	r2, [pc, #328]	@ (8002688 <HAL_GPIO_Init+0x2ec>)
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	089b      	lsrs	r3, r3, #2
 8002544:	3302      	adds	r3, #2
 8002546:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800254a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800254c:	69fb      	ldr	r3, [r7, #28]
 800254e:	f003 0303 	and.w	r3, r3, #3
 8002552:	009b      	lsls	r3, r3, #2
 8002554:	220f      	movs	r2, #15
 8002556:	fa02 f303 	lsl.w	r3, r2, r3
 800255a:	43db      	mvns	r3, r3
 800255c:	69ba      	ldr	r2, [r7, #24]
 800255e:	4013      	ands	r3, r2
 8002560:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4a49      	ldr	r2, [pc, #292]	@ (800268c <HAL_GPIO_Init+0x2f0>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d019      	beq.n	800259e <HAL_GPIO_Init+0x202>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4a48      	ldr	r2, [pc, #288]	@ (8002690 <HAL_GPIO_Init+0x2f4>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d013      	beq.n	800259a <HAL_GPIO_Init+0x1fe>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4a47      	ldr	r2, [pc, #284]	@ (8002694 <HAL_GPIO_Init+0x2f8>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d00d      	beq.n	8002596 <HAL_GPIO_Init+0x1fa>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	4a46      	ldr	r2, [pc, #280]	@ (8002698 <HAL_GPIO_Init+0x2fc>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d007      	beq.n	8002592 <HAL_GPIO_Init+0x1f6>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	4a45      	ldr	r2, [pc, #276]	@ (800269c <HAL_GPIO_Init+0x300>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d101      	bne.n	800258e <HAL_GPIO_Init+0x1f2>
 800258a:	2304      	movs	r3, #4
 800258c:	e008      	b.n	80025a0 <HAL_GPIO_Init+0x204>
 800258e:	2307      	movs	r3, #7
 8002590:	e006      	b.n	80025a0 <HAL_GPIO_Init+0x204>
 8002592:	2303      	movs	r3, #3
 8002594:	e004      	b.n	80025a0 <HAL_GPIO_Init+0x204>
 8002596:	2302      	movs	r3, #2
 8002598:	e002      	b.n	80025a0 <HAL_GPIO_Init+0x204>
 800259a:	2301      	movs	r3, #1
 800259c:	e000      	b.n	80025a0 <HAL_GPIO_Init+0x204>
 800259e:	2300      	movs	r3, #0
 80025a0:	69fa      	ldr	r2, [r7, #28]
 80025a2:	f002 0203 	and.w	r2, r2, #3
 80025a6:	0092      	lsls	r2, r2, #2
 80025a8:	4093      	lsls	r3, r2
 80025aa:	69ba      	ldr	r2, [r7, #24]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025b0:	4935      	ldr	r1, [pc, #212]	@ (8002688 <HAL_GPIO_Init+0x2ec>)
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	089b      	lsrs	r3, r3, #2
 80025b6:	3302      	adds	r3, #2
 80025b8:	69ba      	ldr	r2, [r7, #24]
 80025ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025be:	4b38      	ldr	r3, [pc, #224]	@ (80026a0 <HAL_GPIO_Init+0x304>)
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	43db      	mvns	r3, r3
 80025c8:	69ba      	ldr	r2, [r7, #24]
 80025ca:	4013      	ands	r3, r2
 80025cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d003      	beq.n	80025e2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80025da:	69ba      	ldr	r2, [r7, #24]
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	4313      	orrs	r3, r2
 80025e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025e2:	4a2f      	ldr	r2, [pc, #188]	@ (80026a0 <HAL_GPIO_Init+0x304>)
 80025e4:	69bb      	ldr	r3, [r7, #24]
 80025e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025e8:	4b2d      	ldr	r3, [pc, #180]	@ (80026a0 <HAL_GPIO_Init+0x304>)
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	43db      	mvns	r3, r3
 80025f2:	69ba      	ldr	r2, [r7, #24]
 80025f4:	4013      	ands	r3, r2
 80025f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002600:	2b00      	cmp	r3, #0
 8002602:	d003      	beq.n	800260c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002604:	69ba      	ldr	r2, [r7, #24]
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	4313      	orrs	r3, r2
 800260a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800260c:	4a24      	ldr	r2, [pc, #144]	@ (80026a0 <HAL_GPIO_Init+0x304>)
 800260e:	69bb      	ldr	r3, [r7, #24]
 8002610:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002612:	4b23      	ldr	r3, [pc, #140]	@ (80026a0 <HAL_GPIO_Init+0x304>)
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	43db      	mvns	r3, r3
 800261c:	69ba      	ldr	r2, [r7, #24]
 800261e:	4013      	ands	r3, r2
 8002620:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d003      	beq.n	8002636 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800262e:	69ba      	ldr	r2, [r7, #24]
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	4313      	orrs	r3, r2
 8002634:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002636:	4a1a      	ldr	r2, [pc, #104]	@ (80026a0 <HAL_GPIO_Init+0x304>)
 8002638:	69bb      	ldr	r3, [r7, #24]
 800263a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800263c:	4b18      	ldr	r3, [pc, #96]	@ (80026a0 <HAL_GPIO_Init+0x304>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	43db      	mvns	r3, r3
 8002646:	69ba      	ldr	r2, [r7, #24]
 8002648:	4013      	ands	r3, r2
 800264a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d003      	beq.n	8002660 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002658:	69ba      	ldr	r2, [r7, #24]
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	4313      	orrs	r3, r2
 800265e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002660:	4a0f      	ldr	r2, [pc, #60]	@ (80026a0 <HAL_GPIO_Init+0x304>)
 8002662:	69bb      	ldr	r3, [r7, #24]
 8002664:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	3301      	adds	r3, #1
 800266a:	61fb      	str	r3, [r7, #28]
 800266c:	69fb      	ldr	r3, [r7, #28]
 800266e:	2b0f      	cmp	r3, #15
 8002670:	f67f aea2 	bls.w	80023b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002674:	bf00      	nop
 8002676:	bf00      	nop
 8002678:	3724      	adds	r7, #36	@ 0x24
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop
 8002684:	40023800 	.word	0x40023800
 8002688:	40013800 	.word	0x40013800
 800268c:	40020000 	.word	0x40020000
 8002690:	40020400 	.word	0x40020400
 8002694:	40020800 	.word	0x40020800
 8002698:	40020c00 	.word	0x40020c00
 800269c:	40021000 	.word	0x40021000
 80026a0:	40013c00 	.word	0x40013c00

080026a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b086      	sub	sp, #24
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d101      	bne.n	80026b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e267      	b.n	8002b86 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 0301 	and.w	r3, r3, #1
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d075      	beq.n	80027ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80026c2:	4b88      	ldr	r3, [pc, #544]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	f003 030c 	and.w	r3, r3, #12
 80026ca:	2b04      	cmp	r3, #4
 80026cc:	d00c      	beq.n	80026e8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026ce:	4b85      	ldr	r3, [pc, #532]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80026d6:	2b08      	cmp	r3, #8
 80026d8:	d112      	bne.n	8002700 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026da:	4b82      	ldr	r3, [pc, #520]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80026e6:	d10b      	bne.n	8002700 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026e8:	4b7e      	ldr	r3, [pc, #504]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d05b      	beq.n	80027ac <HAL_RCC_OscConfig+0x108>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d157      	bne.n	80027ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e242      	b.n	8002b86 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002708:	d106      	bne.n	8002718 <HAL_RCC_OscConfig+0x74>
 800270a:	4b76      	ldr	r3, [pc, #472]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a75      	ldr	r2, [pc, #468]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 8002710:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002714:	6013      	str	r3, [r2, #0]
 8002716:	e01d      	b.n	8002754 <HAL_RCC_OscConfig+0xb0>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002720:	d10c      	bne.n	800273c <HAL_RCC_OscConfig+0x98>
 8002722:	4b70      	ldr	r3, [pc, #448]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a6f      	ldr	r2, [pc, #444]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 8002728:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800272c:	6013      	str	r3, [r2, #0]
 800272e:	4b6d      	ldr	r3, [pc, #436]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a6c      	ldr	r2, [pc, #432]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 8002734:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002738:	6013      	str	r3, [r2, #0]
 800273a:	e00b      	b.n	8002754 <HAL_RCC_OscConfig+0xb0>
 800273c:	4b69      	ldr	r3, [pc, #420]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a68      	ldr	r2, [pc, #416]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 8002742:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002746:	6013      	str	r3, [r2, #0]
 8002748:	4b66      	ldr	r3, [pc, #408]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a65      	ldr	r2, [pc, #404]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 800274e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002752:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d013      	beq.n	8002784 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800275c:	f7ff f916 	bl	800198c <HAL_GetTick>
 8002760:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002762:	e008      	b.n	8002776 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002764:	f7ff f912 	bl	800198c <HAL_GetTick>
 8002768:	4602      	mov	r2, r0
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	1ad3      	subs	r3, r2, r3
 800276e:	2b64      	cmp	r3, #100	@ 0x64
 8002770:	d901      	bls.n	8002776 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e207      	b.n	8002b86 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002776:	4b5b      	ldr	r3, [pc, #364]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800277e:	2b00      	cmp	r3, #0
 8002780:	d0f0      	beq.n	8002764 <HAL_RCC_OscConfig+0xc0>
 8002782:	e014      	b.n	80027ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002784:	f7ff f902 	bl	800198c <HAL_GetTick>
 8002788:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800278a:	e008      	b.n	800279e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800278c:	f7ff f8fe 	bl	800198c <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	2b64      	cmp	r3, #100	@ 0x64
 8002798:	d901      	bls.n	800279e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	e1f3      	b.n	8002b86 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800279e:	4b51      	ldr	r3, [pc, #324]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d1f0      	bne.n	800278c <HAL_RCC_OscConfig+0xe8>
 80027aa:	e000      	b.n	80027ae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 0302 	and.w	r3, r3, #2
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d063      	beq.n	8002882 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80027ba:	4b4a      	ldr	r3, [pc, #296]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	f003 030c 	and.w	r3, r3, #12
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d00b      	beq.n	80027de <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027c6:	4b47      	ldr	r3, [pc, #284]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80027ce:	2b08      	cmp	r3, #8
 80027d0:	d11c      	bne.n	800280c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027d2:	4b44      	ldr	r3, [pc, #272]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d116      	bne.n	800280c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027de:	4b41      	ldr	r3, [pc, #260]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d005      	beq.n	80027f6 <HAL_RCC_OscConfig+0x152>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d001      	beq.n	80027f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e1c7      	b.n	8002b86 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027f6:	4b3b      	ldr	r3, [pc, #236]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	691b      	ldr	r3, [r3, #16]
 8002802:	00db      	lsls	r3, r3, #3
 8002804:	4937      	ldr	r1, [pc, #220]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 8002806:	4313      	orrs	r3, r2
 8002808:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800280a:	e03a      	b.n	8002882 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d020      	beq.n	8002856 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002814:	4b34      	ldr	r3, [pc, #208]	@ (80028e8 <HAL_RCC_OscConfig+0x244>)
 8002816:	2201      	movs	r2, #1
 8002818:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800281a:	f7ff f8b7 	bl	800198c <HAL_GetTick>
 800281e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002820:	e008      	b.n	8002834 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002822:	f7ff f8b3 	bl	800198c <HAL_GetTick>
 8002826:	4602      	mov	r2, r0
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	2b02      	cmp	r3, #2
 800282e:	d901      	bls.n	8002834 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e1a8      	b.n	8002b86 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002834:	4b2b      	ldr	r3, [pc, #172]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0302 	and.w	r3, r3, #2
 800283c:	2b00      	cmp	r3, #0
 800283e:	d0f0      	beq.n	8002822 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002840:	4b28      	ldr	r3, [pc, #160]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	691b      	ldr	r3, [r3, #16]
 800284c:	00db      	lsls	r3, r3, #3
 800284e:	4925      	ldr	r1, [pc, #148]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 8002850:	4313      	orrs	r3, r2
 8002852:	600b      	str	r3, [r1, #0]
 8002854:	e015      	b.n	8002882 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002856:	4b24      	ldr	r3, [pc, #144]	@ (80028e8 <HAL_RCC_OscConfig+0x244>)
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800285c:	f7ff f896 	bl	800198c <HAL_GetTick>
 8002860:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002862:	e008      	b.n	8002876 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002864:	f7ff f892 	bl	800198c <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	2b02      	cmp	r3, #2
 8002870:	d901      	bls.n	8002876 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e187      	b.n	8002b86 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002876:	4b1b      	ldr	r3, [pc, #108]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0302 	and.w	r3, r3, #2
 800287e:	2b00      	cmp	r3, #0
 8002880:	d1f0      	bne.n	8002864 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 0308 	and.w	r3, r3, #8
 800288a:	2b00      	cmp	r3, #0
 800288c:	d036      	beq.n	80028fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	695b      	ldr	r3, [r3, #20]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d016      	beq.n	80028c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002896:	4b15      	ldr	r3, [pc, #84]	@ (80028ec <HAL_RCC_OscConfig+0x248>)
 8002898:	2201      	movs	r2, #1
 800289a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800289c:	f7ff f876 	bl	800198c <HAL_GetTick>
 80028a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028a2:	e008      	b.n	80028b6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028a4:	f7ff f872 	bl	800198c <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d901      	bls.n	80028b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e167      	b.n	8002b86 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028b6:	4b0b      	ldr	r3, [pc, #44]	@ (80028e4 <HAL_RCC_OscConfig+0x240>)
 80028b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d0f0      	beq.n	80028a4 <HAL_RCC_OscConfig+0x200>
 80028c2:	e01b      	b.n	80028fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028c4:	4b09      	ldr	r3, [pc, #36]	@ (80028ec <HAL_RCC_OscConfig+0x248>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028ca:	f7ff f85f 	bl	800198c <HAL_GetTick>
 80028ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028d0:	e00e      	b.n	80028f0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028d2:	f7ff f85b 	bl	800198c <HAL_GetTick>
 80028d6:	4602      	mov	r2, r0
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	1ad3      	subs	r3, r2, r3
 80028dc:	2b02      	cmp	r3, #2
 80028de:	d907      	bls.n	80028f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80028e0:	2303      	movs	r3, #3
 80028e2:	e150      	b.n	8002b86 <HAL_RCC_OscConfig+0x4e2>
 80028e4:	40023800 	.word	0x40023800
 80028e8:	42470000 	.word	0x42470000
 80028ec:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028f0:	4b88      	ldr	r3, [pc, #544]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 80028f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028f4:	f003 0302 	and.w	r3, r3, #2
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d1ea      	bne.n	80028d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f003 0304 	and.w	r3, r3, #4
 8002904:	2b00      	cmp	r3, #0
 8002906:	f000 8097 	beq.w	8002a38 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800290a:	2300      	movs	r3, #0
 800290c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800290e:	4b81      	ldr	r3, [pc, #516]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 8002910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002912:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d10f      	bne.n	800293a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800291a:	2300      	movs	r3, #0
 800291c:	60bb      	str	r3, [r7, #8]
 800291e:	4b7d      	ldr	r3, [pc, #500]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 8002920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002922:	4a7c      	ldr	r2, [pc, #496]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 8002924:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002928:	6413      	str	r3, [r2, #64]	@ 0x40
 800292a:	4b7a      	ldr	r3, [pc, #488]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 800292c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800292e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002932:	60bb      	str	r3, [r7, #8]
 8002934:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002936:	2301      	movs	r3, #1
 8002938:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800293a:	4b77      	ldr	r3, [pc, #476]	@ (8002b18 <HAL_RCC_OscConfig+0x474>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002942:	2b00      	cmp	r3, #0
 8002944:	d118      	bne.n	8002978 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002946:	4b74      	ldr	r3, [pc, #464]	@ (8002b18 <HAL_RCC_OscConfig+0x474>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a73      	ldr	r2, [pc, #460]	@ (8002b18 <HAL_RCC_OscConfig+0x474>)
 800294c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002950:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002952:	f7ff f81b 	bl	800198c <HAL_GetTick>
 8002956:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002958:	e008      	b.n	800296c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800295a:	f7ff f817 	bl	800198c <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	2b02      	cmp	r3, #2
 8002966:	d901      	bls.n	800296c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002968:	2303      	movs	r3, #3
 800296a:	e10c      	b.n	8002b86 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800296c:	4b6a      	ldr	r3, [pc, #424]	@ (8002b18 <HAL_RCC_OscConfig+0x474>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002974:	2b00      	cmp	r3, #0
 8002976:	d0f0      	beq.n	800295a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	2b01      	cmp	r3, #1
 800297e:	d106      	bne.n	800298e <HAL_RCC_OscConfig+0x2ea>
 8002980:	4b64      	ldr	r3, [pc, #400]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 8002982:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002984:	4a63      	ldr	r2, [pc, #396]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 8002986:	f043 0301 	orr.w	r3, r3, #1
 800298a:	6713      	str	r3, [r2, #112]	@ 0x70
 800298c:	e01c      	b.n	80029c8 <HAL_RCC_OscConfig+0x324>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	2b05      	cmp	r3, #5
 8002994:	d10c      	bne.n	80029b0 <HAL_RCC_OscConfig+0x30c>
 8002996:	4b5f      	ldr	r3, [pc, #380]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 8002998:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800299a:	4a5e      	ldr	r2, [pc, #376]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 800299c:	f043 0304 	orr.w	r3, r3, #4
 80029a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80029a2:	4b5c      	ldr	r3, [pc, #368]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 80029a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029a6:	4a5b      	ldr	r2, [pc, #364]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 80029a8:	f043 0301 	orr.w	r3, r3, #1
 80029ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80029ae:	e00b      	b.n	80029c8 <HAL_RCC_OscConfig+0x324>
 80029b0:	4b58      	ldr	r3, [pc, #352]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 80029b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029b4:	4a57      	ldr	r2, [pc, #348]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 80029b6:	f023 0301 	bic.w	r3, r3, #1
 80029ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80029bc:	4b55      	ldr	r3, [pc, #340]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 80029be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029c0:	4a54      	ldr	r2, [pc, #336]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 80029c2:	f023 0304 	bic.w	r3, r3, #4
 80029c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d015      	beq.n	80029fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029d0:	f7fe ffdc 	bl	800198c <HAL_GetTick>
 80029d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029d6:	e00a      	b.n	80029ee <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029d8:	f7fe ffd8 	bl	800198c <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d901      	bls.n	80029ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e0cb      	b.n	8002b86 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029ee:	4b49      	ldr	r3, [pc, #292]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 80029f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029f2:	f003 0302 	and.w	r3, r3, #2
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d0ee      	beq.n	80029d8 <HAL_RCC_OscConfig+0x334>
 80029fa:	e014      	b.n	8002a26 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029fc:	f7fe ffc6 	bl	800198c <HAL_GetTick>
 8002a00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a02:	e00a      	b.n	8002a1a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a04:	f7fe ffc2 	bl	800198c <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d901      	bls.n	8002a1a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002a16:	2303      	movs	r3, #3
 8002a18:	e0b5      	b.n	8002b86 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a1a:	4b3e      	ldr	r3, [pc, #248]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 8002a1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d1ee      	bne.n	8002a04 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a26:	7dfb      	ldrb	r3, [r7, #23]
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d105      	bne.n	8002a38 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a2c:	4b39      	ldr	r3, [pc, #228]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 8002a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a30:	4a38      	ldr	r2, [pc, #224]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 8002a32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a36:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	699b      	ldr	r3, [r3, #24]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	f000 80a1 	beq.w	8002b84 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a42:	4b34      	ldr	r3, [pc, #208]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	f003 030c 	and.w	r3, r3, #12
 8002a4a:	2b08      	cmp	r3, #8
 8002a4c:	d05c      	beq.n	8002b08 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	699b      	ldr	r3, [r3, #24]
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d141      	bne.n	8002ada <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a56:	4b31      	ldr	r3, [pc, #196]	@ (8002b1c <HAL_RCC_OscConfig+0x478>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a5c:	f7fe ff96 	bl	800198c <HAL_GetTick>
 8002a60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a62:	e008      	b.n	8002a76 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a64:	f7fe ff92 	bl	800198c <HAL_GetTick>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d901      	bls.n	8002a76 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002a72:	2303      	movs	r3, #3
 8002a74:	e087      	b.n	8002b86 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a76:	4b27      	ldr	r3, [pc, #156]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d1f0      	bne.n	8002a64 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	69da      	ldr	r2, [r3, #28]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a1b      	ldr	r3, [r3, #32]
 8002a8a:	431a      	orrs	r2, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a90:	019b      	lsls	r3, r3, #6
 8002a92:	431a      	orrs	r2, r3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a98:	085b      	lsrs	r3, r3, #1
 8002a9a:	3b01      	subs	r3, #1
 8002a9c:	041b      	lsls	r3, r3, #16
 8002a9e:	431a      	orrs	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aa4:	061b      	lsls	r3, r3, #24
 8002aa6:	491b      	ldr	r1, [pc, #108]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002aac:	4b1b      	ldr	r3, [pc, #108]	@ (8002b1c <HAL_RCC_OscConfig+0x478>)
 8002aae:	2201      	movs	r2, #1
 8002ab0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab2:	f7fe ff6b 	bl	800198c <HAL_GetTick>
 8002ab6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ab8:	e008      	b.n	8002acc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002aba:	f7fe ff67 	bl	800198c <HAL_GetTick>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	2b02      	cmp	r3, #2
 8002ac6:	d901      	bls.n	8002acc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e05c      	b.n	8002b86 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002acc:	4b11      	ldr	r3, [pc, #68]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d0f0      	beq.n	8002aba <HAL_RCC_OscConfig+0x416>
 8002ad8:	e054      	b.n	8002b84 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ada:	4b10      	ldr	r3, [pc, #64]	@ (8002b1c <HAL_RCC_OscConfig+0x478>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae0:	f7fe ff54 	bl	800198c <HAL_GetTick>
 8002ae4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ae6:	e008      	b.n	8002afa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ae8:	f7fe ff50 	bl	800198c <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e045      	b.n	8002b86 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002afa:	4b06      	ldr	r3, [pc, #24]	@ (8002b14 <HAL_RCC_OscConfig+0x470>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d1f0      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x444>
 8002b06:	e03d      	b.n	8002b84 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	699b      	ldr	r3, [r3, #24]
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d107      	bne.n	8002b20 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e038      	b.n	8002b86 <HAL_RCC_OscConfig+0x4e2>
 8002b14:	40023800 	.word	0x40023800
 8002b18:	40007000 	.word	0x40007000
 8002b1c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002b20:	4b1b      	ldr	r3, [pc, #108]	@ (8002b90 <HAL_RCC_OscConfig+0x4ec>)
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	699b      	ldr	r3, [r3, #24]
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d028      	beq.n	8002b80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d121      	bne.n	8002b80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d11a      	bne.n	8002b80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b4a:	68fa      	ldr	r2, [r7, #12]
 8002b4c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002b50:	4013      	ands	r3, r2
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002b56:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d111      	bne.n	8002b80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b66:	085b      	lsrs	r3, r3, #1
 8002b68:	3b01      	subs	r3, #1
 8002b6a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d107      	bne.n	8002b80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b7a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d001      	beq.n	8002b84 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e000      	b.n	8002b86 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002b84:	2300      	movs	r3, #0
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3718      	adds	r7, #24
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	40023800 	.word	0x40023800

08002b94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b084      	sub	sp, #16
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
 8002b9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d101      	bne.n	8002ba8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e0cc      	b.n	8002d42 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ba8:	4b68      	ldr	r3, [pc, #416]	@ (8002d4c <HAL_RCC_ClockConfig+0x1b8>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0307 	and.w	r3, r3, #7
 8002bb0:	683a      	ldr	r2, [r7, #0]
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d90c      	bls.n	8002bd0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bb6:	4b65      	ldr	r3, [pc, #404]	@ (8002d4c <HAL_RCC_ClockConfig+0x1b8>)
 8002bb8:	683a      	ldr	r2, [r7, #0]
 8002bba:	b2d2      	uxtb	r2, r2
 8002bbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bbe:	4b63      	ldr	r3, [pc, #396]	@ (8002d4c <HAL_RCC_ClockConfig+0x1b8>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0307 	and.w	r3, r3, #7
 8002bc6:	683a      	ldr	r2, [r7, #0]
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d001      	beq.n	8002bd0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e0b8      	b.n	8002d42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0302 	and.w	r3, r3, #2
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d020      	beq.n	8002c1e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0304 	and.w	r3, r3, #4
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d005      	beq.n	8002bf4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002be8:	4b59      	ldr	r3, [pc, #356]	@ (8002d50 <HAL_RCC_ClockConfig+0x1bc>)
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	4a58      	ldr	r2, [pc, #352]	@ (8002d50 <HAL_RCC_ClockConfig+0x1bc>)
 8002bee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002bf2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 0308 	and.w	r3, r3, #8
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d005      	beq.n	8002c0c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c00:	4b53      	ldr	r3, [pc, #332]	@ (8002d50 <HAL_RCC_ClockConfig+0x1bc>)
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	4a52      	ldr	r2, [pc, #328]	@ (8002d50 <HAL_RCC_ClockConfig+0x1bc>)
 8002c06:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002c0a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c0c:	4b50      	ldr	r3, [pc, #320]	@ (8002d50 <HAL_RCC_ClockConfig+0x1bc>)
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	494d      	ldr	r1, [pc, #308]	@ (8002d50 <HAL_RCC_ClockConfig+0x1bc>)
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0301 	and.w	r3, r3, #1
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d044      	beq.n	8002cb4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d107      	bne.n	8002c42 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c32:	4b47      	ldr	r3, [pc, #284]	@ (8002d50 <HAL_RCC_ClockConfig+0x1bc>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d119      	bne.n	8002c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e07f      	b.n	8002d42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d003      	beq.n	8002c52 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c4e:	2b03      	cmp	r3, #3
 8002c50:	d107      	bne.n	8002c62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c52:	4b3f      	ldr	r3, [pc, #252]	@ (8002d50 <HAL_RCC_ClockConfig+0x1bc>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d109      	bne.n	8002c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e06f      	b.n	8002d42 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c62:	4b3b      	ldr	r3, [pc, #236]	@ (8002d50 <HAL_RCC_ClockConfig+0x1bc>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0302 	and.w	r3, r3, #2
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d101      	bne.n	8002c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e067      	b.n	8002d42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c72:	4b37      	ldr	r3, [pc, #220]	@ (8002d50 <HAL_RCC_ClockConfig+0x1bc>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	f023 0203 	bic.w	r2, r3, #3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	4934      	ldr	r1, [pc, #208]	@ (8002d50 <HAL_RCC_ClockConfig+0x1bc>)
 8002c80:	4313      	orrs	r3, r2
 8002c82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c84:	f7fe fe82 	bl	800198c <HAL_GetTick>
 8002c88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c8a:	e00a      	b.n	8002ca2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c8c:	f7fe fe7e 	bl	800198c <HAL_GetTick>
 8002c90:	4602      	mov	r2, r0
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d901      	bls.n	8002ca2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e04f      	b.n	8002d42 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ca2:	4b2b      	ldr	r3, [pc, #172]	@ (8002d50 <HAL_RCC_ClockConfig+0x1bc>)
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f003 020c 	and.w	r2, r3, #12
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d1eb      	bne.n	8002c8c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002cb4:	4b25      	ldr	r3, [pc, #148]	@ (8002d4c <HAL_RCC_ClockConfig+0x1b8>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0307 	and.w	r3, r3, #7
 8002cbc:	683a      	ldr	r2, [r7, #0]
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d20c      	bcs.n	8002cdc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cc2:	4b22      	ldr	r3, [pc, #136]	@ (8002d4c <HAL_RCC_ClockConfig+0x1b8>)
 8002cc4:	683a      	ldr	r2, [r7, #0]
 8002cc6:	b2d2      	uxtb	r2, r2
 8002cc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cca:	4b20      	ldr	r3, [pc, #128]	@ (8002d4c <HAL_RCC_ClockConfig+0x1b8>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0307 	and.w	r3, r3, #7
 8002cd2:	683a      	ldr	r2, [r7, #0]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d001      	beq.n	8002cdc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e032      	b.n	8002d42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 0304 	and.w	r3, r3, #4
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d008      	beq.n	8002cfa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ce8:	4b19      	ldr	r3, [pc, #100]	@ (8002d50 <HAL_RCC_ClockConfig+0x1bc>)
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	4916      	ldr	r1, [pc, #88]	@ (8002d50 <HAL_RCC_ClockConfig+0x1bc>)
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0308 	and.w	r3, r3, #8
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d009      	beq.n	8002d1a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d06:	4b12      	ldr	r3, [pc, #72]	@ (8002d50 <HAL_RCC_ClockConfig+0x1bc>)
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	691b      	ldr	r3, [r3, #16]
 8002d12:	00db      	lsls	r3, r3, #3
 8002d14:	490e      	ldr	r1, [pc, #56]	@ (8002d50 <HAL_RCC_ClockConfig+0x1bc>)
 8002d16:	4313      	orrs	r3, r2
 8002d18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002d1a:	f000 f821 	bl	8002d60 <HAL_RCC_GetSysClockFreq>
 8002d1e:	4602      	mov	r2, r0
 8002d20:	4b0b      	ldr	r3, [pc, #44]	@ (8002d50 <HAL_RCC_ClockConfig+0x1bc>)
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	091b      	lsrs	r3, r3, #4
 8002d26:	f003 030f 	and.w	r3, r3, #15
 8002d2a:	490a      	ldr	r1, [pc, #40]	@ (8002d54 <HAL_RCC_ClockConfig+0x1c0>)
 8002d2c:	5ccb      	ldrb	r3, [r1, r3]
 8002d2e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d32:	4a09      	ldr	r2, [pc, #36]	@ (8002d58 <HAL_RCC_ClockConfig+0x1c4>)
 8002d34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002d36:	4b09      	ldr	r3, [pc, #36]	@ (8002d5c <HAL_RCC_ClockConfig+0x1c8>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f7fe fde2 	bl	8001904 <HAL_InitTick>

  return HAL_OK;
 8002d40:	2300      	movs	r3, #0
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3710      	adds	r7, #16
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	40023c00 	.word	0x40023c00
 8002d50:	40023800 	.word	0x40023800
 8002d54:	080071a4 	.word	0x080071a4
 8002d58:	2000001c 	.word	0x2000001c
 8002d5c:	20000020 	.word	0x20000020

08002d60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d64:	b094      	sub	sp, #80	@ 0x50
 8002d66:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d70:	2300      	movs	r3, #0
 8002d72:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002d74:	2300      	movs	r3, #0
 8002d76:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d78:	4b79      	ldr	r3, [pc, #484]	@ (8002f60 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	f003 030c 	and.w	r3, r3, #12
 8002d80:	2b08      	cmp	r3, #8
 8002d82:	d00d      	beq.n	8002da0 <HAL_RCC_GetSysClockFreq+0x40>
 8002d84:	2b08      	cmp	r3, #8
 8002d86:	f200 80e1 	bhi.w	8002f4c <HAL_RCC_GetSysClockFreq+0x1ec>
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d002      	beq.n	8002d94 <HAL_RCC_GetSysClockFreq+0x34>
 8002d8e:	2b04      	cmp	r3, #4
 8002d90:	d003      	beq.n	8002d9a <HAL_RCC_GetSysClockFreq+0x3a>
 8002d92:	e0db      	b.n	8002f4c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d94:	4b73      	ldr	r3, [pc, #460]	@ (8002f64 <HAL_RCC_GetSysClockFreq+0x204>)
 8002d96:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8002d98:	e0db      	b.n	8002f52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d9a:	4b73      	ldr	r3, [pc, #460]	@ (8002f68 <HAL_RCC_GetSysClockFreq+0x208>)
 8002d9c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d9e:	e0d8      	b.n	8002f52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002da0:	4b6f      	ldr	r3, [pc, #444]	@ (8002f60 <HAL_RCC_GetSysClockFreq+0x200>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002da8:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002daa:	4b6d      	ldr	r3, [pc, #436]	@ (8002f60 <HAL_RCC_GetSysClockFreq+0x200>)
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d063      	beq.n	8002e7e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002db6:	4b6a      	ldr	r3, [pc, #424]	@ (8002f60 <HAL_RCC_GetSysClockFreq+0x200>)
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	099b      	lsrs	r3, r3, #6
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002dc0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002dc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002dc8:	633b      	str	r3, [r7, #48]	@ 0x30
 8002dca:	2300      	movs	r3, #0
 8002dcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8002dce:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002dd2:	4622      	mov	r2, r4
 8002dd4:	462b      	mov	r3, r5
 8002dd6:	f04f 0000 	mov.w	r0, #0
 8002dda:	f04f 0100 	mov.w	r1, #0
 8002dde:	0159      	lsls	r1, r3, #5
 8002de0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002de4:	0150      	lsls	r0, r2, #5
 8002de6:	4602      	mov	r2, r0
 8002de8:	460b      	mov	r3, r1
 8002dea:	4621      	mov	r1, r4
 8002dec:	1a51      	subs	r1, r2, r1
 8002dee:	6139      	str	r1, [r7, #16]
 8002df0:	4629      	mov	r1, r5
 8002df2:	eb63 0301 	sbc.w	r3, r3, r1
 8002df6:	617b      	str	r3, [r7, #20]
 8002df8:	f04f 0200 	mov.w	r2, #0
 8002dfc:	f04f 0300 	mov.w	r3, #0
 8002e00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002e04:	4659      	mov	r1, fp
 8002e06:	018b      	lsls	r3, r1, #6
 8002e08:	4651      	mov	r1, sl
 8002e0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e0e:	4651      	mov	r1, sl
 8002e10:	018a      	lsls	r2, r1, #6
 8002e12:	4651      	mov	r1, sl
 8002e14:	ebb2 0801 	subs.w	r8, r2, r1
 8002e18:	4659      	mov	r1, fp
 8002e1a:	eb63 0901 	sbc.w	r9, r3, r1
 8002e1e:	f04f 0200 	mov.w	r2, #0
 8002e22:	f04f 0300 	mov.w	r3, #0
 8002e26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e32:	4690      	mov	r8, r2
 8002e34:	4699      	mov	r9, r3
 8002e36:	4623      	mov	r3, r4
 8002e38:	eb18 0303 	adds.w	r3, r8, r3
 8002e3c:	60bb      	str	r3, [r7, #8]
 8002e3e:	462b      	mov	r3, r5
 8002e40:	eb49 0303 	adc.w	r3, r9, r3
 8002e44:	60fb      	str	r3, [r7, #12]
 8002e46:	f04f 0200 	mov.w	r2, #0
 8002e4a:	f04f 0300 	mov.w	r3, #0
 8002e4e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002e52:	4629      	mov	r1, r5
 8002e54:	024b      	lsls	r3, r1, #9
 8002e56:	4621      	mov	r1, r4
 8002e58:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002e5c:	4621      	mov	r1, r4
 8002e5e:	024a      	lsls	r2, r1, #9
 8002e60:	4610      	mov	r0, r2
 8002e62:	4619      	mov	r1, r3
 8002e64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e66:	2200      	movs	r2, #0
 8002e68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e6c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002e70:	f7fd fef2 	bl	8000c58 <__aeabi_uldivmod>
 8002e74:	4602      	mov	r2, r0
 8002e76:	460b      	mov	r3, r1
 8002e78:	4613      	mov	r3, r2
 8002e7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e7c:	e058      	b.n	8002f30 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e7e:	4b38      	ldr	r3, [pc, #224]	@ (8002f60 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	099b      	lsrs	r3, r3, #6
 8002e84:	2200      	movs	r2, #0
 8002e86:	4618      	mov	r0, r3
 8002e88:	4611      	mov	r1, r2
 8002e8a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002e8e:	623b      	str	r3, [r7, #32]
 8002e90:	2300      	movs	r3, #0
 8002e92:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e94:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002e98:	4642      	mov	r2, r8
 8002e9a:	464b      	mov	r3, r9
 8002e9c:	f04f 0000 	mov.w	r0, #0
 8002ea0:	f04f 0100 	mov.w	r1, #0
 8002ea4:	0159      	lsls	r1, r3, #5
 8002ea6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002eaa:	0150      	lsls	r0, r2, #5
 8002eac:	4602      	mov	r2, r0
 8002eae:	460b      	mov	r3, r1
 8002eb0:	4641      	mov	r1, r8
 8002eb2:	ebb2 0a01 	subs.w	sl, r2, r1
 8002eb6:	4649      	mov	r1, r9
 8002eb8:	eb63 0b01 	sbc.w	fp, r3, r1
 8002ebc:	f04f 0200 	mov.w	r2, #0
 8002ec0:	f04f 0300 	mov.w	r3, #0
 8002ec4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002ec8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002ecc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002ed0:	ebb2 040a 	subs.w	r4, r2, sl
 8002ed4:	eb63 050b 	sbc.w	r5, r3, fp
 8002ed8:	f04f 0200 	mov.w	r2, #0
 8002edc:	f04f 0300 	mov.w	r3, #0
 8002ee0:	00eb      	lsls	r3, r5, #3
 8002ee2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ee6:	00e2      	lsls	r2, r4, #3
 8002ee8:	4614      	mov	r4, r2
 8002eea:	461d      	mov	r5, r3
 8002eec:	4643      	mov	r3, r8
 8002eee:	18e3      	adds	r3, r4, r3
 8002ef0:	603b      	str	r3, [r7, #0]
 8002ef2:	464b      	mov	r3, r9
 8002ef4:	eb45 0303 	adc.w	r3, r5, r3
 8002ef8:	607b      	str	r3, [r7, #4]
 8002efa:	f04f 0200 	mov.w	r2, #0
 8002efe:	f04f 0300 	mov.w	r3, #0
 8002f02:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f06:	4629      	mov	r1, r5
 8002f08:	028b      	lsls	r3, r1, #10
 8002f0a:	4621      	mov	r1, r4
 8002f0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f10:	4621      	mov	r1, r4
 8002f12:	028a      	lsls	r2, r1, #10
 8002f14:	4610      	mov	r0, r2
 8002f16:	4619      	mov	r1, r3
 8002f18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	61bb      	str	r3, [r7, #24]
 8002f1e:	61fa      	str	r2, [r7, #28]
 8002f20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f24:	f7fd fe98 	bl	8000c58 <__aeabi_uldivmod>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	460b      	mov	r3, r1
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002f30:	4b0b      	ldr	r3, [pc, #44]	@ (8002f60 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	0c1b      	lsrs	r3, r3, #16
 8002f36:	f003 0303 	and.w	r3, r3, #3
 8002f3a:	3301      	adds	r3, #1
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8002f40:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002f42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f48:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f4a:	e002      	b.n	8002f52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002f4c:	4b05      	ldr	r3, [pc, #20]	@ (8002f64 <HAL_RCC_GetSysClockFreq+0x204>)
 8002f4e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3750      	adds	r7, #80	@ 0x50
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f5e:	bf00      	nop
 8002f60:	40023800 	.word	0x40023800
 8002f64:	00f42400 	.word	0x00f42400
 8002f68:	007a1200 	.word	0x007a1200

08002f6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f70:	4b03      	ldr	r3, [pc, #12]	@ (8002f80 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f72:	681b      	ldr	r3, [r3, #0]
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	46bd      	mov	sp, r7
 8002f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7c:	4770      	bx	lr
 8002f7e:	bf00      	nop
 8002f80:	2000001c 	.word	0x2000001c

08002f84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002f88:	f7ff fff0 	bl	8002f6c <HAL_RCC_GetHCLKFreq>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	4b05      	ldr	r3, [pc, #20]	@ (8002fa4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	0a9b      	lsrs	r3, r3, #10
 8002f94:	f003 0307 	and.w	r3, r3, #7
 8002f98:	4903      	ldr	r1, [pc, #12]	@ (8002fa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f9a:	5ccb      	ldrb	r3, [r1, r3]
 8002f9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	40023800 	.word	0x40023800
 8002fa8:	080071b4 	.word	0x080071b4

08002fac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002fb0:	f7ff ffdc 	bl	8002f6c <HAL_RCC_GetHCLKFreq>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	4b05      	ldr	r3, [pc, #20]	@ (8002fcc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	0b5b      	lsrs	r3, r3, #13
 8002fbc:	f003 0307 	and.w	r3, r3, #7
 8002fc0:	4903      	ldr	r1, [pc, #12]	@ (8002fd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fc2:	5ccb      	ldrb	r3, [r1, r3]
 8002fc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	40023800 	.word	0x40023800
 8002fd0:	080071b4 	.word	0x080071b4

08002fd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b082      	sub	sp, #8
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d101      	bne.n	8002fe6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e041      	b.n	800306a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d106      	bne.n	8003000 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f7fe fa8a 	bl	8001514 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2202      	movs	r2, #2
 8003004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	3304      	adds	r3, #4
 8003010:	4619      	mov	r1, r3
 8003012:	4610      	mov	r0, r2
 8003014:	f000 fac0 	bl	8003598 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2201      	movs	r2, #1
 800301c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2201      	movs	r2, #1
 800302c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2201      	movs	r2, #1
 8003034:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2201      	movs	r2, #1
 800303c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2201      	movs	r2, #1
 8003044:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2201      	movs	r2, #1
 8003054:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2201      	movs	r2, #1
 800305c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2201      	movs	r2, #1
 8003064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	3708      	adds	r7, #8
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}

08003072 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003072:	b580      	push	{r7, lr}
 8003074:	b082      	sub	sp, #8
 8003076:	af00      	add	r7, sp, #0
 8003078:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d101      	bne.n	8003084 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e041      	b.n	8003108 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800308a:	b2db      	uxtb	r3, r3
 800308c:	2b00      	cmp	r3, #0
 800308e:	d106      	bne.n	800309e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f000 f839 	bl	8003110 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2202      	movs	r2, #2
 80030a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	3304      	adds	r3, #4
 80030ae:	4619      	mov	r1, r3
 80030b0:	4610      	mov	r0, r2
 80030b2:	f000 fa71 	bl	8003598 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2201      	movs	r2, #1
 80030ba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2201      	movs	r2, #1
 80030c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2201      	movs	r2, #1
 80030ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2201      	movs	r2, #1
 80030d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2201      	movs	r2, #1
 80030da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2201      	movs	r2, #1
 80030e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2201      	movs	r2, #1
 80030ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2201      	movs	r2, #1
 80030f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2201      	movs	r2, #1
 80030fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2201      	movs	r2, #1
 8003102:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003106:	2300      	movs	r3, #0
}
 8003108:	4618      	mov	r0, r3
 800310a:	3708      	adds	r7, #8
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}

08003110 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003110:	b480      	push	{r7}
 8003112:	b083      	sub	sp, #12
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003118:	bf00      	nop
 800311a:	370c      	adds	r7, #12
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr

08003124 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
 800312c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d109      	bne.n	8003148 <HAL_TIM_PWM_Start+0x24>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800313a:	b2db      	uxtb	r3, r3
 800313c:	2b01      	cmp	r3, #1
 800313e:	bf14      	ite	ne
 8003140:	2301      	movne	r3, #1
 8003142:	2300      	moveq	r3, #0
 8003144:	b2db      	uxtb	r3, r3
 8003146:	e022      	b.n	800318e <HAL_TIM_PWM_Start+0x6a>
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	2b04      	cmp	r3, #4
 800314c:	d109      	bne.n	8003162 <HAL_TIM_PWM_Start+0x3e>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b01      	cmp	r3, #1
 8003158:	bf14      	ite	ne
 800315a:	2301      	movne	r3, #1
 800315c:	2300      	moveq	r3, #0
 800315e:	b2db      	uxtb	r3, r3
 8003160:	e015      	b.n	800318e <HAL_TIM_PWM_Start+0x6a>
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	2b08      	cmp	r3, #8
 8003166:	d109      	bne.n	800317c <HAL_TIM_PWM_Start+0x58>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800316e:	b2db      	uxtb	r3, r3
 8003170:	2b01      	cmp	r3, #1
 8003172:	bf14      	ite	ne
 8003174:	2301      	movne	r3, #1
 8003176:	2300      	moveq	r3, #0
 8003178:	b2db      	uxtb	r3, r3
 800317a:	e008      	b.n	800318e <HAL_TIM_PWM_Start+0x6a>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003182:	b2db      	uxtb	r3, r3
 8003184:	2b01      	cmp	r3, #1
 8003186:	bf14      	ite	ne
 8003188:	2301      	movne	r3, #1
 800318a:	2300      	moveq	r3, #0
 800318c:	b2db      	uxtb	r3, r3
 800318e:	2b00      	cmp	r3, #0
 8003190:	d001      	beq.n	8003196 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e068      	b.n	8003268 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d104      	bne.n	80031a6 <HAL_TIM_PWM_Start+0x82>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2202      	movs	r2, #2
 80031a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80031a4:	e013      	b.n	80031ce <HAL_TIM_PWM_Start+0xaa>
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	2b04      	cmp	r3, #4
 80031aa:	d104      	bne.n	80031b6 <HAL_TIM_PWM_Start+0x92>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2202      	movs	r2, #2
 80031b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80031b4:	e00b      	b.n	80031ce <HAL_TIM_PWM_Start+0xaa>
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	2b08      	cmp	r3, #8
 80031ba:	d104      	bne.n	80031c6 <HAL_TIM_PWM_Start+0xa2>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2202      	movs	r2, #2
 80031c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80031c4:	e003      	b.n	80031ce <HAL_TIM_PWM_Start+0xaa>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2202      	movs	r2, #2
 80031ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	2201      	movs	r2, #1
 80031d4:	6839      	ldr	r1, [r7, #0]
 80031d6:	4618      	mov	r0, r3
 80031d8:	f000 fc90 	bl	8003afc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a23      	ldr	r2, [pc, #140]	@ (8003270 <HAL_TIM_PWM_Start+0x14c>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d107      	bne.n	80031f6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031f4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a1d      	ldr	r2, [pc, #116]	@ (8003270 <HAL_TIM_PWM_Start+0x14c>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d018      	beq.n	8003232 <HAL_TIM_PWM_Start+0x10e>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003208:	d013      	beq.n	8003232 <HAL_TIM_PWM_Start+0x10e>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a19      	ldr	r2, [pc, #100]	@ (8003274 <HAL_TIM_PWM_Start+0x150>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d00e      	beq.n	8003232 <HAL_TIM_PWM_Start+0x10e>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a17      	ldr	r2, [pc, #92]	@ (8003278 <HAL_TIM_PWM_Start+0x154>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d009      	beq.n	8003232 <HAL_TIM_PWM_Start+0x10e>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a16      	ldr	r2, [pc, #88]	@ (800327c <HAL_TIM_PWM_Start+0x158>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d004      	beq.n	8003232 <HAL_TIM_PWM_Start+0x10e>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a14      	ldr	r2, [pc, #80]	@ (8003280 <HAL_TIM_PWM_Start+0x15c>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d111      	bne.n	8003256 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	f003 0307 	and.w	r3, r3, #7
 800323c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2b06      	cmp	r3, #6
 8003242:	d010      	beq.n	8003266 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f042 0201 	orr.w	r2, r2, #1
 8003252:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003254:	e007      	b.n	8003266 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f042 0201 	orr.w	r2, r2, #1
 8003264:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003266:	2300      	movs	r3, #0
}
 8003268:	4618      	mov	r0, r3
 800326a:	3710      	adds	r7, #16
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}
 8003270:	40010000 	.word	0x40010000
 8003274:	40000400 	.word	0x40000400
 8003278:	40000800 	.word	0x40000800
 800327c:	40000c00 	.word	0x40000c00
 8003280:	40014000 	.word	0x40014000

08003284 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b086      	sub	sp, #24
 8003288:	af00      	add	r7, sp, #0
 800328a:	60f8      	str	r0, [r7, #12]
 800328c:	60b9      	str	r1, [r7, #8]
 800328e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003290:	2300      	movs	r3, #0
 8003292:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800329a:	2b01      	cmp	r3, #1
 800329c:	d101      	bne.n	80032a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800329e:	2302      	movs	r3, #2
 80032a0:	e0ae      	b.n	8003400 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2201      	movs	r2, #1
 80032a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2b0c      	cmp	r3, #12
 80032ae:	f200 809f 	bhi.w	80033f0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80032b2:	a201      	add	r2, pc, #4	@ (adr r2, 80032b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80032b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032b8:	080032ed 	.word	0x080032ed
 80032bc:	080033f1 	.word	0x080033f1
 80032c0:	080033f1 	.word	0x080033f1
 80032c4:	080033f1 	.word	0x080033f1
 80032c8:	0800332d 	.word	0x0800332d
 80032cc:	080033f1 	.word	0x080033f1
 80032d0:	080033f1 	.word	0x080033f1
 80032d4:	080033f1 	.word	0x080033f1
 80032d8:	0800336f 	.word	0x0800336f
 80032dc:	080033f1 	.word	0x080033f1
 80032e0:	080033f1 	.word	0x080033f1
 80032e4:	080033f1 	.word	0x080033f1
 80032e8:	080033af 	.word	0x080033af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	68b9      	ldr	r1, [r7, #8]
 80032f2:	4618      	mov	r0, r3
 80032f4:	f000 f9dc 	bl	80036b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	699a      	ldr	r2, [r3, #24]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f042 0208 	orr.w	r2, r2, #8
 8003306:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	699a      	ldr	r2, [r3, #24]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f022 0204 	bic.w	r2, r2, #4
 8003316:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	6999      	ldr	r1, [r3, #24]
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	691a      	ldr	r2, [r3, #16]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	430a      	orrs	r2, r1
 8003328:	619a      	str	r2, [r3, #24]
      break;
 800332a:	e064      	b.n	80033f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	68b9      	ldr	r1, [r7, #8]
 8003332:	4618      	mov	r0, r3
 8003334:	f000 fa22 	bl	800377c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	699a      	ldr	r2, [r3, #24]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003346:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	699a      	ldr	r2, [r3, #24]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003356:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	6999      	ldr	r1, [r3, #24]
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	691b      	ldr	r3, [r3, #16]
 8003362:	021a      	lsls	r2, r3, #8
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	430a      	orrs	r2, r1
 800336a:	619a      	str	r2, [r3, #24]
      break;
 800336c:	e043      	b.n	80033f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	68b9      	ldr	r1, [r7, #8]
 8003374:	4618      	mov	r0, r3
 8003376:	f000 fa6d 	bl	8003854 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	69da      	ldr	r2, [r3, #28]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f042 0208 	orr.w	r2, r2, #8
 8003388:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	69da      	ldr	r2, [r3, #28]
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f022 0204 	bic.w	r2, r2, #4
 8003398:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	69d9      	ldr	r1, [r3, #28]
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	691a      	ldr	r2, [r3, #16]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	430a      	orrs	r2, r1
 80033aa:	61da      	str	r2, [r3, #28]
      break;
 80033ac:	e023      	b.n	80033f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	68b9      	ldr	r1, [r7, #8]
 80033b4:	4618      	mov	r0, r3
 80033b6:	f000 fab7 	bl	8003928 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	69da      	ldr	r2, [r3, #28]
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80033c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	69da      	ldr	r2, [r3, #28]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	69d9      	ldr	r1, [r3, #28]
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	691b      	ldr	r3, [r3, #16]
 80033e4:	021a      	lsls	r2, r3, #8
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	430a      	orrs	r2, r1
 80033ec:	61da      	str	r2, [r3, #28]
      break;
 80033ee:	e002      	b.n	80033f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	75fb      	strb	r3, [r7, #23]
      break;
 80033f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2200      	movs	r2, #0
 80033fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80033fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003400:	4618      	mov	r0, r3
 8003402:	3718      	adds	r7, #24
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}

08003408 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003412:	2300      	movs	r3, #0
 8003414:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800341c:	2b01      	cmp	r3, #1
 800341e:	d101      	bne.n	8003424 <HAL_TIM_ConfigClockSource+0x1c>
 8003420:	2302      	movs	r3, #2
 8003422:	e0b4      	b.n	800358e <HAL_TIM_ConfigClockSource+0x186>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2201      	movs	r2, #1
 8003428:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2202      	movs	r2, #2
 8003430:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003442:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800344a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	68ba      	ldr	r2, [r7, #8]
 8003452:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800345c:	d03e      	beq.n	80034dc <HAL_TIM_ConfigClockSource+0xd4>
 800345e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003462:	f200 8087 	bhi.w	8003574 <HAL_TIM_ConfigClockSource+0x16c>
 8003466:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800346a:	f000 8086 	beq.w	800357a <HAL_TIM_ConfigClockSource+0x172>
 800346e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003472:	d87f      	bhi.n	8003574 <HAL_TIM_ConfigClockSource+0x16c>
 8003474:	2b70      	cmp	r3, #112	@ 0x70
 8003476:	d01a      	beq.n	80034ae <HAL_TIM_ConfigClockSource+0xa6>
 8003478:	2b70      	cmp	r3, #112	@ 0x70
 800347a:	d87b      	bhi.n	8003574 <HAL_TIM_ConfigClockSource+0x16c>
 800347c:	2b60      	cmp	r3, #96	@ 0x60
 800347e:	d050      	beq.n	8003522 <HAL_TIM_ConfigClockSource+0x11a>
 8003480:	2b60      	cmp	r3, #96	@ 0x60
 8003482:	d877      	bhi.n	8003574 <HAL_TIM_ConfigClockSource+0x16c>
 8003484:	2b50      	cmp	r3, #80	@ 0x50
 8003486:	d03c      	beq.n	8003502 <HAL_TIM_ConfigClockSource+0xfa>
 8003488:	2b50      	cmp	r3, #80	@ 0x50
 800348a:	d873      	bhi.n	8003574 <HAL_TIM_ConfigClockSource+0x16c>
 800348c:	2b40      	cmp	r3, #64	@ 0x40
 800348e:	d058      	beq.n	8003542 <HAL_TIM_ConfigClockSource+0x13a>
 8003490:	2b40      	cmp	r3, #64	@ 0x40
 8003492:	d86f      	bhi.n	8003574 <HAL_TIM_ConfigClockSource+0x16c>
 8003494:	2b30      	cmp	r3, #48	@ 0x30
 8003496:	d064      	beq.n	8003562 <HAL_TIM_ConfigClockSource+0x15a>
 8003498:	2b30      	cmp	r3, #48	@ 0x30
 800349a:	d86b      	bhi.n	8003574 <HAL_TIM_ConfigClockSource+0x16c>
 800349c:	2b20      	cmp	r3, #32
 800349e:	d060      	beq.n	8003562 <HAL_TIM_ConfigClockSource+0x15a>
 80034a0:	2b20      	cmp	r3, #32
 80034a2:	d867      	bhi.n	8003574 <HAL_TIM_ConfigClockSource+0x16c>
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d05c      	beq.n	8003562 <HAL_TIM_ConfigClockSource+0x15a>
 80034a8:	2b10      	cmp	r3, #16
 80034aa:	d05a      	beq.n	8003562 <HAL_TIM_ConfigClockSource+0x15a>
 80034ac:	e062      	b.n	8003574 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80034be:	f000 fafd 	bl	8003abc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80034d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	68ba      	ldr	r2, [r7, #8]
 80034d8:	609a      	str	r2, [r3, #8]
      break;
 80034da:	e04f      	b.n	800357c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80034ec:	f000 fae6 	bl	8003abc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	689a      	ldr	r2, [r3, #8]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80034fe:	609a      	str	r2, [r3, #8]
      break;
 8003500:	e03c      	b.n	800357c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800350e:	461a      	mov	r2, r3
 8003510:	f000 fa5a 	bl	80039c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	2150      	movs	r1, #80	@ 0x50
 800351a:	4618      	mov	r0, r3
 800351c:	f000 fab3 	bl	8003a86 <TIM_ITRx_SetConfig>
      break;
 8003520:	e02c      	b.n	800357c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800352e:	461a      	mov	r2, r3
 8003530:	f000 fa79 	bl	8003a26 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2160      	movs	r1, #96	@ 0x60
 800353a:	4618      	mov	r0, r3
 800353c:	f000 faa3 	bl	8003a86 <TIM_ITRx_SetConfig>
      break;
 8003540:	e01c      	b.n	800357c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800354e:	461a      	mov	r2, r3
 8003550:	f000 fa3a 	bl	80039c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	2140      	movs	r1, #64	@ 0x40
 800355a:	4618      	mov	r0, r3
 800355c:	f000 fa93 	bl	8003a86 <TIM_ITRx_SetConfig>
      break;
 8003560:	e00c      	b.n	800357c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4619      	mov	r1, r3
 800356c:	4610      	mov	r0, r2
 800356e:	f000 fa8a 	bl	8003a86 <TIM_ITRx_SetConfig>
      break;
 8003572:	e003      	b.n	800357c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	73fb      	strb	r3, [r7, #15]
      break;
 8003578:	e000      	b.n	800357c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800357a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800358c:	7bfb      	ldrb	r3, [r7, #15]
}
 800358e:	4618      	mov	r0, r3
 8003590:	3710      	adds	r7, #16
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
	...

08003598 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003598:	b480      	push	{r7}
 800359a:	b085      	sub	sp, #20
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
 80035a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	4a3a      	ldr	r2, [pc, #232]	@ (8003694 <TIM_Base_SetConfig+0xfc>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d00f      	beq.n	80035d0 <TIM_Base_SetConfig+0x38>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035b6:	d00b      	beq.n	80035d0 <TIM_Base_SetConfig+0x38>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	4a37      	ldr	r2, [pc, #220]	@ (8003698 <TIM_Base_SetConfig+0x100>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d007      	beq.n	80035d0 <TIM_Base_SetConfig+0x38>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	4a36      	ldr	r2, [pc, #216]	@ (800369c <TIM_Base_SetConfig+0x104>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d003      	beq.n	80035d0 <TIM_Base_SetConfig+0x38>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	4a35      	ldr	r2, [pc, #212]	@ (80036a0 <TIM_Base_SetConfig+0x108>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d108      	bne.n	80035e2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	68fa      	ldr	r2, [r7, #12]
 80035de:	4313      	orrs	r3, r2
 80035e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a2b      	ldr	r2, [pc, #172]	@ (8003694 <TIM_Base_SetConfig+0xfc>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d01b      	beq.n	8003622 <TIM_Base_SetConfig+0x8a>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035f0:	d017      	beq.n	8003622 <TIM_Base_SetConfig+0x8a>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4a28      	ldr	r2, [pc, #160]	@ (8003698 <TIM_Base_SetConfig+0x100>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d013      	beq.n	8003622 <TIM_Base_SetConfig+0x8a>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4a27      	ldr	r2, [pc, #156]	@ (800369c <TIM_Base_SetConfig+0x104>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d00f      	beq.n	8003622 <TIM_Base_SetConfig+0x8a>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a26      	ldr	r2, [pc, #152]	@ (80036a0 <TIM_Base_SetConfig+0x108>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d00b      	beq.n	8003622 <TIM_Base_SetConfig+0x8a>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4a25      	ldr	r2, [pc, #148]	@ (80036a4 <TIM_Base_SetConfig+0x10c>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d007      	beq.n	8003622 <TIM_Base_SetConfig+0x8a>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a24      	ldr	r2, [pc, #144]	@ (80036a8 <TIM_Base_SetConfig+0x110>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d003      	beq.n	8003622 <TIM_Base_SetConfig+0x8a>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4a23      	ldr	r2, [pc, #140]	@ (80036ac <TIM_Base_SetConfig+0x114>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d108      	bne.n	8003634 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003628:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	4313      	orrs	r3, r2
 8003632:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	695b      	ldr	r3, [r3, #20]
 800363e:	4313      	orrs	r3, r2
 8003640:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	68fa      	ldr	r2, [r7, #12]
 8003646:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	689a      	ldr	r2, [r3, #8]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	4a0e      	ldr	r2, [pc, #56]	@ (8003694 <TIM_Base_SetConfig+0xfc>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d103      	bne.n	8003668 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	691a      	ldr	r2, [r3, #16]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2201      	movs	r2, #1
 800366c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	691b      	ldr	r3, [r3, #16]
 8003672:	f003 0301 	and.w	r3, r3, #1
 8003676:	2b01      	cmp	r3, #1
 8003678:	d105      	bne.n	8003686 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	f023 0201 	bic.w	r2, r3, #1
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	611a      	str	r2, [r3, #16]
  }
}
 8003686:	bf00      	nop
 8003688:	3714      	adds	r7, #20
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop
 8003694:	40010000 	.word	0x40010000
 8003698:	40000400 	.word	0x40000400
 800369c:	40000800 	.word	0x40000800
 80036a0:	40000c00 	.word	0x40000c00
 80036a4:	40014000 	.word	0x40014000
 80036a8:	40014400 	.word	0x40014400
 80036ac:	40014800 	.word	0x40014800

080036b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b087      	sub	sp, #28
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a1b      	ldr	r3, [r3, #32]
 80036be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6a1b      	ldr	r3, [r3, #32]
 80036c4:	f023 0201 	bic.w	r2, r3, #1
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	699b      	ldr	r3, [r3, #24]
 80036d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	f023 0303 	bic.w	r3, r3, #3
 80036e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	68fa      	ldr	r2, [r7, #12]
 80036ee:	4313      	orrs	r3, r2
 80036f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	f023 0302 	bic.w	r3, r3, #2
 80036f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	697a      	ldr	r2, [r7, #20]
 8003700:	4313      	orrs	r3, r2
 8003702:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	4a1c      	ldr	r2, [pc, #112]	@ (8003778 <TIM_OC1_SetConfig+0xc8>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d10c      	bne.n	8003726 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	f023 0308 	bic.w	r3, r3, #8
 8003712:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	68db      	ldr	r3, [r3, #12]
 8003718:	697a      	ldr	r2, [r7, #20]
 800371a:	4313      	orrs	r3, r2
 800371c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	f023 0304 	bic.w	r3, r3, #4
 8003724:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4a13      	ldr	r2, [pc, #76]	@ (8003778 <TIM_OC1_SetConfig+0xc8>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d111      	bne.n	8003752 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003734:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800373c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	695b      	ldr	r3, [r3, #20]
 8003742:	693a      	ldr	r2, [r7, #16]
 8003744:	4313      	orrs	r3, r2
 8003746:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	699b      	ldr	r3, [r3, #24]
 800374c:	693a      	ldr	r2, [r7, #16]
 800374e:	4313      	orrs	r3, r2
 8003750:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	693a      	ldr	r2, [r7, #16]
 8003756:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	68fa      	ldr	r2, [r7, #12]
 800375c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	685a      	ldr	r2, [r3, #4]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	697a      	ldr	r2, [r7, #20]
 800376a:	621a      	str	r2, [r3, #32]
}
 800376c:	bf00      	nop
 800376e:	371c      	adds	r7, #28
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr
 8003778:	40010000 	.word	0x40010000

0800377c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800377c:	b480      	push	{r7}
 800377e:	b087      	sub	sp, #28
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a1b      	ldr	r3, [r3, #32]
 800378a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6a1b      	ldr	r3, [r3, #32]
 8003790:	f023 0210 	bic.w	r2, r3, #16
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	699b      	ldr	r3, [r3, #24]
 80037a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80037aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	021b      	lsls	r3, r3, #8
 80037ba:	68fa      	ldr	r2, [r7, #12]
 80037bc:	4313      	orrs	r3, r2
 80037be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	f023 0320 	bic.w	r3, r3, #32
 80037c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	011b      	lsls	r3, r3, #4
 80037ce:	697a      	ldr	r2, [r7, #20]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	4a1e      	ldr	r2, [pc, #120]	@ (8003850 <TIM_OC2_SetConfig+0xd4>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d10d      	bne.n	80037f8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80037e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	011b      	lsls	r3, r3, #4
 80037ea:	697a      	ldr	r2, [r7, #20]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80037f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	4a15      	ldr	r2, [pc, #84]	@ (8003850 <TIM_OC2_SetConfig+0xd4>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d113      	bne.n	8003828 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003806:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800380e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	695b      	ldr	r3, [r3, #20]
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	693a      	ldr	r2, [r7, #16]
 8003818:	4313      	orrs	r3, r2
 800381a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	693a      	ldr	r2, [r7, #16]
 8003824:	4313      	orrs	r3, r2
 8003826:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	693a      	ldr	r2, [r7, #16]
 800382c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	68fa      	ldr	r2, [r7, #12]
 8003832:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	685a      	ldr	r2, [r3, #4]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	697a      	ldr	r2, [r7, #20]
 8003840:	621a      	str	r2, [r3, #32]
}
 8003842:	bf00      	nop
 8003844:	371c      	adds	r7, #28
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop
 8003850:	40010000 	.word	0x40010000

08003854 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003854:	b480      	push	{r7}
 8003856:	b087      	sub	sp, #28
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a1b      	ldr	r3, [r3, #32]
 8003862:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6a1b      	ldr	r3, [r3, #32]
 8003868:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	69db      	ldr	r3, [r3, #28]
 800387a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003882:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f023 0303 	bic.w	r3, r3, #3
 800388a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	68fa      	ldr	r2, [r7, #12]
 8003892:	4313      	orrs	r3, r2
 8003894:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800389c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	021b      	lsls	r3, r3, #8
 80038a4:	697a      	ldr	r2, [r7, #20]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a1d      	ldr	r2, [pc, #116]	@ (8003924 <TIM_OC3_SetConfig+0xd0>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d10d      	bne.n	80038ce <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80038b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	021b      	lsls	r3, r3, #8
 80038c0:	697a      	ldr	r2, [r7, #20]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80038cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a14      	ldr	r2, [pc, #80]	@ (8003924 <TIM_OC3_SetConfig+0xd0>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d113      	bne.n	80038fe <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80038dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80038e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	695b      	ldr	r3, [r3, #20]
 80038ea:	011b      	lsls	r3, r3, #4
 80038ec:	693a      	ldr	r2, [r7, #16]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	699b      	ldr	r3, [r3, #24]
 80038f6:	011b      	lsls	r3, r3, #4
 80038f8:	693a      	ldr	r2, [r7, #16]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	693a      	ldr	r2, [r7, #16]
 8003902:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	68fa      	ldr	r2, [r7, #12]
 8003908:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	685a      	ldr	r2, [r3, #4]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	697a      	ldr	r2, [r7, #20]
 8003916:	621a      	str	r2, [r3, #32]
}
 8003918:	bf00      	nop
 800391a:	371c      	adds	r7, #28
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr
 8003924:	40010000 	.word	0x40010000

08003928 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003928:	b480      	push	{r7}
 800392a:	b087      	sub	sp, #28
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6a1b      	ldr	r3, [r3, #32]
 8003936:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6a1b      	ldr	r3, [r3, #32]
 800393c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	69db      	ldr	r3, [r3, #28]
 800394e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003956:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800395e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	021b      	lsls	r3, r3, #8
 8003966:	68fa      	ldr	r2, [r7, #12]
 8003968:	4313      	orrs	r3, r2
 800396a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003972:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	031b      	lsls	r3, r3, #12
 800397a:	693a      	ldr	r2, [r7, #16]
 800397c:	4313      	orrs	r3, r2
 800397e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4a10      	ldr	r2, [pc, #64]	@ (80039c4 <TIM_OC4_SetConfig+0x9c>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d109      	bne.n	800399c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800398e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	695b      	ldr	r3, [r3, #20]
 8003994:	019b      	lsls	r3, r3, #6
 8003996:	697a      	ldr	r2, [r7, #20]
 8003998:	4313      	orrs	r3, r2
 800399a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	697a      	ldr	r2, [r7, #20]
 80039a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	68fa      	ldr	r2, [r7, #12]
 80039a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	685a      	ldr	r2, [r3, #4]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	693a      	ldr	r2, [r7, #16]
 80039b4:	621a      	str	r2, [r3, #32]
}
 80039b6:	bf00      	nop
 80039b8:	371c      	adds	r7, #28
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr
 80039c2:	bf00      	nop
 80039c4:	40010000 	.word	0x40010000

080039c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b087      	sub	sp, #28
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	60b9      	str	r1, [r7, #8]
 80039d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6a1b      	ldr	r3, [r3, #32]
 80039d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	6a1b      	ldr	r3, [r3, #32]
 80039de:	f023 0201 	bic.w	r2, r3, #1
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	699b      	ldr	r3, [r3, #24]
 80039ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80039f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	011b      	lsls	r3, r3, #4
 80039f8:	693a      	ldr	r2, [r7, #16]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	f023 030a 	bic.w	r3, r3, #10
 8003a04:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a06:	697a      	ldr	r2, [r7, #20]
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	693a      	ldr	r2, [r7, #16]
 8003a12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	697a      	ldr	r2, [r7, #20]
 8003a18:	621a      	str	r2, [r3, #32]
}
 8003a1a:	bf00      	nop
 8003a1c:	371c      	adds	r7, #28
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a24:	4770      	bx	lr

08003a26 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a26:	b480      	push	{r7}
 8003a28:	b087      	sub	sp, #28
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	60f8      	str	r0, [r7, #12]
 8003a2e:	60b9      	str	r1, [r7, #8]
 8003a30:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	6a1b      	ldr	r3, [r3, #32]
 8003a36:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6a1b      	ldr	r3, [r3, #32]
 8003a3c:	f023 0210 	bic.w	r2, r3, #16
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	699b      	ldr	r3, [r3, #24]
 8003a48:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003a50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	031b      	lsls	r3, r3, #12
 8003a56:	693a      	ldr	r2, [r7, #16]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003a62:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	011b      	lsls	r3, r3, #4
 8003a68:	697a      	ldr	r2, [r7, #20]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	693a      	ldr	r2, [r7, #16]
 8003a72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	697a      	ldr	r2, [r7, #20]
 8003a78:	621a      	str	r2, [r3, #32]
}
 8003a7a:	bf00      	nop
 8003a7c:	371c      	adds	r7, #28
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr

08003a86 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a86:	b480      	push	{r7}
 8003a88:	b085      	sub	sp, #20
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	6078      	str	r0, [r7, #4]
 8003a8e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a9c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a9e:	683a      	ldr	r2, [r7, #0]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	f043 0307 	orr.w	r3, r3, #7
 8003aa8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	68fa      	ldr	r2, [r7, #12]
 8003aae:	609a      	str	r2, [r3, #8]
}
 8003ab0:	bf00      	nop
 8003ab2:	3714      	adds	r7, #20
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr

08003abc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b087      	sub	sp, #28
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	60f8      	str	r0, [r7, #12]
 8003ac4:	60b9      	str	r1, [r7, #8]
 8003ac6:	607a      	str	r2, [r7, #4]
 8003ac8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003ad6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	021a      	lsls	r2, r3, #8
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	431a      	orrs	r2, r3
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	697a      	ldr	r2, [r7, #20]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	697a      	ldr	r2, [r7, #20]
 8003aee:	609a      	str	r2, [r3, #8]
}
 8003af0:	bf00      	nop
 8003af2:	371c      	adds	r7, #28
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b087      	sub	sp, #28
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	60f8      	str	r0, [r7, #12]
 8003b04:	60b9      	str	r1, [r7, #8]
 8003b06:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	f003 031f 	and.w	r3, r3, #31
 8003b0e:	2201      	movs	r2, #1
 8003b10:	fa02 f303 	lsl.w	r3, r2, r3
 8003b14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6a1a      	ldr	r2, [r3, #32]
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	43db      	mvns	r3, r3
 8003b1e:	401a      	ands	r2, r3
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6a1a      	ldr	r2, [r3, #32]
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	f003 031f 	and.w	r3, r3, #31
 8003b2e:	6879      	ldr	r1, [r7, #4]
 8003b30:	fa01 f303 	lsl.w	r3, r1, r3
 8003b34:	431a      	orrs	r2, r3
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	621a      	str	r2, [r3, #32]
}
 8003b3a:	bf00      	nop
 8003b3c:	371c      	adds	r7, #28
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr
	...

08003b48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b085      	sub	sp, #20
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
 8003b50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d101      	bne.n	8003b60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b5c:	2302      	movs	r3, #2
 8003b5e:	e050      	b.n	8003c02 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2201      	movs	r2, #1
 8003b64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2202      	movs	r2, #2
 8003b6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	68fa      	ldr	r2, [r7, #12]
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	68fa      	ldr	r2, [r7, #12]
 8003b98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a1c      	ldr	r2, [pc, #112]	@ (8003c10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d018      	beq.n	8003bd6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bac:	d013      	beq.n	8003bd6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a18      	ldr	r2, [pc, #96]	@ (8003c14 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d00e      	beq.n	8003bd6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a16      	ldr	r2, [pc, #88]	@ (8003c18 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d009      	beq.n	8003bd6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a15      	ldr	r2, [pc, #84]	@ (8003c1c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d004      	beq.n	8003bd6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a13      	ldr	r2, [pc, #76]	@ (8003c20 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d10c      	bne.n	8003bf0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003bdc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	68ba      	ldr	r2, [r7, #8]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	68ba      	ldr	r2, [r7, #8]
 8003bee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3714      	adds	r7, #20
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr
 8003c0e:	bf00      	nop
 8003c10:	40010000 	.word	0x40010000
 8003c14:	40000400 	.word	0x40000400
 8003c18:	40000800 	.word	0x40000800
 8003c1c:	40000c00 	.word	0x40000c00
 8003c20:	40014000 	.word	0x40014000

08003c24 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b085      	sub	sp, #20
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
 8003c2c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d101      	bne.n	8003c40 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003c3c:	2302      	movs	r3, #2
 8003c3e:	e03d      	b.n	8003cbc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2201      	movs	r2, #1
 8003c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	68db      	ldr	r3, [r3, #12]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	691b      	ldr	r3, [r3, #16]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	695b      	ldr	r3, [r3, #20]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	69db      	ldr	r3, [r3, #28]
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003cba:	2300      	movs	r3, #0
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	3714      	adds	r7, #20
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b082      	sub	sp, #8
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d101      	bne.n	8003cda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e042      	b.n	8003d60 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d106      	bne.n	8003cf4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cee:	6878      	ldr	r0, [r7, #4]
 8003cf0:	f7fd fc6c 	bl	80015cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2224      	movs	r2, #36	@ 0x24
 8003cf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	68da      	ldr	r2, [r3, #12]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	f000 f973 	bl	8003ff8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	691a      	ldr	r2, [r3, #16]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	695a      	ldr	r2, [r3, #20]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	68da      	ldr	r2, [r3, #12]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2200      	movs	r2, #0
 8003d46:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2220      	movs	r2, #32
 8003d4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2220      	movs	r2, #32
 8003d54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d5e:	2300      	movs	r3, #0
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3708      	adds	r7, #8
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b08a      	sub	sp, #40	@ 0x28
 8003d6c:	af02      	add	r7, sp, #8
 8003d6e:	60f8      	str	r0, [r7, #12]
 8003d70:	60b9      	str	r1, [r7, #8]
 8003d72:	603b      	str	r3, [r7, #0]
 8003d74:	4613      	mov	r3, r2
 8003d76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	2b20      	cmp	r3, #32
 8003d86:	d175      	bne.n	8003e74 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d002      	beq.n	8003d94 <HAL_UART_Transmit+0x2c>
 8003d8e:	88fb      	ldrh	r3, [r7, #6]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d101      	bne.n	8003d98 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e06e      	b.n	8003e76 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2221      	movs	r2, #33	@ 0x21
 8003da2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003da6:	f7fd fdf1 	bl	800198c <HAL_GetTick>
 8003daa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	88fa      	ldrh	r2, [r7, #6]
 8003db0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	88fa      	ldrh	r2, [r7, #6]
 8003db6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003dc0:	d108      	bne.n	8003dd4 <HAL_UART_Transmit+0x6c>
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d104      	bne.n	8003dd4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	61bb      	str	r3, [r7, #24]
 8003dd2:	e003      	b.n	8003ddc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003ddc:	e02e      	b.n	8003e3c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	9300      	str	r3, [sp, #0]
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	2200      	movs	r2, #0
 8003de6:	2180      	movs	r1, #128	@ 0x80
 8003de8:	68f8      	ldr	r0, [r7, #12]
 8003dea:	f000 f848 	bl	8003e7e <UART_WaitOnFlagUntilTimeout>
 8003dee:	4603      	mov	r3, r0
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d005      	beq.n	8003e00 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2220      	movs	r2, #32
 8003df8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	e03a      	b.n	8003e76 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003e00:	69fb      	ldr	r3, [r7, #28]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d10b      	bne.n	8003e1e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e06:	69bb      	ldr	r3, [r7, #24]
 8003e08:	881b      	ldrh	r3, [r3, #0]
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e14:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	3302      	adds	r3, #2
 8003e1a:	61bb      	str	r3, [r7, #24]
 8003e1c:	e007      	b.n	8003e2e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	781a      	ldrb	r2, [r3, #0]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	3b01      	subs	r3, #1
 8003e36:	b29a      	uxth	r2, r3
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d1cb      	bne.n	8003dde <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	9300      	str	r3, [sp, #0]
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	2140      	movs	r1, #64	@ 0x40
 8003e50:	68f8      	ldr	r0, [r7, #12]
 8003e52:	f000 f814 	bl	8003e7e <UART_WaitOnFlagUntilTimeout>
 8003e56:	4603      	mov	r3, r0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d005      	beq.n	8003e68 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2220      	movs	r2, #32
 8003e60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003e64:	2303      	movs	r3, #3
 8003e66:	e006      	b.n	8003e76 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2220      	movs	r2, #32
 8003e6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003e70:	2300      	movs	r3, #0
 8003e72:	e000      	b.n	8003e76 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003e74:	2302      	movs	r3, #2
  }
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3720      	adds	r7, #32
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}

08003e7e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003e7e:	b580      	push	{r7, lr}
 8003e80:	b086      	sub	sp, #24
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	60f8      	str	r0, [r7, #12]
 8003e86:	60b9      	str	r1, [r7, #8]
 8003e88:	603b      	str	r3, [r7, #0]
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e8e:	e03b      	b.n	8003f08 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e90:	6a3b      	ldr	r3, [r7, #32]
 8003e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e96:	d037      	beq.n	8003f08 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e98:	f7fd fd78 	bl	800198c <HAL_GetTick>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	6a3a      	ldr	r2, [r7, #32]
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d302      	bcc.n	8003eae <UART_WaitOnFlagUntilTimeout+0x30>
 8003ea8:	6a3b      	ldr	r3, [r7, #32]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d101      	bne.n	8003eb2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e03a      	b.n	8003f28 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	68db      	ldr	r3, [r3, #12]
 8003eb8:	f003 0304 	and.w	r3, r3, #4
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d023      	beq.n	8003f08 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	2b80      	cmp	r3, #128	@ 0x80
 8003ec4:	d020      	beq.n	8003f08 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	2b40      	cmp	r3, #64	@ 0x40
 8003eca:	d01d      	beq.n	8003f08 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0308 	and.w	r3, r3, #8
 8003ed6:	2b08      	cmp	r3, #8
 8003ed8:	d116      	bne.n	8003f08 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003eda:	2300      	movs	r3, #0
 8003edc:	617b      	str	r3, [r7, #20]
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	617b      	str	r3, [r7, #20]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	617b      	str	r3, [r7, #20]
 8003eee:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ef0:	68f8      	ldr	r0, [r7, #12]
 8003ef2:	f000 f81d 	bl	8003f30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2208      	movs	r2, #8
 8003efa:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2200      	movs	r2, #0
 8003f00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e00f      	b.n	8003f28 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	4013      	ands	r3, r2
 8003f12:	68ba      	ldr	r2, [r7, #8]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	bf0c      	ite	eq
 8003f18:	2301      	moveq	r3, #1
 8003f1a:	2300      	movne	r3, #0
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	461a      	mov	r2, r3
 8003f20:	79fb      	ldrb	r3, [r7, #7]
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d0b4      	beq.n	8003e90 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f26:	2300      	movs	r3, #0
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3718      	adds	r7, #24
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}

08003f30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b095      	sub	sp, #84	@ 0x54
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	330c      	adds	r3, #12
 8003f3e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f42:	e853 3f00 	ldrex	r3, [r3]
 8003f46:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f4a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	330c      	adds	r3, #12
 8003f56:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f58:	643a      	str	r2, [r7, #64]	@ 0x40
 8003f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f5c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f5e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f60:	e841 2300 	strex	r3, r2, [r1]
 8003f64:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1e5      	bne.n	8003f38 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	3314      	adds	r3, #20
 8003f72:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f74:	6a3b      	ldr	r3, [r7, #32]
 8003f76:	e853 3f00 	ldrex	r3, [r3]
 8003f7a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	f023 0301 	bic.w	r3, r3, #1
 8003f82:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	3314      	adds	r3, #20
 8003f8a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f8c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f90:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f94:	e841 2300 	strex	r3, r2, [r1]
 8003f98:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d1e5      	bne.n	8003f6c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d119      	bne.n	8003fdc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	330c      	adds	r3, #12
 8003fae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	e853 3f00 	ldrex	r3, [r3]
 8003fb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	f023 0310 	bic.w	r3, r3, #16
 8003fbe:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	330c      	adds	r3, #12
 8003fc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003fc8:	61ba      	str	r2, [r7, #24]
 8003fca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fcc:	6979      	ldr	r1, [r7, #20]
 8003fce:	69ba      	ldr	r2, [r7, #24]
 8003fd0:	e841 2300 	strex	r3, r2, [r1]
 8003fd4:	613b      	str	r3, [r7, #16]
   return(result);
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d1e5      	bne.n	8003fa8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2220      	movs	r2, #32
 8003fe0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003fea:	bf00      	nop
 8003fec:	3754      	adds	r7, #84	@ 0x54
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr
	...

08003ff8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ff8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ffc:	b0c0      	sub	sp, #256	@ 0x100
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	691b      	ldr	r3, [r3, #16]
 800400c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004014:	68d9      	ldr	r1, [r3, #12]
 8004016:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	ea40 0301 	orr.w	r3, r0, r1
 8004020:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004022:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004026:	689a      	ldr	r2, [r3, #8]
 8004028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800402c:	691b      	ldr	r3, [r3, #16]
 800402e:	431a      	orrs	r2, r3
 8004030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004034:	695b      	ldr	r3, [r3, #20]
 8004036:	431a      	orrs	r2, r3
 8004038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800403c:	69db      	ldr	r3, [r3, #28]
 800403e:	4313      	orrs	r3, r2
 8004040:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004050:	f021 010c 	bic.w	r1, r1, #12
 8004054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800405e:	430b      	orrs	r3, r1
 8004060:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004062:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	695b      	ldr	r3, [r3, #20]
 800406a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800406e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004072:	6999      	ldr	r1, [r3, #24]
 8004074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	ea40 0301 	orr.w	r3, r0, r1
 800407e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	4b8f      	ldr	r3, [pc, #572]	@ (80042c4 <UART_SetConfig+0x2cc>)
 8004088:	429a      	cmp	r2, r3
 800408a:	d005      	beq.n	8004098 <UART_SetConfig+0xa0>
 800408c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	4b8d      	ldr	r3, [pc, #564]	@ (80042c8 <UART_SetConfig+0x2d0>)
 8004094:	429a      	cmp	r2, r3
 8004096:	d104      	bne.n	80040a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004098:	f7fe ff88 	bl	8002fac <HAL_RCC_GetPCLK2Freq>
 800409c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80040a0:	e003      	b.n	80040aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80040a2:	f7fe ff6f 	bl	8002f84 <HAL_RCC_GetPCLK1Freq>
 80040a6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040ae:	69db      	ldr	r3, [r3, #28]
 80040b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040b4:	f040 810c 	bne.w	80042d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80040b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040bc:	2200      	movs	r2, #0
 80040be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80040c2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80040c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80040ca:	4622      	mov	r2, r4
 80040cc:	462b      	mov	r3, r5
 80040ce:	1891      	adds	r1, r2, r2
 80040d0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80040d2:	415b      	adcs	r3, r3
 80040d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80040d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80040da:	4621      	mov	r1, r4
 80040dc:	eb12 0801 	adds.w	r8, r2, r1
 80040e0:	4629      	mov	r1, r5
 80040e2:	eb43 0901 	adc.w	r9, r3, r1
 80040e6:	f04f 0200 	mov.w	r2, #0
 80040ea:	f04f 0300 	mov.w	r3, #0
 80040ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80040f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80040f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80040fa:	4690      	mov	r8, r2
 80040fc:	4699      	mov	r9, r3
 80040fe:	4623      	mov	r3, r4
 8004100:	eb18 0303 	adds.w	r3, r8, r3
 8004104:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004108:	462b      	mov	r3, r5
 800410a:	eb49 0303 	adc.w	r3, r9, r3
 800410e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	2200      	movs	r2, #0
 800411a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800411e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004122:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004126:	460b      	mov	r3, r1
 8004128:	18db      	adds	r3, r3, r3
 800412a:	653b      	str	r3, [r7, #80]	@ 0x50
 800412c:	4613      	mov	r3, r2
 800412e:	eb42 0303 	adc.w	r3, r2, r3
 8004132:	657b      	str	r3, [r7, #84]	@ 0x54
 8004134:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004138:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800413c:	f7fc fd8c 	bl	8000c58 <__aeabi_uldivmod>
 8004140:	4602      	mov	r2, r0
 8004142:	460b      	mov	r3, r1
 8004144:	4b61      	ldr	r3, [pc, #388]	@ (80042cc <UART_SetConfig+0x2d4>)
 8004146:	fba3 2302 	umull	r2, r3, r3, r2
 800414a:	095b      	lsrs	r3, r3, #5
 800414c:	011c      	lsls	r4, r3, #4
 800414e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004152:	2200      	movs	r2, #0
 8004154:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004158:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800415c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004160:	4642      	mov	r2, r8
 8004162:	464b      	mov	r3, r9
 8004164:	1891      	adds	r1, r2, r2
 8004166:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004168:	415b      	adcs	r3, r3
 800416a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800416c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004170:	4641      	mov	r1, r8
 8004172:	eb12 0a01 	adds.w	sl, r2, r1
 8004176:	4649      	mov	r1, r9
 8004178:	eb43 0b01 	adc.w	fp, r3, r1
 800417c:	f04f 0200 	mov.w	r2, #0
 8004180:	f04f 0300 	mov.w	r3, #0
 8004184:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004188:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800418c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004190:	4692      	mov	sl, r2
 8004192:	469b      	mov	fp, r3
 8004194:	4643      	mov	r3, r8
 8004196:	eb1a 0303 	adds.w	r3, sl, r3
 800419a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800419e:	464b      	mov	r3, r9
 80041a0:	eb4b 0303 	adc.w	r3, fp, r3
 80041a4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80041a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80041b4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80041b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80041bc:	460b      	mov	r3, r1
 80041be:	18db      	adds	r3, r3, r3
 80041c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80041c2:	4613      	mov	r3, r2
 80041c4:	eb42 0303 	adc.w	r3, r2, r3
 80041c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80041ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80041ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80041d2:	f7fc fd41 	bl	8000c58 <__aeabi_uldivmod>
 80041d6:	4602      	mov	r2, r0
 80041d8:	460b      	mov	r3, r1
 80041da:	4611      	mov	r1, r2
 80041dc:	4b3b      	ldr	r3, [pc, #236]	@ (80042cc <UART_SetConfig+0x2d4>)
 80041de:	fba3 2301 	umull	r2, r3, r3, r1
 80041e2:	095b      	lsrs	r3, r3, #5
 80041e4:	2264      	movs	r2, #100	@ 0x64
 80041e6:	fb02 f303 	mul.w	r3, r2, r3
 80041ea:	1acb      	subs	r3, r1, r3
 80041ec:	00db      	lsls	r3, r3, #3
 80041ee:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80041f2:	4b36      	ldr	r3, [pc, #216]	@ (80042cc <UART_SetConfig+0x2d4>)
 80041f4:	fba3 2302 	umull	r2, r3, r3, r2
 80041f8:	095b      	lsrs	r3, r3, #5
 80041fa:	005b      	lsls	r3, r3, #1
 80041fc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004200:	441c      	add	r4, r3
 8004202:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004206:	2200      	movs	r2, #0
 8004208:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800420c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004210:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004214:	4642      	mov	r2, r8
 8004216:	464b      	mov	r3, r9
 8004218:	1891      	adds	r1, r2, r2
 800421a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800421c:	415b      	adcs	r3, r3
 800421e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004220:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004224:	4641      	mov	r1, r8
 8004226:	1851      	adds	r1, r2, r1
 8004228:	6339      	str	r1, [r7, #48]	@ 0x30
 800422a:	4649      	mov	r1, r9
 800422c:	414b      	adcs	r3, r1
 800422e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004230:	f04f 0200 	mov.w	r2, #0
 8004234:	f04f 0300 	mov.w	r3, #0
 8004238:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800423c:	4659      	mov	r1, fp
 800423e:	00cb      	lsls	r3, r1, #3
 8004240:	4651      	mov	r1, sl
 8004242:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004246:	4651      	mov	r1, sl
 8004248:	00ca      	lsls	r2, r1, #3
 800424a:	4610      	mov	r0, r2
 800424c:	4619      	mov	r1, r3
 800424e:	4603      	mov	r3, r0
 8004250:	4642      	mov	r2, r8
 8004252:	189b      	adds	r3, r3, r2
 8004254:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004258:	464b      	mov	r3, r9
 800425a:	460a      	mov	r2, r1
 800425c:	eb42 0303 	adc.w	r3, r2, r3
 8004260:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	2200      	movs	r2, #0
 800426c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004270:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004274:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004278:	460b      	mov	r3, r1
 800427a:	18db      	adds	r3, r3, r3
 800427c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800427e:	4613      	mov	r3, r2
 8004280:	eb42 0303 	adc.w	r3, r2, r3
 8004284:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004286:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800428a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800428e:	f7fc fce3 	bl	8000c58 <__aeabi_uldivmod>
 8004292:	4602      	mov	r2, r0
 8004294:	460b      	mov	r3, r1
 8004296:	4b0d      	ldr	r3, [pc, #52]	@ (80042cc <UART_SetConfig+0x2d4>)
 8004298:	fba3 1302 	umull	r1, r3, r3, r2
 800429c:	095b      	lsrs	r3, r3, #5
 800429e:	2164      	movs	r1, #100	@ 0x64
 80042a0:	fb01 f303 	mul.w	r3, r1, r3
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	00db      	lsls	r3, r3, #3
 80042a8:	3332      	adds	r3, #50	@ 0x32
 80042aa:	4a08      	ldr	r2, [pc, #32]	@ (80042cc <UART_SetConfig+0x2d4>)
 80042ac:	fba2 2303 	umull	r2, r3, r2, r3
 80042b0:	095b      	lsrs	r3, r3, #5
 80042b2:	f003 0207 	and.w	r2, r3, #7
 80042b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4422      	add	r2, r4
 80042be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80042c0:	e106      	b.n	80044d0 <UART_SetConfig+0x4d8>
 80042c2:	bf00      	nop
 80042c4:	40011000 	.word	0x40011000
 80042c8:	40011400 	.word	0x40011400
 80042cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80042d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80042d4:	2200      	movs	r2, #0
 80042d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80042da:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80042de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80042e2:	4642      	mov	r2, r8
 80042e4:	464b      	mov	r3, r9
 80042e6:	1891      	adds	r1, r2, r2
 80042e8:	6239      	str	r1, [r7, #32]
 80042ea:	415b      	adcs	r3, r3
 80042ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80042ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80042f2:	4641      	mov	r1, r8
 80042f4:	1854      	adds	r4, r2, r1
 80042f6:	4649      	mov	r1, r9
 80042f8:	eb43 0501 	adc.w	r5, r3, r1
 80042fc:	f04f 0200 	mov.w	r2, #0
 8004300:	f04f 0300 	mov.w	r3, #0
 8004304:	00eb      	lsls	r3, r5, #3
 8004306:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800430a:	00e2      	lsls	r2, r4, #3
 800430c:	4614      	mov	r4, r2
 800430e:	461d      	mov	r5, r3
 8004310:	4643      	mov	r3, r8
 8004312:	18e3      	adds	r3, r4, r3
 8004314:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004318:	464b      	mov	r3, r9
 800431a:	eb45 0303 	adc.w	r3, r5, r3
 800431e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004322:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	2200      	movs	r2, #0
 800432a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800432e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004332:	f04f 0200 	mov.w	r2, #0
 8004336:	f04f 0300 	mov.w	r3, #0
 800433a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800433e:	4629      	mov	r1, r5
 8004340:	008b      	lsls	r3, r1, #2
 8004342:	4621      	mov	r1, r4
 8004344:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004348:	4621      	mov	r1, r4
 800434a:	008a      	lsls	r2, r1, #2
 800434c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004350:	f7fc fc82 	bl	8000c58 <__aeabi_uldivmod>
 8004354:	4602      	mov	r2, r0
 8004356:	460b      	mov	r3, r1
 8004358:	4b60      	ldr	r3, [pc, #384]	@ (80044dc <UART_SetConfig+0x4e4>)
 800435a:	fba3 2302 	umull	r2, r3, r3, r2
 800435e:	095b      	lsrs	r3, r3, #5
 8004360:	011c      	lsls	r4, r3, #4
 8004362:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004366:	2200      	movs	r2, #0
 8004368:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800436c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004370:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004374:	4642      	mov	r2, r8
 8004376:	464b      	mov	r3, r9
 8004378:	1891      	adds	r1, r2, r2
 800437a:	61b9      	str	r1, [r7, #24]
 800437c:	415b      	adcs	r3, r3
 800437e:	61fb      	str	r3, [r7, #28]
 8004380:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004384:	4641      	mov	r1, r8
 8004386:	1851      	adds	r1, r2, r1
 8004388:	6139      	str	r1, [r7, #16]
 800438a:	4649      	mov	r1, r9
 800438c:	414b      	adcs	r3, r1
 800438e:	617b      	str	r3, [r7, #20]
 8004390:	f04f 0200 	mov.w	r2, #0
 8004394:	f04f 0300 	mov.w	r3, #0
 8004398:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800439c:	4659      	mov	r1, fp
 800439e:	00cb      	lsls	r3, r1, #3
 80043a0:	4651      	mov	r1, sl
 80043a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043a6:	4651      	mov	r1, sl
 80043a8:	00ca      	lsls	r2, r1, #3
 80043aa:	4610      	mov	r0, r2
 80043ac:	4619      	mov	r1, r3
 80043ae:	4603      	mov	r3, r0
 80043b0:	4642      	mov	r2, r8
 80043b2:	189b      	adds	r3, r3, r2
 80043b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80043b8:	464b      	mov	r3, r9
 80043ba:	460a      	mov	r2, r1
 80043bc:	eb42 0303 	adc.w	r3, r2, r3
 80043c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80043c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80043ce:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80043d0:	f04f 0200 	mov.w	r2, #0
 80043d4:	f04f 0300 	mov.w	r3, #0
 80043d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80043dc:	4649      	mov	r1, r9
 80043de:	008b      	lsls	r3, r1, #2
 80043e0:	4641      	mov	r1, r8
 80043e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80043e6:	4641      	mov	r1, r8
 80043e8:	008a      	lsls	r2, r1, #2
 80043ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80043ee:	f7fc fc33 	bl	8000c58 <__aeabi_uldivmod>
 80043f2:	4602      	mov	r2, r0
 80043f4:	460b      	mov	r3, r1
 80043f6:	4611      	mov	r1, r2
 80043f8:	4b38      	ldr	r3, [pc, #224]	@ (80044dc <UART_SetConfig+0x4e4>)
 80043fa:	fba3 2301 	umull	r2, r3, r3, r1
 80043fe:	095b      	lsrs	r3, r3, #5
 8004400:	2264      	movs	r2, #100	@ 0x64
 8004402:	fb02 f303 	mul.w	r3, r2, r3
 8004406:	1acb      	subs	r3, r1, r3
 8004408:	011b      	lsls	r3, r3, #4
 800440a:	3332      	adds	r3, #50	@ 0x32
 800440c:	4a33      	ldr	r2, [pc, #204]	@ (80044dc <UART_SetConfig+0x4e4>)
 800440e:	fba2 2303 	umull	r2, r3, r2, r3
 8004412:	095b      	lsrs	r3, r3, #5
 8004414:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004418:	441c      	add	r4, r3
 800441a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800441e:	2200      	movs	r2, #0
 8004420:	673b      	str	r3, [r7, #112]	@ 0x70
 8004422:	677a      	str	r2, [r7, #116]	@ 0x74
 8004424:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004428:	4642      	mov	r2, r8
 800442a:	464b      	mov	r3, r9
 800442c:	1891      	adds	r1, r2, r2
 800442e:	60b9      	str	r1, [r7, #8]
 8004430:	415b      	adcs	r3, r3
 8004432:	60fb      	str	r3, [r7, #12]
 8004434:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004438:	4641      	mov	r1, r8
 800443a:	1851      	adds	r1, r2, r1
 800443c:	6039      	str	r1, [r7, #0]
 800443e:	4649      	mov	r1, r9
 8004440:	414b      	adcs	r3, r1
 8004442:	607b      	str	r3, [r7, #4]
 8004444:	f04f 0200 	mov.w	r2, #0
 8004448:	f04f 0300 	mov.w	r3, #0
 800444c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004450:	4659      	mov	r1, fp
 8004452:	00cb      	lsls	r3, r1, #3
 8004454:	4651      	mov	r1, sl
 8004456:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800445a:	4651      	mov	r1, sl
 800445c:	00ca      	lsls	r2, r1, #3
 800445e:	4610      	mov	r0, r2
 8004460:	4619      	mov	r1, r3
 8004462:	4603      	mov	r3, r0
 8004464:	4642      	mov	r2, r8
 8004466:	189b      	adds	r3, r3, r2
 8004468:	66bb      	str	r3, [r7, #104]	@ 0x68
 800446a:	464b      	mov	r3, r9
 800446c:	460a      	mov	r2, r1
 800446e:	eb42 0303 	adc.w	r3, r2, r3
 8004472:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	2200      	movs	r2, #0
 800447c:	663b      	str	r3, [r7, #96]	@ 0x60
 800447e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004480:	f04f 0200 	mov.w	r2, #0
 8004484:	f04f 0300 	mov.w	r3, #0
 8004488:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800448c:	4649      	mov	r1, r9
 800448e:	008b      	lsls	r3, r1, #2
 8004490:	4641      	mov	r1, r8
 8004492:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004496:	4641      	mov	r1, r8
 8004498:	008a      	lsls	r2, r1, #2
 800449a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800449e:	f7fc fbdb 	bl	8000c58 <__aeabi_uldivmod>
 80044a2:	4602      	mov	r2, r0
 80044a4:	460b      	mov	r3, r1
 80044a6:	4b0d      	ldr	r3, [pc, #52]	@ (80044dc <UART_SetConfig+0x4e4>)
 80044a8:	fba3 1302 	umull	r1, r3, r3, r2
 80044ac:	095b      	lsrs	r3, r3, #5
 80044ae:	2164      	movs	r1, #100	@ 0x64
 80044b0:	fb01 f303 	mul.w	r3, r1, r3
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	011b      	lsls	r3, r3, #4
 80044b8:	3332      	adds	r3, #50	@ 0x32
 80044ba:	4a08      	ldr	r2, [pc, #32]	@ (80044dc <UART_SetConfig+0x4e4>)
 80044bc:	fba2 2303 	umull	r2, r3, r2, r3
 80044c0:	095b      	lsrs	r3, r3, #5
 80044c2:	f003 020f 	and.w	r2, r3, #15
 80044c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4422      	add	r2, r4
 80044ce:	609a      	str	r2, [r3, #8]
}
 80044d0:	bf00      	nop
 80044d2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80044d6:	46bd      	mov	sp, r7
 80044d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80044dc:	51eb851f 	.word	0x51eb851f

080044e0 <__cvt>:
 80044e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044e4:	ec57 6b10 	vmov	r6, r7, d0
 80044e8:	2f00      	cmp	r7, #0
 80044ea:	460c      	mov	r4, r1
 80044ec:	4619      	mov	r1, r3
 80044ee:	463b      	mov	r3, r7
 80044f0:	bfbb      	ittet	lt
 80044f2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80044f6:	461f      	movlt	r7, r3
 80044f8:	2300      	movge	r3, #0
 80044fa:	232d      	movlt	r3, #45	@ 0x2d
 80044fc:	700b      	strb	r3, [r1, #0]
 80044fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004500:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004504:	4691      	mov	r9, r2
 8004506:	f023 0820 	bic.w	r8, r3, #32
 800450a:	bfbc      	itt	lt
 800450c:	4632      	movlt	r2, r6
 800450e:	4616      	movlt	r6, r2
 8004510:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004514:	d005      	beq.n	8004522 <__cvt+0x42>
 8004516:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800451a:	d100      	bne.n	800451e <__cvt+0x3e>
 800451c:	3401      	adds	r4, #1
 800451e:	2102      	movs	r1, #2
 8004520:	e000      	b.n	8004524 <__cvt+0x44>
 8004522:	2103      	movs	r1, #3
 8004524:	ab03      	add	r3, sp, #12
 8004526:	9301      	str	r3, [sp, #4]
 8004528:	ab02      	add	r3, sp, #8
 800452a:	9300      	str	r3, [sp, #0]
 800452c:	ec47 6b10 	vmov	d0, r6, r7
 8004530:	4653      	mov	r3, sl
 8004532:	4622      	mov	r2, r4
 8004534:	f000 fe5c 	bl	80051f0 <_dtoa_r>
 8004538:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800453c:	4605      	mov	r5, r0
 800453e:	d119      	bne.n	8004574 <__cvt+0x94>
 8004540:	f019 0f01 	tst.w	r9, #1
 8004544:	d00e      	beq.n	8004564 <__cvt+0x84>
 8004546:	eb00 0904 	add.w	r9, r0, r4
 800454a:	2200      	movs	r2, #0
 800454c:	2300      	movs	r3, #0
 800454e:	4630      	mov	r0, r6
 8004550:	4639      	mov	r1, r7
 8004552:	f7fc fac1 	bl	8000ad8 <__aeabi_dcmpeq>
 8004556:	b108      	cbz	r0, 800455c <__cvt+0x7c>
 8004558:	f8cd 900c 	str.w	r9, [sp, #12]
 800455c:	2230      	movs	r2, #48	@ 0x30
 800455e:	9b03      	ldr	r3, [sp, #12]
 8004560:	454b      	cmp	r3, r9
 8004562:	d31e      	bcc.n	80045a2 <__cvt+0xc2>
 8004564:	9b03      	ldr	r3, [sp, #12]
 8004566:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004568:	1b5b      	subs	r3, r3, r5
 800456a:	4628      	mov	r0, r5
 800456c:	6013      	str	r3, [r2, #0]
 800456e:	b004      	add	sp, #16
 8004570:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004574:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004578:	eb00 0904 	add.w	r9, r0, r4
 800457c:	d1e5      	bne.n	800454a <__cvt+0x6a>
 800457e:	7803      	ldrb	r3, [r0, #0]
 8004580:	2b30      	cmp	r3, #48	@ 0x30
 8004582:	d10a      	bne.n	800459a <__cvt+0xba>
 8004584:	2200      	movs	r2, #0
 8004586:	2300      	movs	r3, #0
 8004588:	4630      	mov	r0, r6
 800458a:	4639      	mov	r1, r7
 800458c:	f7fc faa4 	bl	8000ad8 <__aeabi_dcmpeq>
 8004590:	b918      	cbnz	r0, 800459a <__cvt+0xba>
 8004592:	f1c4 0401 	rsb	r4, r4, #1
 8004596:	f8ca 4000 	str.w	r4, [sl]
 800459a:	f8da 3000 	ldr.w	r3, [sl]
 800459e:	4499      	add	r9, r3
 80045a0:	e7d3      	b.n	800454a <__cvt+0x6a>
 80045a2:	1c59      	adds	r1, r3, #1
 80045a4:	9103      	str	r1, [sp, #12]
 80045a6:	701a      	strb	r2, [r3, #0]
 80045a8:	e7d9      	b.n	800455e <__cvt+0x7e>

080045aa <__exponent>:
 80045aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80045ac:	2900      	cmp	r1, #0
 80045ae:	bfba      	itte	lt
 80045b0:	4249      	neglt	r1, r1
 80045b2:	232d      	movlt	r3, #45	@ 0x2d
 80045b4:	232b      	movge	r3, #43	@ 0x2b
 80045b6:	2909      	cmp	r1, #9
 80045b8:	7002      	strb	r2, [r0, #0]
 80045ba:	7043      	strb	r3, [r0, #1]
 80045bc:	dd29      	ble.n	8004612 <__exponent+0x68>
 80045be:	f10d 0307 	add.w	r3, sp, #7
 80045c2:	461d      	mov	r5, r3
 80045c4:	270a      	movs	r7, #10
 80045c6:	461a      	mov	r2, r3
 80045c8:	fbb1 f6f7 	udiv	r6, r1, r7
 80045cc:	fb07 1416 	mls	r4, r7, r6, r1
 80045d0:	3430      	adds	r4, #48	@ 0x30
 80045d2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80045d6:	460c      	mov	r4, r1
 80045d8:	2c63      	cmp	r4, #99	@ 0x63
 80045da:	f103 33ff 	add.w	r3, r3, #4294967295
 80045de:	4631      	mov	r1, r6
 80045e0:	dcf1      	bgt.n	80045c6 <__exponent+0x1c>
 80045e2:	3130      	adds	r1, #48	@ 0x30
 80045e4:	1e94      	subs	r4, r2, #2
 80045e6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80045ea:	1c41      	adds	r1, r0, #1
 80045ec:	4623      	mov	r3, r4
 80045ee:	42ab      	cmp	r3, r5
 80045f0:	d30a      	bcc.n	8004608 <__exponent+0x5e>
 80045f2:	f10d 0309 	add.w	r3, sp, #9
 80045f6:	1a9b      	subs	r3, r3, r2
 80045f8:	42ac      	cmp	r4, r5
 80045fa:	bf88      	it	hi
 80045fc:	2300      	movhi	r3, #0
 80045fe:	3302      	adds	r3, #2
 8004600:	4403      	add	r3, r0
 8004602:	1a18      	subs	r0, r3, r0
 8004604:	b003      	add	sp, #12
 8004606:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004608:	f813 6b01 	ldrb.w	r6, [r3], #1
 800460c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004610:	e7ed      	b.n	80045ee <__exponent+0x44>
 8004612:	2330      	movs	r3, #48	@ 0x30
 8004614:	3130      	adds	r1, #48	@ 0x30
 8004616:	7083      	strb	r3, [r0, #2]
 8004618:	70c1      	strb	r1, [r0, #3]
 800461a:	1d03      	adds	r3, r0, #4
 800461c:	e7f1      	b.n	8004602 <__exponent+0x58>
	...

08004620 <_printf_float>:
 8004620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004624:	b08d      	sub	sp, #52	@ 0x34
 8004626:	460c      	mov	r4, r1
 8004628:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800462c:	4616      	mov	r6, r2
 800462e:	461f      	mov	r7, r3
 8004630:	4605      	mov	r5, r0
 8004632:	f000 fcdb 	bl	8004fec <_localeconv_r>
 8004636:	6803      	ldr	r3, [r0, #0]
 8004638:	9304      	str	r3, [sp, #16]
 800463a:	4618      	mov	r0, r3
 800463c:	f7fb fe20 	bl	8000280 <strlen>
 8004640:	2300      	movs	r3, #0
 8004642:	930a      	str	r3, [sp, #40]	@ 0x28
 8004644:	f8d8 3000 	ldr.w	r3, [r8]
 8004648:	9005      	str	r0, [sp, #20]
 800464a:	3307      	adds	r3, #7
 800464c:	f023 0307 	bic.w	r3, r3, #7
 8004650:	f103 0208 	add.w	r2, r3, #8
 8004654:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004658:	f8d4 b000 	ldr.w	fp, [r4]
 800465c:	f8c8 2000 	str.w	r2, [r8]
 8004660:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004664:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004668:	9307      	str	r3, [sp, #28]
 800466a:	f8cd 8018 	str.w	r8, [sp, #24]
 800466e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004672:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004676:	4b9c      	ldr	r3, [pc, #624]	@ (80048e8 <_printf_float+0x2c8>)
 8004678:	f04f 32ff 	mov.w	r2, #4294967295
 800467c:	f7fc fa5e 	bl	8000b3c <__aeabi_dcmpun>
 8004680:	bb70      	cbnz	r0, 80046e0 <_printf_float+0xc0>
 8004682:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004686:	4b98      	ldr	r3, [pc, #608]	@ (80048e8 <_printf_float+0x2c8>)
 8004688:	f04f 32ff 	mov.w	r2, #4294967295
 800468c:	f7fc fa38 	bl	8000b00 <__aeabi_dcmple>
 8004690:	bb30      	cbnz	r0, 80046e0 <_printf_float+0xc0>
 8004692:	2200      	movs	r2, #0
 8004694:	2300      	movs	r3, #0
 8004696:	4640      	mov	r0, r8
 8004698:	4649      	mov	r1, r9
 800469a:	f7fc fa27 	bl	8000aec <__aeabi_dcmplt>
 800469e:	b110      	cbz	r0, 80046a6 <_printf_float+0x86>
 80046a0:	232d      	movs	r3, #45	@ 0x2d
 80046a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80046a6:	4a91      	ldr	r2, [pc, #580]	@ (80048ec <_printf_float+0x2cc>)
 80046a8:	4b91      	ldr	r3, [pc, #580]	@ (80048f0 <_printf_float+0x2d0>)
 80046aa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80046ae:	bf94      	ite	ls
 80046b0:	4690      	movls	r8, r2
 80046b2:	4698      	movhi	r8, r3
 80046b4:	2303      	movs	r3, #3
 80046b6:	6123      	str	r3, [r4, #16]
 80046b8:	f02b 0304 	bic.w	r3, fp, #4
 80046bc:	6023      	str	r3, [r4, #0]
 80046be:	f04f 0900 	mov.w	r9, #0
 80046c2:	9700      	str	r7, [sp, #0]
 80046c4:	4633      	mov	r3, r6
 80046c6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80046c8:	4621      	mov	r1, r4
 80046ca:	4628      	mov	r0, r5
 80046cc:	f000 f9d2 	bl	8004a74 <_printf_common>
 80046d0:	3001      	adds	r0, #1
 80046d2:	f040 808d 	bne.w	80047f0 <_printf_float+0x1d0>
 80046d6:	f04f 30ff 	mov.w	r0, #4294967295
 80046da:	b00d      	add	sp, #52	@ 0x34
 80046dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046e0:	4642      	mov	r2, r8
 80046e2:	464b      	mov	r3, r9
 80046e4:	4640      	mov	r0, r8
 80046e6:	4649      	mov	r1, r9
 80046e8:	f7fc fa28 	bl	8000b3c <__aeabi_dcmpun>
 80046ec:	b140      	cbz	r0, 8004700 <_printf_float+0xe0>
 80046ee:	464b      	mov	r3, r9
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	bfbc      	itt	lt
 80046f4:	232d      	movlt	r3, #45	@ 0x2d
 80046f6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80046fa:	4a7e      	ldr	r2, [pc, #504]	@ (80048f4 <_printf_float+0x2d4>)
 80046fc:	4b7e      	ldr	r3, [pc, #504]	@ (80048f8 <_printf_float+0x2d8>)
 80046fe:	e7d4      	b.n	80046aa <_printf_float+0x8a>
 8004700:	6863      	ldr	r3, [r4, #4]
 8004702:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004706:	9206      	str	r2, [sp, #24]
 8004708:	1c5a      	adds	r2, r3, #1
 800470a:	d13b      	bne.n	8004784 <_printf_float+0x164>
 800470c:	2306      	movs	r3, #6
 800470e:	6063      	str	r3, [r4, #4]
 8004710:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004714:	2300      	movs	r3, #0
 8004716:	6022      	str	r2, [r4, #0]
 8004718:	9303      	str	r3, [sp, #12]
 800471a:	ab0a      	add	r3, sp, #40	@ 0x28
 800471c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004720:	ab09      	add	r3, sp, #36	@ 0x24
 8004722:	9300      	str	r3, [sp, #0]
 8004724:	6861      	ldr	r1, [r4, #4]
 8004726:	ec49 8b10 	vmov	d0, r8, r9
 800472a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800472e:	4628      	mov	r0, r5
 8004730:	f7ff fed6 	bl	80044e0 <__cvt>
 8004734:	9b06      	ldr	r3, [sp, #24]
 8004736:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004738:	2b47      	cmp	r3, #71	@ 0x47
 800473a:	4680      	mov	r8, r0
 800473c:	d129      	bne.n	8004792 <_printf_float+0x172>
 800473e:	1cc8      	adds	r0, r1, #3
 8004740:	db02      	blt.n	8004748 <_printf_float+0x128>
 8004742:	6863      	ldr	r3, [r4, #4]
 8004744:	4299      	cmp	r1, r3
 8004746:	dd41      	ble.n	80047cc <_printf_float+0x1ac>
 8004748:	f1aa 0a02 	sub.w	sl, sl, #2
 800474c:	fa5f fa8a 	uxtb.w	sl, sl
 8004750:	3901      	subs	r1, #1
 8004752:	4652      	mov	r2, sl
 8004754:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004758:	9109      	str	r1, [sp, #36]	@ 0x24
 800475a:	f7ff ff26 	bl	80045aa <__exponent>
 800475e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004760:	1813      	adds	r3, r2, r0
 8004762:	2a01      	cmp	r2, #1
 8004764:	4681      	mov	r9, r0
 8004766:	6123      	str	r3, [r4, #16]
 8004768:	dc02      	bgt.n	8004770 <_printf_float+0x150>
 800476a:	6822      	ldr	r2, [r4, #0]
 800476c:	07d2      	lsls	r2, r2, #31
 800476e:	d501      	bpl.n	8004774 <_printf_float+0x154>
 8004770:	3301      	adds	r3, #1
 8004772:	6123      	str	r3, [r4, #16]
 8004774:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004778:	2b00      	cmp	r3, #0
 800477a:	d0a2      	beq.n	80046c2 <_printf_float+0xa2>
 800477c:	232d      	movs	r3, #45	@ 0x2d
 800477e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004782:	e79e      	b.n	80046c2 <_printf_float+0xa2>
 8004784:	9a06      	ldr	r2, [sp, #24]
 8004786:	2a47      	cmp	r2, #71	@ 0x47
 8004788:	d1c2      	bne.n	8004710 <_printf_float+0xf0>
 800478a:	2b00      	cmp	r3, #0
 800478c:	d1c0      	bne.n	8004710 <_printf_float+0xf0>
 800478e:	2301      	movs	r3, #1
 8004790:	e7bd      	b.n	800470e <_printf_float+0xee>
 8004792:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004796:	d9db      	bls.n	8004750 <_printf_float+0x130>
 8004798:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800479c:	d118      	bne.n	80047d0 <_printf_float+0x1b0>
 800479e:	2900      	cmp	r1, #0
 80047a0:	6863      	ldr	r3, [r4, #4]
 80047a2:	dd0b      	ble.n	80047bc <_printf_float+0x19c>
 80047a4:	6121      	str	r1, [r4, #16]
 80047a6:	b913      	cbnz	r3, 80047ae <_printf_float+0x18e>
 80047a8:	6822      	ldr	r2, [r4, #0]
 80047aa:	07d0      	lsls	r0, r2, #31
 80047ac:	d502      	bpl.n	80047b4 <_printf_float+0x194>
 80047ae:	3301      	adds	r3, #1
 80047b0:	440b      	add	r3, r1
 80047b2:	6123      	str	r3, [r4, #16]
 80047b4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80047b6:	f04f 0900 	mov.w	r9, #0
 80047ba:	e7db      	b.n	8004774 <_printf_float+0x154>
 80047bc:	b913      	cbnz	r3, 80047c4 <_printf_float+0x1a4>
 80047be:	6822      	ldr	r2, [r4, #0]
 80047c0:	07d2      	lsls	r2, r2, #31
 80047c2:	d501      	bpl.n	80047c8 <_printf_float+0x1a8>
 80047c4:	3302      	adds	r3, #2
 80047c6:	e7f4      	b.n	80047b2 <_printf_float+0x192>
 80047c8:	2301      	movs	r3, #1
 80047ca:	e7f2      	b.n	80047b2 <_printf_float+0x192>
 80047cc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80047d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80047d2:	4299      	cmp	r1, r3
 80047d4:	db05      	blt.n	80047e2 <_printf_float+0x1c2>
 80047d6:	6823      	ldr	r3, [r4, #0]
 80047d8:	6121      	str	r1, [r4, #16]
 80047da:	07d8      	lsls	r0, r3, #31
 80047dc:	d5ea      	bpl.n	80047b4 <_printf_float+0x194>
 80047de:	1c4b      	adds	r3, r1, #1
 80047e0:	e7e7      	b.n	80047b2 <_printf_float+0x192>
 80047e2:	2900      	cmp	r1, #0
 80047e4:	bfd4      	ite	le
 80047e6:	f1c1 0202 	rsble	r2, r1, #2
 80047ea:	2201      	movgt	r2, #1
 80047ec:	4413      	add	r3, r2
 80047ee:	e7e0      	b.n	80047b2 <_printf_float+0x192>
 80047f0:	6823      	ldr	r3, [r4, #0]
 80047f2:	055a      	lsls	r2, r3, #21
 80047f4:	d407      	bmi.n	8004806 <_printf_float+0x1e6>
 80047f6:	6923      	ldr	r3, [r4, #16]
 80047f8:	4642      	mov	r2, r8
 80047fa:	4631      	mov	r1, r6
 80047fc:	4628      	mov	r0, r5
 80047fe:	47b8      	blx	r7
 8004800:	3001      	adds	r0, #1
 8004802:	d12b      	bne.n	800485c <_printf_float+0x23c>
 8004804:	e767      	b.n	80046d6 <_printf_float+0xb6>
 8004806:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800480a:	f240 80dd 	bls.w	80049c8 <_printf_float+0x3a8>
 800480e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004812:	2200      	movs	r2, #0
 8004814:	2300      	movs	r3, #0
 8004816:	f7fc f95f 	bl	8000ad8 <__aeabi_dcmpeq>
 800481a:	2800      	cmp	r0, #0
 800481c:	d033      	beq.n	8004886 <_printf_float+0x266>
 800481e:	4a37      	ldr	r2, [pc, #220]	@ (80048fc <_printf_float+0x2dc>)
 8004820:	2301      	movs	r3, #1
 8004822:	4631      	mov	r1, r6
 8004824:	4628      	mov	r0, r5
 8004826:	47b8      	blx	r7
 8004828:	3001      	adds	r0, #1
 800482a:	f43f af54 	beq.w	80046d6 <_printf_float+0xb6>
 800482e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004832:	4543      	cmp	r3, r8
 8004834:	db02      	blt.n	800483c <_printf_float+0x21c>
 8004836:	6823      	ldr	r3, [r4, #0]
 8004838:	07d8      	lsls	r0, r3, #31
 800483a:	d50f      	bpl.n	800485c <_printf_float+0x23c>
 800483c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004840:	4631      	mov	r1, r6
 8004842:	4628      	mov	r0, r5
 8004844:	47b8      	blx	r7
 8004846:	3001      	adds	r0, #1
 8004848:	f43f af45 	beq.w	80046d6 <_printf_float+0xb6>
 800484c:	f04f 0900 	mov.w	r9, #0
 8004850:	f108 38ff 	add.w	r8, r8, #4294967295
 8004854:	f104 0a1a 	add.w	sl, r4, #26
 8004858:	45c8      	cmp	r8, r9
 800485a:	dc09      	bgt.n	8004870 <_printf_float+0x250>
 800485c:	6823      	ldr	r3, [r4, #0]
 800485e:	079b      	lsls	r3, r3, #30
 8004860:	f100 8103 	bmi.w	8004a6a <_printf_float+0x44a>
 8004864:	68e0      	ldr	r0, [r4, #12]
 8004866:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004868:	4298      	cmp	r0, r3
 800486a:	bfb8      	it	lt
 800486c:	4618      	movlt	r0, r3
 800486e:	e734      	b.n	80046da <_printf_float+0xba>
 8004870:	2301      	movs	r3, #1
 8004872:	4652      	mov	r2, sl
 8004874:	4631      	mov	r1, r6
 8004876:	4628      	mov	r0, r5
 8004878:	47b8      	blx	r7
 800487a:	3001      	adds	r0, #1
 800487c:	f43f af2b 	beq.w	80046d6 <_printf_float+0xb6>
 8004880:	f109 0901 	add.w	r9, r9, #1
 8004884:	e7e8      	b.n	8004858 <_printf_float+0x238>
 8004886:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004888:	2b00      	cmp	r3, #0
 800488a:	dc39      	bgt.n	8004900 <_printf_float+0x2e0>
 800488c:	4a1b      	ldr	r2, [pc, #108]	@ (80048fc <_printf_float+0x2dc>)
 800488e:	2301      	movs	r3, #1
 8004890:	4631      	mov	r1, r6
 8004892:	4628      	mov	r0, r5
 8004894:	47b8      	blx	r7
 8004896:	3001      	adds	r0, #1
 8004898:	f43f af1d 	beq.w	80046d6 <_printf_float+0xb6>
 800489c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80048a0:	ea59 0303 	orrs.w	r3, r9, r3
 80048a4:	d102      	bne.n	80048ac <_printf_float+0x28c>
 80048a6:	6823      	ldr	r3, [r4, #0]
 80048a8:	07d9      	lsls	r1, r3, #31
 80048aa:	d5d7      	bpl.n	800485c <_printf_float+0x23c>
 80048ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80048b0:	4631      	mov	r1, r6
 80048b2:	4628      	mov	r0, r5
 80048b4:	47b8      	blx	r7
 80048b6:	3001      	adds	r0, #1
 80048b8:	f43f af0d 	beq.w	80046d6 <_printf_float+0xb6>
 80048bc:	f04f 0a00 	mov.w	sl, #0
 80048c0:	f104 0b1a 	add.w	fp, r4, #26
 80048c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048c6:	425b      	negs	r3, r3
 80048c8:	4553      	cmp	r3, sl
 80048ca:	dc01      	bgt.n	80048d0 <_printf_float+0x2b0>
 80048cc:	464b      	mov	r3, r9
 80048ce:	e793      	b.n	80047f8 <_printf_float+0x1d8>
 80048d0:	2301      	movs	r3, #1
 80048d2:	465a      	mov	r2, fp
 80048d4:	4631      	mov	r1, r6
 80048d6:	4628      	mov	r0, r5
 80048d8:	47b8      	blx	r7
 80048da:	3001      	adds	r0, #1
 80048dc:	f43f aefb 	beq.w	80046d6 <_printf_float+0xb6>
 80048e0:	f10a 0a01 	add.w	sl, sl, #1
 80048e4:	e7ee      	b.n	80048c4 <_printf_float+0x2a4>
 80048e6:	bf00      	nop
 80048e8:	7fefffff 	.word	0x7fefffff
 80048ec:	080071bc 	.word	0x080071bc
 80048f0:	080071c0 	.word	0x080071c0
 80048f4:	080071c4 	.word	0x080071c4
 80048f8:	080071c8 	.word	0x080071c8
 80048fc:	080071cc 	.word	0x080071cc
 8004900:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004902:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004906:	4553      	cmp	r3, sl
 8004908:	bfa8      	it	ge
 800490a:	4653      	movge	r3, sl
 800490c:	2b00      	cmp	r3, #0
 800490e:	4699      	mov	r9, r3
 8004910:	dc36      	bgt.n	8004980 <_printf_float+0x360>
 8004912:	f04f 0b00 	mov.w	fp, #0
 8004916:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800491a:	f104 021a 	add.w	r2, r4, #26
 800491e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004920:	9306      	str	r3, [sp, #24]
 8004922:	eba3 0309 	sub.w	r3, r3, r9
 8004926:	455b      	cmp	r3, fp
 8004928:	dc31      	bgt.n	800498e <_printf_float+0x36e>
 800492a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800492c:	459a      	cmp	sl, r3
 800492e:	dc3a      	bgt.n	80049a6 <_printf_float+0x386>
 8004930:	6823      	ldr	r3, [r4, #0]
 8004932:	07da      	lsls	r2, r3, #31
 8004934:	d437      	bmi.n	80049a6 <_printf_float+0x386>
 8004936:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004938:	ebaa 0903 	sub.w	r9, sl, r3
 800493c:	9b06      	ldr	r3, [sp, #24]
 800493e:	ebaa 0303 	sub.w	r3, sl, r3
 8004942:	4599      	cmp	r9, r3
 8004944:	bfa8      	it	ge
 8004946:	4699      	movge	r9, r3
 8004948:	f1b9 0f00 	cmp.w	r9, #0
 800494c:	dc33      	bgt.n	80049b6 <_printf_float+0x396>
 800494e:	f04f 0800 	mov.w	r8, #0
 8004952:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004956:	f104 0b1a 	add.w	fp, r4, #26
 800495a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800495c:	ebaa 0303 	sub.w	r3, sl, r3
 8004960:	eba3 0309 	sub.w	r3, r3, r9
 8004964:	4543      	cmp	r3, r8
 8004966:	f77f af79 	ble.w	800485c <_printf_float+0x23c>
 800496a:	2301      	movs	r3, #1
 800496c:	465a      	mov	r2, fp
 800496e:	4631      	mov	r1, r6
 8004970:	4628      	mov	r0, r5
 8004972:	47b8      	blx	r7
 8004974:	3001      	adds	r0, #1
 8004976:	f43f aeae 	beq.w	80046d6 <_printf_float+0xb6>
 800497a:	f108 0801 	add.w	r8, r8, #1
 800497e:	e7ec      	b.n	800495a <_printf_float+0x33a>
 8004980:	4642      	mov	r2, r8
 8004982:	4631      	mov	r1, r6
 8004984:	4628      	mov	r0, r5
 8004986:	47b8      	blx	r7
 8004988:	3001      	adds	r0, #1
 800498a:	d1c2      	bne.n	8004912 <_printf_float+0x2f2>
 800498c:	e6a3      	b.n	80046d6 <_printf_float+0xb6>
 800498e:	2301      	movs	r3, #1
 8004990:	4631      	mov	r1, r6
 8004992:	4628      	mov	r0, r5
 8004994:	9206      	str	r2, [sp, #24]
 8004996:	47b8      	blx	r7
 8004998:	3001      	adds	r0, #1
 800499a:	f43f ae9c 	beq.w	80046d6 <_printf_float+0xb6>
 800499e:	9a06      	ldr	r2, [sp, #24]
 80049a0:	f10b 0b01 	add.w	fp, fp, #1
 80049a4:	e7bb      	b.n	800491e <_printf_float+0x2fe>
 80049a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80049aa:	4631      	mov	r1, r6
 80049ac:	4628      	mov	r0, r5
 80049ae:	47b8      	blx	r7
 80049b0:	3001      	adds	r0, #1
 80049b2:	d1c0      	bne.n	8004936 <_printf_float+0x316>
 80049b4:	e68f      	b.n	80046d6 <_printf_float+0xb6>
 80049b6:	9a06      	ldr	r2, [sp, #24]
 80049b8:	464b      	mov	r3, r9
 80049ba:	4442      	add	r2, r8
 80049bc:	4631      	mov	r1, r6
 80049be:	4628      	mov	r0, r5
 80049c0:	47b8      	blx	r7
 80049c2:	3001      	adds	r0, #1
 80049c4:	d1c3      	bne.n	800494e <_printf_float+0x32e>
 80049c6:	e686      	b.n	80046d6 <_printf_float+0xb6>
 80049c8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80049cc:	f1ba 0f01 	cmp.w	sl, #1
 80049d0:	dc01      	bgt.n	80049d6 <_printf_float+0x3b6>
 80049d2:	07db      	lsls	r3, r3, #31
 80049d4:	d536      	bpl.n	8004a44 <_printf_float+0x424>
 80049d6:	2301      	movs	r3, #1
 80049d8:	4642      	mov	r2, r8
 80049da:	4631      	mov	r1, r6
 80049dc:	4628      	mov	r0, r5
 80049de:	47b8      	blx	r7
 80049e0:	3001      	adds	r0, #1
 80049e2:	f43f ae78 	beq.w	80046d6 <_printf_float+0xb6>
 80049e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80049ea:	4631      	mov	r1, r6
 80049ec:	4628      	mov	r0, r5
 80049ee:	47b8      	blx	r7
 80049f0:	3001      	adds	r0, #1
 80049f2:	f43f ae70 	beq.w	80046d6 <_printf_float+0xb6>
 80049f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80049fa:	2200      	movs	r2, #0
 80049fc:	2300      	movs	r3, #0
 80049fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004a02:	f7fc f869 	bl	8000ad8 <__aeabi_dcmpeq>
 8004a06:	b9c0      	cbnz	r0, 8004a3a <_printf_float+0x41a>
 8004a08:	4653      	mov	r3, sl
 8004a0a:	f108 0201 	add.w	r2, r8, #1
 8004a0e:	4631      	mov	r1, r6
 8004a10:	4628      	mov	r0, r5
 8004a12:	47b8      	blx	r7
 8004a14:	3001      	adds	r0, #1
 8004a16:	d10c      	bne.n	8004a32 <_printf_float+0x412>
 8004a18:	e65d      	b.n	80046d6 <_printf_float+0xb6>
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	465a      	mov	r2, fp
 8004a1e:	4631      	mov	r1, r6
 8004a20:	4628      	mov	r0, r5
 8004a22:	47b8      	blx	r7
 8004a24:	3001      	adds	r0, #1
 8004a26:	f43f ae56 	beq.w	80046d6 <_printf_float+0xb6>
 8004a2a:	f108 0801 	add.w	r8, r8, #1
 8004a2e:	45d0      	cmp	r8, sl
 8004a30:	dbf3      	blt.n	8004a1a <_printf_float+0x3fa>
 8004a32:	464b      	mov	r3, r9
 8004a34:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004a38:	e6df      	b.n	80047fa <_printf_float+0x1da>
 8004a3a:	f04f 0800 	mov.w	r8, #0
 8004a3e:	f104 0b1a 	add.w	fp, r4, #26
 8004a42:	e7f4      	b.n	8004a2e <_printf_float+0x40e>
 8004a44:	2301      	movs	r3, #1
 8004a46:	4642      	mov	r2, r8
 8004a48:	e7e1      	b.n	8004a0e <_printf_float+0x3ee>
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	464a      	mov	r2, r9
 8004a4e:	4631      	mov	r1, r6
 8004a50:	4628      	mov	r0, r5
 8004a52:	47b8      	blx	r7
 8004a54:	3001      	adds	r0, #1
 8004a56:	f43f ae3e 	beq.w	80046d6 <_printf_float+0xb6>
 8004a5a:	f108 0801 	add.w	r8, r8, #1
 8004a5e:	68e3      	ldr	r3, [r4, #12]
 8004a60:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004a62:	1a5b      	subs	r3, r3, r1
 8004a64:	4543      	cmp	r3, r8
 8004a66:	dcf0      	bgt.n	8004a4a <_printf_float+0x42a>
 8004a68:	e6fc      	b.n	8004864 <_printf_float+0x244>
 8004a6a:	f04f 0800 	mov.w	r8, #0
 8004a6e:	f104 0919 	add.w	r9, r4, #25
 8004a72:	e7f4      	b.n	8004a5e <_printf_float+0x43e>

08004a74 <_printf_common>:
 8004a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a78:	4616      	mov	r6, r2
 8004a7a:	4698      	mov	r8, r3
 8004a7c:	688a      	ldr	r2, [r1, #8]
 8004a7e:	690b      	ldr	r3, [r1, #16]
 8004a80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004a84:	4293      	cmp	r3, r2
 8004a86:	bfb8      	it	lt
 8004a88:	4613      	movlt	r3, r2
 8004a8a:	6033      	str	r3, [r6, #0]
 8004a8c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004a90:	4607      	mov	r7, r0
 8004a92:	460c      	mov	r4, r1
 8004a94:	b10a      	cbz	r2, 8004a9a <_printf_common+0x26>
 8004a96:	3301      	adds	r3, #1
 8004a98:	6033      	str	r3, [r6, #0]
 8004a9a:	6823      	ldr	r3, [r4, #0]
 8004a9c:	0699      	lsls	r1, r3, #26
 8004a9e:	bf42      	ittt	mi
 8004aa0:	6833      	ldrmi	r3, [r6, #0]
 8004aa2:	3302      	addmi	r3, #2
 8004aa4:	6033      	strmi	r3, [r6, #0]
 8004aa6:	6825      	ldr	r5, [r4, #0]
 8004aa8:	f015 0506 	ands.w	r5, r5, #6
 8004aac:	d106      	bne.n	8004abc <_printf_common+0x48>
 8004aae:	f104 0a19 	add.w	sl, r4, #25
 8004ab2:	68e3      	ldr	r3, [r4, #12]
 8004ab4:	6832      	ldr	r2, [r6, #0]
 8004ab6:	1a9b      	subs	r3, r3, r2
 8004ab8:	42ab      	cmp	r3, r5
 8004aba:	dc26      	bgt.n	8004b0a <_printf_common+0x96>
 8004abc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004ac0:	6822      	ldr	r2, [r4, #0]
 8004ac2:	3b00      	subs	r3, #0
 8004ac4:	bf18      	it	ne
 8004ac6:	2301      	movne	r3, #1
 8004ac8:	0692      	lsls	r2, r2, #26
 8004aca:	d42b      	bmi.n	8004b24 <_printf_common+0xb0>
 8004acc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004ad0:	4641      	mov	r1, r8
 8004ad2:	4638      	mov	r0, r7
 8004ad4:	47c8      	blx	r9
 8004ad6:	3001      	adds	r0, #1
 8004ad8:	d01e      	beq.n	8004b18 <_printf_common+0xa4>
 8004ada:	6823      	ldr	r3, [r4, #0]
 8004adc:	6922      	ldr	r2, [r4, #16]
 8004ade:	f003 0306 	and.w	r3, r3, #6
 8004ae2:	2b04      	cmp	r3, #4
 8004ae4:	bf02      	ittt	eq
 8004ae6:	68e5      	ldreq	r5, [r4, #12]
 8004ae8:	6833      	ldreq	r3, [r6, #0]
 8004aea:	1aed      	subeq	r5, r5, r3
 8004aec:	68a3      	ldr	r3, [r4, #8]
 8004aee:	bf0c      	ite	eq
 8004af0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004af4:	2500      	movne	r5, #0
 8004af6:	4293      	cmp	r3, r2
 8004af8:	bfc4      	itt	gt
 8004afa:	1a9b      	subgt	r3, r3, r2
 8004afc:	18ed      	addgt	r5, r5, r3
 8004afe:	2600      	movs	r6, #0
 8004b00:	341a      	adds	r4, #26
 8004b02:	42b5      	cmp	r5, r6
 8004b04:	d11a      	bne.n	8004b3c <_printf_common+0xc8>
 8004b06:	2000      	movs	r0, #0
 8004b08:	e008      	b.n	8004b1c <_printf_common+0xa8>
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	4652      	mov	r2, sl
 8004b0e:	4641      	mov	r1, r8
 8004b10:	4638      	mov	r0, r7
 8004b12:	47c8      	blx	r9
 8004b14:	3001      	adds	r0, #1
 8004b16:	d103      	bne.n	8004b20 <_printf_common+0xac>
 8004b18:	f04f 30ff 	mov.w	r0, #4294967295
 8004b1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b20:	3501      	adds	r5, #1
 8004b22:	e7c6      	b.n	8004ab2 <_printf_common+0x3e>
 8004b24:	18e1      	adds	r1, r4, r3
 8004b26:	1c5a      	adds	r2, r3, #1
 8004b28:	2030      	movs	r0, #48	@ 0x30
 8004b2a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004b2e:	4422      	add	r2, r4
 8004b30:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004b34:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004b38:	3302      	adds	r3, #2
 8004b3a:	e7c7      	b.n	8004acc <_printf_common+0x58>
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	4622      	mov	r2, r4
 8004b40:	4641      	mov	r1, r8
 8004b42:	4638      	mov	r0, r7
 8004b44:	47c8      	blx	r9
 8004b46:	3001      	adds	r0, #1
 8004b48:	d0e6      	beq.n	8004b18 <_printf_common+0xa4>
 8004b4a:	3601      	adds	r6, #1
 8004b4c:	e7d9      	b.n	8004b02 <_printf_common+0x8e>
	...

08004b50 <_printf_i>:
 8004b50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b54:	7e0f      	ldrb	r7, [r1, #24]
 8004b56:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004b58:	2f78      	cmp	r7, #120	@ 0x78
 8004b5a:	4691      	mov	r9, r2
 8004b5c:	4680      	mov	r8, r0
 8004b5e:	460c      	mov	r4, r1
 8004b60:	469a      	mov	sl, r3
 8004b62:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004b66:	d807      	bhi.n	8004b78 <_printf_i+0x28>
 8004b68:	2f62      	cmp	r7, #98	@ 0x62
 8004b6a:	d80a      	bhi.n	8004b82 <_printf_i+0x32>
 8004b6c:	2f00      	cmp	r7, #0
 8004b6e:	f000 80d2 	beq.w	8004d16 <_printf_i+0x1c6>
 8004b72:	2f58      	cmp	r7, #88	@ 0x58
 8004b74:	f000 80b9 	beq.w	8004cea <_printf_i+0x19a>
 8004b78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004b7c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004b80:	e03a      	b.n	8004bf8 <_printf_i+0xa8>
 8004b82:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004b86:	2b15      	cmp	r3, #21
 8004b88:	d8f6      	bhi.n	8004b78 <_printf_i+0x28>
 8004b8a:	a101      	add	r1, pc, #4	@ (adr r1, 8004b90 <_printf_i+0x40>)
 8004b8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004b90:	08004be9 	.word	0x08004be9
 8004b94:	08004bfd 	.word	0x08004bfd
 8004b98:	08004b79 	.word	0x08004b79
 8004b9c:	08004b79 	.word	0x08004b79
 8004ba0:	08004b79 	.word	0x08004b79
 8004ba4:	08004b79 	.word	0x08004b79
 8004ba8:	08004bfd 	.word	0x08004bfd
 8004bac:	08004b79 	.word	0x08004b79
 8004bb0:	08004b79 	.word	0x08004b79
 8004bb4:	08004b79 	.word	0x08004b79
 8004bb8:	08004b79 	.word	0x08004b79
 8004bbc:	08004cfd 	.word	0x08004cfd
 8004bc0:	08004c27 	.word	0x08004c27
 8004bc4:	08004cb7 	.word	0x08004cb7
 8004bc8:	08004b79 	.word	0x08004b79
 8004bcc:	08004b79 	.word	0x08004b79
 8004bd0:	08004d1f 	.word	0x08004d1f
 8004bd4:	08004b79 	.word	0x08004b79
 8004bd8:	08004c27 	.word	0x08004c27
 8004bdc:	08004b79 	.word	0x08004b79
 8004be0:	08004b79 	.word	0x08004b79
 8004be4:	08004cbf 	.word	0x08004cbf
 8004be8:	6833      	ldr	r3, [r6, #0]
 8004bea:	1d1a      	adds	r2, r3, #4
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	6032      	str	r2, [r6, #0]
 8004bf0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004bf4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e09d      	b.n	8004d38 <_printf_i+0x1e8>
 8004bfc:	6833      	ldr	r3, [r6, #0]
 8004bfe:	6820      	ldr	r0, [r4, #0]
 8004c00:	1d19      	adds	r1, r3, #4
 8004c02:	6031      	str	r1, [r6, #0]
 8004c04:	0606      	lsls	r6, r0, #24
 8004c06:	d501      	bpl.n	8004c0c <_printf_i+0xbc>
 8004c08:	681d      	ldr	r5, [r3, #0]
 8004c0a:	e003      	b.n	8004c14 <_printf_i+0xc4>
 8004c0c:	0645      	lsls	r5, r0, #25
 8004c0e:	d5fb      	bpl.n	8004c08 <_printf_i+0xb8>
 8004c10:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004c14:	2d00      	cmp	r5, #0
 8004c16:	da03      	bge.n	8004c20 <_printf_i+0xd0>
 8004c18:	232d      	movs	r3, #45	@ 0x2d
 8004c1a:	426d      	negs	r5, r5
 8004c1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c20:	4859      	ldr	r0, [pc, #356]	@ (8004d88 <_printf_i+0x238>)
 8004c22:	230a      	movs	r3, #10
 8004c24:	e011      	b.n	8004c4a <_printf_i+0xfa>
 8004c26:	6821      	ldr	r1, [r4, #0]
 8004c28:	6833      	ldr	r3, [r6, #0]
 8004c2a:	0608      	lsls	r0, r1, #24
 8004c2c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004c30:	d402      	bmi.n	8004c38 <_printf_i+0xe8>
 8004c32:	0649      	lsls	r1, r1, #25
 8004c34:	bf48      	it	mi
 8004c36:	b2ad      	uxthmi	r5, r5
 8004c38:	2f6f      	cmp	r7, #111	@ 0x6f
 8004c3a:	4853      	ldr	r0, [pc, #332]	@ (8004d88 <_printf_i+0x238>)
 8004c3c:	6033      	str	r3, [r6, #0]
 8004c3e:	bf14      	ite	ne
 8004c40:	230a      	movne	r3, #10
 8004c42:	2308      	moveq	r3, #8
 8004c44:	2100      	movs	r1, #0
 8004c46:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004c4a:	6866      	ldr	r6, [r4, #4]
 8004c4c:	60a6      	str	r6, [r4, #8]
 8004c4e:	2e00      	cmp	r6, #0
 8004c50:	bfa2      	ittt	ge
 8004c52:	6821      	ldrge	r1, [r4, #0]
 8004c54:	f021 0104 	bicge.w	r1, r1, #4
 8004c58:	6021      	strge	r1, [r4, #0]
 8004c5a:	b90d      	cbnz	r5, 8004c60 <_printf_i+0x110>
 8004c5c:	2e00      	cmp	r6, #0
 8004c5e:	d04b      	beq.n	8004cf8 <_printf_i+0x1a8>
 8004c60:	4616      	mov	r6, r2
 8004c62:	fbb5 f1f3 	udiv	r1, r5, r3
 8004c66:	fb03 5711 	mls	r7, r3, r1, r5
 8004c6a:	5dc7      	ldrb	r7, [r0, r7]
 8004c6c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004c70:	462f      	mov	r7, r5
 8004c72:	42bb      	cmp	r3, r7
 8004c74:	460d      	mov	r5, r1
 8004c76:	d9f4      	bls.n	8004c62 <_printf_i+0x112>
 8004c78:	2b08      	cmp	r3, #8
 8004c7a:	d10b      	bne.n	8004c94 <_printf_i+0x144>
 8004c7c:	6823      	ldr	r3, [r4, #0]
 8004c7e:	07df      	lsls	r7, r3, #31
 8004c80:	d508      	bpl.n	8004c94 <_printf_i+0x144>
 8004c82:	6923      	ldr	r3, [r4, #16]
 8004c84:	6861      	ldr	r1, [r4, #4]
 8004c86:	4299      	cmp	r1, r3
 8004c88:	bfde      	ittt	le
 8004c8a:	2330      	movle	r3, #48	@ 0x30
 8004c8c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004c90:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004c94:	1b92      	subs	r2, r2, r6
 8004c96:	6122      	str	r2, [r4, #16]
 8004c98:	f8cd a000 	str.w	sl, [sp]
 8004c9c:	464b      	mov	r3, r9
 8004c9e:	aa03      	add	r2, sp, #12
 8004ca0:	4621      	mov	r1, r4
 8004ca2:	4640      	mov	r0, r8
 8004ca4:	f7ff fee6 	bl	8004a74 <_printf_common>
 8004ca8:	3001      	adds	r0, #1
 8004caa:	d14a      	bne.n	8004d42 <_printf_i+0x1f2>
 8004cac:	f04f 30ff 	mov.w	r0, #4294967295
 8004cb0:	b004      	add	sp, #16
 8004cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cb6:	6823      	ldr	r3, [r4, #0]
 8004cb8:	f043 0320 	orr.w	r3, r3, #32
 8004cbc:	6023      	str	r3, [r4, #0]
 8004cbe:	4833      	ldr	r0, [pc, #204]	@ (8004d8c <_printf_i+0x23c>)
 8004cc0:	2778      	movs	r7, #120	@ 0x78
 8004cc2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004cc6:	6823      	ldr	r3, [r4, #0]
 8004cc8:	6831      	ldr	r1, [r6, #0]
 8004cca:	061f      	lsls	r7, r3, #24
 8004ccc:	f851 5b04 	ldr.w	r5, [r1], #4
 8004cd0:	d402      	bmi.n	8004cd8 <_printf_i+0x188>
 8004cd2:	065f      	lsls	r7, r3, #25
 8004cd4:	bf48      	it	mi
 8004cd6:	b2ad      	uxthmi	r5, r5
 8004cd8:	6031      	str	r1, [r6, #0]
 8004cda:	07d9      	lsls	r1, r3, #31
 8004cdc:	bf44      	itt	mi
 8004cde:	f043 0320 	orrmi.w	r3, r3, #32
 8004ce2:	6023      	strmi	r3, [r4, #0]
 8004ce4:	b11d      	cbz	r5, 8004cee <_printf_i+0x19e>
 8004ce6:	2310      	movs	r3, #16
 8004ce8:	e7ac      	b.n	8004c44 <_printf_i+0xf4>
 8004cea:	4827      	ldr	r0, [pc, #156]	@ (8004d88 <_printf_i+0x238>)
 8004cec:	e7e9      	b.n	8004cc2 <_printf_i+0x172>
 8004cee:	6823      	ldr	r3, [r4, #0]
 8004cf0:	f023 0320 	bic.w	r3, r3, #32
 8004cf4:	6023      	str	r3, [r4, #0]
 8004cf6:	e7f6      	b.n	8004ce6 <_printf_i+0x196>
 8004cf8:	4616      	mov	r6, r2
 8004cfa:	e7bd      	b.n	8004c78 <_printf_i+0x128>
 8004cfc:	6833      	ldr	r3, [r6, #0]
 8004cfe:	6825      	ldr	r5, [r4, #0]
 8004d00:	6961      	ldr	r1, [r4, #20]
 8004d02:	1d18      	adds	r0, r3, #4
 8004d04:	6030      	str	r0, [r6, #0]
 8004d06:	062e      	lsls	r6, r5, #24
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	d501      	bpl.n	8004d10 <_printf_i+0x1c0>
 8004d0c:	6019      	str	r1, [r3, #0]
 8004d0e:	e002      	b.n	8004d16 <_printf_i+0x1c6>
 8004d10:	0668      	lsls	r0, r5, #25
 8004d12:	d5fb      	bpl.n	8004d0c <_printf_i+0x1bc>
 8004d14:	8019      	strh	r1, [r3, #0]
 8004d16:	2300      	movs	r3, #0
 8004d18:	6123      	str	r3, [r4, #16]
 8004d1a:	4616      	mov	r6, r2
 8004d1c:	e7bc      	b.n	8004c98 <_printf_i+0x148>
 8004d1e:	6833      	ldr	r3, [r6, #0]
 8004d20:	1d1a      	adds	r2, r3, #4
 8004d22:	6032      	str	r2, [r6, #0]
 8004d24:	681e      	ldr	r6, [r3, #0]
 8004d26:	6862      	ldr	r2, [r4, #4]
 8004d28:	2100      	movs	r1, #0
 8004d2a:	4630      	mov	r0, r6
 8004d2c:	f7fb fa58 	bl	80001e0 <memchr>
 8004d30:	b108      	cbz	r0, 8004d36 <_printf_i+0x1e6>
 8004d32:	1b80      	subs	r0, r0, r6
 8004d34:	6060      	str	r0, [r4, #4]
 8004d36:	6863      	ldr	r3, [r4, #4]
 8004d38:	6123      	str	r3, [r4, #16]
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d40:	e7aa      	b.n	8004c98 <_printf_i+0x148>
 8004d42:	6923      	ldr	r3, [r4, #16]
 8004d44:	4632      	mov	r2, r6
 8004d46:	4649      	mov	r1, r9
 8004d48:	4640      	mov	r0, r8
 8004d4a:	47d0      	blx	sl
 8004d4c:	3001      	adds	r0, #1
 8004d4e:	d0ad      	beq.n	8004cac <_printf_i+0x15c>
 8004d50:	6823      	ldr	r3, [r4, #0]
 8004d52:	079b      	lsls	r3, r3, #30
 8004d54:	d413      	bmi.n	8004d7e <_printf_i+0x22e>
 8004d56:	68e0      	ldr	r0, [r4, #12]
 8004d58:	9b03      	ldr	r3, [sp, #12]
 8004d5a:	4298      	cmp	r0, r3
 8004d5c:	bfb8      	it	lt
 8004d5e:	4618      	movlt	r0, r3
 8004d60:	e7a6      	b.n	8004cb0 <_printf_i+0x160>
 8004d62:	2301      	movs	r3, #1
 8004d64:	4632      	mov	r2, r6
 8004d66:	4649      	mov	r1, r9
 8004d68:	4640      	mov	r0, r8
 8004d6a:	47d0      	blx	sl
 8004d6c:	3001      	adds	r0, #1
 8004d6e:	d09d      	beq.n	8004cac <_printf_i+0x15c>
 8004d70:	3501      	adds	r5, #1
 8004d72:	68e3      	ldr	r3, [r4, #12]
 8004d74:	9903      	ldr	r1, [sp, #12]
 8004d76:	1a5b      	subs	r3, r3, r1
 8004d78:	42ab      	cmp	r3, r5
 8004d7a:	dcf2      	bgt.n	8004d62 <_printf_i+0x212>
 8004d7c:	e7eb      	b.n	8004d56 <_printf_i+0x206>
 8004d7e:	2500      	movs	r5, #0
 8004d80:	f104 0619 	add.w	r6, r4, #25
 8004d84:	e7f5      	b.n	8004d72 <_printf_i+0x222>
 8004d86:	bf00      	nop
 8004d88:	080071ce 	.word	0x080071ce
 8004d8c:	080071df 	.word	0x080071df

08004d90 <std>:
 8004d90:	2300      	movs	r3, #0
 8004d92:	b510      	push	{r4, lr}
 8004d94:	4604      	mov	r4, r0
 8004d96:	e9c0 3300 	strd	r3, r3, [r0]
 8004d9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004d9e:	6083      	str	r3, [r0, #8]
 8004da0:	8181      	strh	r1, [r0, #12]
 8004da2:	6643      	str	r3, [r0, #100]	@ 0x64
 8004da4:	81c2      	strh	r2, [r0, #14]
 8004da6:	6183      	str	r3, [r0, #24]
 8004da8:	4619      	mov	r1, r3
 8004daa:	2208      	movs	r2, #8
 8004dac:	305c      	adds	r0, #92	@ 0x5c
 8004dae:	f000 f914 	bl	8004fda <memset>
 8004db2:	4b0d      	ldr	r3, [pc, #52]	@ (8004de8 <std+0x58>)
 8004db4:	6263      	str	r3, [r4, #36]	@ 0x24
 8004db6:	4b0d      	ldr	r3, [pc, #52]	@ (8004dec <std+0x5c>)
 8004db8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004dba:	4b0d      	ldr	r3, [pc, #52]	@ (8004df0 <std+0x60>)
 8004dbc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8004df4 <std+0x64>)
 8004dc0:	6323      	str	r3, [r4, #48]	@ 0x30
 8004dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8004df8 <std+0x68>)
 8004dc4:	6224      	str	r4, [r4, #32]
 8004dc6:	429c      	cmp	r4, r3
 8004dc8:	d006      	beq.n	8004dd8 <std+0x48>
 8004dca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004dce:	4294      	cmp	r4, r2
 8004dd0:	d002      	beq.n	8004dd8 <std+0x48>
 8004dd2:	33d0      	adds	r3, #208	@ 0xd0
 8004dd4:	429c      	cmp	r4, r3
 8004dd6:	d105      	bne.n	8004de4 <std+0x54>
 8004dd8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004ddc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004de0:	f000 b978 	b.w	80050d4 <__retarget_lock_init_recursive>
 8004de4:	bd10      	pop	{r4, pc}
 8004de6:	bf00      	nop
 8004de8:	08004f55 	.word	0x08004f55
 8004dec:	08004f77 	.word	0x08004f77
 8004df0:	08004faf 	.word	0x08004faf
 8004df4:	08004fd3 	.word	0x08004fd3
 8004df8:	200002ec 	.word	0x200002ec

08004dfc <stdio_exit_handler>:
 8004dfc:	4a02      	ldr	r2, [pc, #8]	@ (8004e08 <stdio_exit_handler+0xc>)
 8004dfe:	4903      	ldr	r1, [pc, #12]	@ (8004e0c <stdio_exit_handler+0x10>)
 8004e00:	4803      	ldr	r0, [pc, #12]	@ (8004e10 <stdio_exit_handler+0x14>)
 8004e02:	f000 b869 	b.w	8004ed8 <_fwalk_sglue>
 8004e06:	bf00      	nop
 8004e08:	20000028 	.word	0x20000028
 8004e0c:	08006a35 	.word	0x08006a35
 8004e10:	20000038 	.word	0x20000038

08004e14 <cleanup_stdio>:
 8004e14:	6841      	ldr	r1, [r0, #4]
 8004e16:	4b0c      	ldr	r3, [pc, #48]	@ (8004e48 <cleanup_stdio+0x34>)
 8004e18:	4299      	cmp	r1, r3
 8004e1a:	b510      	push	{r4, lr}
 8004e1c:	4604      	mov	r4, r0
 8004e1e:	d001      	beq.n	8004e24 <cleanup_stdio+0x10>
 8004e20:	f001 fe08 	bl	8006a34 <_fflush_r>
 8004e24:	68a1      	ldr	r1, [r4, #8]
 8004e26:	4b09      	ldr	r3, [pc, #36]	@ (8004e4c <cleanup_stdio+0x38>)
 8004e28:	4299      	cmp	r1, r3
 8004e2a:	d002      	beq.n	8004e32 <cleanup_stdio+0x1e>
 8004e2c:	4620      	mov	r0, r4
 8004e2e:	f001 fe01 	bl	8006a34 <_fflush_r>
 8004e32:	68e1      	ldr	r1, [r4, #12]
 8004e34:	4b06      	ldr	r3, [pc, #24]	@ (8004e50 <cleanup_stdio+0x3c>)
 8004e36:	4299      	cmp	r1, r3
 8004e38:	d004      	beq.n	8004e44 <cleanup_stdio+0x30>
 8004e3a:	4620      	mov	r0, r4
 8004e3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e40:	f001 bdf8 	b.w	8006a34 <_fflush_r>
 8004e44:	bd10      	pop	{r4, pc}
 8004e46:	bf00      	nop
 8004e48:	200002ec 	.word	0x200002ec
 8004e4c:	20000354 	.word	0x20000354
 8004e50:	200003bc 	.word	0x200003bc

08004e54 <global_stdio_init.part.0>:
 8004e54:	b510      	push	{r4, lr}
 8004e56:	4b0b      	ldr	r3, [pc, #44]	@ (8004e84 <global_stdio_init.part.0+0x30>)
 8004e58:	4c0b      	ldr	r4, [pc, #44]	@ (8004e88 <global_stdio_init.part.0+0x34>)
 8004e5a:	4a0c      	ldr	r2, [pc, #48]	@ (8004e8c <global_stdio_init.part.0+0x38>)
 8004e5c:	601a      	str	r2, [r3, #0]
 8004e5e:	4620      	mov	r0, r4
 8004e60:	2200      	movs	r2, #0
 8004e62:	2104      	movs	r1, #4
 8004e64:	f7ff ff94 	bl	8004d90 <std>
 8004e68:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	2109      	movs	r1, #9
 8004e70:	f7ff ff8e 	bl	8004d90 <std>
 8004e74:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004e78:	2202      	movs	r2, #2
 8004e7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e7e:	2112      	movs	r1, #18
 8004e80:	f7ff bf86 	b.w	8004d90 <std>
 8004e84:	20000424 	.word	0x20000424
 8004e88:	200002ec 	.word	0x200002ec
 8004e8c:	08004dfd 	.word	0x08004dfd

08004e90 <__sfp_lock_acquire>:
 8004e90:	4801      	ldr	r0, [pc, #4]	@ (8004e98 <__sfp_lock_acquire+0x8>)
 8004e92:	f000 b920 	b.w	80050d6 <__retarget_lock_acquire_recursive>
 8004e96:	bf00      	nop
 8004e98:	2000042d 	.word	0x2000042d

08004e9c <__sfp_lock_release>:
 8004e9c:	4801      	ldr	r0, [pc, #4]	@ (8004ea4 <__sfp_lock_release+0x8>)
 8004e9e:	f000 b91b 	b.w	80050d8 <__retarget_lock_release_recursive>
 8004ea2:	bf00      	nop
 8004ea4:	2000042d 	.word	0x2000042d

08004ea8 <__sinit>:
 8004ea8:	b510      	push	{r4, lr}
 8004eaa:	4604      	mov	r4, r0
 8004eac:	f7ff fff0 	bl	8004e90 <__sfp_lock_acquire>
 8004eb0:	6a23      	ldr	r3, [r4, #32]
 8004eb2:	b11b      	cbz	r3, 8004ebc <__sinit+0x14>
 8004eb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004eb8:	f7ff bff0 	b.w	8004e9c <__sfp_lock_release>
 8004ebc:	4b04      	ldr	r3, [pc, #16]	@ (8004ed0 <__sinit+0x28>)
 8004ebe:	6223      	str	r3, [r4, #32]
 8004ec0:	4b04      	ldr	r3, [pc, #16]	@ (8004ed4 <__sinit+0x2c>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d1f5      	bne.n	8004eb4 <__sinit+0xc>
 8004ec8:	f7ff ffc4 	bl	8004e54 <global_stdio_init.part.0>
 8004ecc:	e7f2      	b.n	8004eb4 <__sinit+0xc>
 8004ece:	bf00      	nop
 8004ed0:	08004e15 	.word	0x08004e15
 8004ed4:	20000424 	.word	0x20000424

08004ed8 <_fwalk_sglue>:
 8004ed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004edc:	4607      	mov	r7, r0
 8004ede:	4688      	mov	r8, r1
 8004ee0:	4614      	mov	r4, r2
 8004ee2:	2600      	movs	r6, #0
 8004ee4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004ee8:	f1b9 0901 	subs.w	r9, r9, #1
 8004eec:	d505      	bpl.n	8004efa <_fwalk_sglue+0x22>
 8004eee:	6824      	ldr	r4, [r4, #0]
 8004ef0:	2c00      	cmp	r4, #0
 8004ef2:	d1f7      	bne.n	8004ee4 <_fwalk_sglue+0xc>
 8004ef4:	4630      	mov	r0, r6
 8004ef6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004efa:	89ab      	ldrh	r3, [r5, #12]
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d907      	bls.n	8004f10 <_fwalk_sglue+0x38>
 8004f00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f04:	3301      	adds	r3, #1
 8004f06:	d003      	beq.n	8004f10 <_fwalk_sglue+0x38>
 8004f08:	4629      	mov	r1, r5
 8004f0a:	4638      	mov	r0, r7
 8004f0c:	47c0      	blx	r8
 8004f0e:	4306      	orrs	r6, r0
 8004f10:	3568      	adds	r5, #104	@ 0x68
 8004f12:	e7e9      	b.n	8004ee8 <_fwalk_sglue+0x10>

08004f14 <siprintf>:
 8004f14:	b40e      	push	{r1, r2, r3}
 8004f16:	b500      	push	{lr}
 8004f18:	b09c      	sub	sp, #112	@ 0x70
 8004f1a:	ab1d      	add	r3, sp, #116	@ 0x74
 8004f1c:	9002      	str	r0, [sp, #8]
 8004f1e:	9006      	str	r0, [sp, #24]
 8004f20:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004f24:	4809      	ldr	r0, [pc, #36]	@ (8004f4c <siprintf+0x38>)
 8004f26:	9107      	str	r1, [sp, #28]
 8004f28:	9104      	str	r1, [sp, #16]
 8004f2a:	4909      	ldr	r1, [pc, #36]	@ (8004f50 <siprintf+0x3c>)
 8004f2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f30:	9105      	str	r1, [sp, #20]
 8004f32:	6800      	ldr	r0, [r0, #0]
 8004f34:	9301      	str	r3, [sp, #4]
 8004f36:	a902      	add	r1, sp, #8
 8004f38:	f001 fbfc 	bl	8006734 <_svfiprintf_r>
 8004f3c:	9b02      	ldr	r3, [sp, #8]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	701a      	strb	r2, [r3, #0]
 8004f42:	b01c      	add	sp, #112	@ 0x70
 8004f44:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f48:	b003      	add	sp, #12
 8004f4a:	4770      	bx	lr
 8004f4c:	20000034 	.word	0x20000034
 8004f50:	ffff0208 	.word	0xffff0208

08004f54 <__sread>:
 8004f54:	b510      	push	{r4, lr}
 8004f56:	460c      	mov	r4, r1
 8004f58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f5c:	f000 f86c 	bl	8005038 <_read_r>
 8004f60:	2800      	cmp	r0, #0
 8004f62:	bfab      	itete	ge
 8004f64:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004f66:	89a3      	ldrhlt	r3, [r4, #12]
 8004f68:	181b      	addge	r3, r3, r0
 8004f6a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004f6e:	bfac      	ite	ge
 8004f70:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004f72:	81a3      	strhlt	r3, [r4, #12]
 8004f74:	bd10      	pop	{r4, pc}

08004f76 <__swrite>:
 8004f76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f7a:	461f      	mov	r7, r3
 8004f7c:	898b      	ldrh	r3, [r1, #12]
 8004f7e:	05db      	lsls	r3, r3, #23
 8004f80:	4605      	mov	r5, r0
 8004f82:	460c      	mov	r4, r1
 8004f84:	4616      	mov	r6, r2
 8004f86:	d505      	bpl.n	8004f94 <__swrite+0x1e>
 8004f88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f8c:	2302      	movs	r3, #2
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f000 f840 	bl	8005014 <_lseek_r>
 8004f94:	89a3      	ldrh	r3, [r4, #12]
 8004f96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f9a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f9e:	81a3      	strh	r3, [r4, #12]
 8004fa0:	4632      	mov	r2, r6
 8004fa2:	463b      	mov	r3, r7
 8004fa4:	4628      	mov	r0, r5
 8004fa6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004faa:	f000 b857 	b.w	800505c <_write_r>

08004fae <__sseek>:
 8004fae:	b510      	push	{r4, lr}
 8004fb0:	460c      	mov	r4, r1
 8004fb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fb6:	f000 f82d 	bl	8005014 <_lseek_r>
 8004fba:	1c43      	adds	r3, r0, #1
 8004fbc:	89a3      	ldrh	r3, [r4, #12]
 8004fbe:	bf15      	itete	ne
 8004fc0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004fc2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004fc6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004fca:	81a3      	strheq	r3, [r4, #12]
 8004fcc:	bf18      	it	ne
 8004fce:	81a3      	strhne	r3, [r4, #12]
 8004fd0:	bd10      	pop	{r4, pc}

08004fd2 <__sclose>:
 8004fd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fd6:	f000 b80d 	b.w	8004ff4 <_close_r>

08004fda <memset>:
 8004fda:	4402      	add	r2, r0
 8004fdc:	4603      	mov	r3, r0
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d100      	bne.n	8004fe4 <memset+0xa>
 8004fe2:	4770      	bx	lr
 8004fe4:	f803 1b01 	strb.w	r1, [r3], #1
 8004fe8:	e7f9      	b.n	8004fde <memset+0x4>
	...

08004fec <_localeconv_r>:
 8004fec:	4800      	ldr	r0, [pc, #0]	@ (8004ff0 <_localeconv_r+0x4>)
 8004fee:	4770      	bx	lr
 8004ff0:	20000174 	.word	0x20000174

08004ff4 <_close_r>:
 8004ff4:	b538      	push	{r3, r4, r5, lr}
 8004ff6:	4d06      	ldr	r5, [pc, #24]	@ (8005010 <_close_r+0x1c>)
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	4604      	mov	r4, r0
 8004ffc:	4608      	mov	r0, r1
 8004ffe:	602b      	str	r3, [r5, #0]
 8005000:	f7fc fbb7 	bl	8001772 <_close>
 8005004:	1c43      	adds	r3, r0, #1
 8005006:	d102      	bne.n	800500e <_close_r+0x1a>
 8005008:	682b      	ldr	r3, [r5, #0]
 800500a:	b103      	cbz	r3, 800500e <_close_r+0x1a>
 800500c:	6023      	str	r3, [r4, #0]
 800500e:	bd38      	pop	{r3, r4, r5, pc}
 8005010:	20000428 	.word	0x20000428

08005014 <_lseek_r>:
 8005014:	b538      	push	{r3, r4, r5, lr}
 8005016:	4d07      	ldr	r5, [pc, #28]	@ (8005034 <_lseek_r+0x20>)
 8005018:	4604      	mov	r4, r0
 800501a:	4608      	mov	r0, r1
 800501c:	4611      	mov	r1, r2
 800501e:	2200      	movs	r2, #0
 8005020:	602a      	str	r2, [r5, #0]
 8005022:	461a      	mov	r2, r3
 8005024:	f7fc fbcc 	bl	80017c0 <_lseek>
 8005028:	1c43      	adds	r3, r0, #1
 800502a:	d102      	bne.n	8005032 <_lseek_r+0x1e>
 800502c:	682b      	ldr	r3, [r5, #0]
 800502e:	b103      	cbz	r3, 8005032 <_lseek_r+0x1e>
 8005030:	6023      	str	r3, [r4, #0]
 8005032:	bd38      	pop	{r3, r4, r5, pc}
 8005034:	20000428 	.word	0x20000428

08005038 <_read_r>:
 8005038:	b538      	push	{r3, r4, r5, lr}
 800503a:	4d07      	ldr	r5, [pc, #28]	@ (8005058 <_read_r+0x20>)
 800503c:	4604      	mov	r4, r0
 800503e:	4608      	mov	r0, r1
 8005040:	4611      	mov	r1, r2
 8005042:	2200      	movs	r2, #0
 8005044:	602a      	str	r2, [r5, #0]
 8005046:	461a      	mov	r2, r3
 8005048:	f7fc fb5a 	bl	8001700 <_read>
 800504c:	1c43      	adds	r3, r0, #1
 800504e:	d102      	bne.n	8005056 <_read_r+0x1e>
 8005050:	682b      	ldr	r3, [r5, #0]
 8005052:	b103      	cbz	r3, 8005056 <_read_r+0x1e>
 8005054:	6023      	str	r3, [r4, #0]
 8005056:	bd38      	pop	{r3, r4, r5, pc}
 8005058:	20000428 	.word	0x20000428

0800505c <_write_r>:
 800505c:	b538      	push	{r3, r4, r5, lr}
 800505e:	4d07      	ldr	r5, [pc, #28]	@ (800507c <_write_r+0x20>)
 8005060:	4604      	mov	r4, r0
 8005062:	4608      	mov	r0, r1
 8005064:	4611      	mov	r1, r2
 8005066:	2200      	movs	r2, #0
 8005068:	602a      	str	r2, [r5, #0]
 800506a:	461a      	mov	r2, r3
 800506c:	f7fc fb65 	bl	800173a <_write>
 8005070:	1c43      	adds	r3, r0, #1
 8005072:	d102      	bne.n	800507a <_write_r+0x1e>
 8005074:	682b      	ldr	r3, [r5, #0]
 8005076:	b103      	cbz	r3, 800507a <_write_r+0x1e>
 8005078:	6023      	str	r3, [r4, #0]
 800507a:	bd38      	pop	{r3, r4, r5, pc}
 800507c:	20000428 	.word	0x20000428

08005080 <__errno>:
 8005080:	4b01      	ldr	r3, [pc, #4]	@ (8005088 <__errno+0x8>)
 8005082:	6818      	ldr	r0, [r3, #0]
 8005084:	4770      	bx	lr
 8005086:	bf00      	nop
 8005088:	20000034 	.word	0x20000034

0800508c <__libc_init_array>:
 800508c:	b570      	push	{r4, r5, r6, lr}
 800508e:	4d0d      	ldr	r5, [pc, #52]	@ (80050c4 <__libc_init_array+0x38>)
 8005090:	4c0d      	ldr	r4, [pc, #52]	@ (80050c8 <__libc_init_array+0x3c>)
 8005092:	1b64      	subs	r4, r4, r5
 8005094:	10a4      	asrs	r4, r4, #2
 8005096:	2600      	movs	r6, #0
 8005098:	42a6      	cmp	r6, r4
 800509a:	d109      	bne.n	80050b0 <__libc_init_array+0x24>
 800509c:	4d0b      	ldr	r5, [pc, #44]	@ (80050cc <__libc_init_array+0x40>)
 800509e:	4c0c      	ldr	r4, [pc, #48]	@ (80050d0 <__libc_init_array+0x44>)
 80050a0:	f002 f866 	bl	8007170 <_init>
 80050a4:	1b64      	subs	r4, r4, r5
 80050a6:	10a4      	asrs	r4, r4, #2
 80050a8:	2600      	movs	r6, #0
 80050aa:	42a6      	cmp	r6, r4
 80050ac:	d105      	bne.n	80050ba <__libc_init_array+0x2e>
 80050ae:	bd70      	pop	{r4, r5, r6, pc}
 80050b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80050b4:	4798      	blx	r3
 80050b6:	3601      	adds	r6, #1
 80050b8:	e7ee      	b.n	8005098 <__libc_init_array+0xc>
 80050ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80050be:	4798      	blx	r3
 80050c0:	3601      	adds	r6, #1
 80050c2:	e7f2      	b.n	80050aa <__libc_init_array+0x1e>
 80050c4:	08007538 	.word	0x08007538
 80050c8:	08007538 	.word	0x08007538
 80050cc:	08007538 	.word	0x08007538
 80050d0:	0800753c 	.word	0x0800753c

080050d4 <__retarget_lock_init_recursive>:
 80050d4:	4770      	bx	lr

080050d6 <__retarget_lock_acquire_recursive>:
 80050d6:	4770      	bx	lr

080050d8 <__retarget_lock_release_recursive>:
 80050d8:	4770      	bx	lr

080050da <quorem>:
 80050da:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050de:	6903      	ldr	r3, [r0, #16]
 80050e0:	690c      	ldr	r4, [r1, #16]
 80050e2:	42a3      	cmp	r3, r4
 80050e4:	4607      	mov	r7, r0
 80050e6:	db7e      	blt.n	80051e6 <quorem+0x10c>
 80050e8:	3c01      	subs	r4, #1
 80050ea:	f101 0814 	add.w	r8, r1, #20
 80050ee:	00a3      	lsls	r3, r4, #2
 80050f0:	f100 0514 	add.w	r5, r0, #20
 80050f4:	9300      	str	r3, [sp, #0]
 80050f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80050fa:	9301      	str	r3, [sp, #4]
 80050fc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005100:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005104:	3301      	adds	r3, #1
 8005106:	429a      	cmp	r2, r3
 8005108:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800510c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005110:	d32e      	bcc.n	8005170 <quorem+0x96>
 8005112:	f04f 0a00 	mov.w	sl, #0
 8005116:	46c4      	mov	ip, r8
 8005118:	46ae      	mov	lr, r5
 800511a:	46d3      	mov	fp, sl
 800511c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005120:	b298      	uxth	r0, r3
 8005122:	fb06 a000 	mla	r0, r6, r0, sl
 8005126:	0c02      	lsrs	r2, r0, #16
 8005128:	0c1b      	lsrs	r3, r3, #16
 800512a:	fb06 2303 	mla	r3, r6, r3, r2
 800512e:	f8de 2000 	ldr.w	r2, [lr]
 8005132:	b280      	uxth	r0, r0
 8005134:	b292      	uxth	r2, r2
 8005136:	1a12      	subs	r2, r2, r0
 8005138:	445a      	add	r2, fp
 800513a:	f8de 0000 	ldr.w	r0, [lr]
 800513e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005142:	b29b      	uxth	r3, r3
 8005144:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005148:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800514c:	b292      	uxth	r2, r2
 800514e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005152:	45e1      	cmp	r9, ip
 8005154:	f84e 2b04 	str.w	r2, [lr], #4
 8005158:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800515c:	d2de      	bcs.n	800511c <quorem+0x42>
 800515e:	9b00      	ldr	r3, [sp, #0]
 8005160:	58eb      	ldr	r3, [r5, r3]
 8005162:	b92b      	cbnz	r3, 8005170 <quorem+0x96>
 8005164:	9b01      	ldr	r3, [sp, #4]
 8005166:	3b04      	subs	r3, #4
 8005168:	429d      	cmp	r5, r3
 800516a:	461a      	mov	r2, r3
 800516c:	d32f      	bcc.n	80051ce <quorem+0xf4>
 800516e:	613c      	str	r4, [r7, #16]
 8005170:	4638      	mov	r0, r7
 8005172:	f001 f97b 	bl	800646c <__mcmp>
 8005176:	2800      	cmp	r0, #0
 8005178:	db25      	blt.n	80051c6 <quorem+0xec>
 800517a:	4629      	mov	r1, r5
 800517c:	2000      	movs	r0, #0
 800517e:	f858 2b04 	ldr.w	r2, [r8], #4
 8005182:	f8d1 c000 	ldr.w	ip, [r1]
 8005186:	fa1f fe82 	uxth.w	lr, r2
 800518a:	fa1f f38c 	uxth.w	r3, ip
 800518e:	eba3 030e 	sub.w	r3, r3, lr
 8005192:	4403      	add	r3, r0
 8005194:	0c12      	lsrs	r2, r2, #16
 8005196:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800519a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800519e:	b29b      	uxth	r3, r3
 80051a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80051a4:	45c1      	cmp	r9, r8
 80051a6:	f841 3b04 	str.w	r3, [r1], #4
 80051aa:	ea4f 4022 	mov.w	r0, r2, asr #16
 80051ae:	d2e6      	bcs.n	800517e <quorem+0xa4>
 80051b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80051b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80051b8:	b922      	cbnz	r2, 80051c4 <quorem+0xea>
 80051ba:	3b04      	subs	r3, #4
 80051bc:	429d      	cmp	r5, r3
 80051be:	461a      	mov	r2, r3
 80051c0:	d30b      	bcc.n	80051da <quorem+0x100>
 80051c2:	613c      	str	r4, [r7, #16]
 80051c4:	3601      	adds	r6, #1
 80051c6:	4630      	mov	r0, r6
 80051c8:	b003      	add	sp, #12
 80051ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051ce:	6812      	ldr	r2, [r2, #0]
 80051d0:	3b04      	subs	r3, #4
 80051d2:	2a00      	cmp	r2, #0
 80051d4:	d1cb      	bne.n	800516e <quorem+0x94>
 80051d6:	3c01      	subs	r4, #1
 80051d8:	e7c6      	b.n	8005168 <quorem+0x8e>
 80051da:	6812      	ldr	r2, [r2, #0]
 80051dc:	3b04      	subs	r3, #4
 80051de:	2a00      	cmp	r2, #0
 80051e0:	d1ef      	bne.n	80051c2 <quorem+0xe8>
 80051e2:	3c01      	subs	r4, #1
 80051e4:	e7ea      	b.n	80051bc <quorem+0xe2>
 80051e6:	2000      	movs	r0, #0
 80051e8:	e7ee      	b.n	80051c8 <quorem+0xee>
 80051ea:	0000      	movs	r0, r0
 80051ec:	0000      	movs	r0, r0
	...

080051f0 <_dtoa_r>:
 80051f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051f4:	69c7      	ldr	r7, [r0, #28]
 80051f6:	b099      	sub	sp, #100	@ 0x64
 80051f8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80051fc:	ec55 4b10 	vmov	r4, r5, d0
 8005200:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8005202:	9109      	str	r1, [sp, #36]	@ 0x24
 8005204:	4683      	mov	fp, r0
 8005206:	920e      	str	r2, [sp, #56]	@ 0x38
 8005208:	9313      	str	r3, [sp, #76]	@ 0x4c
 800520a:	b97f      	cbnz	r7, 800522c <_dtoa_r+0x3c>
 800520c:	2010      	movs	r0, #16
 800520e:	f000 fdfd 	bl	8005e0c <malloc>
 8005212:	4602      	mov	r2, r0
 8005214:	f8cb 001c 	str.w	r0, [fp, #28]
 8005218:	b920      	cbnz	r0, 8005224 <_dtoa_r+0x34>
 800521a:	4ba7      	ldr	r3, [pc, #668]	@ (80054b8 <_dtoa_r+0x2c8>)
 800521c:	21ef      	movs	r1, #239	@ 0xef
 800521e:	48a7      	ldr	r0, [pc, #668]	@ (80054bc <_dtoa_r+0x2cc>)
 8005220:	f001 fc68 	bl	8006af4 <__assert_func>
 8005224:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005228:	6007      	str	r7, [r0, #0]
 800522a:	60c7      	str	r7, [r0, #12]
 800522c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005230:	6819      	ldr	r1, [r3, #0]
 8005232:	b159      	cbz	r1, 800524c <_dtoa_r+0x5c>
 8005234:	685a      	ldr	r2, [r3, #4]
 8005236:	604a      	str	r2, [r1, #4]
 8005238:	2301      	movs	r3, #1
 800523a:	4093      	lsls	r3, r2
 800523c:	608b      	str	r3, [r1, #8]
 800523e:	4658      	mov	r0, fp
 8005240:	f000 feda 	bl	8005ff8 <_Bfree>
 8005244:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005248:	2200      	movs	r2, #0
 800524a:	601a      	str	r2, [r3, #0]
 800524c:	1e2b      	subs	r3, r5, #0
 800524e:	bfb9      	ittee	lt
 8005250:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005254:	9303      	strlt	r3, [sp, #12]
 8005256:	2300      	movge	r3, #0
 8005258:	6033      	strge	r3, [r6, #0]
 800525a:	9f03      	ldr	r7, [sp, #12]
 800525c:	4b98      	ldr	r3, [pc, #608]	@ (80054c0 <_dtoa_r+0x2d0>)
 800525e:	bfbc      	itt	lt
 8005260:	2201      	movlt	r2, #1
 8005262:	6032      	strlt	r2, [r6, #0]
 8005264:	43bb      	bics	r3, r7
 8005266:	d112      	bne.n	800528e <_dtoa_r+0x9e>
 8005268:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800526a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800526e:	6013      	str	r3, [r2, #0]
 8005270:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005274:	4323      	orrs	r3, r4
 8005276:	f000 854d 	beq.w	8005d14 <_dtoa_r+0xb24>
 800527a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800527c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80054d4 <_dtoa_r+0x2e4>
 8005280:	2b00      	cmp	r3, #0
 8005282:	f000 854f 	beq.w	8005d24 <_dtoa_r+0xb34>
 8005286:	f10a 0303 	add.w	r3, sl, #3
 800528a:	f000 bd49 	b.w	8005d20 <_dtoa_r+0xb30>
 800528e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005292:	2200      	movs	r2, #0
 8005294:	ec51 0b17 	vmov	r0, r1, d7
 8005298:	2300      	movs	r3, #0
 800529a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800529e:	f7fb fc1b 	bl	8000ad8 <__aeabi_dcmpeq>
 80052a2:	4680      	mov	r8, r0
 80052a4:	b158      	cbz	r0, 80052be <_dtoa_r+0xce>
 80052a6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80052a8:	2301      	movs	r3, #1
 80052aa:	6013      	str	r3, [r2, #0]
 80052ac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80052ae:	b113      	cbz	r3, 80052b6 <_dtoa_r+0xc6>
 80052b0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80052b2:	4b84      	ldr	r3, [pc, #528]	@ (80054c4 <_dtoa_r+0x2d4>)
 80052b4:	6013      	str	r3, [r2, #0]
 80052b6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80054d8 <_dtoa_r+0x2e8>
 80052ba:	f000 bd33 	b.w	8005d24 <_dtoa_r+0xb34>
 80052be:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80052c2:	aa16      	add	r2, sp, #88	@ 0x58
 80052c4:	a917      	add	r1, sp, #92	@ 0x5c
 80052c6:	4658      	mov	r0, fp
 80052c8:	f001 f980 	bl	80065cc <__d2b>
 80052cc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80052d0:	4681      	mov	r9, r0
 80052d2:	2e00      	cmp	r6, #0
 80052d4:	d077      	beq.n	80053c6 <_dtoa_r+0x1d6>
 80052d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80052d8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80052dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80052e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80052e4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80052e8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80052ec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80052f0:	4619      	mov	r1, r3
 80052f2:	2200      	movs	r2, #0
 80052f4:	4b74      	ldr	r3, [pc, #464]	@ (80054c8 <_dtoa_r+0x2d8>)
 80052f6:	f7fa ffcf 	bl	8000298 <__aeabi_dsub>
 80052fa:	a369      	add	r3, pc, #420	@ (adr r3, 80054a0 <_dtoa_r+0x2b0>)
 80052fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005300:	f7fb f982 	bl	8000608 <__aeabi_dmul>
 8005304:	a368      	add	r3, pc, #416	@ (adr r3, 80054a8 <_dtoa_r+0x2b8>)
 8005306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800530a:	f7fa ffc7 	bl	800029c <__adddf3>
 800530e:	4604      	mov	r4, r0
 8005310:	4630      	mov	r0, r6
 8005312:	460d      	mov	r5, r1
 8005314:	f7fb f90e 	bl	8000534 <__aeabi_i2d>
 8005318:	a365      	add	r3, pc, #404	@ (adr r3, 80054b0 <_dtoa_r+0x2c0>)
 800531a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800531e:	f7fb f973 	bl	8000608 <__aeabi_dmul>
 8005322:	4602      	mov	r2, r0
 8005324:	460b      	mov	r3, r1
 8005326:	4620      	mov	r0, r4
 8005328:	4629      	mov	r1, r5
 800532a:	f7fa ffb7 	bl	800029c <__adddf3>
 800532e:	4604      	mov	r4, r0
 8005330:	460d      	mov	r5, r1
 8005332:	f7fb fc19 	bl	8000b68 <__aeabi_d2iz>
 8005336:	2200      	movs	r2, #0
 8005338:	4607      	mov	r7, r0
 800533a:	2300      	movs	r3, #0
 800533c:	4620      	mov	r0, r4
 800533e:	4629      	mov	r1, r5
 8005340:	f7fb fbd4 	bl	8000aec <__aeabi_dcmplt>
 8005344:	b140      	cbz	r0, 8005358 <_dtoa_r+0x168>
 8005346:	4638      	mov	r0, r7
 8005348:	f7fb f8f4 	bl	8000534 <__aeabi_i2d>
 800534c:	4622      	mov	r2, r4
 800534e:	462b      	mov	r3, r5
 8005350:	f7fb fbc2 	bl	8000ad8 <__aeabi_dcmpeq>
 8005354:	b900      	cbnz	r0, 8005358 <_dtoa_r+0x168>
 8005356:	3f01      	subs	r7, #1
 8005358:	2f16      	cmp	r7, #22
 800535a:	d851      	bhi.n	8005400 <_dtoa_r+0x210>
 800535c:	4b5b      	ldr	r3, [pc, #364]	@ (80054cc <_dtoa_r+0x2dc>)
 800535e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005366:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800536a:	f7fb fbbf 	bl	8000aec <__aeabi_dcmplt>
 800536e:	2800      	cmp	r0, #0
 8005370:	d048      	beq.n	8005404 <_dtoa_r+0x214>
 8005372:	3f01      	subs	r7, #1
 8005374:	2300      	movs	r3, #0
 8005376:	9312      	str	r3, [sp, #72]	@ 0x48
 8005378:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800537a:	1b9b      	subs	r3, r3, r6
 800537c:	1e5a      	subs	r2, r3, #1
 800537e:	bf44      	itt	mi
 8005380:	f1c3 0801 	rsbmi	r8, r3, #1
 8005384:	2300      	movmi	r3, #0
 8005386:	9208      	str	r2, [sp, #32]
 8005388:	bf54      	ite	pl
 800538a:	f04f 0800 	movpl.w	r8, #0
 800538e:	9308      	strmi	r3, [sp, #32]
 8005390:	2f00      	cmp	r7, #0
 8005392:	db39      	blt.n	8005408 <_dtoa_r+0x218>
 8005394:	9b08      	ldr	r3, [sp, #32]
 8005396:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005398:	443b      	add	r3, r7
 800539a:	9308      	str	r3, [sp, #32]
 800539c:	2300      	movs	r3, #0
 800539e:	930a      	str	r3, [sp, #40]	@ 0x28
 80053a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053a2:	2b09      	cmp	r3, #9
 80053a4:	d864      	bhi.n	8005470 <_dtoa_r+0x280>
 80053a6:	2b05      	cmp	r3, #5
 80053a8:	bfc4      	itt	gt
 80053aa:	3b04      	subgt	r3, #4
 80053ac:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80053ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053b0:	f1a3 0302 	sub.w	r3, r3, #2
 80053b4:	bfcc      	ite	gt
 80053b6:	2400      	movgt	r4, #0
 80053b8:	2401      	movle	r4, #1
 80053ba:	2b03      	cmp	r3, #3
 80053bc:	d863      	bhi.n	8005486 <_dtoa_r+0x296>
 80053be:	e8df f003 	tbb	[pc, r3]
 80053c2:	372a      	.short	0x372a
 80053c4:	5535      	.short	0x5535
 80053c6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80053ca:	441e      	add	r6, r3
 80053cc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80053d0:	2b20      	cmp	r3, #32
 80053d2:	bfc1      	itttt	gt
 80053d4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80053d8:	409f      	lslgt	r7, r3
 80053da:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80053de:	fa24 f303 	lsrgt.w	r3, r4, r3
 80053e2:	bfd6      	itet	le
 80053e4:	f1c3 0320 	rsble	r3, r3, #32
 80053e8:	ea47 0003 	orrgt.w	r0, r7, r3
 80053ec:	fa04 f003 	lslle.w	r0, r4, r3
 80053f0:	f7fb f890 	bl	8000514 <__aeabi_ui2d>
 80053f4:	2201      	movs	r2, #1
 80053f6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80053fa:	3e01      	subs	r6, #1
 80053fc:	9214      	str	r2, [sp, #80]	@ 0x50
 80053fe:	e777      	b.n	80052f0 <_dtoa_r+0x100>
 8005400:	2301      	movs	r3, #1
 8005402:	e7b8      	b.n	8005376 <_dtoa_r+0x186>
 8005404:	9012      	str	r0, [sp, #72]	@ 0x48
 8005406:	e7b7      	b.n	8005378 <_dtoa_r+0x188>
 8005408:	427b      	negs	r3, r7
 800540a:	930a      	str	r3, [sp, #40]	@ 0x28
 800540c:	2300      	movs	r3, #0
 800540e:	eba8 0807 	sub.w	r8, r8, r7
 8005412:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005414:	e7c4      	b.n	80053a0 <_dtoa_r+0x1b0>
 8005416:	2300      	movs	r3, #0
 8005418:	930b      	str	r3, [sp, #44]	@ 0x2c
 800541a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800541c:	2b00      	cmp	r3, #0
 800541e:	dc35      	bgt.n	800548c <_dtoa_r+0x29c>
 8005420:	2301      	movs	r3, #1
 8005422:	9300      	str	r3, [sp, #0]
 8005424:	9307      	str	r3, [sp, #28]
 8005426:	461a      	mov	r2, r3
 8005428:	920e      	str	r2, [sp, #56]	@ 0x38
 800542a:	e00b      	b.n	8005444 <_dtoa_r+0x254>
 800542c:	2301      	movs	r3, #1
 800542e:	e7f3      	b.n	8005418 <_dtoa_r+0x228>
 8005430:	2300      	movs	r3, #0
 8005432:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005434:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005436:	18fb      	adds	r3, r7, r3
 8005438:	9300      	str	r3, [sp, #0]
 800543a:	3301      	adds	r3, #1
 800543c:	2b01      	cmp	r3, #1
 800543e:	9307      	str	r3, [sp, #28]
 8005440:	bfb8      	it	lt
 8005442:	2301      	movlt	r3, #1
 8005444:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005448:	2100      	movs	r1, #0
 800544a:	2204      	movs	r2, #4
 800544c:	f102 0514 	add.w	r5, r2, #20
 8005450:	429d      	cmp	r5, r3
 8005452:	d91f      	bls.n	8005494 <_dtoa_r+0x2a4>
 8005454:	6041      	str	r1, [r0, #4]
 8005456:	4658      	mov	r0, fp
 8005458:	f000 fd8e 	bl	8005f78 <_Balloc>
 800545c:	4682      	mov	sl, r0
 800545e:	2800      	cmp	r0, #0
 8005460:	d13c      	bne.n	80054dc <_dtoa_r+0x2ec>
 8005462:	4b1b      	ldr	r3, [pc, #108]	@ (80054d0 <_dtoa_r+0x2e0>)
 8005464:	4602      	mov	r2, r0
 8005466:	f240 11af 	movw	r1, #431	@ 0x1af
 800546a:	e6d8      	b.n	800521e <_dtoa_r+0x2e>
 800546c:	2301      	movs	r3, #1
 800546e:	e7e0      	b.n	8005432 <_dtoa_r+0x242>
 8005470:	2401      	movs	r4, #1
 8005472:	2300      	movs	r3, #0
 8005474:	9309      	str	r3, [sp, #36]	@ 0x24
 8005476:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005478:	f04f 33ff 	mov.w	r3, #4294967295
 800547c:	9300      	str	r3, [sp, #0]
 800547e:	9307      	str	r3, [sp, #28]
 8005480:	2200      	movs	r2, #0
 8005482:	2312      	movs	r3, #18
 8005484:	e7d0      	b.n	8005428 <_dtoa_r+0x238>
 8005486:	2301      	movs	r3, #1
 8005488:	930b      	str	r3, [sp, #44]	@ 0x2c
 800548a:	e7f5      	b.n	8005478 <_dtoa_r+0x288>
 800548c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800548e:	9300      	str	r3, [sp, #0]
 8005490:	9307      	str	r3, [sp, #28]
 8005492:	e7d7      	b.n	8005444 <_dtoa_r+0x254>
 8005494:	3101      	adds	r1, #1
 8005496:	0052      	lsls	r2, r2, #1
 8005498:	e7d8      	b.n	800544c <_dtoa_r+0x25c>
 800549a:	bf00      	nop
 800549c:	f3af 8000 	nop.w
 80054a0:	636f4361 	.word	0x636f4361
 80054a4:	3fd287a7 	.word	0x3fd287a7
 80054a8:	8b60c8b3 	.word	0x8b60c8b3
 80054ac:	3fc68a28 	.word	0x3fc68a28
 80054b0:	509f79fb 	.word	0x509f79fb
 80054b4:	3fd34413 	.word	0x3fd34413
 80054b8:	080071fd 	.word	0x080071fd
 80054bc:	08007214 	.word	0x08007214
 80054c0:	7ff00000 	.word	0x7ff00000
 80054c4:	080071cd 	.word	0x080071cd
 80054c8:	3ff80000 	.word	0x3ff80000
 80054cc:	08007310 	.word	0x08007310
 80054d0:	0800726c 	.word	0x0800726c
 80054d4:	080071f9 	.word	0x080071f9
 80054d8:	080071cc 	.word	0x080071cc
 80054dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80054e0:	6018      	str	r0, [r3, #0]
 80054e2:	9b07      	ldr	r3, [sp, #28]
 80054e4:	2b0e      	cmp	r3, #14
 80054e6:	f200 80a4 	bhi.w	8005632 <_dtoa_r+0x442>
 80054ea:	2c00      	cmp	r4, #0
 80054ec:	f000 80a1 	beq.w	8005632 <_dtoa_r+0x442>
 80054f0:	2f00      	cmp	r7, #0
 80054f2:	dd33      	ble.n	800555c <_dtoa_r+0x36c>
 80054f4:	4bad      	ldr	r3, [pc, #692]	@ (80057ac <_dtoa_r+0x5bc>)
 80054f6:	f007 020f 	and.w	r2, r7, #15
 80054fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80054fe:	ed93 7b00 	vldr	d7, [r3]
 8005502:	05f8      	lsls	r0, r7, #23
 8005504:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005508:	ea4f 1427 	mov.w	r4, r7, asr #4
 800550c:	d516      	bpl.n	800553c <_dtoa_r+0x34c>
 800550e:	4ba8      	ldr	r3, [pc, #672]	@ (80057b0 <_dtoa_r+0x5c0>)
 8005510:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005514:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005518:	f7fb f9a0 	bl	800085c <__aeabi_ddiv>
 800551c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005520:	f004 040f 	and.w	r4, r4, #15
 8005524:	2603      	movs	r6, #3
 8005526:	4da2      	ldr	r5, [pc, #648]	@ (80057b0 <_dtoa_r+0x5c0>)
 8005528:	b954      	cbnz	r4, 8005540 <_dtoa_r+0x350>
 800552a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800552e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005532:	f7fb f993 	bl	800085c <__aeabi_ddiv>
 8005536:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800553a:	e028      	b.n	800558e <_dtoa_r+0x39e>
 800553c:	2602      	movs	r6, #2
 800553e:	e7f2      	b.n	8005526 <_dtoa_r+0x336>
 8005540:	07e1      	lsls	r1, r4, #31
 8005542:	d508      	bpl.n	8005556 <_dtoa_r+0x366>
 8005544:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005548:	e9d5 2300 	ldrd	r2, r3, [r5]
 800554c:	f7fb f85c 	bl	8000608 <__aeabi_dmul>
 8005550:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005554:	3601      	adds	r6, #1
 8005556:	1064      	asrs	r4, r4, #1
 8005558:	3508      	adds	r5, #8
 800555a:	e7e5      	b.n	8005528 <_dtoa_r+0x338>
 800555c:	f000 80d2 	beq.w	8005704 <_dtoa_r+0x514>
 8005560:	427c      	negs	r4, r7
 8005562:	4b92      	ldr	r3, [pc, #584]	@ (80057ac <_dtoa_r+0x5bc>)
 8005564:	4d92      	ldr	r5, [pc, #584]	@ (80057b0 <_dtoa_r+0x5c0>)
 8005566:	f004 020f 	and.w	r2, r4, #15
 800556a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800556e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005572:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005576:	f7fb f847 	bl	8000608 <__aeabi_dmul>
 800557a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800557e:	1124      	asrs	r4, r4, #4
 8005580:	2300      	movs	r3, #0
 8005582:	2602      	movs	r6, #2
 8005584:	2c00      	cmp	r4, #0
 8005586:	f040 80b2 	bne.w	80056ee <_dtoa_r+0x4fe>
 800558a:	2b00      	cmp	r3, #0
 800558c:	d1d3      	bne.n	8005536 <_dtoa_r+0x346>
 800558e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005590:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005594:	2b00      	cmp	r3, #0
 8005596:	f000 80b7 	beq.w	8005708 <_dtoa_r+0x518>
 800559a:	4b86      	ldr	r3, [pc, #536]	@ (80057b4 <_dtoa_r+0x5c4>)
 800559c:	2200      	movs	r2, #0
 800559e:	4620      	mov	r0, r4
 80055a0:	4629      	mov	r1, r5
 80055a2:	f7fb faa3 	bl	8000aec <__aeabi_dcmplt>
 80055a6:	2800      	cmp	r0, #0
 80055a8:	f000 80ae 	beq.w	8005708 <_dtoa_r+0x518>
 80055ac:	9b07      	ldr	r3, [sp, #28]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	f000 80aa 	beq.w	8005708 <_dtoa_r+0x518>
 80055b4:	9b00      	ldr	r3, [sp, #0]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	dd37      	ble.n	800562a <_dtoa_r+0x43a>
 80055ba:	1e7b      	subs	r3, r7, #1
 80055bc:	9304      	str	r3, [sp, #16]
 80055be:	4620      	mov	r0, r4
 80055c0:	4b7d      	ldr	r3, [pc, #500]	@ (80057b8 <_dtoa_r+0x5c8>)
 80055c2:	2200      	movs	r2, #0
 80055c4:	4629      	mov	r1, r5
 80055c6:	f7fb f81f 	bl	8000608 <__aeabi_dmul>
 80055ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80055ce:	9c00      	ldr	r4, [sp, #0]
 80055d0:	3601      	adds	r6, #1
 80055d2:	4630      	mov	r0, r6
 80055d4:	f7fa ffae 	bl	8000534 <__aeabi_i2d>
 80055d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80055dc:	f7fb f814 	bl	8000608 <__aeabi_dmul>
 80055e0:	4b76      	ldr	r3, [pc, #472]	@ (80057bc <_dtoa_r+0x5cc>)
 80055e2:	2200      	movs	r2, #0
 80055e4:	f7fa fe5a 	bl	800029c <__adddf3>
 80055e8:	4605      	mov	r5, r0
 80055ea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80055ee:	2c00      	cmp	r4, #0
 80055f0:	f040 808d 	bne.w	800570e <_dtoa_r+0x51e>
 80055f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055f8:	4b71      	ldr	r3, [pc, #452]	@ (80057c0 <_dtoa_r+0x5d0>)
 80055fa:	2200      	movs	r2, #0
 80055fc:	f7fa fe4c 	bl	8000298 <__aeabi_dsub>
 8005600:	4602      	mov	r2, r0
 8005602:	460b      	mov	r3, r1
 8005604:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005608:	462a      	mov	r2, r5
 800560a:	4633      	mov	r3, r6
 800560c:	f7fb fa8c 	bl	8000b28 <__aeabi_dcmpgt>
 8005610:	2800      	cmp	r0, #0
 8005612:	f040 828b 	bne.w	8005b2c <_dtoa_r+0x93c>
 8005616:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800561a:	462a      	mov	r2, r5
 800561c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005620:	f7fb fa64 	bl	8000aec <__aeabi_dcmplt>
 8005624:	2800      	cmp	r0, #0
 8005626:	f040 8128 	bne.w	800587a <_dtoa_r+0x68a>
 800562a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800562e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005632:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005634:	2b00      	cmp	r3, #0
 8005636:	f2c0 815a 	blt.w	80058ee <_dtoa_r+0x6fe>
 800563a:	2f0e      	cmp	r7, #14
 800563c:	f300 8157 	bgt.w	80058ee <_dtoa_r+0x6fe>
 8005640:	4b5a      	ldr	r3, [pc, #360]	@ (80057ac <_dtoa_r+0x5bc>)
 8005642:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005646:	ed93 7b00 	vldr	d7, [r3]
 800564a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800564c:	2b00      	cmp	r3, #0
 800564e:	ed8d 7b00 	vstr	d7, [sp]
 8005652:	da03      	bge.n	800565c <_dtoa_r+0x46c>
 8005654:	9b07      	ldr	r3, [sp, #28]
 8005656:	2b00      	cmp	r3, #0
 8005658:	f340 8101 	ble.w	800585e <_dtoa_r+0x66e>
 800565c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005660:	4656      	mov	r6, sl
 8005662:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005666:	4620      	mov	r0, r4
 8005668:	4629      	mov	r1, r5
 800566a:	f7fb f8f7 	bl	800085c <__aeabi_ddiv>
 800566e:	f7fb fa7b 	bl	8000b68 <__aeabi_d2iz>
 8005672:	4680      	mov	r8, r0
 8005674:	f7fa ff5e 	bl	8000534 <__aeabi_i2d>
 8005678:	e9dd 2300 	ldrd	r2, r3, [sp]
 800567c:	f7fa ffc4 	bl	8000608 <__aeabi_dmul>
 8005680:	4602      	mov	r2, r0
 8005682:	460b      	mov	r3, r1
 8005684:	4620      	mov	r0, r4
 8005686:	4629      	mov	r1, r5
 8005688:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800568c:	f7fa fe04 	bl	8000298 <__aeabi_dsub>
 8005690:	f806 4b01 	strb.w	r4, [r6], #1
 8005694:	9d07      	ldr	r5, [sp, #28]
 8005696:	eba6 040a 	sub.w	r4, r6, sl
 800569a:	42a5      	cmp	r5, r4
 800569c:	4602      	mov	r2, r0
 800569e:	460b      	mov	r3, r1
 80056a0:	f040 8117 	bne.w	80058d2 <_dtoa_r+0x6e2>
 80056a4:	f7fa fdfa 	bl	800029c <__adddf3>
 80056a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80056ac:	4604      	mov	r4, r0
 80056ae:	460d      	mov	r5, r1
 80056b0:	f7fb fa3a 	bl	8000b28 <__aeabi_dcmpgt>
 80056b4:	2800      	cmp	r0, #0
 80056b6:	f040 80f9 	bne.w	80058ac <_dtoa_r+0x6bc>
 80056ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80056be:	4620      	mov	r0, r4
 80056c0:	4629      	mov	r1, r5
 80056c2:	f7fb fa09 	bl	8000ad8 <__aeabi_dcmpeq>
 80056c6:	b118      	cbz	r0, 80056d0 <_dtoa_r+0x4e0>
 80056c8:	f018 0f01 	tst.w	r8, #1
 80056cc:	f040 80ee 	bne.w	80058ac <_dtoa_r+0x6bc>
 80056d0:	4649      	mov	r1, r9
 80056d2:	4658      	mov	r0, fp
 80056d4:	f000 fc90 	bl	8005ff8 <_Bfree>
 80056d8:	2300      	movs	r3, #0
 80056da:	7033      	strb	r3, [r6, #0]
 80056dc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80056de:	3701      	adds	r7, #1
 80056e0:	601f      	str	r7, [r3, #0]
 80056e2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	f000 831d 	beq.w	8005d24 <_dtoa_r+0xb34>
 80056ea:	601e      	str	r6, [r3, #0]
 80056ec:	e31a      	b.n	8005d24 <_dtoa_r+0xb34>
 80056ee:	07e2      	lsls	r2, r4, #31
 80056f0:	d505      	bpl.n	80056fe <_dtoa_r+0x50e>
 80056f2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80056f6:	f7fa ff87 	bl	8000608 <__aeabi_dmul>
 80056fa:	3601      	adds	r6, #1
 80056fc:	2301      	movs	r3, #1
 80056fe:	1064      	asrs	r4, r4, #1
 8005700:	3508      	adds	r5, #8
 8005702:	e73f      	b.n	8005584 <_dtoa_r+0x394>
 8005704:	2602      	movs	r6, #2
 8005706:	e742      	b.n	800558e <_dtoa_r+0x39e>
 8005708:	9c07      	ldr	r4, [sp, #28]
 800570a:	9704      	str	r7, [sp, #16]
 800570c:	e761      	b.n	80055d2 <_dtoa_r+0x3e2>
 800570e:	4b27      	ldr	r3, [pc, #156]	@ (80057ac <_dtoa_r+0x5bc>)
 8005710:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005712:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005716:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800571a:	4454      	add	r4, sl
 800571c:	2900      	cmp	r1, #0
 800571e:	d053      	beq.n	80057c8 <_dtoa_r+0x5d8>
 8005720:	4928      	ldr	r1, [pc, #160]	@ (80057c4 <_dtoa_r+0x5d4>)
 8005722:	2000      	movs	r0, #0
 8005724:	f7fb f89a 	bl	800085c <__aeabi_ddiv>
 8005728:	4633      	mov	r3, r6
 800572a:	462a      	mov	r2, r5
 800572c:	f7fa fdb4 	bl	8000298 <__aeabi_dsub>
 8005730:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005734:	4656      	mov	r6, sl
 8005736:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800573a:	f7fb fa15 	bl	8000b68 <__aeabi_d2iz>
 800573e:	4605      	mov	r5, r0
 8005740:	f7fa fef8 	bl	8000534 <__aeabi_i2d>
 8005744:	4602      	mov	r2, r0
 8005746:	460b      	mov	r3, r1
 8005748:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800574c:	f7fa fda4 	bl	8000298 <__aeabi_dsub>
 8005750:	3530      	adds	r5, #48	@ 0x30
 8005752:	4602      	mov	r2, r0
 8005754:	460b      	mov	r3, r1
 8005756:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800575a:	f806 5b01 	strb.w	r5, [r6], #1
 800575e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005762:	f7fb f9c3 	bl	8000aec <__aeabi_dcmplt>
 8005766:	2800      	cmp	r0, #0
 8005768:	d171      	bne.n	800584e <_dtoa_r+0x65e>
 800576a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800576e:	4911      	ldr	r1, [pc, #68]	@ (80057b4 <_dtoa_r+0x5c4>)
 8005770:	2000      	movs	r0, #0
 8005772:	f7fa fd91 	bl	8000298 <__aeabi_dsub>
 8005776:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800577a:	f7fb f9b7 	bl	8000aec <__aeabi_dcmplt>
 800577e:	2800      	cmp	r0, #0
 8005780:	f040 8095 	bne.w	80058ae <_dtoa_r+0x6be>
 8005784:	42a6      	cmp	r6, r4
 8005786:	f43f af50 	beq.w	800562a <_dtoa_r+0x43a>
 800578a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800578e:	4b0a      	ldr	r3, [pc, #40]	@ (80057b8 <_dtoa_r+0x5c8>)
 8005790:	2200      	movs	r2, #0
 8005792:	f7fa ff39 	bl	8000608 <__aeabi_dmul>
 8005796:	4b08      	ldr	r3, [pc, #32]	@ (80057b8 <_dtoa_r+0x5c8>)
 8005798:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800579c:	2200      	movs	r2, #0
 800579e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057a2:	f7fa ff31 	bl	8000608 <__aeabi_dmul>
 80057a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80057aa:	e7c4      	b.n	8005736 <_dtoa_r+0x546>
 80057ac:	08007310 	.word	0x08007310
 80057b0:	080072e8 	.word	0x080072e8
 80057b4:	3ff00000 	.word	0x3ff00000
 80057b8:	40240000 	.word	0x40240000
 80057bc:	401c0000 	.word	0x401c0000
 80057c0:	40140000 	.word	0x40140000
 80057c4:	3fe00000 	.word	0x3fe00000
 80057c8:	4631      	mov	r1, r6
 80057ca:	4628      	mov	r0, r5
 80057cc:	f7fa ff1c 	bl	8000608 <__aeabi_dmul>
 80057d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80057d4:	9415      	str	r4, [sp, #84]	@ 0x54
 80057d6:	4656      	mov	r6, sl
 80057d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057dc:	f7fb f9c4 	bl	8000b68 <__aeabi_d2iz>
 80057e0:	4605      	mov	r5, r0
 80057e2:	f7fa fea7 	bl	8000534 <__aeabi_i2d>
 80057e6:	4602      	mov	r2, r0
 80057e8:	460b      	mov	r3, r1
 80057ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057ee:	f7fa fd53 	bl	8000298 <__aeabi_dsub>
 80057f2:	3530      	adds	r5, #48	@ 0x30
 80057f4:	f806 5b01 	strb.w	r5, [r6], #1
 80057f8:	4602      	mov	r2, r0
 80057fa:	460b      	mov	r3, r1
 80057fc:	42a6      	cmp	r6, r4
 80057fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005802:	f04f 0200 	mov.w	r2, #0
 8005806:	d124      	bne.n	8005852 <_dtoa_r+0x662>
 8005808:	4bac      	ldr	r3, [pc, #688]	@ (8005abc <_dtoa_r+0x8cc>)
 800580a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800580e:	f7fa fd45 	bl	800029c <__adddf3>
 8005812:	4602      	mov	r2, r0
 8005814:	460b      	mov	r3, r1
 8005816:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800581a:	f7fb f985 	bl	8000b28 <__aeabi_dcmpgt>
 800581e:	2800      	cmp	r0, #0
 8005820:	d145      	bne.n	80058ae <_dtoa_r+0x6be>
 8005822:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005826:	49a5      	ldr	r1, [pc, #660]	@ (8005abc <_dtoa_r+0x8cc>)
 8005828:	2000      	movs	r0, #0
 800582a:	f7fa fd35 	bl	8000298 <__aeabi_dsub>
 800582e:	4602      	mov	r2, r0
 8005830:	460b      	mov	r3, r1
 8005832:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005836:	f7fb f959 	bl	8000aec <__aeabi_dcmplt>
 800583a:	2800      	cmp	r0, #0
 800583c:	f43f aef5 	beq.w	800562a <_dtoa_r+0x43a>
 8005840:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005842:	1e73      	subs	r3, r6, #1
 8005844:	9315      	str	r3, [sp, #84]	@ 0x54
 8005846:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800584a:	2b30      	cmp	r3, #48	@ 0x30
 800584c:	d0f8      	beq.n	8005840 <_dtoa_r+0x650>
 800584e:	9f04      	ldr	r7, [sp, #16]
 8005850:	e73e      	b.n	80056d0 <_dtoa_r+0x4e0>
 8005852:	4b9b      	ldr	r3, [pc, #620]	@ (8005ac0 <_dtoa_r+0x8d0>)
 8005854:	f7fa fed8 	bl	8000608 <__aeabi_dmul>
 8005858:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800585c:	e7bc      	b.n	80057d8 <_dtoa_r+0x5e8>
 800585e:	d10c      	bne.n	800587a <_dtoa_r+0x68a>
 8005860:	4b98      	ldr	r3, [pc, #608]	@ (8005ac4 <_dtoa_r+0x8d4>)
 8005862:	2200      	movs	r2, #0
 8005864:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005868:	f7fa fece 	bl	8000608 <__aeabi_dmul>
 800586c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005870:	f7fb f950 	bl	8000b14 <__aeabi_dcmpge>
 8005874:	2800      	cmp	r0, #0
 8005876:	f000 8157 	beq.w	8005b28 <_dtoa_r+0x938>
 800587a:	2400      	movs	r4, #0
 800587c:	4625      	mov	r5, r4
 800587e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005880:	43db      	mvns	r3, r3
 8005882:	9304      	str	r3, [sp, #16]
 8005884:	4656      	mov	r6, sl
 8005886:	2700      	movs	r7, #0
 8005888:	4621      	mov	r1, r4
 800588a:	4658      	mov	r0, fp
 800588c:	f000 fbb4 	bl	8005ff8 <_Bfree>
 8005890:	2d00      	cmp	r5, #0
 8005892:	d0dc      	beq.n	800584e <_dtoa_r+0x65e>
 8005894:	b12f      	cbz	r7, 80058a2 <_dtoa_r+0x6b2>
 8005896:	42af      	cmp	r7, r5
 8005898:	d003      	beq.n	80058a2 <_dtoa_r+0x6b2>
 800589a:	4639      	mov	r1, r7
 800589c:	4658      	mov	r0, fp
 800589e:	f000 fbab 	bl	8005ff8 <_Bfree>
 80058a2:	4629      	mov	r1, r5
 80058a4:	4658      	mov	r0, fp
 80058a6:	f000 fba7 	bl	8005ff8 <_Bfree>
 80058aa:	e7d0      	b.n	800584e <_dtoa_r+0x65e>
 80058ac:	9704      	str	r7, [sp, #16]
 80058ae:	4633      	mov	r3, r6
 80058b0:	461e      	mov	r6, r3
 80058b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80058b6:	2a39      	cmp	r2, #57	@ 0x39
 80058b8:	d107      	bne.n	80058ca <_dtoa_r+0x6da>
 80058ba:	459a      	cmp	sl, r3
 80058bc:	d1f8      	bne.n	80058b0 <_dtoa_r+0x6c0>
 80058be:	9a04      	ldr	r2, [sp, #16]
 80058c0:	3201      	adds	r2, #1
 80058c2:	9204      	str	r2, [sp, #16]
 80058c4:	2230      	movs	r2, #48	@ 0x30
 80058c6:	f88a 2000 	strb.w	r2, [sl]
 80058ca:	781a      	ldrb	r2, [r3, #0]
 80058cc:	3201      	adds	r2, #1
 80058ce:	701a      	strb	r2, [r3, #0]
 80058d0:	e7bd      	b.n	800584e <_dtoa_r+0x65e>
 80058d2:	4b7b      	ldr	r3, [pc, #492]	@ (8005ac0 <_dtoa_r+0x8d0>)
 80058d4:	2200      	movs	r2, #0
 80058d6:	f7fa fe97 	bl	8000608 <__aeabi_dmul>
 80058da:	2200      	movs	r2, #0
 80058dc:	2300      	movs	r3, #0
 80058de:	4604      	mov	r4, r0
 80058e0:	460d      	mov	r5, r1
 80058e2:	f7fb f8f9 	bl	8000ad8 <__aeabi_dcmpeq>
 80058e6:	2800      	cmp	r0, #0
 80058e8:	f43f aebb 	beq.w	8005662 <_dtoa_r+0x472>
 80058ec:	e6f0      	b.n	80056d0 <_dtoa_r+0x4e0>
 80058ee:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80058f0:	2a00      	cmp	r2, #0
 80058f2:	f000 80db 	beq.w	8005aac <_dtoa_r+0x8bc>
 80058f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80058f8:	2a01      	cmp	r2, #1
 80058fa:	f300 80bf 	bgt.w	8005a7c <_dtoa_r+0x88c>
 80058fe:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005900:	2a00      	cmp	r2, #0
 8005902:	f000 80b7 	beq.w	8005a74 <_dtoa_r+0x884>
 8005906:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800590a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800590c:	4646      	mov	r6, r8
 800590e:	9a08      	ldr	r2, [sp, #32]
 8005910:	2101      	movs	r1, #1
 8005912:	441a      	add	r2, r3
 8005914:	4658      	mov	r0, fp
 8005916:	4498      	add	r8, r3
 8005918:	9208      	str	r2, [sp, #32]
 800591a:	f000 fc21 	bl	8006160 <__i2b>
 800591e:	4605      	mov	r5, r0
 8005920:	b15e      	cbz	r6, 800593a <_dtoa_r+0x74a>
 8005922:	9b08      	ldr	r3, [sp, #32]
 8005924:	2b00      	cmp	r3, #0
 8005926:	dd08      	ble.n	800593a <_dtoa_r+0x74a>
 8005928:	42b3      	cmp	r3, r6
 800592a:	9a08      	ldr	r2, [sp, #32]
 800592c:	bfa8      	it	ge
 800592e:	4633      	movge	r3, r6
 8005930:	eba8 0803 	sub.w	r8, r8, r3
 8005934:	1af6      	subs	r6, r6, r3
 8005936:	1ad3      	subs	r3, r2, r3
 8005938:	9308      	str	r3, [sp, #32]
 800593a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800593c:	b1f3      	cbz	r3, 800597c <_dtoa_r+0x78c>
 800593e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005940:	2b00      	cmp	r3, #0
 8005942:	f000 80b7 	beq.w	8005ab4 <_dtoa_r+0x8c4>
 8005946:	b18c      	cbz	r4, 800596c <_dtoa_r+0x77c>
 8005948:	4629      	mov	r1, r5
 800594a:	4622      	mov	r2, r4
 800594c:	4658      	mov	r0, fp
 800594e:	f000 fcc7 	bl	80062e0 <__pow5mult>
 8005952:	464a      	mov	r2, r9
 8005954:	4601      	mov	r1, r0
 8005956:	4605      	mov	r5, r0
 8005958:	4658      	mov	r0, fp
 800595a:	f000 fc17 	bl	800618c <__multiply>
 800595e:	4649      	mov	r1, r9
 8005960:	9004      	str	r0, [sp, #16]
 8005962:	4658      	mov	r0, fp
 8005964:	f000 fb48 	bl	8005ff8 <_Bfree>
 8005968:	9b04      	ldr	r3, [sp, #16]
 800596a:	4699      	mov	r9, r3
 800596c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800596e:	1b1a      	subs	r2, r3, r4
 8005970:	d004      	beq.n	800597c <_dtoa_r+0x78c>
 8005972:	4649      	mov	r1, r9
 8005974:	4658      	mov	r0, fp
 8005976:	f000 fcb3 	bl	80062e0 <__pow5mult>
 800597a:	4681      	mov	r9, r0
 800597c:	2101      	movs	r1, #1
 800597e:	4658      	mov	r0, fp
 8005980:	f000 fbee 	bl	8006160 <__i2b>
 8005984:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005986:	4604      	mov	r4, r0
 8005988:	2b00      	cmp	r3, #0
 800598a:	f000 81cf 	beq.w	8005d2c <_dtoa_r+0xb3c>
 800598e:	461a      	mov	r2, r3
 8005990:	4601      	mov	r1, r0
 8005992:	4658      	mov	r0, fp
 8005994:	f000 fca4 	bl	80062e0 <__pow5mult>
 8005998:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800599a:	2b01      	cmp	r3, #1
 800599c:	4604      	mov	r4, r0
 800599e:	f300 8095 	bgt.w	8005acc <_dtoa_r+0x8dc>
 80059a2:	9b02      	ldr	r3, [sp, #8]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	f040 8087 	bne.w	8005ab8 <_dtoa_r+0x8c8>
 80059aa:	9b03      	ldr	r3, [sp, #12]
 80059ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	f040 8089 	bne.w	8005ac8 <_dtoa_r+0x8d8>
 80059b6:	9b03      	ldr	r3, [sp, #12]
 80059b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80059bc:	0d1b      	lsrs	r3, r3, #20
 80059be:	051b      	lsls	r3, r3, #20
 80059c0:	b12b      	cbz	r3, 80059ce <_dtoa_r+0x7de>
 80059c2:	9b08      	ldr	r3, [sp, #32]
 80059c4:	3301      	adds	r3, #1
 80059c6:	9308      	str	r3, [sp, #32]
 80059c8:	f108 0801 	add.w	r8, r8, #1
 80059cc:	2301      	movs	r3, #1
 80059ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80059d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	f000 81b0 	beq.w	8005d38 <_dtoa_r+0xb48>
 80059d8:	6923      	ldr	r3, [r4, #16]
 80059da:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80059de:	6918      	ldr	r0, [r3, #16]
 80059e0:	f000 fb72 	bl	80060c8 <__hi0bits>
 80059e4:	f1c0 0020 	rsb	r0, r0, #32
 80059e8:	9b08      	ldr	r3, [sp, #32]
 80059ea:	4418      	add	r0, r3
 80059ec:	f010 001f 	ands.w	r0, r0, #31
 80059f0:	d077      	beq.n	8005ae2 <_dtoa_r+0x8f2>
 80059f2:	f1c0 0320 	rsb	r3, r0, #32
 80059f6:	2b04      	cmp	r3, #4
 80059f8:	dd6b      	ble.n	8005ad2 <_dtoa_r+0x8e2>
 80059fa:	9b08      	ldr	r3, [sp, #32]
 80059fc:	f1c0 001c 	rsb	r0, r0, #28
 8005a00:	4403      	add	r3, r0
 8005a02:	4480      	add	r8, r0
 8005a04:	4406      	add	r6, r0
 8005a06:	9308      	str	r3, [sp, #32]
 8005a08:	f1b8 0f00 	cmp.w	r8, #0
 8005a0c:	dd05      	ble.n	8005a1a <_dtoa_r+0x82a>
 8005a0e:	4649      	mov	r1, r9
 8005a10:	4642      	mov	r2, r8
 8005a12:	4658      	mov	r0, fp
 8005a14:	f000 fcbe 	bl	8006394 <__lshift>
 8005a18:	4681      	mov	r9, r0
 8005a1a:	9b08      	ldr	r3, [sp, #32]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	dd05      	ble.n	8005a2c <_dtoa_r+0x83c>
 8005a20:	4621      	mov	r1, r4
 8005a22:	461a      	mov	r2, r3
 8005a24:	4658      	mov	r0, fp
 8005a26:	f000 fcb5 	bl	8006394 <__lshift>
 8005a2a:	4604      	mov	r4, r0
 8005a2c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d059      	beq.n	8005ae6 <_dtoa_r+0x8f6>
 8005a32:	4621      	mov	r1, r4
 8005a34:	4648      	mov	r0, r9
 8005a36:	f000 fd19 	bl	800646c <__mcmp>
 8005a3a:	2800      	cmp	r0, #0
 8005a3c:	da53      	bge.n	8005ae6 <_dtoa_r+0x8f6>
 8005a3e:	1e7b      	subs	r3, r7, #1
 8005a40:	9304      	str	r3, [sp, #16]
 8005a42:	4649      	mov	r1, r9
 8005a44:	2300      	movs	r3, #0
 8005a46:	220a      	movs	r2, #10
 8005a48:	4658      	mov	r0, fp
 8005a4a:	f000 faf7 	bl	800603c <__multadd>
 8005a4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a50:	4681      	mov	r9, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	f000 8172 	beq.w	8005d3c <_dtoa_r+0xb4c>
 8005a58:	2300      	movs	r3, #0
 8005a5a:	4629      	mov	r1, r5
 8005a5c:	220a      	movs	r2, #10
 8005a5e:	4658      	mov	r0, fp
 8005a60:	f000 faec 	bl	800603c <__multadd>
 8005a64:	9b00      	ldr	r3, [sp, #0]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	4605      	mov	r5, r0
 8005a6a:	dc67      	bgt.n	8005b3c <_dtoa_r+0x94c>
 8005a6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a6e:	2b02      	cmp	r3, #2
 8005a70:	dc41      	bgt.n	8005af6 <_dtoa_r+0x906>
 8005a72:	e063      	b.n	8005b3c <_dtoa_r+0x94c>
 8005a74:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005a76:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005a7a:	e746      	b.n	800590a <_dtoa_r+0x71a>
 8005a7c:	9b07      	ldr	r3, [sp, #28]
 8005a7e:	1e5c      	subs	r4, r3, #1
 8005a80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a82:	42a3      	cmp	r3, r4
 8005a84:	bfbf      	itttt	lt
 8005a86:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005a88:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005a8a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005a8c:	1ae3      	sublt	r3, r4, r3
 8005a8e:	bfb4      	ite	lt
 8005a90:	18d2      	addlt	r2, r2, r3
 8005a92:	1b1c      	subge	r4, r3, r4
 8005a94:	9b07      	ldr	r3, [sp, #28]
 8005a96:	bfbc      	itt	lt
 8005a98:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005a9a:	2400      	movlt	r4, #0
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	bfb5      	itete	lt
 8005aa0:	eba8 0603 	sublt.w	r6, r8, r3
 8005aa4:	9b07      	ldrge	r3, [sp, #28]
 8005aa6:	2300      	movlt	r3, #0
 8005aa8:	4646      	movge	r6, r8
 8005aaa:	e730      	b.n	800590e <_dtoa_r+0x71e>
 8005aac:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005aae:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005ab0:	4646      	mov	r6, r8
 8005ab2:	e735      	b.n	8005920 <_dtoa_r+0x730>
 8005ab4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005ab6:	e75c      	b.n	8005972 <_dtoa_r+0x782>
 8005ab8:	2300      	movs	r3, #0
 8005aba:	e788      	b.n	80059ce <_dtoa_r+0x7de>
 8005abc:	3fe00000 	.word	0x3fe00000
 8005ac0:	40240000 	.word	0x40240000
 8005ac4:	40140000 	.word	0x40140000
 8005ac8:	9b02      	ldr	r3, [sp, #8]
 8005aca:	e780      	b.n	80059ce <_dtoa_r+0x7de>
 8005acc:	2300      	movs	r3, #0
 8005ace:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ad0:	e782      	b.n	80059d8 <_dtoa_r+0x7e8>
 8005ad2:	d099      	beq.n	8005a08 <_dtoa_r+0x818>
 8005ad4:	9a08      	ldr	r2, [sp, #32]
 8005ad6:	331c      	adds	r3, #28
 8005ad8:	441a      	add	r2, r3
 8005ada:	4498      	add	r8, r3
 8005adc:	441e      	add	r6, r3
 8005ade:	9208      	str	r2, [sp, #32]
 8005ae0:	e792      	b.n	8005a08 <_dtoa_r+0x818>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	e7f6      	b.n	8005ad4 <_dtoa_r+0x8e4>
 8005ae6:	9b07      	ldr	r3, [sp, #28]
 8005ae8:	9704      	str	r7, [sp, #16]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	dc20      	bgt.n	8005b30 <_dtoa_r+0x940>
 8005aee:	9300      	str	r3, [sp, #0]
 8005af0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005af2:	2b02      	cmp	r3, #2
 8005af4:	dd1e      	ble.n	8005b34 <_dtoa_r+0x944>
 8005af6:	9b00      	ldr	r3, [sp, #0]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	f47f aec0 	bne.w	800587e <_dtoa_r+0x68e>
 8005afe:	4621      	mov	r1, r4
 8005b00:	2205      	movs	r2, #5
 8005b02:	4658      	mov	r0, fp
 8005b04:	f000 fa9a 	bl	800603c <__multadd>
 8005b08:	4601      	mov	r1, r0
 8005b0a:	4604      	mov	r4, r0
 8005b0c:	4648      	mov	r0, r9
 8005b0e:	f000 fcad 	bl	800646c <__mcmp>
 8005b12:	2800      	cmp	r0, #0
 8005b14:	f77f aeb3 	ble.w	800587e <_dtoa_r+0x68e>
 8005b18:	4656      	mov	r6, sl
 8005b1a:	2331      	movs	r3, #49	@ 0x31
 8005b1c:	f806 3b01 	strb.w	r3, [r6], #1
 8005b20:	9b04      	ldr	r3, [sp, #16]
 8005b22:	3301      	adds	r3, #1
 8005b24:	9304      	str	r3, [sp, #16]
 8005b26:	e6ae      	b.n	8005886 <_dtoa_r+0x696>
 8005b28:	9c07      	ldr	r4, [sp, #28]
 8005b2a:	9704      	str	r7, [sp, #16]
 8005b2c:	4625      	mov	r5, r4
 8005b2e:	e7f3      	b.n	8005b18 <_dtoa_r+0x928>
 8005b30:	9b07      	ldr	r3, [sp, #28]
 8005b32:	9300      	str	r3, [sp, #0]
 8005b34:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	f000 8104 	beq.w	8005d44 <_dtoa_r+0xb54>
 8005b3c:	2e00      	cmp	r6, #0
 8005b3e:	dd05      	ble.n	8005b4c <_dtoa_r+0x95c>
 8005b40:	4629      	mov	r1, r5
 8005b42:	4632      	mov	r2, r6
 8005b44:	4658      	mov	r0, fp
 8005b46:	f000 fc25 	bl	8006394 <__lshift>
 8005b4a:	4605      	mov	r5, r0
 8005b4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d05a      	beq.n	8005c08 <_dtoa_r+0xa18>
 8005b52:	6869      	ldr	r1, [r5, #4]
 8005b54:	4658      	mov	r0, fp
 8005b56:	f000 fa0f 	bl	8005f78 <_Balloc>
 8005b5a:	4606      	mov	r6, r0
 8005b5c:	b928      	cbnz	r0, 8005b6a <_dtoa_r+0x97a>
 8005b5e:	4b84      	ldr	r3, [pc, #528]	@ (8005d70 <_dtoa_r+0xb80>)
 8005b60:	4602      	mov	r2, r0
 8005b62:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005b66:	f7ff bb5a 	b.w	800521e <_dtoa_r+0x2e>
 8005b6a:	692a      	ldr	r2, [r5, #16]
 8005b6c:	3202      	adds	r2, #2
 8005b6e:	0092      	lsls	r2, r2, #2
 8005b70:	f105 010c 	add.w	r1, r5, #12
 8005b74:	300c      	adds	r0, #12
 8005b76:	f000 ffaf 	bl	8006ad8 <memcpy>
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	4631      	mov	r1, r6
 8005b7e:	4658      	mov	r0, fp
 8005b80:	f000 fc08 	bl	8006394 <__lshift>
 8005b84:	f10a 0301 	add.w	r3, sl, #1
 8005b88:	9307      	str	r3, [sp, #28]
 8005b8a:	9b00      	ldr	r3, [sp, #0]
 8005b8c:	4453      	add	r3, sl
 8005b8e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005b90:	9b02      	ldr	r3, [sp, #8]
 8005b92:	f003 0301 	and.w	r3, r3, #1
 8005b96:	462f      	mov	r7, r5
 8005b98:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b9a:	4605      	mov	r5, r0
 8005b9c:	9b07      	ldr	r3, [sp, #28]
 8005b9e:	4621      	mov	r1, r4
 8005ba0:	3b01      	subs	r3, #1
 8005ba2:	4648      	mov	r0, r9
 8005ba4:	9300      	str	r3, [sp, #0]
 8005ba6:	f7ff fa98 	bl	80050da <quorem>
 8005baa:	4639      	mov	r1, r7
 8005bac:	9002      	str	r0, [sp, #8]
 8005bae:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005bb2:	4648      	mov	r0, r9
 8005bb4:	f000 fc5a 	bl	800646c <__mcmp>
 8005bb8:	462a      	mov	r2, r5
 8005bba:	9008      	str	r0, [sp, #32]
 8005bbc:	4621      	mov	r1, r4
 8005bbe:	4658      	mov	r0, fp
 8005bc0:	f000 fc70 	bl	80064a4 <__mdiff>
 8005bc4:	68c2      	ldr	r2, [r0, #12]
 8005bc6:	4606      	mov	r6, r0
 8005bc8:	bb02      	cbnz	r2, 8005c0c <_dtoa_r+0xa1c>
 8005bca:	4601      	mov	r1, r0
 8005bcc:	4648      	mov	r0, r9
 8005bce:	f000 fc4d 	bl	800646c <__mcmp>
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	4631      	mov	r1, r6
 8005bd6:	4658      	mov	r0, fp
 8005bd8:	920e      	str	r2, [sp, #56]	@ 0x38
 8005bda:	f000 fa0d 	bl	8005ff8 <_Bfree>
 8005bde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005be0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005be2:	9e07      	ldr	r6, [sp, #28]
 8005be4:	ea43 0102 	orr.w	r1, r3, r2
 8005be8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005bea:	4319      	orrs	r1, r3
 8005bec:	d110      	bne.n	8005c10 <_dtoa_r+0xa20>
 8005bee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005bf2:	d029      	beq.n	8005c48 <_dtoa_r+0xa58>
 8005bf4:	9b08      	ldr	r3, [sp, #32]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	dd02      	ble.n	8005c00 <_dtoa_r+0xa10>
 8005bfa:	9b02      	ldr	r3, [sp, #8]
 8005bfc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005c00:	9b00      	ldr	r3, [sp, #0]
 8005c02:	f883 8000 	strb.w	r8, [r3]
 8005c06:	e63f      	b.n	8005888 <_dtoa_r+0x698>
 8005c08:	4628      	mov	r0, r5
 8005c0a:	e7bb      	b.n	8005b84 <_dtoa_r+0x994>
 8005c0c:	2201      	movs	r2, #1
 8005c0e:	e7e1      	b.n	8005bd4 <_dtoa_r+0x9e4>
 8005c10:	9b08      	ldr	r3, [sp, #32]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	db04      	blt.n	8005c20 <_dtoa_r+0xa30>
 8005c16:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005c18:	430b      	orrs	r3, r1
 8005c1a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005c1c:	430b      	orrs	r3, r1
 8005c1e:	d120      	bne.n	8005c62 <_dtoa_r+0xa72>
 8005c20:	2a00      	cmp	r2, #0
 8005c22:	dded      	ble.n	8005c00 <_dtoa_r+0xa10>
 8005c24:	4649      	mov	r1, r9
 8005c26:	2201      	movs	r2, #1
 8005c28:	4658      	mov	r0, fp
 8005c2a:	f000 fbb3 	bl	8006394 <__lshift>
 8005c2e:	4621      	mov	r1, r4
 8005c30:	4681      	mov	r9, r0
 8005c32:	f000 fc1b 	bl	800646c <__mcmp>
 8005c36:	2800      	cmp	r0, #0
 8005c38:	dc03      	bgt.n	8005c42 <_dtoa_r+0xa52>
 8005c3a:	d1e1      	bne.n	8005c00 <_dtoa_r+0xa10>
 8005c3c:	f018 0f01 	tst.w	r8, #1
 8005c40:	d0de      	beq.n	8005c00 <_dtoa_r+0xa10>
 8005c42:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005c46:	d1d8      	bne.n	8005bfa <_dtoa_r+0xa0a>
 8005c48:	9a00      	ldr	r2, [sp, #0]
 8005c4a:	2339      	movs	r3, #57	@ 0x39
 8005c4c:	7013      	strb	r3, [r2, #0]
 8005c4e:	4633      	mov	r3, r6
 8005c50:	461e      	mov	r6, r3
 8005c52:	3b01      	subs	r3, #1
 8005c54:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005c58:	2a39      	cmp	r2, #57	@ 0x39
 8005c5a:	d052      	beq.n	8005d02 <_dtoa_r+0xb12>
 8005c5c:	3201      	adds	r2, #1
 8005c5e:	701a      	strb	r2, [r3, #0]
 8005c60:	e612      	b.n	8005888 <_dtoa_r+0x698>
 8005c62:	2a00      	cmp	r2, #0
 8005c64:	dd07      	ble.n	8005c76 <_dtoa_r+0xa86>
 8005c66:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005c6a:	d0ed      	beq.n	8005c48 <_dtoa_r+0xa58>
 8005c6c:	9a00      	ldr	r2, [sp, #0]
 8005c6e:	f108 0301 	add.w	r3, r8, #1
 8005c72:	7013      	strb	r3, [r2, #0]
 8005c74:	e608      	b.n	8005888 <_dtoa_r+0x698>
 8005c76:	9b07      	ldr	r3, [sp, #28]
 8005c78:	9a07      	ldr	r2, [sp, #28]
 8005c7a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005c7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d028      	beq.n	8005cd6 <_dtoa_r+0xae6>
 8005c84:	4649      	mov	r1, r9
 8005c86:	2300      	movs	r3, #0
 8005c88:	220a      	movs	r2, #10
 8005c8a:	4658      	mov	r0, fp
 8005c8c:	f000 f9d6 	bl	800603c <__multadd>
 8005c90:	42af      	cmp	r7, r5
 8005c92:	4681      	mov	r9, r0
 8005c94:	f04f 0300 	mov.w	r3, #0
 8005c98:	f04f 020a 	mov.w	r2, #10
 8005c9c:	4639      	mov	r1, r7
 8005c9e:	4658      	mov	r0, fp
 8005ca0:	d107      	bne.n	8005cb2 <_dtoa_r+0xac2>
 8005ca2:	f000 f9cb 	bl	800603c <__multadd>
 8005ca6:	4607      	mov	r7, r0
 8005ca8:	4605      	mov	r5, r0
 8005caa:	9b07      	ldr	r3, [sp, #28]
 8005cac:	3301      	adds	r3, #1
 8005cae:	9307      	str	r3, [sp, #28]
 8005cb0:	e774      	b.n	8005b9c <_dtoa_r+0x9ac>
 8005cb2:	f000 f9c3 	bl	800603c <__multadd>
 8005cb6:	4629      	mov	r1, r5
 8005cb8:	4607      	mov	r7, r0
 8005cba:	2300      	movs	r3, #0
 8005cbc:	220a      	movs	r2, #10
 8005cbe:	4658      	mov	r0, fp
 8005cc0:	f000 f9bc 	bl	800603c <__multadd>
 8005cc4:	4605      	mov	r5, r0
 8005cc6:	e7f0      	b.n	8005caa <_dtoa_r+0xaba>
 8005cc8:	9b00      	ldr	r3, [sp, #0]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	bfcc      	ite	gt
 8005cce:	461e      	movgt	r6, r3
 8005cd0:	2601      	movle	r6, #1
 8005cd2:	4456      	add	r6, sl
 8005cd4:	2700      	movs	r7, #0
 8005cd6:	4649      	mov	r1, r9
 8005cd8:	2201      	movs	r2, #1
 8005cda:	4658      	mov	r0, fp
 8005cdc:	f000 fb5a 	bl	8006394 <__lshift>
 8005ce0:	4621      	mov	r1, r4
 8005ce2:	4681      	mov	r9, r0
 8005ce4:	f000 fbc2 	bl	800646c <__mcmp>
 8005ce8:	2800      	cmp	r0, #0
 8005cea:	dcb0      	bgt.n	8005c4e <_dtoa_r+0xa5e>
 8005cec:	d102      	bne.n	8005cf4 <_dtoa_r+0xb04>
 8005cee:	f018 0f01 	tst.w	r8, #1
 8005cf2:	d1ac      	bne.n	8005c4e <_dtoa_r+0xa5e>
 8005cf4:	4633      	mov	r3, r6
 8005cf6:	461e      	mov	r6, r3
 8005cf8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005cfc:	2a30      	cmp	r2, #48	@ 0x30
 8005cfe:	d0fa      	beq.n	8005cf6 <_dtoa_r+0xb06>
 8005d00:	e5c2      	b.n	8005888 <_dtoa_r+0x698>
 8005d02:	459a      	cmp	sl, r3
 8005d04:	d1a4      	bne.n	8005c50 <_dtoa_r+0xa60>
 8005d06:	9b04      	ldr	r3, [sp, #16]
 8005d08:	3301      	adds	r3, #1
 8005d0a:	9304      	str	r3, [sp, #16]
 8005d0c:	2331      	movs	r3, #49	@ 0x31
 8005d0e:	f88a 3000 	strb.w	r3, [sl]
 8005d12:	e5b9      	b.n	8005888 <_dtoa_r+0x698>
 8005d14:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005d16:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005d74 <_dtoa_r+0xb84>
 8005d1a:	b11b      	cbz	r3, 8005d24 <_dtoa_r+0xb34>
 8005d1c:	f10a 0308 	add.w	r3, sl, #8
 8005d20:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005d22:	6013      	str	r3, [r2, #0]
 8005d24:	4650      	mov	r0, sl
 8005d26:	b019      	add	sp, #100	@ 0x64
 8005d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d2e:	2b01      	cmp	r3, #1
 8005d30:	f77f ae37 	ble.w	80059a2 <_dtoa_r+0x7b2>
 8005d34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005d36:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d38:	2001      	movs	r0, #1
 8005d3a:	e655      	b.n	80059e8 <_dtoa_r+0x7f8>
 8005d3c:	9b00      	ldr	r3, [sp, #0]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	f77f aed6 	ble.w	8005af0 <_dtoa_r+0x900>
 8005d44:	4656      	mov	r6, sl
 8005d46:	4621      	mov	r1, r4
 8005d48:	4648      	mov	r0, r9
 8005d4a:	f7ff f9c6 	bl	80050da <quorem>
 8005d4e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005d52:	f806 8b01 	strb.w	r8, [r6], #1
 8005d56:	9b00      	ldr	r3, [sp, #0]
 8005d58:	eba6 020a 	sub.w	r2, r6, sl
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	ddb3      	ble.n	8005cc8 <_dtoa_r+0xad8>
 8005d60:	4649      	mov	r1, r9
 8005d62:	2300      	movs	r3, #0
 8005d64:	220a      	movs	r2, #10
 8005d66:	4658      	mov	r0, fp
 8005d68:	f000 f968 	bl	800603c <__multadd>
 8005d6c:	4681      	mov	r9, r0
 8005d6e:	e7ea      	b.n	8005d46 <_dtoa_r+0xb56>
 8005d70:	0800726c 	.word	0x0800726c
 8005d74:	080071f0 	.word	0x080071f0

08005d78 <_free_r>:
 8005d78:	b538      	push	{r3, r4, r5, lr}
 8005d7a:	4605      	mov	r5, r0
 8005d7c:	2900      	cmp	r1, #0
 8005d7e:	d041      	beq.n	8005e04 <_free_r+0x8c>
 8005d80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d84:	1f0c      	subs	r4, r1, #4
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	bfb8      	it	lt
 8005d8a:	18e4      	addlt	r4, r4, r3
 8005d8c:	f000 f8e8 	bl	8005f60 <__malloc_lock>
 8005d90:	4a1d      	ldr	r2, [pc, #116]	@ (8005e08 <_free_r+0x90>)
 8005d92:	6813      	ldr	r3, [r2, #0]
 8005d94:	b933      	cbnz	r3, 8005da4 <_free_r+0x2c>
 8005d96:	6063      	str	r3, [r4, #4]
 8005d98:	6014      	str	r4, [r2, #0]
 8005d9a:	4628      	mov	r0, r5
 8005d9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005da0:	f000 b8e4 	b.w	8005f6c <__malloc_unlock>
 8005da4:	42a3      	cmp	r3, r4
 8005da6:	d908      	bls.n	8005dba <_free_r+0x42>
 8005da8:	6820      	ldr	r0, [r4, #0]
 8005daa:	1821      	adds	r1, r4, r0
 8005dac:	428b      	cmp	r3, r1
 8005dae:	bf01      	itttt	eq
 8005db0:	6819      	ldreq	r1, [r3, #0]
 8005db2:	685b      	ldreq	r3, [r3, #4]
 8005db4:	1809      	addeq	r1, r1, r0
 8005db6:	6021      	streq	r1, [r4, #0]
 8005db8:	e7ed      	b.n	8005d96 <_free_r+0x1e>
 8005dba:	461a      	mov	r2, r3
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	b10b      	cbz	r3, 8005dc4 <_free_r+0x4c>
 8005dc0:	42a3      	cmp	r3, r4
 8005dc2:	d9fa      	bls.n	8005dba <_free_r+0x42>
 8005dc4:	6811      	ldr	r1, [r2, #0]
 8005dc6:	1850      	adds	r0, r2, r1
 8005dc8:	42a0      	cmp	r0, r4
 8005dca:	d10b      	bne.n	8005de4 <_free_r+0x6c>
 8005dcc:	6820      	ldr	r0, [r4, #0]
 8005dce:	4401      	add	r1, r0
 8005dd0:	1850      	adds	r0, r2, r1
 8005dd2:	4283      	cmp	r3, r0
 8005dd4:	6011      	str	r1, [r2, #0]
 8005dd6:	d1e0      	bne.n	8005d9a <_free_r+0x22>
 8005dd8:	6818      	ldr	r0, [r3, #0]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	6053      	str	r3, [r2, #4]
 8005dde:	4408      	add	r0, r1
 8005de0:	6010      	str	r0, [r2, #0]
 8005de2:	e7da      	b.n	8005d9a <_free_r+0x22>
 8005de4:	d902      	bls.n	8005dec <_free_r+0x74>
 8005de6:	230c      	movs	r3, #12
 8005de8:	602b      	str	r3, [r5, #0]
 8005dea:	e7d6      	b.n	8005d9a <_free_r+0x22>
 8005dec:	6820      	ldr	r0, [r4, #0]
 8005dee:	1821      	adds	r1, r4, r0
 8005df0:	428b      	cmp	r3, r1
 8005df2:	bf04      	itt	eq
 8005df4:	6819      	ldreq	r1, [r3, #0]
 8005df6:	685b      	ldreq	r3, [r3, #4]
 8005df8:	6063      	str	r3, [r4, #4]
 8005dfa:	bf04      	itt	eq
 8005dfc:	1809      	addeq	r1, r1, r0
 8005dfe:	6021      	streq	r1, [r4, #0]
 8005e00:	6054      	str	r4, [r2, #4]
 8005e02:	e7ca      	b.n	8005d9a <_free_r+0x22>
 8005e04:	bd38      	pop	{r3, r4, r5, pc}
 8005e06:	bf00      	nop
 8005e08:	20000434 	.word	0x20000434

08005e0c <malloc>:
 8005e0c:	4b02      	ldr	r3, [pc, #8]	@ (8005e18 <malloc+0xc>)
 8005e0e:	4601      	mov	r1, r0
 8005e10:	6818      	ldr	r0, [r3, #0]
 8005e12:	f000 b825 	b.w	8005e60 <_malloc_r>
 8005e16:	bf00      	nop
 8005e18:	20000034 	.word	0x20000034

08005e1c <sbrk_aligned>:
 8005e1c:	b570      	push	{r4, r5, r6, lr}
 8005e1e:	4e0f      	ldr	r6, [pc, #60]	@ (8005e5c <sbrk_aligned+0x40>)
 8005e20:	460c      	mov	r4, r1
 8005e22:	6831      	ldr	r1, [r6, #0]
 8005e24:	4605      	mov	r5, r0
 8005e26:	b911      	cbnz	r1, 8005e2e <sbrk_aligned+0x12>
 8005e28:	f000 fe46 	bl	8006ab8 <_sbrk_r>
 8005e2c:	6030      	str	r0, [r6, #0]
 8005e2e:	4621      	mov	r1, r4
 8005e30:	4628      	mov	r0, r5
 8005e32:	f000 fe41 	bl	8006ab8 <_sbrk_r>
 8005e36:	1c43      	adds	r3, r0, #1
 8005e38:	d103      	bne.n	8005e42 <sbrk_aligned+0x26>
 8005e3a:	f04f 34ff 	mov.w	r4, #4294967295
 8005e3e:	4620      	mov	r0, r4
 8005e40:	bd70      	pop	{r4, r5, r6, pc}
 8005e42:	1cc4      	adds	r4, r0, #3
 8005e44:	f024 0403 	bic.w	r4, r4, #3
 8005e48:	42a0      	cmp	r0, r4
 8005e4a:	d0f8      	beq.n	8005e3e <sbrk_aligned+0x22>
 8005e4c:	1a21      	subs	r1, r4, r0
 8005e4e:	4628      	mov	r0, r5
 8005e50:	f000 fe32 	bl	8006ab8 <_sbrk_r>
 8005e54:	3001      	adds	r0, #1
 8005e56:	d1f2      	bne.n	8005e3e <sbrk_aligned+0x22>
 8005e58:	e7ef      	b.n	8005e3a <sbrk_aligned+0x1e>
 8005e5a:	bf00      	nop
 8005e5c:	20000430 	.word	0x20000430

08005e60 <_malloc_r>:
 8005e60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e64:	1ccd      	adds	r5, r1, #3
 8005e66:	f025 0503 	bic.w	r5, r5, #3
 8005e6a:	3508      	adds	r5, #8
 8005e6c:	2d0c      	cmp	r5, #12
 8005e6e:	bf38      	it	cc
 8005e70:	250c      	movcc	r5, #12
 8005e72:	2d00      	cmp	r5, #0
 8005e74:	4606      	mov	r6, r0
 8005e76:	db01      	blt.n	8005e7c <_malloc_r+0x1c>
 8005e78:	42a9      	cmp	r1, r5
 8005e7a:	d904      	bls.n	8005e86 <_malloc_r+0x26>
 8005e7c:	230c      	movs	r3, #12
 8005e7e:	6033      	str	r3, [r6, #0]
 8005e80:	2000      	movs	r0, #0
 8005e82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005f5c <_malloc_r+0xfc>
 8005e8a:	f000 f869 	bl	8005f60 <__malloc_lock>
 8005e8e:	f8d8 3000 	ldr.w	r3, [r8]
 8005e92:	461c      	mov	r4, r3
 8005e94:	bb44      	cbnz	r4, 8005ee8 <_malloc_r+0x88>
 8005e96:	4629      	mov	r1, r5
 8005e98:	4630      	mov	r0, r6
 8005e9a:	f7ff ffbf 	bl	8005e1c <sbrk_aligned>
 8005e9e:	1c43      	adds	r3, r0, #1
 8005ea0:	4604      	mov	r4, r0
 8005ea2:	d158      	bne.n	8005f56 <_malloc_r+0xf6>
 8005ea4:	f8d8 4000 	ldr.w	r4, [r8]
 8005ea8:	4627      	mov	r7, r4
 8005eaa:	2f00      	cmp	r7, #0
 8005eac:	d143      	bne.n	8005f36 <_malloc_r+0xd6>
 8005eae:	2c00      	cmp	r4, #0
 8005eb0:	d04b      	beq.n	8005f4a <_malloc_r+0xea>
 8005eb2:	6823      	ldr	r3, [r4, #0]
 8005eb4:	4639      	mov	r1, r7
 8005eb6:	4630      	mov	r0, r6
 8005eb8:	eb04 0903 	add.w	r9, r4, r3
 8005ebc:	f000 fdfc 	bl	8006ab8 <_sbrk_r>
 8005ec0:	4581      	cmp	r9, r0
 8005ec2:	d142      	bne.n	8005f4a <_malloc_r+0xea>
 8005ec4:	6821      	ldr	r1, [r4, #0]
 8005ec6:	1a6d      	subs	r5, r5, r1
 8005ec8:	4629      	mov	r1, r5
 8005eca:	4630      	mov	r0, r6
 8005ecc:	f7ff ffa6 	bl	8005e1c <sbrk_aligned>
 8005ed0:	3001      	adds	r0, #1
 8005ed2:	d03a      	beq.n	8005f4a <_malloc_r+0xea>
 8005ed4:	6823      	ldr	r3, [r4, #0]
 8005ed6:	442b      	add	r3, r5
 8005ed8:	6023      	str	r3, [r4, #0]
 8005eda:	f8d8 3000 	ldr.w	r3, [r8]
 8005ede:	685a      	ldr	r2, [r3, #4]
 8005ee0:	bb62      	cbnz	r2, 8005f3c <_malloc_r+0xdc>
 8005ee2:	f8c8 7000 	str.w	r7, [r8]
 8005ee6:	e00f      	b.n	8005f08 <_malloc_r+0xa8>
 8005ee8:	6822      	ldr	r2, [r4, #0]
 8005eea:	1b52      	subs	r2, r2, r5
 8005eec:	d420      	bmi.n	8005f30 <_malloc_r+0xd0>
 8005eee:	2a0b      	cmp	r2, #11
 8005ef0:	d917      	bls.n	8005f22 <_malloc_r+0xc2>
 8005ef2:	1961      	adds	r1, r4, r5
 8005ef4:	42a3      	cmp	r3, r4
 8005ef6:	6025      	str	r5, [r4, #0]
 8005ef8:	bf18      	it	ne
 8005efa:	6059      	strne	r1, [r3, #4]
 8005efc:	6863      	ldr	r3, [r4, #4]
 8005efe:	bf08      	it	eq
 8005f00:	f8c8 1000 	streq.w	r1, [r8]
 8005f04:	5162      	str	r2, [r4, r5]
 8005f06:	604b      	str	r3, [r1, #4]
 8005f08:	4630      	mov	r0, r6
 8005f0a:	f000 f82f 	bl	8005f6c <__malloc_unlock>
 8005f0e:	f104 000b 	add.w	r0, r4, #11
 8005f12:	1d23      	adds	r3, r4, #4
 8005f14:	f020 0007 	bic.w	r0, r0, #7
 8005f18:	1ac2      	subs	r2, r0, r3
 8005f1a:	bf1c      	itt	ne
 8005f1c:	1a1b      	subne	r3, r3, r0
 8005f1e:	50a3      	strne	r3, [r4, r2]
 8005f20:	e7af      	b.n	8005e82 <_malloc_r+0x22>
 8005f22:	6862      	ldr	r2, [r4, #4]
 8005f24:	42a3      	cmp	r3, r4
 8005f26:	bf0c      	ite	eq
 8005f28:	f8c8 2000 	streq.w	r2, [r8]
 8005f2c:	605a      	strne	r2, [r3, #4]
 8005f2e:	e7eb      	b.n	8005f08 <_malloc_r+0xa8>
 8005f30:	4623      	mov	r3, r4
 8005f32:	6864      	ldr	r4, [r4, #4]
 8005f34:	e7ae      	b.n	8005e94 <_malloc_r+0x34>
 8005f36:	463c      	mov	r4, r7
 8005f38:	687f      	ldr	r7, [r7, #4]
 8005f3a:	e7b6      	b.n	8005eaa <_malloc_r+0x4a>
 8005f3c:	461a      	mov	r2, r3
 8005f3e:	685b      	ldr	r3, [r3, #4]
 8005f40:	42a3      	cmp	r3, r4
 8005f42:	d1fb      	bne.n	8005f3c <_malloc_r+0xdc>
 8005f44:	2300      	movs	r3, #0
 8005f46:	6053      	str	r3, [r2, #4]
 8005f48:	e7de      	b.n	8005f08 <_malloc_r+0xa8>
 8005f4a:	230c      	movs	r3, #12
 8005f4c:	6033      	str	r3, [r6, #0]
 8005f4e:	4630      	mov	r0, r6
 8005f50:	f000 f80c 	bl	8005f6c <__malloc_unlock>
 8005f54:	e794      	b.n	8005e80 <_malloc_r+0x20>
 8005f56:	6005      	str	r5, [r0, #0]
 8005f58:	e7d6      	b.n	8005f08 <_malloc_r+0xa8>
 8005f5a:	bf00      	nop
 8005f5c:	20000434 	.word	0x20000434

08005f60 <__malloc_lock>:
 8005f60:	4801      	ldr	r0, [pc, #4]	@ (8005f68 <__malloc_lock+0x8>)
 8005f62:	f7ff b8b8 	b.w	80050d6 <__retarget_lock_acquire_recursive>
 8005f66:	bf00      	nop
 8005f68:	2000042c 	.word	0x2000042c

08005f6c <__malloc_unlock>:
 8005f6c:	4801      	ldr	r0, [pc, #4]	@ (8005f74 <__malloc_unlock+0x8>)
 8005f6e:	f7ff b8b3 	b.w	80050d8 <__retarget_lock_release_recursive>
 8005f72:	bf00      	nop
 8005f74:	2000042c 	.word	0x2000042c

08005f78 <_Balloc>:
 8005f78:	b570      	push	{r4, r5, r6, lr}
 8005f7a:	69c6      	ldr	r6, [r0, #28]
 8005f7c:	4604      	mov	r4, r0
 8005f7e:	460d      	mov	r5, r1
 8005f80:	b976      	cbnz	r6, 8005fa0 <_Balloc+0x28>
 8005f82:	2010      	movs	r0, #16
 8005f84:	f7ff ff42 	bl	8005e0c <malloc>
 8005f88:	4602      	mov	r2, r0
 8005f8a:	61e0      	str	r0, [r4, #28]
 8005f8c:	b920      	cbnz	r0, 8005f98 <_Balloc+0x20>
 8005f8e:	4b18      	ldr	r3, [pc, #96]	@ (8005ff0 <_Balloc+0x78>)
 8005f90:	4818      	ldr	r0, [pc, #96]	@ (8005ff4 <_Balloc+0x7c>)
 8005f92:	216b      	movs	r1, #107	@ 0x6b
 8005f94:	f000 fdae 	bl	8006af4 <__assert_func>
 8005f98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f9c:	6006      	str	r6, [r0, #0]
 8005f9e:	60c6      	str	r6, [r0, #12]
 8005fa0:	69e6      	ldr	r6, [r4, #28]
 8005fa2:	68f3      	ldr	r3, [r6, #12]
 8005fa4:	b183      	cbz	r3, 8005fc8 <_Balloc+0x50>
 8005fa6:	69e3      	ldr	r3, [r4, #28]
 8005fa8:	68db      	ldr	r3, [r3, #12]
 8005faa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005fae:	b9b8      	cbnz	r0, 8005fe0 <_Balloc+0x68>
 8005fb0:	2101      	movs	r1, #1
 8005fb2:	fa01 f605 	lsl.w	r6, r1, r5
 8005fb6:	1d72      	adds	r2, r6, #5
 8005fb8:	0092      	lsls	r2, r2, #2
 8005fba:	4620      	mov	r0, r4
 8005fbc:	f000 fdb8 	bl	8006b30 <_calloc_r>
 8005fc0:	b160      	cbz	r0, 8005fdc <_Balloc+0x64>
 8005fc2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005fc6:	e00e      	b.n	8005fe6 <_Balloc+0x6e>
 8005fc8:	2221      	movs	r2, #33	@ 0x21
 8005fca:	2104      	movs	r1, #4
 8005fcc:	4620      	mov	r0, r4
 8005fce:	f000 fdaf 	bl	8006b30 <_calloc_r>
 8005fd2:	69e3      	ldr	r3, [r4, #28]
 8005fd4:	60f0      	str	r0, [r6, #12]
 8005fd6:	68db      	ldr	r3, [r3, #12]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d1e4      	bne.n	8005fa6 <_Balloc+0x2e>
 8005fdc:	2000      	movs	r0, #0
 8005fde:	bd70      	pop	{r4, r5, r6, pc}
 8005fe0:	6802      	ldr	r2, [r0, #0]
 8005fe2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005fec:	e7f7      	b.n	8005fde <_Balloc+0x66>
 8005fee:	bf00      	nop
 8005ff0:	080071fd 	.word	0x080071fd
 8005ff4:	0800727d 	.word	0x0800727d

08005ff8 <_Bfree>:
 8005ff8:	b570      	push	{r4, r5, r6, lr}
 8005ffa:	69c6      	ldr	r6, [r0, #28]
 8005ffc:	4605      	mov	r5, r0
 8005ffe:	460c      	mov	r4, r1
 8006000:	b976      	cbnz	r6, 8006020 <_Bfree+0x28>
 8006002:	2010      	movs	r0, #16
 8006004:	f7ff ff02 	bl	8005e0c <malloc>
 8006008:	4602      	mov	r2, r0
 800600a:	61e8      	str	r0, [r5, #28]
 800600c:	b920      	cbnz	r0, 8006018 <_Bfree+0x20>
 800600e:	4b09      	ldr	r3, [pc, #36]	@ (8006034 <_Bfree+0x3c>)
 8006010:	4809      	ldr	r0, [pc, #36]	@ (8006038 <_Bfree+0x40>)
 8006012:	218f      	movs	r1, #143	@ 0x8f
 8006014:	f000 fd6e 	bl	8006af4 <__assert_func>
 8006018:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800601c:	6006      	str	r6, [r0, #0]
 800601e:	60c6      	str	r6, [r0, #12]
 8006020:	b13c      	cbz	r4, 8006032 <_Bfree+0x3a>
 8006022:	69eb      	ldr	r3, [r5, #28]
 8006024:	6862      	ldr	r2, [r4, #4]
 8006026:	68db      	ldr	r3, [r3, #12]
 8006028:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800602c:	6021      	str	r1, [r4, #0]
 800602e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006032:	bd70      	pop	{r4, r5, r6, pc}
 8006034:	080071fd 	.word	0x080071fd
 8006038:	0800727d 	.word	0x0800727d

0800603c <__multadd>:
 800603c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006040:	690d      	ldr	r5, [r1, #16]
 8006042:	4607      	mov	r7, r0
 8006044:	460c      	mov	r4, r1
 8006046:	461e      	mov	r6, r3
 8006048:	f101 0c14 	add.w	ip, r1, #20
 800604c:	2000      	movs	r0, #0
 800604e:	f8dc 3000 	ldr.w	r3, [ip]
 8006052:	b299      	uxth	r1, r3
 8006054:	fb02 6101 	mla	r1, r2, r1, r6
 8006058:	0c1e      	lsrs	r6, r3, #16
 800605a:	0c0b      	lsrs	r3, r1, #16
 800605c:	fb02 3306 	mla	r3, r2, r6, r3
 8006060:	b289      	uxth	r1, r1
 8006062:	3001      	adds	r0, #1
 8006064:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006068:	4285      	cmp	r5, r0
 800606a:	f84c 1b04 	str.w	r1, [ip], #4
 800606e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006072:	dcec      	bgt.n	800604e <__multadd+0x12>
 8006074:	b30e      	cbz	r6, 80060ba <__multadd+0x7e>
 8006076:	68a3      	ldr	r3, [r4, #8]
 8006078:	42ab      	cmp	r3, r5
 800607a:	dc19      	bgt.n	80060b0 <__multadd+0x74>
 800607c:	6861      	ldr	r1, [r4, #4]
 800607e:	4638      	mov	r0, r7
 8006080:	3101      	adds	r1, #1
 8006082:	f7ff ff79 	bl	8005f78 <_Balloc>
 8006086:	4680      	mov	r8, r0
 8006088:	b928      	cbnz	r0, 8006096 <__multadd+0x5a>
 800608a:	4602      	mov	r2, r0
 800608c:	4b0c      	ldr	r3, [pc, #48]	@ (80060c0 <__multadd+0x84>)
 800608e:	480d      	ldr	r0, [pc, #52]	@ (80060c4 <__multadd+0x88>)
 8006090:	21ba      	movs	r1, #186	@ 0xba
 8006092:	f000 fd2f 	bl	8006af4 <__assert_func>
 8006096:	6922      	ldr	r2, [r4, #16]
 8006098:	3202      	adds	r2, #2
 800609a:	f104 010c 	add.w	r1, r4, #12
 800609e:	0092      	lsls	r2, r2, #2
 80060a0:	300c      	adds	r0, #12
 80060a2:	f000 fd19 	bl	8006ad8 <memcpy>
 80060a6:	4621      	mov	r1, r4
 80060a8:	4638      	mov	r0, r7
 80060aa:	f7ff ffa5 	bl	8005ff8 <_Bfree>
 80060ae:	4644      	mov	r4, r8
 80060b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80060b4:	3501      	adds	r5, #1
 80060b6:	615e      	str	r6, [r3, #20]
 80060b8:	6125      	str	r5, [r4, #16]
 80060ba:	4620      	mov	r0, r4
 80060bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060c0:	0800726c 	.word	0x0800726c
 80060c4:	0800727d 	.word	0x0800727d

080060c8 <__hi0bits>:
 80060c8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80060cc:	4603      	mov	r3, r0
 80060ce:	bf36      	itet	cc
 80060d0:	0403      	lslcc	r3, r0, #16
 80060d2:	2000      	movcs	r0, #0
 80060d4:	2010      	movcc	r0, #16
 80060d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80060da:	bf3c      	itt	cc
 80060dc:	021b      	lslcc	r3, r3, #8
 80060de:	3008      	addcc	r0, #8
 80060e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80060e4:	bf3c      	itt	cc
 80060e6:	011b      	lslcc	r3, r3, #4
 80060e8:	3004      	addcc	r0, #4
 80060ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060ee:	bf3c      	itt	cc
 80060f0:	009b      	lslcc	r3, r3, #2
 80060f2:	3002      	addcc	r0, #2
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	db05      	blt.n	8006104 <__hi0bits+0x3c>
 80060f8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80060fc:	f100 0001 	add.w	r0, r0, #1
 8006100:	bf08      	it	eq
 8006102:	2020      	moveq	r0, #32
 8006104:	4770      	bx	lr

08006106 <__lo0bits>:
 8006106:	6803      	ldr	r3, [r0, #0]
 8006108:	4602      	mov	r2, r0
 800610a:	f013 0007 	ands.w	r0, r3, #7
 800610e:	d00b      	beq.n	8006128 <__lo0bits+0x22>
 8006110:	07d9      	lsls	r1, r3, #31
 8006112:	d421      	bmi.n	8006158 <__lo0bits+0x52>
 8006114:	0798      	lsls	r0, r3, #30
 8006116:	bf49      	itett	mi
 8006118:	085b      	lsrmi	r3, r3, #1
 800611a:	089b      	lsrpl	r3, r3, #2
 800611c:	2001      	movmi	r0, #1
 800611e:	6013      	strmi	r3, [r2, #0]
 8006120:	bf5c      	itt	pl
 8006122:	6013      	strpl	r3, [r2, #0]
 8006124:	2002      	movpl	r0, #2
 8006126:	4770      	bx	lr
 8006128:	b299      	uxth	r1, r3
 800612a:	b909      	cbnz	r1, 8006130 <__lo0bits+0x2a>
 800612c:	0c1b      	lsrs	r3, r3, #16
 800612e:	2010      	movs	r0, #16
 8006130:	b2d9      	uxtb	r1, r3
 8006132:	b909      	cbnz	r1, 8006138 <__lo0bits+0x32>
 8006134:	3008      	adds	r0, #8
 8006136:	0a1b      	lsrs	r3, r3, #8
 8006138:	0719      	lsls	r1, r3, #28
 800613a:	bf04      	itt	eq
 800613c:	091b      	lsreq	r3, r3, #4
 800613e:	3004      	addeq	r0, #4
 8006140:	0799      	lsls	r1, r3, #30
 8006142:	bf04      	itt	eq
 8006144:	089b      	lsreq	r3, r3, #2
 8006146:	3002      	addeq	r0, #2
 8006148:	07d9      	lsls	r1, r3, #31
 800614a:	d403      	bmi.n	8006154 <__lo0bits+0x4e>
 800614c:	085b      	lsrs	r3, r3, #1
 800614e:	f100 0001 	add.w	r0, r0, #1
 8006152:	d003      	beq.n	800615c <__lo0bits+0x56>
 8006154:	6013      	str	r3, [r2, #0]
 8006156:	4770      	bx	lr
 8006158:	2000      	movs	r0, #0
 800615a:	4770      	bx	lr
 800615c:	2020      	movs	r0, #32
 800615e:	4770      	bx	lr

08006160 <__i2b>:
 8006160:	b510      	push	{r4, lr}
 8006162:	460c      	mov	r4, r1
 8006164:	2101      	movs	r1, #1
 8006166:	f7ff ff07 	bl	8005f78 <_Balloc>
 800616a:	4602      	mov	r2, r0
 800616c:	b928      	cbnz	r0, 800617a <__i2b+0x1a>
 800616e:	4b05      	ldr	r3, [pc, #20]	@ (8006184 <__i2b+0x24>)
 8006170:	4805      	ldr	r0, [pc, #20]	@ (8006188 <__i2b+0x28>)
 8006172:	f240 1145 	movw	r1, #325	@ 0x145
 8006176:	f000 fcbd 	bl	8006af4 <__assert_func>
 800617a:	2301      	movs	r3, #1
 800617c:	6144      	str	r4, [r0, #20]
 800617e:	6103      	str	r3, [r0, #16]
 8006180:	bd10      	pop	{r4, pc}
 8006182:	bf00      	nop
 8006184:	0800726c 	.word	0x0800726c
 8006188:	0800727d 	.word	0x0800727d

0800618c <__multiply>:
 800618c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006190:	4614      	mov	r4, r2
 8006192:	690a      	ldr	r2, [r1, #16]
 8006194:	6923      	ldr	r3, [r4, #16]
 8006196:	429a      	cmp	r2, r3
 8006198:	bfa8      	it	ge
 800619a:	4623      	movge	r3, r4
 800619c:	460f      	mov	r7, r1
 800619e:	bfa4      	itt	ge
 80061a0:	460c      	movge	r4, r1
 80061a2:	461f      	movge	r7, r3
 80061a4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80061a8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80061ac:	68a3      	ldr	r3, [r4, #8]
 80061ae:	6861      	ldr	r1, [r4, #4]
 80061b0:	eb0a 0609 	add.w	r6, sl, r9
 80061b4:	42b3      	cmp	r3, r6
 80061b6:	b085      	sub	sp, #20
 80061b8:	bfb8      	it	lt
 80061ba:	3101      	addlt	r1, #1
 80061bc:	f7ff fedc 	bl	8005f78 <_Balloc>
 80061c0:	b930      	cbnz	r0, 80061d0 <__multiply+0x44>
 80061c2:	4602      	mov	r2, r0
 80061c4:	4b44      	ldr	r3, [pc, #272]	@ (80062d8 <__multiply+0x14c>)
 80061c6:	4845      	ldr	r0, [pc, #276]	@ (80062dc <__multiply+0x150>)
 80061c8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80061cc:	f000 fc92 	bl	8006af4 <__assert_func>
 80061d0:	f100 0514 	add.w	r5, r0, #20
 80061d4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80061d8:	462b      	mov	r3, r5
 80061da:	2200      	movs	r2, #0
 80061dc:	4543      	cmp	r3, r8
 80061de:	d321      	bcc.n	8006224 <__multiply+0x98>
 80061e0:	f107 0114 	add.w	r1, r7, #20
 80061e4:	f104 0214 	add.w	r2, r4, #20
 80061e8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80061ec:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80061f0:	9302      	str	r3, [sp, #8]
 80061f2:	1b13      	subs	r3, r2, r4
 80061f4:	3b15      	subs	r3, #21
 80061f6:	f023 0303 	bic.w	r3, r3, #3
 80061fa:	3304      	adds	r3, #4
 80061fc:	f104 0715 	add.w	r7, r4, #21
 8006200:	42ba      	cmp	r2, r7
 8006202:	bf38      	it	cc
 8006204:	2304      	movcc	r3, #4
 8006206:	9301      	str	r3, [sp, #4]
 8006208:	9b02      	ldr	r3, [sp, #8]
 800620a:	9103      	str	r1, [sp, #12]
 800620c:	428b      	cmp	r3, r1
 800620e:	d80c      	bhi.n	800622a <__multiply+0x9e>
 8006210:	2e00      	cmp	r6, #0
 8006212:	dd03      	ble.n	800621c <__multiply+0x90>
 8006214:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006218:	2b00      	cmp	r3, #0
 800621a:	d05b      	beq.n	80062d4 <__multiply+0x148>
 800621c:	6106      	str	r6, [r0, #16]
 800621e:	b005      	add	sp, #20
 8006220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006224:	f843 2b04 	str.w	r2, [r3], #4
 8006228:	e7d8      	b.n	80061dc <__multiply+0x50>
 800622a:	f8b1 a000 	ldrh.w	sl, [r1]
 800622e:	f1ba 0f00 	cmp.w	sl, #0
 8006232:	d024      	beq.n	800627e <__multiply+0xf2>
 8006234:	f104 0e14 	add.w	lr, r4, #20
 8006238:	46a9      	mov	r9, r5
 800623a:	f04f 0c00 	mov.w	ip, #0
 800623e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006242:	f8d9 3000 	ldr.w	r3, [r9]
 8006246:	fa1f fb87 	uxth.w	fp, r7
 800624a:	b29b      	uxth	r3, r3
 800624c:	fb0a 330b 	mla	r3, sl, fp, r3
 8006250:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006254:	f8d9 7000 	ldr.w	r7, [r9]
 8006258:	4463      	add	r3, ip
 800625a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800625e:	fb0a c70b 	mla	r7, sl, fp, ip
 8006262:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006266:	b29b      	uxth	r3, r3
 8006268:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800626c:	4572      	cmp	r2, lr
 800626e:	f849 3b04 	str.w	r3, [r9], #4
 8006272:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006276:	d8e2      	bhi.n	800623e <__multiply+0xb2>
 8006278:	9b01      	ldr	r3, [sp, #4]
 800627a:	f845 c003 	str.w	ip, [r5, r3]
 800627e:	9b03      	ldr	r3, [sp, #12]
 8006280:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006284:	3104      	adds	r1, #4
 8006286:	f1b9 0f00 	cmp.w	r9, #0
 800628a:	d021      	beq.n	80062d0 <__multiply+0x144>
 800628c:	682b      	ldr	r3, [r5, #0]
 800628e:	f104 0c14 	add.w	ip, r4, #20
 8006292:	46ae      	mov	lr, r5
 8006294:	f04f 0a00 	mov.w	sl, #0
 8006298:	f8bc b000 	ldrh.w	fp, [ip]
 800629c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80062a0:	fb09 770b 	mla	r7, r9, fp, r7
 80062a4:	4457      	add	r7, sl
 80062a6:	b29b      	uxth	r3, r3
 80062a8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80062ac:	f84e 3b04 	str.w	r3, [lr], #4
 80062b0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80062b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80062b8:	f8be 3000 	ldrh.w	r3, [lr]
 80062bc:	fb09 330a 	mla	r3, r9, sl, r3
 80062c0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80062c4:	4562      	cmp	r2, ip
 80062c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80062ca:	d8e5      	bhi.n	8006298 <__multiply+0x10c>
 80062cc:	9f01      	ldr	r7, [sp, #4]
 80062ce:	51eb      	str	r3, [r5, r7]
 80062d0:	3504      	adds	r5, #4
 80062d2:	e799      	b.n	8006208 <__multiply+0x7c>
 80062d4:	3e01      	subs	r6, #1
 80062d6:	e79b      	b.n	8006210 <__multiply+0x84>
 80062d8:	0800726c 	.word	0x0800726c
 80062dc:	0800727d 	.word	0x0800727d

080062e0 <__pow5mult>:
 80062e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062e4:	4615      	mov	r5, r2
 80062e6:	f012 0203 	ands.w	r2, r2, #3
 80062ea:	4607      	mov	r7, r0
 80062ec:	460e      	mov	r6, r1
 80062ee:	d007      	beq.n	8006300 <__pow5mult+0x20>
 80062f0:	4c25      	ldr	r4, [pc, #148]	@ (8006388 <__pow5mult+0xa8>)
 80062f2:	3a01      	subs	r2, #1
 80062f4:	2300      	movs	r3, #0
 80062f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80062fa:	f7ff fe9f 	bl	800603c <__multadd>
 80062fe:	4606      	mov	r6, r0
 8006300:	10ad      	asrs	r5, r5, #2
 8006302:	d03d      	beq.n	8006380 <__pow5mult+0xa0>
 8006304:	69fc      	ldr	r4, [r7, #28]
 8006306:	b97c      	cbnz	r4, 8006328 <__pow5mult+0x48>
 8006308:	2010      	movs	r0, #16
 800630a:	f7ff fd7f 	bl	8005e0c <malloc>
 800630e:	4602      	mov	r2, r0
 8006310:	61f8      	str	r0, [r7, #28]
 8006312:	b928      	cbnz	r0, 8006320 <__pow5mult+0x40>
 8006314:	4b1d      	ldr	r3, [pc, #116]	@ (800638c <__pow5mult+0xac>)
 8006316:	481e      	ldr	r0, [pc, #120]	@ (8006390 <__pow5mult+0xb0>)
 8006318:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800631c:	f000 fbea 	bl	8006af4 <__assert_func>
 8006320:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006324:	6004      	str	r4, [r0, #0]
 8006326:	60c4      	str	r4, [r0, #12]
 8006328:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800632c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006330:	b94c      	cbnz	r4, 8006346 <__pow5mult+0x66>
 8006332:	f240 2171 	movw	r1, #625	@ 0x271
 8006336:	4638      	mov	r0, r7
 8006338:	f7ff ff12 	bl	8006160 <__i2b>
 800633c:	2300      	movs	r3, #0
 800633e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006342:	4604      	mov	r4, r0
 8006344:	6003      	str	r3, [r0, #0]
 8006346:	f04f 0900 	mov.w	r9, #0
 800634a:	07eb      	lsls	r3, r5, #31
 800634c:	d50a      	bpl.n	8006364 <__pow5mult+0x84>
 800634e:	4631      	mov	r1, r6
 8006350:	4622      	mov	r2, r4
 8006352:	4638      	mov	r0, r7
 8006354:	f7ff ff1a 	bl	800618c <__multiply>
 8006358:	4631      	mov	r1, r6
 800635a:	4680      	mov	r8, r0
 800635c:	4638      	mov	r0, r7
 800635e:	f7ff fe4b 	bl	8005ff8 <_Bfree>
 8006362:	4646      	mov	r6, r8
 8006364:	106d      	asrs	r5, r5, #1
 8006366:	d00b      	beq.n	8006380 <__pow5mult+0xa0>
 8006368:	6820      	ldr	r0, [r4, #0]
 800636a:	b938      	cbnz	r0, 800637c <__pow5mult+0x9c>
 800636c:	4622      	mov	r2, r4
 800636e:	4621      	mov	r1, r4
 8006370:	4638      	mov	r0, r7
 8006372:	f7ff ff0b 	bl	800618c <__multiply>
 8006376:	6020      	str	r0, [r4, #0]
 8006378:	f8c0 9000 	str.w	r9, [r0]
 800637c:	4604      	mov	r4, r0
 800637e:	e7e4      	b.n	800634a <__pow5mult+0x6a>
 8006380:	4630      	mov	r0, r6
 8006382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006386:	bf00      	nop
 8006388:	080072d8 	.word	0x080072d8
 800638c:	080071fd 	.word	0x080071fd
 8006390:	0800727d 	.word	0x0800727d

08006394 <__lshift>:
 8006394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006398:	460c      	mov	r4, r1
 800639a:	6849      	ldr	r1, [r1, #4]
 800639c:	6923      	ldr	r3, [r4, #16]
 800639e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80063a2:	68a3      	ldr	r3, [r4, #8]
 80063a4:	4607      	mov	r7, r0
 80063a6:	4691      	mov	r9, r2
 80063a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80063ac:	f108 0601 	add.w	r6, r8, #1
 80063b0:	42b3      	cmp	r3, r6
 80063b2:	db0b      	blt.n	80063cc <__lshift+0x38>
 80063b4:	4638      	mov	r0, r7
 80063b6:	f7ff fddf 	bl	8005f78 <_Balloc>
 80063ba:	4605      	mov	r5, r0
 80063bc:	b948      	cbnz	r0, 80063d2 <__lshift+0x3e>
 80063be:	4602      	mov	r2, r0
 80063c0:	4b28      	ldr	r3, [pc, #160]	@ (8006464 <__lshift+0xd0>)
 80063c2:	4829      	ldr	r0, [pc, #164]	@ (8006468 <__lshift+0xd4>)
 80063c4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80063c8:	f000 fb94 	bl	8006af4 <__assert_func>
 80063cc:	3101      	adds	r1, #1
 80063ce:	005b      	lsls	r3, r3, #1
 80063d0:	e7ee      	b.n	80063b0 <__lshift+0x1c>
 80063d2:	2300      	movs	r3, #0
 80063d4:	f100 0114 	add.w	r1, r0, #20
 80063d8:	f100 0210 	add.w	r2, r0, #16
 80063dc:	4618      	mov	r0, r3
 80063de:	4553      	cmp	r3, sl
 80063e0:	db33      	blt.n	800644a <__lshift+0xb6>
 80063e2:	6920      	ldr	r0, [r4, #16]
 80063e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80063e8:	f104 0314 	add.w	r3, r4, #20
 80063ec:	f019 091f 	ands.w	r9, r9, #31
 80063f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80063f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80063f8:	d02b      	beq.n	8006452 <__lshift+0xbe>
 80063fa:	f1c9 0e20 	rsb	lr, r9, #32
 80063fe:	468a      	mov	sl, r1
 8006400:	2200      	movs	r2, #0
 8006402:	6818      	ldr	r0, [r3, #0]
 8006404:	fa00 f009 	lsl.w	r0, r0, r9
 8006408:	4310      	orrs	r0, r2
 800640a:	f84a 0b04 	str.w	r0, [sl], #4
 800640e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006412:	459c      	cmp	ip, r3
 8006414:	fa22 f20e 	lsr.w	r2, r2, lr
 8006418:	d8f3      	bhi.n	8006402 <__lshift+0x6e>
 800641a:	ebac 0304 	sub.w	r3, ip, r4
 800641e:	3b15      	subs	r3, #21
 8006420:	f023 0303 	bic.w	r3, r3, #3
 8006424:	3304      	adds	r3, #4
 8006426:	f104 0015 	add.w	r0, r4, #21
 800642a:	4584      	cmp	ip, r0
 800642c:	bf38      	it	cc
 800642e:	2304      	movcc	r3, #4
 8006430:	50ca      	str	r2, [r1, r3]
 8006432:	b10a      	cbz	r2, 8006438 <__lshift+0xa4>
 8006434:	f108 0602 	add.w	r6, r8, #2
 8006438:	3e01      	subs	r6, #1
 800643a:	4638      	mov	r0, r7
 800643c:	612e      	str	r6, [r5, #16]
 800643e:	4621      	mov	r1, r4
 8006440:	f7ff fdda 	bl	8005ff8 <_Bfree>
 8006444:	4628      	mov	r0, r5
 8006446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800644a:	f842 0f04 	str.w	r0, [r2, #4]!
 800644e:	3301      	adds	r3, #1
 8006450:	e7c5      	b.n	80063de <__lshift+0x4a>
 8006452:	3904      	subs	r1, #4
 8006454:	f853 2b04 	ldr.w	r2, [r3], #4
 8006458:	f841 2f04 	str.w	r2, [r1, #4]!
 800645c:	459c      	cmp	ip, r3
 800645e:	d8f9      	bhi.n	8006454 <__lshift+0xc0>
 8006460:	e7ea      	b.n	8006438 <__lshift+0xa4>
 8006462:	bf00      	nop
 8006464:	0800726c 	.word	0x0800726c
 8006468:	0800727d 	.word	0x0800727d

0800646c <__mcmp>:
 800646c:	690a      	ldr	r2, [r1, #16]
 800646e:	4603      	mov	r3, r0
 8006470:	6900      	ldr	r0, [r0, #16]
 8006472:	1a80      	subs	r0, r0, r2
 8006474:	b530      	push	{r4, r5, lr}
 8006476:	d10e      	bne.n	8006496 <__mcmp+0x2a>
 8006478:	3314      	adds	r3, #20
 800647a:	3114      	adds	r1, #20
 800647c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006480:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006484:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006488:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800648c:	4295      	cmp	r5, r2
 800648e:	d003      	beq.n	8006498 <__mcmp+0x2c>
 8006490:	d205      	bcs.n	800649e <__mcmp+0x32>
 8006492:	f04f 30ff 	mov.w	r0, #4294967295
 8006496:	bd30      	pop	{r4, r5, pc}
 8006498:	42a3      	cmp	r3, r4
 800649a:	d3f3      	bcc.n	8006484 <__mcmp+0x18>
 800649c:	e7fb      	b.n	8006496 <__mcmp+0x2a>
 800649e:	2001      	movs	r0, #1
 80064a0:	e7f9      	b.n	8006496 <__mcmp+0x2a>
	...

080064a4 <__mdiff>:
 80064a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064a8:	4689      	mov	r9, r1
 80064aa:	4606      	mov	r6, r0
 80064ac:	4611      	mov	r1, r2
 80064ae:	4648      	mov	r0, r9
 80064b0:	4614      	mov	r4, r2
 80064b2:	f7ff ffdb 	bl	800646c <__mcmp>
 80064b6:	1e05      	subs	r5, r0, #0
 80064b8:	d112      	bne.n	80064e0 <__mdiff+0x3c>
 80064ba:	4629      	mov	r1, r5
 80064bc:	4630      	mov	r0, r6
 80064be:	f7ff fd5b 	bl	8005f78 <_Balloc>
 80064c2:	4602      	mov	r2, r0
 80064c4:	b928      	cbnz	r0, 80064d2 <__mdiff+0x2e>
 80064c6:	4b3f      	ldr	r3, [pc, #252]	@ (80065c4 <__mdiff+0x120>)
 80064c8:	f240 2137 	movw	r1, #567	@ 0x237
 80064cc:	483e      	ldr	r0, [pc, #248]	@ (80065c8 <__mdiff+0x124>)
 80064ce:	f000 fb11 	bl	8006af4 <__assert_func>
 80064d2:	2301      	movs	r3, #1
 80064d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80064d8:	4610      	mov	r0, r2
 80064da:	b003      	add	sp, #12
 80064dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064e0:	bfbc      	itt	lt
 80064e2:	464b      	movlt	r3, r9
 80064e4:	46a1      	movlt	r9, r4
 80064e6:	4630      	mov	r0, r6
 80064e8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80064ec:	bfba      	itte	lt
 80064ee:	461c      	movlt	r4, r3
 80064f0:	2501      	movlt	r5, #1
 80064f2:	2500      	movge	r5, #0
 80064f4:	f7ff fd40 	bl	8005f78 <_Balloc>
 80064f8:	4602      	mov	r2, r0
 80064fa:	b918      	cbnz	r0, 8006504 <__mdiff+0x60>
 80064fc:	4b31      	ldr	r3, [pc, #196]	@ (80065c4 <__mdiff+0x120>)
 80064fe:	f240 2145 	movw	r1, #581	@ 0x245
 8006502:	e7e3      	b.n	80064cc <__mdiff+0x28>
 8006504:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006508:	6926      	ldr	r6, [r4, #16]
 800650a:	60c5      	str	r5, [r0, #12]
 800650c:	f109 0310 	add.w	r3, r9, #16
 8006510:	f109 0514 	add.w	r5, r9, #20
 8006514:	f104 0e14 	add.w	lr, r4, #20
 8006518:	f100 0b14 	add.w	fp, r0, #20
 800651c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006520:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006524:	9301      	str	r3, [sp, #4]
 8006526:	46d9      	mov	r9, fp
 8006528:	f04f 0c00 	mov.w	ip, #0
 800652c:	9b01      	ldr	r3, [sp, #4]
 800652e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006532:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006536:	9301      	str	r3, [sp, #4]
 8006538:	fa1f f38a 	uxth.w	r3, sl
 800653c:	4619      	mov	r1, r3
 800653e:	b283      	uxth	r3, r0
 8006540:	1acb      	subs	r3, r1, r3
 8006542:	0c00      	lsrs	r0, r0, #16
 8006544:	4463      	add	r3, ip
 8006546:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800654a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800654e:	b29b      	uxth	r3, r3
 8006550:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006554:	4576      	cmp	r6, lr
 8006556:	f849 3b04 	str.w	r3, [r9], #4
 800655a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800655e:	d8e5      	bhi.n	800652c <__mdiff+0x88>
 8006560:	1b33      	subs	r3, r6, r4
 8006562:	3b15      	subs	r3, #21
 8006564:	f023 0303 	bic.w	r3, r3, #3
 8006568:	3415      	adds	r4, #21
 800656a:	3304      	adds	r3, #4
 800656c:	42a6      	cmp	r6, r4
 800656e:	bf38      	it	cc
 8006570:	2304      	movcc	r3, #4
 8006572:	441d      	add	r5, r3
 8006574:	445b      	add	r3, fp
 8006576:	461e      	mov	r6, r3
 8006578:	462c      	mov	r4, r5
 800657a:	4544      	cmp	r4, r8
 800657c:	d30e      	bcc.n	800659c <__mdiff+0xf8>
 800657e:	f108 0103 	add.w	r1, r8, #3
 8006582:	1b49      	subs	r1, r1, r5
 8006584:	f021 0103 	bic.w	r1, r1, #3
 8006588:	3d03      	subs	r5, #3
 800658a:	45a8      	cmp	r8, r5
 800658c:	bf38      	it	cc
 800658e:	2100      	movcc	r1, #0
 8006590:	440b      	add	r3, r1
 8006592:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006596:	b191      	cbz	r1, 80065be <__mdiff+0x11a>
 8006598:	6117      	str	r7, [r2, #16]
 800659a:	e79d      	b.n	80064d8 <__mdiff+0x34>
 800659c:	f854 1b04 	ldr.w	r1, [r4], #4
 80065a0:	46e6      	mov	lr, ip
 80065a2:	0c08      	lsrs	r0, r1, #16
 80065a4:	fa1c fc81 	uxtah	ip, ip, r1
 80065a8:	4471      	add	r1, lr
 80065aa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80065ae:	b289      	uxth	r1, r1
 80065b0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80065b4:	f846 1b04 	str.w	r1, [r6], #4
 80065b8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80065bc:	e7dd      	b.n	800657a <__mdiff+0xd6>
 80065be:	3f01      	subs	r7, #1
 80065c0:	e7e7      	b.n	8006592 <__mdiff+0xee>
 80065c2:	bf00      	nop
 80065c4:	0800726c 	.word	0x0800726c
 80065c8:	0800727d 	.word	0x0800727d

080065cc <__d2b>:
 80065cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80065d0:	460f      	mov	r7, r1
 80065d2:	2101      	movs	r1, #1
 80065d4:	ec59 8b10 	vmov	r8, r9, d0
 80065d8:	4616      	mov	r6, r2
 80065da:	f7ff fccd 	bl	8005f78 <_Balloc>
 80065de:	4604      	mov	r4, r0
 80065e0:	b930      	cbnz	r0, 80065f0 <__d2b+0x24>
 80065e2:	4602      	mov	r2, r0
 80065e4:	4b23      	ldr	r3, [pc, #140]	@ (8006674 <__d2b+0xa8>)
 80065e6:	4824      	ldr	r0, [pc, #144]	@ (8006678 <__d2b+0xac>)
 80065e8:	f240 310f 	movw	r1, #783	@ 0x30f
 80065ec:	f000 fa82 	bl	8006af4 <__assert_func>
 80065f0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80065f4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80065f8:	b10d      	cbz	r5, 80065fe <__d2b+0x32>
 80065fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80065fe:	9301      	str	r3, [sp, #4]
 8006600:	f1b8 0300 	subs.w	r3, r8, #0
 8006604:	d023      	beq.n	800664e <__d2b+0x82>
 8006606:	4668      	mov	r0, sp
 8006608:	9300      	str	r3, [sp, #0]
 800660a:	f7ff fd7c 	bl	8006106 <__lo0bits>
 800660e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006612:	b1d0      	cbz	r0, 800664a <__d2b+0x7e>
 8006614:	f1c0 0320 	rsb	r3, r0, #32
 8006618:	fa02 f303 	lsl.w	r3, r2, r3
 800661c:	430b      	orrs	r3, r1
 800661e:	40c2      	lsrs	r2, r0
 8006620:	6163      	str	r3, [r4, #20]
 8006622:	9201      	str	r2, [sp, #4]
 8006624:	9b01      	ldr	r3, [sp, #4]
 8006626:	61a3      	str	r3, [r4, #24]
 8006628:	2b00      	cmp	r3, #0
 800662a:	bf0c      	ite	eq
 800662c:	2201      	moveq	r2, #1
 800662e:	2202      	movne	r2, #2
 8006630:	6122      	str	r2, [r4, #16]
 8006632:	b1a5      	cbz	r5, 800665e <__d2b+0x92>
 8006634:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006638:	4405      	add	r5, r0
 800663a:	603d      	str	r5, [r7, #0]
 800663c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006640:	6030      	str	r0, [r6, #0]
 8006642:	4620      	mov	r0, r4
 8006644:	b003      	add	sp, #12
 8006646:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800664a:	6161      	str	r1, [r4, #20]
 800664c:	e7ea      	b.n	8006624 <__d2b+0x58>
 800664e:	a801      	add	r0, sp, #4
 8006650:	f7ff fd59 	bl	8006106 <__lo0bits>
 8006654:	9b01      	ldr	r3, [sp, #4]
 8006656:	6163      	str	r3, [r4, #20]
 8006658:	3020      	adds	r0, #32
 800665a:	2201      	movs	r2, #1
 800665c:	e7e8      	b.n	8006630 <__d2b+0x64>
 800665e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006662:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006666:	6038      	str	r0, [r7, #0]
 8006668:	6918      	ldr	r0, [r3, #16]
 800666a:	f7ff fd2d 	bl	80060c8 <__hi0bits>
 800666e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006672:	e7e5      	b.n	8006640 <__d2b+0x74>
 8006674:	0800726c 	.word	0x0800726c
 8006678:	0800727d 	.word	0x0800727d

0800667c <__ssputs_r>:
 800667c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006680:	688e      	ldr	r6, [r1, #8]
 8006682:	461f      	mov	r7, r3
 8006684:	42be      	cmp	r6, r7
 8006686:	680b      	ldr	r3, [r1, #0]
 8006688:	4682      	mov	sl, r0
 800668a:	460c      	mov	r4, r1
 800668c:	4690      	mov	r8, r2
 800668e:	d82d      	bhi.n	80066ec <__ssputs_r+0x70>
 8006690:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006694:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006698:	d026      	beq.n	80066e8 <__ssputs_r+0x6c>
 800669a:	6965      	ldr	r5, [r4, #20]
 800669c:	6909      	ldr	r1, [r1, #16]
 800669e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80066a2:	eba3 0901 	sub.w	r9, r3, r1
 80066a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80066aa:	1c7b      	adds	r3, r7, #1
 80066ac:	444b      	add	r3, r9
 80066ae:	106d      	asrs	r5, r5, #1
 80066b0:	429d      	cmp	r5, r3
 80066b2:	bf38      	it	cc
 80066b4:	461d      	movcc	r5, r3
 80066b6:	0553      	lsls	r3, r2, #21
 80066b8:	d527      	bpl.n	800670a <__ssputs_r+0x8e>
 80066ba:	4629      	mov	r1, r5
 80066bc:	f7ff fbd0 	bl	8005e60 <_malloc_r>
 80066c0:	4606      	mov	r6, r0
 80066c2:	b360      	cbz	r0, 800671e <__ssputs_r+0xa2>
 80066c4:	6921      	ldr	r1, [r4, #16]
 80066c6:	464a      	mov	r2, r9
 80066c8:	f000 fa06 	bl	8006ad8 <memcpy>
 80066cc:	89a3      	ldrh	r3, [r4, #12]
 80066ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80066d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066d6:	81a3      	strh	r3, [r4, #12]
 80066d8:	6126      	str	r6, [r4, #16]
 80066da:	6165      	str	r5, [r4, #20]
 80066dc:	444e      	add	r6, r9
 80066de:	eba5 0509 	sub.w	r5, r5, r9
 80066e2:	6026      	str	r6, [r4, #0]
 80066e4:	60a5      	str	r5, [r4, #8]
 80066e6:	463e      	mov	r6, r7
 80066e8:	42be      	cmp	r6, r7
 80066ea:	d900      	bls.n	80066ee <__ssputs_r+0x72>
 80066ec:	463e      	mov	r6, r7
 80066ee:	6820      	ldr	r0, [r4, #0]
 80066f0:	4632      	mov	r2, r6
 80066f2:	4641      	mov	r1, r8
 80066f4:	f000 f9c6 	bl	8006a84 <memmove>
 80066f8:	68a3      	ldr	r3, [r4, #8]
 80066fa:	1b9b      	subs	r3, r3, r6
 80066fc:	60a3      	str	r3, [r4, #8]
 80066fe:	6823      	ldr	r3, [r4, #0]
 8006700:	4433      	add	r3, r6
 8006702:	6023      	str	r3, [r4, #0]
 8006704:	2000      	movs	r0, #0
 8006706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800670a:	462a      	mov	r2, r5
 800670c:	f000 fa36 	bl	8006b7c <_realloc_r>
 8006710:	4606      	mov	r6, r0
 8006712:	2800      	cmp	r0, #0
 8006714:	d1e0      	bne.n	80066d8 <__ssputs_r+0x5c>
 8006716:	6921      	ldr	r1, [r4, #16]
 8006718:	4650      	mov	r0, sl
 800671a:	f7ff fb2d 	bl	8005d78 <_free_r>
 800671e:	230c      	movs	r3, #12
 8006720:	f8ca 3000 	str.w	r3, [sl]
 8006724:	89a3      	ldrh	r3, [r4, #12]
 8006726:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800672a:	81a3      	strh	r3, [r4, #12]
 800672c:	f04f 30ff 	mov.w	r0, #4294967295
 8006730:	e7e9      	b.n	8006706 <__ssputs_r+0x8a>
	...

08006734 <_svfiprintf_r>:
 8006734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006738:	4698      	mov	r8, r3
 800673a:	898b      	ldrh	r3, [r1, #12]
 800673c:	061b      	lsls	r3, r3, #24
 800673e:	b09d      	sub	sp, #116	@ 0x74
 8006740:	4607      	mov	r7, r0
 8006742:	460d      	mov	r5, r1
 8006744:	4614      	mov	r4, r2
 8006746:	d510      	bpl.n	800676a <_svfiprintf_r+0x36>
 8006748:	690b      	ldr	r3, [r1, #16]
 800674a:	b973      	cbnz	r3, 800676a <_svfiprintf_r+0x36>
 800674c:	2140      	movs	r1, #64	@ 0x40
 800674e:	f7ff fb87 	bl	8005e60 <_malloc_r>
 8006752:	6028      	str	r0, [r5, #0]
 8006754:	6128      	str	r0, [r5, #16]
 8006756:	b930      	cbnz	r0, 8006766 <_svfiprintf_r+0x32>
 8006758:	230c      	movs	r3, #12
 800675a:	603b      	str	r3, [r7, #0]
 800675c:	f04f 30ff 	mov.w	r0, #4294967295
 8006760:	b01d      	add	sp, #116	@ 0x74
 8006762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006766:	2340      	movs	r3, #64	@ 0x40
 8006768:	616b      	str	r3, [r5, #20]
 800676a:	2300      	movs	r3, #0
 800676c:	9309      	str	r3, [sp, #36]	@ 0x24
 800676e:	2320      	movs	r3, #32
 8006770:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006774:	f8cd 800c 	str.w	r8, [sp, #12]
 8006778:	2330      	movs	r3, #48	@ 0x30
 800677a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006918 <_svfiprintf_r+0x1e4>
 800677e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006782:	f04f 0901 	mov.w	r9, #1
 8006786:	4623      	mov	r3, r4
 8006788:	469a      	mov	sl, r3
 800678a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800678e:	b10a      	cbz	r2, 8006794 <_svfiprintf_r+0x60>
 8006790:	2a25      	cmp	r2, #37	@ 0x25
 8006792:	d1f9      	bne.n	8006788 <_svfiprintf_r+0x54>
 8006794:	ebba 0b04 	subs.w	fp, sl, r4
 8006798:	d00b      	beq.n	80067b2 <_svfiprintf_r+0x7e>
 800679a:	465b      	mov	r3, fp
 800679c:	4622      	mov	r2, r4
 800679e:	4629      	mov	r1, r5
 80067a0:	4638      	mov	r0, r7
 80067a2:	f7ff ff6b 	bl	800667c <__ssputs_r>
 80067a6:	3001      	adds	r0, #1
 80067a8:	f000 80a7 	beq.w	80068fa <_svfiprintf_r+0x1c6>
 80067ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80067ae:	445a      	add	r2, fp
 80067b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80067b2:	f89a 3000 	ldrb.w	r3, [sl]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	f000 809f 	beq.w	80068fa <_svfiprintf_r+0x1c6>
 80067bc:	2300      	movs	r3, #0
 80067be:	f04f 32ff 	mov.w	r2, #4294967295
 80067c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80067c6:	f10a 0a01 	add.w	sl, sl, #1
 80067ca:	9304      	str	r3, [sp, #16]
 80067cc:	9307      	str	r3, [sp, #28]
 80067ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80067d2:	931a      	str	r3, [sp, #104]	@ 0x68
 80067d4:	4654      	mov	r4, sl
 80067d6:	2205      	movs	r2, #5
 80067d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067dc:	484e      	ldr	r0, [pc, #312]	@ (8006918 <_svfiprintf_r+0x1e4>)
 80067de:	f7f9 fcff 	bl	80001e0 <memchr>
 80067e2:	9a04      	ldr	r2, [sp, #16]
 80067e4:	b9d8      	cbnz	r0, 800681e <_svfiprintf_r+0xea>
 80067e6:	06d0      	lsls	r0, r2, #27
 80067e8:	bf44      	itt	mi
 80067ea:	2320      	movmi	r3, #32
 80067ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067f0:	0711      	lsls	r1, r2, #28
 80067f2:	bf44      	itt	mi
 80067f4:	232b      	movmi	r3, #43	@ 0x2b
 80067f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067fa:	f89a 3000 	ldrb.w	r3, [sl]
 80067fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8006800:	d015      	beq.n	800682e <_svfiprintf_r+0xfa>
 8006802:	9a07      	ldr	r2, [sp, #28]
 8006804:	4654      	mov	r4, sl
 8006806:	2000      	movs	r0, #0
 8006808:	f04f 0c0a 	mov.w	ip, #10
 800680c:	4621      	mov	r1, r4
 800680e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006812:	3b30      	subs	r3, #48	@ 0x30
 8006814:	2b09      	cmp	r3, #9
 8006816:	d94b      	bls.n	80068b0 <_svfiprintf_r+0x17c>
 8006818:	b1b0      	cbz	r0, 8006848 <_svfiprintf_r+0x114>
 800681a:	9207      	str	r2, [sp, #28]
 800681c:	e014      	b.n	8006848 <_svfiprintf_r+0x114>
 800681e:	eba0 0308 	sub.w	r3, r0, r8
 8006822:	fa09 f303 	lsl.w	r3, r9, r3
 8006826:	4313      	orrs	r3, r2
 8006828:	9304      	str	r3, [sp, #16]
 800682a:	46a2      	mov	sl, r4
 800682c:	e7d2      	b.n	80067d4 <_svfiprintf_r+0xa0>
 800682e:	9b03      	ldr	r3, [sp, #12]
 8006830:	1d19      	adds	r1, r3, #4
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	9103      	str	r1, [sp, #12]
 8006836:	2b00      	cmp	r3, #0
 8006838:	bfbb      	ittet	lt
 800683a:	425b      	neglt	r3, r3
 800683c:	f042 0202 	orrlt.w	r2, r2, #2
 8006840:	9307      	strge	r3, [sp, #28]
 8006842:	9307      	strlt	r3, [sp, #28]
 8006844:	bfb8      	it	lt
 8006846:	9204      	strlt	r2, [sp, #16]
 8006848:	7823      	ldrb	r3, [r4, #0]
 800684a:	2b2e      	cmp	r3, #46	@ 0x2e
 800684c:	d10a      	bne.n	8006864 <_svfiprintf_r+0x130>
 800684e:	7863      	ldrb	r3, [r4, #1]
 8006850:	2b2a      	cmp	r3, #42	@ 0x2a
 8006852:	d132      	bne.n	80068ba <_svfiprintf_r+0x186>
 8006854:	9b03      	ldr	r3, [sp, #12]
 8006856:	1d1a      	adds	r2, r3, #4
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	9203      	str	r2, [sp, #12]
 800685c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006860:	3402      	adds	r4, #2
 8006862:	9305      	str	r3, [sp, #20]
 8006864:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006928 <_svfiprintf_r+0x1f4>
 8006868:	7821      	ldrb	r1, [r4, #0]
 800686a:	2203      	movs	r2, #3
 800686c:	4650      	mov	r0, sl
 800686e:	f7f9 fcb7 	bl	80001e0 <memchr>
 8006872:	b138      	cbz	r0, 8006884 <_svfiprintf_r+0x150>
 8006874:	9b04      	ldr	r3, [sp, #16]
 8006876:	eba0 000a 	sub.w	r0, r0, sl
 800687a:	2240      	movs	r2, #64	@ 0x40
 800687c:	4082      	lsls	r2, r0
 800687e:	4313      	orrs	r3, r2
 8006880:	3401      	adds	r4, #1
 8006882:	9304      	str	r3, [sp, #16]
 8006884:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006888:	4824      	ldr	r0, [pc, #144]	@ (800691c <_svfiprintf_r+0x1e8>)
 800688a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800688e:	2206      	movs	r2, #6
 8006890:	f7f9 fca6 	bl	80001e0 <memchr>
 8006894:	2800      	cmp	r0, #0
 8006896:	d036      	beq.n	8006906 <_svfiprintf_r+0x1d2>
 8006898:	4b21      	ldr	r3, [pc, #132]	@ (8006920 <_svfiprintf_r+0x1ec>)
 800689a:	bb1b      	cbnz	r3, 80068e4 <_svfiprintf_r+0x1b0>
 800689c:	9b03      	ldr	r3, [sp, #12]
 800689e:	3307      	adds	r3, #7
 80068a0:	f023 0307 	bic.w	r3, r3, #7
 80068a4:	3308      	adds	r3, #8
 80068a6:	9303      	str	r3, [sp, #12]
 80068a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068aa:	4433      	add	r3, r6
 80068ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80068ae:	e76a      	b.n	8006786 <_svfiprintf_r+0x52>
 80068b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80068b4:	460c      	mov	r4, r1
 80068b6:	2001      	movs	r0, #1
 80068b8:	e7a8      	b.n	800680c <_svfiprintf_r+0xd8>
 80068ba:	2300      	movs	r3, #0
 80068bc:	3401      	adds	r4, #1
 80068be:	9305      	str	r3, [sp, #20]
 80068c0:	4619      	mov	r1, r3
 80068c2:	f04f 0c0a 	mov.w	ip, #10
 80068c6:	4620      	mov	r0, r4
 80068c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80068cc:	3a30      	subs	r2, #48	@ 0x30
 80068ce:	2a09      	cmp	r2, #9
 80068d0:	d903      	bls.n	80068da <_svfiprintf_r+0x1a6>
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d0c6      	beq.n	8006864 <_svfiprintf_r+0x130>
 80068d6:	9105      	str	r1, [sp, #20]
 80068d8:	e7c4      	b.n	8006864 <_svfiprintf_r+0x130>
 80068da:	fb0c 2101 	mla	r1, ip, r1, r2
 80068de:	4604      	mov	r4, r0
 80068e0:	2301      	movs	r3, #1
 80068e2:	e7f0      	b.n	80068c6 <_svfiprintf_r+0x192>
 80068e4:	ab03      	add	r3, sp, #12
 80068e6:	9300      	str	r3, [sp, #0]
 80068e8:	462a      	mov	r2, r5
 80068ea:	4b0e      	ldr	r3, [pc, #56]	@ (8006924 <_svfiprintf_r+0x1f0>)
 80068ec:	a904      	add	r1, sp, #16
 80068ee:	4638      	mov	r0, r7
 80068f0:	f7fd fe96 	bl	8004620 <_printf_float>
 80068f4:	1c42      	adds	r2, r0, #1
 80068f6:	4606      	mov	r6, r0
 80068f8:	d1d6      	bne.n	80068a8 <_svfiprintf_r+0x174>
 80068fa:	89ab      	ldrh	r3, [r5, #12]
 80068fc:	065b      	lsls	r3, r3, #25
 80068fe:	f53f af2d 	bmi.w	800675c <_svfiprintf_r+0x28>
 8006902:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006904:	e72c      	b.n	8006760 <_svfiprintf_r+0x2c>
 8006906:	ab03      	add	r3, sp, #12
 8006908:	9300      	str	r3, [sp, #0]
 800690a:	462a      	mov	r2, r5
 800690c:	4b05      	ldr	r3, [pc, #20]	@ (8006924 <_svfiprintf_r+0x1f0>)
 800690e:	a904      	add	r1, sp, #16
 8006910:	4638      	mov	r0, r7
 8006912:	f7fe f91d 	bl	8004b50 <_printf_i>
 8006916:	e7ed      	b.n	80068f4 <_svfiprintf_r+0x1c0>
 8006918:	080073d8 	.word	0x080073d8
 800691c:	080073e2 	.word	0x080073e2
 8006920:	08004621 	.word	0x08004621
 8006924:	0800667d 	.word	0x0800667d
 8006928:	080073de 	.word	0x080073de

0800692c <__sflush_r>:
 800692c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006934:	0716      	lsls	r6, r2, #28
 8006936:	4605      	mov	r5, r0
 8006938:	460c      	mov	r4, r1
 800693a:	d454      	bmi.n	80069e6 <__sflush_r+0xba>
 800693c:	684b      	ldr	r3, [r1, #4]
 800693e:	2b00      	cmp	r3, #0
 8006940:	dc02      	bgt.n	8006948 <__sflush_r+0x1c>
 8006942:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006944:	2b00      	cmp	r3, #0
 8006946:	dd48      	ble.n	80069da <__sflush_r+0xae>
 8006948:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800694a:	2e00      	cmp	r6, #0
 800694c:	d045      	beq.n	80069da <__sflush_r+0xae>
 800694e:	2300      	movs	r3, #0
 8006950:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006954:	682f      	ldr	r7, [r5, #0]
 8006956:	6a21      	ldr	r1, [r4, #32]
 8006958:	602b      	str	r3, [r5, #0]
 800695a:	d030      	beq.n	80069be <__sflush_r+0x92>
 800695c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800695e:	89a3      	ldrh	r3, [r4, #12]
 8006960:	0759      	lsls	r1, r3, #29
 8006962:	d505      	bpl.n	8006970 <__sflush_r+0x44>
 8006964:	6863      	ldr	r3, [r4, #4]
 8006966:	1ad2      	subs	r2, r2, r3
 8006968:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800696a:	b10b      	cbz	r3, 8006970 <__sflush_r+0x44>
 800696c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800696e:	1ad2      	subs	r2, r2, r3
 8006970:	2300      	movs	r3, #0
 8006972:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006974:	6a21      	ldr	r1, [r4, #32]
 8006976:	4628      	mov	r0, r5
 8006978:	47b0      	blx	r6
 800697a:	1c43      	adds	r3, r0, #1
 800697c:	89a3      	ldrh	r3, [r4, #12]
 800697e:	d106      	bne.n	800698e <__sflush_r+0x62>
 8006980:	6829      	ldr	r1, [r5, #0]
 8006982:	291d      	cmp	r1, #29
 8006984:	d82b      	bhi.n	80069de <__sflush_r+0xb2>
 8006986:	4a2a      	ldr	r2, [pc, #168]	@ (8006a30 <__sflush_r+0x104>)
 8006988:	410a      	asrs	r2, r1
 800698a:	07d6      	lsls	r6, r2, #31
 800698c:	d427      	bmi.n	80069de <__sflush_r+0xb2>
 800698e:	2200      	movs	r2, #0
 8006990:	6062      	str	r2, [r4, #4]
 8006992:	04d9      	lsls	r1, r3, #19
 8006994:	6922      	ldr	r2, [r4, #16]
 8006996:	6022      	str	r2, [r4, #0]
 8006998:	d504      	bpl.n	80069a4 <__sflush_r+0x78>
 800699a:	1c42      	adds	r2, r0, #1
 800699c:	d101      	bne.n	80069a2 <__sflush_r+0x76>
 800699e:	682b      	ldr	r3, [r5, #0]
 80069a0:	b903      	cbnz	r3, 80069a4 <__sflush_r+0x78>
 80069a2:	6560      	str	r0, [r4, #84]	@ 0x54
 80069a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80069a6:	602f      	str	r7, [r5, #0]
 80069a8:	b1b9      	cbz	r1, 80069da <__sflush_r+0xae>
 80069aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80069ae:	4299      	cmp	r1, r3
 80069b0:	d002      	beq.n	80069b8 <__sflush_r+0x8c>
 80069b2:	4628      	mov	r0, r5
 80069b4:	f7ff f9e0 	bl	8005d78 <_free_r>
 80069b8:	2300      	movs	r3, #0
 80069ba:	6363      	str	r3, [r4, #52]	@ 0x34
 80069bc:	e00d      	b.n	80069da <__sflush_r+0xae>
 80069be:	2301      	movs	r3, #1
 80069c0:	4628      	mov	r0, r5
 80069c2:	47b0      	blx	r6
 80069c4:	4602      	mov	r2, r0
 80069c6:	1c50      	adds	r0, r2, #1
 80069c8:	d1c9      	bne.n	800695e <__sflush_r+0x32>
 80069ca:	682b      	ldr	r3, [r5, #0]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d0c6      	beq.n	800695e <__sflush_r+0x32>
 80069d0:	2b1d      	cmp	r3, #29
 80069d2:	d001      	beq.n	80069d8 <__sflush_r+0xac>
 80069d4:	2b16      	cmp	r3, #22
 80069d6:	d11e      	bne.n	8006a16 <__sflush_r+0xea>
 80069d8:	602f      	str	r7, [r5, #0]
 80069da:	2000      	movs	r0, #0
 80069dc:	e022      	b.n	8006a24 <__sflush_r+0xf8>
 80069de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069e2:	b21b      	sxth	r3, r3
 80069e4:	e01b      	b.n	8006a1e <__sflush_r+0xf2>
 80069e6:	690f      	ldr	r7, [r1, #16]
 80069e8:	2f00      	cmp	r7, #0
 80069ea:	d0f6      	beq.n	80069da <__sflush_r+0xae>
 80069ec:	0793      	lsls	r3, r2, #30
 80069ee:	680e      	ldr	r6, [r1, #0]
 80069f0:	bf08      	it	eq
 80069f2:	694b      	ldreq	r3, [r1, #20]
 80069f4:	600f      	str	r7, [r1, #0]
 80069f6:	bf18      	it	ne
 80069f8:	2300      	movne	r3, #0
 80069fa:	eba6 0807 	sub.w	r8, r6, r7
 80069fe:	608b      	str	r3, [r1, #8]
 8006a00:	f1b8 0f00 	cmp.w	r8, #0
 8006a04:	dde9      	ble.n	80069da <__sflush_r+0xae>
 8006a06:	6a21      	ldr	r1, [r4, #32]
 8006a08:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006a0a:	4643      	mov	r3, r8
 8006a0c:	463a      	mov	r2, r7
 8006a0e:	4628      	mov	r0, r5
 8006a10:	47b0      	blx	r6
 8006a12:	2800      	cmp	r0, #0
 8006a14:	dc08      	bgt.n	8006a28 <__sflush_r+0xfc>
 8006a16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a1e:	81a3      	strh	r3, [r4, #12]
 8006a20:	f04f 30ff 	mov.w	r0, #4294967295
 8006a24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a28:	4407      	add	r7, r0
 8006a2a:	eba8 0800 	sub.w	r8, r8, r0
 8006a2e:	e7e7      	b.n	8006a00 <__sflush_r+0xd4>
 8006a30:	dfbffffe 	.word	0xdfbffffe

08006a34 <_fflush_r>:
 8006a34:	b538      	push	{r3, r4, r5, lr}
 8006a36:	690b      	ldr	r3, [r1, #16]
 8006a38:	4605      	mov	r5, r0
 8006a3a:	460c      	mov	r4, r1
 8006a3c:	b913      	cbnz	r3, 8006a44 <_fflush_r+0x10>
 8006a3e:	2500      	movs	r5, #0
 8006a40:	4628      	mov	r0, r5
 8006a42:	bd38      	pop	{r3, r4, r5, pc}
 8006a44:	b118      	cbz	r0, 8006a4e <_fflush_r+0x1a>
 8006a46:	6a03      	ldr	r3, [r0, #32]
 8006a48:	b90b      	cbnz	r3, 8006a4e <_fflush_r+0x1a>
 8006a4a:	f7fe fa2d 	bl	8004ea8 <__sinit>
 8006a4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d0f3      	beq.n	8006a3e <_fflush_r+0xa>
 8006a56:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006a58:	07d0      	lsls	r0, r2, #31
 8006a5a:	d404      	bmi.n	8006a66 <_fflush_r+0x32>
 8006a5c:	0599      	lsls	r1, r3, #22
 8006a5e:	d402      	bmi.n	8006a66 <_fflush_r+0x32>
 8006a60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a62:	f7fe fb38 	bl	80050d6 <__retarget_lock_acquire_recursive>
 8006a66:	4628      	mov	r0, r5
 8006a68:	4621      	mov	r1, r4
 8006a6a:	f7ff ff5f 	bl	800692c <__sflush_r>
 8006a6e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006a70:	07da      	lsls	r2, r3, #31
 8006a72:	4605      	mov	r5, r0
 8006a74:	d4e4      	bmi.n	8006a40 <_fflush_r+0xc>
 8006a76:	89a3      	ldrh	r3, [r4, #12]
 8006a78:	059b      	lsls	r3, r3, #22
 8006a7a:	d4e1      	bmi.n	8006a40 <_fflush_r+0xc>
 8006a7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a7e:	f7fe fb2b 	bl	80050d8 <__retarget_lock_release_recursive>
 8006a82:	e7dd      	b.n	8006a40 <_fflush_r+0xc>

08006a84 <memmove>:
 8006a84:	4288      	cmp	r0, r1
 8006a86:	b510      	push	{r4, lr}
 8006a88:	eb01 0402 	add.w	r4, r1, r2
 8006a8c:	d902      	bls.n	8006a94 <memmove+0x10>
 8006a8e:	4284      	cmp	r4, r0
 8006a90:	4623      	mov	r3, r4
 8006a92:	d807      	bhi.n	8006aa4 <memmove+0x20>
 8006a94:	1e43      	subs	r3, r0, #1
 8006a96:	42a1      	cmp	r1, r4
 8006a98:	d008      	beq.n	8006aac <memmove+0x28>
 8006a9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006a9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006aa2:	e7f8      	b.n	8006a96 <memmove+0x12>
 8006aa4:	4402      	add	r2, r0
 8006aa6:	4601      	mov	r1, r0
 8006aa8:	428a      	cmp	r2, r1
 8006aaa:	d100      	bne.n	8006aae <memmove+0x2a>
 8006aac:	bd10      	pop	{r4, pc}
 8006aae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006ab2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006ab6:	e7f7      	b.n	8006aa8 <memmove+0x24>

08006ab8 <_sbrk_r>:
 8006ab8:	b538      	push	{r3, r4, r5, lr}
 8006aba:	4d06      	ldr	r5, [pc, #24]	@ (8006ad4 <_sbrk_r+0x1c>)
 8006abc:	2300      	movs	r3, #0
 8006abe:	4604      	mov	r4, r0
 8006ac0:	4608      	mov	r0, r1
 8006ac2:	602b      	str	r3, [r5, #0]
 8006ac4:	f7fa fe8a 	bl	80017dc <_sbrk>
 8006ac8:	1c43      	adds	r3, r0, #1
 8006aca:	d102      	bne.n	8006ad2 <_sbrk_r+0x1a>
 8006acc:	682b      	ldr	r3, [r5, #0]
 8006ace:	b103      	cbz	r3, 8006ad2 <_sbrk_r+0x1a>
 8006ad0:	6023      	str	r3, [r4, #0]
 8006ad2:	bd38      	pop	{r3, r4, r5, pc}
 8006ad4:	20000428 	.word	0x20000428

08006ad8 <memcpy>:
 8006ad8:	440a      	add	r2, r1
 8006ada:	4291      	cmp	r1, r2
 8006adc:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ae0:	d100      	bne.n	8006ae4 <memcpy+0xc>
 8006ae2:	4770      	bx	lr
 8006ae4:	b510      	push	{r4, lr}
 8006ae6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006aea:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006aee:	4291      	cmp	r1, r2
 8006af0:	d1f9      	bne.n	8006ae6 <memcpy+0xe>
 8006af2:	bd10      	pop	{r4, pc}

08006af4 <__assert_func>:
 8006af4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006af6:	4614      	mov	r4, r2
 8006af8:	461a      	mov	r2, r3
 8006afa:	4b09      	ldr	r3, [pc, #36]	@ (8006b20 <__assert_func+0x2c>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	4605      	mov	r5, r0
 8006b00:	68d8      	ldr	r0, [r3, #12]
 8006b02:	b954      	cbnz	r4, 8006b1a <__assert_func+0x26>
 8006b04:	4b07      	ldr	r3, [pc, #28]	@ (8006b24 <__assert_func+0x30>)
 8006b06:	461c      	mov	r4, r3
 8006b08:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006b0c:	9100      	str	r1, [sp, #0]
 8006b0e:	462b      	mov	r3, r5
 8006b10:	4905      	ldr	r1, [pc, #20]	@ (8006b28 <__assert_func+0x34>)
 8006b12:	f000 f86f 	bl	8006bf4 <fiprintf>
 8006b16:	f000 f87f 	bl	8006c18 <abort>
 8006b1a:	4b04      	ldr	r3, [pc, #16]	@ (8006b2c <__assert_func+0x38>)
 8006b1c:	e7f4      	b.n	8006b08 <__assert_func+0x14>
 8006b1e:	bf00      	nop
 8006b20:	20000034 	.word	0x20000034
 8006b24:	0800742e 	.word	0x0800742e
 8006b28:	08007400 	.word	0x08007400
 8006b2c:	080073f3 	.word	0x080073f3

08006b30 <_calloc_r>:
 8006b30:	b570      	push	{r4, r5, r6, lr}
 8006b32:	fba1 5402 	umull	r5, r4, r1, r2
 8006b36:	b93c      	cbnz	r4, 8006b48 <_calloc_r+0x18>
 8006b38:	4629      	mov	r1, r5
 8006b3a:	f7ff f991 	bl	8005e60 <_malloc_r>
 8006b3e:	4606      	mov	r6, r0
 8006b40:	b928      	cbnz	r0, 8006b4e <_calloc_r+0x1e>
 8006b42:	2600      	movs	r6, #0
 8006b44:	4630      	mov	r0, r6
 8006b46:	bd70      	pop	{r4, r5, r6, pc}
 8006b48:	220c      	movs	r2, #12
 8006b4a:	6002      	str	r2, [r0, #0]
 8006b4c:	e7f9      	b.n	8006b42 <_calloc_r+0x12>
 8006b4e:	462a      	mov	r2, r5
 8006b50:	4621      	mov	r1, r4
 8006b52:	f7fe fa42 	bl	8004fda <memset>
 8006b56:	e7f5      	b.n	8006b44 <_calloc_r+0x14>

08006b58 <__ascii_mbtowc>:
 8006b58:	b082      	sub	sp, #8
 8006b5a:	b901      	cbnz	r1, 8006b5e <__ascii_mbtowc+0x6>
 8006b5c:	a901      	add	r1, sp, #4
 8006b5e:	b142      	cbz	r2, 8006b72 <__ascii_mbtowc+0x1a>
 8006b60:	b14b      	cbz	r3, 8006b76 <__ascii_mbtowc+0x1e>
 8006b62:	7813      	ldrb	r3, [r2, #0]
 8006b64:	600b      	str	r3, [r1, #0]
 8006b66:	7812      	ldrb	r2, [r2, #0]
 8006b68:	1e10      	subs	r0, r2, #0
 8006b6a:	bf18      	it	ne
 8006b6c:	2001      	movne	r0, #1
 8006b6e:	b002      	add	sp, #8
 8006b70:	4770      	bx	lr
 8006b72:	4610      	mov	r0, r2
 8006b74:	e7fb      	b.n	8006b6e <__ascii_mbtowc+0x16>
 8006b76:	f06f 0001 	mvn.w	r0, #1
 8006b7a:	e7f8      	b.n	8006b6e <__ascii_mbtowc+0x16>

08006b7c <_realloc_r>:
 8006b7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b80:	4680      	mov	r8, r0
 8006b82:	4615      	mov	r5, r2
 8006b84:	460c      	mov	r4, r1
 8006b86:	b921      	cbnz	r1, 8006b92 <_realloc_r+0x16>
 8006b88:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b8c:	4611      	mov	r1, r2
 8006b8e:	f7ff b967 	b.w	8005e60 <_malloc_r>
 8006b92:	b92a      	cbnz	r2, 8006ba0 <_realloc_r+0x24>
 8006b94:	f7ff f8f0 	bl	8005d78 <_free_r>
 8006b98:	2400      	movs	r4, #0
 8006b9a:	4620      	mov	r0, r4
 8006b9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ba0:	f000 f841 	bl	8006c26 <_malloc_usable_size_r>
 8006ba4:	4285      	cmp	r5, r0
 8006ba6:	4606      	mov	r6, r0
 8006ba8:	d802      	bhi.n	8006bb0 <_realloc_r+0x34>
 8006baa:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006bae:	d8f4      	bhi.n	8006b9a <_realloc_r+0x1e>
 8006bb0:	4629      	mov	r1, r5
 8006bb2:	4640      	mov	r0, r8
 8006bb4:	f7ff f954 	bl	8005e60 <_malloc_r>
 8006bb8:	4607      	mov	r7, r0
 8006bba:	2800      	cmp	r0, #0
 8006bbc:	d0ec      	beq.n	8006b98 <_realloc_r+0x1c>
 8006bbe:	42b5      	cmp	r5, r6
 8006bc0:	462a      	mov	r2, r5
 8006bc2:	4621      	mov	r1, r4
 8006bc4:	bf28      	it	cs
 8006bc6:	4632      	movcs	r2, r6
 8006bc8:	f7ff ff86 	bl	8006ad8 <memcpy>
 8006bcc:	4621      	mov	r1, r4
 8006bce:	4640      	mov	r0, r8
 8006bd0:	f7ff f8d2 	bl	8005d78 <_free_r>
 8006bd4:	463c      	mov	r4, r7
 8006bd6:	e7e0      	b.n	8006b9a <_realloc_r+0x1e>

08006bd8 <__ascii_wctomb>:
 8006bd8:	4603      	mov	r3, r0
 8006bda:	4608      	mov	r0, r1
 8006bdc:	b141      	cbz	r1, 8006bf0 <__ascii_wctomb+0x18>
 8006bde:	2aff      	cmp	r2, #255	@ 0xff
 8006be0:	d904      	bls.n	8006bec <__ascii_wctomb+0x14>
 8006be2:	228a      	movs	r2, #138	@ 0x8a
 8006be4:	601a      	str	r2, [r3, #0]
 8006be6:	f04f 30ff 	mov.w	r0, #4294967295
 8006bea:	4770      	bx	lr
 8006bec:	700a      	strb	r2, [r1, #0]
 8006bee:	2001      	movs	r0, #1
 8006bf0:	4770      	bx	lr
	...

08006bf4 <fiprintf>:
 8006bf4:	b40e      	push	{r1, r2, r3}
 8006bf6:	b503      	push	{r0, r1, lr}
 8006bf8:	4601      	mov	r1, r0
 8006bfa:	ab03      	add	r3, sp, #12
 8006bfc:	4805      	ldr	r0, [pc, #20]	@ (8006c14 <fiprintf+0x20>)
 8006bfe:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c02:	6800      	ldr	r0, [r0, #0]
 8006c04:	9301      	str	r3, [sp, #4]
 8006c06:	f000 f83f 	bl	8006c88 <_vfiprintf_r>
 8006c0a:	b002      	add	sp, #8
 8006c0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c10:	b003      	add	sp, #12
 8006c12:	4770      	bx	lr
 8006c14:	20000034 	.word	0x20000034

08006c18 <abort>:
 8006c18:	b508      	push	{r3, lr}
 8006c1a:	2006      	movs	r0, #6
 8006c1c:	f000 fa08 	bl	8007030 <raise>
 8006c20:	2001      	movs	r0, #1
 8006c22:	f7fa fd62 	bl	80016ea <_exit>

08006c26 <_malloc_usable_size_r>:
 8006c26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c2a:	1f18      	subs	r0, r3, #4
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	bfbc      	itt	lt
 8006c30:	580b      	ldrlt	r3, [r1, r0]
 8006c32:	18c0      	addlt	r0, r0, r3
 8006c34:	4770      	bx	lr

08006c36 <__sfputc_r>:
 8006c36:	6893      	ldr	r3, [r2, #8]
 8006c38:	3b01      	subs	r3, #1
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	b410      	push	{r4}
 8006c3e:	6093      	str	r3, [r2, #8]
 8006c40:	da08      	bge.n	8006c54 <__sfputc_r+0x1e>
 8006c42:	6994      	ldr	r4, [r2, #24]
 8006c44:	42a3      	cmp	r3, r4
 8006c46:	db01      	blt.n	8006c4c <__sfputc_r+0x16>
 8006c48:	290a      	cmp	r1, #10
 8006c4a:	d103      	bne.n	8006c54 <__sfputc_r+0x1e>
 8006c4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c50:	f000 b932 	b.w	8006eb8 <__swbuf_r>
 8006c54:	6813      	ldr	r3, [r2, #0]
 8006c56:	1c58      	adds	r0, r3, #1
 8006c58:	6010      	str	r0, [r2, #0]
 8006c5a:	7019      	strb	r1, [r3, #0]
 8006c5c:	4608      	mov	r0, r1
 8006c5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c62:	4770      	bx	lr

08006c64 <__sfputs_r>:
 8006c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c66:	4606      	mov	r6, r0
 8006c68:	460f      	mov	r7, r1
 8006c6a:	4614      	mov	r4, r2
 8006c6c:	18d5      	adds	r5, r2, r3
 8006c6e:	42ac      	cmp	r4, r5
 8006c70:	d101      	bne.n	8006c76 <__sfputs_r+0x12>
 8006c72:	2000      	movs	r0, #0
 8006c74:	e007      	b.n	8006c86 <__sfputs_r+0x22>
 8006c76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c7a:	463a      	mov	r2, r7
 8006c7c:	4630      	mov	r0, r6
 8006c7e:	f7ff ffda 	bl	8006c36 <__sfputc_r>
 8006c82:	1c43      	adds	r3, r0, #1
 8006c84:	d1f3      	bne.n	8006c6e <__sfputs_r+0xa>
 8006c86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006c88 <_vfiprintf_r>:
 8006c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c8c:	460d      	mov	r5, r1
 8006c8e:	b09d      	sub	sp, #116	@ 0x74
 8006c90:	4614      	mov	r4, r2
 8006c92:	4698      	mov	r8, r3
 8006c94:	4606      	mov	r6, r0
 8006c96:	b118      	cbz	r0, 8006ca0 <_vfiprintf_r+0x18>
 8006c98:	6a03      	ldr	r3, [r0, #32]
 8006c9a:	b90b      	cbnz	r3, 8006ca0 <_vfiprintf_r+0x18>
 8006c9c:	f7fe f904 	bl	8004ea8 <__sinit>
 8006ca0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006ca2:	07d9      	lsls	r1, r3, #31
 8006ca4:	d405      	bmi.n	8006cb2 <_vfiprintf_r+0x2a>
 8006ca6:	89ab      	ldrh	r3, [r5, #12]
 8006ca8:	059a      	lsls	r2, r3, #22
 8006caa:	d402      	bmi.n	8006cb2 <_vfiprintf_r+0x2a>
 8006cac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006cae:	f7fe fa12 	bl	80050d6 <__retarget_lock_acquire_recursive>
 8006cb2:	89ab      	ldrh	r3, [r5, #12]
 8006cb4:	071b      	lsls	r3, r3, #28
 8006cb6:	d501      	bpl.n	8006cbc <_vfiprintf_r+0x34>
 8006cb8:	692b      	ldr	r3, [r5, #16]
 8006cba:	b99b      	cbnz	r3, 8006ce4 <_vfiprintf_r+0x5c>
 8006cbc:	4629      	mov	r1, r5
 8006cbe:	4630      	mov	r0, r6
 8006cc0:	f000 f938 	bl	8006f34 <__swsetup_r>
 8006cc4:	b170      	cbz	r0, 8006ce4 <_vfiprintf_r+0x5c>
 8006cc6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006cc8:	07dc      	lsls	r4, r3, #31
 8006cca:	d504      	bpl.n	8006cd6 <_vfiprintf_r+0x4e>
 8006ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8006cd0:	b01d      	add	sp, #116	@ 0x74
 8006cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cd6:	89ab      	ldrh	r3, [r5, #12]
 8006cd8:	0598      	lsls	r0, r3, #22
 8006cda:	d4f7      	bmi.n	8006ccc <_vfiprintf_r+0x44>
 8006cdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006cde:	f7fe f9fb 	bl	80050d8 <__retarget_lock_release_recursive>
 8006ce2:	e7f3      	b.n	8006ccc <_vfiprintf_r+0x44>
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ce8:	2320      	movs	r3, #32
 8006cea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006cee:	f8cd 800c 	str.w	r8, [sp, #12]
 8006cf2:	2330      	movs	r3, #48	@ 0x30
 8006cf4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006ea4 <_vfiprintf_r+0x21c>
 8006cf8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006cfc:	f04f 0901 	mov.w	r9, #1
 8006d00:	4623      	mov	r3, r4
 8006d02:	469a      	mov	sl, r3
 8006d04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d08:	b10a      	cbz	r2, 8006d0e <_vfiprintf_r+0x86>
 8006d0a:	2a25      	cmp	r2, #37	@ 0x25
 8006d0c:	d1f9      	bne.n	8006d02 <_vfiprintf_r+0x7a>
 8006d0e:	ebba 0b04 	subs.w	fp, sl, r4
 8006d12:	d00b      	beq.n	8006d2c <_vfiprintf_r+0xa4>
 8006d14:	465b      	mov	r3, fp
 8006d16:	4622      	mov	r2, r4
 8006d18:	4629      	mov	r1, r5
 8006d1a:	4630      	mov	r0, r6
 8006d1c:	f7ff ffa2 	bl	8006c64 <__sfputs_r>
 8006d20:	3001      	adds	r0, #1
 8006d22:	f000 80a7 	beq.w	8006e74 <_vfiprintf_r+0x1ec>
 8006d26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d28:	445a      	add	r2, fp
 8006d2a:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d2c:	f89a 3000 	ldrb.w	r3, [sl]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	f000 809f 	beq.w	8006e74 <_vfiprintf_r+0x1ec>
 8006d36:	2300      	movs	r3, #0
 8006d38:	f04f 32ff 	mov.w	r2, #4294967295
 8006d3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006d40:	f10a 0a01 	add.w	sl, sl, #1
 8006d44:	9304      	str	r3, [sp, #16]
 8006d46:	9307      	str	r3, [sp, #28]
 8006d48:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006d4c:	931a      	str	r3, [sp, #104]	@ 0x68
 8006d4e:	4654      	mov	r4, sl
 8006d50:	2205      	movs	r2, #5
 8006d52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d56:	4853      	ldr	r0, [pc, #332]	@ (8006ea4 <_vfiprintf_r+0x21c>)
 8006d58:	f7f9 fa42 	bl	80001e0 <memchr>
 8006d5c:	9a04      	ldr	r2, [sp, #16]
 8006d5e:	b9d8      	cbnz	r0, 8006d98 <_vfiprintf_r+0x110>
 8006d60:	06d1      	lsls	r1, r2, #27
 8006d62:	bf44      	itt	mi
 8006d64:	2320      	movmi	r3, #32
 8006d66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006d6a:	0713      	lsls	r3, r2, #28
 8006d6c:	bf44      	itt	mi
 8006d6e:	232b      	movmi	r3, #43	@ 0x2b
 8006d70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006d74:	f89a 3000 	ldrb.w	r3, [sl]
 8006d78:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d7a:	d015      	beq.n	8006da8 <_vfiprintf_r+0x120>
 8006d7c:	9a07      	ldr	r2, [sp, #28]
 8006d7e:	4654      	mov	r4, sl
 8006d80:	2000      	movs	r0, #0
 8006d82:	f04f 0c0a 	mov.w	ip, #10
 8006d86:	4621      	mov	r1, r4
 8006d88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006d8c:	3b30      	subs	r3, #48	@ 0x30
 8006d8e:	2b09      	cmp	r3, #9
 8006d90:	d94b      	bls.n	8006e2a <_vfiprintf_r+0x1a2>
 8006d92:	b1b0      	cbz	r0, 8006dc2 <_vfiprintf_r+0x13a>
 8006d94:	9207      	str	r2, [sp, #28]
 8006d96:	e014      	b.n	8006dc2 <_vfiprintf_r+0x13a>
 8006d98:	eba0 0308 	sub.w	r3, r0, r8
 8006d9c:	fa09 f303 	lsl.w	r3, r9, r3
 8006da0:	4313      	orrs	r3, r2
 8006da2:	9304      	str	r3, [sp, #16]
 8006da4:	46a2      	mov	sl, r4
 8006da6:	e7d2      	b.n	8006d4e <_vfiprintf_r+0xc6>
 8006da8:	9b03      	ldr	r3, [sp, #12]
 8006daa:	1d19      	adds	r1, r3, #4
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	9103      	str	r1, [sp, #12]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	bfbb      	ittet	lt
 8006db4:	425b      	neglt	r3, r3
 8006db6:	f042 0202 	orrlt.w	r2, r2, #2
 8006dba:	9307      	strge	r3, [sp, #28]
 8006dbc:	9307      	strlt	r3, [sp, #28]
 8006dbe:	bfb8      	it	lt
 8006dc0:	9204      	strlt	r2, [sp, #16]
 8006dc2:	7823      	ldrb	r3, [r4, #0]
 8006dc4:	2b2e      	cmp	r3, #46	@ 0x2e
 8006dc6:	d10a      	bne.n	8006dde <_vfiprintf_r+0x156>
 8006dc8:	7863      	ldrb	r3, [r4, #1]
 8006dca:	2b2a      	cmp	r3, #42	@ 0x2a
 8006dcc:	d132      	bne.n	8006e34 <_vfiprintf_r+0x1ac>
 8006dce:	9b03      	ldr	r3, [sp, #12]
 8006dd0:	1d1a      	adds	r2, r3, #4
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	9203      	str	r2, [sp, #12]
 8006dd6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006dda:	3402      	adds	r4, #2
 8006ddc:	9305      	str	r3, [sp, #20]
 8006dde:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006eb4 <_vfiprintf_r+0x22c>
 8006de2:	7821      	ldrb	r1, [r4, #0]
 8006de4:	2203      	movs	r2, #3
 8006de6:	4650      	mov	r0, sl
 8006de8:	f7f9 f9fa 	bl	80001e0 <memchr>
 8006dec:	b138      	cbz	r0, 8006dfe <_vfiprintf_r+0x176>
 8006dee:	9b04      	ldr	r3, [sp, #16]
 8006df0:	eba0 000a 	sub.w	r0, r0, sl
 8006df4:	2240      	movs	r2, #64	@ 0x40
 8006df6:	4082      	lsls	r2, r0
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	3401      	adds	r4, #1
 8006dfc:	9304      	str	r3, [sp, #16]
 8006dfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e02:	4829      	ldr	r0, [pc, #164]	@ (8006ea8 <_vfiprintf_r+0x220>)
 8006e04:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006e08:	2206      	movs	r2, #6
 8006e0a:	f7f9 f9e9 	bl	80001e0 <memchr>
 8006e0e:	2800      	cmp	r0, #0
 8006e10:	d03f      	beq.n	8006e92 <_vfiprintf_r+0x20a>
 8006e12:	4b26      	ldr	r3, [pc, #152]	@ (8006eac <_vfiprintf_r+0x224>)
 8006e14:	bb1b      	cbnz	r3, 8006e5e <_vfiprintf_r+0x1d6>
 8006e16:	9b03      	ldr	r3, [sp, #12]
 8006e18:	3307      	adds	r3, #7
 8006e1a:	f023 0307 	bic.w	r3, r3, #7
 8006e1e:	3308      	adds	r3, #8
 8006e20:	9303      	str	r3, [sp, #12]
 8006e22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e24:	443b      	add	r3, r7
 8006e26:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e28:	e76a      	b.n	8006d00 <_vfiprintf_r+0x78>
 8006e2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006e2e:	460c      	mov	r4, r1
 8006e30:	2001      	movs	r0, #1
 8006e32:	e7a8      	b.n	8006d86 <_vfiprintf_r+0xfe>
 8006e34:	2300      	movs	r3, #0
 8006e36:	3401      	adds	r4, #1
 8006e38:	9305      	str	r3, [sp, #20]
 8006e3a:	4619      	mov	r1, r3
 8006e3c:	f04f 0c0a 	mov.w	ip, #10
 8006e40:	4620      	mov	r0, r4
 8006e42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006e46:	3a30      	subs	r2, #48	@ 0x30
 8006e48:	2a09      	cmp	r2, #9
 8006e4a:	d903      	bls.n	8006e54 <_vfiprintf_r+0x1cc>
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d0c6      	beq.n	8006dde <_vfiprintf_r+0x156>
 8006e50:	9105      	str	r1, [sp, #20]
 8006e52:	e7c4      	b.n	8006dde <_vfiprintf_r+0x156>
 8006e54:	fb0c 2101 	mla	r1, ip, r1, r2
 8006e58:	4604      	mov	r4, r0
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e7f0      	b.n	8006e40 <_vfiprintf_r+0x1b8>
 8006e5e:	ab03      	add	r3, sp, #12
 8006e60:	9300      	str	r3, [sp, #0]
 8006e62:	462a      	mov	r2, r5
 8006e64:	4b12      	ldr	r3, [pc, #72]	@ (8006eb0 <_vfiprintf_r+0x228>)
 8006e66:	a904      	add	r1, sp, #16
 8006e68:	4630      	mov	r0, r6
 8006e6a:	f7fd fbd9 	bl	8004620 <_printf_float>
 8006e6e:	4607      	mov	r7, r0
 8006e70:	1c78      	adds	r0, r7, #1
 8006e72:	d1d6      	bne.n	8006e22 <_vfiprintf_r+0x19a>
 8006e74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006e76:	07d9      	lsls	r1, r3, #31
 8006e78:	d405      	bmi.n	8006e86 <_vfiprintf_r+0x1fe>
 8006e7a:	89ab      	ldrh	r3, [r5, #12]
 8006e7c:	059a      	lsls	r2, r3, #22
 8006e7e:	d402      	bmi.n	8006e86 <_vfiprintf_r+0x1fe>
 8006e80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006e82:	f7fe f929 	bl	80050d8 <__retarget_lock_release_recursive>
 8006e86:	89ab      	ldrh	r3, [r5, #12]
 8006e88:	065b      	lsls	r3, r3, #25
 8006e8a:	f53f af1f 	bmi.w	8006ccc <_vfiprintf_r+0x44>
 8006e8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e90:	e71e      	b.n	8006cd0 <_vfiprintf_r+0x48>
 8006e92:	ab03      	add	r3, sp, #12
 8006e94:	9300      	str	r3, [sp, #0]
 8006e96:	462a      	mov	r2, r5
 8006e98:	4b05      	ldr	r3, [pc, #20]	@ (8006eb0 <_vfiprintf_r+0x228>)
 8006e9a:	a904      	add	r1, sp, #16
 8006e9c:	4630      	mov	r0, r6
 8006e9e:	f7fd fe57 	bl	8004b50 <_printf_i>
 8006ea2:	e7e4      	b.n	8006e6e <_vfiprintf_r+0x1e6>
 8006ea4:	080073d8 	.word	0x080073d8
 8006ea8:	080073e2 	.word	0x080073e2
 8006eac:	08004621 	.word	0x08004621
 8006eb0:	08006c65 	.word	0x08006c65
 8006eb4:	080073de 	.word	0x080073de

08006eb8 <__swbuf_r>:
 8006eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eba:	460e      	mov	r6, r1
 8006ebc:	4614      	mov	r4, r2
 8006ebe:	4605      	mov	r5, r0
 8006ec0:	b118      	cbz	r0, 8006eca <__swbuf_r+0x12>
 8006ec2:	6a03      	ldr	r3, [r0, #32]
 8006ec4:	b90b      	cbnz	r3, 8006eca <__swbuf_r+0x12>
 8006ec6:	f7fd ffef 	bl	8004ea8 <__sinit>
 8006eca:	69a3      	ldr	r3, [r4, #24]
 8006ecc:	60a3      	str	r3, [r4, #8]
 8006ece:	89a3      	ldrh	r3, [r4, #12]
 8006ed0:	071a      	lsls	r2, r3, #28
 8006ed2:	d501      	bpl.n	8006ed8 <__swbuf_r+0x20>
 8006ed4:	6923      	ldr	r3, [r4, #16]
 8006ed6:	b943      	cbnz	r3, 8006eea <__swbuf_r+0x32>
 8006ed8:	4621      	mov	r1, r4
 8006eda:	4628      	mov	r0, r5
 8006edc:	f000 f82a 	bl	8006f34 <__swsetup_r>
 8006ee0:	b118      	cbz	r0, 8006eea <__swbuf_r+0x32>
 8006ee2:	f04f 37ff 	mov.w	r7, #4294967295
 8006ee6:	4638      	mov	r0, r7
 8006ee8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006eea:	6823      	ldr	r3, [r4, #0]
 8006eec:	6922      	ldr	r2, [r4, #16]
 8006eee:	1a98      	subs	r0, r3, r2
 8006ef0:	6963      	ldr	r3, [r4, #20]
 8006ef2:	b2f6      	uxtb	r6, r6
 8006ef4:	4283      	cmp	r3, r0
 8006ef6:	4637      	mov	r7, r6
 8006ef8:	dc05      	bgt.n	8006f06 <__swbuf_r+0x4e>
 8006efa:	4621      	mov	r1, r4
 8006efc:	4628      	mov	r0, r5
 8006efe:	f7ff fd99 	bl	8006a34 <_fflush_r>
 8006f02:	2800      	cmp	r0, #0
 8006f04:	d1ed      	bne.n	8006ee2 <__swbuf_r+0x2a>
 8006f06:	68a3      	ldr	r3, [r4, #8]
 8006f08:	3b01      	subs	r3, #1
 8006f0a:	60a3      	str	r3, [r4, #8]
 8006f0c:	6823      	ldr	r3, [r4, #0]
 8006f0e:	1c5a      	adds	r2, r3, #1
 8006f10:	6022      	str	r2, [r4, #0]
 8006f12:	701e      	strb	r6, [r3, #0]
 8006f14:	6962      	ldr	r2, [r4, #20]
 8006f16:	1c43      	adds	r3, r0, #1
 8006f18:	429a      	cmp	r2, r3
 8006f1a:	d004      	beq.n	8006f26 <__swbuf_r+0x6e>
 8006f1c:	89a3      	ldrh	r3, [r4, #12]
 8006f1e:	07db      	lsls	r3, r3, #31
 8006f20:	d5e1      	bpl.n	8006ee6 <__swbuf_r+0x2e>
 8006f22:	2e0a      	cmp	r6, #10
 8006f24:	d1df      	bne.n	8006ee6 <__swbuf_r+0x2e>
 8006f26:	4621      	mov	r1, r4
 8006f28:	4628      	mov	r0, r5
 8006f2a:	f7ff fd83 	bl	8006a34 <_fflush_r>
 8006f2e:	2800      	cmp	r0, #0
 8006f30:	d0d9      	beq.n	8006ee6 <__swbuf_r+0x2e>
 8006f32:	e7d6      	b.n	8006ee2 <__swbuf_r+0x2a>

08006f34 <__swsetup_r>:
 8006f34:	b538      	push	{r3, r4, r5, lr}
 8006f36:	4b29      	ldr	r3, [pc, #164]	@ (8006fdc <__swsetup_r+0xa8>)
 8006f38:	4605      	mov	r5, r0
 8006f3a:	6818      	ldr	r0, [r3, #0]
 8006f3c:	460c      	mov	r4, r1
 8006f3e:	b118      	cbz	r0, 8006f48 <__swsetup_r+0x14>
 8006f40:	6a03      	ldr	r3, [r0, #32]
 8006f42:	b90b      	cbnz	r3, 8006f48 <__swsetup_r+0x14>
 8006f44:	f7fd ffb0 	bl	8004ea8 <__sinit>
 8006f48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f4c:	0719      	lsls	r1, r3, #28
 8006f4e:	d422      	bmi.n	8006f96 <__swsetup_r+0x62>
 8006f50:	06da      	lsls	r2, r3, #27
 8006f52:	d407      	bmi.n	8006f64 <__swsetup_r+0x30>
 8006f54:	2209      	movs	r2, #9
 8006f56:	602a      	str	r2, [r5, #0]
 8006f58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f5c:	81a3      	strh	r3, [r4, #12]
 8006f5e:	f04f 30ff 	mov.w	r0, #4294967295
 8006f62:	e033      	b.n	8006fcc <__swsetup_r+0x98>
 8006f64:	0758      	lsls	r0, r3, #29
 8006f66:	d512      	bpl.n	8006f8e <__swsetup_r+0x5a>
 8006f68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f6a:	b141      	cbz	r1, 8006f7e <__swsetup_r+0x4a>
 8006f6c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006f70:	4299      	cmp	r1, r3
 8006f72:	d002      	beq.n	8006f7a <__swsetup_r+0x46>
 8006f74:	4628      	mov	r0, r5
 8006f76:	f7fe feff 	bl	8005d78 <_free_r>
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	6363      	str	r3, [r4, #52]	@ 0x34
 8006f7e:	89a3      	ldrh	r3, [r4, #12]
 8006f80:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006f84:	81a3      	strh	r3, [r4, #12]
 8006f86:	2300      	movs	r3, #0
 8006f88:	6063      	str	r3, [r4, #4]
 8006f8a:	6923      	ldr	r3, [r4, #16]
 8006f8c:	6023      	str	r3, [r4, #0]
 8006f8e:	89a3      	ldrh	r3, [r4, #12]
 8006f90:	f043 0308 	orr.w	r3, r3, #8
 8006f94:	81a3      	strh	r3, [r4, #12]
 8006f96:	6923      	ldr	r3, [r4, #16]
 8006f98:	b94b      	cbnz	r3, 8006fae <__swsetup_r+0x7a>
 8006f9a:	89a3      	ldrh	r3, [r4, #12]
 8006f9c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006fa0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006fa4:	d003      	beq.n	8006fae <__swsetup_r+0x7a>
 8006fa6:	4621      	mov	r1, r4
 8006fa8:	4628      	mov	r0, r5
 8006faa:	f000 f883 	bl	80070b4 <__smakebuf_r>
 8006fae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fb2:	f013 0201 	ands.w	r2, r3, #1
 8006fb6:	d00a      	beq.n	8006fce <__swsetup_r+0x9a>
 8006fb8:	2200      	movs	r2, #0
 8006fba:	60a2      	str	r2, [r4, #8]
 8006fbc:	6962      	ldr	r2, [r4, #20]
 8006fbe:	4252      	negs	r2, r2
 8006fc0:	61a2      	str	r2, [r4, #24]
 8006fc2:	6922      	ldr	r2, [r4, #16]
 8006fc4:	b942      	cbnz	r2, 8006fd8 <__swsetup_r+0xa4>
 8006fc6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006fca:	d1c5      	bne.n	8006f58 <__swsetup_r+0x24>
 8006fcc:	bd38      	pop	{r3, r4, r5, pc}
 8006fce:	0799      	lsls	r1, r3, #30
 8006fd0:	bf58      	it	pl
 8006fd2:	6962      	ldrpl	r2, [r4, #20]
 8006fd4:	60a2      	str	r2, [r4, #8]
 8006fd6:	e7f4      	b.n	8006fc2 <__swsetup_r+0x8e>
 8006fd8:	2000      	movs	r0, #0
 8006fda:	e7f7      	b.n	8006fcc <__swsetup_r+0x98>
 8006fdc:	20000034 	.word	0x20000034

08006fe0 <_raise_r>:
 8006fe0:	291f      	cmp	r1, #31
 8006fe2:	b538      	push	{r3, r4, r5, lr}
 8006fe4:	4605      	mov	r5, r0
 8006fe6:	460c      	mov	r4, r1
 8006fe8:	d904      	bls.n	8006ff4 <_raise_r+0x14>
 8006fea:	2316      	movs	r3, #22
 8006fec:	6003      	str	r3, [r0, #0]
 8006fee:	f04f 30ff 	mov.w	r0, #4294967295
 8006ff2:	bd38      	pop	{r3, r4, r5, pc}
 8006ff4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006ff6:	b112      	cbz	r2, 8006ffe <_raise_r+0x1e>
 8006ff8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006ffc:	b94b      	cbnz	r3, 8007012 <_raise_r+0x32>
 8006ffe:	4628      	mov	r0, r5
 8007000:	f000 f830 	bl	8007064 <_getpid_r>
 8007004:	4622      	mov	r2, r4
 8007006:	4601      	mov	r1, r0
 8007008:	4628      	mov	r0, r5
 800700a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800700e:	f000 b817 	b.w	8007040 <_kill_r>
 8007012:	2b01      	cmp	r3, #1
 8007014:	d00a      	beq.n	800702c <_raise_r+0x4c>
 8007016:	1c59      	adds	r1, r3, #1
 8007018:	d103      	bne.n	8007022 <_raise_r+0x42>
 800701a:	2316      	movs	r3, #22
 800701c:	6003      	str	r3, [r0, #0]
 800701e:	2001      	movs	r0, #1
 8007020:	e7e7      	b.n	8006ff2 <_raise_r+0x12>
 8007022:	2100      	movs	r1, #0
 8007024:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007028:	4620      	mov	r0, r4
 800702a:	4798      	blx	r3
 800702c:	2000      	movs	r0, #0
 800702e:	e7e0      	b.n	8006ff2 <_raise_r+0x12>

08007030 <raise>:
 8007030:	4b02      	ldr	r3, [pc, #8]	@ (800703c <raise+0xc>)
 8007032:	4601      	mov	r1, r0
 8007034:	6818      	ldr	r0, [r3, #0]
 8007036:	f7ff bfd3 	b.w	8006fe0 <_raise_r>
 800703a:	bf00      	nop
 800703c:	20000034 	.word	0x20000034

08007040 <_kill_r>:
 8007040:	b538      	push	{r3, r4, r5, lr}
 8007042:	4d07      	ldr	r5, [pc, #28]	@ (8007060 <_kill_r+0x20>)
 8007044:	2300      	movs	r3, #0
 8007046:	4604      	mov	r4, r0
 8007048:	4608      	mov	r0, r1
 800704a:	4611      	mov	r1, r2
 800704c:	602b      	str	r3, [r5, #0]
 800704e:	f7fa fb3c 	bl	80016ca <_kill>
 8007052:	1c43      	adds	r3, r0, #1
 8007054:	d102      	bne.n	800705c <_kill_r+0x1c>
 8007056:	682b      	ldr	r3, [r5, #0]
 8007058:	b103      	cbz	r3, 800705c <_kill_r+0x1c>
 800705a:	6023      	str	r3, [r4, #0]
 800705c:	bd38      	pop	{r3, r4, r5, pc}
 800705e:	bf00      	nop
 8007060:	20000428 	.word	0x20000428

08007064 <_getpid_r>:
 8007064:	f7fa bb29 	b.w	80016ba <_getpid>

08007068 <__swhatbuf_r>:
 8007068:	b570      	push	{r4, r5, r6, lr}
 800706a:	460c      	mov	r4, r1
 800706c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007070:	2900      	cmp	r1, #0
 8007072:	b096      	sub	sp, #88	@ 0x58
 8007074:	4615      	mov	r5, r2
 8007076:	461e      	mov	r6, r3
 8007078:	da0d      	bge.n	8007096 <__swhatbuf_r+0x2e>
 800707a:	89a3      	ldrh	r3, [r4, #12]
 800707c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007080:	f04f 0100 	mov.w	r1, #0
 8007084:	bf14      	ite	ne
 8007086:	2340      	movne	r3, #64	@ 0x40
 8007088:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800708c:	2000      	movs	r0, #0
 800708e:	6031      	str	r1, [r6, #0]
 8007090:	602b      	str	r3, [r5, #0]
 8007092:	b016      	add	sp, #88	@ 0x58
 8007094:	bd70      	pop	{r4, r5, r6, pc}
 8007096:	466a      	mov	r2, sp
 8007098:	f000 f848 	bl	800712c <_fstat_r>
 800709c:	2800      	cmp	r0, #0
 800709e:	dbec      	blt.n	800707a <__swhatbuf_r+0x12>
 80070a0:	9901      	ldr	r1, [sp, #4]
 80070a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80070a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80070aa:	4259      	negs	r1, r3
 80070ac:	4159      	adcs	r1, r3
 80070ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80070b2:	e7eb      	b.n	800708c <__swhatbuf_r+0x24>

080070b4 <__smakebuf_r>:
 80070b4:	898b      	ldrh	r3, [r1, #12]
 80070b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80070b8:	079d      	lsls	r5, r3, #30
 80070ba:	4606      	mov	r6, r0
 80070bc:	460c      	mov	r4, r1
 80070be:	d507      	bpl.n	80070d0 <__smakebuf_r+0x1c>
 80070c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80070c4:	6023      	str	r3, [r4, #0]
 80070c6:	6123      	str	r3, [r4, #16]
 80070c8:	2301      	movs	r3, #1
 80070ca:	6163      	str	r3, [r4, #20]
 80070cc:	b003      	add	sp, #12
 80070ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070d0:	ab01      	add	r3, sp, #4
 80070d2:	466a      	mov	r2, sp
 80070d4:	f7ff ffc8 	bl	8007068 <__swhatbuf_r>
 80070d8:	9f00      	ldr	r7, [sp, #0]
 80070da:	4605      	mov	r5, r0
 80070dc:	4639      	mov	r1, r7
 80070de:	4630      	mov	r0, r6
 80070e0:	f7fe febe 	bl	8005e60 <_malloc_r>
 80070e4:	b948      	cbnz	r0, 80070fa <__smakebuf_r+0x46>
 80070e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070ea:	059a      	lsls	r2, r3, #22
 80070ec:	d4ee      	bmi.n	80070cc <__smakebuf_r+0x18>
 80070ee:	f023 0303 	bic.w	r3, r3, #3
 80070f2:	f043 0302 	orr.w	r3, r3, #2
 80070f6:	81a3      	strh	r3, [r4, #12]
 80070f8:	e7e2      	b.n	80070c0 <__smakebuf_r+0xc>
 80070fa:	89a3      	ldrh	r3, [r4, #12]
 80070fc:	6020      	str	r0, [r4, #0]
 80070fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007102:	81a3      	strh	r3, [r4, #12]
 8007104:	9b01      	ldr	r3, [sp, #4]
 8007106:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800710a:	b15b      	cbz	r3, 8007124 <__smakebuf_r+0x70>
 800710c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007110:	4630      	mov	r0, r6
 8007112:	f000 f81d 	bl	8007150 <_isatty_r>
 8007116:	b128      	cbz	r0, 8007124 <__smakebuf_r+0x70>
 8007118:	89a3      	ldrh	r3, [r4, #12]
 800711a:	f023 0303 	bic.w	r3, r3, #3
 800711e:	f043 0301 	orr.w	r3, r3, #1
 8007122:	81a3      	strh	r3, [r4, #12]
 8007124:	89a3      	ldrh	r3, [r4, #12]
 8007126:	431d      	orrs	r5, r3
 8007128:	81a5      	strh	r5, [r4, #12]
 800712a:	e7cf      	b.n	80070cc <__smakebuf_r+0x18>

0800712c <_fstat_r>:
 800712c:	b538      	push	{r3, r4, r5, lr}
 800712e:	4d07      	ldr	r5, [pc, #28]	@ (800714c <_fstat_r+0x20>)
 8007130:	2300      	movs	r3, #0
 8007132:	4604      	mov	r4, r0
 8007134:	4608      	mov	r0, r1
 8007136:	4611      	mov	r1, r2
 8007138:	602b      	str	r3, [r5, #0]
 800713a:	f7fa fb26 	bl	800178a <_fstat>
 800713e:	1c43      	adds	r3, r0, #1
 8007140:	d102      	bne.n	8007148 <_fstat_r+0x1c>
 8007142:	682b      	ldr	r3, [r5, #0]
 8007144:	b103      	cbz	r3, 8007148 <_fstat_r+0x1c>
 8007146:	6023      	str	r3, [r4, #0]
 8007148:	bd38      	pop	{r3, r4, r5, pc}
 800714a:	bf00      	nop
 800714c:	20000428 	.word	0x20000428

08007150 <_isatty_r>:
 8007150:	b538      	push	{r3, r4, r5, lr}
 8007152:	4d06      	ldr	r5, [pc, #24]	@ (800716c <_isatty_r+0x1c>)
 8007154:	2300      	movs	r3, #0
 8007156:	4604      	mov	r4, r0
 8007158:	4608      	mov	r0, r1
 800715a:	602b      	str	r3, [r5, #0]
 800715c:	f7fa fb25 	bl	80017aa <_isatty>
 8007160:	1c43      	adds	r3, r0, #1
 8007162:	d102      	bne.n	800716a <_isatty_r+0x1a>
 8007164:	682b      	ldr	r3, [r5, #0]
 8007166:	b103      	cbz	r3, 800716a <_isatty_r+0x1a>
 8007168:	6023      	str	r3, [r4, #0]
 800716a:	bd38      	pop	{r3, r4, r5, pc}
 800716c:	20000428 	.word	0x20000428

08007170 <_init>:
 8007170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007172:	bf00      	nop
 8007174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007176:	bc08      	pop	{r3}
 8007178:	469e      	mov	lr, r3
 800717a:	4770      	bx	lr

0800717c <_fini>:
 800717c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800717e:	bf00      	nop
 8007180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007182:	bc08      	pop	{r3}
 8007184:	469e      	mov	lr, r3
 8007186:	4770      	bx	lr
