{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507145652420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507145652423 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2016  Intel Corporation. All rights reserved. " "Copyright (C) 2016  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507145652423 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507145652423 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507145652423 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507145652423 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507145652423 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507145652423 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507145652423 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507145652423 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel MegaCore Function License Agreement, or other  " "the Intel MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507145652423 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507145652423 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507145652423 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Intel and sold by Intel or its  " "devices manufactured by Intel and sold by Intel or its " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507145652423 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507145652423 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507145652423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 04 20:34:12 2017 " "Processing started: Wed Oct 04 20:34:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507145652423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507145652423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map sqrt --source=sqrt.vhd --ini=greybox_disable_cut_checks=on --family=\"Cyclone IV E\" " "Command: quartus_map sqrt --source=sqrt.vhd --ini=greybox_disable_cut_checks=on --family=\"Cyclone IV E\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507145652424 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507145652593 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507145652593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt-SYN " "Found design unit 1: sqrt-SYN" {  } { { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507145659829 ""} { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507145659829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507145659829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sqrt " "Elaborating entity \"sqrt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507145659843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"altsqrt:ALTSQRT_component\"" {  } { { "sqrt.vhd" "ALTSQRT_component" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145659887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145659944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsqrt:ALTSQRT_component " "Instantiated megafunction \"altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507145659945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 17 " "Parameter \"q_port_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507145659945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 18 " "Parameter \"r_port_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507145659945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 33 " "Parameter \"width\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507145659945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type ALTSQRT " "Parameter \"lpm_type\" = \"ALTSQRT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507145659945 ""}  } { { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507145659945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\]\"" {  } { { "altsqrt.tdf" "subtractors\[16\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660014 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0rc " "Found entity 1: add_sub_0rc" {  } { { "db/add_sub_0rc.tdf" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/db/add_sub_0rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507145660153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507145660153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0rc altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\]\|add_sub_0rc:auto_generated " "Elaborating entity \"add_sub_0rc\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\]\|add_sub_0rc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\"" {  } { { "altsqrt.tdf" "subtractors\[15\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660194 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vqc " "Found entity 1: add_sub_vqc" {  } { { "db/add_sub_vqc.tdf" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/db/add_sub_vqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507145660272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507145660272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vqc altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_vqc:auto_generated " "Elaborating entity \"add_sub_vqc\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_vqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\"" {  } { { "altsqrt.tdf" "subtractors\[14\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660278 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uqc " "Found entity 1: add_sub_uqc" {  } { { "db/add_sub_uqc.tdf" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/db/add_sub_uqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507145660316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507145660316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uqc altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_uqc:auto_generated " "Elaborating entity \"add_sub_uqc\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_uqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\"" {  } { { "altsqrt.tdf" "subtractors\[13\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660322 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tqc " "Found entity 1: add_sub_tqc" {  } { { "db/add_sub_tqc.tdf" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/db/add_sub_tqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507145660360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507145660360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tqc altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_tqc:auto_generated " "Elaborating entity \"add_sub_tqc\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_tqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\"" {  } { { "altsqrt.tdf" "subtractors\[12\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660366 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sqc " "Found entity 1: add_sub_sqc" {  } { { "db/add_sub_sqc.tdf" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/db/add_sub_sqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507145660400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507145660400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_sqc altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_sqc:auto_generated " "Elaborating entity \"add_sub_sqc\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_sqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\"" {  } { { "altsqrt.tdf" "subtractors\[11\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660406 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rqc " "Found entity 1: add_sub_rqc" {  } { { "db/add_sub_rqc.tdf" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/db/add_sub_rqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507145660440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507145660440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rqc altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_rqc:auto_generated " "Elaborating entity \"add_sub_rqc\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_rqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660445 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qqc " "Found entity 1: add_sub_qqc" {  } { { "db/add_sub_qqc.tdf" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/db/add_sub_qqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507145660477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507145660477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qqc altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_qqc:auto_generated " "Elaborating entity \"add_sub_qqc\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_qqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660483 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pqc " "Found entity 1: add_sub_pqc" {  } { { "db/add_sub_pqc.tdf" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/db/add_sub_pqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507145660516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507145660516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pqc altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated " "Elaborating entity \"add_sub_pqc\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660521 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oqc " "Found entity 1: add_sub_oqc" {  } { { "db/add_sub_oqc.tdf" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/db/add_sub_oqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507145660555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507145660555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oqc altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated " "Elaborating entity \"add_sub_oqc\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660560 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nqc " "Found entity 1: add_sub_nqc" {  } { { "db/add_sub_nqc.tdf" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/db/add_sub_nqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507145660594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507145660594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nqc altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated " "Elaborating entity \"add_sub_nqc\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660599 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fpc " "Found entity 1: add_sub_fpc" {  } { { "db/add_sub_fpc.tdf" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/db/add_sub_fpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507145660632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507145660632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fpc altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated " "Elaborating entity \"add_sub_fpc\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_epc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_epc " "Found entity 1: add_sub_epc" {  } { { "db/add_sub_epc.tdf" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/db/add_sub_epc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507145660671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507145660671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_epc altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated " "Elaborating entity \"add_sub_epc\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660676 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dpc " "Found entity 1: add_sub_dpc" {  } { { "db/add_sub_dpc.tdf" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/db/add_sub_dpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507145660710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507145660710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dpc altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated " "Elaborating entity \"add_sub_dpc\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660717 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cpc " "Found entity 1: add_sub_cpc" {  } { { "db/add_sub_cpc.tdf" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/db/add_sub_cpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507145660752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507145660752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cpc altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated " "Elaborating entity \"add_sub_cpc\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660757 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bpc " "Found entity 1: add_sub_bpc" {  } { { "db/add_sub_bpc.tdf" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/db/add_sub_bpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507145660790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507145660790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bpc altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated " "Elaborating entity \"add_sub_bpc\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660795 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_apc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_apc " "Found entity 1: add_sub_apc" {  } { { "db/add_sub_apc.tdf" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/db/add_sub_apc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507145660829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507145660829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_apc altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated " "Elaborating entity \"add_sub_apc\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660833 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507145660866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507145660866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated " "Elaborating entity \"add_sub_8pc\" for hierarchy \"altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660889 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:a_delay altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[16\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[16\]\"" {  } { { "altsqrt.tdf" "b_dffe\[16\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660893 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[16\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[16\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\"" {  } { { "altsqrt.tdf" "b_dffe\[15\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660897 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\"" {  } { { "altsqrt.tdf" "b_dffe\[14\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660901 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\"" {  } { { "altsqrt.tdf" "b_dffe\[13\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660905 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\"" {  } { { "altsqrt.tdf" "b_dffe\[12\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660921 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\"" {  } { { "altsqrt.tdf" "b_dffe\[11\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660924 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660928 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660931 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660935 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660938 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660942 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660945 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660949 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660953 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660956 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660959 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660963 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[16\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[16\]\"" {  } { { "altsqrt.tdf" "r_dffe\[16\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660967 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[16\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[16\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\"" {  } { { "altsqrt.tdf" "r_dffe\[15\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660970 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\"" {  } { { "altsqrt.tdf" "r_dffe\[14\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660974 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\"" {  } { { "altsqrt.tdf" "r_dffe\[13\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660978 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\"" {  } { { "altsqrt.tdf" "r_dffe\[12\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660981 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\"" {  } { { "altsqrt.tdf" "r_dffe\[11\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660985 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660988 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660992 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660995 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145660999 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145661002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145661002 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145661005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145661006 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145661009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145661009 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145661012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145661013 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145661016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145661016 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145661019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145661020 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145661023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145661023 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.vhd" "" { Text "D:/FPGA/DE2_sound/DE2_Audio_FFT/MATH/greybox_tmp/sqrt.vhd" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145661026 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "17 " "Ignored 17 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "17 " "Ignored 17 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1507145661285 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1507145661285 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1507145661766 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507145662217 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507145662217 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "430 " "Implemented 430 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507145662246 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507145662246 ""} { "Info" "ICUT_CUT_TM_LCELLS" "362 " "Implemented 362 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1507145662246 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507145662246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "671 " "Peak virtual memory: 671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507145662258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 04 20:34:22 2017 " "Processing ended: Wed Oct 04 20:34:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507145662258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507145662258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507145662258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507145662258 ""}
