

================================================================
== Vivado HLS Report for 'mvprod_layer_2'
================================================================
* Date:           Sat Oct 26 22:26:21 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mlp
* Solution:       area_optimized
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     3.040|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |  267|  268|  260|  260| loop rewind(delay=4 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- outer_inner  |  267|  267|         9|          1|          1|   260|    yes   |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 11 [1/1] (0.87ns)   --->   "br label %.reset"   --->   Operation 11 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 2.61>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_7 = phi i1 [ false, %0 ], [ %tmp_s, %._crit_edge47 ], [ false, %2 ]" [../src/mlp.cpp:100]   --->   Operation 12 'phi' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%n4 = phi i5 [ 0, %0 ], [ %n, %._crit_edge47 ], [ 0, %2 ]"   --->   Operation 13 'phi' 'n4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%m2 = phi i4 [ 0, %0 ], [ %m_mid2, %._crit_edge47 ], [ 0, %2 ]" [../src/mlp.cpp:100]   --->   Operation 14 'phi' 'm2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i9 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge47 ], [ 0, %2 ]"   --->   Operation 15 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.01ns)   --->   "%m = add i4 %m2, 1" [../src/mlp.cpp:98]   --->   Operation 16 'add' 'm' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.62ns)   --->   "%n_mid2 = select i1 %tmp_7, i5 0, i5 %n4" [../src/mlp.cpp:100]   --->   Operation 17 'select' 'n_mid2' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.51ns)   --->   "%m_mid2 = select i1 %tmp_7, i4 %m, i4 %m2" [../src/mlp.cpp:100]   --->   Operation 18 'select' 'm_mid2' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i4 %m_mid2 to i9" [../src/mlp.cpp:105]   --->   Operation 19 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [3/3] (1.02ns)   --->   "%tmp = mul i9 %tmp_3_cast, 26" [../src/mlp.cpp:105]   --->   Operation 20 'mul' 'tmp' <Predicate = true> <Delay = 1.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 21 [1/1] (1.35ns)   --->   "%indvar_flatten_next = add i9 %indvar_flatten1, 1"   --->   Operation 21 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.10ns)   --->   "%n = add i5 %n_mid2, 1" [../src/mlp.cpp:100]   --->   Operation 22 'add' 'n' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.88ns)   --->   "%tmp_s = icmp eq i5 %n, -6" [../src/mlp.cpp:100]   --->   Operation 23 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.98ns)   --->   "%exitcond_flatten = icmp eq i9 %indvar_flatten1, -253"   --->   Operation 24 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br label %.reset" [../src/mlp.cpp:112]   --->   Operation 25 'br' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.02>
ST_3 : Operation 26 [2/3] (1.02ns)   --->   "%tmp = mul i9 %tmp_3_cast, 26" [../src/mlp.cpp:105]   --->   Operation 26 'mul' 'tmp' <Predicate = true> <Delay = 1.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i5 %n_mid2 to i9" [../src/mlp.cpp:105]   --->   Operation 27 'zext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/3] (0.00ns)   --->   "%tmp = mul i9 %tmp_3_cast, 26" [../src/mlp.cpp:105]   --->   Operation 28 'mul' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 29 [1/1] (2.70ns)   --->   "%tmp_8 = add i9 %tmp_2_cast, %tmp" [../src/mlp.cpp:105]   --->   Operation 29 'add' 'tmp_8' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 30 [1/1] (0.88ns)   --->   "%tmp_1 = icmp eq i5 %n_mid2, 0" [../src/mlp.cpp:102]   --->   Operation 30 'icmp' 'tmp_1' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = zext i5 %n_mid2 to i64" [../src/mlp.cpp:105]   --->   Operation 31 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i9 %tmp_8 to i64" [../src/mlp.cpp:105]   --->   Operation 32 'zext' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%matrix_V_addr = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_11_cast" [../src/mlp.cpp:105]   --->   Operation 33 'getelementptr' 'matrix_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [26 x i18]* %input_V, i64 0, i64 %tmp_2" [../src/mlp.cpp:105]   --->   Operation 34 'getelementptr' 'input_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [2/2] (1.14ns)   --->   "%input_V_load = load i18* %input_V_addr, align 4" [../src/mlp.cpp:105]   --->   Operation 35 'load' 'input_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_5 : Operation 36 [2/2] (2.26ns)   --->   "%matrix_V_load = load i18* %matrix_V_addr, align 4" [../src/mlp.cpp:105]   --->   Operation 36 'load' 'matrix_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_5 : Operation 37 [1/1] (0.88ns)   --->   "%tmp_6 = icmp eq i5 %n_mid2, -7" [../src/mlp.cpp:107]   --->   Operation 37 'icmp' 'tmp_6' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %1, label %._crit_edge47" [../src/mlp.cpp:107]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.26>
ST_6 : Operation 39 [1/2] (1.14ns)   --->   "%input_V_load = load i18* %input_V_addr, align 4" [../src/mlp.cpp:105]   --->   Operation 39 'load' 'input_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_6 : Operation 40 [1/2] (2.26ns)   --->   "%matrix_V_load = load i18* %matrix_V_addr, align 4" [../src/mlp.cpp:105]   --->   Operation 40 'load' 'matrix_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 3.04>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%OP1_V = sext i18 %input_V_load to i36" [../src/mlp.cpp:105]   --->   Operation 41 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%OP2_V = sext i18 %matrix_V_load to i36" [../src/mlp.cpp:105]   --->   Operation 42 'sext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [3/3] (3.04ns)   --->   "%p_Val2_s = mul nsw i36 %OP2_V, %OP1_V" [../src/mlp.cpp:105]   --->   Operation 43 'mul' 'p_Val2_s' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.04>
ST_8 : Operation 44 [2/3] (3.04ns)   --->   "%p_Val2_s = mul nsw i36 %OP2_V, %OP1_V" [../src/mlp.cpp:105]   --->   Operation 44 'mul' 'p_Val2_s' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 45 [1/3] (0.00ns)   --->   "%p_Val2_s = mul nsw i36 %OP2_V, %OP1_V" [../src/mlp.cpp:105]   --->   Operation 45 'mul' 'p_Val2_s' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.71>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%acc_s = phi i18 [ 0, %0 ], [ %acc_V, %._crit_edge47 ], [ 0, %2 ]"   --->   Operation 46 'phi' 'acc_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @outer_inner_str)"   --->   Operation 47 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [../src/mlp.cpp:101]   --->   Operation 48 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4)" [../src/mlp.cpp:101]   --->   Operation 49 'specregionbegin' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../src/mlp.cpp:102]   --->   Operation 50 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_3 = zext i4 %m_mid2 to i64" [../src/mlp.cpp:105]   --->   Operation 51 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_10 = select i1 %tmp_1, i18 0, i18 %acc_s" [../src/mlp.cpp:102]   --->   Operation 52 'select' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_4 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_10, i17 0)" [../src/mlp.cpp:105]   --->   Operation 53 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_29_cast = zext i35 %tmp_4 to i37" [../src/mlp.cpp:105]   --->   Operation 54 'zext' 'tmp_29_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_5 = zext i36 %p_Val2_s to i37" [../src/mlp.cpp:105]   --->   Operation 55 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (1.56ns) (out node of the LUT)   --->   "%p_Val2_5 = add nsw i37 %tmp_5, %tmp_29_cast" [../src/mlp.cpp:105]   --->   Operation 56 'add' 'p_Val2_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%acc_V = call i18 @_ssdm_op_PartSelect.i18.i37.i32.i32(i37 %p_Val2_5, i32 17, i32 34)" [../src/mlp.cpp:105]   --->   Operation 57 'partselect' 'acc_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 260, i64 260, i64 260)"   --->   Operation 58 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%result_V_addr = getelementptr [10 x i18]* %result_V, i64 0, i64 %tmp_3" [../src/mlp.cpp:108]   --->   Operation 59 'getelementptr' 'result_V_addr' <Predicate = (tmp_6)> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (1.14ns)   --->   "store i18 %acc_V, i18* %result_V_addr, align 4" [../src/mlp.cpp:108]   --->   Operation 60 'store' <Predicate = (tmp_6)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "br label %._crit_edge47" [../src/mlp.cpp:108]   --->   Operation 61 'br' <Predicate = (tmp_6)> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_9)" [../src/mlp.cpp:109]   --->   Operation 62 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [../src/mlp.cpp:112]   --->   Operation 64 'return' <Predicate = (exitcond_flatten)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 0.872ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp_7', ../src/mlp.cpp:100) with incoming values : ('tmp_s', ../src/mlp.cpp:100) [6]  (0.872 ns)

 <State 2>: 2.62ns
The critical path consists of the following:
	'phi' operation ('tmp_7', ../src/mlp.cpp:100) with incoming values : ('tmp_s', ../src/mlp.cpp:100) [6]  (0 ns)
	'select' operation ('n_mid2', ../src/mlp.cpp:100) [13]  (0.625 ns)
	'add' operation ('n', ../src/mlp.cpp:100) [49]  (1.1 ns)
	'icmp' operation ('tmp_s', ../src/mlp.cpp:100) [50]  (0.887 ns)

 <State 3>: 1.02ns
The critical path consists of the following:
	'mul' operation ('tmp', ../src/mlp.cpp:105) [23]  (1.02 ns)

 <State 4>: 2.7ns
The critical path consists of the following:
	'add' operation ('tmp_8', ../src/mlp.cpp:105) [24]  (2.7 ns)

 <State 5>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_V_addr', ../src/mlp.cpp:105) [26]  (0 ns)
	'load' operation ('matrix_V_load', ../src/mlp.cpp:105) on array 'matrix_V' [30]  (2.27 ns)

 <State 6>: 2.27ns
The critical path consists of the following:
	'load' operation ('matrix_V_load', ../src/mlp.cpp:105) on array 'matrix_V' [30]  (2.27 ns)

 <State 7>: 3.04ns
The critical path consists of the following:
	'mul' operation ('__Val2__', ../src/mlp.cpp:105) [32]  (3.04 ns)

 <State 8>: 3.04ns
The critical path consists of the following:
	'mul' operation ('__Val2__', ../src/mlp.cpp:105) [32]  (3.04 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 2.71ns
The critical path consists of the following:
	'phi' operation ('acc.V') with incoming values : ('acc.V', ../src/mlp.cpp:105) [8]  (0 ns)
	'select' operation ('tmp_10', ../src/mlp.cpp:102) [33]  (0 ns)
	'add' operation ('__Val2__', ../src/mlp.cpp:105) [37]  (1.56 ns)
	'store' operation (../src/mlp.cpp:108) of variable 'acc.V', ../src/mlp.cpp:105 on array 'result_V' [45]  (1.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
