Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: MAIN.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MAIN.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MAIN"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : MAIN
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/mnt/work/amiga/Service/Replacement Boards/AmigaPCI/Logic/U903-IDE-CONTROLLER/IDE-CONTROLLER.vhd" in Library work.
Architecture behavioral of Entity ide_controller is up to date.
Compiling vhdl file "/mnt/work/amiga/Service/Replacement Boards/AmigaPCI/Logic/U903-IDE-CONTROLLER/ByteEnable.vhd" in Library work.
Architecture behavioral of Entity byteenable is up to date.
Compiling vhdl file "/mnt/work/amiga/Service/Replacement Boards/AmigaPCI/Logic/U903-IDE-CONTROLLER/AgnusClock.vhd" in Library work.
Architecture behavioral of Entity agnusclock is up to date.
Compiling vhdl file "/mnt/work/amiga/Service/Replacement Boards/AmigaPCI/Logic/U903-IDE-CONTROLLER/MAIN.vhd" in Library work.
Entity <main> compiled.
Entity <main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MAIN> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IDE_CONTROLLER> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ByteEnable> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <AgnusClock> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MAIN> in library <work> (Architecture <behavioral>).
Entity <MAIN> analyzed. Unit <MAIN> generated.

Analyzing Entity <IDE_CONTROLLER> in library <work> (Architecture <Behavioral>).
Entity <IDE_CONTROLLER> analyzed. Unit <IDE_CONTROLLER> generated.

Analyzing Entity <ByteEnable> in library <work> (Architecture <Behavioral>).
Entity <ByteEnable> analyzed. Unit <ByteEnable> generated.

Analyzing Entity <AgnusClock> in library <work> (Architecture <Behavioral>).
Entity <AgnusClock> analyzed. Unit <AgnusClock> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <IDE_CONTROLLER>.
    Related source file is "/mnt/work/amiga/Service/Replacement Boards/AmigaPCI/Logic/U903-IDE-CONTROLLER/IDE-CONTROLLER.vhd".
WARNING:Xst:647 - Input <IORDY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <CURRENT_STATE>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | BCLK                      (falling_edge)       |
    | Reset              | nRESET                    (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <nTBI>.
    Found 1-bit tristate buffer for signal <nTA>.
    Found 5-bit register for signal <COUNTER>.
    Found 5-bit adder for signal <COUNTER$share0000> created at line 211.
    Found 5-bit comparator greatequal for signal <CURRENT_STATE$cmp_ge0000> created at line 254.
    Found 1-bit register for signal <CYCLE16>.
    Found 1-bit register for signal <ENDCYCLE>.
    Found 1-bit register for signal <IDECYCLE>.
    Found 1-bit register for signal <READWRITECYCLE>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Tristate(s).
Unit <IDE_CONTROLLER> synthesized.


Synthesizing Unit <ByteEnable>.
    Related source file is "/mnt/work/amiga/Service/Replacement Boards/AmigaPCI/Logic/U903-IDE-CONTROLLER/ByteEnable.vhd".
    Found 1-bit register for signal <nLDS>.
    Found 1-bit register for signal <nUMBE>.
    Found 1-bit register for signal <nUUBE>.
    Found 1-bit register for signal <nUDS>.
    Found 1-bit register for signal <nLLBE>.
    Found 1-bit register for signal <nLMBE>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <ByteEnable> synthesized.


Synthesizing Unit <AgnusClock>.
    Related source file is "/mnt/work/amiga/Service/Replacement Boards/AmigaPCI/Logic/U903-IDE-CONTROLLER/AgnusClock.vhd".
Unit <AgnusClock> synthesized.


Synthesizing Unit <MAIN>.
    Related source file is "/mnt/work/amiga/Service/Replacement Boards/AmigaPCI/Logic/U903-IDE-CONTROLLER/MAIN.vhd".
Unit <MAIN> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Registers                                            : 11
 1-bit register                                        : 10
 5-bit register                                        : 1
# Comparators                                          : 1
 5-bit comparator greatequal                           : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <IDE_CONTROLLER/CURRENT_STATE/FSM> on signal <CURRENT_STATE[1:2]> with johnson encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 dio      | 01
 cycleack | 11
 cycleend | 10
----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit IDE_CONTROLLER is merged (output interface has tristates)

Optimizing unit <MAIN> ...
  implementation constraint: INIT=r	 : IDE_CONTROLLER/COUNTER_0
  implementation constraint: INIT=r	 : IDE_CONTROLLER/COUNTER_1
  implementation constraint: INIT=r	 : IDE_CONTROLLER/COUNTER_2
  implementation constraint: INIT=r	 : IDE_CONTROLLER/COUNTER_3
  implementation constraint: INIT=r	 : IDE_CONTROLLER/COUNTER_4
  implementation constraint: INIT=r	 : IDE_CONTROLLER/CURRENT_STATE_FSM_FFd1
  implementation constraint: INIT=r	 : IDE_CONTROLLER/CURRENT_STATE_FSM_FFd2

Optimizing unit <AgnusClock> ...

Optimizing unit <ByteEnable> ...

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MAIN.ngr
Top Level Output File Name         : MAIN
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 38

Cell Usage :
# BELS                             : 366
#      AND2                        : 86
#      AND3                        : 40
#      AND4                        : 3
#      AND5                        : 3
#      AND6                        : 1
#      AND8                        : 1
#      INV                         : 182
#      OR2                         : 27
#      OR3                         : 18
#      XOR2                        : 5
# FlipFlops/Latches                : 17
#      FDC                         : 10
#      FDCE                        : 1
#      FDP                         : 6
# IO Buffers                       : 37
#      IBUF                        : 18
#      OBUF                        : 17
#      OBUFE                       : 2
=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.33 secs
 
--> 


Total memory usage is 503424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

