

================================================================
== Vitis HLS Report for 'compute_check_to_value'
================================================================
* Date:           Fri Aug  1 20:00:21 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        compute_check_to_value
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7581|     7581|  75.810 us|  75.810 us|  7582|  7582|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |     7580|     7580|       379|          -|          -|    20|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 77
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 78 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.00ns)   --->   "%size_vnode_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %size_vnode"   --->   Operation 79 'read' 'size_vnode_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 80 [1/1] (1.00ns)   --->   "%size_checks_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %size_checks"   --->   Operation 80 'read' 'size_checks_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 81 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 81 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%syndrome_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %syndrome"   --->   Operation 82 'read' 'syndrome_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%L_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %L"   --->   Operation 83 'read' 'L_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%row_sign_1_loc = alloca i64 1"   --->   Operation 84 'alloca' 'row_sign_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%minpos_2_loc = alloca i64 1"   --->   Operation 85 'alloca' 'minpos_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%min1_3_loc = alloca i64 1"   --->   Operation 86 'alloca' 'min1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%min2_3_loc = alloca i64 1"   --->   Operation 87 'alloca' 'min2_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [../hls_krnl_compute_check_to_value_msg.cpp:7]   --->   Operation 88 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0" [../hls_krnl_compute_check_to_value_msg.cpp:7]   --->   Operation 89 'specinterface' 'specinterface_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_6, i32 0, i32 0, void @empty_7, i32 64, i32 800, void @empty_8, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_6, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_0, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %L, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, void @empty_11, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %L, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %syndrome, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, void @empty_15, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %syndrome, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, void @empty_16, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size_checks"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_checks, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, void @empty_17, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_checks, void @empty_18, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size_vnode"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_vnode, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_vnode, void @empty_18, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%empty = trunc i32 %size_vnode_read"   --->   Operation 107 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.01ns)   --->   "%empty_27 = icmp_ult  i32 %size_vnode_read, i32 40"   --->   Operation 108 'icmp' 'empty_27' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.38ns)   --->   "%select_ln12 = select i1 %empty_27, i6 %empty, i6 40" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 109 'select' 'select_ln12' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%empty_28 = trunc i32 %size_checks_read"   --->   Operation 110 'trunc' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.01ns)   --->   "%empty_29 = icmp_ult  i32 %size_checks_read, i32 20"   --->   Operation 111 'icmp' 'empty_29' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.41ns)   --->   "%select_ln12_1 = select i1 %empty_29, i5 %empty_28, i5 20" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 112 'select' 'select_ln12_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln12 = store i5 0, i5 %i" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 113 'store' 'store_ln12' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 114 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.48>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 115 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.78ns)   --->   "%icmp_ln12 = icmp_eq  i5 %i_1, i5 %select_ln12_1" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 116 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.78ns)   --->   "%add_ln12 = add i5 %i_1, i5 1" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 117 'add' 'add_ln12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %VITIS_LOOP_21_2, void %for.end66" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 118 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %i_1, i7 0" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 119 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%p_shl = zext i12 %tmp_3" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 120 'zext' 'p_shl' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_1, i5 0" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 121 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%p_shl16 = zext i10 %tmp_4" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 122 'zext' 'p_shl16' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.80ns)   --->   "%empty_30 = add i13 %p_shl, i13 %p_shl16" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 123 'add' 'empty_30' <Predicate = (!icmp_ln12)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%p_cast5 = zext i13 %empty_30" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 124 'zext' 'p_cast5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%empty_31 = trunc i13 %empty_30" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 125 'trunc' 'empty_31' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.08ns)   --->   "%empty_32 = add i64 %p_cast5, i64 %L_read" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 126 'add' 'empty_32' <Predicate = (!icmp_ln12)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [2/2] (1.59ns)   --->   "%call_ln12 = call void @compute_check_to_value_Pipeline_VITIS_LOOP_21_2, i32 %gmem1, i64 %empty_32, i32 %size_vnode_read, i32 %min2_3_loc, i32 %min1_3_loc, i32 %minpos_2_loc, i32 %row_sign_1_loc" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 127 'call' 'call_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.59> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %i_1, i2 0" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 128 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%p_cast7 = zext i7 %tmp" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 129 'zext' 'p_cast7' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (1.08ns)   --->   "%empty_33 = add i64 %p_cast7, i64 %syndrome_read" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 130 'add' 'empty_33' <Predicate = (!icmp_ln12)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_33, i32 2, i32 63" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 131 'partselect' 'p_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 132 'sext' 'p_cast_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %p_cast_cast" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 133 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.42ns)   --->   "%store_ln12 = store i5 %add_ln12, i5 %i" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 134 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%ret_ln63 = ret" [../hls_krnl_compute_check_to_value_msg.cpp:63]   --->   Operation 135 'ret' 'ret_ln63' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.96>
ST_3 : Operation 136 [1/2] (3.96ns)   --->   "%call_ln12 = call void @compute_check_to_value_Pipeline_VITIS_LOOP_21_2, i32 %gmem1, i64 %empty_32, i32 %size_vnode_read, i32 %min2_3_loc, i32 %min1_3_loc, i32 %minpos_2_loc, i32 %row_sign_1_loc" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 136 'call' 'call_ln12' <Predicate = true> <Delay = 3.96> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 137 [71/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 137 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 138 [70/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 138 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 139 [69/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 139 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 140 [68/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 140 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 141 [67/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 141 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 142 [66/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 142 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 143 [65/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 143 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 144 [64/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 144 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 145 [63/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 145 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 146 [62/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 146 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 147 [61/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 147 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 148 [60/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 148 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 149 [59/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 149 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 150 [58/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 150 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 151 [57/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 151 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 152 [56/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 152 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 153 [55/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 153 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 154 [54/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 154 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 155 [53/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 155 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 156 [52/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 156 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 157 [51/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 157 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 158 [50/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 158 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 159 [49/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 159 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 160 [48/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 160 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 161 [47/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 161 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 162 [46/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 162 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 163 [45/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 163 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 164 [44/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 164 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 165 [43/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 165 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 166 [42/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 166 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 167 [41/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 167 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 168 [40/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 168 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 169 [39/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 169 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 170 [38/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 170 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 171 [37/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 171 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 172 [36/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 172 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 173 [35/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 173 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 174 [34/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 174 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 175 [33/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 175 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 176 [32/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 176 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 177 [31/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 177 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 178 [30/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 178 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 179 [29/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 179 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 180 [28/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 180 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 181 [27/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 181 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 182 [26/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 182 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 183 [25/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 183 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 184 [24/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 184 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 185 [23/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 185 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 186 [22/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 186 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 187 [21/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 187 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 188 [20/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 188 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 189 [19/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 189 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 190 [18/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 190 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 191 [17/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 191 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 192 [16/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 192 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 193 [15/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 193 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 194 [14/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 194 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 195 [13/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 195 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 196 [12/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 196 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 197 [11/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 197 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 198 [10/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 198 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 199 [9/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 199 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 200 [8/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 200 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 201 [7/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 201 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 202 [6/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 202 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 203 [5/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 203 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 204 [4/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 204 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 205 [3/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 205 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 206 [2/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 206 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 207 [1/71] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 207 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 208 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr" [../hls_krnl_compute_check_to_value_msg.cpp:40]   --->   Operation 208 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 1.20>
ST_76 : Operation 209 [1/1] (0.00ns)   --->   "%min2_3_loc_load = load i32 %min2_3_loc"   --->   Operation 209 'load' 'min2_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 210 [1/1] (0.00ns)   --->   "%min1_3_loc_load = load i32 %min1_3_loc"   --->   Operation 210 'load' 'min1_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 211 [1/1] (0.00ns)   --->   "%minpos_2_loc_load = load i32 %minpos_2_loc"   --->   Operation 211 'load' 'minpos_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 212 [1/1] (0.00ns)   --->   "%row_sign_1_loc_load = load i32 %row_sign_1_loc"   --->   Operation 212 'load' 'row_sign_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 213 [2/2] (1.20ns)   --->   "%call_ln12 = call void @compute_check_to_value_Pipeline_VITIS_LOOP_36_3, i32 %gmem0, i32 %gmem1, i6 %select_ln12, i64 %empty_32, i32 %row_sign_1_loc_load, i32 %gmem0_addr_read, i32 %minpos_2_loc_load, i32 %min1_3_loc_load, i32 %min2_3_loc_load, i64 %out_r_read, i12 %empty_31" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 213 'call' 'call_ln12' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Generic Core

State 77 <SV = 76> <Delay = 0.00>
ST_77 : Operation 214 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20" [../hls_krnl_compute_check_to_value_msg.cpp:13]   --->   Operation 214 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 215 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 215 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 216 [1/2] (0.00ns)   --->   "%call_ln12 = call void @compute_check_to_value_Pipeline_VITIS_LOOP_36_3, i32 %gmem0, i32 %gmem1, i6 %select_ln12, i64 %empty_32, i32 %row_sign_1_loc_load, i32 %gmem0_addr_read, i32 %minpos_2_loc_load, i32 %min1_3_loc_load, i32 %min2_3_loc_load, i64 %out_r_read, i12 %empty_31" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 216 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_77 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body" [../hls_krnl_compute_check_to_value_msg.cpp:12]   --->   Operation 217 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.430ns
The critical path consists of the following:
	wire read operation ('size_checks_read') on port 'size_checks' [10]  (1.000 ns)
	'icmp' operation 1 bit ('empty_29') [41]  (1.016 ns)
	'select' operation 5 bit ('select_ln12_1', ../hls_krnl_compute_check_to_value_msg.cpp:12) [42]  (0.414 ns)

 <State 2>: 3.484ns
The critical path consists of the following:
	'load' operation 5 bit ('i', ../hls_krnl_compute_check_to_value_msg.cpp:12) on local variable 'i', ../hls_krnl_compute_check_to_value_msg.cpp:12 [46]  (0.000 ns)
	'add' operation 13 bit ('empty_30', ../hls_krnl_compute_check_to_value_msg.cpp:12) [57]  (0.809 ns)
	'add' operation 64 bit ('empty_32', ../hls_krnl_compute_check_to_value_msg.cpp:12) [60]  (1.085 ns)
	'call' operation 0 bit ('call_ln12', ../hls_krnl_compute_check_to_value_msg.cpp:12) to 'compute_check_to_value_Pipeline_VITIS_LOOP_21_2' [61]  (1.590 ns)

 <State 3>: 3.967ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln12', ../hls_krnl_compute_check_to_value_msg.cpp:12) to 'compute_check_to_value_Pipeline_VITIS_LOOP_21_2' [61]  (3.967 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 63>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 66>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 67>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 68>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 69>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 70>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 74>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [72]  (7.300 ns)

 <State 75>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read', ../hls_krnl_compute_check_to_value_msg.cpp:40) on port 'gmem0' (../hls_krnl_compute_check_to_value_msg.cpp:40) [73]  (7.300 ns)

 <State 76>: 1.208ns
The critical path consists of the following:
	'load' operation 32 bit ('min2_3_loc_load') on local variable 'min2_3_loc' [62]  (0.000 ns)
	'call' operation 0 bit ('call_ln12', ../hls_krnl_compute_check_to_value_msg.cpp:12) to 'compute_check_to_value_Pipeline_VITIS_LOOP_36_3' [74]  (1.208 ns)

 <State 77>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
