============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sat Mar  4 18:56:10 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Core/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../Core/pll.v(84)
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'clk_uart', assumed default net type 'wire' in ../../../Src/top.v(34)
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(59)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(60)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(69)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(75)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(76)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(89)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(91)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(106)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(115)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(116)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(120)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(121)
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 35 trigger nets, 35 data nets.
KIT-1004 : Chipwatcher code = 0110110000101010
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=35,BUS_CTRL_NUM=94,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010,32'sb011011},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100,32'sb01001010}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=116) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=116) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=35,BUS_CTRL_NUM=94,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010,32'sb011011},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100,32'sb01001010}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=35,BUS_CTRL_NUM=94,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010,32'sb011011},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100,32'sb01001010}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=35,BUS_CTRL_NUM=94,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010,32'sb011011},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100,32'sb01001010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=116)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=116)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=35,BUS_CTRL_NUM=94,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010,32'sb011011},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100,32'sb01001010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=35,BUS_CTRL_NUM=94,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010,32'sb011011},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100,32'sb01001010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2020/30 useful/useless nets, 1102/2 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-1032 : 1721/2 useful/useless nets, 1510/2 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1705/16 useful/useless nets, 1498/12 useful/useless insts
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 404 better
SYN-1014 : Optimize round 2
SYN-1032 : 1370/75 useful/useless nets, 1163/80 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1406/229 useful/useless nets, 1230/40 useful/useless insts
SYN-1016 : Merged 33 instances.
SYN-2571 : Optimize after map_dsp, round 1, 302 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 35 instances.
SYN-2501 : Optimize round 1, 71 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 17 instances.
SYN-1032 : 1843/26 useful/useless nets, 1667/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 7184, tnet num: 1843, tinst num: 1666, tnode num: 9106, tedge num: 10882.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 219 (3.53), #lev = 6 (1.79)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 219 (3.53), #lev = 6 (1.79)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 516 instances into 219 LUTs, name keeping = 77%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 365 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 116 adder to BLE ...
SYN-4008 : Packed 116 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.488109s wall, 1.265625s user + 0.062500s system = 1.328125s CPU (89.2%)

RUN-1004 : used memory is 146 MB, reserved memory is 113 MB, peak memory is 160 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-4036 : The kept net key2_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/data_valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net type/clk driven by BUFG (57 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (252 clock/control pins, 0 other pins).
SYN-4019 : Net clk_dup_3 is refclk of pll pll_list/pll_inst.
SYN-4020 : Net clk_dup_3 is fbclk of pll pll_list/pll_inst.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net type/clk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1118 instances
RUN-0007 : 402 luts, 517 seqs, 86 mslices, 55 lslices, 19 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1315 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 712 nets have 2 pins
RUN-1001 : 484 nets have [3 - 5] pins
RUN-1001 : 39 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     222     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     287     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 15
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1116 instances, 402 luts, 517 seqs, 141 slices, 24 macros(141 instances: 86 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5994, tnet num: 1313, tinst num: 1116, tnode num: 8083, tedge num: 10045.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1313 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.204927s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (91.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 316395
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1116.
PHY-3001 : End clustering;  0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 200165, overlap = 72
PHY-3002 : Step(2): len = 134198, overlap = 72
PHY-3002 : Step(3): len = 97696.7, overlap = 72
PHY-3002 : Step(4): len = 71801.3, overlap = 72
PHY-3002 : Step(5): len = 56572.4, overlap = 72
PHY-3002 : Step(6): len = 48443, overlap = 69.75
PHY-3002 : Step(7): len = 42400, overlap = 72
PHY-3002 : Step(8): len = 37199.3, overlap = 72
PHY-3002 : Step(9): len = 33899.7, overlap = 72
PHY-3002 : Step(10): len = 31715.2, overlap = 72
PHY-3002 : Step(11): len = 28016.8, overlap = 72
PHY-3002 : Step(12): len = 27353.5, overlap = 72
PHY-3002 : Step(13): len = 25305.9, overlap = 72
PHY-3002 : Step(14): len = 24500.2, overlap = 72
PHY-3002 : Step(15): len = 22979.5, overlap = 72
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.40204e-07
PHY-3002 : Step(16): len = 23275.4, overlap = 67.5
PHY-3002 : Step(17): len = 23238.5, overlap = 63
PHY-3002 : Step(18): len = 22748.2, overlap = 63
PHY-3002 : Step(19): len = 22050.3, overlap = 63
PHY-3002 : Step(20): len = 21388.1, overlap = 63
PHY-3002 : Step(21): len = 21253.7, overlap = 63
PHY-3002 : Step(22): len = 20722.7, overlap = 63
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.80408e-07
PHY-3002 : Step(23): len = 21048.8, overlap = 65.25
PHY-3002 : Step(24): len = 21079.8, overlap = 65.25
PHY-3002 : Step(25): len = 20903.5, overlap = 60.75
PHY-3002 : Step(26): len = 20827.7, overlap = 56.25
PHY-3002 : Step(27): len = 20787.1, overlap = 60.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.76082e-06
PHY-3002 : Step(28): len = 21100.5, overlap = 65.25
PHY-3002 : Step(29): len = 21127.7, overlap = 65.25
PHY-3002 : Step(30): len = 21375, overlap = 65.25
PHY-3002 : Step(31): len = 21884.8, overlap = 65.25
PHY-3002 : Step(32): len = 21993.9, overlap = 65.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.52163e-06
PHY-3002 : Step(33): len = 22013.6, overlap = 65.25
PHY-3002 : Step(34): len = 22014.1, overlap = 65.25
PHY-3002 : Step(35): len = 22108, overlap = 63
PHY-3002 : Step(36): len = 22140.8, overlap = 67.5
PHY-3002 : Step(37): len = 22140.8, overlap = 67.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.04326e-06
PHY-3002 : Step(38): len = 22548.3, overlap = 67.5
PHY-3002 : Step(39): len = 22575.5, overlap = 67.5
PHY-3002 : Step(40): len = 22794.6, overlap = 67.5
PHY-3002 : Step(41): len = 22829.7, overlap = 65.25
PHY-3002 : Step(42): len = 22773.9, overlap = 60.75
PHY-3002 : Step(43): len = 22749.4, overlap = 60.75
PHY-3002 : Step(44): len = 22675.7, overlap = 60.75
PHY-3002 : Step(45): len = 22652.6, overlap = 56.25
PHY-3002 : Step(46): len = 22541.8, overlap = 56.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.40865e-05
PHY-3002 : Step(47): len = 22646.8, overlap = 56.25
PHY-3002 : Step(48): len = 22673.3, overlap = 56.25
PHY-3002 : Step(49): len = 22764.6, overlap = 56.25
PHY-3002 : Step(50): len = 22777.8, overlap = 51.75
PHY-3002 : Step(51): len = 22752.9, overlap = 51.75
PHY-3002 : Step(52): len = 22744.3, overlap = 51.8125
PHY-3002 : Step(53): len = 22745.5, overlap = 51.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008803s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1313 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.031948s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.39637e-05
PHY-3002 : Step(54): len = 27130, overlap = 10.9688
PHY-3002 : Step(55): len = 27130, overlap = 10.9688
PHY-3002 : Step(56): len = 26621.8, overlap = 13.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.79275e-05
PHY-3002 : Step(57): len = 26819.2, overlap = 11.375
PHY-3002 : Step(58): len = 26819.2, overlap = 11.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.58549e-05
PHY-3002 : Step(59): len = 26699.1, overlap = 9.9375
PHY-3002 : Step(60): len = 26699.1, overlap = 9.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1313 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032143s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.58611e-05
PHY-3002 : Step(61): len = 27044.2, overlap = 40.8438
PHY-3002 : Step(62): len = 27328.4, overlap = 40.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.17221e-05
PHY-3002 : Step(63): len = 28232.1, overlap = 32.625
PHY-3002 : Step(64): len = 28669.3, overlap = 32.4062
PHY-3002 : Step(65): len = 29073, overlap = 29.875
PHY-3002 : Step(66): len = 29143.4, overlap = 30.25
PHY-3002 : Step(67): len = 28133.7, overlap = 31.8438
PHY-3002 : Step(68): len = 27970.6, overlap = 30.9375
PHY-3002 : Step(69): len = 28024.3, overlap = 31.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.34442e-05
PHY-3002 : Step(70): len = 28010.7, overlap = 26
PHY-3002 : Step(71): len = 28150.2, overlap = 25.6875
PHY-3002 : Step(72): len = 28150.2, overlap = 25.6875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5994, tnet num: 1313, tinst num: 1116, tnode num: 8083, tedge num: 10045.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 69.25 peak overflow 3.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1315.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41688, over cnt = 154(0%), over = 537, worst = 15
PHY-1001 : End global iterations;  0.128459s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (36.5%)

PHY-1001 : Congestion index: top1 = 29.87, top5 = 18.14, top10 = 11.85, top15 = 8.42.
PHY-1001 : End incremental global routing;  0.207880s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (30.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1313 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038676s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (40.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.272996s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (34.3%)

OPT-1001 : Current memory(MB): used = 201, reserve = 167, peak = 201.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 796/1315.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41688, over cnt = 154(0%), over = 537, worst = 15
PHY-1002 : len = 45512, over cnt = 90(0%), over = 192, worst = 11
PHY-1002 : len = 46952, over cnt = 25(0%), over = 38, worst = 4
PHY-1002 : len = 46816, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 46896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.155092s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (40.3%)

PHY-1001 : Congestion index: top1 = 28.56, top5 = 18.69, top10 = 12.73, top15 = 9.21.
OPT-1001 : End congestion update;  0.218789s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (42.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1313 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031321s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.250238s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (37.5%)

OPT-1001 : Current memory(MB): used = 203, reserve = 169, peak = 203.
OPT-1001 : End physical optimization;  0.733101s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (53.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 402 LUT to BLE ...
SYN-4008 : Packed 402 LUT and 168 SEQ to BLE.
SYN-4003 : Packing 349 remaining SEQ's ...
SYN-4005 : Packed 192 SEQ with LUT/SLICE
SYN-4006 : 69 single LUT's are left
SYN-4006 : 157 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 559/858 primitive instances ...
PHY-3001 : End packing;  0.049228s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (127.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 509 instances
RUN-1001 : 226 mslices, 225 lslices, 19 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1148 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 537 nets have 2 pins
RUN-1001 : 488 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 507 instances, 451 slices, 24 macros(141 instances: 86 mslices 55 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 28999.2, Over = 38
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5130, tnet num: 1146, tinst num: 507, tnode num: 6658, tedge num: 8870.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1146 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.234337s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (66.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.28032e-05
PHY-3002 : Step(73): len = 28206.3, overlap = 38.25
PHY-3002 : Step(74): len = 28234.4, overlap = 39.5
PHY-3002 : Step(75): len = 28161.6, overlap = 39.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.56065e-05
PHY-3002 : Step(76): len = 28250.2, overlap = 36.75
PHY-3002 : Step(77): len = 28539.6, overlap = 36.75
PHY-3002 : Step(78): len = 28665.5, overlap = 36.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.12129e-05
PHY-3002 : Step(79): len = 29300, overlap = 34.75
PHY-3002 : Step(80): len = 29442.1, overlap = 33.75
PHY-3002 : Step(81): len = 29534, overlap = 30.5
PHY-3002 : Step(82): len = 29630.1, overlap = 29.5
PHY-3002 : Step(83): len = 29635.1, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.159901s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (39.1%)

PHY-3001 : Trial Legalized: Len = 41698.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1146 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026655s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000957745
PHY-3002 : Step(84): len = 38306.9, overlap = 4.75
PHY-3002 : Step(85): len = 36531.3, overlap = 8.25
PHY-3002 : Step(86): len = 33322.1, overlap = 11
PHY-3002 : Step(87): len = 32862.5, overlap = 12.5
PHY-3002 : Step(88): len = 32474.6, overlap = 15.5
PHY-3002 : Step(89): len = 32286.5, overlap = 16
PHY-3002 : Step(90): len = 31734, overlap = 17.5
PHY-3002 : Step(91): len = 31600.4, overlap = 18.25
PHY-3002 : Step(92): len = 31387.5, overlap = 17
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00191549
PHY-3002 : Step(93): len = 31414, overlap = 16.5
PHY-3002 : Step(94): len = 31414, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00383098
PHY-3002 : Step(95): len = 31408.2, overlap = 16.75
PHY-3002 : Step(96): len = 31400.2, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005199s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 37166.2, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005165s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 37156.2, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5130, tnet num: 1146, tinst num: 507, tnode num: 6658, tedge num: 8870.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 35/1148.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 52544, over cnt = 163(0%), over = 270, worst = 6
PHY-1002 : len = 53912, over cnt = 84(0%), over = 110, worst = 4
PHY-1002 : len = 55040, over cnt = 18(0%), over = 22, worst = 3
PHY-1002 : len = 55008, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 55264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.279050s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (33.6%)

PHY-1001 : Congestion index: top1 = 26.44, top5 = 19.89, top10 = 14.90, top15 = 11.13.
PHY-1001 : End incremental global routing;  0.351994s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (44.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1146 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035511s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.412179s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (53.1%)

OPT-1001 : Current memory(MB): used = 204, reserve = 171, peak = 206.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 962/1148.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 55264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007854s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.44, top5 = 19.89, top10 = 14.90, top15 = 11.13.
OPT-1001 : End congestion update;  0.070711s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (88.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1146 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027085s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.4%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.097914s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (95.7%)

OPT-1001 : Current memory(MB): used = 205, reserve = 172, peak = 206.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1146 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028364s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 962/1148.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 55264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011165s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.44, top5 = 19.89, top10 = 14.90, top15 = 11.13.
PHY-1001 : End incremental global routing;  0.077530s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (60.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1146 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.034399s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.8%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 962/1148.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 55264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008829s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.44, top5 = 19.89, top10 = 14.90, top15 = 11.13.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1146 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028556s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 25.931034
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.983066s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (65.2%)

RUN-1003 : finish command "place" in  5.774317s wall, 2.078125s user + 0.609375s system = 2.687500s CPU (46.5%)

RUN-1004 : used memory is 186 MB, reserved memory is 152 MB, peak memory is 206 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 509 instances
RUN-1001 : 226 mslices, 225 lslices, 19 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1148 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 537 nets have 2 pins
RUN-1001 : 488 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5130, tnet num: 1146, tinst num: 507, tnode num: 6658, tedge num: 8870.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 226 mslices, 225 lslices, 19 pads, 32 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1146 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 52024, over cnt = 158(0%), over = 265, worst = 6
PHY-1002 : len = 53128, over cnt = 100(0%), over = 128, worst = 4
PHY-1002 : len = 53648, over cnt = 61(0%), over = 70, worst = 3
PHY-1002 : len = 54680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.241983s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (12.9%)

PHY-1001 : Congestion index: top1 = 26.75, top5 = 19.79, top10 = 14.79, top15 = 11.07.
PHY-1001 : End global routing;  0.309894s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (25.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 228, reserve = 194, peak = 242.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_6 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key2_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net type/clk will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 493, reserve = 464, peak = 493.
PHY-1001 : End build detailed router design. 4.076671s wall, 3.562500s user + 0.109375s system = 3.671875s CPU (90.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 28984, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.976992s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (90.9%)

PHY-1001 : Current memory(MB): used = 525, reserve = 497, peak = 525.
PHY-1001 : End phase 1; 1.990734s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (91.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 14% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Patch 612 net; 3.283660s wall, 3.046875s user + 0.000000s system = 3.046875s CPU (92.8%)

PHY-1022 : len = 130488, over cnt = 107(0%), over = 107, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 526, reserve = 498, peak = 526.
PHY-1001 : End initial routed; 4.066898s wall, 3.656250s user + 0.000000s system = 3.656250s CPU (89.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1000(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.284723s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (93.3%)

PHY-1001 : Current memory(MB): used = 528, reserve = 500, peak = 528.
PHY-1001 : End phase 2; 4.351725s wall, 3.921875s user + 0.000000s system = 3.921875s CPU (90.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 130488, over cnt = 107(0%), over = 107, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.009751s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 130736, over cnt = 38(0%), over = 38, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.148181s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (42.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 130976, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.085300s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (55.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 131144, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.043378s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1000(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.279559s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (95.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 17 feed throughs used by 13 nets
PHY-1001 : End commit to database; 0.151081s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (82.7%)

PHY-1001 : Current memory(MB): used = 540, reserve = 512, peak = 540.
PHY-1001 : End phase 3; 0.860788s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (69.0%)

PHY-1003 : Routed, final wirelength = 131144
PHY-1001 : Current memory(MB): used = 540, reserve = 513, peak = 540.
PHY-1001 : End export database. 0.015900s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.3%)

PHY-1001 : End detail routing;  11.561841s wall, 10.125000s user + 0.140625s system = 10.265625s CPU (88.8%)

RUN-1003 : finish command "route" in  12.190580s wall, 10.437500s user + 0.156250s system = 10.593750s CPU (86.9%)

RUN-1004 : used memory is 482 MB, reserved memory is 455 MB, peak memory is 540 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      692   out of  19600    3.53%
#reg                      545   out of  19600    2.78%
#le                       849
  #lut only               304   out of    849   35.81%
  #reg only               157   out of    849   18.49%
  #lut&reg                388   out of    849   45.70%
#dsp                        0   out of     29    0.00%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                       Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                 165
#2        config_inst_syn_9    GCLK               config             config_inst.jtck             140
#3        pll_list/clk0_buf    GCLK               pll                pll_list/pll_inst.clkc0      36
#4        adc_clk_dup_3        GCLK               lslice             type/adc_clk_reg_syn_8.q0    9


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |849    |551     |141     |545     |32      |0       |
|  adc                               |adc_ctrl       |26     |20      |6       |15      |0       |0       |
|  fifo_list                         |fifo_ctrl      |50     |26      |16      |35      |0       |0       |
|    fifo_list                       |fifo           |46     |22      |16      |31      |0       |0       |
|  pll_list                          |pll            |0      |0       |0       |0       |0       |0       |
|  rx                                |uart_rx        |53     |46      |6       |35      |0       |0       |
|  tx                                |uart_tx        |58     |39      |8       |37      |0       |0       |
|  type                              |type_choice    |108    |100     |8       |57      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |554    |320     |97      |366     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |554    |320     |97      |366     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |235    |128     |0       |234     |0       |0       |
|        reg_inst                    |register       |233    |126     |0       |232     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |319    |192     |97      |132     |0       |0       |
|        bus_inst                    |bus_top        |109    |49      |40      |38      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |26     |11      |10      |7       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |28     |11      |10      |12      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |26     |16      |10      |10      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det        |28     |10      |10      |8       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |111    |82      |29      |56      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       518   
    #2          2       298   
    #3          3       172   
    #4          4        18   
    #5        5-10       60   
    #6        11-50      41   
    #7       51-100      4    
    #8       101-500     2    
  Average     3.22            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 507
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1148, pip num: 11452
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 17
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1058 valid insts, and 30916 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100000110110110000101010
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.297621s wall, 8.656250s user + 0.109375s system = 8.765625s CPU (381.5%)

RUN-1004 : used memory is 500 MB, reserved memory is 471 MB, peak memory is 681 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230304_185610.log"
