strict digraph "" {
	node [label="\N"];
	"23:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9d5fd2a310>",
		fillcolor=cadetblue,
		label="23:BS
next_state = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9d5fd2a310>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_20:AL"	[def_var="['next_state']",
		label="Leaf_20:AL"];
	"23:BS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"20:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f9d5fd2a510>",
		clk_sens=False,
		fillcolor=gold,
		label="20:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"21:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f9d5fd2a6d0>",
		fillcolor=linen,
		label="21:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"20:AL" -> "21:CS"	[cond="[]",
		lineno=None];
	"26:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f9d5fd2aa50>",
		fillcolor=lightcyan,
		label="26:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"26:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9d5fd2aad0>",
		fillcolor=springgreen,
		label="26:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"26:CA" -> "26:IF"	[cond="[]",
		lineno=None];
	"25:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9d5fd2a890>",
		fillcolor=cadetblue,
		label="25:BS
next_state = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9d5fd2a890>]",
		style=filled,
		typ=BlockingSubstitution];
	"25:BS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"22:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f9d5fd2a790>",
		fillcolor=lightcyan,
		label="22:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9d5fd2a810>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"22:CA" -> "22:IF"	[cond="[]",
		lineno=None];
	"22:IF" -> "23:BS"	[cond="['in']",
		label=in,
		lineno=22];
	"22:IF" -> "25:BS"	[cond="['in']",
		label="!(in)",
		lineno=22];
	"27:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9d5fd2ac50>",
		fillcolor=cadetblue,
		label="27:BS
next_state = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9d5fd2ac50>]",
		style=filled,
		typ=BlockingSubstitution];
	"27:BS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"29:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9d5fd2ab10>",
		fillcolor=cadetblue,
		label="29:BS
next_state = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9d5fd2ab10>]",
		style=filled,
		typ=BlockingSubstitution];
	"29:BS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"26:IF" -> "27:BS"	[cond="['in']",
		label=in,
		lineno=26];
	"26:IF" -> "29:BS"	[cond="['in']",
		label="!(in)",
		lineno=26];
	"21:CS" -> "26:CA"	[cond="['present_state']",
		label=present_state,
		lineno=21];
	"21:CS" -> "22:CA"	[cond="['present_state']",
		label=present_state,
		lineno=21];
}
