{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763856617959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763856617960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 22 18:10:17 2025 " "Processing started: Sat Nov 22 18:10:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763856617960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1763856617960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_Standard_TV -c DE10_Standard_TV " "Command: quartus_sta DE10_Standard_TV -c DE10_Standard_TV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1763856617960 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1763856618053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1763856618479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1763856618479 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856618509 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856618509 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1763856618928 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bg02 " "Entity dcfifo_bg02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763856618986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763856618986 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763856618986 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1763856618986 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_TV.sdc " "Reading SDC File: 'DE10_Standard_TV.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1763856618993 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_TV.sdc 10 CLOCK2_50 port " "Ignored filter at DE10_Standard_TV.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763856618994 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_TV.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_TV.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.0 \[get_ports CLOCK2_50\] " "create_clock -period 20.0 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763856618994 ""}  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763856618994 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_TV.sdc 11 CLOCK3_50 port " "Ignored filter at DE10_Standard_TV.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763856618994 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_TV.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_TV.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.0 \[get_ports CLOCK3_50\] " "create_clock -period 20.0 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763856618994 ""}  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763856618994 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_TV.sdc 12 CLOCK4_50 port " "Ignored filter at DE10_Standard_TV.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763856618994 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_TV.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_TV.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.0 \[get_ports CLOCK4_50\] " "create_clock -period 20.0 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763856618995 ""}  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763856618995 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_TV.sdc 20 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_Standard_TV.sdc(20): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763856618995 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_TV.sdc 20 Argument <targets> is not an object ID " "Ignored create_clock at DE10_Standard_TV.sdc(20): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763856618995 ""}  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763856618995 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_TV.sdc 21 altera_reserved_tdi port " "Ignored filter at DE10_Standard_TV.sdc(21): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763856618995 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_TV.sdc 21 altera_reserved_tck clock " "Ignored filter at DE10_Standard_TV.sdc(21): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763856618995 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_TV.sdc 21 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_TV.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763856618995 ""}  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763856618995 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_TV.sdc 21 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_TV.sdc(21): Argument -clock is not an object ID" {  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763856618995 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_TV.sdc 22 altera_reserved_tms port " "Ignored filter at DE10_Standard_TV.sdc(22): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763856618996 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_TV.sdc 22 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_TV.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763856618996 ""}  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763856618996 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_TV.sdc 22 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_TV.sdc(22): Argument -clock is not an object ID" {  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763856618996 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_TV.sdc 23 altera_reserved_tdo port " "Ignored filter at DE10_Standard_TV.sdc(23): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763856618996 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_TV.sdc 23 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_TV.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763856618996 ""}  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763856618996 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_TV.sdc 23 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_TV.sdc(23): Argument -clock is not an object ID" {  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763856618996 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763856618997 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763856618997 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase -144.97 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase -144.97 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763856618997 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763856618997 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1763856618997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_TV.sdc 93 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_TV.sdc(93): u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763856618997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE10_Standard_TV.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at DE10_Standard_TV.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{CLOCK_50\}\] -to \[get_clocks \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_false_path -from \[get_clocks \{CLOCK_50\}\] -to \[get_clocks \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763856618997 ""}  } { { "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" "" { Text "C:/Users/arshd/OneDrive/Documents/Arshdeep Documents/University Course Material/Year 2 (2025-2026)/FALL 2025/ECE 2220/PROJECT/ECE-2220-final-project/ADC_code/DE10_Standard_TV.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763856618997 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|oVGA_HS " "Node: VGA_Ctrl:u9\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Ctrl:u9\|V_Cont\[0\] VGA_Ctrl:u9\|oVGA_HS " "Register VGA_Ctrl:u9\|V_Cont\[0\] is being clocked by VGA_Ctrl:u9\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1763856619006 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1763856619006 "|DE10_Standard_TV|VGA_Ctrl:u9|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_HS " "Node: TD_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TD_Detect:u2\|NTSC TD_HS " "Register TD_Detect:u2\|NTSC is being clocked by TD_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1763856619006 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1763856619006 "|DE10_Standard_TV|TD_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u3\|oRST_0 " "Node: Reset_Delay:u3\|oRST_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 Reset_Delay:u3\|oRST_0 " "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 is being clocked by Reset_Delay:u3\|oRST_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1763856619006 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1763856619006 "|DE10_Standard_TV|Reset_Delay:u3|oRST_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u1\|mI2C_DATA\[4\] I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u1\|mI2C_DATA\[4\] is being clocked by I2C_AV_Config:u1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1763856619006 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1763856619006 "|DE10_Standard_TV|I2C_AV_Config:u1|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763856619009 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763856619009 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763856619009 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763856619009 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763856619009 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763856619015 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1763856619017 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1763856619309 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763856619356 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763856619356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.526 " "Worst-case setup slack is -1.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.526             -26.121 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.526             -26.121 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280              -0.435 clk_dram_ext  " "   -0.280              -0.435 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.579               0.000 TD_CLK27  " "   10.579               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.401               0.000 CLOCK_50  " "   15.401               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856619359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.227 " "Worst-case hold slack is 0.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 TD_CLK27  " "    0.227               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 CLOCK_50  " "    0.243               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.318               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.164               0.000 clk_dram_ext  " "    1.164               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856619367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 34.538 " "Worst-case recovery slack is 34.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.538               0.000 TD_CLK27  " "   34.538               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856619372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.427 " "Worst-case removal slack is 0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 TD_CLK27  " "    0.427               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856619376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.555 " "Worst-case minimum pulse width slack is 0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.555               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.757               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.757               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.831               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.831               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.861               0.000 CLOCK_50  " "    8.861               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.391               0.000 TD_CLK27  " "   17.391               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856619380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856619380 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 88 synchronizer chains. " "Report Metastability: Found 88 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856619407 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856619407 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 88 " "Number of Synchronizer Chains Found: 88" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856619407 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856619407 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.318 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.318" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856619407 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.515 ns " "Worst Case Available Settling Time: 9.515 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856619407 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856619407 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856619407 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856619407 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856619407 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856619407 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763856619407 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1763856619419 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1763856619471 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1763856621334 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|oVGA_HS " "Node: VGA_Ctrl:u9\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Ctrl:u9\|V_Cont\[0\] VGA_Ctrl:u9\|oVGA_HS " "Register VGA_Ctrl:u9\|V_Cont\[0\] is being clocked by VGA_Ctrl:u9\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1763856621432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1763856621432 "|DE10_Standard_TV|VGA_Ctrl:u9|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_HS " "Node: TD_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TD_Detect:u2\|NTSC TD_HS " "Register TD_Detect:u2\|NTSC is being clocked by TD_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1763856621432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1763856621432 "|DE10_Standard_TV|TD_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u3\|oRST_0 " "Node: Reset_Delay:u3\|oRST_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 Reset_Delay:u3\|oRST_0 " "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 is being clocked by Reset_Delay:u3\|oRST_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1763856621432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1763856621432 "|DE10_Standard_TV|Reset_Delay:u3|oRST_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u1\|mI2C_DATA\[4\] I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u1\|mI2C_DATA\[4\] is being clocked by I2C_AV_Config:u1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1763856621432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1763856621432 "|DE10_Standard_TV|I2C_AV_Config:u1|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763856621435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763856621435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763856621435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763856621435 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763856621435 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763856621435 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763856621453 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763856621453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.182 " "Worst-case setup slack is -1.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.182             -19.832 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.182             -19.832 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.129              -0.129 clk_dram_ext  " "   -0.129              -0.129 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.519               0.000 TD_CLK27  " "   10.519               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.300               0.000 CLOCK_50  " "   15.300               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856621456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 TD_CLK27  " "    0.171               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 CLOCK_50  " "    0.227               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.297               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.171               0.000 clk_dram_ext  " "    1.171               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856621464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 34.671 " "Worst-case recovery slack is 34.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.671               0.000 TD_CLK27  " "   34.671               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856621468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.330 " "Worst-case removal slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 TD_CLK27  " "    0.330               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856621473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.555 " "Worst-case minimum pulse width slack is 0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.555               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.738               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.738               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.794               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.794               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.829               0.000 CLOCK_50  " "    8.829               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.428               0.000 TD_CLK27  " "   17.428               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856621477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856621477 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 88 synchronizer chains. " "Report Metastability: Found 88 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856621491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856621491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 88 " "Number of Synchronizer Chains Found: 88" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856621491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856621491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.318 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.318" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856621491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.744 ns " "Worst Case Available Settling Time: 9.744 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856621491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856621491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856621491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856621491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856621491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856621491 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763856621491 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1763856621496 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1763856621625 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1763856623735 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|oVGA_HS " "Node: VGA_Ctrl:u9\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Ctrl:u9\|V_Cont\[0\] VGA_Ctrl:u9\|oVGA_HS " "Register VGA_Ctrl:u9\|V_Cont\[0\] is being clocked by VGA_Ctrl:u9\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1763856623838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1763856623838 "|DE10_Standard_TV|VGA_Ctrl:u9|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_HS " "Node: TD_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TD_Detect:u2\|NTSC TD_HS " "Register TD_Detect:u2\|NTSC is being clocked by TD_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1763856623839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1763856623839 "|DE10_Standard_TV|TD_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u3\|oRST_0 " "Node: Reset_Delay:u3\|oRST_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 Reset_Delay:u3\|oRST_0 " "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 is being clocked by Reset_Delay:u3\|oRST_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1763856623839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1763856623839 "|DE10_Standard_TV|Reset_Delay:u3|oRST_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u1\|mI2C_DATA\[4\] I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u1\|mI2C_DATA\[4\] is being clocked by I2C_AV_Config:u1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1763856623839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1763856623839 "|DE10_Standard_TV|I2C_AV_Config:u1|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763856623841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763856623841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763856623841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763856623841 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763856623841 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763856623842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.477 " "Worst-case setup slack is 1.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.477               0.000 clk_dram_ext  " "    1.477               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.721               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.721               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.449               0.000 TD_CLK27  " "   12.449               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.056               0.000 CLOCK_50  " "   17.056               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856623849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 CLOCK_50  " "    0.141               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 TD_CLK27  " "    0.141               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.172               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.977               0.000 clk_dram_ext  " "    1.977               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856623857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 35.329 " "Worst-case recovery slack is 35.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.329               0.000 TD_CLK27  " "   35.329               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856623861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.301 " "Worst-case removal slack is 0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 TD_CLK27  " "    0.301               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856623865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.555 " "Worst-case minimum pulse width slack is 0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.555               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.879               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.879               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.903               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.903               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.776               0.000 CLOCK_50  " "    8.776               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.999               0.000 TD_CLK27  " "   16.999               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856623869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856623869 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 88 synchronizer chains. " "Report Metastability: Found 88 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856623886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856623886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 88 " "Number of Synchronizer Chains Found: 88" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856623886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856623886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.318 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.318" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856623886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.245 ns " "Worst Case Available Settling Time: 11.245 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856623886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856623886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856623886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856623886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856623886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856623886 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763856623886 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1763856623889 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|oVGA_HS " "Node: VGA_Ctrl:u9\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Ctrl:u9\|V_Cont\[0\] VGA_Ctrl:u9\|oVGA_HS " "Register VGA_Ctrl:u9\|V_Cont\[0\] is being clocked by VGA_Ctrl:u9\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1763856624063 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1763856624063 "|DE10_Standard_TV|VGA_Ctrl:u9|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_HS " "Node: TD_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TD_Detect:u2\|NTSC TD_HS " "Register TD_Detect:u2\|NTSC is being clocked by TD_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1763856624063 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1763856624063 "|DE10_Standard_TV|TD_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u3\|oRST_0 " "Node: Reset_Delay:u3\|oRST_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 Reset_Delay:u3\|oRST_0 " "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 is being clocked by Reset_Delay:u3\|oRST_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1763856624063 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1763856624063 "|DE10_Standard_TV|Reset_Delay:u3|oRST_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u1\|mI2C_DATA\[4\] I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u1\|mI2C_DATA\[4\] is being clocked by I2C_AV_Config:u1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1763856624063 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1763856624063 "|DE10_Standard_TV|I2C_AV_Config:u1|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763856624066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763856624066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763856624066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763856624066 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763856624066 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763856624066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.648 " "Worst-case setup slack is 1.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.648               0.000 clk_dram_ext  " "    1.648               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.955               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.955               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.766               0.000 TD_CLK27  " "   12.766               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.229               0.000 CLOCK_50  " "   17.229               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856624077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.112 " "Worst-case hold slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 TD_CLK27  " "    0.112               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 CLOCK_50  " "    0.129               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.155               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.926               0.000 clk_dram_ext  " "    1.926               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856624084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 35.503 " "Worst-case recovery slack is 35.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.503               0.000 TD_CLK27  " "   35.503               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856624088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.230 " "Worst-case removal slack is 0.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 TD_CLK27  " "    0.230               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856624092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.555 " "Worst-case minimum pulse width slack is 0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.555               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.880               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.880               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.900               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.900               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.735               0.000 CLOCK_50  " "    8.735               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.954               0.000 TD_CLK27  " "   16.954               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763856624095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763856624095 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 88 synchronizer chains. " "Report Metastability: Found 88 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856624108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856624108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 88 " "Number of Synchronizer Chains Found: 88" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856624108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856624108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.318 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.318" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856624108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.494 ns " "Worst Case Available Settling Time: 11.494 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856624108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856624108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856624108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856624108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856624108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763856624108 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763856624108 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1763856625646 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1763856625647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 41 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5421 " "Peak virtual memory: 5421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763856625731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 22 18:10:25 2025 " "Processing ended: Sat Nov 22 18:10:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763856625731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763856625731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763856625731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1763856625731 ""}
