0.7
2020.2
Oct 19 2021
03:16:22
D:/samarth educational/IIT MANDI/Sem-3/EE210P Digital Systems Design Lab/asyn_up_down_counter_6bit/asyn_up_down_counter_6bit.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
D:/samarth educational/IIT MANDI/Sem-3/EE210P Digital Systems Design Lab/asyn_up_down_counter_6bit/asyn_up_down_counter_6bit.srcs/sim_1/new/asyn_up_down_counter_6bit_tb.v,1667304625,verilog,,,,asyn_up_down_counter_6bit_tb,,,,,,,,
D:/samarth educational/IIT MANDI/Sem-3/EE210P Digital Systems Design Lab/asyn_up_down_counter_6bit/asyn_up_down_counter_6bit.srcs/sources_1/new/asyn_up_down_counter_6bit.v,1667304520,verilog,,D:/samarth educational/IIT MANDI/Sem-3/EE210P Digital Systems Design Lab/asyn_up_down_counter_6bit/asyn_up_down_counter_6bit.srcs/sim_1/new/asyn_up_down_counter_6bit_tb.v,,asyn_up_down_counter_6bit;jkff,,,,,,,,
