{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697292259283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697292259283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 19:34:19 2023 " "Processing started: Sat Oct 14 19:34:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697292259283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1697292259283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_CPU -c RISCV_CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_CPU -c RISCV_CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1697292259283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1697292259589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1697292259589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697292266712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697292266712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verif/tb_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file verif/tb_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top " "Found entity 1: tb_top" {  } { { "verif/tb_top.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/verif/tb_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697292266715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697292266715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/risc_v.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/risc_v.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V " "Found entity 1: RISC_V" {  } { { "Design_Files/RISC_V.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/RISC_V.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697292266717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697292266717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/RegFile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697292266719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697292266719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "Design_Files/mux2.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/mux2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697292266722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697292266722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmemory " "Found entity 1: instructionmemory" {  } { { "Design_Files/instructionmemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/instructionmemory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697292266725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697292266725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_Gen " "Found entity 1: imm_Gen" {  } { { "Design_Files/imm_Gen.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/imm_Gen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697292266727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697292266727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/flopr.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697292266730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697292266730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Con_blt Con_BLT Datapath.sv(30) " "Verilog HDL Declaration information at Datapath.sv(30): object \"Con_blt\" differs only in case from object \"Con_BLT\" in the same scope" {  } { { "Design_Files/Datapath.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Datapath.sv" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1697292266732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Con_bgt Con_BGT Datapath.sv(29) " "Verilog HDL Declaration information at Datapath.sv(29): object \"Con_bgt\" differs only in case from object \"Con_BGT\" in the same scope" {  } { { "Design_Files/Datapath.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Datapath.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1697292266732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Design_Files/Datapath.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697292266733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697292266733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697292266735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697292266735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/data_extract.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/data_extract.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_extract " "Found entity 1: data_extract" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697292266738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697292266738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/alucontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/alucontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUController " "Found entity 1: ALUController" {  } { { "Design_Files/ALUController.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/ALUController.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697292266741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697292266741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Design_Files/alu.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697292266743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697292266743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/adder_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/adder_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32 " "Found entity 1: adder_32" {  } { { "Design_Files/adder_32.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/adder_32.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697292266746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697292266746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_files/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_files/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Design_Files/adder.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697292266748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697292266748 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_top " "Elaborating entity \"tb_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1697292266775 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "tb_clk tb_top.sv(8) " "Verilog HDL warning at tb_top.sv(8): assignments to tb_clk create a combinational loop" {  } { { "verif/tb_top.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/verif/tb_top.sv" 8 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1697292266776 "|tb_top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_top.sv(27) " "Verilog HDL warning at tb_top.sv(27): ignoring unsupported system task" {  } { { "verif/tb_top.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/verif/tb_top.sv" 27 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1697292266776 "|tb_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_V RISC_V:RISC_V " "Elaborating entity \"RISC_V\" for hierarchy \"RISC_V:RISC_V\"" {  } { { "verif/tb_top.sv" "RISC_V" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/verif/tb_top.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697292266777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller RISC_V:RISC_V\|Controller:c " "Elaborating entity \"Controller\" for hierarchy \"RISC_V:RISC_V\|Controller:c\"" {  } { { "Design_Files/RISC_V.sv" "c" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/RISC_V.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697292266778 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(101) " "Verilog HDL or VHDL warning at the Controller.sv(101): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 101 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(102) " "Verilog HDL or VHDL warning at the Controller.sv(102): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 102 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(103) " "Verilog HDL or VHDL warning at the Controller.sv(103): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 103 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(104) " "Verilog HDL or VHDL warning at the Controller.sv(104): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 104 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(105) " "Verilog HDL or VHDL warning at the Controller.sv(105): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 105 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(106) " "Verilog HDL or VHDL warning at the Controller.sv(106): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 106 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(107) " "Verilog HDL or VHDL warning at the Controller.sv(107): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 107 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(108) " "Verilog HDL or VHDL warning at the Controller.sv(108): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 108 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(109) " "Verilog HDL or VHDL warning at the Controller.sv(109): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 109 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(110) " "Verilog HDL or VHDL warning at the Controller.sv(110): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 110 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(111) " "Verilog HDL or VHDL warning at the Controller.sv(111): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 111 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(112) " "Verilog HDL or VHDL warning at the Controller.sv(112): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 112 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(113) " "Verilog HDL or VHDL warning at the Controller.sv(113): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 113 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Controller.sv(114) " "Verilog HDL or VHDL warning at the Controller.sv(114): index expression is not wide enough to address all of the elements in the array" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 114 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_data\[0..2\] 0 Controller.sv(72) " "Net \"rom_data\[0..2\]\" at Controller.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_data\[4..18\] 0 Controller.sv(72) " "Net \"rom_data\[4..18\]\" at Controller.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_data\[20..22\] 0 Controller.sv(72) " "Net \"rom_data\[20..22\]\" at Controller.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_data\[24..34\] 0 Controller.sv(72) " "Net \"rom_data\[24..34\]\" at Controller.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_data\[36..50\] 0 Controller.sv(72) " "Net \"rom_data\[36..50\]\" at Controller.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_data\[52..54\] 0 Controller.sv(72) " "Net \"rom_data\[52..54\]\" at Controller.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_data\[56..98\] 0 Controller.sv(72) " "Net \"rom_data\[56..98\]\" at Controller.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_data\[100..102\] 0 Controller.sv(72) " "Net \"rom_data\[100..102\]\" at Controller.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_data\[104..110\] 0 Controller.sv(72) " "Net \"rom_data\[104..110\]\" at Controller.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_data\[112..127\] 0 Controller.sv(72) " "Net \"rom_data\[112..127\]\" at Controller.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Controller.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1697292266779 "|tb_top|RISC_V:RISC_V|Controller:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUController RISC_V:RISC_V\|ALUController:ac " "Elaborating entity \"ALUController\" for hierarchy \"RISC_V:RISC_V\|ALUController:ac\"" {  } { { "Design_Files/RISC_V.sv" "ac" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/RISC_V.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697292266781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath RISC_V:RISC_V\|Datapath:dp " "Elaborating entity \"Datapath\" for hierarchy \"RISC_V:RISC_V\|Datapath:dp\"" {  } { { "Design_Files/RISC_V.sv" "dp" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/RISC_V.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697292266782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder RISC_V:RISC_V\|Datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"RISC_V:RISC_V\|Datapath:dp\|adder:pcadd1\"" {  } { { "Design_Files/Datapath.sv" "pcadd1" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Datapath.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697292266786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32 RISC_V:RISC_V\|Datapath:dp\|adder_32:pcadd2 " "Elaborating entity \"adder_32\" for hierarchy \"RISC_V:RISC_V\|Datapath:dp\|adder_32:pcadd2\"" {  } { { "Design_Files/Datapath.sv" "pcadd2" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Datapath.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697292266787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 RISC_V:RISC_V\|Datapath:dp\|mux2:next_pc1 " "Elaborating entity \"mux2\" for hierarchy \"RISC_V:RISC_V\|Datapath:dp\|mux2:next_pc1\"" {  } { { "Design_Files/Datapath.sv" "next_pc1" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Datapath.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697292266789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr RISC_V:RISC_V\|Datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"RISC_V:RISC_V\|Datapath:dp\|flopr:pcreg\"" {  } { { "Design_Files/Datapath.sv" "pcreg" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Datapath.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697292266791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmemory RISC_V:RISC_V\|Datapath:dp\|instructionmemory:instr_mem " "Elaborating entity \"instructionmemory\" for hierarchy \"RISC_V:RISC_V\|Datapath:dp\|instructionmemory:instr_mem\"" {  } { { "Design_Files/Datapath.sv" "instr_mem" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Datapath.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697292266792 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_mem\[127..22\] 0 instructionmemory.sv(12) " "Net \"Inst_mem\[127..22\]\" at instructionmemory.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "Design_Files/instructionmemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/instructionmemory.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1697292266798 "|tb_top|RISC_V:RISC_V|Datapath:dp|instructionmemory:instr_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_extract RISC_V:RISC_V\|Datapath:dp\|data_extract:store_data_ex " "Elaborating entity \"data_extract\" for hierarchy \"RISC_V:RISC_V\|Datapath:dp\|data_extract:store_data_ex\"" {  } { { "Design_Files/Datapath.sv" "store_data_ex" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Datapath.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697292266819 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Imm_out data_extract.sv(12) " "Verilog HDL or VHDL warning at data_extract.sv(12): object \"Imm_out\" assigned a value but never read" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1697292266820 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y data_extract.sv(23) " "Verilog HDL Always Construct warning at data_extract.sv(23): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1697292266820 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] data_extract.sv(39) " "Inferred latch for \"y\[0\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266820 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] data_extract.sv(39) " "Inferred latch for \"y\[1\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266820 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] data_extract.sv(39) " "Inferred latch for \"y\[2\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266820 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] data_extract.sv(39) " "Inferred latch for \"y\[3\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266820 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] data_extract.sv(39) " "Inferred latch for \"y\[4\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266820 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] data_extract.sv(39) " "Inferred latch for \"y\[5\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266820 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] data_extract.sv(39) " "Inferred latch for \"y\[6\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266820 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] data_extract.sv(39) " "Inferred latch for \"y\[7\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266820 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] data_extract.sv(39) " "Inferred latch for \"y\[8\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266820 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] data_extract.sv(39) " "Inferred latch for \"y\[9\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266820 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] data_extract.sv(39) " "Inferred latch for \"y\[10\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266820 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] data_extract.sv(39) " "Inferred latch for \"y\[11\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266820 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] data_extract.sv(39) " "Inferred latch for \"y\[12\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266820 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] data_extract.sv(39) " "Inferred latch for \"y\[13\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266822 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] data_extract.sv(39) " "Inferred latch for \"y\[14\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266822 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] data_extract.sv(39) " "Inferred latch for \"y\[15\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266822 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] data_extract.sv(39) " "Inferred latch for \"y\[16\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266822 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] data_extract.sv(39) " "Inferred latch for \"y\[17\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266822 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] data_extract.sv(39) " "Inferred latch for \"y\[18\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266822 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] data_extract.sv(39) " "Inferred latch for \"y\[19\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266822 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] data_extract.sv(39) " "Inferred latch for \"y\[20\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266822 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] data_extract.sv(39) " "Inferred latch for \"y\[21\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266822 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] data_extract.sv(39) " "Inferred latch for \"y\[22\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266822 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] data_extract.sv(39) " "Inferred latch for \"y\[23\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266822 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] data_extract.sv(39) " "Inferred latch for \"y\[24\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266822 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] data_extract.sv(39) " "Inferred latch for \"y\[25\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266822 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] data_extract.sv(39) " "Inferred latch for \"y\[26\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266822 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] data_extract.sv(39) " "Inferred latch for \"y\[27\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266822 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] data_extract.sv(39) " "Inferred latch for \"y\[28\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266822 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] data_extract.sv(39) " "Inferred latch for \"y\[29\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266822 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] data_extract.sv(39) " "Inferred latch for \"y\[30\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266822 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] data_extract.sv(39) " "Inferred latch for \"y\[31\]\" at data_extract.sv(39)" {  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/data_extract.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266822 "|tb_top|RISC_V:RISC_V|Datapath:dp|data_extract:store_data_ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 RISC_V:RISC_V\|Datapath:dp\|mux2:resmux_store " "Elaborating entity \"mux2\" for hierarchy \"RISC_V:RISC_V\|Datapath:dp\|mux2:resmux_store\"" {  } { { "Design_Files/Datapath.sv" "resmux_store" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Datapath.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697292266822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RISC_V:RISC_V\|Datapath:dp\|RegFile:rf " "Elaborating entity \"RegFile\" for hierarchy \"RISC_V:RISC_V\|Datapath:dp\|RegFile:rf\"" {  } { { "Design_Files/Datapath.sv" "rf" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Datapath.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697292266823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_Gen RISC_V:RISC_V\|Datapath:dp\|imm_Gen:Ext_Imm " "Elaborating entity \"imm_Gen\" for hierarchy \"RISC_V:RISC_V\|Datapath:dp\|imm_Gen:Ext_Imm\"" {  } { { "Design_Files/Datapath.sv" "Ext_Imm" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Datapath.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697292266832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu RISC_V:RISC_V\|Datapath:dp\|alu:alu_module " "Elaborating entity \"alu\" for hierarchy \"RISC_V:RISC_V\|Datapath:dp\|alu:alu_module\"" {  } { { "Design_Files/Datapath.sv" "alu_module" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Datapath.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697292266834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamemory RISC_V:RISC_V\|Datapath:dp\|datamemory:data_mem " "Elaborating entity \"datamemory\" for hierarchy \"RISC_V:RISC_V\|Datapath:dp\|datamemory:data_mem\"" {  } { { "Design_Files/Datapath.sv" "data_mem" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/Datapath.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697292266836 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd datamemory.sv(46) " "Verilog HDL Always Construct warning at datamemory.sv(46): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1697292266837 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] datamemory.sv(46) " "Inferred latch for \"rd\[0\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266837 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] datamemory.sv(46) " "Inferred latch for \"rd\[1\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266837 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] datamemory.sv(46) " "Inferred latch for \"rd\[2\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266837 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] datamemory.sv(46) " "Inferred latch for \"rd\[3\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266837 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] datamemory.sv(46) " "Inferred latch for \"rd\[4\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266837 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[5\] datamemory.sv(46) " "Inferred latch for \"rd\[5\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266837 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[6\] datamemory.sv(46) " "Inferred latch for \"rd\[6\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266837 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[7\] datamemory.sv(46) " "Inferred latch for \"rd\[7\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266837 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[8\] datamemory.sv(46) " "Inferred latch for \"rd\[8\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266837 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[9\] datamemory.sv(46) " "Inferred latch for \"rd\[9\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266837 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[10\] datamemory.sv(46) " "Inferred latch for \"rd\[10\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266837 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[11\] datamemory.sv(46) " "Inferred latch for \"rd\[11\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266837 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[12\] datamemory.sv(46) " "Inferred latch for \"rd\[12\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266837 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[13\] datamemory.sv(46) " "Inferred latch for \"rd\[13\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266837 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[14\] datamemory.sv(46) " "Inferred latch for \"rd\[14\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266837 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[15\] datamemory.sv(46) " "Inferred latch for \"rd\[15\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266837 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[16\] datamemory.sv(46) " "Inferred latch for \"rd\[16\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266837 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[17\] datamemory.sv(46) " "Inferred latch for \"rd\[17\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266837 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[18\] datamemory.sv(46) " "Inferred latch for \"rd\[18\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266838 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[19\] datamemory.sv(46) " "Inferred latch for \"rd\[19\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266838 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[20\] datamemory.sv(46) " "Inferred latch for \"rd\[20\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266838 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[21\] datamemory.sv(46) " "Inferred latch for \"rd\[21\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266838 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[22\] datamemory.sv(46) " "Inferred latch for \"rd\[22\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266838 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[23\] datamemory.sv(46) " "Inferred latch for \"rd\[23\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266838 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[24\] datamemory.sv(46) " "Inferred latch for \"rd\[24\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266838 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[25\] datamemory.sv(46) " "Inferred latch for \"rd\[25\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266838 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[26\] datamemory.sv(46) " "Inferred latch for \"rd\[26\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266838 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[27\] datamemory.sv(46) " "Inferred latch for \"rd\[27\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266838 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[28\] datamemory.sv(46) " "Inferred latch for \"rd\[28\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266838 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[29\] datamemory.sv(46) " "Inferred latch for \"rd\[29\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266838 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[30\] datamemory.sv(46) " "Inferred latch for \"rd\[30\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266838 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[31\] datamemory.sv(46) " "Inferred latch for \"rd\[31\]\" at datamemory.sv(46)" {  } { { "Design_Files/datamemory.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/Design_Files/datamemory.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697292266838 "|tb_top|RISC_V:RISC_V|Datapath:dp|datamemory:data_mem"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tb_clk " "Net \"tb_clk\" is missing source, defaulting to GND" {  } { { "verif/tb_top.sv" "tb_clk" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/verif/tb_top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697292266902 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697292266902 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/output_files/RISCV_CPU.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV/output_files/RISCV_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1697292266988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697292266997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 19:34:26 2023 " "Processing ended: Sat Oct 14 19:34:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697292266997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697292266997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697292266997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1697292266997 ""}
