Analysis & Synthesis report for Diploma
Tue May 28 03:38:11 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for simple_dual_port_ram_single_clock:string_ram|altsyncram:ram_rtl_0|altsyncram_4tg1:auto_generated
 14. Parameter Settings for User Entity Instance: simple_dual_port_ram_single_clock:string_ram
 15. Parameter Settings for Inferred Entity Instance: simple_dual_port_ram_single_clock:string_ram|altsyncram:ram_rtl_0
 16. altsyncram Parameter Settings by Entity Instance
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 28 03:38:11 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Diploma                                     ;
; Top-level Entity Name              ; string_ram                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 26                                          ;
;     Total combinational functions  ; 26                                          ;
;     Dedicated logic registers      ; 8                                           ;
; Total registers                    ; 8                                           ;
; Total pins                         ; 39                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,024                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; string_ram         ; Diploma            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+--------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+--------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; simple_dual_port_ram_single_clock.sv ; yes             ; User SystemVerilog HDL File  ; E:/Diploma/-bachelor/simple_dual_port_ram_single_clock.sv                       ;         ;
; string_ram.sv                        ; yes             ; User SystemVerilog HDL File  ; E:/Diploma/-bachelor/string_ram.sv                                              ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; d:/programs/quartus_prime/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; d:/programs/quartus_prime/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; d:/programs/quartus_prime/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; d:/programs/quartus_prime/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                       ; yes             ; Megafunction                 ; d:/programs/quartus_prime/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; d:/programs/quartus_prime/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                           ; yes             ; Megafunction                 ; d:/programs/quartus_prime/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                           ; yes             ; Megafunction                 ; d:/programs/quartus_prime/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                         ; yes             ; Megafunction                 ; d:/programs/quartus_prime/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4tg1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Diploma/-bachelor/db/altsyncram_4tg1.tdf                                     ;         ;
+--------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 26        ;
;                                             ;           ;
; Total combinational functions               ; 26        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 6         ;
;     -- 3 input functions                    ; 8         ;
;     -- <=2 input functions                  ; 12        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 20        ;
;     -- arithmetic mode                      ; 6         ;
;                                             ;           ;
; Total registers                             ; 8         ;
;     -- Dedicated logic registers            ; 8         ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 39        ;
; Total memory bits                           ; 1024      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 16        ;
; Total fan-out                               ; 289       ;
; Average fan-out                             ; 2.41      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Entity Name                       ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |string_ram                                       ; 26 (26)             ; 8 (8)                     ; 1024        ; 0            ; 0       ; 0         ; 39   ; 0            ; |string_ram                                                                                                  ; simple_dual_port_ram_single_clock ; work         ;
;    |simple_dual_port_ram_single_clock:string_ram| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |string_ram|simple_dual_port_ram_single_clock:string_ram                                                     ; simple_dual_port_ram_single_clock ; work         ;
;       |altsyncram:ram_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |string_ram|simple_dual_port_ram_single_clock:string_ram|altsyncram:ram_rtl_0                                ; altsyncram                        ; work         ;
;          |altsyncram_4tg1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |string_ram|simple_dual_port_ram_single_clock:string_ram|altsyncram:ram_rtl_0|altsyncram_4tg1:auto_generated ; altsyncram_4tg1                   ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; simple_dual_port_ram_single_clock:string_ram|altsyncram:ram_rtl_0|altsyncram_4tg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
+-------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8     ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; state~reg0                             ; 13      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                         ;
+------------------------------------------------------+--------------------------------------------------------+------+
; Register Name                                        ; Megafunction                                           ; Type ;
+------------------------------------------------------+--------------------------------------------------------+------+
; simple_dual_port_ram_single_clock:string_ram|q[0..7] ; simple_dual_port_ram_single_clock:string_ram|ram_rtl_0 ; RAM  ;
+------------------------------------------------------+--------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |string_ram|clear_count[4]~reg0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_dual_port_ram_single_clock:string_ram|altsyncram:ram_rtl_0|altsyncram_4tg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_dual_port_ram_single_clock:string_ram ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                   ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: simple_dual_port_ram_single_clock:string_ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_4tg1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                              ;
+-------------------------------------------+-------------------------------------------------------------------+
; Name                                      ; Value                                                             ;
+-------------------------------------------+-------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                 ;
; Entity Instance                           ; simple_dual_port_ram_single_clock:string_ram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 8                                                                 ;
;     -- NUMWORDS_A                         ; 128                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 8                                                                 ;
;     -- NUMWORDS_B                         ; 128                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                          ;
+-------------------------------------------+-------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 39                          ;
; cycloneiii_ff         ; 8                           ;
;     CLR               ; 1                           ;
;     SCLR              ; 7                           ;
; cycloneiii_lcell_comb ; 27                          ;
;     arith             ; 6                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 5                           ;
;     normal            ; 21                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 6                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.81                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue May 28 03:38:03 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Diploma -c Diploma
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file scan_to_ascii.sv
    Info (12023): Found entity 1: scan_to_ascii File: E:/Diploma/-bachelor/scan_to_ascii.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memory.sv
    Info (12023): Found entity 1: memory File: E:/Diploma/-bachelor/memory.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memory_line.sv
    Info (12023): Found entity 1: memory_line File: E:/Diploma/-bachelor/memory_line.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file schet_param.sv
    Info (12023): Found entity 1: schet_param File: E:/Diploma/-bachelor/schet_param.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb1.sv
    Info (12023): Found entity 1: tb1 File: E:/Diploma/-bachelor/output_files/tb1.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file memory_schet.sv
    Info (12023): Found entity 1: memory_schet File: E:/Diploma/-bachelor/memory_schet.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file del_par.sv
    Info (12023): Found entity 1: del_par File: E:/Diploma/-bachelor/del_par.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb2.sv
    Info (12023): Found entity 1: tb2 File: E:/Diploma/-bachelor/output_files/tb2.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ascii.sv
    Info (12023): Found entity 1: ascii File: E:/Diploma/-bachelor/ascii.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file commands.sv
    Info (12023): Found entity 1: commands File: E:/Diploma/-bachelor/commands.sv Line: 1
Warning (10229): Verilog HDL Expression warning at str_init.sv(14): truncated literal to match 8 bits File: E:/Diploma/-bachelor/str_init.sv Line: 14
Warning (10229): Verilog HDL Expression warning at str_init.sv(15): truncated literal to match 8 bits File: E:/Diploma/-bachelor/str_init.sv Line: 15
Warning (10229): Verilog HDL Expression warning at str_init.sv(16): truncated literal to match 8 bits File: E:/Diploma/-bachelor/str_init.sv Line: 16
Warning (10229): Verilog HDL Expression warning at str_init.sv(18): truncated literal to match 8 bits File: E:/Diploma/-bachelor/str_init.sv Line: 18
Warning (10229): Verilog HDL Expression warning at str_init.sv(19): truncated literal to match 8 bits File: E:/Diploma/-bachelor/str_init.sv Line: 19
Warning (10229): Verilog HDL Expression warning at str_init.sv(21): truncated literal to match 8 bits File: E:/Diploma/-bachelor/str_init.sv Line: 21
Warning (10229): Verilog HDL Expression warning at str_init.sv(22): truncated literal to match 8 bits File: E:/Diploma/-bachelor/str_init.sv Line: 22
Warning (10229): Verilog HDL Expression warning at str_init.sv(23): truncated literal to match 8 bits File: E:/Diploma/-bachelor/str_init.sv Line: 23
Warning (10229): Verilog HDL Expression warning at str_init.sv(24): truncated literal to match 8 bits File: E:/Diploma/-bachelor/str_init.sv Line: 24
Warning (10229): Verilog HDL Expression warning at str_init.sv(25): truncated literal to match 8 bits File: E:/Diploma/-bachelor/str_init.sv Line: 25
Warning (10229): Verilog HDL Expression warning at str_init.sv(26): truncated literal to match 8 bits File: E:/Diploma/-bachelor/str_init.sv Line: 26
Warning (10229): Verilog HDL Expression warning at str_init.sv(27): truncated literal to match 8 bits File: E:/Diploma/-bachelor/str_init.sv Line: 27
Warning (10229): Verilog HDL Expression warning at str_init.sv(28): truncated literal to match 8 bits File: E:/Diploma/-bachelor/str_init.sv Line: 28
Warning (10229): Verilog HDL Expression warning at str_init.sv(29): truncated literal to match 8 bits File: E:/Diploma/-bachelor/str_init.sv Line: 29
Warning (10229): Verilog HDL Expression warning at str_init.sv(30): truncated literal to match 8 bits File: E:/Diploma/-bachelor/str_init.sv Line: 30
Warning (10229): Verilog HDL Expression warning at str_init.sv(31): truncated literal to match 8 bits File: E:/Diploma/-bachelor/str_init.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file str_init.sv
    Info (12023): Found entity 1: str_init File: E:/Diploma/-bachelor/str_init.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_sync.sv
    Info (12023): Found entity 1: vga_sync File: E:/Diploma/-bachelor/vga_sync.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll_inst.v
    Info (12023): Found entity 1: pll_inst File: E:/Diploma/-bachelor/pll_inst.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_test.sv
    Info (12023): Found entity 1: VGA_test File: E:/Diploma/-bachelor/VGA_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboardcontroller.sv
    Info (12023): Found entity 1: KeyboardController File: E:/Diploma/-bachelor/KeyboardController.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb3.sv
    Info (12023): Found entity 1: tb3 File: E:/Diploma/-bachelor/output_files/tb3.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb4.sv
    Info (12023): Found entity 1: tb4 File: E:/Diploma/-bachelor/output_files/tb4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: E:/Diploma/-bachelor/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb5.sv
    Info (12023): Found entity 1: tb5 File: E:/Diploma/-bachelor/output_files/tb5.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file simple_dual_port_ram_single_clock.sv
    Info (12023): Found entity 1: simple_dual_port_ram_single_clock File: E:/Diploma/-bachelor/simple_dual_port_ram_single_clock.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file delay_param.sv
    Info (12023): Found entity 1: delay_param File: E:/Diploma/-bachelor/delay_param.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb6.sv
    Info (12023): Found entity 1: tb6 File: E:/Diploma/-bachelor/output_files/tb6.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file flag_del1.sv
    Info (12023): Found entity 1: flag_del1 File: E:/Diploma/-bachelor/flag_del1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file binary_up_down_counter.sv
    Info (12023): Found entity 1: binary_up_down_counter File: E:/Diploma/-bachelor/binary_up_down_counter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file addr_sum.sv
    Info (12023): Found entity 1: addr_sum File: E:/Diploma/-bachelor/addr_sum.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb7.sv
    Info (12023): Found entity 1: tb7 File: E:/Diploma/-bachelor/output_files/tb7.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ram_use.sv
    Info (12023): Found entity 1: ram_use File: E:/Diploma/-bachelor/ram_use.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb8.sv
    Info (12023): Found entity 1: tb8 File: E:/Diploma/-bachelor/output_files/tb8.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file autoupd.sv
    Info (12023): Found entity 1: autoupd File: E:/Diploma/-bachelor/autoupd.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file tb9.sv
Info (12021): Found 1 design units, including 1 entities, in source file ram_state.sv
    Info (12023): Found entity 1: ram_state File: E:/Diploma/-bachelor/ram_state.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tab_controller.sv
    Info (12023): Found entity 1: tab_controller File: E:/Diploma/-bachelor/tab_controller.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mem_to_disp.sv
    Info (12023): Found entity 1: mem_to_disp File: E:/Diploma/-bachelor/mem_to_disp.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file string_ram.sv
    Info (12023): Found entity 1: string_ram File: E:/Diploma/-bachelor/string_ram.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb9.sv
    Info (12023): Found entity 1: tb9 File: E:/Diploma/-bachelor/output_files/tb9.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file command_worker.sv
    Info (12023): Found entity 1: command_worker File: E:/Diploma/-bachelor/command_worker.sv Line: 3
Info (12127): Elaborating entity "string_ram" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at string_ram.sv(28): truncated value with size 32 to match size of target (7) File: E:/Diploma/-bachelor/string_ram.sv Line: 28
Warning (10230): Verilog HDL assignment warning at string_ram.sv(29): truncated value with size 32 to match size of target (7) File: E:/Diploma/-bachelor/string_ram.sv Line: 29
Warning (10230): Verilog HDL assignment warning at string_ram.sv(33): truncated value with size 32 to match size of target (8) File: E:/Diploma/-bachelor/string_ram.sv Line: 33
Warning (10230): Verilog HDL assignment warning at string_ram.sv(34): truncated value with size 32 to match size of target (1) File: E:/Diploma/-bachelor/string_ram.sv Line: 34
Warning (10230): Verilog HDL assignment warning at string_ram.sv(35): truncated value with size 32 to match size of target (1) File: E:/Diploma/-bachelor/string_ram.sv Line: 35
Info (12128): Elaborating entity "simple_dual_port_ram_single_clock" for hierarchy "simple_dual_port_ram_single_clock:string_ram" File: E:/Diploma/-bachelor/string_ram.sv Line: 14
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "simple_dual_port_ram_single_clock:string_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "simple_dual_port_ram_single_clock:string_ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "simple_dual_port_ram_single_clock:string_ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4tg1.tdf
    Info (12023): Found entity 1: altsyncram_4tg1 File: E:/Diploma/-bachelor/db/altsyncram_4tg1.tdf Line: 28
Info (13000): Registers with preset signals will power-up high File: E:/Diploma/-bachelor/string_ram.sv Line: 9
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file E:/Diploma/-bachelor/output_files/Diploma.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 73 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 19 output pins
    Info (21061): Implemented 26 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4822 megabytes
    Info: Processing ended: Tue May 28 03:38:11 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Diploma/-bachelor/output_files/Diploma.map.smsg.


