INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:09:02 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.623ns  (required time - arrival time)
  Source:                 buffer91/dataReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Destination:            buffer91/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.200ns  (clk rise@10.200ns - clk rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 1.913ns (26.120%)  route 5.411ns (73.880%))
  Logic Levels:           21  (CARRY4=5 LUT3=3 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.683 - 10.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2329, unset)         0.508     0.508    buffer91/clk
                         FDRE                                         r  buffer91/dataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer91/dataReg_reg[4]/Q
                         net (fo=4, unplaced)         0.412     1.146    buffer91/control/Q[4]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.271 r  buffer91/control/Memory[0][4]_i_1__12/O
                         net (fo=12, unplaced)        0.753     2.024    buffer91/control/dataReg_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.067 r  buffer91/control/Memory[0][6]_i_2__2/O
                         net (fo=2, unplaced)         0.255     2.322    buffer91/control/Memory[0][6]_i_2__2_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.365 r  buffer91/control/Memory[0][7]_i_4__0/O
                         net (fo=3, unplaced)         0.262     2.627    buffer91/control/Memory[0][7]_i_4__0_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     2.670 f  buffer91/control/Memory[0][7]_i_2__7/O
                         net (fo=5, unplaced)         0.272     2.942    buffer261/fifo/D[7]
                         LUT5 (Prop_lut5_I4_O)        0.046     2.988 r  buffer261/fifo/transmitValue_i_7__6/O
                         net (fo=1, unplaced)         0.000     2.988    cmpi1/DI[1]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.194     3.182 r  cmpi1/transmitValue_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.007     3.189    cmpi1/transmitValue_reg_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     3.324 r  cmpi1/transmitValue_reg_i_2/CO[0]
                         net (fo=105, unplaced)       0.273     3.597    init92/control/result[0]
                         LUT3 (Prop_lut3_I2_O)        0.127     3.724 r  init92/control/outputValid_i_5__7/O
                         net (fo=54, unplaced)        0.328     4.052    buffer199/fifo/init92_outs
                         LUT6 (Prop_lut6_I1_O)        0.043     4.095 r  buffer199/fifo/dataReg[7]_i_5/O
                         net (fo=13, unplaced)        0.294     4.389    buffer199/fifo/Memory_reg[0][0]_0
                         LUT6 (Prop_lut6_I2_O)        0.043     4.432 r  buffer199/fifo/dataReg[3]_i_1__1/O
                         net (fo=3, unplaced)         0.262     4.694    buffer200/fifo/D[1]
                         LUT5 (Prop_lut5_I1_O)        0.043     4.737 r  buffer200/fifo/Memory[0][0]_i_19/O
                         net (fo=1, unplaced)         0.377     5.114    cmpi11/buffer200_outs[1]
                         LUT6 (Prop_lut6_I3_O)        0.043     5.157 r  cmpi11/Memory[0][0]_i_15/O
                         net (fo=1, unplaced)         0.000     5.157    cmpi11/Memory[0][0]_i_15_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     5.403 r  cmpi11/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, unplaced)         0.007     5.410    cmpi11/Memory_reg[0][0]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.460 r  cmpi11/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.460    cmpi11/Memory_reg[0][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     5.582 r  cmpi11/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=8, unplaced)         0.282     5.864    buffer226/fifo/result[0]
                         LUT6 (Prop_lut6_I5_O)        0.122     5.986 r  buffer226/fifo/i__i_4/O
                         net (fo=7, unplaced)         0.279     6.265    buffer228/fifo/transmitValue_reg
                         LUT6 (Prop_lut6_I3_O)        0.043     6.308 f  buffer228/fifo/B_loadEn_INST_0_i_3/O
                         net (fo=6, unplaced)         0.276     6.584    fork74/control/generateBlocks[1].regblock/transmitValue_i_5__6_0
                         LUT6 (Prop_lut6_I3_O)        0.043     6.627 r  fork74/control/generateBlocks[1].regblock/transmitValue_i_8__1/O
                         net (fo=1, unplaced)         0.244     6.871    fork74/control/generateBlocks[5].regblock/Memory[0][7]_i_3__3_1
                         LUT6 (Prop_lut6_I5_O)        0.043     6.914 r  fork74/control/generateBlocks[5].regblock/transmitValue_i_5__6/O
                         net (fo=4, unplaced)         0.268     7.182    buffer218/fifo/anyBlockStop
                         LUT3 (Prop_lut3_I1_O)        0.047     7.229 r  buffer218/fifo/fullReg_i_5__7/O
                         net (fo=6, unplaced)         0.276     7.505    fork73/control/generateBlocks[1].regblock/transmitValue_reg_4
                         LUT6 (Prop_lut6_I3_O)        0.043     7.548 r  fork73/control/generateBlocks[1].regblock/dataReg[7]_i_1__1/O
                         net (fo=8, unplaced)         0.284     7.832    buffer91/E[0]
                         FDRE                                         r  buffer91/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.200    10.200 r  
                                                      0.000    10.200 r  clk (IN)
                         net (fo=2329, unset)         0.483    10.683    buffer91/clk
                         FDRE                                         r  buffer91/dataReg_reg[0]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.035    10.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    10.455    buffer91/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.455    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  2.623    




