{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462856237683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462856237683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 12:57:17 2016 " "Processing started: Tue May 10 12:57:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462856237683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462856237683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercise -c exercise " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercise -c exercise" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462856237683 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462856237886 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "exercise.v(7) " "Verilog HDL information at exercise.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462856237932 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "exercise.v(32) " "Verilog HDL information at exercise.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462856237932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise.v 5 5 " "Found 5 design units, including 5 entities, in source file exercise.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462856237932 ""} { "Info" "ISGN_ENTITY_NAME" "2 ppcounter " "Found entity 2: ppcounter" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462856237932 ""} { "Info" "ISGN_ENTITY_NAME" "3 bin_to_dec " "Found entity 3: bin_to_dec" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462856237932 ""} { "Info" "ISGN_ENTITY_NAME" "4 display " "Found entity 4: display" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462856237932 ""} { "Info" "ISGN_ENTITY_NAME" "5 exercise " "Found entity 5: exercise" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462856237932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462856237932 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "count packed exercise.v(24) " "Verilog HDL Port Declaration warning at exercise.v(24): data type declaration for \"count\" declares packed dimensions but the port declaration declaration does not" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 24 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1462856237932 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "count exercise.v(23) " "HDL info at exercise.v(23): see declaration for object \"count\"" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 23 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462856237932 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exercise " "Elaborating entity \"exercise\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462856237964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:mod " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:mod\"" {  } { { "exercise.v" "mod" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462856237979 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 exercise.v(15) " "Verilog HDL assignment warning at exercise.v(15): truncated value with size 32 to match size of target (26)" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462856237979 "|exercise|clock_divider:mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ppcounter ppcounter:mod1 " "Elaborating entity \"ppcounter\" for hierarchy \"ppcounter:mod1\"" {  } { { "exercise.v" "mod1" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462856237979 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n exercise.v(25) " "Verilog HDL or VHDL warning at exercise.v(25): object \"n\" assigned a value but never read" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462856237979 "|exercise|ppcounter:mod1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 exercise.v(43) " "Verilog HDL assignment warning at exercise.v(43): truncated value with size 32 to match size of target (7)" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462856237979 "|exercise|ppcounter:mod1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 exercise.v(45) " "Verilog HDL assignment warning at exercise.v(45): truncated value with size 32 to match size of target (7)" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462856237979 "|exercise|ppcounter:mod1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_dec bin_to_dec:mod2 " "Elaborating entity \"bin_to_dec\" for hierarchy \"bin_to_dec:mod2\"" {  } { { "exercise.v" "mod2" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462856238010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 exercise.v(54) " "Verilog HDL assignment warning at exercise.v(54): truncated value with size 4 to match size of target (1)" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462856238010 "|exercise|bin_to_dec:mod2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 exercise.v(55) " "Verilog HDL assignment warning at exercise.v(55): truncated value with size 4 to match size of target (1)" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462856238010 "|exercise|bin_to_dec:mod2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:mod3 " "Elaborating entity \"display\" for hierarchy \"display:mod3\"" {  } { { "exercise.v" "mod3" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462856238010 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "exercise.v(69) " "Verilog HDL Case Statement warning at exercise.v(69): case item expression never matches the case expression" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 69 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1462856238010 "|exercise|display:mod3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "exercise.v(70) " "Verilog HDL Case Statement warning at exercise.v(70): case item expression never matches the case expression" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 70 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1462856238010 "|exercise|display:mod3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "exercise.v(71) " "Verilog HDL Case Statement warning at exercise.v(71): case item expression never matches the case expression" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 71 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1462856238010 "|exercise|display:mod3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "exercise.v(72) " "Verilog HDL Case Statement warning at exercise.v(72): case item expression never matches the case expression" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 72 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1462856238010 "|exercise|display:mod3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "exercise.v(73) " "Verilog HDL Case Statement warning at exercise.v(73): case item expression never matches the case expression" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 73 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1462856238010 "|exercise|display:mod3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "exercise.v(74) " "Verilog HDL Case Statement warning at exercise.v(74): case item expression never matches the case expression" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 74 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1462856238010 "|exercise|display:mod3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "exercise.v(75) " "Verilog HDL Case Statement warning at exercise.v(75): case item expression never matches the case expression" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 75 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1462856238010 "|exercise|display:mod3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "exercise.v(76) " "Verilog HDL Case Statement warning at exercise.v(76): case item expression never matches the case expression" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 76 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1462856238010 "|exercise|display:mod3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "exercise.v(84) " "Verilog HDL Case Statement warning at exercise.v(84): case item expression never matches the case expression" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 84 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1462856238010 "|exercise|display:mod3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "exercise.v(85) " "Verilog HDL Case Statement warning at exercise.v(85): case item expression never matches the case expression" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 85 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1462856238010 "|exercise|display:mod3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "exercise.v(86) " "Verilog HDL Case Statement warning at exercise.v(86): case item expression never matches the case expression" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 86 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1462856238010 "|exercise|display:mod3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "exercise.v(87) " "Verilog HDL Case Statement warning at exercise.v(87): case item expression never matches the case expression" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 87 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1462856238010 "|exercise|display:mod3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "exercise.v(88) " "Verilog HDL Case Statement warning at exercise.v(88): case item expression never matches the case expression" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 88 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1462856238010 "|exercise|display:mod3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "exercise.v(89) " "Verilog HDL Case Statement warning at exercise.v(89): case item expression never matches the case expression" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 89 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1462856238010 "|exercise|display:mod3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "exercise.v(90) " "Verilog HDL Case Statement warning at exercise.v(90): case item expression never matches the case expression" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 90 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1462856238010 "|exercise|display:mod3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "exercise.v(91) " "Verilog HDL Case Statement warning at exercise.v(91): case item expression never matches the case expression" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 91 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1462856238010 "|exercise|display:mod3"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_to_dec:mod2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_to_dec:mod2\|Mod0\"" {  } { { "exercise.v" "Mod0" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462856238291 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1462856238291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_to_dec:mod2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bin_to_dec:mod2\|lpm_divide:Mod0\"" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462856238322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_to_dec:mod2\|lpm_divide:Mod0 " "Instantiated megafunction \"bin_to_dec:mod2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 1 " "Parameter \"LPM_WIDTHN\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462856238322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462856238322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462856238322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462856238322 ""}  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462856238322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_68m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_68m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_68m " "Found entity 1: lpm_divide_68m" {  } { { "db/lpm_divide_68m.tdf" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/db/lpm_divide_68m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462856238369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462856238369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462856238369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462856238369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/db/alt_u_div_p2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462856238385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462856238385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462856238416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462856238416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462856238463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462856238463 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1462856238650 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out\[0\] VCC " "Pin \"seg_out\[0\]\" is stuck at VCC" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462856238681 "|exercise|seg_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out\[1\] VCC " "Pin \"seg_out\[1\]\" is stuck at VCC" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462856238681 "|exercise|seg_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out\[2\] GND " "Pin \"seg_out\[2\]\" is stuck at GND" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462856238681 "|exercise|seg_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out\[3\] GND " "Pin \"seg_out\[3\]\" is stuck at GND" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462856238681 "|exercise|seg_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out\[4\] GND " "Pin \"seg_out\[4\]\" is stuck at GND" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462856238681 "|exercise|seg_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out\[5\] GND " "Pin \"seg_out\[5\]\" is stuck at GND" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462856238681 "|exercise|seg_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out\[6\] GND " "Pin \"seg_out\[6\]\" is stuck at GND" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462856238681 "|exercise|seg_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out\[7\] GND " "Pin \"seg_out\[7\]\" is stuck at GND" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462856238681 "|exercise|seg_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out1\[0\] VCC " "Pin \"seg_out1\[0\]\" is stuck at VCC" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462856238681 "|exercise|seg_out1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out1\[1\] VCC " "Pin \"seg_out1\[1\]\" is stuck at VCC" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462856238681 "|exercise|seg_out1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out1\[5\] GND " "Pin \"seg_out1\[5\]\" is stuck at GND" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462856238681 "|exercise|seg_out1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out1\[6\] GND " "Pin \"seg_out1\[6\]\" is stuck at GND" {  } { { "exercise.v" "" { Text "C:/Users/YZU-CSE/Desktop/exercise/exercise.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462856238681 "|exercise|seg_out1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1462856238681 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1462856238806 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1462856238915 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/YZU-CSE/Desktop/exercise/exercise.map.smsg " "Generated suppressed messages file C:/Users/YZU-CSE/Desktop/exercise/exercise.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1462856238946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462856239056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462856239056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462856239102 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462856239102 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1462856239102 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462856239102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462856239134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 12:57:19 2016 " "Processing ended: Tue May 10 12:57:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462856239134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462856239134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462856239134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462856239134 ""}
