/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire [4:0] _03_;
  reg [2:0] _04_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [10:0] celloutsig_0_35z;
  wire [23:0] celloutsig_0_36z;
  wire [39:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [6:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_80z;
  wire [18:0] celloutsig_0_81z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [3:0] celloutsig_1_11z;
  wire [15:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [11:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [19:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_60z = !(celloutsig_0_44z ? celloutsig_0_33z : celloutsig_0_5z);
  assign celloutsig_0_6z = !(celloutsig_0_5z ? celloutsig_0_3z : celloutsig_0_5z);
  assign celloutsig_0_25z = !(celloutsig_0_15z ? celloutsig_0_3z : celloutsig_0_10z[2]);
  assign celloutsig_1_3z = ~(in_data[109] | celloutsig_1_1z);
  assign celloutsig_0_17z = ~(celloutsig_0_4z | celloutsig_0_4z);
  assign celloutsig_0_32z = ~(celloutsig_0_16z[4] | celloutsig_0_24z);
  assign celloutsig_0_43z = ~((celloutsig_0_29z[3] | celloutsig_0_0z) & celloutsig_0_11z[2]);
  assign celloutsig_1_5z = ~((celloutsig_1_3z | celloutsig_1_3z) & celloutsig_1_0z);
  assign celloutsig_0_68z = celloutsig_0_54z | ~(celloutsig_0_41z);
  assign celloutsig_0_34z = celloutsig_0_2z | ~(celloutsig_0_24z);
  assign celloutsig_0_40z = celloutsig_0_26z | celloutsig_0_5z;
  assign celloutsig_0_64z = celloutsig_0_12z[4] | celloutsig_0_62z;
  assign celloutsig_1_0z = in_data[123] | in_data[140];
  assign celloutsig_1_13z = celloutsig_1_10z | celloutsig_1_9z;
  assign celloutsig_0_22z = celloutsig_0_15z | celloutsig_0_18z;
  assign celloutsig_0_33z = _00_ ^ celloutsig_0_5z;
  assign celloutsig_0_61z = ~(celloutsig_0_23z ^ celloutsig_0_6z);
  reg [4:0] _22_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _22_ <= 5'h00;
    else _22_ <= { celloutsig_0_16z[6:3], celloutsig_0_42z };
  assign { _02_[4:2], _01_, _02_[0] } = _22_;
  reg [4:0] _23_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _23_ <= 5'h00;
    else _23_ <= { in_data[88], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z };
  assign { _03_[4:2], _00_, _03_[0] } = _23_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _04_ <= 3'h0;
    else _04_ <= in_data[80:78];
  assign celloutsig_0_0z = in_data[86:82] === in_data[71:67];
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_2z } === { in_data[4], celloutsig_0_0z };
  assign celloutsig_0_54z = { celloutsig_0_16z[5:4], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_22z } === celloutsig_0_9z[6:2];
  assign celloutsig_0_57z = { celloutsig_0_12z[3:2], celloutsig_0_19z } === { celloutsig_0_43z, _04_, celloutsig_0_34z, celloutsig_0_39z };
  assign celloutsig_0_7z = in_data[90:86] === { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_9z = { celloutsig_1_2z[7:2], celloutsig_1_0z, celloutsig_1_0z } === in_data[163:156];
  assign celloutsig_0_18z = { celloutsig_0_16z[9:1], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_14z } === { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_2z, _04_ };
  assign celloutsig_0_3z = { in_data[41:30], celloutsig_0_2z, celloutsig_0_0z } >= { in_data[8:2], celloutsig_0_0z, celloutsig_0_0z, _04_, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_42z = { celloutsig_0_16z[6], celloutsig_0_12z, celloutsig_0_2z } >= { celloutsig_0_21z[2:0], celloutsig_0_20z, celloutsig_0_33z, celloutsig_0_22z };
  assign celloutsig_0_44z = { celloutsig_0_40z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_26z, celloutsig_0_40z } >= { in_data[44:32], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_62z = { celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_40z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_41z, celloutsig_0_17z } >= { celloutsig_0_20z[3:1], celloutsig_0_61z, _02_[4:2], _01_, _02_[0], _03_[4:2], _00_, _03_[0], celloutsig_0_39z };
  assign celloutsig_0_75z = celloutsig_0_20z[3:1] >= { celloutsig_0_57z, celloutsig_0_26z, celloutsig_0_13z };
  assign celloutsig_1_6z = { in_data[176:142], celloutsig_1_1z } >= { celloutsig_1_4z[17:10], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_4z[13:5], celloutsig_1_3z } >= in_data[186:177];
  assign celloutsig_0_31z = celloutsig_0_16z[3:1] >= _04_;
  assign celloutsig_0_65z = { celloutsig_0_29z, celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_62z, celloutsig_0_40z, celloutsig_0_48z, celloutsig_0_64z, celloutsig_0_29z, celloutsig_0_60z, celloutsig_0_43z } > { celloutsig_0_37z[11:4], celloutsig_0_10z, celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_60z };
  assign celloutsig_0_13z = { _03_[4:2], _00_ } > { celloutsig_0_9z[4:2], celloutsig_0_2z };
  assign celloutsig_1_8z = ! { in_data[144:141], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_28z = { celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_18z } < { celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_26z };
  assign celloutsig_0_48z = celloutsig_0_36z[17:11] % { 1'h1, in_data[23:22], celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_33z, celloutsig_0_7z };
  assign celloutsig_1_19z = { celloutsig_1_16z[11:2], celloutsig_1_16z[3], celloutsig_1_16z[0], celloutsig_1_14z, celloutsig_1_15z } % { 1'h1, celloutsig_1_12z[9:3], celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_5z };
  assign celloutsig_0_29z = { celloutsig_0_10z[1:0], celloutsig_0_7z, celloutsig_0_23z } % { 1'h1, in_data[28:27], celloutsig_0_22z };
  assign celloutsig_1_17z = in_data[126:123] % { 1'h1, celloutsig_1_15z[2:0] };
  assign celloutsig_0_37z = { celloutsig_0_16z[8:0], celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_33z, celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_32z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_11z } * { celloutsig_0_9z[6:2], celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_33z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_33z };
  assign celloutsig_0_80z = - { celloutsig_0_2z, celloutsig_0_65z, celloutsig_0_31z };
  assign celloutsig_0_81z = - { celloutsig_0_80z[1:0], celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_68z, celloutsig_0_32z, celloutsig_0_75z, celloutsig_0_10z, celloutsig_0_39z };
  assign celloutsig_1_15z = - { celloutsig_1_12z[2], celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_35z = ~ { celloutsig_0_9z[4:0], _03_[4:2], _00_, _03_[0], celloutsig_0_25z };
  assign celloutsig_0_16z = ~ { celloutsig_0_10z, celloutsig_0_0z, _03_[4:2], _00_, _03_[0] };
  assign celloutsig_0_21z = ~ { celloutsig_0_9z[4:2], celloutsig_0_19z };
  assign celloutsig_0_39z = & { celloutsig_0_37z[12:11], celloutsig_0_18z };
  assign celloutsig_0_5z = & { celloutsig_0_3z, in_data[89:82] };
  assign celloutsig_1_1z = & { celloutsig_1_0z, in_data[178:155] };
  assign celloutsig_1_18z = & celloutsig_1_4z[15:3];
  assign celloutsig_0_23z = & { _00_, celloutsig_0_18z, celloutsig_0_17z, _03_[4:2], _03_[0], celloutsig_0_6z, celloutsig_0_3z, in_data[89:82] };
  assign celloutsig_0_24z = & { celloutsig_0_16z[8:2], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_10z = celloutsig_1_7z & celloutsig_1_8z;
  assign celloutsig_1_7z = | in_data[180:174];
  assign celloutsig_0_2z = | { _04_, in_data[92:89] };
  assign celloutsig_0_14z = ~^ { in_data[46:44], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_15z = ~^ { in_data[74], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_41z = ^ { celloutsig_0_35z[10:1], celloutsig_0_13z };
  assign celloutsig_0_26z = ^ { celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_7z };
  assign celloutsig_0_27z = ^ { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z, _03_[4:2], _00_, _03_[0], celloutsig_0_25z };
  assign celloutsig_0_36z = { celloutsig_0_27z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_3z } <<< { in_data[2], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_32z, _04_, celloutsig_0_15z, _03_[4:2], _00_, _03_[0], celloutsig_0_17z, celloutsig_0_10z };
  assign celloutsig_1_2z = in_data[124:116] <<< { in_data[143:137], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_12z = { in_data[130:122], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_0z } <<< { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_0_9z = in_data[32:26] <<< in_data[66:60];
  assign celloutsig_0_11z = { celloutsig_0_10z[2:0], celloutsig_0_5z } <<< { celloutsig_0_9z[3:2], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_12z = { _03_[3], _03_[4:2], _00_, _03_[0], celloutsig_0_0z } <<< celloutsig_0_9z;
  assign celloutsig_0_20z = { celloutsig_0_12z[3], celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_5z } <<< { celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_18z };
  assign celloutsig_1_4z = { in_data[129:123], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z } - { in_data[144:126], celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_9z[4:1], celloutsig_0_5z } - { _04_, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_11z - celloutsig_0_10z[4:1];
  always_latch
    if (clkin_data[32]) celloutsig_1_11z = 4'h0;
    else if (!clkin_data[64]) celloutsig_1_11z = { in_data[178:176], celloutsig_1_6z };
  assign { celloutsig_1_16z[9:5], celloutsig_1_16z[2], celloutsig_1_16z[0], celloutsig_1_16z[11:10], celloutsig_1_16z[3], celloutsig_1_16z[4] } = ~ { celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z[8:7], celloutsig_1_1z, celloutsig_1_0z };
  assign _02_[1] = _01_;
  assign _03_[1] = _00_;
  assign celloutsig_1_16z[1] = celloutsig_1_16z[3];
  assign { out_data[128], out_data[112:96], out_data[34:32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
