
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'kja56' on host 'fas-rla-31.fas.sfu.ca' (Linux_x86_64 version 4.18.0-553.97.1.el8_10.x86_64) on Fri Feb 13 16:06:08 PST 2026
INFO: [HLS 200-10] On os "AlmaLinux release 8.10 (Cerulean Leopard)"
INFO: [HLS 200-10] In directory '/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset proj_lab3 
INFO: [HLS 200-10] Opening and resetting project '/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/proj_lab3'.
WARNING: [HLS 200-40] No /local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/proj_lab3/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: set_top kernel_gemm 
INFO: [HLS 200-1510] Running: add_files mm_kernel.cpp 
INFO: [HLS 200-10] Adding design file 'mm_kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb mm_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'mm_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/proj_lab3/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/proj_lab3/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../mm_tb.cpp in debug mode
   Compiling ../../../../mm_kernel.cpp in debug mode
   Generating csim.exe
obj/mm_tb.o: In function `main':
/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/proj_lab3/solution1/csim/build/../../../../mm_tb.cpp:37: undefined reference to `kernel_gemm(float*, float*, float*, float, float)'
collect2: error: ld returned 1 exit status
make: *** [Makefile.rules:393: csim.exe] Error 1
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.33 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.25 seconds; current allocated memory: 195.757 MB.
4
    while executing
"source run_hls.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $arg] "

INFO: [Common 17-206] Exiting vitis_hls at Fri Feb 13 16:06:09 2026...
