
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.04

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: binary_count[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     5    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ _19_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.08    0.28 ^ _19_/X (sky130_fd_sc_hd__o21a_1)
                                         _02_ (net)
                  0.03    0.00    0.28 ^ binary_count[2]$_SDFFE_PN0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.28   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ binary_count[2]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: binary_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: binary_count[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ binary_count[0]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.06    0.30    0.30 v binary_count[0]$_SDFFE_PN0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         binary_out[0] (net)
                  0.06    0.00    0.30 v _25_/A (sky130_fd_sc_hd__ha_1)
     2    0.00    0.04    0.20    0.50 v _25_/COUT (sky130_fd_sc_hd__ha_1)
                                         _11_ (net)
                  0.04    0.00    0.50 v _18_/C (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.20    0.70 v _18_/X (sky130_fd_sc_hd__and3b_2)
                                         _07_ (net)
                  0.04    0.00    0.70 v _19_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.15    0.85 v _19_/X (sky130_fd_sc_hd__o21a_1)
                                         _02_ (net)
                  0.03    0.00    0.85 v binary_count[2]$_SDFFE_PN0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.85   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ binary_count[2]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.11    4.89   library setup time
                                  4.89   data required time
-----------------------------------------------------------------------------
                                  4.89   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  4.04   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: binary_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: binary_count[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ binary_count[0]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.06    0.30    0.30 v binary_count[0]$_SDFFE_PN0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         binary_out[0] (net)
                  0.06    0.00    0.30 v _25_/A (sky130_fd_sc_hd__ha_1)
     2    0.00    0.04    0.20    0.50 v _25_/COUT (sky130_fd_sc_hd__ha_1)
                                         _11_ (net)
                  0.04    0.00    0.50 v _18_/C (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.20    0.70 v _18_/X (sky130_fd_sc_hd__and3b_2)
                                         _07_ (net)
                  0.04    0.00    0.70 v _19_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.15    0.85 v _19_/X (sky130_fd_sc_hd__o21a_1)
                                         _02_ (net)
                  0.03    0.00    0.85 v binary_count[2]$_SDFFE_PN0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.85   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ binary_count[2]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.11    4.89   library setup time
                                  4.89   data required time
-----------------------------------------------------------------------------
                                  4.89   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  4.04   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.44e-05   1.22e-06   3.26e-11   3.56e-05  90.4%
Combinational          2.68e-06   1.10e-06   7.60e-11   3.79e-06   9.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.71e-05   2.32e-06   1.09e-10   3.94e-05 100.0%
                          94.1%       5.9%       0.0%
