

================================================================
== Vitis HLS Report for 'getinstream'
================================================================
* Date:           Sat May 11 22:35:40 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        UserDMA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.533 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_130  |getinstream_Pipeline_VITIS_LOOP_48_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    128|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     140|    240|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    102|    -|
|Register         |        -|    -|     104|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     244|    470|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_130  |getinstream_Pipeline_VITIS_LOOP_48_1  |        0|   0|  140|  240|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |Total                                            |                                      |        0|   0|  140|  240|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln48_fu_172_p2     |         +|   0|  0|  32|          32|           1|
    |sub_i_i38_fu_160_p2    |         +|   0|  0|  33|          33|           2|
    |and_ln1064_fu_230_p2   |       and|   0|  0|   1|           1|           1|
    |ap_condition_107       |       and|   0|  0|   1|           1|           1|
    |empty_fu_178_p2        |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln1064_fu_192_p2  |      icmp|   0|  0|  12|          32|           1|
    |ap_block_state1        |        or|   0|  0|   1|           1|           1|
    |or_ln61_fu_249_p2      |        or|   0|  0|   1|           1|           1|
    |umax_fu_184_p3         |    select|   0|  0|  32|           1|          32|
    |xor_ln1068_fu_224_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln58_fu_244_p2     |       xor|   0|  0|   1|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 128|         136|          75|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  17|          4|    1|          4|
    |ap_done                          |   9|          2|    1|          2|
    |inStreamTop_TREADY_int_regslice  |   9|          2|    1|          2|
    |in_len_V                         |   9|          2|   32|         64|
    |inbuf_write                      |   9|          2|    1|          2|
    |incount47_write                  |   9|          2|    1|          2|
    |s2m_enb_clrsts_c_blk_n           |   9|          2|    1|          2|
    |s2m_err                          |  13|          3|    1|          3|
    |s2m_err_preg                     |   9|          2|    1|          2|
    |s2m_len_c_blk_n                  |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 102|         23|   41|         85|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |   3|   0|    3|          0|
    |ap_done_reg                                                   |   1|   0|    1|          0|
    |grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_130_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1064_reg_287                                           |   1|   0|    1|          0|
    |in_len_V                                                      |  32|   0|   32|          0|
    |in_len_V_load_reg_282                                         |  32|   0|   32|          0|
    |s2m_err_preg                                                  |   1|   0|    1|          0|
    |sub_i_i38_reg_277                                             |  33|   0|   33|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 104|   0|  104|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|           getinstream|  return value|
|inStreamTop_TDATA        |   in|   32|        axis|  inStreamTop_V_data_V|       pointer|
|inStreamTop_TVALID       |   in|    1|        axis|  inStreamTop_V_last_V|       pointer|
|inStreamTop_TREADY       |  out|    1|        axis|  inStreamTop_V_last_V|       pointer|
|inStreamTop_TLAST        |   in|    1|        axis|  inStreamTop_V_last_V|       pointer|
|inStreamTop_TKEEP        |   in|    4|        axis|  inStreamTop_V_keep_V|       pointer|
|inStreamTop_TSTRB        |   in|    4|        axis|  inStreamTop_V_strb_V|       pointer|
|inStreamTop_TUSER        |   in|    7|        axis|  inStreamTop_V_user_V|       pointer|
|in_en_clrsts             |   in|    1|     ap_none|          in_en_clrsts|        scalar|
|in_s2m_len               |   in|   32|     ap_none|            in_s2m_len|        scalar|
|s2m_err                  |  out|    1|      ap_vld|               s2m_err|       pointer|
|s2m_err_ap_vld           |  out|    1|      ap_vld|               s2m_err|       pointer|
|in_Img_width             |   in|   32|     ap_none|          in_Img_width|        scalar|
|inbuf_din                |  out|   33|     ap_fifo|                 inbuf|       pointer|
|inbuf_full_n             |   in|    1|     ap_fifo|                 inbuf|       pointer|
|inbuf_write              |  out|    1|     ap_fifo|                 inbuf|       pointer|
|incount47_din            |  out|   32|     ap_fifo|             incount47|       pointer|
|incount47_full_n         |   in|    1|     ap_fifo|             incount47|       pointer|
|incount47_write          |  out|    1|     ap_fifo|             incount47|       pointer|
|s2m_len_c_din            |  out|   32|     ap_fifo|             s2m_len_c|       pointer|
|s2m_len_c_full_n         |   in|    1|     ap_fifo|             s2m_len_c|       pointer|
|s2m_len_c_write          |  out|    1|     ap_fifo|             s2m_len_c|       pointer|
|s2m_enb_clrsts_c_din     |  out|    1|     ap_fifo|      s2m_enb_clrsts_c|       pointer|
|s2m_enb_clrsts_c_full_n  |   in|    1|     ap_fifo|      s2m_enb_clrsts_c|       pointer|
|s2m_enb_clrsts_c_write   |  out|    1|     ap_fifo|      s2m_enb_clrsts_c|       pointer|
+-------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.53>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in_Img_width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_Img_width"   --->   Operation 4 'read' 'in_Img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_s2m_len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_s2m_len"   --->   Operation 5 'read' 'in_s2m_len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_en_clrsts_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_en_clrsts"   --->   Operation 6 'read' 'in_en_clrsts_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%icmp_ln1064_loc = alloca i64 1"   --->   Operation 7 'alloca' 'icmp_ln1064_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_user_V_loc = alloca i64 1"   --->   Operation 8 'alloca' 'tmp_user_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s2m_enb_clrsts_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.40ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %s2m_enb_clrsts_c, i1 %in_en_clrsts_read"   --->   Operation 10 'write' 'write_ln0' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s2m_len_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.40ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %s2m_len_c, i32 %in_s2m_len_read"   --->   Operation 12 'write' 'write_ln0' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %incount47, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %inStreamTop_V_last_V, i7 %inStreamTop_V_user_V, i4 %inStreamTop_V_strb_V, i4 %inStreamTop_V_keep_V, i32 %inStreamTop_V_data_V, void @empty_10, i32 1, i32 1, void @empty_22, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %in_en_clrsts_read, void %codeRepl, void" [UserDMA/userdma.cpp:47]   --->   Operation 16 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_Img_width_cast = zext i32 %in_Img_width_read"   --->   Operation 17 'zext' 'in_Img_width_cast' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.89ns)   --->   "%sub_i_i38 = add i33 %in_Img_width_cast, i33 8589934591"   --->   Operation 18 'add' 'sub_i_i38' <Predicate = (!in_en_clrsts_read)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_len_V_load = load i32 %in_len_V"   --->   Operation 19 'load' 'in_len_V_load' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.89ns)   --->   "%add_ln48 = add i32 %in_len_V_load, i32 1" [UserDMA/userdma.cpp:48]   --->   Operation 20 'add' 'add_ln48' <Predicate = (!in_en_clrsts_read)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.96ns)   --->   "%empty = icmp_ult  i32 %add_ln48, i32 %in_s2m_len_read" [UserDMA/userdma.cpp:48]   --->   Operation 21 'icmp' 'empty' <Predicate = (!in_en_clrsts_read)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%umax = select i1 %empty, i32 %in_s2m_len_read, i32 %add_ln48" [UserDMA/userdma.cpp:48]   --->   Operation 22 'select' 'umax' <Predicate = (!in_en_clrsts_read)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_59 = wait i32 @_ssdm_op_Wait"   --->   Operation 23 'wait' 'empty_59' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.41ns)   --->   "%call_ln885 = call void @getinstream_Pipeline_VITIS_LOOP_48_1, i32 %in_len_V_load, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i7 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V, i33 %inbuf, i33 %sub_i_i38, i32 %in_s2m_len_read, i32 %incount47, i4 %tmp_user_V_loc, i1 %icmp_ln1064_loc, i32 %width_count"   --->   Operation 24 'call' 'call_ln885' <Predicate = (!in_en_clrsts_read)> <Delay = 3.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [1/1] (1.96ns)   --->   "%icmp_ln1064 = icmp_eq  i32 %umax, i32 1"   --->   Operation 25 'icmp' 'icmp_ln1064' <Predicate = (!in_en_clrsts_read)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.29ns)   --->   "%store_ln885 = store i32 %umax, i32 %in_len_V"   --->   Operation 26 'store' 'store_ln885' <Predicate = (!in_en_clrsts_read)> <Delay = 1.29>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln77 = store i32 0, i32 %in_len_V" [UserDMA/userdma.cpp:77]   --->   Operation 27 'store' 'store_ln77' <Predicate = (in_en_clrsts_read)> <Delay = 1.29>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %s2m_err, i1 0" [UserDMA/userdma.cpp:78]   --->   Operation 28 'write' 'write_ln78' <Predicate = (in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 29 'br' 'br_ln0' <Predicate = (in_en_clrsts_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln885 = call void @getinstream_Pipeline_VITIS_LOOP_48_1, i32 %in_len_V_load, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i7 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V, i33 %inbuf, i33 %sub_i_i38, i32 %in_s2m_len_read, i32 %incount47, i4 %tmp_user_V_loc, i1 %icmp_ln1064_loc, i32 %width_count"   --->   Operation 30 'call' 'call_ln885' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.80>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_user_V_loc_load = load i4 %tmp_user_V_loc"   --->   Operation 31 'load' 'tmp_user_V_loc_load' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%icmp_ln1064_loc_load = load i1 %icmp_ln1064_loc"   --->   Operation 32 'load' 'icmp_ln1064_loc_load' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln61)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %tmp_user_V_loc_load, i32 3"   --->   Operation 33 'bitselect' 'tmp' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln61)   --->   "%xor_ln1068 = xor i1 %tmp, i1 1"   --->   Operation 34 'xor' 'xor_ln1068' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln61)   --->   "%and_ln1064 = and i1 %icmp_ln1064_loc_load, i1 %xor_ln1068"   --->   Operation 35 'and' 'and_ln1064' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln61)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %tmp_user_V_loc_load, i32 2"   --->   Operation 36 'bitselect' 'tmp_3' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln61)   --->   "%xor_ln58 = xor i1 %tmp_3, i1 %icmp_ln1064" [UserDMA/userdma.cpp:58]   --->   Operation 37 'xor' 'xor_ln58' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln61 = or i1 %and_ln1064, i1 %xor_ln58" [UserDMA/userdma.cpp:61]   --->   Operation 38 'or' 'or_ln61' <Predicate = (!in_en_clrsts_read)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %s2m_err, i1 %or_ln61" [UserDMA/userdma.cpp:62]   --->   Operation 39 'write' 'write_ln62' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln76 = br void" [UserDMA/userdma.cpp:76]   --->   Operation 40 'br' 'br_ln76' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln80 = ret" [UserDMA/userdma.cpp:80]   --->   Operation 41 'ret' 'ret_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStreamTop_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_en_clrsts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_s2m_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s2m_err]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ in_Img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ incount47]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s2m_len_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s2m_enb_clrsts_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_len_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ width_count]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_Img_width_read    (read         ) [ 0000]
in_s2m_len_read      (read         ) [ 0010]
in_en_clrsts_read    (read         ) [ 0111]
icmp_ln1064_loc      (alloca       ) [ 0111]
tmp_user_V_loc       (alloca       ) [ 0111]
specinterface_ln0    (specinterface) [ 0000]
write_ln0            (write        ) [ 0000]
specinterface_ln0    (specinterface) [ 0000]
write_ln0            (write        ) [ 0000]
specinterface_ln0    (specinterface) [ 0000]
specinterface_ln0    (specinterface) [ 0000]
specinterface_ln0    (specinterface) [ 0000]
br_ln47              (br           ) [ 0000]
in_Img_width_cast    (zext         ) [ 0000]
sub_i_i38            (add          ) [ 0010]
in_len_V_load        (load         ) [ 0010]
add_ln48             (add          ) [ 0000]
empty                (icmp         ) [ 0000]
umax                 (select       ) [ 0000]
empty_59             (wait         ) [ 0000]
icmp_ln1064          (icmp         ) [ 0011]
store_ln885          (store        ) [ 0000]
store_ln77           (store        ) [ 0000]
write_ln78           (write        ) [ 0000]
br_ln0               (br           ) [ 0000]
call_ln885           (call         ) [ 0000]
tmp_user_V_loc_load  (load         ) [ 0000]
icmp_ln1064_loc_load (load         ) [ 0000]
tmp                  (bitselect    ) [ 0000]
xor_ln1068           (xor          ) [ 0000]
and_ln1064           (and          ) [ 0000]
tmp_3                (bitselect    ) [ 0000]
xor_ln58             (xor          ) [ 0000]
or_ln61              (or           ) [ 0000]
write_ln62           (write        ) [ 0000]
br_ln76              (br           ) [ 0000]
ret_ln80             (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStreamTop_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStreamTop_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStreamTop_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStreamTop_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStreamTop_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_en_clrsts">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_en_clrsts"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_s2m_len">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s2m_len"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s2m_err">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_err"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_Img_width">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_Img_width"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="inbuf">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="incount47">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="incount47"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s2m_len_c">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_len_c"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s2m_enb_clrsts_c">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_enb_clrsts_c"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in_len_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_len_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="width_count">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_count"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getinstream_Pipeline_VITIS_LOOP_48_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="icmp_ln1064_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="icmp_ln1064_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_user_V_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_user_V_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="in_Img_width_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_Img_width_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="in_s2m_len_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_s2m_len_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="in_en_clrsts_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_en_clrsts_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln0_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln0_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/1 write_ln62/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="0" index="3" bw="4" slack="0"/>
<pin id="135" dir="0" index="4" bw="4" slack="0"/>
<pin id="136" dir="0" index="5" bw="7" slack="0"/>
<pin id="137" dir="0" index="6" bw="1" slack="0"/>
<pin id="138" dir="0" index="7" bw="33" slack="0"/>
<pin id="139" dir="0" index="8" bw="33" slack="0"/>
<pin id="140" dir="0" index="9" bw="32" slack="0"/>
<pin id="141" dir="0" index="10" bw="32" slack="0"/>
<pin id="142" dir="0" index="11" bw="4" slack="0"/>
<pin id="143" dir="0" index="12" bw="1" slack="0"/>
<pin id="144" dir="0" index="13" bw="32" slack="0"/>
<pin id="145" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln885/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="in_Img_width_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="in_Img_width_cast/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sub_i_i38_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i38/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="in_len_V_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_len_V_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln48_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="empty_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="umax_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="umax/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln1064_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln885_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln77_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_user_V_loc_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="2"/>
<pin id="212" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_V_loc_load/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln1064_loc_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="2"/>
<pin id="215" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="icmp_ln1064_loc_load/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="0" index="2" bw="3" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="xor_ln1068_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1068/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="and_ln1064_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1064/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="0" index="2" bw="3" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="xor_ln58_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="2"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln58/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="or_ln61_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61/3 "/>
</bind>
</comp>

<comp id="256" class="1005" name="in_s2m_len_read_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_s2m_len_read "/>
</bind>
</comp>

<comp id="261" class="1005" name="in_en_clrsts_read_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="2"/>
<pin id="263" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="in_en_clrsts_read "/>
</bind>
</comp>

<comp id="265" class="1005" name="icmp_ln1064_loc_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln1064_loc "/>
</bind>
</comp>

<comp id="271" class="1005" name="tmp_user_V_loc_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_user_V_loc "/>
</bind>
</comp>

<comp id="277" class="1005" name="sub_i_i38_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="33" slack="1"/>
<pin id="279" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i38 "/>
</bind>
</comp>

<comp id="282" class="1005" name="in_len_V_load_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_len_V_load "/>
</bind>
</comp>

<comp id="287" class="1005" name="icmp_ln1064_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="2"/>
<pin id="289" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1064 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="50" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="100" pin="2"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="52" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="94" pin="2"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="70" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="72" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="146"><net_src comp="68" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="130" pin=4"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="130" pin=5"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="130" pin=6"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="130" pin=7"/></net>

<net id="153"><net_src comp="94" pin="2"/><net_sink comp="130" pin=9"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="130" pin=10"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="130" pin=13"/></net>

<net id="159"><net_src comp="88" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="64" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="166"><net_src comp="160" pin="2"/><net_sink comp="130" pin=8"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="176"><net_src comp="167" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="60" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="94" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="94" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="172" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="184" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="60" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="184" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="221"><net_src comp="74" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="210" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="76" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="78" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="213" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="224" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="74" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="210" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="230" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="244" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="249" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="259"><net_src comp="94" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="130" pin=9"/></net>

<net id="264"><net_src comp="100" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="80" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="130" pin=12"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="274"><net_src comp="84" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="130" pin=11"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="280"><net_src comp="160" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="130" pin=8"/></net>

<net id="285"><net_src comp="167" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="290"><net_src comp="192" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="244" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inStreamTop_V_data_V | {}
	Port: inStreamTop_V_keep_V | {}
	Port: inStreamTop_V_strb_V | {}
	Port: inStreamTop_V_user_V | {}
	Port: inStreamTop_V_last_V | {}
	Port: s2m_err | {1 3 }
	Port: inbuf | {1 2 }
	Port: incount47 | {1 2 }
	Port: s2m_len_c | {1 }
	Port: s2m_enb_clrsts_c | {1 }
	Port: in_len_V | {1 }
	Port: width_count | {1 2 }
 - Input state : 
	Port: getinstream : inStreamTop_V_data_V | {1 2 }
	Port: getinstream : inStreamTop_V_keep_V | {1 2 }
	Port: getinstream : inStreamTop_V_strb_V | {1 2 }
	Port: getinstream : inStreamTop_V_user_V | {1 2 }
	Port: getinstream : inStreamTop_V_last_V | {1 2 }
	Port: getinstream : in_en_clrsts | {1 }
	Port: getinstream : in_s2m_len | {1 }
	Port: getinstream : s2m_err | {}
	Port: getinstream : in_Img_width | {1 }
	Port: getinstream : in_len_V | {1 }
	Port: getinstream : width_count | {1 2 }
  - Chain level:
	State 1
		sub_i_i38 : 1
		add_ln48 : 1
		empty : 2
		umax : 3
		call_ln885 : 2
		icmp_ln1064 : 4
		store_ln885 : 4
	State 2
	State 3
		tmp : 1
		xor_ln1068 : 2
		and_ln1064 : 2
		tmp_3 : 1
		xor_ln58 : 2
		or_ln61 : 2
		write_ln62 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                 |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|
|   call   | grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_130 |   168   |   163   |
|----------|-------------------------------------------------|---------|---------|
|    add   |                 sub_i_i38_fu_160                |    0    |    32   |
|          |                 add_ln48_fu_172                 |    0    |    32   |
|----------|-------------------------------------------------|---------|---------|
|  select  |                   umax_fu_184                   |    0    |    32   |
|----------|-------------------------------------------------|---------|---------|
|   icmp   |                   empty_fu_178                  |    0    |    12   |
|          |                icmp_ln1064_fu_192               |    0    |    12   |
|----------|-------------------------------------------------|---------|---------|
|    xor   |                xor_ln1068_fu_224                |    0    |    1    |
|          |                 xor_ln58_fu_244                 |    0    |    1    |
|----------|-------------------------------------------------|---------|---------|
|    and   |                and_ln1064_fu_230                |    0    |    1    |
|----------|-------------------------------------------------|---------|---------|
|    or    |                  or_ln61_fu_249                 |    0    |    1    |
|----------|-------------------------------------------------|---------|---------|
|          |           in_Img_width_read_read_fu_88          |    0    |    0    |
|   read   |            in_s2m_len_read_read_fu_94           |    0    |    0    |
|          |          in_en_clrsts_read_read_fu_100          |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |              write_ln0_write_fu_106             |    0    |    0    |
|   write  |              write_ln0_write_fu_114             |    0    |    0    |
|          |                 grp_write_fu_122                |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   zext   |             in_Img_width_cast_fu_156            |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
| bitselect|                    tmp_fu_216                   |    0    |    0    |
|          |                   tmp_3_fu_236                  |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   Total  |                                                 |   168   |   287   |
|----------|-------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| icmp_ln1064_loc_reg_265 |    1   |
|   icmp_ln1064_reg_287   |    1   |
|in_en_clrsts_read_reg_261|    1   |
|  in_len_V_load_reg_282  |   32   |
| in_s2m_len_read_reg_256 |   32   |
|    sub_i_i38_reg_277    |   33   |
|  tmp_user_V_loc_reg_271 |    4   |
+-------------------------+--------+
|          Total          |   104  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                 grp_write_fu_122                |  p2  |   2  |   1  |    2   ||    9    |
| grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_130 |  p1  |   2  |  32  |   64   ||    9    |
| grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_130 |  p8  |   2  |  33  |   66   ||    9    |
| grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_130 |  p9  |   2  |  32  |   64   ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                      |      |      |      |   196  ||  5.192  ||    36   |
|-------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   168  |   287  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   36   |
|  Register |    -   |   104  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   272  |   323  |
+-----------+--------+--------+--------+
