// Seed: 2137921103
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  always @(-1 & 1) if ({1{1}}) if (1) id_4 = id_3;
  supply0 id_7 = -1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  input wire id_27;
  inout wire id_26;
  inout wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = !-1;
  wire id_28 = id_11;
  wire id_29;
  wire id_30;
  wor id_31, id_32, id_33, id_34, id_35;
  assign id_32 = 1'b0 - -1;
  module_0 modCall_1 (
      id_34,
      id_28,
      id_20,
      id_33,
      id_25
  );
  wire id_36;
  wire id_37;
  assign id_2[-1] = 1'b0;
  wire id_38;
endmodule
