## For details about GIC, please refer to the GIC PL400 technical reference manual and ARM GIC Architecture Specification V2.0.
 
#type; GIC

#base; GIC  0x03020000

#typeend;
 
#type; GICV

#base; GICVSELF 0x03024000; Virtual interface control block, for the processor that is performing the access
#base; GICV  0x03025000; Virtual interface control block, for the processor selected by address bits [11:9]

#regdef; GICH_HCR; 0x000; RW 0x00000000 Hypervisor Control Register
#regdef; GICH_VTR; 0x004; RO 0x90000003 VGIC Type Register, GICH_VTR on page 3-13
#regdef; GICH_VMCR; 0x008; RW 0x004C0000 Virtual Machine Control Register
#regdef; GICH_MISR; 0x010; RO 0x00000000 Maintenance Interrupt Status Register
#regdef; GICH_EISR0; 0x020; RO 0x00000000 End of Interrupt Status Register
#regdef; GICH_ELSR0; 0x030; RO 0x0000000F Empty List register Status Register
#regdef; GICH_APR0; 0x0F0; RW 0x00000000 Active Priority Register
#regdef; GICH_LR0; 0x100; RW 0x00000000 List Register 0
#regdef; GICH_LR1; 0x104; RW 0x00000000 List Register 1
#regdef; GICH_LR2; 0x108; RW 0x00000000 List Register 2
#regdef; GICH_LR3; 0x10C; RW 0x00000000 List Register 3

#regdef; padding 0; 512; Placeholder for 0x200 alignment

#typeend;

#type; GIC_DISTRIBUTOR; GIC DISTRIBUTOR
#base; GIC_DISTRIBUTOR  0x03021000

#typeend;

#type; GIC_INTERFACE; GIC CPU IF
#base; GIC_INTERFACE 0x03022000

#irq; SGI0 0
#irq; SGI1 1
#irq; SGI2 2
#irq; SGI3 3
#irq; SGI4 4
#irq; SGI5 5
#irq; SGI6 6
#irq; SGI7 7
#irq; SGI8 8
#irq; SGI9 9
#irq; SGI10 10
#irq; SGI11 11
#irq; SGI12 12
#irq; SGI13 13
#irq; SGI14 14
#irq; SGI15 15
#irq; VirtualMaintenanceInterrupt 25
#irq; HypervisorTimer 26
#irq; VirtualTimer 27
#irq; Legacy_nFIQ 28
#irq; SecurePhysicalTimer 29
#irq; NonSecurePhysicalTimer 30
#irq; Legacy_nIRQ 31

#typeend;
