#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5923a788bcf0 .scope module, "memory_tb" "memory_tb" 2 3;
 .timescale 0 0;
v0x5923a78f59a0_0 .var "clk", 0 0;
v0x5923a78f5a60_0 .net "q", 7 0, L_0x5923a78f65d0;  1 drivers
v0x5923a78f5b70_0 .var "reset", 0 0;
v0x5923a78f5c10_0 .var "user", 7 0;
v0x5923a78f5d00_0 .var "userinput", 0 0;
S_0x5923a788be80 .scope module, "m1" "memory" 2 10, 3 3 0, S_0x5923a788bcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "user";
    .port_info 3 /INPUT 1 "userinput";
    .port_info 4 /OUTPUT 8 "q";
v0x5923a78f5440_0 .net "clk", 0 0, v0x5923a78f59a0_0;  1 drivers
v0x5923a78f5500_0 .net "q", 7 0, L_0x5923a78f65d0;  alias, 1 drivers
v0x5923a78f55c0_0 .net "reset", 0 0, v0x5923a78f5b70_0;  1 drivers
v0x5923a78f5690_0 .net "user", 7 0, v0x5923a78f5c10_0;  1 drivers
v0x5923a78f5760_0 .net "userinput", 0 0, v0x5923a78f5d00_0;  1 drivers
v0x5923a78f5850_0 .net "w", 7 0, v0x5923a78f52c0_0;  1 drivers
S_0x5923a78cb5a0 .scope module, "d1" "dff_async_8bit" 3 9, 4 2 0, S_0x5923a788be80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
v0x5923a78f49d0_0 .net "clk", 0 0, v0x5923a78f59a0_0;  alias, 1 drivers
v0x5923a78f4a90_0 .net "d", 7 0, v0x5923a78f52c0_0;  alias, 1 drivers
v0x5923a78f4b70_0 .net "q", 7 0, L_0x5923a78f65d0;  alias, 1 drivers
v0x5923a78f4c30_0 .net "reset", 0 0, v0x5923a78f5b70_0;  alias, 1 drivers
L_0x5923a78f5e40 .part v0x5923a78f52c0_0, 0, 1;
L_0x5923a78f5ee0 .part v0x5923a78f52c0_0, 1, 1;
L_0x5923a78f5f80 .part v0x5923a78f52c0_0, 2, 1;
L_0x5923a78f6020 .part v0x5923a78f52c0_0, 3, 1;
L_0x5923a78f6120 .part v0x5923a78f52c0_0, 4, 1;
L_0x5923a78f61f0 .part v0x5923a78f52c0_0, 5, 1;
L_0x5923a78f6410 .part v0x5923a78f52c0_0, 6, 1;
L_0x5923a78f64b0 .part v0x5923a78f52c0_0, 7, 1;
LS_0x5923a78f65d0_0_0 .concat8 [ 1 1 1 1], v0x5923a78bdaf0_0, v0x5923a78ba100_0, v0x5923a78f2be0_0, v0x5923a78f3150_0;
LS_0x5923a78f65d0_0_4 .concat8 [ 1 1 1 1], v0x5923a78f3720_0, v0x5923a78f3c20_0, v0x5923a78f41c0_0, v0x5923a78f47b0_0;
L_0x5923a78f65d0 .concat8 [ 4 4 0 0], LS_0x5923a78f65d0_0_0, LS_0x5923a78f65d0_0_4;
S_0x5923a78cb780 .scope module, "d1" "dff_async_reset" 4 4, 5 1 0, S_0x5923a78cb5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5923a78bf7d0_0 .net "clk", 0 0, v0x5923a78f59a0_0;  alias, 1 drivers
v0x5923a78be960_0 .net "d", 0 0, L_0x5923a78f5e40;  1 drivers
v0x5923a78bdaf0_0 .var "q", 0 0;
v0x5923a78bcc80_0 .net "reset", 0 0, v0x5923a78f5b70_0;  alias, 1 drivers
E_0x5923a78c67c0/0 .event negedge, v0x5923a78bcc80_0;
E_0x5923a78c67c0/1 .event posedge, v0x5923a78bf7d0_0;
E_0x5923a78c67c0 .event/or E_0x5923a78c67c0/0, E_0x5923a78c67c0/1;
S_0x5923a78f2460 .scope module, "d2" "dff_async_reset" 4 5, 5 1 0, S_0x5923a78cb5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5923a78bbe10_0 .net "clk", 0 0, v0x5923a78f59a0_0;  alias, 1 drivers
v0x5923a78bafa0_0 .net "d", 0 0, L_0x5923a78f5ee0;  1 drivers
v0x5923a78ba100_0 .var "q", 0 0;
v0x5923a78f26c0_0 .net "reset", 0 0, v0x5923a78f5b70_0;  alias, 1 drivers
S_0x5923a78f2820 .scope module, "d3" "dff_async_reset" 4 6, 5 1 0, S_0x5923a78cb5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5923a78f2a30_0 .net "clk", 0 0, v0x5923a78f59a0_0;  alias, 1 drivers
v0x5923a78f2b20_0 .net "d", 0 0, L_0x5923a78f5f80;  1 drivers
v0x5923a78f2be0_0 .var "q", 0 0;
v0x5923a78f2c80_0 .net "reset", 0 0, v0x5923a78f5b70_0;  alias, 1 drivers
S_0x5923a78f2df0 .scope module, "d4" "dff_async_reset" 4 7, 5 1 0, S_0x5923a78cb5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5923a78f2fd0_0 .net "clk", 0 0, v0x5923a78f59a0_0;  alias, 1 drivers
v0x5923a78f3090_0 .net "d", 0 0, L_0x5923a78f6020;  1 drivers
v0x5923a78f3150_0 .var "q", 0 0;
v0x5923a78f3220_0 .net "reset", 0 0, v0x5923a78f5b70_0;  alias, 1 drivers
S_0x5923a78f3370 .scope module, "d5" "dff_async_reset" 4 8, 5 1 0, S_0x5923a78cb5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5923a78f35a0_0 .net "clk", 0 0, v0x5923a78f59a0_0;  alias, 1 drivers
v0x5923a78f3660_0 .net "d", 0 0, L_0x5923a78f6120;  1 drivers
v0x5923a78f3720_0 .var "q", 0 0;
v0x5923a78f37c0_0 .net "reset", 0 0, v0x5923a78f5b70_0;  alias, 1 drivers
S_0x5923a78f3910 .scope module, "d6" "dff_async_reset" 4 9, 5 1 0, S_0x5923a78cb5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5923a78f3aa0_0 .net "clk", 0 0, v0x5923a78f59a0_0;  alias, 1 drivers
v0x5923a78f3b60_0 .net "d", 0 0, L_0x5923a78f61f0;  1 drivers
v0x5923a78f3c20_0 .var "q", 0 0;
v0x5923a78f3cf0_0 .net "reset", 0 0, v0x5923a78f5b70_0;  alias, 1 drivers
S_0x5923a78f3e40 .scope module, "d7" "dff_async_reset" 4 10, 5 1 0, S_0x5923a78cb5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5923a78f4040_0 .net "clk", 0 0, v0x5923a78f59a0_0;  alias, 1 drivers
v0x5923a78f4100_0 .net "d", 0 0, L_0x5923a78f6410;  1 drivers
v0x5923a78f41c0_0 .var "q", 0 0;
v0x5923a78f4290_0 .net "reset", 0 0, v0x5923a78f5b70_0;  alias, 1 drivers
S_0x5923a78f43e0 .scope module, "d8" "dff_async_reset" 4 11, 5 1 0, S_0x5923a78cb5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5923a78f4630_0 .net "clk", 0 0, v0x5923a78f59a0_0;  alias, 1 drivers
v0x5923a78f46f0_0 .net "d", 0 0, L_0x5923a78f64b0;  1 drivers
v0x5923a78f47b0_0 .var "q", 0 0;
v0x5923a78f4880_0 .net "reset", 0 0, v0x5923a78f5b70_0;  alias, 1 drivers
S_0x5923a78f4d80 .scope module, "m1" "mux2to1_8bit" 3 8, 6 1 0, S_0x5923a788be80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "D0";
    .port_info 1 /INPUT 8 "D1";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 8 "Y";
L_0x7194b222e018 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5923a78f5010_0 .net "D0", 7 0, L_0x7194b222e018;  1 drivers
v0x5923a78f5110_0 .net "D1", 7 0, v0x5923a78f5c10_0;  alias, 1 drivers
v0x5923a78f51f0_0 .net "S", 0 0, v0x5923a78f5d00_0;  alias, 1 drivers
v0x5923a78f52c0_0 .var "Y", 7 0;
E_0x5923a78c5f00 .event edge, v0x5923a78f51f0_0, v0x5923a78f5110_0, v0x5923a78f5010_0;
    .scope S_0x5923a78f4d80;
T_0 ;
    %wait E_0x5923a78c5f00;
    %load/vec4 v0x5923a78f51f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5923a78f5110_0;
    %store/vec4 v0x5923a78f52c0_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5923a78f5010_0;
    %store/vec4 v0x5923a78f52c0_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5923a78cb780;
T_1 ;
    %wait E_0x5923a78c67c0;
    %load/vec4 v0x5923a78bcc80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5923a78bdaf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5923a78be960_0;
    %assign/vec4 v0x5923a78bdaf0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5923a78f2460;
T_2 ;
    %wait E_0x5923a78c67c0;
    %load/vec4 v0x5923a78f26c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5923a78ba100_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5923a78bafa0_0;
    %assign/vec4 v0x5923a78ba100_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5923a78f2820;
T_3 ;
    %wait E_0x5923a78c67c0;
    %load/vec4 v0x5923a78f2c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5923a78f2be0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5923a78f2b20_0;
    %assign/vec4 v0x5923a78f2be0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5923a78f2df0;
T_4 ;
    %wait E_0x5923a78c67c0;
    %load/vec4 v0x5923a78f3220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5923a78f3150_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5923a78f3090_0;
    %assign/vec4 v0x5923a78f3150_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5923a78f3370;
T_5 ;
    %wait E_0x5923a78c67c0;
    %load/vec4 v0x5923a78f37c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5923a78f3720_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5923a78f3660_0;
    %assign/vec4 v0x5923a78f3720_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5923a78f3910;
T_6 ;
    %wait E_0x5923a78c67c0;
    %load/vec4 v0x5923a78f3cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5923a78f3c20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5923a78f3b60_0;
    %assign/vec4 v0x5923a78f3c20_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5923a78f3e40;
T_7 ;
    %wait E_0x5923a78c67c0;
    %load/vec4 v0x5923a78f4290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5923a78f41c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5923a78f4100_0;
    %assign/vec4 v0x5923a78f41c0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5923a78f43e0;
T_8 ;
    %wait E_0x5923a78c67c0;
    %load/vec4 v0x5923a78f4880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5923a78f47b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5923a78f46f0_0;
    %assign/vec4 v0x5923a78f47b0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5923a788bcf0;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x5923a78f59a0_0;
    %inv;
    %store/vec4 v0x5923a78f59a0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5923a788bcf0;
T_10 ;
    %vpi_call 2 16 "$dumpfile", "memory.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5923a788bcf0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5923a78f59a0_0, 0, 1;
    %pushi/vec4 197, 0, 8;
    %store/vec4 v0x5923a78f5c10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5923a78f5b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5923a78f5d00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 245, 0, 8;
    %store/vec4 v0x5923a78f5c10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5923a78f5b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5923a78f5d00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 245, 0, 8;
    %store/vec4 v0x5923a78f5c10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5923a78f5b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5923a78f5d00_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 245, 0, 8;
    %store/vec4 v0x5923a78f5c10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5923a78f5b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5923a78f5d00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x5923a78f5c10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5923a78f5b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5923a78f5d00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x5923a78f5c10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5923a78f5b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5923a78f5d00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x5923a78f5c10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5923a78f5b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5923a78f5d00_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x5923a78f5c10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5923a78f5b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5923a78f5d00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x5923a78f5c10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5923a78f5b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5923a78f5d00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x5923a78f5c10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5923a78f5b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5923a78f5d00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x5923a78f5c10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5923a78f5b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5923a78f5d00_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5923a788bcf0;
T_11 ;
    %vpi_call 2 35 "$monitor", "Time: %0d, clk: %b, reset: %b, userinput: %b, user: %8b, q: %8b", $time, v0x5923a78f59a0_0, v0x5923a78f5b70_0, v0x5923a78f5d00_0, v0x5923a78f5c10_0, v0x5923a78f5a60_0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbench_memory.v";
    "./memory.v";
    "./dff_8bit.v";
    "./dff_async.v";
    "./mux2_1.v";
