\hypertarget{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular}{}\doxysection{ADC Extended Internal HAL driver trigger selection for regular group}
\label{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular}\index{ADC Extended Internal HAL driver trigger selection for regular group@{ADC Extended Internal HAL driver trigger selection for regular group}}
Collaboration diagram for ADC Extended Internal HAL driver trigger selection for regular group\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga241251bb419e25ad3b7bf895c86e5510}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gacae72c954c422badc90bb0b4d0d20815}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC2}}~((uint32\+\_\+t)(                                      \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga3f20bd007866e3f97a3eceacba8b9dab}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T2\+\_\+\+CC2}}~((uint32\+\_\+t)(                   \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga0ba310c2b48bef9a7efb244a057c743b}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T3\+\_\+\+TRGO}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}}                                      ))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga3d6eef4340707c90a8a03f13915fe33b}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T4\+\_\+\+CC4}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gadfcac1a0321bd4432987ac219f6bb910}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+EXT\+\_\+\+IT11}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}                   ))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gaa2365f240e11b187842056429aa59dc0}{ADC1\+\_\+2\+\_\+3\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC3}}~((uint32\+\_\+t)(                   \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}                   ))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gacdbff56063c173892cb85570e6075eca}{ADC1\+\_\+2\+\_\+3\+\_\+\+SWSTART}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gaa2365f240e11b187842056429aa59dc0}\label{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gaa2365f240e11b187842056429aa59dc0}} 
\index{ADC Extended Internal HAL driver trigger selection for regular group@{ADC Extended Internal HAL driver trigger selection for regular group}!ADC1\_2\_3\_EXTERNALTRIG\_T1\_CC3@{ADC1\_2\_3\_EXTERNALTRIG\_T1\_CC3}}
\index{ADC1\_2\_3\_EXTERNALTRIG\_T1\_CC3@{ADC1\_2\_3\_EXTERNALTRIG\_T1\_CC3}!ADC Extended Internal HAL driver trigger selection for regular group@{ADC Extended Internal HAL driver trigger selection for regular group}}
\doxysubsubsection{\texorpdfstring{ADC1\_2\_3\_EXTERNALTRIG\_T1\_CC3}{ADC1\_2\_3\_EXTERNALTRIG\_T1\_CC3}}
{\footnotesize\ttfamily \#define ADC1\+\_\+2\+\_\+3\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC3~((uint32\+\_\+t)(                   \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}                   ))}



Definition at line 313 of file stm32f1xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\Hypertarget{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gacdbff56063c173892cb85570e6075eca}\label{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gacdbff56063c173892cb85570e6075eca}} 
\index{ADC Extended Internal HAL driver trigger selection for regular group@{ADC Extended Internal HAL driver trigger selection for regular group}!ADC1\_2\_3\_SWSTART@{ADC1\_2\_3\_SWSTART}}
\index{ADC1\_2\_3\_SWSTART@{ADC1\_2\_3\_SWSTART}!ADC Extended Internal HAL driver trigger selection for regular group@{ADC Extended Internal HAL driver trigger selection for regular group}}
\doxysubsubsection{\texorpdfstring{ADC1\_2\_3\_SWSTART}{ADC1\_2\_3\_SWSTART}}
{\footnotesize\ttfamily \#define ADC1\+\_\+2\+\_\+3\+\_\+\+SWSTART~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))}



Definition at line 314 of file stm32f1xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\Hypertarget{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gadfcac1a0321bd4432987ac219f6bb910}\label{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gadfcac1a0321bd4432987ac219f6bb910}} 
\index{ADC Extended Internal HAL driver trigger selection for regular group@{ADC Extended Internal HAL driver trigger selection for regular group}!ADC1\_2\_EXTERNALTRIG\_EXT\_IT11@{ADC1\_2\_EXTERNALTRIG\_EXT\_IT11}}
\index{ADC1\_2\_EXTERNALTRIG\_EXT\_IT11@{ADC1\_2\_EXTERNALTRIG\_EXT\_IT11}!ADC Extended Internal HAL driver trigger selection for regular group@{ADC Extended Internal HAL driver trigger selection for regular group}}
\doxysubsubsection{\texorpdfstring{ADC1\_2\_EXTERNALTRIG\_EXT\_IT11}{ADC1\_2\_EXTERNALTRIG\_EXT\_IT11}}
{\footnotesize\ttfamily \#define ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+EXT\+\_\+\+IT11~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}                   ))}



Definition at line 295 of file stm32f1xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\Hypertarget{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga241251bb419e25ad3b7bf895c86e5510}\label{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga241251bb419e25ad3b7bf895c86e5510}} 
\index{ADC Extended Internal HAL driver trigger selection for regular group@{ADC Extended Internal HAL driver trigger selection for regular group}!ADC1\_2\_EXTERNALTRIG\_T1\_CC1@{ADC1\_2\_EXTERNALTRIG\_T1\_CC1}}
\index{ADC1\_2\_EXTERNALTRIG\_T1\_CC1@{ADC1\_2\_EXTERNALTRIG\_T1\_CC1}!ADC Extended Internal HAL driver trigger selection for regular group@{ADC Extended Internal HAL driver trigger selection for regular group}}
\doxysubsubsection{\texorpdfstring{ADC1\_2\_EXTERNALTRIG\_T1\_CC1}{ADC1\_2\_EXTERNALTRIG\_T1\_CC1}}
{\footnotesize\ttfamily \#define ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC1~0x00000000U}



Definition at line 290 of file stm32f1xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\Hypertarget{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gacae72c954c422badc90bb0b4d0d20815}\label{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gacae72c954c422badc90bb0b4d0d20815}} 
\index{ADC Extended Internal HAL driver trigger selection for regular group@{ADC Extended Internal HAL driver trigger selection for regular group}!ADC1\_2\_EXTERNALTRIG\_T1\_CC2@{ADC1\_2\_EXTERNALTRIG\_T1\_CC2}}
\index{ADC1\_2\_EXTERNALTRIG\_T1\_CC2@{ADC1\_2\_EXTERNALTRIG\_T1\_CC2}!ADC Extended Internal HAL driver trigger selection for regular group@{ADC Extended Internal HAL driver trigger selection for regular group}}
\doxysubsubsection{\texorpdfstring{ADC1\_2\_EXTERNALTRIG\_T1\_CC2}{ADC1\_2\_EXTERNALTRIG\_T1\_CC2}}
{\footnotesize\ttfamily \#define ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC2~((uint32\+\_\+t)(                                      \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))}



Definition at line 291 of file stm32f1xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\Hypertarget{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga3f20bd007866e3f97a3eceacba8b9dab}\label{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga3f20bd007866e3f97a3eceacba8b9dab}} 
\index{ADC Extended Internal HAL driver trigger selection for regular group@{ADC Extended Internal HAL driver trigger selection for regular group}!ADC1\_2\_EXTERNALTRIG\_T2\_CC2@{ADC1\_2\_EXTERNALTRIG\_T2\_CC2}}
\index{ADC1\_2\_EXTERNALTRIG\_T2\_CC2@{ADC1\_2\_EXTERNALTRIG\_T2\_CC2}!ADC Extended Internal HAL driver trigger selection for regular group@{ADC Extended Internal HAL driver trigger selection for regular group}}
\doxysubsubsection{\texorpdfstring{ADC1\_2\_EXTERNALTRIG\_T2\_CC2}{ADC1\_2\_EXTERNALTRIG\_T2\_CC2}}
{\footnotesize\ttfamily \#define ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T2\+\_\+\+CC2~((uint32\+\_\+t)(                   \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))}



Definition at line 292 of file stm32f1xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\Hypertarget{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga0ba310c2b48bef9a7efb244a057c743b}\label{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga0ba310c2b48bef9a7efb244a057c743b}} 
\index{ADC Extended Internal HAL driver trigger selection for regular group@{ADC Extended Internal HAL driver trigger selection for regular group}!ADC1\_2\_EXTERNALTRIG\_T3\_TRGO@{ADC1\_2\_EXTERNALTRIG\_T3\_TRGO}}
\index{ADC1\_2\_EXTERNALTRIG\_T3\_TRGO@{ADC1\_2\_EXTERNALTRIG\_T3\_TRGO}!ADC Extended Internal HAL driver trigger selection for regular group@{ADC Extended Internal HAL driver trigger selection for regular group}}
\doxysubsubsection{\texorpdfstring{ADC1\_2\_EXTERNALTRIG\_T3\_TRGO}{ADC1\_2\_EXTERNALTRIG\_T3\_TRGO}}
{\footnotesize\ttfamily \#define ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T3\+\_\+\+TRGO~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}}                                      ))}



Definition at line 293 of file stm32f1xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\Hypertarget{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga3d6eef4340707c90a8a03f13915fe33b}\label{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga3d6eef4340707c90a8a03f13915fe33b}} 
\index{ADC Extended Internal HAL driver trigger selection for regular group@{ADC Extended Internal HAL driver trigger selection for regular group}!ADC1\_2\_EXTERNALTRIG\_T4\_CC4@{ADC1\_2\_EXTERNALTRIG\_T4\_CC4}}
\index{ADC1\_2\_EXTERNALTRIG\_T4\_CC4@{ADC1\_2\_EXTERNALTRIG\_T4\_CC4}!ADC Extended Internal HAL driver trigger selection for regular group@{ADC Extended Internal HAL driver trigger selection for regular group}}
\doxysubsubsection{\texorpdfstring{ADC1\_2\_EXTERNALTRIG\_T4\_CC4}{ADC1\_2\_EXTERNALTRIG\_T4\_CC4}}
{\footnotesize\ttfamily \#define ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T4\+\_\+\+CC4~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))}



Definition at line 294 of file stm32f1xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

