Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc5cad188b0a415bb7667ec036ea6013 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_tb_behav xil_defaultlib.gcd_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2g
Compiling module xil_defaultlib.register(N=4)
Compiling module xil_defaultlib.gcd_datapath
Compiling module xil_defaultlib.gcd_control
Compiling module xil_defaultlib.gcd
Compiling module xil_defaultlib.gcd_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_tb_behav
