$date
	Fri Mar 28 13:43:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module eightbitReg_tb $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # data_in [7:0] $end
$var reg 1 $ load $end
$var reg 1 % reset $end
$scope module inst1 $end
$var wire 1 " clk $end
$var wire 8 & data_in [7:0] $end
$var wire 1 $ load $end
$var wire 1 % reset $end
$var wire 8 ' Y [7:0] $end
$var reg 8 ( data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
bx '
b0 &
0%
0$
b0 #
0"
bx !
$end
#50
1"
#70
1%
#100
0"
#150
b0 '
b0 !
b0 (
1"
#170
b10000001 '
1$
b10000001 #
b10000001 &
0%
#200
0"
#250
b10000001 !
b10000001 (
1"
#270
b10000001 '
0$
b0 #
b0 &
#300
0"
#350
1"
#400
0"
#450
1"
#500
0"
#550
1"
#600
0"
#650
1"
#700
0"
#750
1"
#770
