;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-123
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, 106
	SUB <121, 106
	SUB -802, -10
	SUB 800, @101
	SUB -207, -0
	DJN 300, 90
	SUB 12, @15
	DJN 300, 90
	SUB 0, 382
	SPL 0, <382
	SUB @12, @10
	SPL @102, -100
	SPL 0, <332
	SUB -802, -10
	CMP 130, 9
	CMP 130, 9
	SPL 0, <382
	SPL 300, 90
	ADD -30, 9
	SLT -10, 0
	SPL 0, -33
	ADD 130, 9
	SUB 130, 9
	ADD -30, 9
	JMP @72, #200
	SUB @127, 153
	SUB #0, -33
	SUB 12, @10
	SUB -207, -0
	SPL 0, <382
	SPL 0, <382
	SUB @127, 153
	SUB @127, 153
	JMP @72, #200
	SUB 70, <2
	SUB @127, 153
	ADD -30, 9
	DJN 300, 90
	SUB 800, @101
	SUB 12, @15
	SPL 0, <332
	SUB 12, @15
	SUB #102, -100
	MOV -7, <-20
	ADD 210, 30
