// Seed: 3772795824
module module_0 (
    input tri0 id_0,
    output tri id_1,
    input wand id_2,
    output uwire id_3,
    input wand id_4,
    input supply0 id_5,
    output tri1 id_6,
    output tri id_7,
    output supply0 id_8,
    input tri0 id_9,
    input uwire id_10,
    output tri0 id_11,
    output wor id_12,
    input tri0 id_13,
    output uwire id_14,
    input tri1 id_15,
    output supply0 id_16,
    output wire id_17,
    input wire id_18
);
  generate
    wire id_20;
  endgenerate
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    input wire id_2,
    input wand id_3,
    output tri0 id_4,
    input logic id_5,
    output tri0 id_6,
    input supply1 id_7
    , id_14,
    output supply0 id_8,
    output uwire id_9,
    input uwire id_10,
    input wire id_11,
    output wand id_12
);
  assign id_8 = id_10;
  wire id_15 = id_14;
  generate
    always force id_8 = id_5;
  endgenerate
  module_0(
      id_3,
      id_6,
      id_11,
      id_4,
      id_2,
      id_2,
      id_0,
      id_4,
      id_1,
      id_10,
      id_3,
      id_4,
      id_8,
      id_7,
      id_8,
      id_11,
      id_4,
      id_12,
      id_3
  );
endmodule
