

================================================================
== Vivado HLS Report for 'cnn_conv_d64x64_k3x3'
================================================================
* Date:           Sat Apr 03 13:24:14 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        cnn_conv_d64x64_k3x3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4183|  4183|  4184|  4184|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-----+-----+-----+-----+----------+
        |                            |                 |  Latency  |  Interval | Pipeline |
        |          Instance          |      Module     | min | max | min | max |   Type   |
        +----------------------------+-----------------+-----+-----+-----+-----+----------+
        |grp_fixed_point_mul_fu_531  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_538  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_545  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_552  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_559  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_567  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_575  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_582  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_590  |fixed_point_mul  |    7|    7|    1|    1| function |
        +----------------------------+-----------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2|     2|         2|          1|          1|     2|    yes   |
        |- Loop 2  |    64|    64|         2|          1|          1|    64|    yes   |
        |- Loop 3  |     4|     4|         2|          1|          1|     4|    yes   |
        |- Loop 4  |  4105|  4105|        11|          1|          1|  4096|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 22
* Pipeline: 4
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 2, States = { 8 9 }
  Pipeline-3: II = 1, D = 11, States = { 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	10  / (exitcond_flatten)
	9  / (!exitcond_flatten)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	22  / (exitcond_flatten8)
	13  / (!exitcond_flatten8)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	11  / true
22 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: StgValue_23 (25)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_8), !map !65

ST_1: StgValue_24 (26)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_7), !map !71

ST_1: StgValue_25 (27)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_6), !map !77

ST_1: StgValue_26 (28)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_5), !map !83

ST_1: StgValue_27 (29)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_4), !map !89

ST_1: StgValue_28 (30)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_3), !map !95

ST_1: StgValue_29 (31)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2), !map !101

ST_1: StgValue_30 (32)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1), !map !107

ST_1: StgValue_31 (33)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0), !map !113

ST_1: StgValue_32 (34)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !119

ST_1: StgValue_33 (35)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !123

ST_1: StgValue_34 (36)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !127

ST_1: StgValue_35 (37)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !131

ST_1: StgValue_36 (38)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !135

ST_1: StgValue_37 (39)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !139

ST_1: StgValue_38 (40)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !143

ST_1: StgValue_39 (41)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !147

ST_1: StgValue_40 (42)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !151

ST_1: StgValue_41 (43)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !155

ST_1: StgValue_42 (44)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !159

ST_1: StgValue_43 (45)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !163

ST_1: StgValue_44 (46)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !167

ST_1: StgValue_45 (47)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !171

ST_1: StgValue_46 (48)  [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ctrl), !map !175

ST_1: StgValue_47 (49)  [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @cnn_conv_d64x64_k3x3_1) nounwind

ST_1: ctrl_read (50)  [1/1] 1.00ns
:25  %ctrl_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ctrl)

ST_1: lineBuffer_0 (51)  [1/1] 2.71ns  loc: cnn_conv_d64x64_k3x3/core.cpp:87
:26  %lineBuffer_0 = alloca [64 x i32], align 4

ST_1: lineBuffer_1 (52)  [1/1] 2.71ns  loc: cnn_conv_d64x64_k3x3/core.cpp:87
:27  %lineBuffer_1 = alloca [64 x i32], align 4

ST_1: StgValue_51 (53)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:79
:28  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_52 (54)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:80
:29  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_53 (55)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:81
:30  call void (...)* @_ssdm_op_SpecInterface(i32 %ctrl, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_54 (56)  [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecInterface(i32* %kernel_0, i32* %kernel_1, i32* %kernel_2, i32* %kernel_3, i32* %kernel_4, i32* %kernel_5, i32* %kernel_6, i32* %kernel_7, i32* %kernel_8, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_55 (57)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:83
:32  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_56 (58)  [1/1] 1.57ns  loc: cnn_conv_d64x64_k3x3/core.cpp:95
:33  br label %1


 <State 2>: 3.34ns
ST_2: x (60)  [1/1] 0.00ns
:0  %x = phi i7 [ 62, %0 ], [ %x_1, %2 ]

ST_2: exitcond1 (61)  [1/1] 1.97ns  loc: cnn_conv_d64x64_k3x3/core.cpp:95
:1  %exitcond1 = icmp eq i7 %x, -64

ST_2: StgValue_59 (62)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:95
:2  br i1 %exitcond1, label %.preheader86.0.preheader, label %2

ST_2: empty_5 (68)  [2/2] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:97
:4  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_2: x_1 (73)  [1/1] 1.72ns  loc: cnn_conv_d64x64_k3x3/core.cpp:95
:9  %x_1 = add i7 %x, 1


 <State 3>: 2.71ns
ST_3: x_cast (64)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:95
:0  %x_cast = zext i7 %x to i32

ST_3: empty (65)  [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_3: tmp (66)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:95
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_3: StgValue_65 (67)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:96
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: empty_5 (68)  [1/2] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:97
:4  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_3: tmp_data_V (69)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:97
:5  %tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_5, 0

ST_3: lineBuffer_0_addr (70)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:95
:6  %lineBuffer_0_addr = getelementptr [64 x i32]* %lineBuffer_0, i32 0, i32 %x_cast

ST_3: StgValue_69 (71)  [1/1] 2.71ns  loc: cnn_conv_d64x64_k3x3/core.cpp:98
:7  store i32 %tmp_data_V, i32* %lineBuffer_0_addr, align 4

ST_3: empty_6 (72)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:99
:8  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)

ST_3: StgValue_71 (74)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:95
:10  br label %1


 <State 4>: 1.57ns
ST_4: StgValue_72 (76)  [1/1] 1.57ns  loc: cnn_conv_d64x64_k3x3/core.cpp:103
.preheader86.0.preheader:0  br label %.preheader86.0


 <State 5>: 3.34ns
ST_5: x1 (78)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:103
.preheader86.0:0  %x1 = phi i7 [ %x_2, %3 ], [ 0, %.preheader86.0.preheader ]

ST_5: exitcond4 (79)  [1/1] 1.97ns  loc: cnn_conv_d64x64_k3x3/core.cpp:103
.preheader86.0:1  %exitcond4 = icmp eq i7 %x1, -64

ST_5: x_2 (80)  [1/1] 1.72ns  loc: cnn_conv_d64x64_k3x3/core.cpp:103
.preheader86.0:2  %x_2 = add i7 %x1, 1

ST_5: StgValue_76 (81)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:103
.preheader86.0:3  br i1 %exitcond4, label %.preheader84.preheader, label %3

ST_5: empty_8 (87)  [2/2] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:105
:4  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)


 <State 6>: 2.71ns
ST_6: x1_cast (83)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:103
:0  %x1_cast = zext i7 %x1 to i32

ST_6: empty_7 (84)  [1/1] 0.00ns
:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_6: tmp_1 (85)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:103
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_6: StgValue_81 (86)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:104
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_6: empty_8 (87)  [1/2] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:105
:4  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_6: tmp_data_V_1 (88)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:105
:5  %tmp_data_V_1 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_8, 0

ST_6: lineBuffer_1_addr (89)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:103
:6  %lineBuffer_1_addr = getelementptr [64 x i32]* %lineBuffer_1, i32 0, i32 %x1_cast

ST_6: StgValue_85 (90)  [1/1] 2.71ns  loc: cnn_conv_d64x64_k3x3/core.cpp:106
:7  store i32 %tmp_data_V_1, i32* %lineBuffer_1_addr, align 4

ST_6: empty_9 (91)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:107
:8  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1)

ST_6: StgValue_87 (92)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:103
:9  br label %.preheader86.0


 <State 7>: 1.57ns
ST_7: window_2_2 (94)  [1/1] 0.00ns
.preheader84.preheader:0  %window_2_2 = alloca i32

ST_7: StgValue_89 (95)  [1/1] 1.57ns
.preheader84.preheader:1  br label %.preheader84


 <State 8>: 6.24ns
ST_8: indvar_flatten (97)  [1/1] 0.00ns
.preheader84:0  %indvar_flatten = phi i3 [ %indvar_flatten_next, %.preheader85 ], [ 0, %.preheader84.preheader ]

ST_8: y3 (98)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader84:1  %y3 = phi i2 [ %tmp_2_mid2_v, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: window_2_1_1 (99)  [1/1] 0.00ns
.preheader84:2  %window_2_1_1 = phi i32 [ %window_2_2_7, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: window_1_2_1 (100)  [1/1] 0.00ns
.preheader84:3  %window_1_2_1 = phi i32 [ %window_2_2_8, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: window_1_1_1 (101)  [1/1] 0.00ns
.preheader84:4  %window_1_1_1 = phi i32 [ %window_2_2_9, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: x4 (102)  [1/1] 0.00ns
.preheader84:5  %x4 = phi i2 [ %x_3, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: exitcond_flatten (103)  [1/1] 1.62ns
.preheader84:6  %exitcond_flatten = icmp eq i3 %indvar_flatten, -4

ST_8: indvar_flatten_next (104)  [1/1] 0.80ns
.preheader84:7  %indvar_flatten_next = add i3 %indvar_flatten, 1

ST_8: StgValue_98 (105)  [1/1] 0.00ns
.preheader84:8  br i1 %exitcond_flatten, label %.preheader83.preheader, label %.preheader85

ST_8: exitcond (109)  [1/1] 1.36ns  loc: cnn_conv_d64x64_k3x3/core.cpp:115
.preheader85:2  %exitcond = icmp eq i2 %x4, -1

ST_8: x4_mid2 (110)  [1/1] 1.37ns  loc: cnn_conv_d64x64_k3x3/core.cpp:115
.preheader85:3  %x4_mid2 = select i1 %exitcond, i2 1, i2 %x4

ST_8: y9 (111)  [1/1] 0.80ns  loc: cnn_conv_d64x64_k3x3/core.cpp:114
.preheader85:4  %y9 = add i2 1, %y3

ST_8: tmp_2_mid2_v (112)  [1/1] 1.37ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader85:5  %tmp_2_mid2_v = select i1 %exitcond, i2 %y9, i2 %y3

ST_8: tmp_9 (113)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader85:6  %tmp_9 = trunc i2 %tmp_2_mid2_v to i1

ST_8: cond_mid1 (114)  [1/1] 1.36ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader85:7  %cond_mid1 = icmp eq i2 %y3, 0

ST_8: cond (115)  [1/1] 1.36ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader85:8  %cond = icmp eq i2 %y3, 1

ST_8: cond_mid2 (116)  [1/1] 1.37ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader85:9  %cond_mid2 = select i1 %exitcond, i1 %cond_mid1, i1 %cond

ST_8: x4_cast19_cast (117)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:115
.preheader85:10  %x4_cast19_cast = zext i2 %x4_mid2 to i3

ST_8: tmp_s (120)  [1/1] 0.80ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader85:13  %tmp_s = add i3 -3, %x4_cast19_cast

ST_8: tmp_cast1 (121)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader85:14  %tmp_cast1 = sext i3 %tmp_s to i6

ST_8: tmp_cast (122)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader85:15  %tmp_cast = zext i6 %tmp_cast1 to i32

ST_8: lineBuffer_0_addr_1 (123)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader85:16  %lineBuffer_0_addr_1 = getelementptr [64 x i32]* %lineBuffer_0, i32 0, i32 %tmp_cast

ST_8: lineBuffer_1_addr_1 (124)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader85:17  %lineBuffer_1_addr_1 = getelementptr [64 x i32]* %lineBuffer_1, i32 0, i32 %tmp_cast

ST_8: lineBuffer_0_load (125)  [2/2] 2.71ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader85:18  %lineBuffer_0_load = load i32* %lineBuffer_0_addr_1, align 4

ST_8: lineBuffer_1_load (126)  [2/2] 2.71ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader85:19  %lineBuffer_1_load = load i32* %lineBuffer_1_addr_1, align 4

ST_8: cond1 (128)  [1/1] 1.36ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader85:21  %cond1 = icmp eq i2 %x4_mid2, 1

ST_8: x_3 (138)  [1/1] 0.80ns  loc: cnn_conv_d64x64_k3x3/core.cpp:115
.preheader85:31  %x_3 = add i2 1, %x4_mid2


 <State 9>: 5.45ns
ST_9: window_2_2_load_1 (107)  [1/1] 0.00ns
.preheader85:0  %window_2_2_load_1 = load i32* %window_2_2

ST_9: empty_10 (108)  [1/1] 0.00ns
.preheader85:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_9: tmp_4 (118)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:115
.preheader85:11  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_9: StgValue_120 (119)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:116
.preheader85:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_9: lineBuffer_0_load (125)  [1/2] 2.71ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader85:18  %lineBuffer_0_load = load i32* %lineBuffer_0_addr_1, align 4

ST_9: lineBuffer_1_load (126)  [1/2] 2.71ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader85:19  %lineBuffer_1_load = load i32* %lineBuffer_1_addr_1, align 4

ST_9: window_1_1_2 (127)  [1/1] 1.37ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader85:20  %window_1_1_2 = select i1 %tmp_9, i32 %lineBuffer_0_load, i32 %lineBuffer_1_load

ST_9: window_2_2_1 (129)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117 (grouped into LUT with out node window_2_2_8)
.preheader85:22  %window_2_2_1 = select i1 %cond1, i32 %window_1_2_1, i32 %window_1_1_2

ST_9: window_2_2_2 (130)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117 (grouped into LUT with out node window_2_2_9)
.preheader85:23  %window_2_2_2 = select i1 %cond1, i32 %window_1_1_2, i32 %window_1_1_1

ST_9: window_2_2_4 (131)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117 (grouped into LUT with out node window_2_2_6)
.preheader85:24  %window_2_2_4 = select i1 %cond1, i32 %window_2_2_load_1, i32 %window_1_1_2

ST_9: window_2_2_5 (132)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117 (grouped into LUT with out node window_2_2_7)
.preheader85:25  %window_2_2_5 = select i1 %cond1, i32 %window_1_1_2, i32 %window_2_1_1

ST_9: window_2_2_6 (133)  [1/1] 1.37ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117 (out node of the LUT)
.preheader85:26  %window_2_2_6 = select i1 %cond_mid2, i32 %window_2_2_load_1, i32 %window_2_2_4

ST_9: window_2_2_7 (134)  [1/1] 1.37ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117 (out node of the LUT)
.preheader85:27  %window_2_2_7 = select i1 %cond_mid2, i32 %window_2_1_1, i32 %window_2_2_5

ST_9: window_2_2_8 (135)  [1/1] 1.37ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117 (out node of the LUT)
.preheader85:28  %window_2_2_8 = select i1 %cond_mid2, i32 %window_2_2_1, i32 %window_1_2_1

ST_9: window_2_2_9 (136)  [1/1] 1.37ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117 (out node of the LUT)
.preheader85:29  %window_2_2_9 = select i1 %cond_mid2, i32 %window_2_2_2, i32 %window_1_1_1

ST_9: empty_11 (137)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:118
.preheader85:30  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_4)

ST_9: StgValue_133 (139)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader85:32  store i32 %window_2_2_6, i32* %window_2_2

ST_9: StgValue_134 (140)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:115
.preheader85:33  br label %.preheader84


 <State 10>: 1.57ns
ST_10: window_0_0_read_as (142)  [1/1] 0.00ns
.preheader83.preheader:0  %window_0_0_read_as = alloca i32

ST_10: window_0_0 (143)  [1/1] 0.00ns
.preheader83.preheader:1  %window_0_0 = alloca i32

ST_10: window_0_1 (144)  [1/1] 0.00ns
.preheader83.preheader:2  %window_0_1 = alloca i32

ST_10: window_1_0_read_as (145)  [1/1] 0.00ns
.preheader83.preheader:3  %window_1_0_read_as = alloca i32

ST_10: window_2_0_read_as (146)  [1/1] 0.00ns
.preheader83.preheader:4  %window_2_0_read_as = alloca i32

ST_10: window_2_2_load (147)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader83.preheader:5  %window_2_2_load = load i32* %window_2_2

ST_10: window_2_1 (148)  [1/1] 0.00ns
.preheader83.preheader:6  %window_2_1 = alloca i32

ST_10: writeCount_1 (149)  [1/1] 0.00ns
.preheader83.preheader:7  %writeCount_1 = alloca i32

ST_10: readCount_1 (150)  [1/1] 0.00ns
.preheader83.preheader:8  %readCount_1 = alloca i32

ST_10: tmp_8 (151)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:58->cnn_conv_d64x64_k3x3/core.cpp:133
.preheader83.preheader:9  %tmp_8 = trunc i32 %ctrl_read to i1

ST_10: StgValue_145 (152)  [1/1] 1.57ns
.preheader83.preheader:10  store i32 66, i32* %readCount_1

ST_10: StgValue_146 (153)  [1/1] 1.57ns
.preheader83.preheader:11  store i32 0, i32* %writeCount_1

ST_10: StgValue_147 (154)  [1/1] 1.57ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader83.preheader:12  store i32 %window_2_2_load, i32* %window_2_1

ST_10: StgValue_148 (155)  [1/1] 1.57ns  loc: cnn_conv_d64x64_k3x3/core.cpp:122
.preheader83.preheader:13  br label %.preheader82


 <State 11>: 8.05ns
ST_11: indvar_flatten6 (157)  [1/1] 0.00ns
.preheader82:0  %indvar_flatten6 = phi i13 [ 0, %.preheader83.preheader ], [ %indvar_flatten_next7, %._crit_edge88 ]

ST_11: y_assign (158)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:123
.preheader82:1  %y_assign = phi i7 [ 0, %.preheader83.preheader ], [ %y_assign_mid2, %._crit_edge88 ]

ST_11: x_assign (162)  [1/1] 0.00ns
.preheader82:5  %x_assign = phi i7 [ 0, %.preheader83.preheader ], [ %x_4, %._crit_edge88 ]

ST_11: exitcond_flatten8 (169)  [1/1] 2.18ns
.preheader82:12  %exitcond_flatten8 = icmp eq i13 %indvar_flatten6, -4096

ST_11: indvar_flatten_next7 (170)  [1/1] 1.96ns
.preheader82:13  %indvar_flatten_next7 = add i13 %indvar_flatten6, 1

ST_11: empty_14 (177)  [1/1] 0.00ns
.preheader83:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)

ST_11: exitcond2 (178)  [1/1] 1.97ns  loc: cnn_conv_d64x64_k3x3/core.cpp:123
.preheader83:1  %exitcond2 = icmp eq i7 %x_assign, -64

ST_11: x_assign_mid2 (179)  [1/1] 1.37ns  loc: cnn_conv_d64x64_k3x3/core.cpp:123
.preheader83:2  %x_assign_mid2 = select i1 %exitcond2, i7 0, i7 %x_assign

ST_11: y_s (180)  [1/1] 1.72ns  loc: cnn_conv_d64x64_k3x3/core.cpp:122
.preheader83:3  %y_s = add i7 %y_assign, 1

ST_11: tmp_i_mid1 (181)  [1/1] 1.97ns  loc: cnn_conv_d64x64_k3x3/core.cpp:40->cnn_conv_d64x64_k3x3/core.cpp:127
.preheader83:4  %tmp_i_mid1 = icmp eq i7 %y_s, 0

ST_11: tmp_i (182)  [1/1] 1.97ns  loc: cnn_conv_d64x64_k3x3/core.cpp:40->cnn_conv_d64x64_k3x3/core.cpp:127
.preheader83:5  %tmp_i = icmp eq i7 %y_assign, 0

ST_11: tmp_i_mid2 (183)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:40->cnn_conv_d64x64_k3x3/core.cpp:127 (grouped into LUT with out node tmp2)
.preheader83:6  %tmp_i_mid2 = select i1 %exitcond2, i1 %tmp_i_mid1, i1 %tmp_i

ST_11: tmp_2_i_mid1 (184)  [1/1] 1.97ns  loc: cnn_conv_d64x64_k3x3/core.cpp:40->cnn_conv_d64x64_k3x3/core.cpp:127
.preheader83:7  %tmp_2_i_mid1 = icmp ugt i7 %y_s, 62

ST_11: tmp_2_i (185)  [1/1] 1.97ns  loc: cnn_conv_d64x64_k3x3/core.cpp:40->cnn_conv_d64x64_k3x3/core.cpp:127
.preheader83:8  %tmp_2_i = icmp ugt i7 %y_assign, 62

ST_11: tmp_2_i_mid2 (186)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:40->cnn_conv_d64x64_k3x3/core.cpp:127 (grouped into LUT with out node p_i)
.preheader83:9  %tmp_2_i_mid2 = select i1 %exitcond2, i1 %tmp_2_i_mid1, i1 %tmp_2_i

ST_11: y_assign_mid2 (187)  [1/1] 1.37ns  loc: cnn_conv_d64x64_k3x3/core.cpp:123
.preheader83:10  %y_assign_mid2 = select i1 %exitcond2, i7 %y_s, i7 %y_assign

ST_11: x_assign_cast (188)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:123
.preheader83:11  %x_assign_cast = zext i7 %x_assign_mid2 to i32

ST_11: tmp_3 (189)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:123
.preheader83:12  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

ST_11: StgValue_167 (190)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:124
.preheader83:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_11: tmp_i_15 (191)  [1/1] 1.97ns  loc: cnn_conv_d64x64_k3x3/core.cpp:40->cnn_conv_d64x64_k3x3/core.cpp:127
.preheader83:14  %tmp_i_15 = icmp eq i7 %x_assign_mid2, 0

ST_11: tmp_1_i (192)  [1/1] 1.97ns  loc: cnn_conv_d64x64_k3x3/core.cpp:40->cnn_conv_d64x64_k3x3/core.cpp:127
.preheader83:15  %tmp_1_i = icmp ugt i7 %x_assign_mid2, 62

ST_11: tmp2 (193)  [1/1] 1.37ns  loc: cnn_conv_d64x64_k3x3/core.cpp:40->cnn_conv_d64x64_k3x3/core.cpp:127 (out node of the LUT)
.preheader83:16  %tmp2 = or i1 %tmp_i_15, %tmp_i_mid2

ST_11: tmp3 (194)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:40->cnn_conv_d64x64_k3x3/core.cpp:127 (grouped into LUT with out node p_i)
.preheader83:17  %tmp3 = or i1 %tmp_1_i, %tmp_2_i_mid2

ST_11: p_i (195)  [1/1] 1.37ns  loc: cnn_conv_d64x64_k3x3/core.cpp:40->cnn_conv_d64x64_k3x3/core.cpp:127 (out node of the LUT)
.preheader83:18  %p_i = or i1 %tmp3, %tmp2

ST_11: StgValue_173 (196)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:127
.preheader83:19  br i1 %p_i, label %._crit_edge, label %_ifconv1

ST_11: readCount_1_load (254)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:152
._crit_edge:0  %readCount_1_load = load i32* %readCount_1

ST_11: lineBuffer_0_addr_2 (255)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:123
._crit_edge:1  %lineBuffer_0_addr_2 = getelementptr [64 x i32]* %lineBuffer_0, i32 0, i32 %x_assign_cast

ST_11: windowRightCol_0 (256)  [2/2] 2.71ns  loc: cnn_conv_d64x64_k3x3/core.cpp:145
._crit_edge:2  %windowRightCol_0 = load i32* %lineBuffer_0_addr_2, align 4

ST_11: lineBuffer_1_addr_2 (257)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:123
._crit_edge:3  %lineBuffer_1_addr_2 = getelementptr [64 x i32]* %lineBuffer_1, i32 0, i32 %x_assign_cast

ST_11: windowRightCol_1 (258)  [2/2] 2.71ns  loc: cnn_conv_d64x64_k3x3/core.cpp:147
._crit_edge:4  %windowRightCol_1 = load i32* %lineBuffer_1_addr_2, align 4

ST_11: tmp_11 (260)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:152
._crit_edge:6  %tmp_11 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %readCount_1_load, i32 12, i32 31)

ST_11: icmp (261)  [1/1] 2.34ns  loc: cnn_conv_d64x64_k3x3/core.cpp:152
._crit_edge:7  %icmp = icmp slt i20 %tmp_11, 1

ST_11: StgValue_181 (263)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:152
._crit_edge:9  br i1 %icmp, label %4, label %._crit_edge88

ST_11: empty_12 (265)  [2/2] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:153
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_11: readCount (267)  [1/1] 2.44ns  loc: cnn_conv_d64x64_k3x3/core.cpp:154
:2  %readCount = add nsw i32 %readCount_1_load, 1

ST_11: StgValue_184 (268)  [1/1] 1.57ns  loc: cnn_conv_d64x64_k3x3/core.cpp:154
:3  store i32 %readCount, i32* %readCount_1

ST_11: x_4 (275)  [1/1] 1.72ns  loc: cnn_conv_d64x64_k3x3/core.cpp:123
._crit_edge88:3  %x_4 = add i7 %x_assign_mid2, 1


 <State 12>: 5.42ns
ST_12: window_2_0 (159)  [1/1] 0.00ns
.preheader82:2  %window_2_0 = phi i32 [ %window_2_1_1, %.preheader83.preheader ], [ %window_2_1_2, %._crit_edge88 ]

ST_12: window_1_1 (160)  [1/1] 0.00ns
.preheader82:3  %window_1_1 = phi i32 [ %window_1_2_1, %.preheader83.preheader ], [ %windowRightCol_1, %._crit_edge88 ]

ST_12: window_1_0 (161)  [1/1] 0.00ns
.preheader82:4  %window_1_0 = phi i32 [ %window_1_1_1, %.preheader83.preheader ], [ %window_1_1, %._crit_edge88 ]

ST_12: window_0_0_read_as_1 (163)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
.preheader82:6  %window_0_0_read_as_1 = load i32* %window_0_0_read_as

ST_12: window_0_0_load (164)  [1/1] 0.00ns
.preheader82:7  %window_0_0_load = load i32* %window_0_0

ST_12: window_0_1_load (165)  [1/1] 0.00ns
.preheader82:8  %window_0_1_load = load i32* %window_0_1

ST_12: window_1_0_read_as_1 (166)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
.preheader82:9  %window_1_0_read_as_1 = load i32* %window_1_0_read_as

ST_12: window_2_0_read_as_1 (167)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
.preheader82:10  %window_2_0_read_as_1 = load i32* %window_2_0_read_as

ST_12: window_2_1_2 (168)  [1/1] 0.00ns
.preheader82:11  %window_2_1_2 = load i32* %window_2_1

ST_12: StgValue_195 (171)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader82:14  store i32 %window_2_0, i32* %window_2_0_read_as

ST_12: StgValue_196 (172)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:117
.preheader82:15  store i32 %window_1_0, i32* %window_1_0_read_as

ST_12: StgValue_197 (173)  [1/1] 0.00ns
.preheader82:16  store i32 %window_0_1_load, i32* %window_0_0

ST_12: StgValue_198 (174)  [1/1] 0.00ns
.preheader82:17  store i32 %window_0_0_load, i32* %window_0_0_read_as

ST_12: StgValue_199 (175)  [1/1] 0.00ns
.preheader82:18  br i1 %exitcond_flatten8, label %5, label %.preheader83

ST_12: window_0_1_load_1 (198)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:0  %window_0_1_load_1 = load i32* %window_0_1

ST_12: kernel_0_read (201)  [1/1] 1.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:3  %kernel_0_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_0)

ST_12: kernel_1_read (202)  [1/1] 1.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:4  %kernel_1_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_1)

ST_12: kernel_2_read (203)  [1/1] 1.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:5  %kernel_2_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_2)

ST_12: kernel_3_read (204)  [1/1] 1.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:6  %kernel_3_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_3)

ST_12: kernel_4_read (205)  [1/1] 1.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:7  %kernel_4_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_4)

ST_12: kernel_5_read (206)  [1/1] 1.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:8  %kernel_5_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_5)

ST_12: kernel_6_read (207)  [1/1] 1.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:9  %kernel_6_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_6)

ST_12: kernel_7_read (208)  [1/1] 1.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:10  %kernel_7_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_7)

ST_12: kernel_8_read (209)  [1/1] 1.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:11  %kernel_8_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_8)

ST_12: tmp_9_0_i (210)  [8/8] 3.81ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_12: tmp_9_0_1_i (211)  [8/8] 3.81ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_12: tmp_9_0_2_i (212)  [8/8] 3.81ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_12: tmp_9_1_i (213)  [8/8] 3.81ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_12: tmp_9_1_1_i (214)  [8/8] 3.81ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_12: tmp_9_1_2_i (215)  [8/8] 3.81ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_12: tmp_9_2_i (216)  [8/8] 3.81ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_12: tmp_9_2_1_i (217)  [8/8] 3.81ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_12: tmp_9_2_2_i (218)  [8/8] 3.81ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)

ST_12: windowRightCol_0 (256)  [1/2] 2.71ns  loc: cnn_conv_d64x64_k3x3/core.cpp:145
._crit_edge:2  %windowRightCol_0 = load i32* %lineBuffer_0_addr_2, align 4

ST_12: windowRightCol_1 (258)  [1/2] 2.71ns  loc: cnn_conv_d64x64_k3x3/core.cpp:147
._crit_edge:4  %windowRightCol_1 = load i32* %lineBuffer_1_addr_2, align 4

ST_12: StgValue_221 (259)  [1/1] 2.71ns  loc: cnn_conv_d64x64_k3x3/core.cpp:147
._crit_edge:5  store i32 %windowRightCol_1, i32* %lineBuffer_0_addr_2, align 4

ST_12: StgValue_222 (262)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:145
._crit_edge:8  store i32 %windowRightCol_0, i32* %window_0_1

ST_12: empty_12 (265)  [1/2] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:153
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_12: tmp_data_V_4 (266)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:153
:1  %tmp_data_V_4 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_12, 0

ST_12: StgValue_225 (269)  [1/1] 1.57ns  loc: cnn_conv_d64x64_k3x3/core.cpp:153
:4  store i32 %tmp_data_V_4, i32* %window_2_1

ST_12: StgValue_226 (270)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:155
:5  br label %._crit_edge88


 <State 13>: 6.08ns
ST_13: tmp_9_0_i (210)  [7/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_13: tmp_9_0_1_i (211)  [7/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_13: tmp_9_0_2_i (212)  [7/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_13: tmp_9_1_i (213)  [7/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_13: tmp_9_1_1_i (214)  [7/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_13: tmp_9_1_2_i (215)  [7/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_13: tmp_9_2_i (216)  [7/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_13: tmp_9_2_1_i (217)  [7/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_13: tmp_9_2_2_i (218)  [7/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)

ST_13: window_2_2_10 (272)  [1/1] 0.00ns
._crit_edge88:0  %window_2_2_10 = load i32* %window_2_1

ST_13: StgValue_237 (273)  [1/1] 2.71ns  loc: cnn_conv_d64x64_k3x3/core.cpp:156
._crit_edge88:1  store i32 %window_2_2_10, i32* %lineBuffer_1_addr_2, align 4

ST_13: empty_13 (274)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:169
._crit_edge88:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_3)

ST_13: StgValue_239 (276)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:123
._crit_edge88:4  br label %.preheader82


 <State 14>: 6.08ns
ST_14: tmp_9_0_i (210)  [6/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_14: tmp_9_0_1_i (211)  [6/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_14: tmp_9_0_2_i (212)  [6/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_14: tmp_9_1_i (213)  [6/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_14: tmp_9_1_1_i (214)  [6/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_14: tmp_9_1_2_i (215)  [6/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_14: tmp_9_2_i (216)  [6/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_14: tmp_9_2_1_i (217)  [6/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_14: tmp_9_2_2_i (218)  [6/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)


 <State 15>: 6.08ns
ST_15: tmp_9_0_i (210)  [5/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_15: tmp_9_0_1_i (211)  [5/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_15: tmp_9_0_2_i (212)  [5/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_15: tmp_9_1_i (213)  [5/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_15: tmp_9_1_1_i (214)  [5/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_15: tmp_9_1_2_i (215)  [5/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_15: tmp_9_2_i (216)  [5/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_15: tmp_9_2_1_i (217)  [5/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_15: tmp_9_2_2_i (218)  [5/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)


 <State 16>: 6.08ns
ST_16: tmp_9_0_i (210)  [4/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_16: tmp_9_0_1_i (211)  [4/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_16: tmp_9_0_2_i (212)  [4/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_16: tmp_9_1_i (213)  [4/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_16: tmp_9_1_1_i (214)  [4/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_16: tmp_9_1_2_i (215)  [4/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_16: tmp_9_2_i (216)  [4/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_16: tmp_9_2_1_i (217)  [4/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_16: tmp_9_2_2_i (218)  [4/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)


 <State 17>: 6.08ns
ST_17: tmp_9_0_i (210)  [3/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_17: tmp_9_0_1_i (211)  [3/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_17: tmp_9_0_2_i (212)  [3/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_17: tmp_9_1_i (213)  [3/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_17: tmp_9_1_1_i (214)  [3/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_17: tmp_9_1_2_i (215)  [3/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_17: tmp_9_2_i (216)  [3/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_17: tmp_9_2_1_i (217)  [3/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_17: tmp_9_2_2_i (218)  [3/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)


 <State 18>: 6.08ns
ST_18: tmp_9_0_i (210)  [2/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_18: tmp_9_0_1_i (211)  [2/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_18: tmp_9_0_2_i (212)  [2/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_18: tmp_9_1_i (213)  [2/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_18: tmp_9_1_1_i (214)  [2/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_18: tmp_9_1_2_i (215)  [2/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_18: tmp_9_2_i (216)  [2/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_18: tmp_9_2_1_i (217)  [2/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_18: tmp_9_2_2_i (218)  [2/8] 6.08ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)


 <State 19>: 7.97ns
ST_19: tmp_9_0_i (210)  [1/8] 3.57ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_19: tmp_9_0_1_i (211)  [1/8] 3.57ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_19: tmp_9_0_2_i (212)  [1/8] 3.57ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_19: tmp_9_1_i (213)  [1/8] 3.57ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_19: tmp_9_1_1_i (214)  [1/8] 3.57ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_19: tmp_9_1_2_i (215)  [1/8] 3.57ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_19: tmp_9_2_i (216)  [1/8] 3.57ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_19: tmp_9_2_1_i (217)  [1/8] 3.57ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_19: tmp_9_2_2_i (218)  [1/8] 3.57ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)

ST_19: tmp11_trunc_ext_cast (219)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:21  %tmp11_trunc_ext_cast = sext i23 %tmp_9_2_i to i24

ST_19: tmp11_trunc25_ext_ca (220)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:22  %tmp11_trunc25_ext_ca = sext i23 %tmp_9_2_1_i to i24

ST_19: tmp1 (221)  [1/1] 2.20ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:23  %tmp1 = add i24 %tmp11_trunc25_ext_ca, %tmp11_trunc_ext_cast

ST_19: tmp11_cast (222)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:24  %tmp11_cast = sext i24 %tmp1 to i25

ST_19: tmp12_trunc_ext_cast (223)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:25  %tmp12_trunc_ext_cast = sext i23 %tmp_9_1_1_i to i24

ST_19: tmp12_trunc24_ext_ca (224)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:26  %tmp12_trunc24_ext_ca = sext i23 %tmp_9_1_2_i to i24

ST_19: tmp4 (225)  [1/1] 2.20ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:27  %tmp4 = add i24 %tmp12_trunc_ext_cast, %tmp12_trunc24_ext_ca

ST_19: tmp12_cast (226)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:28  %tmp12_cast = sext i24 %tmp4 to i25

ST_19: tmp5 (227)  [1/1] 2.20ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:29  %tmp5 = add i25 %tmp11_cast, %tmp12_cast

ST_19: tmp14_trunc_ext_cast (229)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:31  %tmp14_trunc_ext_cast = sext i23 %tmp_9_0_i to i24

ST_19: tmp14_trunc23_ext_ca (230)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:32  %tmp14_trunc23_ext_ca = sext i23 %tmp_9_0_1_i to i24

ST_19: tmp6 (231)  [1/1] 2.20ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:33  %tmp6 = add i24 %tmp14_trunc23_ext_ca, %tmp14_trunc_ext_cast

ST_19: tmp16_trunc_ext_cast (233)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:35  %tmp16_trunc_ext_cast = sext i23 %tmp_9_0_2_i to i24

ST_19: tmp16_trunc26_ext_ca (234)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:36  %tmp16_trunc26_ext_ca = sext i23 %tmp_9_2_2_i to i24

ST_19: tmp7 (235)  [1/1] 2.20ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:37  %tmp7 = add i24 %tmp16_trunc26_ext_ca, %tmp16_trunc_ext_cast

ST_19: tmp16_cast (236)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:38  %tmp16_cast = sext i24 %tmp7 to i25

ST_19: tmp15_trunc_ext_cast (237)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:39  %tmp15_trunc_ext_cast = sext i23 %tmp_9_1_i to i25

ST_19: tmp8 (238)  [1/1] 2.20ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:40  %tmp8 = add i25 %tmp15_trunc_ext_cast, %tmp16_cast


 <State 20>: 6.01ns
ST_20: writeCount_1_load (199)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:131
_ifconv1:1  %writeCount_1_load = load i32* %writeCount_1

ST_20: writeCount (200)  [1/1] 2.44ns  loc: cnn_conv_d64x64_k3x3/core.cpp:131
_ifconv1:2  %writeCount = add nsw i32 %writeCount_1_load, 1

ST_20: tmp10_cast (228)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:30  %tmp10_cast = sext i25 %tmp5 to i27

ST_20: tmp14_cast (232)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:34  %tmp14_cast = sext i24 %tmp6 to i26

ST_20: tmp15_cast (239)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:41  %tmp15_cast = sext i25 %tmp8 to i26

ST_20: tmp9 (240)  [1/1] 2.32ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:42  %tmp9 = add i26 %tmp14_cast, %tmp15_cast

ST_20: tmp13_cast (241)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:43  %tmp13_cast = sext i26 %tmp9 to i27

ST_20: result_4_2_2_i (242)  [1/1] 2.32ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133
_ifconv1:44  %result_4_2_2_i = add i27 %tmp10_cast, %tmp13_cast

ST_20: result_4_2_2_i_cast1 (243)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:53->cnn_conv_d64x64_k3x3/core.cpp:133 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:45  %result_4_2_2_i_cast1 = sext i27 %result_4_2_2_i to i32

ST_20: tmp_10 (244)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:59->cnn_conv_d64x64_k3x3/core.cpp:133 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:46  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %result_4_2_2_i, i32 26)

ST_20: result (245)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:59->cnn_conv_d64x64_k3x3/core.cpp:133 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:47  %result = select i1 %tmp_10, i27 0, i27 %result_4_2_2_i

ST_20: result_cast1 (246)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:59->cnn_conv_d64x64_k3x3/core.cpp:133 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:48  %result_cast1 = sext i27 %result to i31

ST_20: result_cast (247)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:59->cnn_conv_d64x64_k3x3/core.cpp:133 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:49  %result_cast = zext i31 %result_cast1 to i32

ST_20: tmp_data_V_2 (248)  [1/1] 1.37ns  loc: cnn_conv_d64x64_k3x3/core.cpp:141 (out node of the LUT)
_ifconv1:50  %tmp_data_V_2 = select i1 %tmp_8, i32 %result_cast, i32 %result_4_2_2_i_cast1

ST_20: tmp_last_V (249)  [1/1] 2.52ns  loc: cnn_conv_d64x64_k3x3/core.cpp:66->cnn_conv_d64x64_k3x3/core.cpp:139
_ifconv1:51  %tmp_last_V = icmp eq i32 %writeCount, 3844

ST_20: StgValue_327 (250)  [2/2] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:141
_ifconv1:52  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_2, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_20: StgValue_328 (251)  [1/1] 1.57ns  loc: cnn_conv_d64x64_k3x3/core.cpp:65->cnn_conv_d64x64_k3x3/core.cpp:139
_ifconv1:53  store i32 %writeCount, i32* %writeCount_1


 <State 21>: 0.00ns
ST_21: StgValue_329 (250)  [1/2] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:141
_ifconv1:52  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_2, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_21: StgValue_330 (252)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:142
_ifconv1:54  br label %._crit_edge


 <State 22>: 0.00ns
ST_22: StgValue_331 (278)  [1/1] 0.00ns  loc: cnn_conv_d64x64_k3x3/core.cpp:171
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_23          (specbitsmap      ) [ 00000000000000000000000]
StgValue_24          (specbitsmap      ) [ 00000000000000000000000]
StgValue_25          (specbitsmap      ) [ 00000000000000000000000]
StgValue_26          (specbitsmap      ) [ 00000000000000000000000]
StgValue_27          (specbitsmap      ) [ 00000000000000000000000]
StgValue_28          (specbitsmap      ) [ 00000000000000000000000]
StgValue_29          (specbitsmap      ) [ 00000000000000000000000]
StgValue_30          (specbitsmap      ) [ 00000000000000000000000]
StgValue_31          (specbitsmap      ) [ 00000000000000000000000]
StgValue_32          (specbitsmap      ) [ 00000000000000000000000]
StgValue_33          (specbitsmap      ) [ 00000000000000000000000]
StgValue_34          (specbitsmap      ) [ 00000000000000000000000]
StgValue_35          (specbitsmap      ) [ 00000000000000000000000]
StgValue_36          (specbitsmap      ) [ 00000000000000000000000]
StgValue_37          (specbitsmap      ) [ 00000000000000000000000]
StgValue_38          (specbitsmap      ) [ 00000000000000000000000]
StgValue_39          (specbitsmap      ) [ 00000000000000000000000]
StgValue_40          (specbitsmap      ) [ 00000000000000000000000]
StgValue_41          (specbitsmap      ) [ 00000000000000000000000]
StgValue_42          (specbitsmap      ) [ 00000000000000000000000]
StgValue_43          (specbitsmap      ) [ 00000000000000000000000]
StgValue_44          (specbitsmap      ) [ 00000000000000000000000]
StgValue_45          (specbitsmap      ) [ 00000000000000000000000]
StgValue_46          (specbitsmap      ) [ 00000000000000000000000]
StgValue_47          (spectopmodule    ) [ 00000000000000000000000]
ctrl_read            (read             ) [ 00111111111000000000000]
lineBuffer_0         (alloca           ) [ 00111111111111111111110]
lineBuffer_1         (alloca           ) [ 00111111111111111111110]
StgValue_51          (specinterface    ) [ 00000000000000000000000]
StgValue_52          (specinterface    ) [ 00000000000000000000000]
StgValue_53          (specinterface    ) [ 00000000000000000000000]
StgValue_54          (specinterface    ) [ 00000000000000000000000]
StgValue_55          (specinterface    ) [ 00000000000000000000000]
StgValue_56          (br               ) [ 01110000000000000000000]
x                    (phi              ) [ 00110000000000000000000]
exitcond1            (icmp             ) [ 00110000000000000000000]
StgValue_59          (br               ) [ 00000000000000000000000]
x_1                  (add              ) [ 01110000000000000000000]
x_cast               (zext             ) [ 00000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000]
tmp                  (specregionbegin  ) [ 00000000000000000000000]
StgValue_65          (specpipeline     ) [ 00000000000000000000000]
empty_5              (read             ) [ 00000000000000000000000]
tmp_data_V           (extractvalue     ) [ 00000000000000000000000]
lineBuffer_0_addr    (getelementptr    ) [ 00000000000000000000000]
StgValue_69          (store            ) [ 00000000000000000000000]
empty_6              (specregionend    ) [ 00000000000000000000000]
StgValue_71          (br               ) [ 01110000000000000000000]
StgValue_72          (br               ) [ 00001110000000000000000]
x1                   (phi              ) [ 00000110000000000000000]
exitcond4            (icmp             ) [ 00000110000000000000000]
x_2                  (add              ) [ 00001110000000000000000]
StgValue_76          (br               ) [ 00000000000000000000000]
x1_cast              (zext             ) [ 00000000000000000000000]
empty_7              (speclooptripcount) [ 00000000000000000000000]
tmp_1                (specregionbegin  ) [ 00000000000000000000000]
StgValue_81          (specpipeline     ) [ 00000000000000000000000]
empty_8              (read             ) [ 00000000000000000000000]
tmp_data_V_1         (extractvalue     ) [ 00000000000000000000000]
lineBuffer_1_addr    (getelementptr    ) [ 00000000000000000000000]
StgValue_85          (store            ) [ 00000000000000000000000]
empty_9              (specregionend    ) [ 00000000000000000000000]
StgValue_87          (br               ) [ 00001110000000000000000]
window_2_2           (alloca           ) [ 00000000111000000000000]
StgValue_89          (br               ) [ 00000001110000000000000]
indvar_flatten       (phi              ) [ 00000000100000000000000]
y3                   (phi              ) [ 00000000100000000000000]
window_2_1_1         (phi              ) [ 00000000111111111111110]
window_1_2_1         (phi              ) [ 00000000111111111111110]
window_1_1_1         (phi              ) [ 00000000111111111111110]
x4                   (phi              ) [ 00000000100000000000000]
exitcond_flatten     (icmp             ) [ 00000000110000000000000]
indvar_flatten_next  (add              ) [ 00000001110000000000000]
StgValue_98          (br               ) [ 00000000000000000000000]
exitcond             (icmp             ) [ 00000000000000000000000]
x4_mid2              (select           ) [ 00000000000000000000000]
y9                   (add              ) [ 00000000000000000000000]
tmp_2_mid2_v         (select           ) [ 00000001110000000000000]
tmp_9                (trunc            ) [ 00000000110000000000000]
cond_mid1            (icmp             ) [ 00000000000000000000000]
cond                 (icmp             ) [ 00000000000000000000000]
cond_mid2            (select           ) [ 00000000110000000000000]
x4_cast19_cast       (zext             ) [ 00000000000000000000000]
tmp_s                (add              ) [ 00000000000000000000000]
tmp_cast1            (sext             ) [ 00000000000000000000000]
tmp_cast             (zext             ) [ 00000000000000000000000]
lineBuffer_0_addr_1  (getelementptr    ) [ 00000000110000000000000]
lineBuffer_1_addr_1  (getelementptr    ) [ 00000000110000000000000]
cond1                (icmp             ) [ 00000000110000000000000]
x_3                  (add              ) [ 00000001110000000000000]
window_2_2_load_1    (load             ) [ 00000000000000000000000]
empty_10             (speclooptripcount) [ 00000000000000000000000]
tmp_4                (specregionbegin  ) [ 00000000000000000000000]
StgValue_120         (specpipeline     ) [ 00000000000000000000000]
lineBuffer_0_load    (load             ) [ 00000000000000000000000]
lineBuffer_1_load    (load             ) [ 00000000000000000000000]
window_1_1_2         (select           ) [ 00000000000000000000000]
window_2_2_1         (select           ) [ 00000000000000000000000]
window_2_2_2         (select           ) [ 00000000000000000000000]
window_2_2_4         (select           ) [ 00000000000000000000000]
window_2_2_5         (select           ) [ 00000000000000000000000]
window_2_2_6         (select           ) [ 00000000000000000000000]
window_2_2_7         (select           ) [ 00000001110000000000000]
window_2_2_8         (select           ) [ 00000001110000000000000]
window_2_2_9         (select           ) [ 00000001110000000000000]
empty_11             (specregionend    ) [ 00000000000000000000000]
StgValue_133         (store            ) [ 00000000000000000000000]
StgValue_134         (br               ) [ 00000001110000000000000]
window_0_0_read_as   (alloca           ) [ 00000000000111111111110]
window_0_0           (alloca           ) [ 00000000000111111111110]
window_0_1           (alloca           ) [ 00000000000111111111110]
window_1_0_read_as   (alloca           ) [ 00000000000111111111110]
window_2_0_read_as   (alloca           ) [ 00000000000111111111110]
window_2_2_load      (load             ) [ 00000000000000000000000]
window_2_1           (alloca           ) [ 00000000001111111111110]
writeCount_1         (alloca           ) [ 00000000001111111111110]
readCount_1          (alloca           ) [ 00000000001111111111110]
tmp_8                (trunc            ) [ 00000000000111111111110]
StgValue_145         (store            ) [ 00000000000000000000000]
StgValue_146         (store            ) [ 00000000000000000000000]
StgValue_147         (store            ) [ 00000000000000000000000]
StgValue_148         (br               ) [ 00000000001111111111110]
indvar_flatten6      (phi              ) [ 00000000000100111111110]
y_assign             (phi              ) [ 00000000000100111111110]
x_assign             (phi              ) [ 00000000000100111111110]
exitcond_flatten8    (icmp             ) [ 00000000000111111111110]
indvar_flatten_next7 (add              ) [ 00000000001111111111110]
empty_14             (speclooptripcount) [ 00000000000000000000000]
exitcond2            (icmp             ) [ 00000000000000000000000]
x_assign_mid2        (select           ) [ 00000000000000000000000]
y_s                  (add              ) [ 00000000000000000000000]
tmp_i_mid1           (icmp             ) [ 00000000000000000000000]
tmp_i                (icmp             ) [ 00000000000000000000000]
tmp_i_mid2           (select           ) [ 00000000000000000000000]
tmp_2_i_mid1         (icmp             ) [ 00000000000000000000000]
tmp_2_i              (icmp             ) [ 00000000000000000000000]
tmp_2_i_mid2         (select           ) [ 00000000000000000000000]
y_assign_mid2        (select           ) [ 00000000001111111111110]
x_assign_cast        (zext             ) [ 00000000000000000000000]
tmp_3                (specregionbegin  ) [ 00000000000111000000000]
StgValue_167         (specpipeline     ) [ 00000000000000000000000]
tmp_i_15             (icmp             ) [ 00000000000000000000000]
tmp_1_i              (icmp             ) [ 00000000000000000000000]
tmp2                 (or               ) [ 00000000000000000000000]
tmp3                 (or               ) [ 00000000000000000000000]
p_i                  (or               ) [ 00000000000111111111110]
StgValue_173         (br               ) [ 00000000000000000000000]
readCount_1_load     (load             ) [ 00000000000000000000000]
lineBuffer_0_addr_2  (getelementptr    ) [ 00000000000110000000000]
lineBuffer_1_addr_2  (getelementptr    ) [ 00000000000111000000000]
tmp_11               (partselect       ) [ 00000000000000000000000]
icmp                 (icmp             ) [ 00000000000111111111110]
StgValue_181         (br               ) [ 00000000000000000000000]
readCount            (add              ) [ 00000000000000000000000]
StgValue_184         (store            ) [ 00000000000000000000000]
x_4                  (add              ) [ 00000000001111111111110]
window_2_0           (phi              ) [ 00000000000110111111110]
window_1_1           (phi              ) [ 00000000001111111111110]
window_1_0           (phi              ) [ 00000000000110111111110]
window_0_0_read_as_1 (load             ) [ 00000000000000000000000]
window_0_0_load      (load             ) [ 00000000000000000000000]
window_0_1_load      (load             ) [ 00000000000000000000000]
window_1_0_read_as_1 (load             ) [ 00000000000000000000000]
window_2_0_read_as_1 (load             ) [ 00000000000000000000000]
window_2_1_2         (load             ) [ 00000000001111111111110]
StgValue_195         (store            ) [ 00000000000000000000000]
StgValue_196         (store            ) [ 00000000000000000000000]
StgValue_197         (store            ) [ 00000000000000000000000]
StgValue_198         (store            ) [ 00000000000000000000000]
StgValue_199         (br               ) [ 00000000000000000000000]
window_0_1_load_1    (load             ) [ 00000000000000000000000]
kernel_0_read        (read             ) [ 00000000000000000000000]
kernel_1_read        (read             ) [ 00000000000000000000000]
kernel_2_read        (read             ) [ 00000000000000000000000]
kernel_3_read        (read             ) [ 00000000000000000000000]
kernel_4_read        (read             ) [ 00000000000000000000000]
kernel_5_read        (read             ) [ 00000000000000000000000]
kernel_6_read        (read             ) [ 00000000000000000000000]
kernel_7_read        (read             ) [ 00000000000000000000000]
kernel_8_read        (read             ) [ 00000000000000000000000]
windowRightCol_0     (load             ) [ 00000000000000000000000]
windowRightCol_1     (load             ) [ 00000000001111111111110]
StgValue_221         (store            ) [ 00000000000000000000000]
StgValue_222         (store            ) [ 00000000000000000000000]
empty_12             (read             ) [ 00000000000000000000000]
tmp_data_V_4         (extractvalue     ) [ 00000000000000000000000]
StgValue_225         (store            ) [ 00000000000000000000000]
StgValue_226         (br               ) [ 00000000000000000000000]
window_2_2_10        (load             ) [ 00000000000000000000000]
StgValue_237         (store            ) [ 00000000000000000000000]
empty_13             (specregionend    ) [ 00000000000000000000000]
StgValue_239         (br               ) [ 00000000001111111111110]
tmp_9_0_i            (call             ) [ 00000000000000000000000]
tmp_9_0_1_i          (call             ) [ 00000000000000000000000]
tmp_9_0_2_i          (call             ) [ 00000000000000000000000]
tmp_9_1_i            (call             ) [ 00000000000000000000000]
tmp_9_1_1_i          (call             ) [ 00000000000000000000000]
tmp_9_1_2_i          (call             ) [ 00000000000000000000000]
tmp_9_2_i            (call             ) [ 00000000000000000000000]
tmp_9_2_1_i          (call             ) [ 00000000000000000000000]
tmp_9_2_2_i          (call             ) [ 00000000000000000000000]
tmp11_trunc_ext_cast (sext             ) [ 00000000000000000000000]
tmp11_trunc25_ext_ca (sext             ) [ 00000000000000000000000]
tmp1                 (add              ) [ 00000000000000000000000]
tmp11_cast           (sext             ) [ 00000000000000000000000]
tmp12_trunc_ext_cast (sext             ) [ 00000000000000000000000]
tmp12_trunc24_ext_ca (sext             ) [ 00000000000000000000000]
tmp4                 (add              ) [ 00000000000000000000000]
tmp12_cast           (sext             ) [ 00000000000000000000000]
tmp5                 (add              ) [ 00000000000100000000100]
tmp14_trunc_ext_cast (sext             ) [ 00000000000000000000000]
tmp14_trunc23_ext_ca (sext             ) [ 00000000000000000000000]
tmp6                 (add              ) [ 00000000000100000000100]
tmp16_trunc_ext_cast (sext             ) [ 00000000000000000000000]
tmp16_trunc26_ext_ca (sext             ) [ 00000000000000000000000]
tmp7                 (add              ) [ 00000000000000000000000]
tmp16_cast           (sext             ) [ 00000000000000000000000]
tmp15_trunc_ext_cast (sext             ) [ 00000000000000000000000]
tmp8                 (add              ) [ 00000000000100000000100]
writeCount_1_load    (load             ) [ 00000000000000000000000]
writeCount           (add              ) [ 00000000000000000000000]
tmp10_cast           (sext             ) [ 00000000000000000000000]
tmp14_cast           (sext             ) [ 00000000000000000000000]
tmp15_cast           (sext             ) [ 00000000000000000000000]
tmp9                 (add              ) [ 00000000000000000000000]
tmp13_cast           (sext             ) [ 00000000000000000000000]
result_4_2_2_i       (add              ) [ 00000000000000000000000]
result_4_2_2_i_cast1 (sext             ) [ 00000000000000000000000]
tmp_10               (bitselect        ) [ 00000000000000000000000]
result               (select           ) [ 00000000000000000000000]
result_cast1         (sext             ) [ 00000000000000000000000]
result_cast          (zext             ) [ 00000000000000000000000]
tmp_data_V_2         (select           ) [ 00000000000100000000010]
tmp_last_V           (icmp             ) [ 00000000000100000000010]
StgValue_328         (store            ) [ 00000000000000000000000]
StgValue_329         (write            ) [ 00000000000000000000000]
StgValue_330         (br               ) [ 00000000000000000000000]
StgValue_331         (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ctrl">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_6">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_7">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_8">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_conv_d64x64_k3x3_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fixed_point_mul"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="lineBuffer_0_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuffer_0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="lineBuffer_1_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuffer_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="window_2_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_2/7 "/>
</bind>
</comp>

<comp id="174" class="1004" name="window_0_0_read_as_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0_read_as/10 "/>
</bind>
</comp>

<comp id="178" class="1004" name="window_0_0_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0/10 "/>
</bind>
</comp>

<comp id="182" class="1004" name="window_0_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_1/10 "/>
</bind>
</comp>

<comp id="186" class="1004" name="window_1_0_read_as_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_1_0_read_as/10 "/>
</bind>
</comp>

<comp id="190" class="1004" name="window_2_0_read_as_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_0_read_as/10 "/>
</bind>
</comp>

<comp id="194" class="1004" name="window_2_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_1/10 "/>
</bind>
</comp>

<comp id="198" class="1004" name="writeCount_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="writeCount_1/10 "/>
</bind>
</comp>

<comp id="202" class="1004" name="readCount_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="readCount_1/10 "/>
</bind>
</comp>

<comp id="206" class="1004" name="ctrl_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="54" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="0" index="3" bw="4" slack="0"/>
<pin id="217" dir="0" index="4" bw="2" slack="0"/>
<pin id="218" dir="0" index="5" bw="1" slack="0"/>
<pin id="219" dir="0" index="6" bw="5" slack="0"/>
<pin id="220" dir="0" index="7" bw="6" slack="0"/>
<pin id="221" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_5/2 empty_8/5 empty_12/11 "/>
</bind>
</comp>

<comp id="230" class="1004" name="kernel_0_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_0_read/12 "/>
</bind>
</comp>

<comp id="236" class="1004" name="kernel_1_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_1_read/12 "/>
</bind>
</comp>

<comp id="242" class="1004" name="kernel_2_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_2_read/12 "/>
</bind>
</comp>

<comp id="248" class="1004" name="kernel_3_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_3_read/12 "/>
</bind>
</comp>

<comp id="254" class="1004" name="kernel_4_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_4_read/12 "/>
</bind>
</comp>

<comp id="260" class="1004" name="kernel_5_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_5_read/12 "/>
</bind>
</comp>

<comp id="266" class="1004" name="kernel_6_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_6_read/12 "/>
</bind>
</comp>

<comp id="272" class="1004" name="kernel_7_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_7_read/12 "/>
</bind>
</comp>

<comp id="278" class="1004" name="kernel_8_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_8_read/12 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_write_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="0" index="3" bw="4" slack="0"/>
<pin id="289" dir="0" index="4" bw="2" slack="0"/>
<pin id="290" dir="0" index="5" bw="1" slack="0"/>
<pin id="291" dir="0" index="6" bw="5" slack="0"/>
<pin id="292" dir="0" index="7" bw="6" slack="0"/>
<pin id="293" dir="0" index="8" bw="32" slack="0"/>
<pin id="294" dir="0" index="9" bw="1" slack="0"/>
<pin id="295" dir="0" index="10" bw="1" slack="0"/>
<pin id="296" dir="0" index="11" bw="1" slack="0"/>
<pin id="297" dir="0" index="12" bw="1" slack="0"/>
<pin id="298" dir="0" index="13" bw="1" slack="0"/>
<pin id="299" dir="0" index="14" bw="1" slack="0"/>
<pin id="300" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_327/20 "/>
</bind>
</comp>

<comp id="314" class="1004" name="lineBuffer_0_addr_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="7" slack="0"/>
<pin id="318" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_0_addr/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="3" bw="6" slack="1"/>
<pin id="365" dir="0" index="4" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
<pin id="366" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_69/3 lineBuffer_0_load/8 windowRightCol_0/11 StgValue_221/12 "/>
</bind>
</comp>

<comp id="325" class="1004" name="lineBuffer_1_addr_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="7" slack="0"/>
<pin id="329" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_1_addr/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="6" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="0" index="3" bw="6" slack="2"/>
<pin id="369" dir="0" index="4" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="32" slack="0"/>
<pin id="370" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_85/6 lineBuffer_1_load/8 windowRightCol_1/11 StgValue_237/13 "/>
</bind>
</comp>

<comp id="336" class="1004" name="lineBuffer_0_addr_1_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_0_addr_1/8 "/>
</bind>
</comp>

<comp id="342" class="1004" name="lineBuffer_1_addr_1_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="6" slack="0"/>
<pin id="346" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_1_addr_1/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="lineBuffer_0_addr_2_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="7" slack="0"/>
<pin id="354" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_0_addr_2/11 "/>
</bind>
</comp>

<comp id="357" class="1004" name="lineBuffer_1_addr_2_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="7" slack="0"/>
<pin id="361" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_1_addr_2/11 "/>
</bind>
</comp>

<comp id="371" class="1005" name="x_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="1"/>
<pin id="373" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="x_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="1"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="7" slack="0"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="383" class="1005" name="x1_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="1"/>
<pin id="385" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x1 (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="x1_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="1" slack="1"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x1/5 "/>
</bind>
</comp>

<comp id="395" class="1005" name="indvar_flatten_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="1"/>
<pin id="397" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="indvar_flatten_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="0"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="1" slack="1"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/8 "/>
</bind>
</comp>

<comp id="406" class="1005" name="y3_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="1"/>
<pin id="408" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="y3 (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="y3_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="0"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="1" slack="1"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y3/8 "/>
</bind>
</comp>

<comp id="417" class="1005" name="window_2_1_1_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_1_1 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="window_2_1_1_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="1" slack="1"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_1_1/8 "/>
</bind>
</comp>

<comp id="429" class="1005" name="window_1_2_1_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_2_1 (phireg) "/>
</bind>
</comp>

<comp id="433" class="1004" name="window_1_2_1_phi_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="1" slack="1"/>
<pin id="437" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_2_1/8 "/>
</bind>
</comp>

<comp id="441" class="1005" name="window_1_1_1_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_1_1 (phireg) "/>
</bind>
</comp>

<comp id="445" class="1004" name="window_1_1_1_phi_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="448" dir="0" index="2" bw="1" slack="1"/>
<pin id="449" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1_1/8 "/>
</bind>
</comp>

<comp id="453" class="1005" name="x4_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="1"/>
<pin id="455" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x4 (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="x4_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="0"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="1" slack="1"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x4/8 "/>
</bind>
</comp>

<comp id="464" class="1005" name="indvar_flatten6_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="13" slack="1"/>
<pin id="466" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="468" class="1004" name="indvar_flatten6_phi_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="13" slack="0"/>
<pin id="472" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/11 "/>
</bind>
</comp>

<comp id="475" class="1005" name="y_assign_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="7" slack="1"/>
<pin id="477" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="y_assign (phireg) "/>
</bind>
</comp>

<comp id="479" class="1004" name="y_assign_phi_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="7" slack="0"/>
<pin id="483" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_assign/11 "/>
</bind>
</comp>

<comp id="486" class="1005" name="x_assign_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="7" slack="1"/>
<pin id="488" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="490" class="1004" name="x_assign_phi_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="1"/>
<pin id="492" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="2" bw="7" slack="0"/>
<pin id="494" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/11 "/>
</bind>
</comp>

<comp id="497" class="1005" name="window_2_0_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="window_2_0 (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="window_2_0_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="3"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="32" slack="0"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_0/12 "/>
</bind>
</comp>

<comp id="508" class="1005" name="window_1_1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_1_1 (phireg) "/>
</bind>
</comp>

<comp id="511" class="1004" name="window_1_1_phi_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="3"/>
<pin id="513" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="514" dir="0" index="2" bw="32" slack="0"/>
<pin id="515" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1/12 "/>
</bind>
</comp>

<comp id="519" class="1005" name="window_1_0_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="window_1_0 (phireg) "/>
</bind>
</comp>

<comp id="522" class="1004" name="window_1_0_phi_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="3"/>
<pin id="524" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="32" slack="0"/>
<pin id="526" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_0/12 "/>
</bind>
</comp>

<comp id="531" class="1004" name="grp_fixed_point_mul_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="23" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="0" index="2" bw="32" slack="0"/>
<pin id="535" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_0_i/12 "/>
</bind>
</comp>

<comp id="538" class="1004" name="grp_fixed_point_mul_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="23" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="0" index="2" bw="32" slack="0"/>
<pin id="542" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_0_1_i/12 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_fixed_point_mul_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="23" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="0" index="2" bw="32" slack="0"/>
<pin id="549" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_0_2_i/12 "/>
</bind>
</comp>

<comp id="552" class="1004" name="grp_fixed_point_mul_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="23" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="0" index="2" bw="32" slack="0"/>
<pin id="556" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_1_i/12 "/>
</bind>
</comp>

<comp id="559" class="1004" name="grp_fixed_point_mul_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="23" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="0" index="2" bw="32" slack="0"/>
<pin id="563" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_1_1_i/12 "/>
</bind>
</comp>

<comp id="567" class="1004" name="grp_fixed_point_mul_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="23" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="0"/>
<pin id="570" dir="0" index="2" bw="32" slack="0"/>
<pin id="571" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_1_2_i/12 "/>
</bind>
</comp>

<comp id="575" class="1004" name="grp_fixed_point_mul_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="23" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="0" index="2" bw="32" slack="0"/>
<pin id="579" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_2_i/12 "/>
</bind>
</comp>

<comp id="582" class="1004" name="grp_fixed_point_mul_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="23" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="0"/>
<pin id="585" dir="0" index="2" bw="32" slack="0"/>
<pin id="586" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_2_1_i/12 "/>
</bind>
</comp>

<comp id="590" class="1004" name="grp_fixed_point_mul_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="23" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="0" index="2" bw="32" slack="0"/>
<pin id="594" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_2_2_i/12 "/>
</bind>
</comp>

<comp id="597" class="1004" name="grp_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="54" slack="0"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 tmp_data_V_1/6 tmp_data_V_4/12 "/>
</bind>
</comp>

<comp id="603" class="1004" name="grp_load_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="2"/>
<pin id="605" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_2_load_1/9 window_2_2_load/10 "/>
</bind>
</comp>

<comp id="606" class="1004" name="exitcond1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="7" slack="0"/>
<pin id="608" dir="0" index="1" bw="7" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="x_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="7" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="x_cast_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="7" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="exitcond4_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="0"/>
<pin id="625" dir="0" index="1" bw="7" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="x_2_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="7" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="x1_cast_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="7" slack="1"/>
<pin id="637" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x1_cast/6 "/>
</bind>
</comp>

<comp id="640" class="1004" name="exitcond_flatten_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="3" slack="0"/>
<pin id="642" dir="0" index="1" bw="3" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/8 "/>
</bind>
</comp>

<comp id="646" class="1004" name="indvar_flatten_next_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/8 "/>
</bind>
</comp>

<comp id="652" class="1004" name="exitcond_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="2" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="658" class="1004" name="x4_mid2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="0" index="2" bw="2" slack="0"/>
<pin id="662" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x4_mid2/8 "/>
</bind>
</comp>

<comp id="666" class="1004" name="y9_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="2" slack="0"/>
<pin id="669" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y9/8 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_2_mid2_v_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="2" slack="0"/>
<pin id="675" dir="0" index="2" bw="2" slack="0"/>
<pin id="676" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_mid2_v/8 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_9_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="2" slack="0"/>
<pin id="682" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="684" class="1004" name="cond_mid1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="2" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_mid1/8 "/>
</bind>
</comp>

<comp id="690" class="1004" name="cond_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="2" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/8 "/>
</bind>
</comp>

<comp id="696" class="1004" name="cond_mid2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="0" index="2" bw="1" slack="0"/>
<pin id="700" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond_mid2/8 "/>
</bind>
</comp>

<comp id="704" class="1004" name="x4_cast19_cast_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="2" slack="0"/>
<pin id="706" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x4_cast19_cast/8 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_s_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="3" slack="0"/>
<pin id="710" dir="0" index="1" bw="2" slack="0"/>
<pin id="711" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_cast1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="3" slack="0"/>
<pin id="716" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast1/8 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_cast_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="3" slack="0"/>
<pin id="720" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/8 "/>
</bind>
</comp>

<comp id="724" class="1004" name="cond1_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="2" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond1/8 "/>
</bind>
</comp>

<comp id="730" class="1004" name="x_3_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="2" slack="0"/>
<pin id="733" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/8 "/>
</bind>
</comp>

<comp id="736" class="1004" name="window_1_1_2_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="1"/>
<pin id="738" dir="0" index="1" bw="32" slack="0"/>
<pin id="739" dir="0" index="2" bw="32" slack="0"/>
<pin id="740" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_1_1_2/9 "/>
</bind>
</comp>

<comp id="743" class="1004" name="window_2_2_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="1"/>
<pin id="745" dir="0" index="1" bw="32" slack="1"/>
<pin id="746" dir="0" index="2" bw="32" slack="0"/>
<pin id="747" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_1/9 "/>
</bind>
</comp>

<comp id="750" class="1004" name="window_2_2_2_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="1"/>
<pin id="752" dir="0" index="1" bw="32" slack="0"/>
<pin id="753" dir="0" index="2" bw="32" slack="1"/>
<pin id="754" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_2/9 "/>
</bind>
</comp>

<comp id="757" class="1004" name="window_2_2_4_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="1"/>
<pin id="759" dir="0" index="1" bw="32" slack="0"/>
<pin id="760" dir="0" index="2" bw="32" slack="0"/>
<pin id="761" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_4/9 "/>
</bind>
</comp>

<comp id="764" class="1004" name="window_2_2_5_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="1"/>
<pin id="766" dir="0" index="1" bw="32" slack="0"/>
<pin id="767" dir="0" index="2" bw="32" slack="1"/>
<pin id="768" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_5/9 "/>
</bind>
</comp>

<comp id="771" class="1004" name="window_2_2_6_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="1"/>
<pin id="773" dir="0" index="1" bw="32" slack="0"/>
<pin id="774" dir="0" index="2" bw="32" slack="0"/>
<pin id="775" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_6/9 "/>
</bind>
</comp>

<comp id="778" class="1004" name="window_2_2_7_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="1"/>
<pin id="780" dir="0" index="1" bw="32" slack="1"/>
<pin id="781" dir="0" index="2" bw="32" slack="0"/>
<pin id="782" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_7/9 "/>
</bind>
</comp>

<comp id="785" class="1004" name="window_2_2_8_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="1"/>
<pin id="787" dir="0" index="1" bw="32" slack="0"/>
<pin id="788" dir="0" index="2" bw="32" slack="1"/>
<pin id="789" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_8/9 "/>
</bind>
</comp>

<comp id="792" class="1004" name="window_2_2_9_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="1"/>
<pin id="794" dir="0" index="1" bw="32" slack="0"/>
<pin id="795" dir="0" index="2" bw="32" slack="1"/>
<pin id="796" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_9/9 "/>
</bind>
</comp>

<comp id="799" class="1004" name="StgValue_133_store_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="2"/>
<pin id="802" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_133/9 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_8_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="6"/>
<pin id="806" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="807" class="1004" name="StgValue_145_store_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="0"/>
<pin id="809" dir="0" index="1" bw="32" slack="0"/>
<pin id="810" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_145/10 "/>
</bind>
</comp>

<comp id="812" class="1004" name="StgValue_146_store_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="0"/>
<pin id="815" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_146/10 "/>
</bind>
</comp>

<comp id="817" class="1004" name="StgValue_147_store_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="0"/>
<pin id="819" dir="0" index="1" bw="32" slack="0"/>
<pin id="820" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_147/10 "/>
</bind>
</comp>

<comp id="822" class="1004" name="exitcond_flatten8_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="13" slack="0"/>
<pin id="824" dir="0" index="1" bw="13" slack="0"/>
<pin id="825" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/11 "/>
</bind>
</comp>

<comp id="828" class="1004" name="indvar_flatten_next7_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="13" slack="0"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/11 "/>
</bind>
</comp>

<comp id="834" class="1004" name="exitcond2_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="7" slack="0"/>
<pin id="836" dir="0" index="1" bw="7" slack="0"/>
<pin id="837" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/11 "/>
</bind>
</comp>

<comp id="840" class="1004" name="x_assign_mid2_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="1" slack="0"/>
<pin id="843" dir="0" index="2" bw="7" slack="0"/>
<pin id="844" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_assign_mid2/11 "/>
</bind>
</comp>

<comp id="848" class="1004" name="y_s_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="7" slack="0"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_s/11 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_i_mid1_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="7" slack="0"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_mid1/11 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_i_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="7" slack="0"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/11 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_i_mid2_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="0" index="2" bw="1" slack="0"/>
<pin id="870" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_mid2/11 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_2_i_mid1_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="7" slack="0"/>
<pin id="876" dir="0" index="1" bw="7" slack="0"/>
<pin id="877" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i_mid1/11 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_2_i_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="7" slack="0"/>
<pin id="882" dir="0" index="1" bw="7" slack="0"/>
<pin id="883" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i/11 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_2_i_mid2_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="1" slack="0"/>
<pin id="889" dir="0" index="2" bw="1" slack="0"/>
<pin id="890" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_i_mid2/11 "/>
</bind>
</comp>

<comp id="894" class="1004" name="y_assign_mid2_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="7" slack="0"/>
<pin id="897" dir="0" index="2" bw="7" slack="0"/>
<pin id="898" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_assign_mid2/11 "/>
</bind>
</comp>

<comp id="902" class="1004" name="x_assign_cast_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="7" slack="0"/>
<pin id="904" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_assign_cast/11 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_i_15_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="7" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_15/11 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_1_i_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="7" slack="0"/>
<pin id="916" dir="0" index="1" bw="7" slack="0"/>
<pin id="917" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i/11 "/>
</bind>
</comp>

<comp id="920" class="1004" name="tmp2_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2/11 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp3_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="0" index="1" bw="1" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp3/11 "/>
</bind>
</comp>

<comp id="932" class="1004" name="p_i_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_i/11 "/>
</bind>
</comp>

<comp id="938" class="1004" name="readCount_1_load_load_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="1"/>
<pin id="940" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readCount_1_load/11 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_11_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="20" slack="0"/>
<pin id="943" dir="0" index="1" bw="32" slack="0"/>
<pin id="944" dir="0" index="2" bw="5" slack="0"/>
<pin id="945" dir="0" index="3" bw="6" slack="0"/>
<pin id="946" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="951" class="1004" name="icmp_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="20" slack="0"/>
<pin id="953" dir="0" index="1" bw="1" slack="0"/>
<pin id="954" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/11 "/>
</bind>
</comp>

<comp id="957" class="1004" name="readCount_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="0"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="readCount/11 "/>
</bind>
</comp>

<comp id="963" class="1004" name="StgValue_184_store_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="0"/>
<pin id="965" dir="0" index="1" bw="32" slack="1"/>
<pin id="966" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_184/11 "/>
</bind>
</comp>

<comp id="968" class="1004" name="x_4_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="7" slack="0"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/11 "/>
</bind>
</comp>

<comp id="974" class="1004" name="window_0_0_read_as_1_load_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="2"/>
<pin id="976" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="978" class="1004" name="window_0_0_load_load_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="2"/>
<pin id="980" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_load/12 "/>
</bind>
</comp>

<comp id="982" class="1004" name="window_0_1_load_load_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="2"/>
<pin id="984" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load/12 "/>
</bind>
</comp>

<comp id="985" class="1004" name="window_1_0_read_as_1_load_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="2"/>
<pin id="987" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="989" class="1004" name="window_2_0_read_as_1_load_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="2"/>
<pin id="991" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="993" class="1004" name="window_2_1_2_load_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="2"/>
<pin id="995" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_1_2/12 "/>
</bind>
</comp>

<comp id="997" class="1004" name="StgValue_195_store_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="0"/>
<pin id="999" dir="0" index="1" bw="32" slack="2"/>
<pin id="1000" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_195/12 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="StgValue_196_store_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="0"/>
<pin id="1004" dir="0" index="1" bw="32" slack="2"/>
<pin id="1005" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_196/12 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="StgValue_197_store_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="0"/>
<pin id="1009" dir="0" index="1" bw="32" slack="2"/>
<pin id="1010" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_197/12 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="StgValue_198_store_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="0"/>
<pin id="1014" dir="0" index="1" bw="32" slack="2"/>
<pin id="1015" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_198/12 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="window_0_1_load_1_load_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="2"/>
<pin id="1019" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load_1/12 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="StgValue_222_store_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="0"/>
<pin id="1023" dir="0" index="1" bw="32" slack="2"/>
<pin id="1024" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_222/12 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="StgValue_225_store_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="0"/>
<pin id="1028" dir="0" index="1" bw="32" slack="2"/>
<pin id="1029" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_225/12 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="window_2_2_10_load_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="3"/>
<pin id="1033" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_2_10/13 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="tmp11_trunc_ext_cast_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="23" slack="0"/>
<pin id="1037" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp11_trunc_ext_cast/19 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp11_trunc25_ext_ca_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="23" slack="0"/>
<pin id="1041" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp11_trunc25_ext_ca/19 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="tmp1_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="23" slack="0"/>
<pin id="1045" dir="0" index="1" bw="23" slack="0"/>
<pin id="1046" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/19 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="tmp11_cast_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="24" slack="0"/>
<pin id="1051" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp11_cast/19 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp12_trunc_ext_cast_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="23" slack="0"/>
<pin id="1055" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp12_trunc_ext_cast/19 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp12_trunc24_ext_ca_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="23" slack="0"/>
<pin id="1059" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp12_trunc24_ext_ca/19 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="tmp4_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="23" slack="0"/>
<pin id="1063" dir="0" index="1" bw="23" slack="0"/>
<pin id="1064" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/19 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="tmp12_cast_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="24" slack="0"/>
<pin id="1069" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp12_cast/19 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp5_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="24" slack="0"/>
<pin id="1073" dir="0" index="1" bw="24" slack="0"/>
<pin id="1074" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/19 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="tmp14_trunc_ext_cast_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="23" slack="0"/>
<pin id="1079" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp14_trunc_ext_cast/19 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="tmp14_trunc23_ext_ca_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="23" slack="0"/>
<pin id="1083" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp14_trunc23_ext_ca/19 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmp6_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="23" slack="0"/>
<pin id="1087" dir="0" index="1" bw="23" slack="0"/>
<pin id="1088" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/19 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="tmp16_trunc_ext_cast_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="23" slack="0"/>
<pin id="1093" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp16_trunc_ext_cast/19 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="tmp16_trunc26_ext_ca_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="23" slack="0"/>
<pin id="1097" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp16_trunc26_ext_ca/19 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="tmp7_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="23" slack="0"/>
<pin id="1101" dir="0" index="1" bw="23" slack="0"/>
<pin id="1102" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/19 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="tmp16_cast_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="24" slack="0"/>
<pin id="1107" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp16_cast/19 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="tmp15_trunc_ext_cast_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="23" slack="0"/>
<pin id="1111" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp15_trunc_ext_cast/19 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="tmp8_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="23" slack="0"/>
<pin id="1115" dir="0" index="1" bw="24" slack="0"/>
<pin id="1116" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/19 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="writeCount_1_load_load_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="10"/>
<pin id="1121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="writeCount_1_load/20 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="writeCount_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="0"/>
<pin id="1124" dir="0" index="1" bw="1" slack="0"/>
<pin id="1125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="writeCount/20 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="tmp10_cast_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="25" slack="1"/>
<pin id="1130" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp10_cast/20 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="tmp14_cast_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="24" slack="1"/>
<pin id="1133" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp14_cast/20 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp15_cast_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="25" slack="1"/>
<pin id="1136" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp15_cast/20 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="tmp9_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="24" slack="0"/>
<pin id="1139" dir="0" index="1" bw="25" slack="0"/>
<pin id="1140" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/20 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="tmp13_cast_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="26" slack="0"/>
<pin id="1145" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp13_cast/20 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="result_4_2_2_i_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="25" slack="0"/>
<pin id="1149" dir="0" index="1" bw="26" slack="0"/>
<pin id="1150" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_4_2_2_i/20 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="result_4_2_2_i_cast1_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="27" slack="0"/>
<pin id="1155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="result_4_2_2_i_cast1/20 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="tmp_10_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="27" slack="0"/>
<pin id="1160" dir="0" index="2" bw="6" slack="0"/>
<pin id="1161" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/20 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="result_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="0"/>
<pin id="1167" dir="0" index="1" bw="1" slack="0"/>
<pin id="1168" dir="0" index="2" bw="27" slack="0"/>
<pin id="1169" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result/20 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="result_cast1_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="27" slack="0"/>
<pin id="1175" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="result_cast1/20 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="result_cast_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="27" slack="0"/>
<pin id="1179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="result_cast/20 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="tmp_data_V_2_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="10"/>
<pin id="1183" dir="0" index="1" bw="31" slack="0"/>
<pin id="1184" dir="0" index="2" bw="27" slack="0"/>
<pin id="1185" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V_2/20 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="tmp_last_V_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="0"/>
<pin id="1191" dir="0" index="1" bw="13" slack="0"/>
<pin id="1192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/20 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="StgValue_328_store_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="0"/>
<pin id="1198" dir="0" index="1" bw="32" slack="10"/>
<pin id="1199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_328/20 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="ctrl_read_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="6"/>
<pin id="1203" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="ctrl_read "/>
</bind>
</comp>

<comp id="1206" class="1005" name="exitcond1_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="1"/>
<pin id="1208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="x_1_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="7" slack="0"/>
<pin id="1212" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="exitcond4_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="1"/>
<pin id="1217" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="x_2_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="7" slack="0"/>
<pin id="1221" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="window_2_2_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="2"/>
<pin id="1226" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_2_2 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="exitcond_flatten_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="1"/>
<pin id="1232" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1234" class="1005" name="indvar_flatten_next_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="3" slack="0"/>
<pin id="1236" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1239" class="1005" name="tmp_2_mid2_v_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="2" slack="0"/>
<pin id="1241" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_2_mid2_v "/>
</bind>
</comp>

<comp id="1244" class="1005" name="tmp_9_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="1" slack="1"/>
<pin id="1246" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="cond_mid2_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="1" slack="1"/>
<pin id="1251" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond_mid2 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="lineBuffer_0_addr_1_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="6" slack="1"/>
<pin id="1259" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_addr_1 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="lineBuffer_1_addr_1_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="6" slack="1"/>
<pin id="1264" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_addr_1 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="cond1_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="1" slack="1"/>
<pin id="1269" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond1 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="x_3_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="2" slack="0"/>
<pin id="1277" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="window_2_2_7_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="32" slack="1"/>
<pin id="1282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_7 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="window_2_2_8_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="32" slack="1"/>
<pin id="1287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_8 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="window_2_2_9_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="1"/>
<pin id="1292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_9 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="window_0_0_read_as_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="32" slack="2"/>
<pin id="1297" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_0_read_as "/>
</bind>
</comp>

<comp id="1301" class="1005" name="window_0_0_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="32" slack="2"/>
<pin id="1303" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_0 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="window_0_1_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="32" slack="2"/>
<pin id="1309" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_1 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="window_1_0_read_as_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="32" slack="2"/>
<pin id="1316" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_1_0_read_as "/>
</bind>
</comp>

<comp id="1320" class="1005" name="window_2_0_read_as_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="32" slack="2"/>
<pin id="1322" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_2_0_read_as "/>
</bind>
</comp>

<comp id="1326" class="1005" name="window_2_1_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="0"/>
<pin id="1328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_1 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="writeCount_1_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="0"/>
<pin id="1336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="writeCount_1 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="readCount_1_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="32" slack="0"/>
<pin id="1343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="readCount_1 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="tmp_8_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="10"/>
<pin id="1350" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="exitcond_flatten8_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="1" slack="1"/>
<pin id="1355" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten8 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="indvar_flatten_next7_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="13" slack="0"/>
<pin id="1359" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="y_assign_mid2_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="7" slack="0"/>
<pin id="1364" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="y_assign_mid2 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="p_i_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="1"/>
<pin id="1369" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_i "/>
</bind>
</comp>

<comp id="1371" class="1005" name="lineBuffer_0_addr_2_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="6" slack="1"/>
<pin id="1373" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_addr_2 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="lineBuffer_1_addr_2_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="6" slack="1"/>
<pin id="1379" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_addr_2 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="icmp_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="1" slack="1"/>
<pin id="1385" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1387" class="1005" name="x_4_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="7" slack="0"/>
<pin id="1389" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="x_4 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="window_2_1_2_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="32" slack="0"/>
<pin id="1394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_1_2 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="windowRightCol_1_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="32" slack="0"/>
<pin id="1400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="windowRightCol_1 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="tmp5_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="25" slack="1"/>
<pin id="1405" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="tmp6_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="24" slack="1"/>
<pin id="1410" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="tmp8_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="25" slack="1"/>
<pin id="1415" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="tmp_data_V_2_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="32" slack="1"/>
<pin id="1420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="tmp_last_V_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="1"/>
<pin id="1425" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="165"><net_src comp="56" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="56" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="56" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="56" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="56" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="56" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="56" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="56" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="56" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="56" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="54" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="222"><net_src comp="76" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="226"><net_src comp="6" pin="0"/><net_sink comp="212" pin=4"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="212" pin=5"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="212" pin=6"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="212" pin=7"/></net>

<net id="234"><net_src comp="140" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="140" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="140" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="140" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="140" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="140" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="140" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="140" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="44" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="140" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="301"><net_src comp="152" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="302"><net_src comp="14" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="303"><net_src comp="16" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="304"><net_src comp="18" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="305"><net_src comp="20" pin="0"/><net_sink comp="284" pin=4"/></net>

<net id="306"><net_src comp="22" pin="0"/><net_sink comp="284" pin=5"/></net>

<net id="307"><net_src comp="24" pin="0"/><net_sink comp="284" pin=6"/></net>

<net id="308"><net_src comp="26" pin="0"/><net_sink comp="284" pin=7"/></net>

<net id="309"><net_src comp="154" pin="0"/><net_sink comp="284" pin=9"/></net>

<net id="310"><net_src comp="156" pin="0"/><net_sink comp="284" pin=10"/></net>

<net id="311"><net_src comp="112" pin="0"/><net_sink comp="284" pin=11"/></net>

<net id="312"><net_src comp="158" pin="0"/><net_sink comp="284" pin=13"/></net>

<net id="313"><net_src comp="160" pin="0"/><net_sink comp="284" pin=14"/></net>

<net id="319"><net_src comp="64" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="314" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="64" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="325" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="64" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="64" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="348"><net_src comp="336" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="349"><net_src comp="342" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="355"><net_src comp="64" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="356"><net_src comp="350" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="362"><net_src comp="64" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="363"><net_src comp="357" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="367"><net_src comp="331" pin="2"/><net_sink comp="320" pin=4"/></net>

<net id="374"><net_src comp="72" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="375" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="386"><net_src comp="94" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="394"><net_src comp="387" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="398"><net_src comp="100" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="409"><net_src comp="102" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="420"><net_src comp="104" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="428"><net_src comp="421" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="432"><net_src comp="104" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="429" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="440"><net_src comp="433" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="444"><net_src comp="104" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="441" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="452"><net_src comp="445" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="456"><net_src comp="102" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="467"><net_src comp="122" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="478"><net_src comp="94" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="485"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="489"><net_src comp="94" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="486" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="506"><net_src comp="417" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="500" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="517"><net_src comp="429" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="511" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="528"><net_src comp="441" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="508" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="530"><net_src comp="522" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="536"><net_src comp="142" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="230" pin="2"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="142" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="236" pin="2"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="142" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="242" pin="2"/><net_sink comp="545" pin=2"/></net>

<net id="557"><net_src comp="142" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="248" pin="2"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="142" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="522" pin="4"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="254" pin="2"/><net_sink comp="559" pin=2"/></net>

<net id="572"><net_src comp="142" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="511" pin="4"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="260" pin="2"/><net_sink comp="567" pin=2"/></net>

<net id="580"><net_src comp="142" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="266" pin="2"/><net_sink comp="575" pin=2"/></net>

<net id="587"><net_src comp="142" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="500" pin="4"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="272" pin="2"/><net_sink comp="582" pin=2"/></net>

<net id="595"><net_src comp="142" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="278" pin="2"/><net_sink comp="590" pin=2"/></net>

<net id="600"><net_src comp="212" pin="8"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="610"><net_src comp="375" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="74" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="375" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="78" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="371" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="627"><net_src comp="387" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="74" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="387" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="78" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="383" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="644"><net_src comp="399" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="106" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="399" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="108" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="457" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="110" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="652" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="102" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="457" pin="4"/><net_sink comp="658" pin=2"/></net>

<net id="670"><net_src comp="102" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="410" pin="4"/><net_sink comp="666" pin=1"/></net>

<net id="677"><net_src comp="652" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="666" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="410" pin="4"/><net_sink comp="672" pin=2"/></net>

<net id="683"><net_src comp="672" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="410" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="112" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="410" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="102" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="701"><net_src comp="652" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="684" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="690" pin="2"/><net_sink comp="696" pin=2"/></net>

<net id="707"><net_src comp="658" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="114" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="704" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="714" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="728"><net_src comp="658" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="102" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="102" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="658" pin="3"/><net_sink comp="730" pin=1"/></net>

<net id="741"><net_src comp="320" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="742"><net_src comp="331" pin="2"/><net_sink comp="736" pin=2"/></net>

<net id="748"><net_src comp="429" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="749"><net_src comp="736" pin="3"/><net_sink comp="743" pin=2"/></net>

<net id="755"><net_src comp="736" pin="3"/><net_sink comp="750" pin=1"/></net>

<net id="756"><net_src comp="441" pin="1"/><net_sink comp="750" pin=2"/></net>

<net id="762"><net_src comp="603" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="763"><net_src comp="736" pin="3"/><net_sink comp="757" pin=2"/></net>

<net id="769"><net_src comp="736" pin="3"/><net_sink comp="764" pin=1"/></net>

<net id="770"><net_src comp="417" pin="1"/><net_sink comp="764" pin=2"/></net>

<net id="776"><net_src comp="603" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="777"><net_src comp="757" pin="3"/><net_sink comp="771" pin=2"/></net>

<net id="783"><net_src comp="417" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="784"><net_src comp="764" pin="3"/><net_sink comp="778" pin=2"/></net>

<net id="790"><net_src comp="743" pin="3"/><net_sink comp="785" pin=1"/></net>

<net id="791"><net_src comp="429" pin="1"/><net_sink comp="785" pin=2"/></net>

<net id="797"><net_src comp="750" pin="3"/><net_sink comp="792" pin=1"/></net>

<net id="798"><net_src comp="441" pin="1"/><net_sink comp="792" pin=2"/></net>

<net id="803"><net_src comp="771" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="811"><net_src comp="120" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="816"><net_src comp="64" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="821"><net_src comp="603" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="826"><net_src comp="468" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="124" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="468" pin="4"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="126" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="838"><net_src comp="490" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="74" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="845"><net_src comp="834" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="846"><net_src comp="94" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="847"><net_src comp="490" pin="4"/><net_sink comp="840" pin=2"/></net>

<net id="852"><net_src comp="479" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="78" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="848" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="94" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="479" pin="4"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="94" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="871"><net_src comp="834" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="872"><net_src comp="854" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="873"><net_src comp="860" pin="2"/><net_sink comp="866" pin=2"/></net>

<net id="878"><net_src comp="848" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="72" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="479" pin="4"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="72" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="891"><net_src comp="834" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="874" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="893"><net_src comp="880" pin="2"/><net_sink comp="886" pin=2"/></net>

<net id="899"><net_src comp="834" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="848" pin="2"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="479" pin="4"/><net_sink comp="894" pin=2"/></net>

<net id="905"><net_src comp="840" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="912"><net_src comp="840" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="94" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="840" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="72" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="924"><net_src comp="908" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="866" pin="3"/><net_sink comp="920" pin=1"/></net>

<net id="930"><net_src comp="914" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="886" pin="3"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="926" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="920" pin="2"/><net_sink comp="932" pin=1"/></net>

<net id="947"><net_src comp="132" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="948"><net_src comp="938" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="949"><net_src comp="134" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="950"><net_src comp="136" pin="0"/><net_sink comp="941" pin=3"/></net>

<net id="955"><net_src comp="941" pin="4"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="138" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="938" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="56" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="967"><net_src comp="957" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="972"><net_src comp="840" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="78" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="977"><net_src comp="974" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="981"><net_src comp="978" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="988"><net_src comp="985" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="992"><net_src comp="989" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="996"><net_src comp="993" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1001"><net_src comp="500" pin="4"/><net_sink comp="997" pin=0"/></net>

<net id="1006"><net_src comp="522" pin="4"/><net_sink comp="1002" pin=0"/></net>

<net id="1011"><net_src comp="982" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1016"><net_src comp="978" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1020"><net_src comp="1017" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1025"><net_src comp="320" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1030"><net_src comp="597" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1034"><net_src comp="1031" pin="1"/><net_sink comp="331" pin=4"/></net>

<net id="1038"><net_src comp="575" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1042"><net_src comp="582" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1047"><net_src comp="1039" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1048"><net_src comp="1035" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1052"><net_src comp="1043" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1056"><net_src comp="559" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1060"><net_src comp="567" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1065"><net_src comp="1053" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="1057" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1070"><net_src comp="1061" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1075"><net_src comp="1049" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="1067" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1080"><net_src comp="531" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1084"><net_src comp="538" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1089"><net_src comp="1081" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="1077" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1094"><net_src comp="545" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1098"><net_src comp="590" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1103"><net_src comp="1095" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="1091" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1108"><net_src comp="1099" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1112"><net_src comp="552" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1117"><net_src comp="1109" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1118"><net_src comp="1105" pin="1"/><net_sink comp="1113" pin=1"/></net>

<net id="1126"><net_src comp="1119" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="56" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1141"><net_src comp="1131" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="1134" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="1146"><net_src comp="1137" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1151"><net_src comp="1128" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1152"><net_src comp="1143" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="1156"><net_src comp="1147" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1162"><net_src comp="144" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="1147" pin="2"/><net_sink comp="1157" pin=1"/></net>

<net id="1164"><net_src comp="146" pin="0"/><net_sink comp="1157" pin=2"/></net>

<net id="1170"><net_src comp="1157" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1171"><net_src comp="148" pin="0"/><net_sink comp="1165" pin=1"/></net>

<net id="1172"><net_src comp="1147" pin="2"/><net_sink comp="1165" pin=2"/></net>

<net id="1176"><net_src comp="1165" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1180"><net_src comp="1173" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1186"><net_src comp="1177" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1187"><net_src comp="1153" pin="1"/><net_sink comp="1181" pin=2"/></net>

<net id="1188"><net_src comp="1181" pin="3"/><net_sink comp="284" pin=8"/></net>

<net id="1193"><net_src comp="1122" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="150" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1195"><net_src comp="1189" pin="2"/><net_sink comp="284" pin=12"/></net>

<net id="1200"><net_src comp="1122" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1204"><net_src comp="206" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1209"><net_src comp="606" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1213"><net_src comp="612" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1218"><net_src comp="623" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1222"><net_src comp="629" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1227"><net_src comp="170" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="1233"><net_src comp="640" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1237"><net_src comp="646" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1242"><net_src comp="672" pin="3"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1247"><net_src comp="680" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1252"><net_src comp="696" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1254"><net_src comp="1249" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1255"><net_src comp="1249" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1256"><net_src comp="1249" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1260"><net_src comp="336" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1265"><net_src comp="342" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1270"><net_src comp="724" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1272"><net_src comp="1267" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1273"><net_src comp="1267" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1274"><net_src comp="1267" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1278"><net_src comp="730" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1283"><net_src comp="778" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1288"><net_src comp="785" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="1293"><net_src comp="792" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1298"><net_src comp="174" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1300"><net_src comp="1295" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1304"><net_src comp="178" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1306"><net_src comp="1301" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1310"><net_src comp="182" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1312"><net_src comp="1307" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1313"><net_src comp="1307" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1317"><net_src comp="186" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1319"><net_src comp="1314" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1323"><net_src comp="190" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1325"><net_src comp="1320" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1329"><net_src comp="194" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="1331"><net_src comp="1326" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1332"><net_src comp="1326" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1333"><net_src comp="1326" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1337"><net_src comp="198" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1340"><net_src comp="1334" pin="1"/><net_sink comp="1196" pin=1"/></net>

<net id="1344"><net_src comp="202" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="1346"><net_src comp="1341" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1347"><net_src comp="1341" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="1351"><net_src comp="804" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1356"><net_src comp="822" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1360"><net_src comp="828" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="1365"><net_src comp="894" pin="3"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="1370"><net_src comp="932" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1374"><net_src comp="350" pin="3"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1376"><net_src comp="1371" pin="1"/><net_sink comp="320" pin=3"/></net>

<net id="1380"><net_src comp="357" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1382"><net_src comp="1377" pin="1"/><net_sink comp="331" pin=3"/></net>

<net id="1386"><net_src comp="951" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1390"><net_src comp="968" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="1395"><net_src comp="993" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="1397"><net_src comp="1392" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1401"><net_src comp="331" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="1406"><net_src comp="1071" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1411"><net_src comp="1085" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1416"><net_src comp="1113" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1421"><net_src comp="1181" pin="3"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="284" pin=8"/></net>

<net id="1426"><net_src comp="1189" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="284" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {21 }
	Port: outStream_V_keep_V | {21 }
	Port: outStream_V_strb_V | {21 }
	Port: outStream_V_user_V | {21 }
	Port: outStream_V_last_V | {21 }
	Port: outStream_V_id_V | {21 }
	Port: outStream_V_dest_V | {21 }
 - Input state : 
	Port: cnn_conv_d64x64_k3x3 : inStream_V_data_V | {2 5 11 }
	Port: cnn_conv_d64x64_k3x3 : inStream_V_keep_V | {2 5 11 }
	Port: cnn_conv_d64x64_k3x3 : inStream_V_strb_V | {2 5 11 }
	Port: cnn_conv_d64x64_k3x3 : inStream_V_user_V | {2 5 11 }
	Port: cnn_conv_d64x64_k3x3 : inStream_V_last_V | {2 5 11 }
	Port: cnn_conv_d64x64_k3x3 : inStream_V_id_V | {2 5 11 }
	Port: cnn_conv_d64x64_k3x3 : inStream_V_dest_V | {2 5 11 }
	Port: cnn_conv_d64x64_k3x3 : ctrl | {1 }
	Port: cnn_conv_d64x64_k3x3 : kernel_0 | {12 }
	Port: cnn_conv_d64x64_k3x3 : kernel_1 | {12 }
	Port: cnn_conv_d64x64_k3x3 : kernel_2 | {12 }
	Port: cnn_conv_d64x64_k3x3 : kernel_3 | {12 }
	Port: cnn_conv_d64x64_k3x3 : kernel_4 | {12 }
	Port: cnn_conv_d64x64_k3x3 : kernel_5 | {12 }
	Port: cnn_conv_d64x64_k3x3 : kernel_6 | {12 }
	Port: cnn_conv_d64x64_k3x3 : kernel_7 | {12 }
	Port: cnn_conv_d64x64_k3x3 : kernel_8 | {12 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		StgValue_59 : 2
		x_1 : 1
	State 3
		lineBuffer_0_addr : 1
		StgValue_69 : 1
		empty_6 : 1
	State 4
	State 5
		exitcond4 : 1
		x_2 : 1
		StgValue_76 : 2
	State 6
		lineBuffer_1_addr : 1
		StgValue_85 : 1
		empty_9 : 1
	State 7
	State 8
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_98 : 2
		exitcond : 1
		x4_mid2 : 2
		y9 : 1
		tmp_2_mid2_v : 2
		tmp_9 : 3
		cond_mid1 : 1
		cond : 1
		cond_mid2 : 2
		x4_cast19_cast : 3
		tmp_s : 4
		tmp_cast1 : 5
		tmp_cast : 6
		lineBuffer_0_addr_1 : 7
		lineBuffer_1_addr_1 : 7
		lineBuffer_0_load : 8
		lineBuffer_1_load : 8
		cond1 : 3
		x_3 : 3
	State 9
		window_1_1_2 : 1
		window_2_2_1 : 2
		window_2_2_2 : 2
		window_2_2_4 : 2
		window_2_2_5 : 2
		window_2_2_6 : 3
		window_2_2_7 : 3
		window_2_2_8 : 3
		window_2_2_9 : 3
		empty_11 : 1
		StgValue_133 : 4
	State 10
		StgValue_145 : 1
		StgValue_146 : 1
		StgValue_147 : 1
	State 11
		exitcond_flatten8 : 1
		indvar_flatten_next7 : 1
		exitcond2 : 1
		x_assign_mid2 : 2
		y_s : 1
		tmp_i_mid1 : 2
		tmp_i : 1
		tmp_i_mid2 : 3
		tmp_2_i_mid1 : 2
		tmp_2_i : 1
		tmp_2_i_mid2 : 3
		y_assign_mid2 : 2
		x_assign_cast : 3
		tmp_i_15 : 3
		tmp_1_i : 3
		tmp2 : 4
		tmp3 : 4
		p_i : 4
		StgValue_173 : 4
		lineBuffer_0_addr_2 : 4
		windowRightCol_0 : 5
		lineBuffer_1_addr_2 : 4
		windowRightCol_1 : 5
		tmp_11 : 1
		icmp : 2
		StgValue_181 : 3
		readCount : 1
		StgValue_184 : 2
		x_4 : 3
	State 12
		StgValue_195 : 1
		StgValue_196 : 1
		StgValue_197 : 1
		StgValue_198 : 1
		StgValue_221 : 1
		StgValue_222 : 1
		StgValue_225 : 1
	State 13
		StgValue_237 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		tmp11_trunc_ext_cast : 1
		tmp11_trunc25_ext_ca : 1
		tmp1 : 2
		tmp11_cast : 3
		tmp12_trunc_ext_cast : 1
		tmp12_trunc24_ext_ca : 1
		tmp4 : 2
		tmp12_cast : 3
		tmp5 : 4
		tmp14_trunc_ext_cast : 1
		tmp14_trunc23_ext_ca : 1
		tmp6 : 2
		tmp16_trunc_ext_cast : 1
		tmp16_trunc26_ext_ca : 1
		tmp7 : 2
		tmp16_cast : 3
		tmp15_trunc_ext_cast : 1
		tmp8 : 4
	State 20
		writeCount : 1
		tmp9 : 1
		tmp13_cast : 2
		result_4_2_2_i : 3
		result_4_2_2_i_cast1 : 4
		tmp_10 : 4
		result : 5
		result_cast1 : 6
		result_cast : 7
		tmp_data_V_2 : 8
		tmp_last_V : 2
		StgValue_327 : 9
		StgValue_328 : 2
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |  grp_fixed_point_mul_fu_531  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_538  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_545  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_552  |    4    |   150   |   217   |
|   call   |  grp_fixed_point_mul_fu_559  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_567  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_575  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_582  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_590  |    4    |   150   |   217   |
|----------|------------------------------|---------|---------|---------|
|          |        x4_mid2_fu_658        |    0    |    0    |    2    |
|          |      tmp_2_mid2_v_fu_672     |    0    |    0    |    2    |
|          |       cond_mid2_fu_696       |    0    |    0    |    1    |
|          |      window_1_1_2_fu_736     |    0    |    0    |    32   |
|          |      window_2_2_1_fu_743     |    0    |    0    |    32   |
|          |      window_2_2_2_fu_750     |    0    |    0    |    32   |
|          |      window_2_2_4_fu_757     |    0    |    0    |    32   |
|          |      window_2_2_5_fu_764     |    0    |    0    |    32   |
|  select  |      window_2_2_6_fu_771     |    0    |    0    |    32   |
|          |      window_2_2_7_fu_778     |    0    |    0    |    32   |
|          |      window_2_2_8_fu_785     |    0    |    0    |    32   |
|          |      window_2_2_9_fu_792     |    0    |    0    |    32   |
|          |     x_assign_mid2_fu_840     |    0    |    0    |    7    |
|          |       tmp_i_mid2_fu_866      |    0    |    0    |    1    |
|          |      tmp_2_i_mid2_fu_886     |    0    |    0    |    1    |
|          |     y_assign_mid2_fu_894     |    0    |    0    |    7    |
|          |        result_fu_1165        |    0    |    0    |    27   |
|          |     tmp_data_V_2_fu_1181     |    0    |    0    |    31   |
|----------|------------------------------|---------|---------|---------|
|          |          x_1_fu_612          |    0    |    0    |    7    |
|          |          x_2_fu_629          |    0    |    0    |    7    |
|          |  indvar_flatten_next_fu_646  |    0    |    0    |    3    |
|          |           y9_fu_666          |    0    |    0    |    2    |
|          |         tmp_s_fu_708         |    0    |    0    |    3    |
|          |          x_3_fu_730          |    0    |    0    |    2    |
|          |  indvar_flatten_next7_fu_828 |    0    |    0    |    13   |
|          |          y_s_fu_848          |    0    |    0    |    7    |
|          |       readCount_fu_957       |    0    |    0    |    32   |
|    add   |          x_4_fu_968          |    0    |    0    |    7    |
|          |         tmp1_fu_1043         |    0    |    0    |    23   |
|          |         tmp4_fu_1061         |    0    |    0    |    23   |
|          |         tmp5_fu_1071         |    0    |    0    |    24   |
|          |         tmp6_fu_1085         |    0    |    0    |    23   |
|          |         tmp7_fu_1099         |    0    |    0    |    23   |
|          |         tmp8_fu_1113         |    0    |    0    |    24   |
|          |      writeCount_fu_1122      |    0    |    0    |    32   |
|          |         tmp9_fu_1137         |    0    |    0    |    25   |
|          |    result_4_2_2_i_fu_1147    |    0    |    0    |    26   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond1_fu_606       |    0    |    0    |    3    |
|          |       exitcond4_fu_623       |    0    |    0    |    3    |
|          |    exitcond_flatten_fu_640   |    0    |    0    |    2    |
|          |        exitcond_fu_652       |    0    |    0    |    1    |
|          |       cond_mid1_fu_684       |    0    |    0    |    1    |
|          |          cond_fu_690         |    0    |    0    |    1    |
|          |         cond1_fu_724         |    0    |    0    |    1    |
|          |   exitcond_flatten8_fu_822   |    0    |    0    |    5    |
|   icmp   |       exitcond2_fu_834       |    0    |    0    |    3    |
|          |       tmp_i_mid1_fu_854      |    0    |    0    |    3    |
|          |         tmp_i_fu_860         |    0    |    0    |    3    |
|          |      tmp_2_i_mid1_fu_874     |    0    |    0    |    3    |
|          |        tmp_2_i_fu_880        |    0    |    0    |    3    |
|          |        tmp_i_15_fu_908       |    0    |    0    |    3    |
|          |        tmp_1_i_fu_914        |    0    |    0    |    3    |
|          |          icmp_fu_951         |    0    |    0    |    7    |
|          |      tmp_last_V_fu_1189      |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp2_fu_920         |    0    |    0    |    1    |
|    or    |          tmp3_fu_926         |    0    |    0    |    1    |
|          |          p_i_fu_932          |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |     ctrl_read_read_fu_206    |    0    |    0    |    0    |
|          |        grp_read_fu_212       |    0    |    0    |    0    |
|          |   kernel_0_read_read_fu_230  |    0    |    0    |    0    |
|          |   kernel_1_read_read_fu_236  |    0    |    0    |    0    |
|          |   kernel_2_read_read_fu_242  |    0    |    0    |    0    |
|   read   |   kernel_3_read_read_fu_248  |    0    |    0    |    0    |
|          |   kernel_4_read_read_fu_254  |    0    |    0    |    0    |
|          |   kernel_5_read_read_fu_260  |    0    |    0    |    0    |
|          |   kernel_6_read_read_fu_266  |    0    |    0    |    0    |
|          |   kernel_7_read_read_fu_272  |    0    |    0    |    0    |
|          |   kernel_8_read_read_fu_278  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_284       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|extractvalue|          grp_fu_597          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         x_cast_fu_618        |    0    |    0    |    0    |
|          |        x1_cast_fu_635        |    0    |    0    |    0    |
|   zext   |     x4_cast19_cast_fu_704    |    0    |    0    |    0    |
|          |        tmp_cast_fu_718       |    0    |    0    |    0    |
|          |     x_assign_cast_fu_902     |    0    |    0    |    0    |
|          |      result_cast_fu_1177     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         tmp_9_fu_680         |    0    |    0    |    0    |
|          |         tmp_8_fu_804         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       tmp_cast1_fu_714       |    0    |    0    |    0    |
|          | tmp11_trunc_ext_cast_fu_1035 |    0    |    0    |    0    |
|          | tmp11_trunc25_ext_ca_fu_1039 |    0    |    0    |    0    |
|          |      tmp11_cast_fu_1049      |    0    |    0    |    0    |
|          | tmp12_trunc_ext_cast_fu_1053 |    0    |    0    |    0    |
|          | tmp12_trunc24_ext_ca_fu_1057 |    0    |    0    |    0    |
|          |      tmp12_cast_fu_1067      |    0    |    0    |    0    |
|          | tmp14_trunc_ext_cast_fu_1077 |    0    |    0    |    0    |
|          | tmp14_trunc23_ext_ca_fu_1081 |    0    |    0    |    0    |
|   sext   | tmp16_trunc_ext_cast_fu_1091 |    0    |    0    |    0    |
|          | tmp16_trunc26_ext_ca_fu_1095 |    0    |    0    |    0    |
|          |      tmp16_cast_fu_1105      |    0    |    0    |    0    |
|          | tmp15_trunc_ext_cast_fu_1109 |    0    |    0    |    0    |
|          |      tmp10_cast_fu_1128      |    0    |    0    |    0    |
|          |      tmp14_cast_fu_1131      |    0    |    0    |    0    |
|          |      tmp15_cast_fu_1134      |    0    |    0    |    0    |
|          |      tmp13_cast_fu_1143      |    0    |    0    |    0    |
|          | result_4_2_2_i_cast1_fu_1153 |    0    |    0    |    0    |
|          |     result_cast1_fu_1173     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_11_fu_941        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|        tmp_10_fu_1157        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    36   |   1350  |   2685  |
|----------|------------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|lineBuffer_0|    2   |    0   |    0   |
|lineBuffer_1|    2   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    4   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        cond1_reg_1267       |    1   |
|      cond_mid2_reg_1249     |    1   |
|      ctrl_read_reg_1201     |   32   |
|      exitcond1_reg_1206     |    1   |
|      exitcond4_reg_1215     |    1   |
|  exitcond_flatten8_reg_1353 |    1   |
|  exitcond_flatten_reg_1230  |    1   |
|        icmp_reg_1383        |    1   |
|   indvar_flatten6_reg_464   |   13   |
|indvar_flatten_next7_reg_1357|   13   |
| indvar_flatten_next_reg_1234|    3   |
|    indvar_flatten_reg_395   |    3   |
| lineBuffer_0_addr_1_reg_1257|    6   |
| lineBuffer_0_addr_2_reg_1371|    6   |
| lineBuffer_1_addr_1_reg_1262|    6   |
| lineBuffer_1_addr_2_reg_1377|    6   |
|         p_i_reg_1367        |    1   |
|     readCount_1_reg_1341    |   32   |
|        tmp5_reg_1403        |   25   |
|        tmp6_reg_1408        |   24   |
|        tmp8_reg_1413        |   25   |
|    tmp_2_mid2_v_reg_1239    |    2   |
|        tmp_8_reg_1348       |    1   |
|        tmp_9_reg_1244       |    1   |
|    tmp_data_V_2_reg_1418    |   32   |
|     tmp_last_V_reg_1423     |    1   |
|  windowRightCol_1_reg_1398  |   32   |
| window_0_0_read_as_reg_1295 |   32   |
|     window_0_0_reg_1301     |   32   |
|     window_0_1_reg_1307     |   32   |
| window_1_0_read_as_reg_1314 |   32   |
|      window_1_0_reg_519     |   32   |
|     window_1_1_1_reg_441    |   32   |
|      window_1_1_reg_508     |   32   |
|     window_1_2_1_reg_429    |   32   |
| window_2_0_read_as_reg_1320 |   32   |
|      window_2_0_reg_497     |   32   |
|     window_2_1_1_reg_417    |   32   |
|    window_2_1_2_reg_1392    |   32   |
|     window_2_1_reg_1326     |   32   |
|    window_2_2_7_reg_1280    |   32   |
|    window_2_2_8_reg_1285    |   32   |
|    window_2_2_9_reg_1290    |   32   |
|     window_2_2_reg_1224     |   32   |
|    writeCount_1_reg_1334    |   32   |
|          x1_reg_383         |    7   |
|          x4_reg_453         |    2   |
|         x_1_reg_1210        |    7   |
|         x_2_reg_1219        |    7   |
|         x_3_reg_1275        |    2   |
|         x_4_reg_1387        |    7   |
|       x_assign_reg_486      |    7   |
|          x_reg_371          |    7   |
|          y3_reg_406         |    2   |
|    y_assign_mid2_reg_1362   |    7   |
|       y_assign_reg_475      |    7   |
+-----------------------------+--------+
|            Total            |   909  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|      grp_write_fu_284      |  p8  |   2  |  32  |   64   ||    32   |
|      grp_write_fu_284      |  p12 |   2  |   1  |    2   ||    1    |
|      grp_access_fu_320     |  p0  |   5  |   6  |   30   ||    6    |
|      grp_access_fu_331     |  p0  |   5  |   6  |   30   ||    6    |
|          x_reg_371         |  p0  |   2  |   7  |   14   ||    7    |
|         x1_reg_383         |  p0  |   2  |   7  |   14   ||    7    |
|    window_2_1_1_reg_417    |  p0  |   2  |  32  |   64   ||    32   |
|    window_1_2_1_reg_429    |  p0  |   2  |  32  |   64   ||    32   |
|    window_1_1_1_reg_441    |  p0  |   2  |  32  |   64   ||    32   |
| grp_fixed_point_mul_fu_590 |  p1  |   2  |  32  |   64   ||    32   |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   410  ||  16.446 ||   187   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   36   |    -   |  1350  |  2685  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   16   |    -   |   187  |
|  Register |    -   |    -   |    -   |   909  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   36   |   16   |  2259  |  2872  |
+-----------+--------+--------+--------+--------+--------+
