circuit Multiplier :
  module Multiplier :
    input clock : Clock
    input reset : UInt<1>
    input io_out_ready : UInt<1>
    output io_out_valid : UInt<1>
    output io_out_bits : UInt<8>
    output io_in_ready : UInt<1>
    input io_in_valid : UInt<1>
    input io_in_bits_x : UInt<4>
    input io_in_bits_y : UInt<4>

    reg stateReg : UInt<2>, clock with :
      reset => (UInt<1>("h0"), stateReg) @[Multiplier.scala 16:25]
    reg multStageReg : UInt<2>, clock with :
      reset => (UInt<1>("h0"), multStageReg) @[Multiplier.scala 18:29]
    node _T = eq(stateReg, UInt<2>("h0")) @[Multiplier.scala 20:27]
    node _T_1 = eq(stateReg, UInt<2>("h2")) @[Multiplier.scala 21:28]
    node _T_2 = bits(io_in_bits_x, 1, 0) @[Multiplier.scala 28:21]
    node _T_3 = bits(io_in_bits_x, 3, 2) @[Multiplier.scala 30:21]
    node _T_4 = bits(io_in_bits_y, 1, 0) @[Multiplier.scala 32:21]
    node _T_5 = bits(io_in_bits_y, 3, 2) @[Multiplier.scala 34:21]
    node _T_7 = eq(UInt<2>("h0"), stateReg) @[Conditional.scala 37:30]
    node _T_8 = eq(UInt<2>("h1"), stateReg) @[Conditional.scala 37:30]
    node _T_9 = eq(UInt<2>("h0"), multStageReg) @[Conditional.scala 37:30]
    node x1 = _T_3 @[Multiplier.scala 29:16 Multiplier.scala 30:6]
    node _T_11 = eq(UInt<2>("h1"), multStageReg) @[Conditional.scala 37:30]
    node x0 = _T_2 @[Multiplier.scala 27:16 Multiplier.scala 28:6]
    node _T_15 = eq(UInt<2>("h2"), multStageReg) @[Conditional.scala 37:30]
    node _T_19 = eq(UInt<2>("h3"), multStageReg) @[Conditional.scala 37:30]
    node _GEN_1 = mux(_T_19, x0, UInt<1>("h0")) @[Conditional.scala 39:67 Multiplier.scala 85:16 Multiplier.scala 45:8]
    node _GEN_6 = mux(_T_15, x1, _GEN_1) @[Conditional.scala 39:67 Multiplier.scala 78:16]
    node _GEN_11 = mux(_T_11, x0, _GEN_6) @[Conditional.scala 39:67 Multiplier.scala 71:16]
    node _GEN_16 = mux(_T_9, x1, _GEN_11) @[Conditional.scala 40:58 Multiplier.scala 64:16]
    node _GEN_23 = mux(_T_8, _GEN_16, UInt<1>("h0")) @[Conditional.scala 39:67 Multiplier.scala 45:8]
    node _GEN_29 = mux(_T_7, UInt<1>("h0"), _GEN_23) @[Conditional.scala 40:58 Multiplier.scala 45:8]
    node xMul = _GEN_29 @[Multiplier.scala 36:18]
    node y1 = _T_5 @[Multiplier.scala 33:16 Multiplier.scala 34:6]
    node y0 = _T_4 @[Multiplier.scala 31:16 Multiplier.scala 32:6]
    node _GEN_2 = mux(_T_19, y0, UInt<1>("h0")) @[Conditional.scala 39:67 Multiplier.scala 86:16 Multiplier.scala 46:8]
    node _GEN_7 = mux(_T_15, y0, _GEN_2) @[Conditional.scala 39:67 Multiplier.scala 79:16]
    node _GEN_12 = mux(_T_11, y1, _GEN_7) @[Conditional.scala 39:67 Multiplier.scala 72:16]
    node _GEN_17 = mux(_T_9, y1, _GEN_12) @[Conditional.scala 40:58 Multiplier.scala 65:16]
    node _GEN_24 = mux(_T_8, _GEN_17, UInt<1>("h0")) @[Conditional.scala 39:67 Multiplier.scala 46:8]
    node _GEN_30 = mux(_T_7, UInt<1>("h0"), _GEN_24) @[Conditional.scala 40:58 Multiplier.scala 46:8]
    node yMul = _GEN_30 @[Multiplier.scala 37:18]
    node _T_6 = mul(xMul, yMul) @[Multiplier.scala 40:18]
    reg resReg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), resReg) @[Multiplier.scala 42:23]
    node _GEN_0 = mux(io_in_valid, UInt<2>("h1"), stateReg) @[Multiplier.scala 50:25 Multiplier.scala 51:18 Multiplier.scala 16:25]
    node resMul = _T_6 @[Multiplier.scala 38:20 Multiplier.scala 40:10]
    node _T_10 = dshl(resMul, UInt<3>("h4")) @[Multiplier.scala 66:28]
    node _T_12 = dshl(resMul, UInt<2>("h2")) @[Multiplier.scala 73:38]
    node _T_13 = add(resReg, _T_12) @[Multiplier.scala 73:28]
    node _T_14 = tail(_T_13, 1) @[Multiplier.scala 73:28]
    node _T_16 = dshl(resMul, UInt<2>("h2")) @[Multiplier.scala 80:38]
    node _T_17 = add(resReg, _T_16) @[Multiplier.scala 80:28]
    node _T_18 = tail(_T_17, 1) @[Multiplier.scala 80:28]
    node _T_20 = add(resReg, resMul) @[Multiplier.scala 87:28]
    node _T_21 = tail(_T_20, 1) @[Multiplier.scala 87:28]
    node _GEN_3 = mux(_T_19, _T_21, resReg) @[Conditional.scala 39:67 Multiplier.scala 87:18 Multiplier.scala 42:23]
    node _GEN_4 = mux(_T_19, UInt<2>("h0"), multStageReg) @[Conditional.scala 39:67 Multiplier.scala 89:24 Multiplier.scala 18:29]
    node _GEN_5 = mux(_T_19, UInt<2>("h2"), stateReg) @[Conditional.scala 39:67 Multiplier.scala 90:20 Multiplier.scala 16:25]
    node _GEN_8 = mux(_T_15, _T_18, _GEN_3) @[Conditional.scala 39:67 Multiplier.scala 80:18]
    node _GEN_9 = mux(_T_15, UInt<2>("h3"), _GEN_4) @[Conditional.scala 39:67 Multiplier.scala 82:24]
    node _GEN_10 = mux(_T_15, stateReg, _GEN_5) @[Conditional.scala 39:67 Multiplier.scala 16:25]
    node _GEN_13 = mux(_T_11, _T_14, _GEN_8) @[Conditional.scala 39:67 Multiplier.scala 73:18]
    node _GEN_14 = mux(_T_11, UInt<2>("h2"), _GEN_9) @[Conditional.scala 39:67 Multiplier.scala 75:24]
    node _GEN_15 = mux(_T_11, stateReg, _GEN_10) @[Conditional.scala 39:67 Multiplier.scala 16:25]
    node _GEN_18 = mux(_T_9, _T_10, _GEN_13) @[Conditional.scala 40:58 Multiplier.scala 66:18]
    node _GEN_19 = mux(_T_9, UInt<2>("h1"), _GEN_14) @[Conditional.scala 40:58 Multiplier.scala 68:24]
    node _GEN_20 = mux(_T_9, stateReg, _GEN_15) @[Conditional.scala 40:58 Multiplier.scala 16:25]
    node _T_22 = eq(UInt<2>("h2"), stateReg) @[Conditional.scala 37:30]
    node _GEN_21 = mux(io_out_ready, UInt<2>("h0"), stateReg) @[Multiplier.scala 95:26 Multiplier.scala 96:18 Multiplier.scala 16:25]
    node _GEN_22 = mux(_T_22, _GEN_21, stateReg) @[Conditional.scala 39:67 Multiplier.scala 16:25]
    node _GEN_25 = mux(_T_8, _GEN_18, resReg) @[Conditional.scala 39:67 Multiplier.scala 42:23]
    node _GEN_26 = mux(_T_8, _GEN_19, multStageReg) @[Conditional.scala 39:67 Multiplier.scala 18:29]
    node _GEN_27 = mux(_T_8, _GEN_20, _GEN_22) @[Conditional.scala 39:67]
    node _GEN_28 = mux(_T_7, _GEN_0, _GEN_27) @[Conditional.scala 40:58]
    node _GEN_31 = mux(_T_7, resReg, _GEN_25) @[Conditional.scala 40:58 Multiplier.scala 42:23]
    node _GEN_32 = mux(_T_7, multStageReg, _GEN_26) @[Conditional.scala 40:58 Multiplier.scala 18:29]
    io_out_valid <= _T_1 @[Multiplier.scala 21:16]
    io_out_bits <= resReg @[Multiplier.scala 43:15]
    io_in_ready <= _T @[Multiplier.scala 20:15]
    stateReg <= mux(reset, UInt<2>("h0"), _GEN_28) @[Multiplier.scala 16:25 Multiplier.scala 16:25]
    multStageReg <= mux(reset, UInt<2>("h0"), _GEN_32) @[Multiplier.scala 18:29 Multiplier.scala 18:29]
    resReg <= mux(reset, UInt<8>("h0"), bits(_GEN_31, 7, 0)) @[Multiplier.scala 42:23 Multiplier.scala 42:23]
