{"sha": "fb3249eff294078cff1605091efde8a9ae7922df", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZmIzMjQ5ZWZmMjk0MDc4Y2ZmMTYwNTA5MWVmZGU4YTlhZTc5MjJkZg==", "commit": {"author": {"name": "David Edelsohn", "email": "edelsohn@gnu.org", "date": "2005-09-22T15:03:27Z"}, "committer": {"name": "David Edelsohn", "email": "dje@gcc.gnu.org", "date": "2005-09-22T15:03:27Z"}, "message": "re PR target/24007 (very weird register allocation, putting a fp in the ctr register)\n\n        PR target/24007\n        * config/rs6000/rs6000.md (movsf_hardfloat): Ignore special\n        registers when choosing register preferences.\n        (movdf_hardfloat): Same.\n\nFrom-SVN: r104529", "tree": {"sha": "eb1fcbb8f825a6744655c838c8bc7c44ebdd40a7", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/eb1fcbb8f825a6744655c838c8bc7c44ebdd40a7"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/fb3249eff294078cff1605091efde8a9ae7922df", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/fb3249eff294078cff1605091efde8a9ae7922df", "html_url": "https://github.com/Rust-GCC/gccrs/commit/fb3249eff294078cff1605091efde8a9ae7922df", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/fb3249eff294078cff1605091efde8a9ae7922df/comments", "author": null, "committer": null, "parents": [{"sha": "6231646a02eebc2006f91c628ffca8f875ec9ac5", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6231646a02eebc2006f91c628ffca8f875ec9ac5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6231646a02eebc2006f91c628ffca8f875ec9ac5"}], "stats": {"total": 11, "additions": 9, "deletions": 2}, "files": [{"sha": "efcba755998d1e1a5f0b60733cee4557cc51a516", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/fb3249eff294078cff1605091efde8a9ae7922df/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/fb3249eff294078cff1605091efde8a9ae7922df/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=fb3249eff294078cff1605091efde8a9ae7922df", "patch": "@@ -1,3 +1,10 @@\n+2005-09-22  David Edelsohn  <edelsohn@gnu.org>\n+\n+        PR target/24007\n+        * config/rs6000/rs6000.md (movsf_hardfloat): Ignore special\n+        registers when choosing register preferences.\n+        (movdf_hardfloat): Same.\n+\n 2005-09-22  Andreas Krebbel  <krebbel1@de.ibm.com>\n \n \t* expmed.c (expand_shift): Don't use the target of the rotate as"}, {"sha": "ef98384d4053ad1e9aa29ec65ae068c8965ae8ef", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/fb3249eff294078cff1605091efde8a9ae7922df/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/fb3249eff294078cff1605091efde8a9ae7922df/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=fb3249eff294078cff1605091efde8a9ae7922df", "patch": "@@ -7400,7 +7400,7 @@\n }\")\n \n (define_insn \"*movsf_hardfloat\"\n-  [(set (match_operand:SF 0 \"nonimmediate_operand\" \"=!r,!r,m,f,f,m,!cl,!q,!r,!h,!r,!r\")\n+  [(set (match_operand:SF 0 \"nonimmediate_operand\" \"=!r,!r,m,f,f,m,*c*l,*q,!r,*h,!r,!r\")\n \t(match_operand:SF 1 \"input_operand\" \"r,m,r,f,m,f,r,r,h,0,G,Fn\"))]\n   \"(gpc_reg_operand (operands[0], SFmode)\n    || gpc_reg_operand (operands[1], SFmode))\n@@ -7682,7 +7682,7 @@\n ; ld/std require word-aligned displacements -> 'Y' constraint.\n ; List Y->r and r->Y before r->r for reload.\n (define_insn \"*movdf_hardfloat64\"\n-  [(set (match_operand:DF 0 \"nonimmediate_operand\" \"=Y,r,!r,f,f,m,!cl,!r,!h,!r,!r,!r\")\n+  [(set (match_operand:DF 0 \"nonimmediate_operand\" \"=Y,r,!r,f,f,m,*c*l,!r,*h,!r,!r,!r\")\n \t(match_operand:DF 1 \"input_operand\" \"r,Y,r,f,m,f,r,h,0,G,H,F\"))]\n   \"TARGET_POWERPC64 && TARGET_HARD_FLOAT && TARGET_FPRS\n    && (gpc_reg_operand (operands[0], DFmode)"}]}