
FreeRTOS_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b0d8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004cc  0800b268  0800b268  0001b268  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b734  0800b734  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b734  0800b734  0001b734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b73c  0800b73c  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b73c  0800b73c  0001b73c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b740  0800b740  0001b740  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800b744  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c98  200001d8  0800b91c  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001e70  0800b91c  00021e70  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001cd06  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e45  00000000  00000000  0003cf51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017a8  00000000  00000000  00040d98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001245  00000000  00000000  00042540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a4cd  00000000  00000000  00043785  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001bf9a  00000000  00000000  0006dc52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000feb2c  00000000  00000000  00089bec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000072d4  00000000  00000000  00188718  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  0018f9ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b250 	.word	0x0800b250

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800b250 	.word	0x0800b250

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b970 	b.w	8000ec0 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9e08      	ldr	r6, [sp, #32]
 8000bfe:	460d      	mov	r5, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	460f      	mov	r7, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4694      	mov	ip, r2
 8000c0c:	d965      	bls.n	8000cda <__udivmoddi4+0xe2>
 8000c0e:	fab2 f382 	clz	r3, r2
 8000c12:	b143      	cbz	r3, 8000c26 <__udivmoddi4+0x2e>
 8000c14:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c18:	f1c3 0220 	rsb	r2, r3, #32
 8000c1c:	409f      	lsls	r7, r3
 8000c1e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c22:	4317      	orrs	r7, r2
 8000c24:	409c      	lsls	r4, r3
 8000c26:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c2a:	fa1f f58c 	uxth.w	r5, ip
 8000c2e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c32:	0c22      	lsrs	r2, r4, #16
 8000c34:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c38:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c3c:	fb01 f005 	mul.w	r0, r1, r5
 8000c40:	4290      	cmp	r0, r2
 8000c42:	d90a      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c44:	eb1c 0202 	adds.w	r2, ip, r2
 8000c48:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c4c:	f080 811c 	bcs.w	8000e88 <__udivmoddi4+0x290>
 8000c50:	4290      	cmp	r0, r2
 8000c52:	f240 8119 	bls.w	8000e88 <__udivmoddi4+0x290>
 8000c56:	3902      	subs	r1, #2
 8000c58:	4462      	add	r2, ip
 8000c5a:	1a12      	subs	r2, r2, r0
 8000c5c:	b2a4      	uxth	r4, r4
 8000c5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c66:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c6a:	fb00 f505 	mul.w	r5, r0, r5
 8000c6e:	42a5      	cmp	r5, r4
 8000c70:	d90a      	bls.n	8000c88 <__udivmoddi4+0x90>
 8000c72:	eb1c 0404 	adds.w	r4, ip, r4
 8000c76:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c7a:	f080 8107 	bcs.w	8000e8c <__udivmoddi4+0x294>
 8000c7e:	42a5      	cmp	r5, r4
 8000c80:	f240 8104 	bls.w	8000e8c <__udivmoddi4+0x294>
 8000c84:	4464      	add	r4, ip
 8000c86:	3802      	subs	r0, #2
 8000c88:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8c:	1b64      	subs	r4, r4, r5
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11e      	cbz	r6, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40dc      	lsrs	r4, r3
 8000c94:	2300      	movs	r3, #0
 8000c96:	e9c6 4300 	strd	r4, r3, [r6]
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d908      	bls.n	8000cb4 <__udivmoddi4+0xbc>
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	f000 80ed 	beq.w	8000e82 <__udivmoddi4+0x28a>
 8000ca8:	2100      	movs	r1, #0
 8000caa:	e9c6 0500 	strd	r0, r5, [r6]
 8000cae:	4608      	mov	r0, r1
 8000cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb4:	fab3 f183 	clz	r1, r3
 8000cb8:	2900      	cmp	r1, #0
 8000cba:	d149      	bne.n	8000d50 <__udivmoddi4+0x158>
 8000cbc:	42ab      	cmp	r3, r5
 8000cbe:	d302      	bcc.n	8000cc6 <__udivmoddi4+0xce>
 8000cc0:	4282      	cmp	r2, r0
 8000cc2:	f200 80f8 	bhi.w	8000eb6 <__udivmoddi4+0x2be>
 8000cc6:	1a84      	subs	r4, r0, r2
 8000cc8:	eb65 0203 	sbc.w	r2, r5, r3
 8000ccc:	2001      	movs	r0, #1
 8000cce:	4617      	mov	r7, r2
 8000cd0:	2e00      	cmp	r6, #0
 8000cd2:	d0e2      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cd4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cd8:	e7df      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cda:	b902      	cbnz	r2, 8000cde <__udivmoddi4+0xe6>
 8000cdc:	deff      	udf	#255	; 0xff
 8000cde:	fab2 f382 	clz	r3, r2
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	f040 8090 	bne.w	8000e08 <__udivmoddi4+0x210>
 8000ce8:	1a8a      	subs	r2, r1, r2
 8000cea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cee:	fa1f fe8c 	uxth.w	lr, ip
 8000cf2:	2101      	movs	r1, #1
 8000cf4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cf8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cfc:	0c22      	lsrs	r2, r4, #16
 8000cfe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d02:	fb0e f005 	mul.w	r0, lr, r5
 8000d06:	4290      	cmp	r0, r2
 8000d08:	d908      	bls.n	8000d1c <__udivmoddi4+0x124>
 8000d0a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d0e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x122>
 8000d14:	4290      	cmp	r0, r2
 8000d16:	f200 80cb 	bhi.w	8000eb0 <__udivmoddi4+0x2b8>
 8000d1a:	4645      	mov	r5, r8
 8000d1c:	1a12      	subs	r2, r2, r0
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d24:	fb07 2210 	mls	r2, r7, r0, r2
 8000d28:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d2c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d30:	45a6      	cmp	lr, r4
 8000d32:	d908      	bls.n	8000d46 <__udivmoddi4+0x14e>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x14c>
 8000d3e:	45a6      	cmp	lr, r4
 8000d40:	f200 80bb 	bhi.w	8000eba <__udivmoddi4+0x2c2>
 8000d44:	4610      	mov	r0, r2
 8000d46:	eba4 040e 	sub.w	r4, r4, lr
 8000d4a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d4e:	e79f      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d50:	f1c1 0720 	rsb	r7, r1, #32
 8000d54:	408b      	lsls	r3, r1
 8000d56:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d5a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d5e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d62:	fa20 f307 	lsr.w	r3, r0, r7
 8000d66:	40fd      	lsrs	r5, r7
 8000d68:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d6c:	4323      	orrs	r3, r4
 8000d6e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d72:	fa1f fe8c 	uxth.w	lr, ip
 8000d76:	fb09 5518 	mls	r5, r9, r8, r5
 8000d7a:	0c1c      	lsrs	r4, r3, #16
 8000d7c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d80:	fb08 f50e 	mul.w	r5, r8, lr
 8000d84:	42a5      	cmp	r5, r4
 8000d86:	fa02 f201 	lsl.w	r2, r2, r1
 8000d8a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d8e:	d90b      	bls.n	8000da8 <__udivmoddi4+0x1b0>
 8000d90:	eb1c 0404 	adds.w	r4, ip, r4
 8000d94:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d98:	f080 8088 	bcs.w	8000eac <__udivmoddi4+0x2b4>
 8000d9c:	42a5      	cmp	r5, r4
 8000d9e:	f240 8085 	bls.w	8000eac <__udivmoddi4+0x2b4>
 8000da2:	f1a8 0802 	sub.w	r8, r8, #2
 8000da6:	4464      	add	r4, ip
 8000da8:	1b64      	subs	r4, r4, r5
 8000daa:	b29d      	uxth	r5, r3
 8000dac:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db0:	fb09 4413 	mls	r4, r9, r3, r4
 8000db4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000db8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dbc:	45a6      	cmp	lr, r4
 8000dbe:	d908      	bls.n	8000dd2 <__udivmoddi4+0x1da>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000dc8:	d26c      	bcs.n	8000ea4 <__udivmoddi4+0x2ac>
 8000dca:	45a6      	cmp	lr, r4
 8000dcc:	d96a      	bls.n	8000ea4 <__udivmoddi4+0x2ac>
 8000dce:	3b02      	subs	r3, #2
 8000dd0:	4464      	add	r4, ip
 8000dd2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dd6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dda:	eba4 040e 	sub.w	r4, r4, lr
 8000dde:	42ac      	cmp	r4, r5
 8000de0:	46c8      	mov	r8, r9
 8000de2:	46ae      	mov	lr, r5
 8000de4:	d356      	bcc.n	8000e94 <__udivmoddi4+0x29c>
 8000de6:	d053      	beq.n	8000e90 <__udivmoddi4+0x298>
 8000de8:	b156      	cbz	r6, 8000e00 <__udivmoddi4+0x208>
 8000dea:	ebb0 0208 	subs.w	r2, r0, r8
 8000dee:	eb64 040e 	sbc.w	r4, r4, lr
 8000df2:	fa04 f707 	lsl.w	r7, r4, r7
 8000df6:	40ca      	lsrs	r2, r1
 8000df8:	40cc      	lsrs	r4, r1
 8000dfa:	4317      	orrs	r7, r2
 8000dfc:	e9c6 7400 	strd	r7, r4, [r6]
 8000e00:	4618      	mov	r0, r3
 8000e02:	2100      	movs	r1, #0
 8000e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e08:	f1c3 0120 	rsb	r1, r3, #32
 8000e0c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e10:	fa20 f201 	lsr.w	r2, r0, r1
 8000e14:	fa25 f101 	lsr.w	r1, r5, r1
 8000e18:	409d      	lsls	r5, r3
 8000e1a:	432a      	orrs	r2, r5
 8000e1c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e20:	fa1f fe8c 	uxth.w	lr, ip
 8000e24:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e28:	fb07 1510 	mls	r5, r7, r0, r1
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e32:	fb00 f50e 	mul.w	r5, r0, lr
 8000e36:	428d      	cmp	r5, r1
 8000e38:	fa04 f403 	lsl.w	r4, r4, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x258>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e46:	d22f      	bcs.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e48:	428d      	cmp	r5, r1
 8000e4a:	d92d      	bls.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e4c:	3802      	subs	r0, #2
 8000e4e:	4461      	add	r1, ip
 8000e50:	1b49      	subs	r1, r1, r5
 8000e52:	b292      	uxth	r2, r2
 8000e54:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e58:	fb07 1115 	mls	r1, r7, r5, r1
 8000e5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e60:	fb05 f10e 	mul.w	r1, r5, lr
 8000e64:	4291      	cmp	r1, r2
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x282>
 8000e68:	eb1c 0202 	adds.w	r2, ip, r2
 8000e6c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e70:	d216      	bcs.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e72:	4291      	cmp	r1, r2
 8000e74:	d914      	bls.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e76:	3d02      	subs	r5, #2
 8000e78:	4462      	add	r2, ip
 8000e7a:	1a52      	subs	r2, r2, r1
 8000e7c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e80:	e738      	b.n	8000cf4 <__udivmoddi4+0xfc>
 8000e82:	4631      	mov	r1, r6
 8000e84:	4630      	mov	r0, r6
 8000e86:	e708      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000e88:	4639      	mov	r1, r7
 8000e8a:	e6e6      	b.n	8000c5a <__udivmoddi4+0x62>
 8000e8c:	4610      	mov	r0, r2
 8000e8e:	e6fb      	b.n	8000c88 <__udivmoddi4+0x90>
 8000e90:	4548      	cmp	r0, r9
 8000e92:	d2a9      	bcs.n	8000de8 <__udivmoddi4+0x1f0>
 8000e94:	ebb9 0802 	subs.w	r8, r9, r2
 8000e98:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e9c:	3b01      	subs	r3, #1
 8000e9e:	e7a3      	b.n	8000de8 <__udivmoddi4+0x1f0>
 8000ea0:	4645      	mov	r5, r8
 8000ea2:	e7ea      	b.n	8000e7a <__udivmoddi4+0x282>
 8000ea4:	462b      	mov	r3, r5
 8000ea6:	e794      	b.n	8000dd2 <__udivmoddi4+0x1da>
 8000ea8:	4640      	mov	r0, r8
 8000eaa:	e7d1      	b.n	8000e50 <__udivmoddi4+0x258>
 8000eac:	46d0      	mov	r8, sl
 8000eae:	e77b      	b.n	8000da8 <__udivmoddi4+0x1b0>
 8000eb0:	3d02      	subs	r5, #2
 8000eb2:	4462      	add	r2, ip
 8000eb4:	e732      	b.n	8000d1c <__udivmoddi4+0x124>
 8000eb6:	4608      	mov	r0, r1
 8000eb8:	e70a      	b.n	8000cd0 <__udivmoddi4+0xd8>
 8000eba:	4464      	add	r4, ip
 8000ebc:	3802      	subs	r0, #2
 8000ebe:	e742      	b.n	8000d46 <__udivmoddi4+0x14e>

08000ec0 <__aeabi_idiv0>:
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop

08000ec4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Queue1_Commands */
  Queue1_CommandsHandle = osMessageQueueNew (10, 20, &Queue1_Commands_attributes);
 8000ec8:	4a10      	ldr	r2, [pc, #64]	; (8000f0c <MX_FREERTOS_Init+0x48>)
 8000eca:	2114      	movs	r1, #20
 8000ecc:	200a      	movs	r0, #10
 8000ece:	f004 fdea 	bl	8005aa6 <osMessageQueueNew>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	4a0e      	ldr	r2, [pc, #56]	; (8000f10 <MX_FREERTOS_Init+0x4c>)
 8000ed6:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000ed8:	4a0e      	ldr	r2, [pc, #56]	; (8000f14 <MX_FREERTOS_Init+0x50>)
 8000eda:	2100      	movs	r1, #0
 8000edc:	480e      	ldr	r0, [pc, #56]	; (8000f18 <MX_FREERTOS_Init+0x54>)
 8000ede:	f004 fd35 	bl	800594c <osThreadNew>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	4a0d      	ldr	r2, [pc, #52]	; (8000f1c <MX_FREERTOS_Init+0x58>)
 8000ee6:	6013      	str	r3, [r2, #0]

  /* creation of Task2_UsartReceiving */
  Task2_UsartReceivingHandle = osThreadNew(UsartReceiving, NULL, &Task2_UsartReceiving_attributes);
 8000ee8:	4a0d      	ldr	r2, [pc, #52]	; (8000f20 <MX_FREERTOS_Init+0x5c>)
 8000eea:	2100      	movs	r1, #0
 8000eec:	480d      	ldr	r0, [pc, #52]	; (8000f24 <MX_FREERTOS_Init+0x60>)
 8000eee:	f004 fd2d 	bl	800594c <osThreadNew>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	4a0c      	ldr	r2, [pc, #48]	; (8000f28 <MX_FREERTOS_Init+0x64>)
 8000ef6:	6013      	str	r3, [r2, #0]

  /* creation of Task3_CommandDetection */
  Task3_CommandDetectionHandle = osThreadNew(CommandDetection, NULL, &Task3_CommandDetection_attributes);
 8000ef8:	4a0c      	ldr	r2, [pc, #48]	; (8000f2c <MX_FREERTOS_Init+0x68>)
 8000efa:	2100      	movs	r1, #0
 8000efc:	480c      	ldr	r0, [pc, #48]	; (8000f30 <MX_FREERTOS_Init+0x6c>)
 8000efe:	f004 fd25 	bl	800594c <osThreadNew>
 8000f02:	4603      	mov	r3, r0
 8000f04:	4a0b      	ldr	r2, [pc, #44]	; (8000f34 <MX_FREERTOS_Init+0x70>)
 8000f06:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000f08:	bf00      	nop
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	0800b360 	.word	0x0800b360
 8000f10:	20000200 	.word	0x20000200
 8000f14:	0800b2f4 	.word	0x0800b2f4
 8000f18:	08000f39 	.word	0x08000f39
 8000f1c:	200001f4 	.word	0x200001f4
 8000f20:	0800b318 	.word	0x0800b318
 8000f24:	08000f49 	.word	0x08000f49
 8000f28:	200001f8 	.word	0x200001f8
 8000f2c:	0800b33c 	.word	0x0800b33c
 8000f30:	08001011 	.word	0x08001011
 8000f34:	200001fc 	.word	0x200001fc

08000f38 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000f40:	2001      	movs	r0, #1
 8000f42:	f004 fd95 	bl	8005a70 <osDelay>
 8000f46:	e7fb      	b.n	8000f40 <StartDefaultTask+0x8>

08000f48 <UsartReceiving>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UsartReceiving */
void UsartReceiving(void *argument)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {

	  if (HAL_UART_Receive(&huart2, &value, 1, 0) == HAL_OK){
 8000f50:	2300      	movs	r3, #0
 8000f52:	2201      	movs	r2, #1
 8000f54:	4928      	ldr	r1, [pc, #160]	; (8000ff8 <UsartReceiving+0xb0>)
 8000f56:	4829      	ldr	r0, [pc, #164]	; (8000ffc <UsartReceiving+0xb4>)
 8000f58:	f003 fed2 	bl	8004d00 <HAL_UART_Receive>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d145      	bne.n	8000fee <UsartReceiving+0xa6>
	  		if (value == '\r' || value == '\n') {
 8000f62:	4b25      	ldr	r3, [pc, #148]	; (8000ff8 <UsartReceiving+0xb0>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	2b0d      	cmp	r3, #13
 8000f68:	d003      	beq.n	8000f72 <UsartReceiving+0x2a>
 8000f6a:	4b23      	ldr	r3, [pc, #140]	; (8000ff8 <UsartReceiving+0xb0>)
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2b0a      	cmp	r3, #10
 8000f70:	d12d      	bne.n	8000fce <UsartReceiving+0x86>
	  			// end of line character received
	  			if (line_length > 0){
 8000f72:	4b23      	ldr	r3, [pc, #140]	; (8001000 <UsartReceiving+0xb8>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d039      	beq.n	8000fee <UsartReceiving+0xa6>
	  				// if the buffer is not empty, we add the \0 character at the end of the line
	  				line_buffer[line_length] = '\0';
 8000f7a:	4b21      	ldr	r3, [pc, #132]	; (8001000 <UsartReceiving+0xb8>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4a21      	ldr	r2, [pc, #132]	; (8001004 <UsartReceiving+0xbc>)
 8000f80:	2100      	movs	r1, #0
 8000f82:	54d1      	strb	r1, [r2, r3]
	  				// passing the buffer to CommendDetection Task by queue
	  			    strncpy(receivedLine, line_buffer, line_length);
 8000f84:	4b1e      	ldr	r3, [pc, #120]	; (8001000 <UsartReceiving+0xb8>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	461a      	mov	r2, r3
 8000f8a:	491e      	ldr	r1, [pc, #120]	; (8001004 <UsartReceiving+0xbc>)
 8000f8c:	481e      	ldr	r0, [pc, #120]	; (8001008 <UsartReceiving+0xc0>)
 8000f8e:	f008 f9aa 	bl	80092e6 <strncpy>
	  			    receivedLine[line_length] = '\0'; // Ensure null termination
 8000f92:	4b1b      	ldr	r3, [pc, #108]	; (8001000 <UsartReceiving+0xb8>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	4a1c      	ldr	r2, [pc, #112]	; (8001008 <UsartReceiving+0xc0>)
 8000f98:	2100      	movs	r1, #0
 8000f9a:	54d1      	strb	r1, [r2, r3]
	  				osMessageQueuePut(Queue1_CommandsHandle, receivedLine, 0, 200);
 8000f9c:	4b1b      	ldr	r3, [pc, #108]	; (800100c <UsartReceiving+0xc4>)
 8000f9e:	6818      	ldr	r0, [r3, #0]
 8000fa0:	23c8      	movs	r3, #200	; 0xc8
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	4918      	ldr	r1, [pc, #96]	; (8001008 <UsartReceiving+0xc0>)
 8000fa6:	f004 fdf1 	bl	8005b8c <osMessageQueuePut>
	  				int x = osMessageQueueGetCapacity(Queue1_CommandsHandle);
 8000faa:	4b18      	ldr	r3, [pc, #96]	; (800100c <UsartReceiving+0xc4>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f004 feaa 	bl	8005d08 <osMessageQueueGetCapacity>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	60fb      	str	r3, [r7, #12]
	  				int y = osMessageQueueGetMsgSize(Queue1_CommandsHandle);
 8000fb8:	4b14      	ldr	r3, [pc, #80]	; (800100c <UsartReceiving+0xc4>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f004 feb9 	bl	8005d34 <osMessageQueueGetMsgSize>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	60bb      	str	r3, [r7, #8]
	  				// starting data collection again
	  				line_length = 0;
 8000fc6:	4b0e      	ldr	r3, [pc, #56]	; (8001000 <UsartReceiving+0xb8>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
	  			if (line_length > 0){
 8000fcc:	e00f      	b.n	8000fee <UsartReceiving+0xa6>
	  			}
	  		}
	  		else {
	  			if (line_length >= MAX_LENGTH_OF_LINE_RECEIVED_BY_USART) {
 8000fce:	4b0c      	ldr	r3, [pc, #48]	; (8001000 <UsartReceiving+0xb8>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	2b13      	cmp	r3, #19
 8000fd4:	d902      	bls.n	8000fdc <UsartReceiving+0x94>
	  				// too much data, we delete what we have collected so far
	  				line_length = 0;
 8000fd6:	4b0a      	ldr	r3, [pc, #40]	; (8001000 <UsartReceiving+0xb8>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
	  			}
	  			// we add the value to the buffer
	  			line_buffer[line_length++] = value;
 8000fdc:	4b08      	ldr	r3, [pc, #32]	; (8001000 <UsartReceiving+0xb8>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	1c5a      	adds	r2, r3, #1
 8000fe2:	4907      	ldr	r1, [pc, #28]	; (8001000 <UsartReceiving+0xb8>)
 8000fe4:	600a      	str	r2, [r1, #0]
 8000fe6:	4a04      	ldr	r2, [pc, #16]	; (8000ff8 <UsartReceiving+0xb0>)
 8000fe8:	7811      	ldrb	r1, [r2, #0]
 8000fea:	4a06      	ldr	r2, [pc, #24]	; (8001004 <UsartReceiving+0xbc>)
 8000fec:	54d1      	strb	r1, [r2, r3]
	  		}
	  	}

    osDelay(1);
 8000fee:	2001      	movs	r0, #1
 8000ff0:	f004 fd3e 	bl	8005a70 <osDelay>
	  if (HAL_UART_Receive(&huart2, &value, 1, 0) == HAL_OK){
 8000ff4:	e7ac      	b.n	8000f50 <UsartReceiving+0x8>
 8000ff6:	bf00      	nop
 8000ff8:	20000204 	.word	0x20000204
 8000ffc:	200002d8 	.word	0x200002d8
 8001000:	20000208 	.word	0x20000208
 8001004:	2000020c 	.word	0x2000020c
 8001008:	20000224 	.word	0x20000224
 800100c:	20000200 	.word	0x20000200

08001010 <CommandDetection>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CommandDetection */
void CommandDetection(void *argument)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b088      	sub	sp, #32
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CommandDetection */
	char ReceivedValue[MAX_LENGTH_OF_LINE_RECEIVED_BY_USART + 1];
	  /* Infinite loop */
	  for(;;){

		 osMessageQueueGet(Queue1_CommandsHandle, ReceivedValue, 0, osWaitForever);
 8001018:	4b19      	ldr	r3, [pc, #100]	; (8001080 <CommandDetection+0x70>)
 800101a:	6818      	ldr	r0, [r3, #0]
 800101c:	f107 0108 	add.w	r1, r7, #8
 8001020:	f04f 33ff 	mov.w	r3, #4294967295
 8001024:	2200      	movs	r2, #0
 8001026:	f004 fe11 	bl	8005c4c <osMessageQueueGet>
		  //ReceivedValue = osMessageGet(Queue1_CommandsHandle, osWaitForever)
		  if (strcmp(ReceivedValue, "led_on") == 0){
 800102a:	f107 0308 	add.w	r3, r7, #8
 800102e:	4915      	ldr	r1, [pc, #84]	; (8001084 <CommandDetection+0x74>)
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff f8cd 	bl	80001d0 <strcmp>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d106      	bne.n	800104a <CommandDetection+0x3a>
			  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 800103c:	2201      	movs	r2, #1
 800103e:	2120      	movs	r1, #32
 8001040:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001044:	f000 ff18 	bl	8001e78 <HAL_GPIO_WritePin>
 8001048:	e015      	b.n	8001076 <CommandDetection+0x66>
		  }else if (strcmp(ReceivedValue, "led_off") == 0) {
 800104a:	f107 0308 	add.w	r3, r7, #8
 800104e:	490e      	ldr	r1, [pc, #56]	; (8001088 <CommandDetection+0x78>)
 8001050:	4618      	mov	r0, r3
 8001052:	f7ff f8bd 	bl	80001d0 <strcmp>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d106      	bne.n	800106a <CommandDetection+0x5a>
			  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800105c:	2200      	movs	r2, #0
 800105e:	2120      	movs	r1, #32
 8001060:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001064:	f000 ff08 	bl	8001e78 <HAL_GPIO_WritePin>
 8001068:	e005      	b.n	8001076 <CommandDetection+0x66>
		  } else {
			  printf("Nieznane polecenie: %s\n", ReceivedValue);
 800106a:	f107 0308 	add.w	r3, r7, #8
 800106e:	4619      	mov	r1, r3
 8001070:	4806      	ldr	r0, [pc, #24]	; (800108c <CommandDetection+0x7c>)
 8001072:	f008 f8db 	bl	800922c <iprintf>
		  }

	    osDelay(1);
 8001076:	2001      	movs	r0, #1
 8001078:	f004 fcfa 	bl	8005a70 <osDelay>
		 osMessageQueueGet(Queue1_CommandsHandle, ReceivedValue, 0, osWaitForever);
 800107c:	e7cc      	b.n	8001018 <CommandDetection+0x8>
 800107e:	bf00      	nop
 8001080:	20000200 	.word	0x20000200
 8001084:	0800b2b4 	.word	0x0800b2b4
 8001088:	0800b2bc 	.word	0x0800b2bc
 800108c:	0800b2c4 	.word	0x0800b2c4

08001090 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b088      	sub	sp, #32
 8001094:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001096:	f107 030c 	add.w	r3, r7, #12
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
 800109e:	605a      	str	r2, [r3, #4]
 80010a0:	609a      	str	r2, [r3, #8]
 80010a2:	60da      	str	r2, [r3, #12]
 80010a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a6:	4b18      	ldr	r3, [pc, #96]	; (8001108 <MX_GPIO_Init+0x78>)
 80010a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010aa:	4a17      	ldr	r2, [pc, #92]	; (8001108 <MX_GPIO_Init+0x78>)
 80010ac:	f043 0301 	orr.w	r3, r3, #1
 80010b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010b2:	4b15      	ldr	r3, [pc, #84]	; (8001108 <MX_GPIO_Init+0x78>)
 80010b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010b6:	f003 0301 	and.w	r3, r3, #1
 80010ba:	60bb      	str	r3, [r7, #8]
 80010bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010be:	4b12      	ldr	r3, [pc, #72]	; (8001108 <MX_GPIO_Init+0x78>)
 80010c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010c2:	4a11      	ldr	r2, [pc, #68]	; (8001108 <MX_GPIO_Init+0x78>)
 80010c4:	f043 0302 	orr.w	r3, r3, #2
 80010c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010ca:	4b0f      	ldr	r3, [pc, #60]	; (8001108 <MX_GPIO_Init+0x78>)
 80010cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ce:	f003 0302 	and.w	r3, r3, #2
 80010d2:	607b      	str	r3, [r7, #4]
 80010d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80010d6:	2200      	movs	r2, #0
 80010d8:	2120      	movs	r1, #32
 80010da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010de:	f000 fecb 	bl	8001e78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80010e2:	2320      	movs	r3, #32
 80010e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e6:	2301      	movs	r3, #1
 80010e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ea:	2300      	movs	r3, #0
 80010ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ee:	2300      	movs	r3, #0
 80010f0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80010f2:	f107 030c 	add.w	r3, r7, #12
 80010f6:	4619      	mov	r1, r3
 80010f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010fc:	f000 fd12 	bl	8001b24 <HAL_GPIO_Init>

}
 8001100:	bf00      	nop
 8001102:	3720      	adds	r7, #32
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	40021000 	.word	0x40021000

0800110c <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
    if (ch == '\n') {
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2b0a      	cmp	r3, #10
 8001118:	d109      	bne.n	800112e <__io_putchar+0x22>
        uint8_t ch2 = '\r';
 800111a:	230d      	movs	r3, #13
 800111c:	73fb      	strb	r3, [r7, #15]
        HAL_UART_Transmit(&huart2, &ch2, 1, HAL_MAX_DELAY);
 800111e:	f107 010f 	add.w	r1, r7, #15
 8001122:	f04f 33ff 	mov.w	r3, #4294967295
 8001126:	2201      	movs	r2, #1
 8001128:	4807      	ldr	r0, [pc, #28]	; (8001148 <__io_putchar+0x3c>)
 800112a:	f003 fd5f 	bl	8004bec <HAL_UART_Transmit>
    }

    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800112e:	1d39      	adds	r1, r7, #4
 8001130:	f04f 33ff 	mov.w	r3, #4294967295
 8001134:	2201      	movs	r2, #1
 8001136:	4804      	ldr	r0, [pc, #16]	; (8001148 <__io_putchar+0x3c>)
 8001138:	f003 fd58 	bl	8004bec <HAL_UART_Transmit>
    return 1;
 800113c:	2301      	movs	r3, #1
}
 800113e:	4618      	mov	r0, r3
 8001140:	3710      	adds	r7, #16
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	200002d8 	.word	0x200002d8

0800114c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001150:	f000 fbcd 	bl	80018ee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001154:	f000 f80d 	bl	8001172 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001158:	f7ff ff9a 	bl	8001090 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800115c:	f000 fb12 	bl	8001784 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001160:	f000 fa00 	bl	8001564 <MX_TIM2_Init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001164:	f004 fba8 	bl	80058b8 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001168:	f7ff feac 	bl	8000ec4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800116c:	f004 fbc8 	bl	8005900 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001170:	e7fe      	b.n	8001170 <main+0x24>

08001172 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b096      	sub	sp, #88	; 0x58
 8001176:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001178:	f107 0314 	add.w	r3, r7, #20
 800117c:	2244      	movs	r2, #68	; 0x44
 800117e:	2100      	movs	r1, #0
 8001180:	4618      	mov	r0, r3
 8001182:	f008 f8a8 	bl	80092d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001186:	463b      	mov	r3, r7
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	605a      	str	r2, [r3, #4]
 800118e:	609a      	str	r2, [r3, #8]
 8001190:	60da      	str	r2, [r3, #12]
 8001192:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001194:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001198:	f000 fe94 	bl	8001ec4 <HAL_PWREx_ControlVoltageScaling>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80011a2:	f000 f83f 	bl	8001224 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80011a6:	2310      	movs	r3, #16
 80011a8:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80011aa:	2301      	movs	r3, #1
 80011ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80011ae:	2300      	movs	r3, #0
 80011b0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80011b2:	2360      	movs	r3, #96	; 0x60
 80011b4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011b6:	2300      	movs	r3, #0
 80011b8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ba:	f107 0314 	add.w	r3, r7, #20
 80011be:	4618      	mov	r0, r3
 80011c0:	f000 fed6 	bl	8001f70 <HAL_RCC_OscConfig>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80011ca:	f000 f82b 	bl	8001224 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011ce:	230f      	movs	r3, #15
 80011d0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80011d2:	2300      	movs	r3, #0
 80011d4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011d6:	2300      	movs	r3, #0
 80011d8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011da:	2300      	movs	r3, #0
 80011dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011de:	2300      	movs	r3, #0
 80011e0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011e2:	463b      	mov	r3, r7
 80011e4:	2100      	movs	r1, #0
 80011e6:	4618      	mov	r0, r3
 80011e8:	f001 fa9e 	bl	8002728 <HAL_RCC_ClockConfig>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80011f2:	f000 f817 	bl	8001224 <Error_Handler>
  }
}
 80011f6:	bf00      	nop
 80011f8:	3758      	adds	r7, #88	; 0x58
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
	...

08001200 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a04      	ldr	r2, [pc, #16]	; (8001220 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d101      	bne.n	8001216 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001212:	f000 fb85 	bl	8001920 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001216:	bf00      	nop
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	40001400 	.word	0x40001400

08001224 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001228:	b672      	cpsid	i
}
 800122a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800122c:	e7fe      	b.n	800122c <Error_Handler+0x8>
	...

08001230 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001236:	4b11      	ldr	r3, [pc, #68]	; (800127c <HAL_MspInit+0x4c>)
 8001238:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800123a:	4a10      	ldr	r2, [pc, #64]	; (800127c <HAL_MspInit+0x4c>)
 800123c:	f043 0301 	orr.w	r3, r3, #1
 8001240:	6613      	str	r3, [r2, #96]	; 0x60
 8001242:	4b0e      	ldr	r3, [pc, #56]	; (800127c <HAL_MspInit+0x4c>)
 8001244:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001246:	f003 0301 	and.w	r3, r3, #1
 800124a:	607b      	str	r3, [r7, #4]
 800124c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800124e:	4b0b      	ldr	r3, [pc, #44]	; (800127c <HAL_MspInit+0x4c>)
 8001250:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001252:	4a0a      	ldr	r2, [pc, #40]	; (800127c <HAL_MspInit+0x4c>)
 8001254:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001258:	6593      	str	r3, [r2, #88]	; 0x58
 800125a:	4b08      	ldr	r3, [pc, #32]	; (800127c <HAL_MspInit+0x4c>)
 800125c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800125e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001262:	603b      	str	r3, [r7, #0]
 8001264:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001266:	2200      	movs	r2, #0
 8001268:	210f      	movs	r1, #15
 800126a:	f06f 0001 	mvn.w	r0, #1
 800126e:	f000 fc2f 	bl	8001ad0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001272:	bf00      	nop
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	40021000 	.word	0x40021000

08001280 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b08e      	sub	sp, #56	; 0x38
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001288:	2300      	movs	r3, #0
 800128a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 800128e:	4b34      	ldr	r3, [pc, #208]	; (8001360 <HAL_InitTick+0xe0>)
 8001290:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001292:	4a33      	ldr	r2, [pc, #204]	; (8001360 <HAL_InitTick+0xe0>)
 8001294:	f043 0320 	orr.w	r3, r3, #32
 8001298:	6593      	str	r3, [r2, #88]	; 0x58
 800129a:	4b31      	ldr	r3, [pc, #196]	; (8001360 <HAL_InitTick+0xe0>)
 800129c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800129e:	f003 0320 	and.w	r3, r3, #32
 80012a2:	60fb      	str	r3, [r7, #12]
 80012a4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80012a6:	f107 0210 	add.w	r2, r7, #16
 80012aa:	f107 0314 	add.w	r3, r7, #20
 80012ae:	4611      	mov	r1, r2
 80012b0:	4618      	mov	r0, r3
 80012b2:	f001 fbfd 	bl	8002ab0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80012b6:	6a3b      	ldr	r3, [r7, #32]
 80012b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80012ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d103      	bne.n	80012c8 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80012c0:	f001 fbca 	bl	8002a58 <HAL_RCC_GetPCLK1Freq>
 80012c4:	6378      	str	r0, [r7, #52]	; 0x34
 80012c6:	e004      	b.n	80012d2 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80012c8:	f001 fbc6 	bl	8002a58 <HAL_RCC_GetPCLK1Freq>
 80012cc:	4603      	mov	r3, r0
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80012d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012d4:	4a23      	ldr	r2, [pc, #140]	; (8001364 <HAL_InitTick+0xe4>)
 80012d6:	fba2 2303 	umull	r2, r3, r2, r3
 80012da:	0c9b      	lsrs	r3, r3, #18
 80012dc:	3b01      	subs	r3, #1
 80012de:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80012e0:	4b21      	ldr	r3, [pc, #132]	; (8001368 <HAL_InitTick+0xe8>)
 80012e2:	4a22      	ldr	r2, [pc, #136]	; (800136c <HAL_InitTick+0xec>)
 80012e4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 80012e6:	4b20      	ldr	r3, [pc, #128]	; (8001368 <HAL_InitTick+0xe8>)
 80012e8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80012ec:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 80012ee:	4a1e      	ldr	r2, [pc, #120]	; (8001368 <HAL_InitTick+0xe8>)
 80012f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012f2:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 80012f4:	4b1c      	ldr	r3, [pc, #112]	; (8001368 <HAL_InitTick+0xe8>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012fa:	4b1b      	ldr	r3, [pc, #108]	; (8001368 <HAL_InitTick+0xe8>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001300:	4b19      	ldr	r3, [pc, #100]	; (8001368 <HAL_InitTick+0xe8>)
 8001302:	2200      	movs	r2, #0
 8001304:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8001306:	4818      	ldr	r0, [pc, #96]	; (8001368 <HAL_InitTick+0xe8>)
 8001308:	f002 f920 	bl	800354c <HAL_TIM_Base_Init>
 800130c:	4603      	mov	r3, r0
 800130e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001312:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001316:	2b00      	cmp	r3, #0
 8001318:	d11b      	bne.n	8001352 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 800131a:	4813      	ldr	r0, [pc, #76]	; (8001368 <HAL_InitTick+0xe8>)
 800131c:	f002 f96e 	bl	80035fc <HAL_TIM_Base_Start_IT>
 8001320:	4603      	mov	r3, r0
 8001322:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001326:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800132a:	2b00      	cmp	r3, #0
 800132c:	d111      	bne.n	8001352 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800132e:	2037      	movs	r0, #55	; 0x37
 8001330:	f000 fbea 	bl	8001b08 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2b0f      	cmp	r3, #15
 8001338:	d808      	bhi.n	800134c <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 800133a:	2200      	movs	r2, #0
 800133c:	6879      	ldr	r1, [r7, #4]
 800133e:	2037      	movs	r0, #55	; 0x37
 8001340:	f000 fbc6 	bl	8001ad0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001344:	4a0a      	ldr	r2, [pc, #40]	; (8001370 <HAL_InitTick+0xf0>)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6013      	str	r3, [r2, #0]
 800134a:	e002      	b.n	8001352 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 800134c:	2301      	movs	r3, #1
 800134e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001352:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001356:	4618      	mov	r0, r3
 8001358:	3738      	adds	r7, #56	; 0x38
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	40021000 	.word	0x40021000
 8001364:	431bde83 	.word	0x431bde83
 8001368:	2000023c 	.word	0x2000023c
 800136c:	40001400 	.word	0x40001400
 8001370:	20000004 	.word	0x20000004

08001374 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001378:	e7fe      	b.n	8001378 <NMI_Handler+0x4>

0800137a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800137a:	b480      	push	{r7}
 800137c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800137e:	e7fe      	b.n	800137e <HardFault_Handler+0x4>

08001380 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001384:	e7fe      	b.n	8001384 <MemManage_Handler+0x4>

08001386 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001386:	b480      	push	{r7}
 8001388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800138a:	e7fe      	b.n	800138a <BusFault_Handler+0x4>

0800138c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001390:	e7fe      	b.n	8001390 <UsageFault_Handler+0x4>

08001392 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001392:	b480      	push	{r7}
 8001394:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001396:	bf00      	nop
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr

080013a0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80013a4:	4802      	ldr	r0, [pc, #8]	; (80013b0 <TIM7_IRQHandler+0x10>)
 80013a6:	f002 fa5b 	bl	8003860 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	2000023c 	.word	0x2000023c

080013b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  return 1;
 80013b8:	2301      	movs	r3, #1
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr

080013c4 <_kill>:

int _kill(int pid, int sig)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
 80013cc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80013ce:	f008 f83d 	bl	800944c <__errno>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2216      	movs	r2, #22
 80013d6:	601a      	str	r2, [r3, #0]
  return -1;
 80013d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013dc:	4618      	mov	r0, r3
 80013de:	3708      	adds	r7, #8
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <_exit>:

void _exit (int status)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013ec:	f04f 31ff 	mov.w	r1, #4294967295
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f7ff ffe7 	bl	80013c4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80013f6:	e7fe      	b.n	80013f6 <_exit+0x12>

080013f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	60f8      	str	r0, [r7, #12]
 8001400:	60b9      	str	r1, [r7, #8]
 8001402:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001404:	2300      	movs	r3, #0
 8001406:	617b      	str	r3, [r7, #20]
 8001408:	e00a      	b.n	8001420 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800140a:	f3af 8000 	nop.w
 800140e:	4601      	mov	r1, r0
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	1c5a      	adds	r2, r3, #1
 8001414:	60ba      	str	r2, [r7, #8]
 8001416:	b2ca      	uxtb	r2, r1
 8001418:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	3301      	adds	r3, #1
 800141e:	617b      	str	r3, [r7, #20]
 8001420:	697a      	ldr	r2, [r7, #20]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	429a      	cmp	r2, r3
 8001426:	dbf0      	blt.n	800140a <_read+0x12>
  }

  return len;
 8001428:	687b      	ldr	r3, [r7, #4]
}
 800142a:	4618      	mov	r0, r3
 800142c:	3718      	adds	r7, #24
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}

08001432 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001432:	b580      	push	{r7, lr}
 8001434:	b086      	sub	sp, #24
 8001436:	af00      	add	r7, sp, #0
 8001438:	60f8      	str	r0, [r7, #12]
 800143a:	60b9      	str	r1, [r7, #8]
 800143c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800143e:	2300      	movs	r3, #0
 8001440:	617b      	str	r3, [r7, #20]
 8001442:	e009      	b.n	8001458 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001444:	68bb      	ldr	r3, [r7, #8]
 8001446:	1c5a      	adds	r2, r3, #1
 8001448:	60ba      	str	r2, [r7, #8]
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff fe5d 	bl	800110c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	3301      	adds	r3, #1
 8001456:	617b      	str	r3, [r7, #20]
 8001458:	697a      	ldr	r2, [r7, #20]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	429a      	cmp	r2, r3
 800145e:	dbf1      	blt.n	8001444 <_write+0x12>
  }
  return len;
 8001460:	687b      	ldr	r3, [r7, #4]
}
 8001462:	4618      	mov	r0, r3
 8001464:	3718      	adds	r7, #24
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}

0800146a <_close>:

int _close(int file)
{
 800146a:	b480      	push	{r7}
 800146c:	b083      	sub	sp, #12
 800146e:	af00      	add	r7, sp, #0
 8001470:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001472:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001476:	4618      	mov	r0, r3
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr

08001482 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001482:	b480      	push	{r7}
 8001484:	b083      	sub	sp, #12
 8001486:	af00      	add	r7, sp, #0
 8001488:	6078      	str	r0, [r7, #4]
 800148a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001492:	605a      	str	r2, [r3, #4]
  return 0;
 8001494:	2300      	movs	r3, #0
}
 8001496:	4618      	mov	r0, r3
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr

080014a2 <_isatty>:

int _isatty(int file)
{
 80014a2:	b480      	push	{r7}
 80014a4:	b083      	sub	sp, #12
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014aa:	2301      	movs	r3, #1
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	370c      	adds	r7, #12
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr

080014b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b085      	sub	sp, #20
 80014bc:	af00      	add	r7, sp, #0
 80014be:	60f8      	str	r0, [r7, #12]
 80014c0:	60b9      	str	r1, [r7, #8]
 80014c2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014c4:	2300      	movs	r3, #0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3714      	adds	r7, #20
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
	...

080014d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b086      	sub	sp, #24
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014dc:	4a14      	ldr	r2, [pc, #80]	; (8001530 <_sbrk+0x5c>)
 80014de:	4b15      	ldr	r3, [pc, #84]	; (8001534 <_sbrk+0x60>)
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014e8:	4b13      	ldr	r3, [pc, #76]	; (8001538 <_sbrk+0x64>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d102      	bne.n	80014f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014f0:	4b11      	ldr	r3, [pc, #68]	; (8001538 <_sbrk+0x64>)
 80014f2:	4a12      	ldr	r2, [pc, #72]	; (800153c <_sbrk+0x68>)
 80014f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014f6:	4b10      	ldr	r3, [pc, #64]	; (8001538 <_sbrk+0x64>)
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	4413      	add	r3, r2
 80014fe:	693a      	ldr	r2, [r7, #16]
 8001500:	429a      	cmp	r2, r3
 8001502:	d207      	bcs.n	8001514 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001504:	f007 ffa2 	bl	800944c <__errno>
 8001508:	4603      	mov	r3, r0
 800150a:	220c      	movs	r2, #12
 800150c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800150e:	f04f 33ff 	mov.w	r3, #4294967295
 8001512:	e009      	b.n	8001528 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001514:	4b08      	ldr	r3, [pc, #32]	; (8001538 <_sbrk+0x64>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800151a:	4b07      	ldr	r3, [pc, #28]	; (8001538 <_sbrk+0x64>)
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4413      	add	r3, r2
 8001522:	4a05      	ldr	r2, [pc, #20]	; (8001538 <_sbrk+0x64>)
 8001524:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001526:	68fb      	ldr	r3, [r7, #12]
}
 8001528:	4618      	mov	r0, r3
 800152a:	3718      	adds	r7, #24
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	20018000 	.word	0x20018000
 8001534:	00000400 	.word	0x00000400
 8001538:	20000288 	.word	0x20000288
 800153c:	20001e70 	.word	0x20001e70

08001540 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001544:	4b06      	ldr	r3, [pc, #24]	; (8001560 <SystemInit+0x20>)
 8001546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800154a:	4a05      	ldr	r2, [pc, #20]	; (8001560 <SystemInit+0x20>)
 800154c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001550:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001554:	bf00      	nop
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	e000ed00 	.word	0xe000ed00

08001564 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b092      	sub	sp, #72	; 0x48
 8001568:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800156a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	605a      	str	r2, [r3, #4]
 8001574:	609a      	str	r2, [r3, #8]
 8001576:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001578:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	605a      	str	r2, [r3, #4]
 8001582:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001584:	f107 031c 	add.w	r3, r7, #28
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]
 800158c:	605a      	str	r2, [r3, #4]
 800158e:	609a      	str	r2, [r3, #8]
 8001590:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001592:	463b      	mov	r3, r7
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
 8001598:	605a      	str	r2, [r3, #4]
 800159a:	609a      	str	r2, [r3, #8]
 800159c:	60da      	str	r2, [r3, #12]
 800159e:	611a      	str	r2, [r3, #16]
 80015a0:	615a      	str	r2, [r3, #20]
 80015a2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015a4:	4b3a      	ldr	r3, [pc, #232]	; (8001690 <MX_TIM2_Init+0x12c>)
 80015a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 80015ac:	4b38      	ldr	r3, [pc, #224]	; (8001690 <MX_TIM2_Init+0x12c>)
 80015ae:	224f      	movs	r2, #79	; 0x4f
 80015b0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b2:	4b37      	ldr	r3, [pc, #220]	; (8001690 <MX_TIM2_Init+0x12c>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999999;
 80015b8:	4b35      	ldr	r3, [pc, #212]	; (8001690 <MX_TIM2_Init+0x12c>)
 80015ba:	4a36      	ldr	r2, [pc, #216]	; (8001694 <MX_TIM2_Init+0x130>)
 80015bc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015be:	4b34      	ldr	r3, [pc, #208]	; (8001690 <MX_TIM2_Init+0x12c>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015c4:	4b32      	ldr	r3, [pc, #200]	; (8001690 <MX_TIM2_Init+0x12c>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015ca:	4831      	ldr	r0, [pc, #196]	; (8001690 <MX_TIM2_Init+0x12c>)
 80015cc:	f001 ffbe 	bl	800354c <HAL_TIM_Base_Init>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80015d6:	f7ff fe25 	bl	8001224 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015de:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015e0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80015e4:	4619      	mov	r1, r3
 80015e6:	482a      	ldr	r0, [pc, #168]	; (8001690 <MX_TIM2_Init+0x12c>)
 80015e8:	f002 fbec 	bl	8003dc4 <HAL_TIM_ConfigClockSource>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80015f2:	f7ff fe17 	bl	8001224 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80015f6:	4826      	ldr	r0, [pc, #152]	; (8001690 <MX_TIM2_Init+0x12c>)
 80015f8:	f002 f8d1 	bl	800379e <HAL_TIM_IC_Init>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8001602:	f7ff fe0f 	bl	8001224 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001606:	4822      	ldr	r0, [pc, #136]	; (8001690 <MX_TIM2_Init+0x12c>)
 8001608:	f002 f868 	bl	80036dc <HAL_TIM_PWM_Init>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001612:	f7ff fe07 	bl	8001224 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001616:	2300      	movs	r3, #0
 8001618:	62fb      	str	r3, [r7, #44]	; 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800161a:	2300      	movs	r3, #0
 800161c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800161e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001622:	4619      	mov	r1, r3
 8001624:	481a      	ldr	r0, [pc, #104]	; (8001690 <MX_TIM2_Init+0x12c>)
 8001626:	f003 f9ed 	bl	8004a04 <HAL_TIMEx_MasterConfigSynchronization>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <MX_TIM2_Init+0xd0>
  {
    Error_Handler();
 8001630:	f7ff fdf8 	bl	8001224 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001634:	2300      	movs	r3, #0
 8001636:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001638:	2301      	movs	r3, #1
 800163a:	623b      	str	r3, [r7, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800163c:	2300      	movs	r3, #0
 800163e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigIC.ICFilter = 0;
 8001640:	2300      	movs	r3, #0
 8001642:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001644:	f107 031c 	add.w	r3, r7, #28
 8001648:	2200      	movs	r2, #0
 800164a:	4619      	mov	r1, r3
 800164c:	4810      	ldr	r0, [pc, #64]	; (8001690 <MX_TIM2_Init+0x12c>)
 800164e:	f002 fa09 	bl	8003a64 <HAL_TIM_IC_ConfigChannel>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <MX_TIM2_Init+0xf8>
  {
    Error_Handler();
 8001658:	f7ff fde4 	bl	8001224 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800165c:	2360      	movs	r3, #96	; 0x60
 800165e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 8001660:	230a      	movs	r3, #10
 8001662:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001664:	2300      	movs	r3, #0
 8001666:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001668:	2300      	movs	r3, #0
 800166a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800166c:	463b      	mov	r3, r7
 800166e:	2208      	movs	r2, #8
 8001670:	4619      	mov	r1, r3
 8001672:	4807      	ldr	r0, [pc, #28]	; (8001690 <MX_TIM2_Init+0x12c>)
 8001674:	f002 fa92 	bl	8003b9c <HAL_TIM_PWM_ConfigChannel>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <MX_TIM2_Init+0x11e>
  {
    Error_Handler();
 800167e:	f7ff fdd1 	bl	8001224 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001682:	4803      	ldr	r0, [pc, #12]	; (8001690 <MX_TIM2_Init+0x12c>)
 8001684:	f000 f848 	bl	8001718 <HAL_TIM_MspPostInit>

}
 8001688:	bf00      	nop
 800168a:	3748      	adds	r7, #72	; 0x48
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	2000028c 	.word	0x2000028c
 8001694:	000f423f 	.word	0x000f423f

08001698 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b08a      	sub	sp, #40	; 0x28
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a0:	f107 0314 	add.w	r3, r7, #20
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]
 80016ae:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016b8:	d128      	bne.n	800170c <HAL_TIM_Base_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016ba:	4b16      	ldr	r3, [pc, #88]	; (8001714 <HAL_TIM_Base_MspInit+0x7c>)
 80016bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016be:	4a15      	ldr	r2, [pc, #84]	; (8001714 <HAL_TIM_Base_MspInit+0x7c>)
 80016c0:	f043 0301 	orr.w	r3, r3, #1
 80016c4:	6593      	str	r3, [r2, #88]	; 0x58
 80016c6:	4b13      	ldr	r3, [pc, #76]	; (8001714 <HAL_TIM_Base_MspInit+0x7c>)
 80016c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	613b      	str	r3, [r7, #16]
 80016d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d2:	4b10      	ldr	r3, [pc, #64]	; (8001714 <HAL_TIM_Base_MspInit+0x7c>)
 80016d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016d6:	4a0f      	ldr	r2, [pc, #60]	; (8001714 <HAL_TIM_Base_MspInit+0x7c>)
 80016d8:	f043 0301 	orr.w	r3, r3, #1
 80016dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016de:	4b0d      	ldr	r3, [pc, #52]	; (8001714 <HAL_TIM_Base_MspInit+0x7c>)
 80016e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016e2:	f003 0301 	and.w	r3, r3, #1
 80016e6:	60fb      	str	r3, [r7, #12]
 80016e8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016ea:	2301      	movs	r3, #1
 80016ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ee:	2302      	movs	r3, #2
 80016f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f2:	2300      	movs	r3, #0
 80016f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f6:	2300      	movs	r3, #0
 80016f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80016fa:	2301      	movs	r3, #1
 80016fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016fe:	f107 0314 	add.w	r3, r7, #20
 8001702:	4619      	mov	r1, r3
 8001704:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001708:	f000 fa0c 	bl	8001b24 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800170c:	bf00      	nop
 800170e:	3728      	adds	r7, #40	; 0x28
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	40021000 	.word	0x40021000

08001718 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b088      	sub	sp, #32
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001720:	f107 030c 	add.w	r3, r7, #12
 8001724:	2200      	movs	r2, #0
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	605a      	str	r2, [r3, #4]
 800172a:	609a      	str	r2, [r3, #8]
 800172c:	60da      	str	r2, [r3, #12]
 800172e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001738:	d11c      	bne.n	8001774 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800173a:	4b10      	ldr	r3, [pc, #64]	; (800177c <HAL_TIM_MspPostInit+0x64>)
 800173c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800173e:	4a0f      	ldr	r2, [pc, #60]	; (800177c <HAL_TIM_MspPostInit+0x64>)
 8001740:	f043 0302 	orr.w	r3, r3, #2
 8001744:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001746:	4b0d      	ldr	r3, [pc, #52]	; (800177c <HAL_TIM_MspPostInit+0x64>)
 8001748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800174a:	f003 0302 	and.w	r3, r3, #2
 800174e:	60bb      	str	r3, [r7, #8]
 8001750:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001752:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001756:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001758:	2302      	movs	r3, #2
 800175a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175c:	2300      	movs	r3, #0
 800175e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001760:	2300      	movs	r3, #0
 8001762:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001764:	2301      	movs	r3, #1
 8001766:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001768:	f107 030c 	add.w	r3, r7, #12
 800176c:	4619      	mov	r1, r3
 800176e:	4804      	ldr	r0, [pc, #16]	; (8001780 <HAL_TIM_MspPostInit+0x68>)
 8001770:	f000 f9d8 	bl	8001b24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001774:	bf00      	nop
 8001776:	3720      	adds	r7, #32
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	40021000 	.word	0x40021000
 8001780:	48000400 	.word	0x48000400

08001784 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001788:	4b14      	ldr	r3, [pc, #80]	; (80017dc <MX_USART2_UART_Init+0x58>)
 800178a:	4a15      	ldr	r2, [pc, #84]	; (80017e0 <MX_USART2_UART_Init+0x5c>)
 800178c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800178e:	4b13      	ldr	r3, [pc, #76]	; (80017dc <MX_USART2_UART_Init+0x58>)
 8001790:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001794:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001796:	4b11      	ldr	r3, [pc, #68]	; (80017dc <MX_USART2_UART_Init+0x58>)
 8001798:	2200      	movs	r2, #0
 800179a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800179c:	4b0f      	ldr	r3, [pc, #60]	; (80017dc <MX_USART2_UART_Init+0x58>)
 800179e:	2200      	movs	r2, #0
 80017a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017a2:	4b0e      	ldr	r3, [pc, #56]	; (80017dc <MX_USART2_UART_Init+0x58>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017a8:	4b0c      	ldr	r3, [pc, #48]	; (80017dc <MX_USART2_UART_Init+0x58>)
 80017aa:	220c      	movs	r2, #12
 80017ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ae:	4b0b      	ldr	r3, [pc, #44]	; (80017dc <MX_USART2_UART_Init+0x58>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017b4:	4b09      	ldr	r3, [pc, #36]	; (80017dc <MX_USART2_UART_Init+0x58>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017ba:	4b08      	ldr	r3, [pc, #32]	; (80017dc <MX_USART2_UART_Init+0x58>)
 80017bc:	2200      	movs	r2, #0
 80017be:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017c0:	4b06      	ldr	r3, [pc, #24]	; (80017dc <MX_USART2_UART_Init+0x58>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017c6:	4805      	ldr	r0, [pc, #20]	; (80017dc <MX_USART2_UART_Init+0x58>)
 80017c8:	f003 f9c2 	bl	8004b50 <HAL_UART_Init>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80017d2:	f7ff fd27 	bl	8001224 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017d6:	bf00      	nop
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	200002d8 	.word	0x200002d8
 80017e0:	40004400 	.word	0x40004400

080017e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b0ac      	sub	sp, #176	; 0xb0
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ec:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	605a      	str	r2, [r3, #4]
 80017f6:	609a      	str	r2, [r3, #8]
 80017f8:	60da      	str	r2, [r3, #12]
 80017fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017fc:	f107 0314 	add.w	r3, r7, #20
 8001800:	2288      	movs	r2, #136	; 0x88
 8001802:	2100      	movs	r1, #0
 8001804:	4618      	mov	r0, r3
 8001806:	f007 fd66 	bl	80092d6 <memset>
  if(uartHandle->Instance==USART2)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a21      	ldr	r2, [pc, #132]	; (8001894 <HAL_UART_MspInit+0xb0>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d13b      	bne.n	800188c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001814:	2302      	movs	r3, #2
 8001816:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001818:	2300      	movs	r3, #0
 800181a:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800181c:	f107 0314 	add.w	r3, r7, #20
 8001820:	4618      	mov	r0, r3
 8001822:	f001 f9d7 	bl	8002bd4 <HAL_RCCEx_PeriphCLKConfig>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800182c:	f7ff fcfa 	bl	8001224 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001830:	4b19      	ldr	r3, [pc, #100]	; (8001898 <HAL_UART_MspInit+0xb4>)
 8001832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001834:	4a18      	ldr	r2, [pc, #96]	; (8001898 <HAL_UART_MspInit+0xb4>)
 8001836:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800183a:	6593      	str	r3, [r2, #88]	; 0x58
 800183c:	4b16      	ldr	r3, [pc, #88]	; (8001898 <HAL_UART_MspInit+0xb4>)
 800183e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001840:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001844:	613b      	str	r3, [r7, #16]
 8001846:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001848:	4b13      	ldr	r3, [pc, #76]	; (8001898 <HAL_UART_MspInit+0xb4>)
 800184a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800184c:	4a12      	ldr	r2, [pc, #72]	; (8001898 <HAL_UART_MspInit+0xb4>)
 800184e:	f043 0301 	orr.w	r3, r3, #1
 8001852:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001854:	4b10      	ldr	r3, [pc, #64]	; (8001898 <HAL_UART_MspInit+0xb4>)
 8001856:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001858:	f003 0301 	and.w	r3, r3, #1
 800185c:	60fb      	str	r3, [r7, #12]
 800185e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001860:	230c      	movs	r3, #12
 8001862:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001866:	2302      	movs	r3, #2
 8001868:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186c:	2300      	movs	r3, #0
 800186e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001872:	2303      	movs	r3, #3
 8001874:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001878:	2307      	movs	r3, #7
 800187a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800187e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001882:	4619      	mov	r1, r3
 8001884:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001888:	f000 f94c 	bl	8001b24 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800188c:	bf00      	nop
 800188e:	37b0      	adds	r7, #176	; 0xb0
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	40004400 	.word	0x40004400
 8001898:	40021000 	.word	0x40021000

0800189c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800189c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018d4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018a0:	f7ff fe4e 	bl	8001540 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018a4:	480c      	ldr	r0, [pc, #48]	; (80018d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80018a6:	490d      	ldr	r1, [pc, #52]	; (80018dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80018a8:	4a0d      	ldr	r2, [pc, #52]	; (80018e0 <LoopForever+0xe>)
  movs r3, #0
 80018aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018ac:	e002      	b.n	80018b4 <LoopCopyDataInit>

080018ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018b2:	3304      	adds	r3, #4

080018b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018b8:	d3f9      	bcc.n	80018ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018ba:	4a0a      	ldr	r2, [pc, #40]	; (80018e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80018bc:	4c0a      	ldr	r4, [pc, #40]	; (80018e8 <LoopForever+0x16>)
  movs r3, #0
 80018be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018c0:	e001      	b.n	80018c6 <LoopFillZerobss>

080018c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018c4:	3204      	adds	r2, #4

080018c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018c8:	d3fb      	bcc.n	80018c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018ca:	f007 fdc5 	bl	8009458 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018ce:	f7ff fc3d 	bl	800114c <main>

080018d2 <LoopForever>:

LoopForever:
    b LoopForever
 80018d2:	e7fe      	b.n	80018d2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80018d4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80018d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018dc:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80018e0:	0800b744 	.word	0x0800b744
  ldr r2, =_sbss
 80018e4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80018e8:	20001e70 	.word	0x20001e70

080018ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80018ec:	e7fe      	b.n	80018ec <ADC1_2_IRQHandler>

080018ee <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018ee:	b580      	push	{r7, lr}
 80018f0:	b082      	sub	sp, #8
 80018f2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80018f4:	2300      	movs	r3, #0
 80018f6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018f8:	2003      	movs	r0, #3
 80018fa:	f000 f8de 	bl	8001aba <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018fe:	200f      	movs	r0, #15
 8001900:	f7ff fcbe 	bl	8001280 <HAL_InitTick>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d002      	beq.n	8001910 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	71fb      	strb	r3, [r7, #7]
 800190e:	e001      	b.n	8001914 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001910:	f7ff fc8e 	bl	8001230 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001914:	79fb      	ldrb	r3, [r7, #7]
}
 8001916:	4618      	mov	r0, r3
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
	...

08001920 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001924:	4b06      	ldr	r3, [pc, #24]	; (8001940 <HAL_IncTick+0x20>)
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	461a      	mov	r2, r3
 800192a:	4b06      	ldr	r3, [pc, #24]	; (8001944 <HAL_IncTick+0x24>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4413      	add	r3, r2
 8001930:	4a04      	ldr	r2, [pc, #16]	; (8001944 <HAL_IncTick+0x24>)
 8001932:	6013      	str	r3, [r2, #0]
}
 8001934:	bf00      	nop
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	20000008 	.word	0x20000008
 8001944:	20000360 	.word	0x20000360

08001948 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  return uwTick;
 800194c:	4b03      	ldr	r3, [pc, #12]	; (800195c <HAL_GetTick+0x14>)
 800194e:	681b      	ldr	r3, [r3, #0]
}
 8001950:	4618      	mov	r0, r3
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	20000360 	.word	0x20000360

08001960 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001960:	b480      	push	{r7}
 8001962:	b085      	sub	sp, #20
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	f003 0307 	and.w	r3, r3, #7
 800196e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001970:	4b0c      	ldr	r3, [pc, #48]	; (80019a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001976:	68ba      	ldr	r2, [r7, #8]
 8001978:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800197c:	4013      	ands	r3, r2
 800197e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001988:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800198c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001990:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001992:	4a04      	ldr	r2, [pc, #16]	; (80019a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	60d3      	str	r3, [r2, #12]
}
 8001998:	bf00      	nop
 800199a:	3714      	adds	r7, #20
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr
 80019a4:	e000ed00 	.word	0xe000ed00

080019a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019ac:	4b04      	ldr	r3, [pc, #16]	; (80019c0 <__NVIC_GetPriorityGrouping+0x18>)
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	0a1b      	lsrs	r3, r3, #8
 80019b2:	f003 0307 	and.w	r3, r3, #7
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr
 80019c0:	e000ed00 	.word	0xe000ed00

080019c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	4603      	mov	r3, r0
 80019cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	db0b      	blt.n	80019ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019d6:	79fb      	ldrb	r3, [r7, #7]
 80019d8:	f003 021f 	and.w	r2, r3, #31
 80019dc:	4907      	ldr	r1, [pc, #28]	; (80019fc <__NVIC_EnableIRQ+0x38>)
 80019de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e2:	095b      	lsrs	r3, r3, #5
 80019e4:	2001      	movs	r0, #1
 80019e6:	fa00 f202 	lsl.w	r2, r0, r2
 80019ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019ee:	bf00      	nop
 80019f0:	370c      	adds	r7, #12
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	e000e100 	.word	0xe000e100

08001a00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	4603      	mov	r3, r0
 8001a08:	6039      	str	r1, [r7, #0]
 8001a0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	db0a      	blt.n	8001a2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	b2da      	uxtb	r2, r3
 8001a18:	490c      	ldr	r1, [pc, #48]	; (8001a4c <__NVIC_SetPriority+0x4c>)
 8001a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1e:	0112      	lsls	r2, r2, #4
 8001a20:	b2d2      	uxtb	r2, r2
 8001a22:	440b      	add	r3, r1
 8001a24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a28:	e00a      	b.n	8001a40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	b2da      	uxtb	r2, r3
 8001a2e:	4908      	ldr	r1, [pc, #32]	; (8001a50 <__NVIC_SetPriority+0x50>)
 8001a30:	79fb      	ldrb	r3, [r7, #7]
 8001a32:	f003 030f 	and.w	r3, r3, #15
 8001a36:	3b04      	subs	r3, #4
 8001a38:	0112      	lsls	r2, r2, #4
 8001a3a:	b2d2      	uxtb	r2, r2
 8001a3c:	440b      	add	r3, r1
 8001a3e:	761a      	strb	r2, [r3, #24]
}
 8001a40:	bf00      	nop
 8001a42:	370c      	adds	r7, #12
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr
 8001a4c:	e000e100 	.word	0xe000e100
 8001a50:	e000ed00 	.word	0xe000ed00

08001a54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b089      	sub	sp, #36	; 0x24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	f003 0307 	and.w	r3, r3, #7
 8001a66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	f1c3 0307 	rsb	r3, r3, #7
 8001a6e:	2b04      	cmp	r3, #4
 8001a70:	bf28      	it	cs
 8001a72:	2304      	movcs	r3, #4
 8001a74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	3304      	adds	r3, #4
 8001a7a:	2b06      	cmp	r3, #6
 8001a7c:	d902      	bls.n	8001a84 <NVIC_EncodePriority+0x30>
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	3b03      	subs	r3, #3
 8001a82:	e000      	b.n	8001a86 <NVIC_EncodePriority+0x32>
 8001a84:	2300      	movs	r3, #0
 8001a86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a88:	f04f 32ff 	mov.w	r2, #4294967295
 8001a8c:	69bb      	ldr	r3, [r7, #24]
 8001a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a92:	43da      	mvns	r2, r3
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	401a      	ands	r2, r3
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a9c:	f04f 31ff 	mov.w	r1, #4294967295
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8001aa6:	43d9      	mvns	r1, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aac:	4313      	orrs	r3, r2
         );
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3724      	adds	r7, #36	; 0x24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr

08001aba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b082      	sub	sp, #8
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f7ff ff4c 	bl	8001960 <__NVIC_SetPriorityGrouping>
}
 8001ac8:	bf00      	nop
 8001aca:	3708      	adds	r7, #8
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	60b9      	str	r1, [r7, #8]
 8001ada:	607a      	str	r2, [r7, #4]
 8001adc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ae2:	f7ff ff61 	bl	80019a8 <__NVIC_GetPriorityGrouping>
 8001ae6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	68b9      	ldr	r1, [r7, #8]
 8001aec:	6978      	ldr	r0, [r7, #20]
 8001aee:	f7ff ffb1 	bl	8001a54 <NVIC_EncodePriority>
 8001af2:	4602      	mov	r2, r0
 8001af4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001af8:	4611      	mov	r1, r2
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7ff ff80 	bl	8001a00 <__NVIC_SetPriority>
}
 8001b00:	bf00      	nop
 8001b02:	3718      	adds	r7, #24
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	4603      	mov	r3, r0
 8001b10:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7ff ff54 	bl	80019c4 <__NVIC_EnableIRQ>
}
 8001b1c:	bf00      	nop
 8001b1e:	3708      	adds	r7, #8
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}

08001b24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b087      	sub	sp, #28
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b32:	e17f      	b.n	8001e34 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	2101      	movs	r1, #1
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b40:	4013      	ands	r3, r2
 8001b42:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	f000 8171 	beq.w	8001e2e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f003 0303 	and.w	r3, r3, #3
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d005      	beq.n	8001b64 <HAL_GPIO_Init+0x40>
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f003 0303 	and.w	r3, r3, #3
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d130      	bne.n	8001bc6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	2203      	movs	r2, #3
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	43db      	mvns	r3, r3
 8001b76:	693a      	ldr	r2, [r7, #16]
 8001b78:	4013      	ands	r3, r2
 8001b7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	68da      	ldr	r2, [r3, #12]
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	fa02 f303 	lsl.w	r3, r2, r3
 8001b88:	693a      	ldr	r2, [r7, #16]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	693a      	ldr	r2, [r7, #16]
 8001b92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba2:	43db      	mvns	r3, r3
 8001ba4:	693a      	ldr	r2, [r7, #16]
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	091b      	lsrs	r3, r3, #4
 8001bb0:	f003 0201 	and.w	r2, r3, #1
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bba:	693a      	ldr	r2, [r7, #16]
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	693a      	ldr	r2, [r7, #16]
 8001bc4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	f003 0303 	and.w	r3, r3, #3
 8001bce:	2b03      	cmp	r3, #3
 8001bd0:	d118      	bne.n	8001c04 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bd6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001bd8:	2201      	movs	r2, #1
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	43db      	mvns	r3, r3
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	4013      	ands	r3, r2
 8001be6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	08db      	lsrs	r3, r3, #3
 8001bee:	f003 0201 	and.w	r2, r3, #1
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf8:	693a      	ldr	r2, [r7, #16]
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	693a      	ldr	r2, [r7, #16]
 8001c02:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f003 0303 	and.w	r3, r3, #3
 8001c0c:	2b03      	cmp	r3, #3
 8001c0e:	d017      	beq.n	8001c40 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	2203      	movs	r2, #3
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	43db      	mvns	r3, r3
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	4013      	ands	r3, r2
 8001c26:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	689a      	ldr	r2, [r3, #8]
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	693a      	ldr	r2, [r7, #16]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	693a      	ldr	r2, [r7, #16]
 8001c3e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f003 0303 	and.w	r3, r3, #3
 8001c48:	2b02      	cmp	r3, #2
 8001c4a:	d123      	bne.n	8001c94 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	08da      	lsrs	r2, r3, #3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	3208      	adds	r2, #8
 8001c54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c58:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	f003 0307 	and.w	r3, r3, #7
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	220f      	movs	r2, #15
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	691a      	ldr	r2, [r3, #16]
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	f003 0307 	and.w	r3, r3, #7
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c80:	693a      	ldr	r2, [r7, #16]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	08da      	lsrs	r2, r3, #3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	3208      	adds	r2, #8
 8001c8e:	6939      	ldr	r1, [r7, #16]
 8001c90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	2203      	movs	r2, #3
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	4013      	ands	r3, r2
 8001caa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f003 0203 	and.w	r2, r3, #3
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	005b      	lsls	r3, r3, #1
 8001cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbc:	693a      	ldr	r2, [r7, #16]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	693a      	ldr	r2, [r7, #16]
 8001cc6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	f000 80ac 	beq.w	8001e2e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cd6:	4b5f      	ldr	r3, [pc, #380]	; (8001e54 <HAL_GPIO_Init+0x330>)
 8001cd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cda:	4a5e      	ldr	r2, [pc, #376]	; (8001e54 <HAL_GPIO_Init+0x330>)
 8001cdc:	f043 0301 	orr.w	r3, r3, #1
 8001ce0:	6613      	str	r3, [r2, #96]	; 0x60
 8001ce2:	4b5c      	ldr	r3, [pc, #368]	; (8001e54 <HAL_GPIO_Init+0x330>)
 8001ce4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ce6:	f003 0301 	and.w	r3, r3, #1
 8001cea:	60bb      	str	r3, [r7, #8]
 8001cec:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001cee:	4a5a      	ldr	r2, [pc, #360]	; (8001e58 <HAL_GPIO_Init+0x334>)
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	089b      	lsrs	r3, r3, #2
 8001cf4:	3302      	adds	r3, #2
 8001cf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cfa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	f003 0303 	and.w	r3, r3, #3
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	220f      	movs	r2, #15
 8001d06:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0a:	43db      	mvns	r3, r3
 8001d0c:	693a      	ldr	r2, [r7, #16]
 8001d0e:	4013      	ands	r3, r2
 8001d10:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001d18:	d025      	beq.n	8001d66 <HAL_GPIO_Init+0x242>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4a4f      	ldr	r2, [pc, #316]	; (8001e5c <HAL_GPIO_Init+0x338>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d01f      	beq.n	8001d62 <HAL_GPIO_Init+0x23e>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4a4e      	ldr	r2, [pc, #312]	; (8001e60 <HAL_GPIO_Init+0x33c>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d019      	beq.n	8001d5e <HAL_GPIO_Init+0x23a>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4a4d      	ldr	r2, [pc, #308]	; (8001e64 <HAL_GPIO_Init+0x340>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d013      	beq.n	8001d5a <HAL_GPIO_Init+0x236>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4a4c      	ldr	r2, [pc, #304]	; (8001e68 <HAL_GPIO_Init+0x344>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d00d      	beq.n	8001d56 <HAL_GPIO_Init+0x232>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4a4b      	ldr	r2, [pc, #300]	; (8001e6c <HAL_GPIO_Init+0x348>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d007      	beq.n	8001d52 <HAL_GPIO_Init+0x22e>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4a4a      	ldr	r2, [pc, #296]	; (8001e70 <HAL_GPIO_Init+0x34c>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d101      	bne.n	8001d4e <HAL_GPIO_Init+0x22a>
 8001d4a:	2306      	movs	r3, #6
 8001d4c:	e00c      	b.n	8001d68 <HAL_GPIO_Init+0x244>
 8001d4e:	2307      	movs	r3, #7
 8001d50:	e00a      	b.n	8001d68 <HAL_GPIO_Init+0x244>
 8001d52:	2305      	movs	r3, #5
 8001d54:	e008      	b.n	8001d68 <HAL_GPIO_Init+0x244>
 8001d56:	2304      	movs	r3, #4
 8001d58:	e006      	b.n	8001d68 <HAL_GPIO_Init+0x244>
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e004      	b.n	8001d68 <HAL_GPIO_Init+0x244>
 8001d5e:	2302      	movs	r3, #2
 8001d60:	e002      	b.n	8001d68 <HAL_GPIO_Init+0x244>
 8001d62:	2301      	movs	r3, #1
 8001d64:	e000      	b.n	8001d68 <HAL_GPIO_Init+0x244>
 8001d66:	2300      	movs	r3, #0
 8001d68:	697a      	ldr	r2, [r7, #20]
 8001d6a:	f002 0203 	and.w	r2, r2, #3
 8001d6e:	0092      	lsls	r2, r2, #2
 8001d70:	4093      	lsls	r3, r2
 8001d72:	693a      	ldr	r2, [r7, #16]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d78:	4937      	ldr	r1, [pc, #220]	; (8001e58 <HAL_GPIO_Init+0x334>)
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	089b      	lsrs	r3, r3, #2
 8001d7e:	3302      	adds	r3, #2
 8001d80:	693a      	ldr	r2, [r7, #16]
 8001d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d86:	4b3b      	ldr	r3, [pc, #236]	; (8001e74 <HAL_GPIO_Init+0x350>)
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	43db      	mvns	r3, r3
 8001d90:	693a      	ldr	r2, [r7, #16]
 8001d92:	4013      	ands	r3, r2
 8001d94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d003      	beq.n	8001daa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001daa:	4a32      	ldr	r2, [pc, #200]	; (8001e74 <HAL_GPIO_Init+0x350>)
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001db0:	4b30      	ldr	r3, [pc, #192]	; (8001e74 <HAL_GPIO_Init+0x350>)
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	43db      	mvns	r3, r3
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d003      	beq.n	8001dd4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001dcc:	693a      	ldr	r2, [r7, #16]
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001dd4:	4a27      	ldr	r2, [pc, #156]	; (8001e74 <HAL_GPIO_Init+0x350>)
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001dda:	4b26      	ldr	r3, [pc, #152]	; (8001e74 <HAL_GPIO_Init+0x350>)
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	43db      	mvns	r3, r3
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	4013      	ands	r3, r2
 8001de8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d003      	beq.n	8001dfe <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001df6:	693a      	ldr	r2, [r7, #16]
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001dfe:	4a1d      	ldr	r2, [pc, #116]	; (8001e74 <HAL_GPIO_Init+0x350>)
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001e04:	4b1b      	ldr	r3, [pc, #108]	; (8001e74 <HAL_GPIO_Init+0x350>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	43db      	mvns	r3, r3
 8001e0e:	693a      	ldr	r2, [r7, #16]
 8001e10:	4013      	ands	r3, r2
 8001e12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d003      	beq.n	8001e28 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001e20:	693a      	ldr	r2, [r7, #16]
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e28:	4a12      	ldr	r2, [pc, #72]	; (8001e74 <HAL_GPIO_Init+0x350>)
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	3301      	adds	r3, #1
 8001e32:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	f47f ae78 	bne.w	8001b34 <HAL_GPIO_Init+0x10>
  }
}
 8001e44:	bf00      	nop
 8001e46:	bf00      	nop
 8001e48:	371c      	adds	r7, #28
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	40021000 	.word	0x40021000
 8001e58:	40010000 	.word	0x40010000
 8001e5c:	48000400 	.word	0x48000400
 8001e60:	48000800 	.word	0x48000800
 8001e64:	48000c00 	.word	0x48000c00
 8001e68:	48001000 	.word	0x48001000
 8001e6c:	48001400 	.word	0x48001400
 8001e70:	48001800 	.word	0x48001800
 8001e74:	40010400 	.word	0x40010400

08001e78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	460b      	mov	r3, r1
 8001e82:	807b      	strh	r3, [r7, #2]
 8001e84:	4613      	mov	r3, r2
 8001e86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e88:	787b      	ldrb	r3, [r7, #1]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d003      	beq.n	8001e96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e8e:	887a      	ldrh	r2, [r7, #2]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e94:	e002      	b.n	8001e9c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e96:	887a      	ldrh	r2, [r7, #2]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e9c:	bf00      	nop
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001eac:	4b04      	ldr	r3, [pc, #16]	; (8001ec0 <HAL_PWREx_GetVoltageRange+0x18>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	40007000 	.word	0x40007000

08001ec4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b085      	sub	sp, #20
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ed2:	d130      	bne.n	8001f36 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ed4:	4b23      	ldr	r3, [pc, #140]	; (8001f64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001edc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ee0:	d038      	beq.n	8001f54 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ee2:	4b20      	ldr	r3, [pc, #128]	; (8001f64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001eea:	4a1e      	ldr	r2, [pc, #120]	; (8001f64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001eec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ef0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001ef2:	4b1d      	ldr	r3, [pc, #116]	; (8001f68 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	2232      	movs	r2, #50	; 0x32
 8001ef8:	fb02 f303 	mul.w	r3, r2, r3
 8001efc:	4a1b      	ldr	r2, [pc, #108]	; (8001f6c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001efe:	fba2 2303 	umull	r2, r3, r2, r3
 8001f02:	0c9b      	lsrs	r3, r3, #18
 8001f04:	3301      	adds	r3, #1
 8001f06:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f08:	e002      	b.n	8001f10 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	3b01      	subs	r3, #1
 8001f0e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f10:	4b14      	ldr	r3, [pc, #80]	; (8001f64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f12:	695b      	ldr	r3, [r3, #20]
 8001f14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f1c:	d102      	bne.n	8001f24 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d1f2      	bne.n	8001f0a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f24:	4b0f      	ldr	r3, [pc, #60]	; (8001f64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f26:	695b      	ldr	r3, [r3, #20]
 8001f28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f30:	d110      	bne.n	8001f54 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e00f      	b.n	8001f56 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f36:	4b0b      	ldr	r3, [pc, #44]	; (8001f64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001f3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f42:	d007      	beq.n	8001f54 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f44:	4b07      	ldr	r3, [pc, #28]	; (8001f64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001f4c:	4a05      	ldr	r2, [pc, #20]	; (8001f64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f52:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3714      	adds	r7, #20
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	40007000 	.word	0x40007000
 8001f68:	20000000 	.word	0x20000000
 8001f6c:	431bde83 	.word	0x431bde83

08001f70 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b088      	sub	sp, #32
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d101      	bne.n	8001f82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e3ca      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f82:	4b97      	ldr	r3, [pc, #604]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	f003 030c 	and.w	r3, r3, #12
 8001f8a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f8c:	4b94      	ldr	r3, [pc, #592]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	f003 0303 	and.w	r3, r3, #3
 8001f94:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0310 	and.w	r3, r3, #16
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	f000 80e4 	beq.w	800216c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d007      	beq.n	8001fba <HAL_RCC_OscConfig+0x4a>
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	2b0c      	cmp	r3, #12
 8001fae:	f040 808b 	bne.w	80020c8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	f040 8087 	bne.w	80020c8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001fba:	4b89      	ldr	r3, [pc, #548]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 0302 	and.w	r3, r3, #2
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d005      	beq.n	8001fd2 <HAL_RCC_OscConfig+0x62>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	699b      	ldr	r3, [r3, #24]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d101      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e3a2      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6a1a      	ldr	r2, [r3, #32]
 8001fd6:	4b82      	ldr	r3, [pc, #520]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f003 0308 	and.w	r3, r3, #8
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d004      	beq.n	8001fec <HAL_RCC_OscConfig+0x7c>
 8001fe2:	4b7f      	ldr	r3, [pc, #508]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001fea:	e005      	b.n	8001ff8 <HAL_RCC_OscConfig+0x88>
 8001fec:	4b7c      	ldr	r3, [pc, #496]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8001fee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ff2:	091b      	lsrs	r3, r3, #4
 8001ff4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d223      	bcs.n	8002044 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6a1b      	ldr	r3, [r3, #32]
 8002000:	4618      	mov	r0, r3
 8002002:	f000 fd87 	bl	8002b14 <RCC_SetFlashLatencyFromMSIRange>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d001      	beq.n	8002010 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e383      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002010:	4b73      	ldr	r3, [pc, #460]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a72      	ldr	r2, [pc, #456]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8002016:	f043 0308 	orr.w	r3, r3, #8
 800201a:	6013      	str	r3, [r2, #0]
 800201c:	4b70      	ldr	r3, [pc, #448]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a1b      	ldr	r3, [r3, #32]
 8002028:	496d      	ldr	r1, [pc, #436]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 800202a:	4313      	orrs	r3, r2
 800202c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800202e:	4b6c      	ldr	r3, [pc, #432]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	69db      	ldr	r3, [r3, #28]
 800203a:	021b      	lsls	r3, r3, #8
 800203c:	4968      	ldr	r1, [pc, #416]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 800203e:	4313      	orrs	r3, r2
 8002040:	604b      	str	r3, [r1, #4]
 8002042:	e025      	b.n	8002090 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002044:	4b66      	ldr	r3, [pc, #408]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a65      	ldr	r2, [pc, #404]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 800204a:	f043 0308 	orr.w	r3, r3, #8
 800204e:	6013      	str	r3, [r2, #0]
 8002050:	4b63      	ldr	r3, [pc, #396]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6a1b      	ldr	r3, [r3, #32]
 800205c:	4960      	ldr	r1, [pc, #384]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 800205e:	4313      	orrs	r3, r2
 8002060:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002062:	4b5f      	ldr	r3, [pc, #380]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	69db      	ldr	r3, [r3, #28]
 800206e:	021b      	lsls	r3, r3, #8
 8002070:	495b      	ldr	r1, [pc, #364]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8002072:	4313      	orrs	r3, r2
 8002074:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d109      	bne.n	8002090 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6a1b      	ldr	r3, [r3, #32]
 8002080:	4618      	mov	r0, r3
 8002082:	f000 fd47 	bl	8002b14 <RCC_SetFlashLatencyFromMSIRange>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d001      	beq.n	8002090 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e343      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002090:	f000 fc4a 	bl	8002928 <HAL_RCC_GetSysClockFreq>
 8002094:	4602      	mov	r2, r0
 8002096:	4b52      	ldr	r3, [pc, #328]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	091b      	lsrs	r3, r3, #4
 800209c:	f003 030f 	and.w	r3, r3, #15
 80020a0:	4950      	ldr	r1, [pc, #320]	; (80021e4 <HAL_RCC_OscConfig+0x274>)
 80020a2:	5ccb      	ldrb	r3, [r1, r3]
 80020a4:	f003 031f 	and.w	r3, r3, #31
 80020a8:	fa22 f303 	lsr.w	r3, r2, r3
 80020ac:	4a4e      	ldr	r2, [pc, #312]	; (80021e8 <HAL_RCC_OscConfig+0x278>)
 80020ae:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80020b0:	4b4e      	ldr	r3, [pc, #312]	; (80021ec <HAL_RCC_OscConfig+0x27c>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4618      	mov	r0, r3
 80020b6:	f7ff f8e3 	bl	8001280 <HAL_InitTick>
 80020ba:	4603      	mov	r3, r0
 80020bc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80020be:	7bfb      	ldrb	r3, [r7, #15]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d052      	beq.n	800216a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80020c4:	7bfb      	ldrb	r3, [r7, #15]
 80020c6:	e327      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	699b      	ldr	r3, [r3, #24]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d032      	beq.n	8002136 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80020d0:	4b43      	ldr	r3, [pc, #268]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a42      	ldr	r2, [pc, #264]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 80020d6:	f043 0301 	orr.w	r3, r3, #1
 80020da:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80020dc:	f7ff fc34 	bl	8001948 <HAL_GetTick>
 80020e0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020e2:	e008      	b.n	80020f6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020e4:	f7ff fc30 	bl	8001948 <HAL_GetTick>
 80020e8:	4602      	mov	r2, r0
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d901      	bls.n	80020f6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80020f2:	2303      	movs	r3, #3
 80020f4:	e310      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020f6:	4b3a      	ldr	r3, [pc, #232]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0302 	and.w	r3, r3, #2
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d0f0      	beq.n	80020e4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002102:	4b37      	ldr	r3, [pc, #220]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a36      	ldr	r2, [pc, #216]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8002108:	f043 0308 	orr.w	r3, r3, #8
 800210c:	6013      	str	r3, [r2, #0]
 800210e:	4b34      	ldr	r3, [pc, #208]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6a1b      	ldr	r3, [r3, #32]
 800211a:	4931      	ldr	r1, [pc, #196]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 800211c:	4313      	orrs	r3, r2
 800211e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002120:	4b2f      	ldr	r3, [pc, #188]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	69db      	ldr	r3, [r3, #28]
 800212c:	021b      	lsls	r3, r3, #8
 800212e:	492c      	ldr	r1, [pc, #176]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8002130:	4313      	orrs	r3, r2
 8002132:	604b      	str	r3, [r1, #4]
 8002134:	e01a      	b.n	800216c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002136:	4b2a      	ldr	r3, [pc, #168]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a29      	ldr	r2, [pc, #164]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 800213c:	f023 0301 	bic.w	r3, r3, #1
 8002140:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002142:	f7ff fc01 	bl	8001948 <HAL_GetTick>
 8002146:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002148:	e008      	b.n	800215c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800214a:	f7ff fbfd 	bl	8001948 <HAL_GetTick>
 800214e:	4602      	mov	r2, r0
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	2b02      	cmp	r3, #2
 8002156:	d901      	bls.n	800215c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002158:	2303      	movs	r3, #3
 800215a:	e2dd      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800215c:	4b20      	ldr	r3, [pc, #128]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0302 	and.w	r3, r3, #2
 8002164:	2b00      	cmp	r3, #0
 8002166:	d1f0      	bne.n	800214a <HAL_RCC_OscConfig+0x1da>
 8002168:	e000      	b.n	800216c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800216a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0301 	and.w	r3, r3, #1
 8002174:	2b00      	cmp	r3, #0
 8002176:	d074      	beq.n	8002262 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	2b08      	cmp	r3, #8
 800217c:	d005      	beq.n	800218a <HAL_RCC_OscConfig+0x21a>
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	2b0c      	cmp	r3, #12
 8002182:	d10e      	bne.n	80021a2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	2b03      	cmp	r3, #3
 8002188:	d10b      	bne.n	80021a2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800218a:	4b15      	ldr	r3, [pc, #84]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002192:	2b00      	cmp	r3, #0
 8002194:	d064      	beq.n	8002260 <HAL_RCC_OscConfig+0x2f0>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d160      	bne.n	8002260 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e2ba      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021aa:	d106      	bne.n	80021ba <HAL_RCC_OscConfig+0x24a>
 80021ac:	4b0c      	ldr	r3, [pc, #48]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a0b      	ldr	r2, [pc, #44]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 80021b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021b6:	6013      	str	r3, [r2, #0]
 80021b8:	e026      	b.n	8002208 <HAL_RCC_OscConfig+0x298>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021c2:	d115      	bne.n	80021f0 <HAL_RCC_OscConfig+0x280>
 80021c4:	4b06      	ldr	r3, [pc, #24]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a05      	ldr	r2, [pc, #20]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 80021ca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021ce:	6013      	str	r3, [r2, #0]
 80021d0:	4b03      	ldr	r3, [pc, #12]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a02      	ldr	r2, [pc, #8]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 80021d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021da:	6013      	str	r3, [r2, #0]
 80021dc:	e014      	b.n	8002208 <HAL_RCC_OscConfig+0x298>
 80021de:	bf00      	nop
 80021e0:	40021000 	.word	0x40021000
 80021e4:	0800b378 	.word	0x0800b378
 80021e8:	20000000 	.word	0x20000000
 80021ec:	20000004 	.word	0x20000004
 80021f0:	4ba0      	ldr	r3, [pc, #640]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a9f      	ldr	r2, [pc, #636]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 80021f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021fa:	6013      	str	r3, [r2, #0]
 80021fc:	4b9d      	ldr	r3, [pc, #628]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a9c      	ldr	r2, [pc, #624]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 8002202:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002206:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d013      	beq.n	8002238 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002210:	f7ff fb9a 	bl	8001948 <HAL_GetTick>
 8002214:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002216:	e008      	b.n	800222a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002218:	f7ff fb96 	bl	8001948 <HAL_GetTick>
 800221c:	4602      	mov	r2, r0
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	2b64      	cmp	r3, #100	; 0x64
 8002224:	d901      	bls.n	800222a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002226:	2303      	movs	r3, #3
 8002228:	e276      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800222a:	4b92      	ldr	r3, [pc, #584]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002232:	2b00      	cmp	r3, #0
 8002234:	d0f0      	beq.n	8002218 <HAL_RCC_OscConfig+0x2a8>
 8002236:	e014      	b.n	8002262 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002238:	f7ff fb86 	bl	8001948 <HAL_GetTick>
 800223c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800223e:	e008      	b.n	8002252 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002240:	f7ff fb82 	bl	8001948 <HAL_GetTick>
 8002244:	4602      	mov	r2, r0
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	2b64      	cmp	r3, #100	; 0x64
 800224c:	d901      	bls.n	8002252 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800224e:	2303      	movs	r3, #3
 8002250:	e262      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002252:	4b88      	ldr	r3, [pc, #544]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d1f0      	bne.n	8002240 <HAL_RCC_OscConfig+0x2d0>
 800225e:	e000      	b.n	8002262 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002260:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 0302 	and.w	r3, r3, #2
 800226a:	2b00      	cmp	r3, #0
 800226c:	d060      	beq.n	8002330 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800226e:	69bb      	ldr	r3, [r7, #24]
 8002270:	2b04      	cmp	r3, #4
 8002272:	d005      	beq.n	8002280 <HAL_RCC_OscConfig+0x310>
 8002274:	69bb      	ldr	r3, [r7, #24]
 8002276:	2b0c      	cmp	r3, #12
 8002278:	d119      	bne.n	80022ae <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	2b02      	cmp	r3, #2
 800227e:	d116      	bne.n	80022ae <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002280:	4b7c      	ldr	r3, [pc, #496]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002288:	2b00      	cmp	r3, #0
 800228a:	d005      	beq.n	8002298 <HAL_RCC_OscConfig+0x328>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d101      	bne.n	8002298 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e23f      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002298:	4b76      	ldr	r3, [pc, #472]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	691b      	ldr	r3, [r3, #16]
 80022a4:	061b      	lsls	r3, r3, #24
 80022a6:	4973      	ldr	r1, [pc, #460]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 80022a8:	4313      	orrs	r3, r2
 80022aa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022ac:	e040      	b.n	8002330 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d023      	beq.n	80022fe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022b6:	4b6f      	ldr	r3, [pc, #444]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a6e      	ldr	r2, [pc, #440]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 80022bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c2:	f7ff fb41 	bl	8001948 <HAL_GetTick>
 80022c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022c8:	e008      	b.n	80022dc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022ca:	f7ff fb3d 	bl	8001948 <HAL_GetTick>
 80022ce:	4602      	mov	r2, r0
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d901      	bls.n	80022dc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80022d8:	2303      	movs	r3, #3
 80022da:	e21d      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022dc:	4b65      	ldr	r3, [pc, #404]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d0f0      	beq.n	80022ca <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022e8:	4b62      	ldr	r3, [pc, #392]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	691b      	ldr	r3, [r3, #16]
 80022f4:	061b      	lsls	r3, r3, #24
 80022f6:	495f      	ldr	r1, [pc, #380]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 80022f8:	4313      	orrs	r3, r2
 80022fa:	604b      	str	r3, [r1, #4]
 80022fc:	e018      	b.n	8002330 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022fe:	4b5d      	ldr	r3, [pc, #372]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a5c      	ldr	r2, [pc, #368]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 8002304:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002308:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800230a:	f7ff fb1d 	bl	8001948 <HAL_GetTick>
 800230e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002310:	e008      	b.n	8002324 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002312:	f7ff fb19 	bl	8001948 <HAL_GetTick>
 8002316:	4602      	mov	r2, r0
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	2b02      	cmp	r3, #2
 800231e:	d901      	bls.n	8002324 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002320:	2303      	movs	r3, #3
 8002322:	e1f9      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002324:	4b53      	ldr	r3, [pc, #332]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800232c:	2b00      	cmp	r3, #0
 800232e:	d1f0      	bne.n	8002312 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0308 	and.w	r3, r3, #8
 8002338:	2b00      	cmp	r3, #0
 800233a:	d03c      	beq.n	80023b6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	695b      	ldr	r3, [r3, #20]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d01c      	beq.n	800237e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002344:	4b4b      	ldr	r3, [pc, #300]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 8002346:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800234a:	4a4a      	ldr	r2, [pc, #296]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 800234c:	f043 0301 	orr.w	r3, r3, #1
 8002350:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002354:	f7ff faf8 	bl	8001948 <HAL_GetTick>
 8002358:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800235a:	e008      	b.n	800236e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800235c:	f7ff faf4 	bl	8001948 <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b02      	cmp	r3, #2
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e1d4      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800236e:	4b41      	ldr	r3, [pc, #260]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 8002370:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002374:	f003 0302 	and.w	r3, r3, #2
 8002378:	2b00      	cmp	r3, #0
 800237a:	d0ef      	beq.n	800235c <HAL_RCC_OscConfig+0x3ec>
 800237c:	e01b      	b.n	80023b6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800237e:	4b3d      	ldr	r3, [pc, #244]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 8002380:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002384:	4a3b      	ldr	r2, [pc, #236]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 8002386:	f023 0301 	bic.w	r3, r3, #1
 800238a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800238e:	f7ff fadb 	bl	8001948 <HAL_GetTick>
 8002392:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002394:	e008      	b.n	80023a8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002396:	f7ff fad7 	bl	8001948 <HAL_GetTick>
 800239a:	4602      	mov	r2, r0
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	1ad3      	subs	r3, r2, r3
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	d901      	bls.n	80023a8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80023a4:	2303      	movs	r3, #3
 80023a6:	e1b7      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023a8:	4b32      	ldr	r3, [pc, #200]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 80023aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023ae:	f003 0302 	and.w	r3, r3, #2
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d1ef      	bne.n	8002396 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0304 	and.w	r3, r3, #4
 80023be:	2b00      	cmp	r3, #0
 80023c0:	f000 80a6 	beq.w	8002510 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023c4:	2300      	movs	r3, #0
 80023c6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80023c8:	4b2a      	ldr	r3, [pc, #168]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 80023ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d10d      	bne.n	80023f0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023d4:	4b27      	ldr	r3, [pc, #156]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 80023d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023d8:	4a26      	ldr	r2, [pc, #152]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 80023da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023de:	6593      	str	r3, [r2, #88]	; 0x58
 80023e0:	4b24      	ldr	r3, [pc, #144]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 80023e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023e8:	60bb      	str	r3, [r7, #8]
 80023ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023ec:	2301      	movs	r3, #1
 80023ee:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023f0:	4b21      	ldr	r3, [pc, #132]	; (8002478 <HAL_RCC_OscConfig+0x508>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d118      	bne.n	800242e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80023fc:	4b1e      	ldr	r3, [pc, #120]	; (8002478 <HAL_RCC_OscConfig+0x508>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a1d      	ldr	r2, [pc, #116]	; (8002478 <HAL_RCC_OscConfig+0x508>)
 8002402:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002406:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002408:	f7ff fa9e 	bl	8001948 <HAL_GetTick>
 800240c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800240e:	e008      	b.n	8002422 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002410:	f7ff fa9a 	bl	8001948 <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2b02      	cmp	r3, #2
 800241c:	d901      	bls.n	8002422 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e17a      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002422:	4b15      	ldr	r3, [pc, #84]	; (8002478 <HAL_RCC_OscConfig+0x508>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800242a:	2b00      	cmp	r3, #0
 800242c:	d0f0      	beq.n	8002410 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	2b01      	cmp	r3, #1
 8002434:	d108      	bne.n	8002448 <HAL_RCC_OscConfig+0x4d8>
 8002436:	4b0f      	ldr	r3, [pc, #60]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 8002438:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800243c:	4a0d      	ldr	r2, [pc, #52]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 800243e:	f043 0301 	orr.w	r3, r3, #1
 8002442:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002446:	e029      	b.n	800249c <HAL_RCC_OscConfig+0x52c>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	2b05      	cmp	r3, #5
 800244e:	d115      	bne.n	800247c <HAL_RCC_OscConfig+0x50c>
 8002450:	4b08      	ldr	r3, [pc, #32]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 8002452:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002456:	4a07      	ldr	r2, [pc, #28]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 8002458:	f043 0304 	orr.w	r3, r3, #4
 800245c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002460:	4b04      	ldr	r3, [pc, #16]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 8002462:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002466:	4a03      	ldr	r2, [pc, #12]	; (8002474 <HAL_RCC_OscConfig+0x504>)
 8002468:	f043 0301 	orr.w	r3, r3, #1
 800246c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002470:	e014      	b.n	800249c <HAL_RCC_OscConfig+0x52c>
 8002472:	bf00      	nop
 8002474:	40021000 	.word	0x40021000
 8002478:	40007000 	.word	0x40007000
 800247c:	4b9c      	ldr	r3, [pc, #624]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 800247e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002482:	4a9b      	ldr	r2, [pc, #620]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 8002484:	f023 0301 	bic.w	r3, r3, #1
 8002488:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800248c:	4b98      	ldr	r3, [pc, #608]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 800248e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002492:	4a97      	ldr	r2, [pc, #604]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 8002494:	f023 0304 	bic.w	r3, r3, #4
 8002498:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	689b      	ldr	r3, [r3, #8]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d016      	beq.n	80024d2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024a4:	f7ff fa50 	bl	8001948 <HAL_GetTick>
 80024a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024aa:	e00a      	b.n	80024c2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024ac:	f7ff fa4c 	bl	8001948 <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d901      	bls.n	80024c2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e12a      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024c2:	4b8b      	ldr	r3, [pc, #556]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 80024c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024c8:	f003 0302 	and.w	r3, r3, #2
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d0ed      	beq.n	80024ac <HAL_RCC_OscConfig+0x53c>
 80024d0:	e015      	b.n	80024fe <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024d2:	f7ff fa39 	bl	8001948 <HAL_GetTick>
 80024d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024d8:	e00a      	b.n	80024f0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024da:	f7ff fa35 	bl	8001948 <HAL_GetTick>
 80024de:	4602      	mov	r2, r0
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d901      	bls.n	80024f0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80024ec:	2303      	movs	r3, #3
 80024ee:	e113      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024f0:	4b7f      	ldr	r3, [pc, #508]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 80024f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024f6:	f003 0302 	and.w	r3, r3, #2
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d1ed      	bne.n	80024da <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80024fe:	7ffb      	ldrb	r3, [r7, #31]
 8002500:	2b01      	cmp	r3, #1
 8002502:	d105      	bne.n	8002510 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002504:	4b7a      	ldr	r3, [pc, #488]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 8002506:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002508:	4a79      	ldr	r2, [pc, #484]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 800250a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800250e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002514:	2b00      	cmp	r3, #0
 8002516:	f000 80fe 	beq.w	8002716 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800251e:	2b02      	cmp	r3, #2
 8002520:	f040 80d0 	bne.w	80026c4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002524:	4b72      	ldr	r3, [pc, #456]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	f003 0203 	and.w	r2, r3, #3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002534:	429a      	cmp	r2, r3
 8002536:	d130      	bne.n	800259a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002542:	3b01      	subs	r3, #1
 8002544:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002546:	429a      	cmp	r2, r3
 8002548:	d127      	bne.n	800259a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002554:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002556:	429a      	cmp	r2, r3
 8002558:	d11f      	bne.n	800259a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002564:	2a07      	cmp	r2, #7
 8002566:	bf14      	ite	ne
 8002568:	2201      	movne	r2, #1
 800256a:	2200      	moveq	r2, #0
 800256c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800256e:	4293      	cmp	r3, r2
 8002570:	d113      	bne.n	800259a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800257c:	085b      	lsrs	r3, r3, #1
 800257e:	3b01      	subs	r3, #1
 8002580:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002582:	429a      	cmp	r2, r3
 8002584:	d109      	bne.n	800259a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002590:	085b      	lsrs	r3, r3, #1
 8002592:	3b01      	subs	r3, #1
 8002594:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002596:	429a      	cmp	r2, r3
 8002598:	d06e      	beq.n	8002678 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	2b0c      	cmp	r3, #12
 800259e:	d069      	beq.n	8002674 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80025a0:	4b53      	ldr	r3, [pc, #332]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d105      	bne.n	80025b8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80025ac:	4b50      	ldr	r3, [pc, #320]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d001      	beq.n	80025bc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e0ad      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80025bc:	4b4c      	ldr	r3, [pc, #304]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a4b      	ldr	r2, [pc, #300]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 80025c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80025c6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80025c8:	f7ff f9be 	bl	8001948 <HAL_GetTick>
 80025cc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025ce:	e008      	b.n	80025e2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025d0:	f7ff f9ba 	bl	8001948 <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	2b02      	cmp	r3, #2
 80025dc:	d901      	bls.n	80025e2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80025de:	2303      	movs	r3, #3
 80025e0:	e09a      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025e2:	4b43      	ldr	r3, [pc, #268]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d1f0      	bne.n	80025d0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025ee:	4b40      	ldr	r3, [pc, #256]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 80025f0:	68da      	ldr	r2, [r3, #12]
 80025f2:	4b40      	ldr	r3, [pc, #256]	; (80026f4 <HAL_RCC_OscConfig+0x784>)
 80025f4:	4013      	ands	r3, r2
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80025fe:	3a01      	subs	r2, #1
 8002600:	0112      	lsls	r2, r2, #4
 8002602:	4311      	orrs	r1, r2
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002608:	0212      	lsls	r2, r2, #8
 800260a:	4311      	orrs	r1, r2
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002610:	0852      	lsrs	r2, r2, #1
 8002612:	3a01      	subs	r2, #1
 8002614:	0552      	lsls	r2, r2, #21
 8002616:	4311      	orrs	r1, r2
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800261c:	0852      	lsrs	r2, r2, #1
 800261e:	3a01      	subs	r2, #1
 8002620:	0652      	lsls	r2, r2, #25
 8002622:	4311      	orrs	r1, r2
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002628:	0912      	lsrs	r2, r2, #4
 800262a:	0452      	lsls	r2, r2, #17
 800262c:	430a      	orrs	r2, r1
 800262e:	4930      	ldr	r1, [pc, #192]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 8002630:	4313      	orrs	r3, r2
 8002632:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002634:	4b2e      	ldr	r3, [pc, #184]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a2d      	ldr	r2, [pc, #180]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 800263a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800263e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002640:	4b2b      	ldr	r3, [pc, #172]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	4a2a      	ldr	r2, [pc, #168]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 8002646:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800264a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800264c:	f7ff f97c 	bl	8001948 <HAL_GetTick>
 8002650:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002652:	e008      	b.n	8002666 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002654:	f7ff f978 	bl	8001948 <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b02      	cmp	r3, #2
 8002660:	d901      	bls.n	8002666 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e058      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002666:	4b22      	ldr	r3, [pc, #136]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d0f0      	beq.n	8002654 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002672:	e050      	b.n	8002716 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e04f      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002678:	4b1d      	ldr	r3, [pc, #116]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002680:	2b00      	cmp	r3, #0
 8002682:	d148      	bne.n	8002716 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002684:	4b1a      	ldr	r3, [pc, #104]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a19      	ldr	r2, [pc, #100]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 800268a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800268e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002690:	4b17      	ldr	r3, [pc, #92]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	4a16      	ldr	r2, [pc, #88]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 8002696:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800269a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800269c:	f7ff f954 	bl	8001948 <HAL_GetTick>
 80026a0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026a2:	e008      	b.n	80026b6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026a4:	f7ff f950 	bl	8001948 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e030      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026b6:	4b0e      	ldr	r3, [pc, #56]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d0f0      	beq.n	80026a4 <HAL_RCC_OscConfig+0x734>
 80026c2:	e028      	b.n	8002716 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026c4:	69bb      	ldr	r3, [r7, #24]
 80026c6:	2b0c      	cmp	r3, #12
 80026c8:	d023      	beq.n	8002712 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026ca:	4b09      	ldr	r3, [pc, #36]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a08      	ldr	r2, [pc, #32]	; (80026f0 <HAL_RCC_OscConfig+0x780>)
 80026d0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80026d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026d6:	f7ff f937 	bl	8001948 <HAL_GetTick>
 80026da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026dc:	e00c      	b.n	80026f8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026de:	f7ff f933 	bl	8001948 <HAL_GetTick>
 80026e2:	4602      	mov	r2, r0
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	1ad3      	subs	r3, r2, r3
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	d905      	bls.n	80026f8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80026ec:	2303      	movs	r3, #3
 80026ee:	e013      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
 80026f0:	40021000 	.word	0x40021000
 80026f4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026f8:	4b09      	ldr	r3, [pc, #36]	; (8002720 <HAL_RCC_OscConfig+0x7b0>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d1ec      	bne.n	80026de <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002704:	4b06      	ldr	r3, [pc, #24]	; (8002720 <HAL_RCC_OscConfig+0x7b0>)
 8002706:	68da      	ldr	r2, [r3, #12]
 8002708:	4905      	ldr	r1, [pc, #20]	; (8002720 <HAL_RCC_OscConfig+0x7b0>)
 800270a:	4b06      	ldr	r3, [pc, #24]	; (8002724 <HAL_RCC_OscConfig+0x7b4>)
 800270c:	4013      	ands	r3, r2
 800270e:	60cb      	str	r3, [r1, #12]
 8002710:	e001      	b.n	8002716 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e000      	b.n	8002718 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002716:	2300      	movs	r3, #0
}
 8002718:	4618      	mov	r0, r3
 800271a:	3720      	adds	r7, #32
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}
 8002720:	40021000 	.word	0x40021000
 8002724:	feeefffc 	.word	0xfeeefffc

08002728 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d101      	bne.n	800273c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e0e7      	b.n	800290c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800273c:	4b75      	ldr	r3, [pc, #468]	; (8002914 <HAL_RCC_ClockConfig+0x1ec>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 0307 	and.w	r3, r3, #7
 8002744:	683a      	ldr	r2, [r7, #0]
 8002746:	429a      	cmp	r2, r3
 8002748:	d910      	bls.n	800276c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800274a:	4b72      	ldr	r3, [pc, #456]	; (8002914 <HAL_RCC_ClockConfig+0x1ec>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f023 0207 	bic.w	r2, r3, #7
 8002752:	4970      	ldr	r1, [pc, #448]	; (8002914 <HAL_RCC_ClockConfig+0x1ec>)
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	4313      	orrs	r3, r2
 8002758:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800275a:	4b6e      	ldr	r3, [pc, #440]	; (8002914 <HAL_RCC_ClockConfig+0x1ec>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0307 	and.w	r3, r3, #7
 8002762:	683a      	ldr	r2, [r7, #0]
 8002764:	429a      	cmp	r2, r3
 8002766:	d001      	beq.n	800276c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e0cf      	b.n	800290c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0302 	and.w	r3, r3, #2
 8002774:	2b00      	cmp	r3, #0
 8002776:	d010      	beq.n	800279a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	689a      	ldr	r2, [r3, #8]
 800277c:	4b66      	ldr	r3, [pc, #408]	; (8002918 <HAL_RCC_ClockConfig+0x1f0>)
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002784:	429a      	cmp	r2, r3
 8002786:	d908      	bls.n	800279a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002788:	4b63      	ldr	r3, [pc, #396]	; (8002918 <HAL_RCC_ClockConfig+0x1f0>)
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	4960      	ldr	r1, [pc, #384]	; (8002918 <HAL_RCC_ClockConfig+0x1f0>)
 8002796:	4313      	orrs	r3, r2
 8002798:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0301 	and.w	r3, r3, #1
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d04c      	beq.n	8002840 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	2b03      	cmp	r3, #3
 80027ac:	d107      	bne.n	80027be <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027ae:	4b5a      	ldr	r3, [pc, #360]	; (8002918 <HAL_RCC_ClockConfig+0x1f0>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d121      	bne.n	80027fe <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e0a6      	b.n	800290c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d107      	bne.n	80027d6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027c6:	4b54      	ldr	r3, [pc, #336]	; (8002918 <HAL_RCC_ClockConfig+0x1f0>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d115      	bne.n	80027fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e09a      	b.n	800290c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d107      	bne.n	80027ee <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80027de:	4b4e      	ldr	r3, [pc, #312]	; (8002918 <HAL_RCC_ClockConfig+0x1f0>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d109      	bne.n	80027fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e08e      	b.n	800290c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027ee:	4b4a      	ldr	r3, [pc, #296]	; (8002918 <HAL_RCC_ClockConfig+0x1f0>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d101      	bne.n	80027fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e086      	b.n	800290c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80027fe:	4b46      	ldr	r3, [pc, #280]	; (8002918 <HAL_RCC_ClockConfig+0x1f0>)
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	f023 0203 	bic.w	r2, r3, #3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	4943      	ldr	r1, [pc, #268]	; (8002918 <HAL_RCC_ClockConfig+0x1f0>)
 800280c:	4313      	orrs	r3, r2
 800280e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002810:	f7ff f89a 	bl	8001948 <HAL_GetTick>
 8002814:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002816:	e00a      	b.n	800282e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002818:	f7ff f896 	bl	8001948 <HAL_GetTick>
 800281c:	4602      	mov	r2, r0
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	f241 3288 	movw	r2, #5000	; 0x1388
 8002826:	4293      	cmp	r3, r2
 8002828:	d901      	bls.n	800282e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e06e      	b.n	800290c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800282e:	4b3a      	ldr	r3, [pc, #232]	; (8002918 <HAL_RCC_ClockConfig+0x1f0>)
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	f003 020c 	and.w	r2, r3, #12
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	429a      	cmp	r2, r3
 800283e:	d1eb      	bne.n	8002818 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f003 0302 	and.w	r3, r3, #2
 8002848:	2b00      	cmp	r3, #0
 800284a:	d010      	beq.n	800286e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	689a      	ldr	r2, [r3, #8]
 8002850:	4b31      	ldr	r3, [pc, #196]	; (8002918 <HAL_RCC_ClockConfig+0x1f0>)
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002858:	429a      	cmp	r2, r3
 800285a:	d208      	bcs.n	800286e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800285c:	4b2e      	ldr	r3, [pc, #184]	; (8002918 <HAL_RCC_ClockConfig+0x1f0>)
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	492b      	ldr	r1, [pc, #172]	; (8002918 <HAL_RCC_ClockConfig+0x1f0>)
 800286a:	4313      	orrs	r3, r2
 800286c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800286e:	4b29      	ldr	r3, [pc, #164]	; (8002914 <HAL_RCC_ClockConfig+0x1ec>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0307 	and.w	r3, r3, #7
 8002876:	683a      	ldr	r2, [r7, #0]
 8002878:	429a      	cmp	r2, r3
 800287a:	d210      	bcs.n	800289e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800287c:	4b25      	ldr	r3, [pc, #148]	; (8002914 <HAL_RCC_ClockConfig+0x1ec>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f023 0207 	bic.w	r2, r3, #7
 8002884:	4923      	ldr	r1, [pc, #140]	; (8002914 <HAL_RCC_ClockConfig+0x1ec>)
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	4313      	orrs	r3, r2
 800288a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800288c:	4b21      	ldr	r3, [pc, #132]	; (8002914 <HAL_RCC_ClockConfig+0x1ec>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0307 	and.w	r3, r3, #7
 8002894:	683a      	ldr	r2, [r7, #0]
 8002896:	429a      	cmp	r2, r3
 8002898:	d001      	beq.n	800289e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e036      	b.n	800290c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0304 	and.w	r3, r3, #4
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d008      	beq.n	80028bc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028aa:	4b1b      	ldr	r3, [pc, #108]	; (8002918 <HAL_RCC_ClockConfig+0x1f0>)
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	68db      	ldr	r3, [r3, #12]
 80028b6:	4918      	ldr	r1, [pc, #96]	; (8002918 <HAL_RCC_ClockConfig+0x1f0>)
 80028b8:	4313      	orrs	r3, r2
 80028ba:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 0308 	and.w	r3, r3, #8
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d009      	beq.n	80028dc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028c8:	4b13      	ldr	r3, [pc, #76]	; (8002918 <HAL_RCC_ClockConfig+0x1f0>)
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	691b      	ldr	r3, [r3, #16]
 80028d4:	00db      	lsls	r3, r3, #3
 80028d6:	4910      	ldr	r1, [pc, #64]	; (8002918 <HAL_RCC_ClockConfig+0x1f0>)
 80028d8:	4313      	orrs	r3, r2
 80028da:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80028dc:	f000 f824 	bl	8002928 <HAL_RCC_GetSysClockFreq>
 80028e0:	4602      	mov	r2, r0
 80028e2:	4b0d      	ldr	r3, [pc, #52]	; (8002918 <HAL_RCC_ClockConfig+0x1f0>)
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	091b      	lsrs	r3, r3, #4
 80028e8:	f003 030f 	and.w	r3, r3, #15
 80028ec:	490b      	ldr	r1, [pc, #44]	; (800291c <HAL_RCC_ClockConfig+0x1f4>)
 80028ee:	5ccb      	ldrb	r3, [r1, r3]
 80028f0:	f003 031f 	and.w	r3, r3, #31
 80028f4:	fa22 f303 	lsr.w	r3, r2, r3
 80028f8:	4a09      	ldr	r2, [pc, #36]	; (8002920 <HAL_RCC_ClockConfig+0x1f8>)
 80028fa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80028fc:	4b09      	ldr	r3, [pc, #36]	; (8002924 <HAL_RCC_ClockConfig+0x1fc>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4618      	mov	r0, r3
 8002902:	f7fe fcbd 	bl	8001280 <HAL_InitTick>
 8002906:	4603      	mov	r3, r0
 8002908:	72fb      	strb	r3, [r7, #11]

  return status;
 800290a:	7afb      	ldrb	r3, [r7, #11]
}
 800290c:	4618      	mov	r0, r3
 800290e:	3710      	adds	r7, #16
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	40022000 	.word	0x40022000
 8002918:	40021000 	.word	0x40021000
 800291c:	0800b378 	.word	0x0800b378
 8002920:	20000000 	.word	0x20000000
 8002924:	20000004 	.word	0x20000004

08002928 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002928:	b480      	push	{r7}
 800292a:	b089      	sub	sp, #36	; 0x24
 800292c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800292e:	2300      	movs	r3, #0
 8002930:	61fb      	str	r3, [r7, #28]
 8002932:	2300      	movs	r3, #0
 8002934:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002936:	4b3e      	ldr	r3, [pc, #248]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x108>)
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	f003 030c 	and.w	r3, r3, #12
 800293e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002940:	4b3b      	ldr	r3, [pc, #236]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x108>)
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	f003 0303 	and.w	r3, r3, #3
 8002948:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d005      	beq.n	800295c <HAL_RCC_GetSysClockFreq+0x34>
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	2b0c      	cmp	r3, #12
 8002954:	d121      	bne.n	800299a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d11e      	bne.n	800299a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800295c:	4b34      	ldr	r3, [pc, #208]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x108>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 0308 	and.w	r3, r3, #8
 8002964:	2b00      	cmp	r3, #0
 8002966:	d107      	bne.n	8002978 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002968:	4b31      	ldr	r3, [pc, #196]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x108>)
 800296a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800296e:	0a1b      	lsrs	r3, r3, #8
 8002970:	f003 030f 	and.w	r3, r3, #15
 8002974:	61fb      	str	r3, [r7, #28]
 8002976:	e005      	b.n	8002984 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002978:	4b2d      	ldr	r3, [pc, #180]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x108>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	091b      	lsrs	r3, r3, #4
 800297e:	f003 030f 	and.w	r3, r3, #15
 8002982:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002984:	4a2b      	ldr	r2, [pc, #172]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800298c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d10d      	bne.n	80029b0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002998:	e00a      	b.n	80029b0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	2b04      	cmp	r3, #4
 800299e:	d102      	bne.n	80029a6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80029a0:	4b25      	ldr	r3, [pc, #148]	; (8002a38 <HAL_RCC_GetSysClockFreq+0x110>)
 80029a2:	61bb      	str	r3, [r7, #24]
 80029a4:	e004      	b.n	80029b0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	2b08      	cmp	r3, #8
 80029aa:	d101      	bne.n	80029b0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80029ac:	4b23      	ldr	r3, [pc, #140]	; (8002a3c <HAL_RCC_GetSysClockFreq+0x114>)
 80029ae:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	2b0c      	cmp	r3, #12
 80029b4:	d134      	bne.n	8002a20 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80029b6:	4b1e      	ldr	r3, [pc, #120]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x108>)
 80029b8:	68db      	ldr	r3, [r3, #12]
 80029ba:	f003 0303 	and.w	r3, r3, #3
 80029be:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d003      	beq.n	80029ce <HAL_RCC_GetSysClockFreq+0xa6>
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	2b03      	cmp	r3, #3
 80029ca:	d003      	beq.n	80029d4 <HAL_RCC_GetSysClockFreq+0xac>
 80029cc:	e005      	b.n	80029da <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80029ce:	4b1a      	ldr	r3, [pc, #104]	; (8002a38 <HAL_RCC_GetSysClockFreq+0x110>)
 80029d0:	617b      	str	r3, [r7, #20]
      break;
 80029d2:	e005      	b.n	80029e0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80029d4:	4b19      	ldr	r3, [pc, #100]	; (8002a3c <HAL_RCC_GetSysClockFreq+0x114>)
 80029d6:	617b      	str	r3, [r7, #20]
      break;
 80029d8:	e002      	b.n	80029e0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	617b      	str	r3, [r7, #20]
      break;
 80029de:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80029e0:	4b13      	ldr	r3, [pc, #76]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x108>)
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	091b      	lsrs	r3, r3, #4
 80029e6:	f003 0307 	and.w	r3, r3, #7
 80029ea:	3301      	adds	r3, #1
 80029ec:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80029ee:	4b10      	ldr	r3, [pc, #64]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x108>)
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	0a1b      	lsrs	r3, r3, #8
 80029f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029f8:	697a      	ldr	r2, [r7, #20]
 80029fa:	fb03 f202 	mul.w	r2, r3, r2
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a04:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002a06:	4b0a      	ldr	r3, [pc, #40]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	0e5b      	lsrs	r3, r3, #25
 8002a0c:	f003 0303 	and.w	r3, r3, #3
 8002a10:	3301      	adds	r3, #1
 8002a12:	005b      	lsls	r3, r3, #1
 8002a14:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002a16:	697a      	ldr	r2, [r7, #20]
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a1e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002a20:	69bb      	ldr	r3, [r7, #24]
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3724      	adds	r7, #36	; 0x24
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr
 8002a2e:	bf00      	nop
 8002a30:	40021000 	.word	0x40021000
 8002a34:	0800b390 	.word	0x0800b390
 8002a38:	00f42400 	.word	0x00f42400
 8002a3c:	007a1200 	.word	0x007a1200

08002a40 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a40:	b480      	push	{r7}
 8002a42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a44:	4b03      	ldr	r3, [pc, #12]	; (8002a54 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a46:	681b      	ldr	r3, [r3, #0]
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	20000000 	.word	0x20000000

08002a58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002a5c:	f7ff fff0 	bl	8002a40 <HAL_RCC_GetHCLKFreq>
 8002a60:	4602      	mov	r2, r0
 8002a62:	4b06      	ldr	r3, [pc, #24]	; (8002a7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	0a1b      	lsrs	r3, r3, #8
 8002a68:	f003 0307 	and.w	r3, r3, #7
 8002a6c:	4904      	ldr	r1, [pc, #16]	; (8002a80 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a6e:	5ccb      	ldrb	r3, [r1, r3]
 8002a70:	f003 031f 	and.w	r3, r3, #31
 8002a74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	40021000 	.word	0x40021000
 8002a80:	0800b388 	.word	0x0800b388

08002a84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002a88:	f7ff ffda 	bl	8002a40 <HAL_RCC_GetHCLKFreq>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	4b06      	ldr	r3, [pc, #24]	; (8002aa8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	0adb      	lsrs	r3, r3, #11
 8002a94:	f003 0307 	and.w	r3, r3, #7
 8002a98:	4904      	ldr	r1, [pc, #16]	; (8002aac <HAL_RCC_GetPCLK2Freq+0x28>)
 8002a9a:	5ccb      	ldrb	r3, [r1, r3]
 8002a9c:	f003 031f 	and.w	r3, r3, #31
 8002aa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	40021000 	.word	0x40021000
 8002aac:	0800b388 	.word	0x0800b388

08002ab0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	220f      	movs	r2, #15
 8002abe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002ac0:	4b12      	ldr	r3, [pc, #72]	; (8002b0c <HAL_RCC_GetClockConfig+0x5c>)
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f003 0203 	and.w	r2, r3, #3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002acc:	4b0f      	ldr	r3, [pc, #60]	; (8002b0c <HAL_RCC_GetClockConfig+0x5c>)
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002ad8:	4b0c      	ldr	r3, [pc, #48]	; (8002b0c <HAL_RCC_GetClockConfig+0x5c>)
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002ae4:	4b09      	ldr	r3, [pc, #36]	; (8002b0c <HAL_RCC_GetClockConfig+0x5c>)
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	08db      	lsrs	r3, r3, #3
 8002aea:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002af2:	4b07      	ldr	r3, [pc, #28]	; (8002b10 <HAL_RCC_GetClockConfig+0x60>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0207 	and.w	r2, r3, #7
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	601a      	str	r2, [r3, #0]
}
 8002afe:	bf00      	nop
 8002b00:	370c      	adds	r7, #12
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop
 8002b0c:	40021000 	.word	0x40021000
 8002b10:	40022000 	.word	0x40022000

08002b14 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b086      	sub	sp, #24
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002b20:	4b2a      	ldr	r3, [pc, #168]	; (8002bcc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d003      	beq.n	8002b34 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002b2c:	f7ff f9bc 	bl	8001ea8 <HAL_PWREx_GetVoltageRange>
 8002b30:	6178      	str	r0, [r7, #20]
 8002b32:	e014      	b.n	8002b5e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002b34:	4b25      	ldr	r3, [pc, #148]	; (8002bcc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b38:	4a24      	ldr	r2, [pc, #144]	; (8002bcc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b3e:	6593      	str	r3, [r2, #88]	; 0x58
 8002b40:	4b22      	ldr	r3, [pc, #136]	; (8002bcc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b48:	60fb      	str	r3, [r7, #12]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002b4c:	f7ff f9ac 	bl	8001ea8 <HAL_PWREx_GetVoltageRange>
 8002b50:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002b52:	4b1e      	ldr	r3, [pc, #120]	; (8002bcc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b56:	4a1d      	ldr	r2, [pc, #116]	; (8002bcc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b5c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b64:	d10b      	bne.n	8002b7e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2b80      	cmp	r3, #128	; 0x80
 8002b6a:	d919      	bls.n	8002ba0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2ba0      	cmp	r3, #160	; 0xa0
 8002b70:	d902      	bls.n	8002b78 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002b72:	2302      	movs	r3, #2
 8002b74:	613b      	str	r3, [r7, #16]
 8002b76:	e013      	b.n	8002ba0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b78:	2301      	movs	r3, #1
 8002b7a:	613b      	str	r3, [r7, #16]
 8002b7c:	e010      	b.n	8002ba0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2b80      	cmp	r3, #128	; 0x80
 8002b82:	d902      	bls.n	8002b8a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002b84:	2303      	movs	r3, #3
 8002b86:	613b      	str	r3, [r7, #16]
 8002b88:	e00a      	b.n	8002ba0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2b80      	cmp	r3, #128	; 0x80
 8002b8e:	d102      	bne.n	8002b96 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002b90:	2302      	movs	r3, #2
 8002b92:	613b      	str	r3, [r7, #16]
 8002b94:	e004      	b.n	8002ba0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2b70      	cmp	r3, #112	; 0x70
 8002b9a:	d101      	bne.n	8002ba0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002ba0:	4b0b      	ldr	r3, [pc, #44]	; (8002bd0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f023 0207 	bic.w	r2, r3, #7
 8002ba8:	4909      	ldr	r1, [pc, #36]	; (8002bd0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	4313      	orrs	r3, r2
 8002bae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002bb0:	4b07      	ldr	r3, [pc, #28]	; (8002bd0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0307 	and.w	r3, r3, #7
 8002bb8:	693a      	ldr	r2, [r7, #16]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d001      	beq.n	8002bc2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e000      	b.n	8002bc4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002bc2:	2300      	movs	r3, #0
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3718      	adds	r7, #24
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	40021000 	.word	0x40021000
 8002bd0:	40022000 	.word	0x40022000

08002bd4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b086      	sub	sp, #24
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002bdc:	2300      	movs	r3, #0
 8002bde:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002be0:	2300      	movs	r3, #0
 8002be2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d041      	beq.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002bf4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002bf8:	d02a      	beq.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002bfa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002bfe:	d824      	bhi.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002c00:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002c04:	d008      	beq.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002c06:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002c0a:	d81e      	bhi.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d00a      	beq.n	8002c26 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002c10:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c14:	d010      	beq.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002c16:	e018      	b.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002c18:	4b86      	ldr	r3, [pc, #536]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	4a85      	ldr	r2, [pc, #532]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c22:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002c24:	e015      	b.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	3304      	adds	r3, #4
 8002c2a:	2100      	movs	r1, #0
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f000 fabb 	bl	80031a8 <RCCEx_PLLSAI1_Config>
 8002c32:	4603      	mov	r3, r0
 8002c34:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002c36:	e00c      	b.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	3320      	adds	r3, #32
 8002c3c:	2100      	movs	r1, #0
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f000 fba6 	bl	8003390 <RCCEx_PLLSAI2_Config>
 8002c44:	4603      	mov	r3, r0
 8002c46:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002c48:	e003      	b.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	74fb      	strb	r3, [r7, #19]
      break;
 8002c4e:	e000      	b.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002c50:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c52:	7cfb      	ldrb	r3, [r7, #19]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d10b      	bne.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c58:	4b76      	ldr	r3, [pc, #472]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c5e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c66:	4973      	ldr	r1, [pc, #460]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002c6e:	e001      	b.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c70:	7cfb      	ldrb	r3, [r7, #19]
 8002c72:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d041      	beq.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c84:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002c88:	d02a      	beq.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002c8a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002c8e:	d824      	bhi.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002c90:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002c94:	d008      	beq.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002c96:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002c9a:	d81e      	bhi.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d00a      	beq.n	8002cb6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002ca0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ca4:	d010      	beq.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002ca6:	e018      	b.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002ca8:	4b62      	ldr	r3, [pc, #392]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	4a61      	ldr	r2, [pc, #388]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cb2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002cb4:	e015      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	3304      	adds	r3, #4
 8002cba:	2100      	movs	r1, #0
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f000 fa73 	bl	80031a8 <RCCEx_PLLSAI1_Config>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002cc6:	e00c      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	3320      	adds	r3, #32
 8002ccc:	2100      	movs	r1, #0
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f000 fb5e 	bl	8003390 <RCCEx_PLLSAI2_Config>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002cd8:	e003      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	74fb      	strb	r3, [r7, #19]
      break;
 8002cde:	e000      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002ce0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ce2:	7cfb      	ldrb	r3, [r7, #19]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d10b      	bne.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002ce8:	4b52      	ldr	r3, [pc, #328]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cee:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002cf6:	494f      	ldr	r1, [pc, #316]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002cfe:	e001      	b.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d00:	7cfb      	ldrb	r3, [r7, #19]
 8002d02:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	f000 80a0 	beq.w	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d12:	2300      	movs	r3, #0
 8002d14:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002d16:	4b47      	ldr	r3, [pc, #284]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d101      	bne.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002d22:	2301      	movs	r3, #1
 8002d24:	e000      	b.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002d26:	2300      	movs	r3, #0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d00d      	beq.n	8002d48 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d2c:	4b41      	ldr	r3, [pc, #260]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d30:	4a40      	ldr	r2, [pc, #256]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d36:	6593      	str	r3, [r2, #88]	; 0x58
 8002d38:	4b3e      	ldr	r3, [pc, #248]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d40:	60bb      	str	r3, [r7, #8]
 8002d42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d44:	2301      	movs	r3, #1
 8002d46:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d48:	4b3b      	ldr	r3, [pc, #236]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a3a      	ldr	r2, [pc, #232]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d52:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d54:	f7fe fdf8 	bl	8001948 <HAL_GetTick>
 8002d58:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002d5a:	e009      	b.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d5c:	f7fe fdf4 	bl	8001948 <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d902      	bls.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	74fb      	strb	r3, [r7, #19]
        break;
 8002d6e:	e005      	b.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002d70:	4b31      	ldr	r3, [pc, #196]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d0ef      	beq.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002d7c:	7cfb      	ldrb	r3, [r7, #19]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d15c      	bne.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002d82:	4b2c      	ldr	r3, [pc, #176]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d88:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d8c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d01f      	beq.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d9a:	697a      	ldr	r2, [r7, #20]
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	d019      	beq.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002da0:	4b24      	ldr	r3, [pc, #144]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002da6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002daa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002dac:	4b21      	ldr	r3, [pc, #132]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002db2:	4a20      	ldr	r2, [pc, #128]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002db4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002db8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002dbc:	4b1d      	ldr	r3, [pc, #116]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dc2:	4a1c      	ldr	r2, [pc, #112]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002dcc:	4a19      	ldr	r2, [pc, #100]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d016      	beq.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dde:	f7fe fdb3 	bl	8001948 <HAL_GetTick>
 8002de2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002de4:	e00b      	b.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002de6:	f7fe fdaf 	bl	8001948 <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d902      	bls.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	74fb      	strb	r3, [r7, #19]
            break;
 8002dfc:	e006      	b.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002dfe:	4b0d      	ldr	r3, [pc, #52]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e04:	f003 0302 	and.w	r3, r3, #2
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d0ec      	beq.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002e0c:	7cfb      	ldrb	r3, [r7, #19]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d10c      	bne.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e12:	4b08      	ldr	r3, [pc, #32]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e18:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e22:	4904      	ldr	r1, [pc, #16]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e24:	4313      	orrs	r3, r2
 8002e26:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002e2a:	e009      	b.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002e2c:	7cfb      	ldrb	r3, [r7, #19]
 8002e2e:	74bb      	strb	r3, [r7, #18]
 8002e30:	e006      	b.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002e32:	bf00      	nop
 8002e34:	40021000 	.word	0x40021000
 8002e38:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e3c:	7cfb      	ldrb	r3, [r7, #19]
 8002e3e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e40:	7c7b      	ldrb	r3, [r7, #17]
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d105      	bne.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e46:	4b9e      	ldr	r3, [pc, #632]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e4a:	4a9d      	ldr	r2, [pc, #628]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e50:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0301 	and.w	r3, r3, #1
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d00a      	beq.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e5e:	4b98      	ldr	r3, [pc, #608]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e64:	f023 0203 	bic.w	r2, r3, #3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e6c:	4994      	ldr	r1, [pc, #592]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 0302 	and.w	r3, r3, #2
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d00a      	beq.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e80:	4b8f      	ldr	r3, [pc, #572]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e86:	f023 020c 	bic.w	r2, r3, #12
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e8e:	498c      	ldr	r1, [pc, #560]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e90:	4313      	orrs	r3, r2
 8002e92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 0304 	and.w	r3, r3, #4
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d00a      	beq.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002ea2:	4b87      	ldr	r3, [pc, #540]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ea8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb0:	4983      	ldr	r1, [pc, #524]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0308 	and.w	r3, r3, #8
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d00a      	beq.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ec4:	4b7e      	ldr	r3, [pc, #504]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eca:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ed2:	497b      	ldr	r1, [pc, #492]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0310 	and.w	r3, r3, #16
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d00a      	beq.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002ee6:	4b76      	ldr	r3, [pc, #472]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ef4:	4972      	ldr	r1, [pc, #456]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0320 	and.w	r3, r3, #32
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d00a      	beq.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002f08:	4b6d      	ldr	r3, [pc, #436]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f0e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f16:	496a      	ldr	r1, [pc, #424]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d00a      	beq.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f2a:	4b65      	ldr	r3, [pc, #404]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f30:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f38:	4961      	ldr	r1, [pc, #388]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d00a      	beq.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002f4c:	4b5c      	ldr	r3, [pc, #368]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f52:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f5a:	4959      	ldr	r1, [pc, #356]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d00a      	beq.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f6e:	4b54      	ldr	r3, [pc, #336]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f74:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f7c:	4950      	ldr	r1, [pc, #320]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d00a      	beq.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002f90:	4b4b      	ldr	r3, [pc, #300]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f96:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f9e:	4948      	ldr	r1, [pc, #288]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d00a      	beq.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002fb2:	4b43      	ldr	r3, [pc, #268]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fb8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fc0:	493f      	ldr	r1, [pc, #252]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d028      	beq.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002fd4:	4b3a      	ldr	r3, [pc, #232]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fda:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002fe2:	4937      	ldr	r1, [pc, #220]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002fee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ff2:	d106      	bne.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ff4:	4b32      	ldr	r3, [pc, #200]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	4a31      	ldr	r2, [pc, #196]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ffa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ffe:	60d3      	str	r3, [r2, #12]
 8003000:	e011      	b.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003006:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800300a:	d10c      	bne.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	3304      	adds	r3, #4
 8003010:	2101      	movs	r1, #1
 8003012:	4618      	mov	r0, r3
 8003014:	f000 f8c8 	bl	80031a8 <RCCEx_PLLSAI1_Config>
 8003018:	4603      	mov	r3, r0
 800301a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800301c:	7cfb      	ldrb	r3, [r7, #19]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d001      	beq.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003022:	7cfb      	ldrb	r3, [r7, #19]
 8003024:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800302e:	2b00      	cmp	r3, #0
 8003030:	d028      	beq.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003032:	4b23      	ldr	r3, [pc, #140]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003034:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003038:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003040:	491f      	ldr	r1, [pc, #124]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003042:	4313      	orrs	r3, r2
 8003044:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800304c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003050:	d106      	bne.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003052:	4b1b      	ldr	r3, [pc, #108]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	4a1a      	ldr	r2, [pc, #104]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003058:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800305c:	60d3      	str	r3, [r2, #12]
 800305e:	e011      	b.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003064:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003068:	d10c      	bne.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	3304      	adds	r3, #4
 800306e:	2101      	movs	r1, #1
 8003070:	4618      	mov	r0, r3
 8003072:	f000 f899 	bl	80031a8 <RCCEx_PLLSAI1_Config>
 8003076:	4603      	mov	r3, r0
 8003078:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800307a:	7cfb      	ldrb	r3, [r7, #19]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d001      	beq.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003080:	7cfb      	ldrb	r3, [r7, #19]
 8003082:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d02b      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003090:	4b0b      	ldr	r3, [pc, #44]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003096:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800309e:	4908      	ldr	r1, [pc, #32]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030a0:	4313      	orrs	r3, r2
 80030a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80030ae:	d109      	bne.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030b0:	4b03      	ldr	r3, [pc, #12]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	4a02      	ldr	r2, [pc, #8]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030ba:	60d3      	str	r3, [r2, #12]
 80030bc:	e014      	b.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80030be:	bf00      	nop
 80030c0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030c8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80030cc:	d10c      	bne.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	3304      	adds	r3, #4
 80030d2:	2101      	movs	r1, #1
 80030d4:	4618      	mov	r0, r3
 80030d6:	f000 f867 	bl	80031a8 <RCCEx_PLLSAI1_Config>
 80030da:	4603      	mov	r3, r0
 80030dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80030de:	7cfb      	ldrb	r3, [r7, #19]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d001      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80030e4:	7cfb      	ldrb	r3, [r7, #19]
 80030e6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d02f      	beq.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80030f4:	4b2b      	ldr	r3, [pc, #172]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80030f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030fa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003102:	4928      	ldr	r1, [pc, #160]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003104:	4313      	orrs	r3, r2
 8003106:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800310e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003112:	d10d      	bne.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	3304      	adds	r3, #4
 8003118:	2102      	movs	r1, #2
 800311a:	4618      	mov	r0, r3
 800311c:	f000 f844 	bl	80031a8 <RCCEx_PLLSAI1_Config>
 8003120:	4603      	mov	r3, r0
 8003122:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003124:	7cfb      	ldrb	r3, [r7, #19]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d014      	beq.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800312a:	7cfb      	ldrb	r3, [r7, #19]
 800312c:	74bb      	strb	r3, [r7, #18]
 800312e:	e011      	b.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003134:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003138:	d10c      	bne.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	3320      	adds	r3, #32
 800313e:	2102      	movs	r1, #2
 8003140:	4618      	mov	r0, r3
 8003142:	f000 f925 	bl	8003390 <RCCEx_PLLSAI2_Config>
 8003146:	4603      	mov	r3, r0
 8003148:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800314a:	7cfb      	ldrb	r3, [r7, #19]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d001      	beq.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003150:	7cfb      	ldrb	r3, [r7, #19]
 8003152:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800315c:	2b00      	cmp	r3, #0
 800315e:	d00a      	beq.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003160:	4b10      	ldr	r3, [pc, #64]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003166:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800316e:	490d      	ldr	r1, [pc, #52]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003170:	4313      	orrs	r3, r2
 8003172:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800317e:	2b00      	cmp	r3, #0
 8003180:	d00b      	beq.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003182:	4b08      	ldr	r3, [pc, #32]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003184:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003188:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003192:	4904      	ldr	r1, [pc, #16]	; (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003194:	4313      	orrs	r3, r2
 8003196:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800319a:	7cbb      	ldrb	r3, [r7, #18]
}
 800319c:	4618      	mov	r0, r3
 800319e:	3718      	adds	r7, #24
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}
 80031a4:	40021000 	.word	0x40021000

080031a8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80031b2:	2300      	movs	r3, #0
 80031b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80031b6:	4b75      	ldr	r3, [pc, #468]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 80031b8:	68db      	ldr	r3, [r3, #12]
 80031ba:	f003 0303 	and.w	r3, r3, #3
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d018      	beq.n	80031f4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80031c2:	4b72      	ldr	r3, [pc, #456]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	f003 0203 	and.w	r2, r3, #3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d10d      	bne.n	80031ee <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
       ||
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d009      	beq.n	80031ee <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80031da:	4b6c      	ldr	r3, [pc, #432]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	091b      	lsrs	r3, r3, #4
 80031e0:	f003 0307 	and.w	r3, r3, #7
 80031e4:	1c5a      	adds	r2, r3, #1
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	685b      	ldr	r3, [r3, #4]
       ||
 80031ea:	429a      	cmp	r2, r3
 80031ec:	d047      	beq.n	800327e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	73fb      	strb	r3, [r7, #15]
 80031f2:	e044      	b.n	800327e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	2b03      	cmp	r3, #3
 80031fa:	d018      	beq.n	800322e <RCCEx_PLLSAI1_Config+0x86>
 80031fc:	2b03      	cmp	r3, #3
 80031fe:	d825      	bhi.n	800324c <RCCEx_PLLSAI1_Config+0xa4>
 8003200:	2b01      	cmp	r3, #1
 8003202:	d002      	beq.n	800320a <RCCEx_PLLSAI1_Config+0x62>
 8003204:	2b02      	cmp	r3, #2
 8003206:	d009      	beq.n	800321c <RCCEx_PLLSAI1_Config+0x74>
 8003208:	e020      	b.n	800324c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800320a:	4b60      	ldr	r3, [pc, #384]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0302 	and.w	r3, r3, #2
 8003212:	2b00      	cmp	r3, #0
 8003214:	d11d      	bne.n	8003252 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800321a:	e01a      	b.n	8003252 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800321c:	4b5b      	ldr	r3, [pc, #364]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003224:	2b00      	cmp	r3, #0
 8003226:	d116      	bne.n	8003256 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800322c:	e013      	b.n	8003256 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800322e:	4b57      	ldr	r3, [pc, #348]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d10f      	bne.n	800325a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800323a:	4b54      	ldr	r3, [pc, #336]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d109      	bne.n	800325a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800324a:	e006      	b.n	800325a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	73fb      	strb	r3, [r7, #15]
      break;
 8003250:	e004      	b.n	800325c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003252:	bf00      	nop
 8003254:	e002      	b.n	800325c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003256:	bf00      	nop
 8003258:	e000      	b.n	800325c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800325a:	bf00      	nop
    }

    if(status == HAL_OK)
 800325c:	7bfb      	ldrb	r3, [r7, #15]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d10d      	bne.n	800327e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003262:	4b4a      	ldr	r3, [pc, #296]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003264:	68db      	ldr	r3, [r3, #12]
 8003266:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6819      	ldr	r1, [r3, #0]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	3b01      	subs	r3, #1
 8003274:	011b      	lsls	r3, r3, #4
 8003276:	430b      	orrs	r3, r1
 8003278:	4944      	ldr	r1, [pc, #272]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 800327a:	4313      	orrs	r3, r2
 800327c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800327e:	7bfb      	ldrb	r3, [r7, #15]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d17d      	bne.n	8003380 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003284:	4b41      	ldr	r3, [pc, #260]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a40      	ldr	r2, [pc, #256]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 800328a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800328e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003290:	f7fe fb5a 	bl	8001948 <HAL_GetTick>
 8003294:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003296:	e009      	b.n	80032ac <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003298:	f7fe fb56 	bl	8001948 <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d902      	bls.n	80032ac <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	73fb      	strb	r3, [r7, #15]
        break;
 80032aa:	e005      	b.n	80032b8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80032ac:	4b37      	ldr	r3, [pc, #220]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d1ef      	bne.n	8003298 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80032b8:	7bfb      	ldrb	r3, [r7, #15]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d160      	bne.n	8003380 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d111      	bne.n	80032e8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80032c4:	4b31      	ldr	r3, [pc, #196]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032c6:	691b      	ldr	r3, [r3, #16]
 80032c8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80032cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	6892      	ldr	r2, [r2, #8]
 80032d4:	0211      	lsls	r1, r2, #8
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	68d2      	ldr	r2, [r2, #12]
 80032da:	0912      	lsrs	r2, r2, #4
 80032dc:	0452      	lsls	r2, r2, #17
 80032de:	430a      	orrs	r2, r1
 80032e0:	492a      	ldr	r1, [pc, #168]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032e2:	4313      	orrs	r3, r2
 80032e4:	610b      	str	r3, [r1, #16]
 80032e6:	e027      	b.n	8003338 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d112      	bne.n	8003314 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80032ee:	4b27      	ldr	r3, [pc, #156]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032f0:	691b      	ldr	r3, [r3, #16]
 80032f2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80032f6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	6892      	ldr	r2, [r2, #8]
 80032fe:	0211      	lsls	r1, r2, #8
 8003300:	687a      	ldr	r2, [r7, #4]
 8003302:	6912      	ldr	r2, [r2, #16]
 8003304:	0852      	lsrs	r2, r2, #1
 8003306:	3a01      	subs	r2, #1
 8003308:	0552      	lsls	r2, r2, #21
 800330a:	430a      	orrs	r2, r1
 800330c:	491f      	ldr	r1, [pc, #124]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 800330e:	4313      	orrs	r3, r2
 8003310:	610b      	str	r3, [r1, #16]
 8003312:	e011      	b.n	8003338 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003314:	4b1d      	ldr	r3, [pc, #116]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003316:	691b      	ldr	r3, [r3, #16]
 8003318:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800331c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003320:	687a      	ldr	r2, [r7, #4]
 8003322:	6892      	ldr	r2, [r2, #8]
 8003324:	0211      	lsls	r1, r2, #8
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	6952      	ldr	r2, [r2, #20]
 800332a:	0852      	lsrs	r2, r2, #1
 800332c:	3a01      	subs	r2, #1
 800332e:	0652      	lsls	r2, r2, #25
 8003330:	430a      	orrs	r2, r1
 8003332:	4916      	ldr	r1, [pc, #88]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003334:	4313      	orrs	r3, r2
 8003336:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003338:	4b14      	ldr	r3, [pc, #80]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a13      	ldr	r2, [pc, #76]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 800333e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003342:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003344:	f7fe fb00 	bl	8001948 <HAL_GetTick>
 8003348:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800334a:	e009      	b.n	8003360 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800334c:	f7fe fafc 	bl	8001948 <HAL_GetTick>
 8003350:	4602      	mov	r2, r0
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	1ad3      	subs	r3, r2, r3
 8003356:	2b02      	cmp	r3, #2
 8003358:	d902      	bls.n	8003360 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800335a:	2303      	movs	r3, #3
 800335c:	73fb      	strb	r3, [r7, #15]
          break;
 800335e:	e005      	b.n	800336c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003360:	4b0a      	ldr	r3, [pc, #40]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d0ef      	beq.n	800334c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800336c:	7bfb      	ldrb	r3, [r7, #15]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d106      	bne.n	8003380 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003372:	4b06      	ldr	r3, [pc, #24]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003374:	691a      	ldr	r2, [r3, #16]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	699b      	ldr	r3, [r3, #24]
 800337a:	4904      	ldr	r1, [pc, #16]	; (800338c <RCCEx_PLLSAI1_Config+0x1e4>)
 800337c:	4313      	orrs	r3, r2
 800337e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003380:	7bfb      	ldrb	r3, [r7, #15]
}
 8003382:	4618      	mov	r0, r3
 8003384:	3710      	adds	r7, #16
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	40021000 	.word	0x40021000

08003390 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b084      	sub	sp, #16
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800339a:	2300      	movs	r3, #0
 800339c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800339e:	4b6a      	ldr	r3, [pc, #424]	; (8003548 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	f003 0303 	and.w	r3, r3, #3
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d018      	beq.n	80033dc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80033aa:	4b67      	ldr	r3, [pc, #412]	; (8003548 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	f003 0203 	and.w	r2, r3, #3
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d10d      	bne.n	80033d6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
       ||
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d009      	beq.n	80033d6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80033c2:	4b61      	ldr	r3, [pc, #388]	; (8003548 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	091b      	lsrs	r3, r3, #4
 80033c8:	f003 0307 	and.w	r3, r3, #7
 80033cc:	1c5a      	adds	r2, r3, #1
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	685b      	ldr	r3, [r3, #4]
       ||
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d047      	beq.n	8003466 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	73fb      	strb	r3, [r7, #15]
 80033da:	e044      	b.n	8003466 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2b03      	cmp	r3, #3
 80033e2:	d018      	beq.n	8003416 <RCCEx_PLLSAI2_Config+0x86>
 80033e4:	2b03      	cmp	r3, #3
 80033e6:	d825      	bhi.n	8003434 <RCCEx_PLLSAI2_Config+0xa4>
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d002      	beq.n	80033f2 <RCCEx_PLLSAI2_Config+0x62>
 80033ec:	2b02      	cmp	r3, #2
 80033ee:	d009      	beq.n	8003404 <RCCEx_PLLSAI2_Config+0x74>
 80033f0:	e020      	b.n	8003434 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80033f2:	4b55      	ldr	r3, [pc, #340]	; (8003548 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 0302 	and.w	r3, r3, #2
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d11d      	bne.n	800343a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003402:	e01a      	b.n	800343a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003404:	4b50      	ldr	r3, [pc, #320]	; (8003548 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800340c:	2b00      	cmp	r3, #0
 800340e:	d116      	bne.n	800343e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003414:	e013      	b.n	800343e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003416:	4b4c      	ldr	r3, [pc, #304]	; (8003548 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d10f      	bne.n	8003442 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003422:	4b49      	ldr	r3, [pc, #292]	; (8003548 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d109      	bne.n	8003442 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003432:	e006      	b.n	8003442 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	73fb      	strb	r3, [r7, #15]
      break;
 8003438:	e004      	b.n	8003444 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800343a:	bf00      	nop
 800343c:	e002      	b.n	8003444 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800343e:	bf00      	nop
 8003440:	e000      	b.n	8003444 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003442:	bf00      	nop
    }

    if(status == HAL_OK)
 8003444:	7bfb      	ldrb	r3, [r7, #15]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d10d      	bne.n	8003466 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800344a:	4b3f      	ldr	r3, [pc, #252]	; (8003548 <RCCEx_PLLSAI2_Config+0x1b8>)
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6819      	ldr	r1, [r3, #0]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	3b01      	subs	r3, #1
 800345c:	011b      	lsls	r3, r3, #4
 800345e:	430b      	orrs	r3, r1
 8003460:	4939      	ldr	r1, [pc, #228]	; (8003548 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003462:	4313      	orrs	r3, r2
 8003464:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003466:	7bfb      	ldrb	r3, [r7, #15]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d167      	bne.n	800353c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800346c:	4b36      	ldr	r3, [pc, #216]	; (8003548 <RCCEx_PLLSAI2_Config+0x1b8>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a35      	ldr	r2, [pc, #212]	; (8003548 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003472:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003476:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003478:	f7fe fa66 	bl	8001948 <HAL_GetTick>
 800347c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800347e:	e009      	b.n	8003494 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003480:	f7fe fa62 	bl	8001948 <HAL_GetTick>
 8003484:	4602      	mov	r2, r0
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	2b02      	cmp	r3, #2
 800348c:	d902      	bls.n	8003494 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800348e:	2303      	movs	r3, #3
 8003490:	73fb      	strb	r3, [r7, #15]
        break;
 8003492:	e005      	b.n	80034a0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003494:	4b2c      	ldr	r3, [pc, #176]	; (8003548 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d1ef      	bne.n	8003480 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80034a0:	7bfb      	ldrb	r3, [r7, #15]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d14a      	bne.n	800353c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d111      	bne.n	80034d0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80034ac:	4b26      	ldr	r3, [pc, #152]	; (8003548 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034ae:	695b      	ldr	r3, [r3, #20]
 80034b0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80034b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	6892      	ldr	r2, [r2, #8]
 80034bc:	0211      	lsls	r1, r2, #8
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	68d2      	ldr	r2, [r2, #12]
 80034c2:	0912      	lsrs	r2, r2, #4
 80034c4:	0452      	lsls	r2, r2, #17
 80034c6:	430a      	orrs	r2, r1
 80034c8:	491f      	ldr	r1, [pc, #124]	; (8003548 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034ca:	4313      	orrs	r3, r2
 80034cc:	614b      	str	r3, [r1, #20]
 80034ce:	e011      	b.n	80034f4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80034d0:	4b1d      	ldr	r3, [pc, #116]	; (8003548 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034d2:	695b      	ldr	r3, [r3, #20]
 80034d4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80034d8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	6892      	ldr	r2, [r2, #8]
 80034e0:	0211      	lsls	r1, r2, #8
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	6912      	ldr	r2, [r2, #16]
 80034e6:	0852      	lsrs	r2, r2, #1
 80034e8:	3a01      	subs	r2, #1
 80034ea:	0652      	lsls	r2, r2, #25
 80034ec:	430a      	orrs	r2, r1
 80034ee:	4916      	ldr	r1, [pc, #88]	; (8003548 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034f0:	4313      	orrs	r3, r2
 80034f2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80034f4:	4b14      	ldr	r3, [pc, #80]	; (8003548 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a13      	ldr	r2, [pc, #76]	; (8003548 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034fe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003500:	f7fe fa22 	bl	8001948 <HAL_GetTick>
 8003504:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003506:	e009      	b.n	800351c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003508:	f7fe fa1e 	bl	8001948 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	2b02      	cmp	r3, #2
 8003514:	d902      	bls.n	800351c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	73fb      	strb	r3, [r7, #15]
          break;
 800351a:	e005      	b.n	8003528 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800351c:	4b0a      	ldr	r3, [pc, #40]	; (8003548 <RCCEx_PLLSAI2_Config+0x1b8>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d0ef      	beq.n	8003508 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003528:	7bfb      	ldrb	r3, [r7, #15]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d106      	bne.n	800353c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800352e:	4b06      	ldr	r3, [pc, #24]	; (8003548 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003530:	695a      	ldr	r2, [r3, #20]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	695b      	ldr	r3, [r3, #20]
 8003536:	4904      	ldr	r1, [pc, #16]	; (8003548 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003538:	4313      	orrs	r3, r2
 800353a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800353c:	7bfb      	ldrb	r3, [r7, #15]
}
 800353e:	4618      	mov	r0, r3
 8003540:	3710      	adds	r7, #16
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	40021000 	.word	0x40021000

0800354c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d101      	bne.n	800355e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e049      	b.n	80035f2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003564:	b2db      	uxtb	r3, r3
 8003566:	2b00      	cmp	r3, #0
 8003568:	d106      	bne.n	8003578 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2200      	movs	r2, #0
 800356e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f7fe f890 	bl	8001698 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2202      	movs	r2, #2
 800357c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	3304      	adds	r3, #4
 8003588:	4619      	mov	r1, r3
 800358a:	4610      	mov	r0, r2
 800358c:	f000 fd0c 	bl	8003fa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2201      	movs	r2, #1
 80035a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2201      	movs	r2, #1
 80035ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2201      	movs	r2, #1
 80035b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2201      	movs	r2, #1
 80035bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2201      	movs	r2, #1
 80035cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2201      	movs	r2, #1
 80035d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2201      	movs	r2, #1
 80035dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2201      	movs	r2, #1
 80035ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3708      	adds	r7, #8
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
	...

080035fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b085      	sub	sp, #20
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800360a:	b2db      	uxtb	r3, r3
 800360c:	2b01      	cmp	r3, #1
 800360e:	d001      	beq.n	8003614 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e04f      	b.n	80036b4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2202      	movs	r2, #2
 8003618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	68da      	ldr	r2, [r3, #12]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f042 0201 	orr.w	r2, r2, #1
 800362a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a23      	ldr	r2, [pc, #140]	; (80036c0 <HAL_TIM_Base_Start_IT+0xc4>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d01d      	beq.n	8003672 <HAL_TIM_Base_Start_IT+0x76>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800363e:	d018      	beq.n	8003672 <HAL_TIM_Base_Start_IT+0x76>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a1f      	ldr	r2, [pc, #124]	; (80036c4 <HAL_TIM_Base_Start_IT+0xc8>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d013      	beq.n	8003672 <HAL_TIM_Base_Start_IT+0x76>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a1e      	ldr	r2, [pc, #120]	; (80036c8 <HAL_TIM_Base_Start_IT+0xcc>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d00e      	beq.n	8003672 <HAL_TIM_Base_Start_IT+0x76>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a1c      	ldr	r2, [pc, #112]	; (80036cc <HAL_TIM_Base_Start_IT+0xd0>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d009      	beq.n	8003672 <HAL_TIM_Base_Start_IT+0x76>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a1b      	ldr	r2, [pc, #108]	; (80036d0 <HAL_TIM_Base_Start_IT+0xd4>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d004      	beq.n	8003672 <HAL_TIM_Base_Start_IT+0x76>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a19      	ldr	r2, [pc, #100]	; (80036d4 <HAL_TIM_Base_Start_IT+0xd8>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d115      	bne.n	800369e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	689a      	ldr	r2, [r3, #8]
 8003678:	4b17      	ldr	r3, [pc, #92]	; (80036d8 <HAL_TIM_Base_Start_IT+0xdc>)
 800367a:	4013      	ands	r3, r2
 800367c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	2b06      	cmp	r3, #6
 8003682:	d015      	beq.n	80036b0 <HAL_TIM_Base_Start_IT+0xb4>
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800368a:	d011      	beq.n	80036b0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f042 0201 	orr.w	r2, r2, #1
 800369a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800369c:	e008      	b.n	80036b0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f042 0201 	orr.w	r2, r2, #1
 80036ac:	601a      	str	r2, [r3, #0]
 80036ae:	e000      	b.n	80036b2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036b0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80036b2:	2300      	movs	r3, #0
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3714      	adds	r7, #20
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr
 80036c0:	40012c00 	.word	0x40012c00
 80036c4:	40000400 	.word	0x40000400
 80036c8:	40000800 	.word	0x40000800
 80036cc:	40000c00 	.word	0x40000c00
 80036d0:	40013400 	.word	0x40013400
 80036d4:	40014000 	.word	0x40014000
 80036d8:	00010007 	.word	0x00010007

080036dc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d101      	bne.n	80036ee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e049      	b.n	8003782 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d106      	bne.n	8003708 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f000 f841 	bl	800378a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2202      	movs	r2, #2
 800370c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	3304      	adds	r3, #4
 8003718:	4619      	mov	r1, r3
 800371a:	4610      	mov	r0, r2
 800371c:	f000 fc44 	bl	8003fa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2201      	movs	r2, #1
 8003724:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2201      	movs	r2, #1
 800374c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2201      	movs	r2, #1
 8003764:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2201      	movs	r2, #1
 800376c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2201      	movs	r2, #1
 800377c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003780:	2300      	movs	r3, #0
}
 8003782:	4618      	mov	r0, r3
 8003784:	3708      	adds	r7, #8
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}

0800378a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800378a:	b480      	push	{r7}
 800378c:	b083      	sub	sp, #12
 800378e:	af00      	add	r7, sp, #0
 8003790:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003792:	bf00      	nop
 8003794:	370c      	adds	r7, #12
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr

0800379e <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800379e:	b580      	push	{r7, lr}
 80037a0:	b082      	sub	sp, #8
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d101      	bne.n	80037b0 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e049      	b.n	8003844 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d106      	bne.n	80037ca <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2200      	movs	r2, #0
 80037c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f000 f841 	bl	800384c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2202      	movs	r2, #2
 80037ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	3304      	adds	r3, #4
 80037da:	4619      	mov	r1, r3
 80037dc:	4610      	mov	r0, r2
 80037de:	f000 fbe3 	bl	8003fa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2201      	movs	r2, #1
 80037e6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2201      	movs	r2, #1
 80037ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2201      	movs	r2, #1
 80037f6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2201      	movs	r2, #1
 80037fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2201      	movs	r2, #1
 8003806:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2201      	movs	r2, #1
 800380e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2201      	movs	r2, #1
 8003816:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2201      	movs	r2, #1
 800381e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2201      	movs	r2, #1
 8003826:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2201      	movs	r2, #1
 800382e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2201      	movs	r2, #1
 8003836:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2201      	movs	r2, #1
 800383e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003842:	2300      	movs	r3, #0
}
 8003844:	4618      	mov	r0, r3
 8003846:	3708      	adds	r7, #8
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}

0800384c <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800384c:	b480      	push	{r7}
 800384e:	b083      	sub	sp, #12
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003854:	bf00      	nop
 8003856:	370c      	adds	r7, #12
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr

08003860 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	f003 0302 	and.w	r3, r3, #2
 800387e:	2b00      	cmp	r3, #0
 8003880:	d020      	beq.n	80038c4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f003 0302 	and.w	r3, r3, #2
 8003888:	2b00      	cmp	r3, #0
 800388a:	d01b      	beq.n	80038c4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f06f 0202 	mvn.w	r2, #2
 8003894:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2201      	movs	r2, #1
 800389a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	699b      	ldr	r3, [r3, #24]
 80038a2:	f003 0303 	and.w	r3, r3, #3
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d003      	beq.n	80038b2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f000 fb5d 	bl	8003f6a <HAL_TIM_IC_CaptureCallback>
 80038b0:	e005      	b.n	80038be <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f000 fb4f 	bl	8003f56 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f000 fb60 	bl	8003f7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2200      	movs	r2, #0
 80038c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	f003 0304 	and.w	r3, r3, #4
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d020      	beq.n	8003910 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	f003 0304 	and.w	r3, r3, #4
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d01b      	beq.n	8003910 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f06f 0204 	mvn.w	r2, #4
 80038e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2202      	movs	r2, #2
 80038e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	699b      	ldr	r3, [r3, #24]
 80038ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d003      	beq.n	80038fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f000 fb37 	bl	8003f6a <HAL_TIM_IC_CaptureCallback>
 80038fc:	e005      	b.n	800390a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f000 fb29 	bl	8003f56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f000 fb3a 	bl	8003f7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	f003 0308 	and.w	r3, r3, #8
 8003916:	2b00      	cmp	r3, #0
 8003918:	d020      	beq.n	800395c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f003 0308 	and.w	r3, r3, #8
 8003920:	2b00      	cmp	r3, #0
 8003922:	d01b      	beq.n	800395c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f06f 0208 	mvn.w	r2, #8
 800392c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2204      	movs	r2, #4
 8003932:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	69db      	ldr	r3, [r3, #28]
 800393a:	f003 0303 	and.w	r3, r3, #3
 800393e:	2b00      	cmp	r3, #0
 8003940:	d003      	beq.n	800394a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f000 fb11 	bl	8003f6a <HAL_TIM_IC_CaptureCallback>
 8003948:	e005      	b.n	8003956 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f000 fb03 	bl	8003f56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f000 fb14 	bl	8003f7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	f003 0310 	and.w	r3, r3, #16
 8003962:	2b00      	cmp	r3, #0
 8003964:	d020      	beq.n	80039a8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f003 0310 	and.w	r3, r3, #16
 800396c:	2b00      	cmp	r3, #0
 800396e:	d01b      	beq.n	80039a8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f06f 0210 	mvn.w	r2, #16
 8003978:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2208      	movs	r2, #8
 800397e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	69db      	ldr	r3, [r3, #28]
 8003986:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800398a:	2b00      	cmp	r3, #0
 800398c:	d003      	beq.n	8003996 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f000 faeb 	bl	8003f6a <HAL_TIM_IC_CaptureCallback>
 8003994:	e005      	b.n	80039a2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f000 fadd 	bl	8003f56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800399c:	6878      	ldr	r0, [r7, #4]
 800399e:	f000 faee 	bl	8003f7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	f003 0301 	and.w	r3, r3, #1
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d00c      	beq.n	80039cc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f003 0301 	and.w	r3, r3, #1
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d007      	beq.n	80039cc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f06f 0201 	mvn.w	r2, #1
 80039c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f7fd fc1a 	bl	8001200 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d00c      	beq.n	80039f0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d007      	beq.n	80039f0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80039e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f001 f89c 	bl	8004b28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d00c      	beq.n	8003a14 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d007      	beq.n	8003a14 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003a0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	f001 f894 	bl	8004b3c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d00c      	beq.n	8003a38 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d007      	beq.n	8003a38 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003a30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f000 faad 	bl	8003f92 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	f003 0320 	and.w	r3, r3, #32
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d00c      	beq.n	8003a5c <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	f003 0320 	and.w	r3, r3, #32
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d007      	beq.n	8003a5c <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f06f 0220 	mvn.w	r2, #32
 8003a54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	f001 f85c 	bl	8004b14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a5c:	bf00      	nop
 8003a5e:	3710      	adds	r7, #16
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}

08003a64 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b086      	sub	sp, #24
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	60f8      	str	r0, [r7, #12]
 8003a6c:	60b9      	str	r1, [r7, #8]
 8003a6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a70:	2300      	movs	r3, #0
 8003a72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d101      	bne.n	8003a82 <HAL_TIM_IC_ConfigChannel+0x1e>
 8003a7e:	2302      	movs	r3, #2
 8003a80:	e088      	b.n	8003b94 <HAL_TIM_IC_ConfigChannel+0x130>
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2201      	movs	r2, #1
 8003a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d11b      	bne.n	8003ac8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8003aa0:	f000 fdf2 	bl	8004688 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	699a      	ldr	r2, [r3, #24]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f022 020c 	bic.w	r2, r2, #12
 8003ab2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	6999      	ldr	r1, [r3, #24]
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	689a      	ldr	r2, [r3, #8]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	430a      	orrs	r2, r1
 8003ac4:	619a      	str	r2, [r3, #24]
 8003ac6:	e060      	b.n	8003b8a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2b04      	cmp	r3, #4
 8003acc:	d11c      	bne.n	8003b08 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8003ade:	f000 fe70 	bl	80047c2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	699a      	ldr	r2, [r3, #24]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003af0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	6999      	ldr	r1, [r3, #24]
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	021a      	lsls	r2, r3, #8
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	430a      	orrs	r2, r1
 8003b04:	619a      	str	r2, [r3, #24]
 8003b06:	e040      	b.n	8003b8a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2b08      	cmp	r3, #8
 8003b0c:	d11b      	bne.n	8003b46 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8003b1e:	f000 febd 	bl	800489c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	69da      	ldr	r2, [r3, #28]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f022 020c 	bic.w	r2, r2, #12
 8003b30:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	69d9      	ldr	r1, [r3, #28]
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	689a      	ldr	r2, [r3, #8]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	430a      	orrs	r2, r1
 8003b42:	61da      	str	r2, [r3, #28]
 8003b44:	e021      	b.n	8003b8a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2b0c      	cmp	r3, #12
 8003b4a:	d11c      	bne.n	8003b86 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8003b5c:	f000 feda 	bl	8004914 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	69da      	ldr	r2, [r3, #28]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003b6e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	69d9      	ldr	r1, [r3, #28]
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	021a      	lsls	r2, r3, #8
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	430a      	orrs	r2, r1
 8003b82:	61da      	str	r2, [r3, #28]
 8003b84:	e001      	b.n	8003b8a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003b92:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3718      	adds	r7, #24
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b086      	sub	sp, #24
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	60b9      	str	r1, [r7, #8]
 8003ba6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d101      	bne.n	8003bba <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003bb6:	2302      	movs	r3, #2
 8003bb8:	e0ff      	b.n	8003dba <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2b14      	cmp	r3, #20
 8003bc6:	f200 80f0 	bhi.w	8003daa <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003bca:	a201      	add	r2, pc, #4	; (adr r2, 8003bd0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bd0:	08003c25 	.word	0x08003c25
 8003bd4:	08003dab 	.word	0x08003dab
 8003bd8:	08003dab 	.word	0x08003dab
 8003bdc:	08003dab 	.word	0x08003dab
 8003be0:	08003c65 	.word	0x08003c65
 8003be4:	08003dab 	.word	0x08003dab
 8003be8:	08003dab 	.word	0x08003dab
 8003bec:	08003dab 	.word	0x08003dab
 8003bf0:	08003ca7 	.word	0x08003ca7
 8003bf4:	08003dab 	.word	0x08003dab
 8003bf8:	08003dab 	.word	0x08003dab
 8003bfc:	08003dab 	.word	0x08003dab
 8003c00:	08003ce7 	.word	0x08003ce7
 8003c04:	08003dab 	.word	0x08003dab
 8003c08:	08003dab 	.word	0x08003dab
 8003c0c:	08003dab 	.word	0x08003dab
 8003c10:	08003d29 	.word	0x08003d29
 8003c14:	08003dab 	.word	0x08003dab
 8003c18:	08003dab 	.word	0x08003dab
 8003c1c:	08003dab 	.word	0x08003dab
 8003c20:	08003d69 	.word	0x08003d69
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	68b9      	ldr	r1, [r7, #8]
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f000 fa56 	bl	80040dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	699a      	ldr	r2, [r3, #24]
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f042 0208 	orr.w	r2, r2, #8
 8003c3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	699a      	ldr	r2, [r3, #24]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f022 0204 	bic.w	r2, r2, #4
 8003c4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	6999      	ldr	r1, [r3, #24]
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	691a      	ldr	r2, [r3, #16]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	430a      	orrs	r2, r1
 8003c60:	619a      	str	r2, [r3, #24]
      break;
 8003c62:	e0a5      	b.n	8003db0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	68b9      	ldr	r1, [r7, #8]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f000 fac6 	bl	80041fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	699a      	ldr	r2, [r3, #24]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	699a      	ldr	r2, [r3, #24]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	6999      	ldr	r1, [r3, #24]
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	021a      	lsls	r2, r3, #8
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	430a      	orrs	r2, r1
 8003ca2:	619a      	str	r2, [r3, #24]
      break;
 8003ca4:	e084      	b.n	8003db0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	68b9      	ldr	r1, [r7, #8]
 8003cac:	4618      	mov	r0, r3
 8003cae:	f000 fb2f 	bl	8004310 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	69da      	ldr	r2, [r3, #28]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f042 0208 	orr.w	r2, r2, #8
 8003cc0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	69da      	ldr	r2, [r3, #28]
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f022 0204 	bic.w	r2, r2, #4
 8003cd0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	69d9      	ldr	r1, [r3, #28]
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	691a      	ldr	r2, [r3, #16]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	430a      	orrs	r2, r1
 8003ce2:	61da      	str	r2, [r3, #28]
      break;
 8003ce4:	e064      	b.n	8003db0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	68b9      	ldr	r1, [r7, #8]
 8003cec:	4618      	mov	r0, r3
 8003cee:	f000 fb97 	bl	8004420 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	69da      	ldr	r2, [r3, #28]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	69da      	ldr	r2, [r3, #28]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	69d9      	ldr	r1, [r3, #28]
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	691b      	ldr	r3, [r3, #16]
 8003d1c:	021a      	lsls	r2, r3, #8
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	430a      	orrs	r2, r1
 8003d24:	61da      	str	r2, [r3, #28]
      break;
 8003d26:	e043      	b.n	8003db0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	68b9      	ldr	r1, [r7, #8]
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f000 fbe0 	bl	80044f4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f042 0208 	orr.w	r2, r2, #8
 8003d42:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f022 0204 	bic.w	r2, r2, #4
 8003d52:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	691a      	ldr	r2, [r3, #16]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	430a      	orrs	r2, r1
 8003d64:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003d66:	e023      	b.n	8003db0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	68b9      	ldr	r1, [r7, #8]
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f000 fc24 	bl	80045bc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d82:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d92:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	691b      	ldr	r3, [r3, #16]
 8003d9e:	021a      	lsls	r2, r3, #8
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	430a      	orrs	r2, r1
 8003da6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003da8:	e002      	b.n	8003db0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	75fb      	strb	r3, [r7, #23]
      break;
 8003dae:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003db8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3718      	adds	r7, #24
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	bf00      	nop

08003dc4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b084      	sub	sp, #16
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d101      	bne.n	8003de0 <HAL_TIM_ConfigClockSource+0x1c>
 8003ddc:	2302      	movs	r3, #2
 8003dde:	e0b6      	b.n	8003f4e <HAL_TIM_ConfigClockSource+0x18a>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2201      	movs	r2, #1
 8003de4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2202      	movs	r2, #2
 8003dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dfe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003e02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e0a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	68ba      	ldr	r2, [r7, #8]
 8003e12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e1c:	d03e      	beq.n	8003e9c <HAL_TIM_ConfigClockSource+0xd8>
 8003e1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e22:	f200 8087 	bhi.w	8003f34 <HAL_TIM_ConfigClockSource+0x170>
 8003e26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e2a:	f000 8086 	beq.w	8003f3a <HAL_TIM_ConfigClockSource+0x176>
 8003e2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e32:	d87f      	bhi.n	8003f34 <HAL_TIM_ConfigClockSource+0x170>
 8003e34:	2b70      	cmp	r3, #112	; 0x70
 8003e36:	d01a      	beq.n	8003e6e <HAL_TIM_ConfigClockSource+0xaa>
 8003e38:	2b70      	cmp	r3, #112	; 0x70
 8003e3a:	d87b      	bhi.n	8003f34 <HAL_TIM_ConfigClockSource+0x170>
 8003e3c:	2b60      	cmp	r3, #96	; 0x60
 8003e3e:	d050      	beq.n	8003ee2 <HAL_TIM_ConfigClockSource+0x11e>
 8003e40:	2b60      	cmp	r3, #96	; 0x60
 8003e42:	d877      	bhi.n	8003f34 <HAL_TIM_ConfigClockSource+0x170>
 8003e44:	2b50      	cmp	r3, #80	; 0x50
 8003e46:	d03c      	beq.n	8003ec2 <HAL_TIM_ConfigClockSource+0xfe>
 8003e48:	2b50      	cmp	r3, #80	; 0x50
 8003e4a:	d873      	bhi.n	8003f34 <HAL_TIM_ConfigClockSource+0x170>
 8003e4c:	2b40      	cmp	r3, #64	; 0x40
 8003e4e:	d058      	beq.n	8003f02 <HAL_TIM_ConfigClockSource+0x13e>
 8003e50:	2b40      	cmp	r3, #64	; 0x40
 8003e52:	d86f      	bhi.n	8003f34 <HAL_TIM_ConfigClockSource+0x170>
 8003e54:	2b30      	cmp	r3, #48	; 0x30
 8003e56:	d064      	beq.n	8003f22 <HAL_TIM_ConfigClockSource+0x15e>
 8003e58:	2b30      	cmp	r3, #48	; 0x30
 8003e5a:	d86b      	bhi.n	8003f34 <HAL_TIM_ConfigClockSource+0x170>
 8003e5c:	2b20      	cmp	r3, #32
 8003e5e:	d060      	beq.n	8003f22 <HAL_TIM_ConfigClockSource+0x15e>
 8003e60:	2b20      	cmp	r3, #32
 8003e62:	d867      	bhi.n	8003f34 <HAL_TIM_ConfigClockSource+0x170>
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d05c      	beq.n	8003f22 <HAL_TIM_ConfigClockSource+0x15e>
 8003e68:	2b10      	cmp	r3, #16
 8003e6a:	d05a      	beq.n	8003f22 <HAL_TIM_ConfigClockSource+0x15e>
 8003e6c:	e062      	b.n	8003f34 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003e7e:	f000 fda1 	bl	80049c4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003e90:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	68ba      	ldr	r2, [r7, #8]
 8003e98:	609a      	str	r2, [r3, #8]
      break;
 8003e9a:	e04f      	b.n	8003f3c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003eac:	f000 fd8a 	bl	80049c4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	689a      	ldr	r2, [r3, #8]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ebe:	609a      	str	r2, [r3, #8]
      break;
 8003ec0:	e03c      	b.n	8003f3c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ece:	461a      	mov	r2, r3
 8003ed0:	f000 fc48 	bl	8004764 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	2150      	movs	r1, #80	; 0x50
 8003eda:	4618      	mov	r0, r3
 8003edc:	f000 fd57 	bl	800498e <TIM_ITRx_SetConfig>
      break;
 8003ee0:	e02c      	b.n	8003f3c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003eee:	461a      	mov	r2, r3
 8003ef0:	f000 fca4 	bl	800483c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	2160      	movs	r1, #96	; 0x60
 8003efa:	4618      	mov	r0, r3
 8003efc:	f000 fd47 	bl	800498e <TIM_ITRx_SetConfig>
      break;
 8003f00:	e01c      	b.n	8003f3c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f0e:	461a      	mov	r2, r3
 8003f10:	f000 fc28 	bl	8004764 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	2140      	movs	r1, #64	; 0x40
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f000 fd37 	bl	800498e <TIM_ITRx_SetConfig>
      break;
 8003f20:	e00c      	b.n	8003f3c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4619      	mov	r1, r3
 8003f2c:	4610      	mov	r0, r2
 8003f2e:	f000 fd2e 	bl	800498e <TIM_ITRx_SetConfig>
      break;
 8003f32:	e003      	b.n	8003f3c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	73fb      	strb	r3, [r7, #15]
      break;
 8003f38:	e000      	b.n	8003f3c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003f3a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2200      	movs	r2, #0
 8003f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3710      	adds	r7, #16
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}

08003f56 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003f56:	b480      	push	{r7}
 8003f58:	b083      	sub	sp, #12
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003f5e:	bf00      	nop
 8003f60:	370c      	adds	r7, #12
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr

08003f6a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003f6a:	b480      	push	{r7}
 8003f6c:	b083      	sub	sp, #12
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003f72:	bf00      	nop
 8003f74:	370c      	adds	r7, #12
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr

08003f7e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003f7e:	b480      	push	{r7}
 8003f80:	b083      	sub	sp, #12
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003f86:	bf00      	nop
 8003f88:	370c      	adds	r7, #12
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f90:	4770      	bx	lr

08003f92 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f92:	b480      	push	{r7}
 8003f94:	b083      	sub	sp, #12
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f9a:	bf00      	nop
 8003f9c:	370c      	adds	r7, #12
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa4:	4770      	bx	lr
	...

08003fa8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b085      	sub	sp, #20
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	4a40      	ldr	r2, [pc, #256]	; (80040bc <TIM_Base_SetConfig+0x114>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d013      	beq.n	8003fe8 <TIM_Base_SetConfig+0x40>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fc6:	d00f      	beq.n	8003fe8 <TIM_Base_SetConfig+0x40>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	4a3d      	ldr	r2, [pc, #244]	; (80040c0 <TIM_Base_SetConfig+0x118>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d00b      	beq.n	8003fe8 <TIM_Base_SetConfig+0x40>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	4a3c      	ldr	r2, [pc, #240]	; (80040c4 <TIM_Base_SetConfig+0x11c>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d007      	beq.n	8003fe8 <TIM_Base_SetConfig+0x40>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	4a3b      	ldr	r2, [pc, #236]	; (80040c8 <TIM_Base_SetConfig+0x120>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d003      	beq.n	8003fe8 <TIM_Base_SetConfig+0x40>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	4a3a      	ldr	r2, [pc, #232]	; (80040cc <TIM_Base_SetConfig+0x124>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d108      	bne.n	8003ffa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	68fa      	ldr	r2, [r7, #12]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4a2f      	ldr	r2, [pc, #188]	; (80040bc <TIM_Base_SetConfig+0x114>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d01f      	beq.n	8004042 <TIM_Base_SetConfig+0x9a>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004008:	d01b      	beq.n	8004042 <TIM_Base_SetConfig+0x9a>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	4a2c      	ldr	r2, [pc, #176]	; (80040c0 <TIM_Base_SetConfig+0x118>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d017      	beq.n	8004042 <TIM_Base_SetConfig+0x9a>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4a2b      	ldr	r2, [pc, #172]	; (80040c4 <TIM_Base_SetConfig+0x11c>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d013      	beq.n	8004042 <TIM_Base_SetConfig+0x9a>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4a2a      	ldr	r2, [pc, #168]	; (80040c8 <TIM_Base_SetConfig+0x120>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d00f      	beq.n	8004042 <TIM_Base_SetConfig+0x9a>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	4a29      	ldr	r2, [pc, #164]	; (80040cc <TIM_Base_SetConfig+0x124>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d00b      	beq.n	8004042 <TIM_Base_SetConfig+0x9a>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4a28      	ldr	r2, [pc, #160]	; (80040d0 <TIM_Base_SetConfig+0x128>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d007      	beq.n	8004042 <TIM_Base_SetConfig+0x9a>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	4a27      	ldr	r2, [pc, #156]	; (80040d4 <TIM_Base_SetConfig+0x12c>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d003      	beq.n	8004042 <TIM_Base_SetConfig+0x9a>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	4a26      	ldr	r2, [pc, #152]	; (80040d8 <TIM_Base_SetConfig+0x130>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d108      	bne.n	8004054 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004048:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	68fa      	ldr	r2, [r7, #12]
 8004050:	4313      	orrs	r3, r2
 8004052:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	695b      	ldr	r3, [r3, #20]
 800405e:	4313      	orrs	r3, r2
 8004060:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	68fa      	ldr	r2, [r7, #12]
 8004066:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	689a      	ldr	r2, [r3, #8]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	4a10      	ldr	r2, [pc, #64]	; (80040bc <TIM_Base_SetConfig+0x114>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d00f      	beq.n	80040a0 <TIM_Base_SetConfig+0xf8>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	4a12      	ldr	r2, [pc, #72]	; (80040cc <TIM_Base_SetConfig+0x124>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d00b      	beq.n	80040a0 <TIM_Base_SetConfig+0xf8>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	4a11      	ldr	r2, [pc, #68]	; (80040d0 <TIM_Base_SetConfig+0x128>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d007      	beq.n	80040a0 <TIM_Base_SetConfig+0xf8>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	4a10      	ldr	r2, [pc, #64]	; (80040d4 <TIM_Base_SetConfig+0x12c>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d003      	beq.n	80040a0 <TIM_Base_SetConfig+0xf8>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	4a0f      	ldr	r2, [pc, #60]	; (80040d8 <TIM_Base_SetConfig+0x130>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d103      	bne.n	80040a8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	691a      	ldr	r2, [r3, #16]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	615a      	str	r2, [r3, #20]
}
 80040ae:	bf00      	nop
 80040b0:	3714      	adds	r7, #20
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr
 80040ba:	bf00      	nop
 80040bc:	40012c00 	.word	0x40012c00
 80040c0:	40000400 	.word	0x40000400
 80040c4:	40000800 	.word	0x40000800
 80040c8:	40000c00 	.word	0x40000c00
 80040cc:	40013400 	.word	0x40013400
 80040d0:	40014000 	.word	0x40014000
 80040d4:	40014400 	.word	0x40014400
 80040d8:	40014800 	.word	0x40014800

080040dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040dc:	b480      	push	{r7}
 80040de:	b087      	sub	sp, #28
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
 80040e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6a1b      	ldr	r3, [r3, #32]
 80040ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a1b      	ldr	r3, [r3, #32]
 80040f0:	f023 0201 	bic.w	r2, r3, #1
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	699b      	ldr	r3, [r3, #24]
 8004102:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800410a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800410e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f023 0303 	bic.w	r3, r3, #3
 8004116:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	68fa      	ldr	r2, [r7, #12]
 800411e:	4313      	orrs	r3, r2
 8004120:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	f023 0302 	bic.w	r3, r3, #2
 8004128:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	697a      	ldr	r2, [r7, #20]
 8004130:	4313      	orrs	r3, r2
 8004132:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	4a2c      	ldr	r2, [pc, #176]	; (80041e8 <TIM_OC1_SetConfig+0x10c>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d00f      	beq.n	800415c <TIM_OC1_SetConfig+0x80>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	4a2b      	ldr	r2, [pc, #172]	; (80041ec <TIM_OC1_SetConfig+0x110>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d00b      	beq.n	800415c <TIM_OC1_SetConfig+0x80>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	4a2a      	ldr	r2, [pc, #168]	; (80041f0 <TIM_OC1_SetConfig+0x114>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d007      	beq.n	800415c <TIM_OC1_SetConfig+0x80>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	4a29      	ldr	r2, [pc, #164]	; (80041f4 <TIM_OC1_SetConfig+0x118>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d003      	beq.n	800415c <TIM_OC1_SetConfig+0x80>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	4a28      	ldr	r2, [pc, #160]	; (80041f8 <TIM_OC1_SetConfig+0x11c>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d10c      	bne.n	8004176 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	f023 0308 	bic.w	r3, r3, #8
 8004162:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	68db      	ldr	r3, [r3, #12]
 8004168:	697a      	ldr	r2, [r7, #20]
 800416a:	4313      	orrs	r3, r2
 800416c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	f023 0304 	bic.w	r3, r3, #4
 8004174:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	4a1b      	ldr	r2, [pc, #108]	; (80041e8 <TIM_OC1_SetConfig+0x10c>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d00f      	beq.n	800419e <TIM_OC1_SetConfig+0xc2>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a1a      	ldr	r2, [pc, #104]	; (80041ec <TIM_OC1_SetConfig+0x110>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d00b      	beq.n	800419e <TIM_OC1_SetConfig+0xc2>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a19      	ldr	r2, [pc, #100]	; (80041f0 <TIM_OC1_SetConfig+0x114>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d007      	beq.n	800419e <TIM_OC1_SetConfig+0xc2>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	4a18      	ldr	r2, [pc, #96]	; (80041f4 <TIM_OC1_SetConfig+0x118>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d003      	beq.n	800419e <TIM_OC1_SetConfig+0xc2>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a17      	ldr	r2, [pc, #92]	; (80041f8 <TIM_OC1_SetConfig+0x11c>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d111      	bne.n	80041c2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80041a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80041ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	695b      	ldr	r3, [r3, #20]
 80041b2:	693a      	ldr	r2, [r7, #16]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	699b      	ldr	r3, [r3, #24]
 80041bc:	693a      	ldr	r2, [r7, #16]
 80041be:	4313      	orrs	r3, r2
 80041c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	693a      	ldr	r2, [r7, #16]
 80041c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	68fa      	ldr	r2, [r7, #12]
 80041cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	685a      	ldr	r2, [r3, #4]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	697a      	ldr	r2, [r7, #20]
 80041da:	621a      	str	r2, [r3, #32]
}
 80041dc:	bf00      	nop
 80041de:	371c      	adds	r7, #28
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr
 80041e8:	40012c00 	.word	0x40012c00
 80041ec:	40013400 	.word	0x40013400
 80041f0:	40014000 	.word	0x40014000
 80041f4:	40014400 	.word	0x40014400
 80041f8:	40014800 	.word	0x40014800

080041fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b087      	sub	sp, #28
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a1b      	ldr	r3, [r3, #32]
 800420a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6a1b      	ldr	r3, [r3, #32]
 8004210:	f023 0210 	bic.w	r2, r3, #16
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	699b      	ldr	r3, [r3, #24]
 8004222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800422a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800422e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004236:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	021b      	lsls	r3, r3, #8
 800423e:	68fa      	ldr	r2, [r7, #12]
 8004240:	4313      	orrs	r3, r2
 8004242:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	f023 0320 	bic.w	r3, r3, #32
 800424a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	011b      	lsls	r3, r3, #4
 8004252:	697a      	ldr	r2, [r7, #20]
 8004254:	4313      	orrs	r3, r2
 8004256:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	4a28      	ldr	r2, [pc, #160]	; (80042fc <TIM_OC2_SetConfig+0x100>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d003      	beq.n	8004268 <TIM_OC2_SetConfig+0x6c>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	4a27      	ldr	r2, [pc, #156]	; (8004300 <TIM_OC2_SetConfig+0x104>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d10d      	bne.n	8004284 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800426e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	011b      	lsls	r3, r3, #4
 8004276:	697a      	ldr	r2, [r7, #20]
 8004278:	4313      	orrs	r3, r2
 800427a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004282:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	4a1d      	ldr	r2, [pc, #116]	; (80042fc <TIM_OC2_SetConfig+0x100>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d00f      	beq.n	80042ac <TIM_OC2_SetConfig+0xb0>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	4a1c      	ldr	r2, [pc, #112]	; (8004300 <TIM_OC2_SetConfig+0x104>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d00b      	beq.n	80042ac <TIM_OC2_SetConfig+0xb0>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	4a1b      	ldr	r2, [pc, #108]	; (8004304 <TIM_OC2_SetConfig+0x108>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d007      	beq.n	80042ac <TIM_OC2_SetConfig+0xb0>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	4a1a      	ldr	r2, [pc, #104]	; (8004308 <TIM_OC2_SetConfig+0x10c>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d003      	beq.n	80042ac <TIM_OC2_SetConfig+0xb0>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	4a19      	ldr	r2, [pc, #100]	; (800430c <TIM_OC2_SetConfig+0x110>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d113      	bne.n	80042d4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80042b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80042ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	695b      	ldr	r3, [r3, #20]
 80042c0:	009b      	lsls	r3, r3, #2
 80042c2:	693a      	ldr	r2, [r7, #16]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	699b      	ldr	r3, [r3, #24]
 80042cc:	009b      	lsls	r3, r3, #2
 80042ce:	693a      	ldr	r2, [r7, #16]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	693a      	ldr	r2, [r7, #16]
 80042d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	68fa      	ldr	r2, [r7, #12]
 80042de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	685a      	ldr	r2, [r3, #4]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	697a      	ldr	r2, [r7, #20]
 80042ec:	621a      	str	r2, [r3, #32]
}
 80042ee:	bf00      	nop
 80042f0:	371c      	adds	r7, #28
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr
 80042fa:	bf00      	nop
 80042fc:	40012c00 	.word	0x40012c00
 8004300:	40013400 	.word	0x40013400
 8004304:	40014000 	.word	0x40014000
 8004308:	40014400 	.word	0x40014400
 800430c:	40014800 	.word	0x40014800

08004310 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004310:	b480      	push	{r7}
 8004312:	b087      	sub	sp, #28
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6a1b      	ldr	r3, [r3, #32]
 800431e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6a1b      	ldr	r3, [r3, #32]
 8004324:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	69db      	ldr	r3, [r3, #28]
 8004336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800433e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004342:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	f023 0303 	bic.w	r3, r3, #3
 800434a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	68fa      	ldr	r2, [r7, #12]
 8004352:	4313      	orrs	r3, r2
 8004354:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800435c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	689b      	ldr	r3, [r3, #8]
 8004362:	021b      	lsls	r3, r3, #8
 8004364:	697a      	ldr	r2, [r7, #20]
 8004366:	4313      	orrs	r3, r2
 8004368:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	4a27      	ldr	r2, [pc, #156]	; (800440c <TIM_OC3_SetConfig+0xfc>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d003      	beq.n	800437a <TIM_OC3_SetConfig+0x6a>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	4a26      	ldr	r2, [pc, #152]	; (8004410 <TIM_OC3_SetConfig+0x100>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d10d      	bne.n	8004396 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004380:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	021b      	lsls	r3, r3, #8
 8004388:	697a      	ldr	r2, [r7, #20]
 800438a:	4313      	orrs	r3, r2
 800438c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004394:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	4a1c      	ldr	r2, [pc, #112]	; (800440c <TIM_OC3_SetConfig+0xfc>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d00f      	beq.n	80043be <TIM_OC3_SetConfig+0xae>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4a1b      	ldr	r2, [pc, #108]	; (8004410 <TIM_OC3_SetConfig+0x100>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d00b      	beq.n	80043be <TIM_OC3_SetConfig+0xae>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	4a1a      	ldr	r2, [pc, #104]	; (8004414 <TIM_OC3_SetConfig+0x104>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d007      	beq.n	80043be <TIM_OC3_SetConfig+0xae>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	4a19      	ldr	r2, [pc, #100]	; (8004418 <TIM_OC3_SetConfig+0x108>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d003      	beq.n	80043be <TIM_OC3_SetConfig+0xae>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	4a18      	ldr	r2, [pc, #96]	; (800441c <TIM_OC3_SetConfig+0x10c>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d113      	bne.n	80043e6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80043c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80043cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	695b      	ldr	r3, [r3, #20]
 80043d2:	011b      	lsls	r3, r3, #4
 80043d4:	693a      	ldr	r2, [r7, #16]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	699b      	ldr	r3, [r3, #24]
 80043de:	011b      	lsls	r3, r3, #4
 80043e0:	693a      	ldr	r2, [r7, #16]
 80043e2:	4313      	orrs	r3, r2
 80043e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	693a      	ldr	r2, [r7, #16]
 80043ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	68fa      	ldr	r2, [r7, #12]
 80043f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	685a      	ldr	r2, [r3, #4]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	697a      	ldr	r2, [r7, #20]
 80043fe:	621a      	str	r2, [r3, #32]
}
 8004400:	bf00      	nop
 8004402:	371c      	adds	r7, #28
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr
 800440c:	40012c00 	.word	0x40012c00
 8004410:	40013400 	.word	0x40013400
 8004414:	40014000 	.word	0x40014000
 8004418:	40014400 	.word	0x40014400
 800441c:	40014800 	.word	0x40014800

08004420 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004420:	b480      	push	{r7}
 8004422:	b087      	sub	sp, #28
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
 8004428:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6a1b      	ldr	r3, [r3, #32]
 800442e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6a1b      	ldr	r3, [r3, #32]
 8004434:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	69db      	ldr	r3, [r3, #28]
 8004446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800444e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004452:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800445a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	021b      	lsls	r3, r3, #8
 8004462:	68fa      	ldr	r2, [r7, #12]
 8004464:	4313      	orrs	r3, r2
 8004466:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800446e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	031b      	lsls	r3, r3, #12
 8004476:	693a      	ldr	r2, [r7, #16]
 8004478:	4313      	orrs	r3, r2
 800447a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	4a18      	ldr	r2, [pc, #96]	; (80044e0 <TIM_OC4_SetConfig+0xc0>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d00f      	beq.n	80044a4 <TIM_OC4_SetConfig+0x84>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	4a17      	ldr	r2, [pc, #92]	; (80044e4 <TIM_OC4_SetConfig+0xc4>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d00b      	beq.n	80044a4 <TIM_OC4_SetConfig+0x84>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	4a16      	ldr	r2, [pc, #88]	; (80044e8 <TIM_OC4_SetConfig+0xc8>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d007      	beq.n	80044a4 <TIM_OC4_SetConfig+0x84>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	4a15      	ldr	r2, [pc, #84]	; (80044ec <TIM_OC4_SetConfig+0xcc>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d003      	beq.n	80044a4 <TIM_OC4_SetConfig+0x84>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	4a14      	ldr	r2, [pc, #80]	; (80044f0 <TIM_OC4_SetConfig+0xd0>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d109      	bne.n	80044b8 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80044aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	695b      	ldr	r3, [r3, #20]
 80044b0:	019b      	lsls	r3, r3, #6
 80044b2:	697a      	ldr	r2, [r7, #20]
 80044b4:	4313      	orrs	r3, r2
 80044b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	697a      	ldr	r2, [r7, #20]
 80044bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	68fa      	ldr	r2, [r7, #12]
 80044c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	685a      	ldr	r2, [r3, #4]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	693a      	ldr	r2, [r7, #16]
 80044d0:	621a      	str	r2, [r3, #32]
}
 80044d2:	bf00      	nop
 80044d4:	371c      	adds	r7, #28
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr
 80044de:	bf00      	nop
 80044e0:	40012c00 	.word	0x40012c00
 80044e4:	40013400 	.word	0x40013400
 80044e8:	40014000 	.word	0x40014000
 80044ec:	40014400 	.word	0x40014400
 80044f0:	40014800 	.word	0x40014800

080044f4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b087      	sub	sp, #28
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6a1b      	ldr	r3, [r3, #32]
 8004502:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6a1b      	ldr	r3, [r3, #32]
 8004508:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800451a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004522:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004526:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	68fa      	ldr	r2, [r7, #12]
 800452e:	4313      	orrs	r3, r2
 8004530:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004538:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	041b      	lsls	r3, r3, #16
 8004540:	693a      	ldr	r2, [r7, #16]
 8004542:	4313      	orrs	r3, r2
 8004544:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4a17      	ldr	r2, [pc, #92]	; (80045a8 <TIM_OC5_SetConfig+0xb4>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d00f      	beq.n	800456e <TIM_OC5_SetConfig+0x7a>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4a16      	ldr	r2, [pc, #88]	; (80045ac <TIM_OC5_SetConfig+0xb8>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d00b      	beq.n	800456e <TIM_OC5_SetConfig+0x7a>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a15      	ldr	r2, [pc, #84]	; (80045b0 <TIM_OC5_SetConfig+0xbc>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d007      	beq.n	800456e <TIM_OC5_SetConfig+0x7a>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	4a14      	ldr	r2, [pc, #80]	; (80045b4 <TIM_OC5_SetConfig+0xc0>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d003      	beq.n	800456e <TIM_OC5_SetConfig+0x7a>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	4a13      	ldr	r2, [pc, #76]	; (80045b8 <TIM_OC5_SetConfig+0xc4>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d109      	bne.n	8004582 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004574:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	695b      	ldr	r3, [r3, #20]
 800457a:	021b      	lsls	r3, r3, #8
 800457c:	697a      	ldr	r2, [r7, #20]
 800457e:	4313      	orrs	r3, r2
 8004580:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	697a      	ldr	r2, [r7, #20]
 8004586:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	68fa      	ldr	r2, [r7, #12]
 800458c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	685a      	ldr	r2, [r3, #4]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	693a      	ldr	r2, [r7, #16]
 800459a:	621a      	str	r2, [r3, #32]
}
 800459c:	bf00      	nop
 800459e:	371c      	adds	r7, #28
 80045a0:	46bd      	mov	sp, r7
 80045a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a6:	4770      	bx	lr
 80045a8:	40012c00 	.word	0x40012c00
 80045ac:	40013400 	.word	0x40013400
 80045b0:	40014000 	.word	0x40014000
 80045b4:	40014400 	.word	0x40014400
 80045b8:	40014800 	.word	0x40014800

080045bc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80045bc:	b480      	push	{r7}
 80045be:	b087      	sub	sp, #28
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6a1b      	ldr	r3, [r3, #32]
 80045ca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6a1b      	ldr	r3, [r3, #32]
 80045d0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80045ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	021b      	lsls	r3, r3, #8
 80045f6:	68fa      	ldr	r2, [r7, #12]
 80045f8:	4313      	orrs	r3, r2
 80045fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004602:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	051b      	lsls	r3, r3, #20
 800460a:	693a      	ldr	r2, [r7, #16]
 800460c:	4313      	orrs	r3, r2
 800460e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	4a18      	ldr	r2, [pc, #96]	; (8004674 <TIM_OC6_SetConfig+0xb8>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d00f      	beq.n	8004638 <TIM_OC6_SetConfig+0x7c>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	4a17      	ldr	r2, [pc, #92]	; (8004678 <TIM_OC6_SetConfig+0xbc>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d00b      	beq.n	8004638 <TIM_OC6_SetConfig+0x7c>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	4a16      	ldr	r2, [pc, #88]	; (800467c <TIM_OC6_SetConfig+0xc0>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d007      	beq.n	8004638 <TIM_OC6_SetConfig+0x7c>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	4a15      	ldr	r2, [pc, #84]	; (8004680 <TIM_OC6_SetConfig+0xc4>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d003      	beq.n	8004638 <TIM_OC6_SetConfig+0x7c>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	4a14      	ldr	r2, [pc, #80]	; (8004684 <TIM_OC6_SetConfig+0xc8>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d109      	bne.n	800464c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800463e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	695b      	ldr	r3, [r3, #20]
 8004644:	029b      	lsls	r3, r3, #10
 8004646:	697a      	ldr	r2, [r7, #20]
 8004648:	4313      	orrs	r3, r2
 800464a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	697a      	ldr	r2, [r7, #20]
 8004650:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	68fa      	ldr	r2, [r7, #12]
 8004656:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	685a      	ldr	r2, [r3, #4]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	693a      	ldr	r2, [r7, #16]
 8004664:	621a      	str	r2, [r3, #32]
}
 8004666:	bf00      	nop
 8004668:	371c      	adds	r7, #28
 800466a:	46bd      	mov	sp, r7
 800466c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004670:	4770      	bx	lr
 8004672:	bf00      	nop
 8004674:	40012c00 	.word	0x40012c00
 8004678:	40013400 	.word	0x40013400
 800467c:	40014000 	.word	0x40014000
 8004680:	40014400 	.word	0x40014400
 8004684:	40014800 	.word	0x40014800

08004688 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004688:	b480      	push	{r7}
 800468a:	b087      	sub	sp, #28
 800468c:	af00      	add	r7, sp, #0
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	607a      	str	r2, [r7, #4]
 8004694:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6a1b      	ldr	r3, [r3, #32]
 800469a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	6a1b      	ldr	r3, [r3, #32]
 80046a0:	f023 0201 	bic.w	r2, r3, #1
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	699b      	ldr	r3, [r3, #24]
 80046ac:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	4a26      	ldr	r2, [pc, #152]	; (800474c <TIM_TI1_SetConfig+0xc4>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d017      	beq.n	80046e6 <TIM_TI1_SetConfig+0x5e>
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046bc:	d013      	beq.n	80046e6 <TIM_TI1_SetConfig+0x5e>
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	4a23      	ldr	r2, [pc, #140]	; (8004750 <TIM_TI1_SetConfig+0xc8>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d00f      	beq.n	80046e6 <TIM_TI1_SetConfig+0x5e>
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	4a22      	ldr	r2, [pc, #136]	; (8004754 <TIM_TI1_SetConfig+0xcc>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d00b      	beq.n	80046e6 <TIM_TI1_SetConfig+0x5e>
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	4a21      	ldr	r2, [pc, #132]	; (8004758 <TIM_TI1_SetConfig+0xd0>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d007      	beq.n	80046e6 <TIM_TI1_SetConfig+0x5e>
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	4a20      	ldr	r2, [pc, #128]	; (800475c <TIM_TI1_SetConfig+0xd4>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d003      	beq.n	80046e6 <TIM_TI1_SetConfig+0x5e>
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	4a1f      	ldr	r2, [pc, #124]	; (8004760 <TIM_TI1_SetConfig+0xd8>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d101      	bne.n	80046ea <TIM_TI1_SetConfig+0x62>
 80046e6:	2301      	movs	r3, #1
 80046e8:	e000      	b.n	80046ec <TIM_TI1_SetConfig+0x64>
 80046ea:	2300      	movs	r3, #0
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d008      	beq.n	8004702 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	f023 0303 	bic.w	r3, r3, #3
 80046f6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80046f8:	697a      	ldr	r2, [r7, #20]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4313      	orrs	r3, r2
 80046fe:	617b      	str	r3, [r7, #20]
 8004700:	e003      	b.n	800470a <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	f043 0301 	orr.w	r3, r3, #1
 8004708:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004710:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	011b      	lsls	r3, r3, #4
 8004716:	b2db      	uxtb	r3, r3
 8004718:	697a      	ldr	r2, [r7, #20]
 800471a:	4313      	orrs	r3, r2
 800471c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	f023 030a 	bic.w	r3, r3, #10
 8004724:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	f003 030a 	and.w	r3, r3, #10
 800472c:	693a      	ldr	r2, [r7, #16]
 800472e:	4313      	orrs	r3, r2
 8004730:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	697a      	ldr	r2, [r7, #20]
 8004736:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	693a      	ldr	r2, [r7, #16]
 800473c:	621a      	str	r2, [r3, #32]
}
 800473e:	bf00      	nop
 8004740:	371c      	adds	r7, #28
 8004742:	46bd      	mov	sp, r7
 8004744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004748:	4770      	bx	lr
 800474a:	bf00      	nop
 800474c:	40012c00 	.word	0x40012c00
 8004750:	40000400 	.word	0x40000400
 8004754:	40000800 	.word	0x40000800
 8004758:	40000c00 	.word	0x40000c00
 800475c:	40013400 	.word	0x40013400
 8004760:	40014000 	.word	0x40014000

08004764 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004764:	b480      	push	{r7}
 8004766:	b087      	sub	sp, #28
 8004768:	af00      	add	r7, sp, #0
 800476a:	60f8      	str	r0, [r7, #12]
 800476c:	60b9      	str	r1, [r7, #8]
 800476e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6a1b      	ldr	r3, [r3, #32]
 8004774:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	6a1b      	ldr	r3, [r3, #32]
 800477a:	f023 0201 	bic.w	r2, r3, #1
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	699b      	ldr	r3, [r3, #24]
 8004786:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800478e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	011b      	lsls	r3, r3, #4
 8004794:	693a      	ldr	r2, [r7, #16]
 8004796:	4313      	orrs	r3, r2
 8004798:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	f023 030a 	bic.w	r3, r3, #10
 80047a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80047a2:	697a      	ldr	r2, [r7, #20]
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	693a      	ldr	r2, [r7, #16]
 80047ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	697a      	ldr	r2, [r7, #20]
 80047b4:	621a      	str	r2, [r3, #32]
}
 80047b6:	bf00      	nop
 80047b8:	371c      	adds	r7, #28
 80047ba:	46bd      	mov	sp, r7
 80047bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c0:	4770      	bx	lr

080047c2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80047c2:	b480      	push	{r7}
 80047c4:	b087      	sub	sp, #28
 80047c6:	af00      	add	r7, sp, #0
 80047c8:	60f8      	str	r0, [r7, #12]
 80047ca:	60b9      	str	r1, [r7, #8]
 80047cc:	607a      	str	r2, [r7, #4]
 80047ce:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	6a1b      	ldr	r3, [r3, #32]
 80047d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	6a1b      	ldr	r3, [r3, #32]
 80047da:	f023 0210 	bic.w	r2, r3, #16
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	699b      	ldr	r3, [r3, #24]
 80047e6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	021b      	lsls	r3, r3, #8
 80047f4:	693a      	ldr	r2, [r7, #16]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004800:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	031b      	lsls	r3, r3, #12
 8004806:	b29b      	uxth	r3, r3
 8004808:	693a      	ldr	r2, [r7, #16]
 800480a:	4313      	orrs	r3, r2
 800480c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004814:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	011b      	lsls	r3, r3, #4
 800481a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800481e:	697a      	ldr	r2, [r7, #20]
 8004820:	4313      	orrs	r3, r2
 8004822:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	693a      	ldr	r2, [r7, #16]
 8004828:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	697a      	ldr	r2, [r7, #20]
 800482e:	621a      	str	r2, [r3, #32]
}
 8004830:	bf00      	nop
 8004832:	371c      	adds	r7, #28
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800483c:	b480      	push	{r7}
 800483e:	b087      	sub	sp, #28
 8004840:	af00      	add	r7, sp, #0
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6a1b      	ldr	r3, [r3, #32]
 800484c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	6a1b      	ldr	r3, [r3, #32]
 8004852:	f023 0210 	bic.w	r2, r3, #16
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	699b      	ldr	r3, [r3, #24]
 800485e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004866:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	031b      	lsls	r3, r3, #12
 800486c:	693a      	ldr	r2, [r7, #16]
 800486e:	4313      	orrs	r3, r2
 8004870:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004878:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	011b      	lsls	r3, r3, #4
 800487e:	697a      	ldr	r2, [r7, #20]
 8004880:	4313      	orrs	r3, r2
 8004882:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	693a      	ldr	r2, [r7, #16]
 8004888:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	697a      	ldr	r2, [r7, #20]
 800488e:	621a      	str	r2, [r3, #32]
}
 8004890:	bf00      	nop
 8004892:	371c      	adds	r7, #28
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr

0800489c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800489c:	b480      	push	{r7}
 800489e:	b087      	sub	sp, #28
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	607a      	str	r2, [r7, #4]
 80048a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	6a1b      	ldr	r3, [r3, #32]
 80048ae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	6a1b      	ldr	r3, [r3, #32]
 80048b4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	69db      	ldr	r3, [r3, #28]
 80048c0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	f023 0303 	bic.w	r3, r3, #3
 80048c8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80048ca:	693a      	ldr	r2, [r7, #16]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80048d8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	011b      	lsls	r3, r3, #4
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	693a      	ldr	r2, [r7, #16]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80048ec:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	021b      	lsls	r3, r3, #8
 80048f2:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80048f6:	697a      	ldr	r2, [r7, #20]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	693a      	ldr	r2, [r7, #16]
 8004900:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	697a      	ldr	r2, [r7, #20]
 8004906:	621a      	str	r2, [r3, #32]
}
 8004908:	bf00      	nop
 800490a:	371c      	adds	r7, #28
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004914:	b480      	push	{r7}
 8004916:	b087      	sub	sp, #28
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]
 8004920:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6a1b      	ldr	r3, [r3, #32]
 8004926:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6a1b      	ldr	r3, [r3, #32]
 800492c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	69db      	ldr	r3, [r3, #28]
 8004938:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004940:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	021b      	lsls	r3, r3, #8
 8004946:	693a      	ldr	r2, [r7, #16]
 8004948:	4313      	orrs	r3, r2
 800494a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004952:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	031b      	lsls	r3, r3, #12
 8004958:	b29b      	uxth	r3, r3
 800495a:	693a      	ldr	r2, [r7, #16]
 800495c:	4313      	orrs	r3, r2
 800495e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004966:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	031b      	lsls	r3, r3, #12
 800496c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8004970:	697a      	ldr	r2, [r7, #20]
 8004972:	4313      	orrs	r3, r2
 8004974:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	693a      	ldr	r2, [r7, #16]
 800497a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	697a      	ldr	r2, [r7, #20]
 8004980:	621a      	str	r2, [r3, #32]
}
 8004982:	bf00      	nop
 8004984:	371c      	adds	r7, #28
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr

0800498e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800498e:	b480      	push	{r7}
 8004990:	b085      	sub	sp, #20
 8004992:	af00      	add	r7, sp, #0
 8004994:	6078      	str	r0, [r7, #4]
 8004996:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80049a6:	683a      	ldr	r2, [r7, #0]
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	f043 0307 	orr.w	r3, r3, #7
 80049b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	68fa      	ldr	r2, [r7, #12]
 80049b6:	609a      	str	r2, [r3, #8]
}
 80049b8:	bf00      	nop
 80049ba:	3714      	adds	r7, #20
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr

080049c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b087      	sub	sp, #28
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	60f8      	str	r0, [r7, #12]
 80049cc:	60b9      	str	r1, [r7, #8]
 80049ce:	607a      	str	r2, [r7, #4]
 80049d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80049de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	021a      	lsls	r2, r3, #8
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	431a      	orrs	r2, r3
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	4313      	orrs	r3, r2
 80049ec:	697a      	ldr	r2, [r7, #20]
 80049ee:	4313      	orrs	r3, r2
 80049f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	697a      	ldr	r2, [r7, #20]
 80049f6:	609a      	str	r2, [r3, #8]
}
 80049f8:	bf00      	nop
 80049fa:	371c      	adds	r7, #28
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr

08004a04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d101      	bne.n	8004a1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a18:	2302      	movs	r3, #2
 8004a1a:	e068      	b.n	8004aee <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2202      	movs	r2, #2
 8004a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a2e      	ldr	r2, [pc, #184]	; (8004afc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d004      	beq.n	8004a50 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a2d      	ldr	r2, [pc, #180]	; (8004b00 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d108      	bne.n	8004a62 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004a56:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	68fa      	ldr	r2, [r7, #12]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a68:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	68fa      	ldr	r2, [r7, #12]
 8004a70:	4313      	orrs	r3, r2
 8004a72:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	68fa      	ldr	r2, [r7, #12]
 8004a7a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a1e      	ldr	r2, [pc, #120]	; (8004afc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d01d      	beq.n	8004ac2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a8e:	d018      	beq.n	8004ac2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a1b      	ldr	r2, [pc, #108]	; (8004b04 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d013      	beq.n	8004ac2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a1a      	ldr	r2, [pc, #104]	; (8004b08 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d00e      	beq.n	8004ac2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a18      	ldr	r2, [pc, #96]	; (8004b0c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d009      	beq.n	8004ac2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a13      	ldr	r2, [pc, #76]	; (8004b00 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d004      	beq.n	8004ac2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a14      	ldr	r2, [pc, #80]	; (8004b10 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d10c      	bne.n	8004adc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ac8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	68ba      	ldr	r2, [r7, #8]
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68ba      	ldr	r2, [r7, #8]
 8004ada:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004aec:	2300      	movs	r3, #0
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3714      	adds	r7, #20
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr
 8004afa:	bf00      	nop
 8004afc:	40012c00 	.word	0x40012c00
 8004b00:	40013400 	.word	0x40013400
 8004b04:	40000400 	.word	0x40000400
 8004b08:	40000800 	.word	0x40000800
 8004b0c:	40000c00 	.word	0x40000c00
 8004b10:	40014000 	.word	0x40014000

08004b14 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b1c:	bf00      	nop
 8004b1e:	370c      	adds	r7, #12
 8004b20:	46bd      	mov	sp, r7
 8004b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b26:	4770      	bx	lr

08004b28 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b083      	sub	sp, #12
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b30:	bf00      	nop
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004b44:	bf00      	nop
 8004b46:	370c      	adds	r7, #12
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b082      	sub	sp, #8
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d101      	bne.n	8004b62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e040      	b.n	8004be4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d106      	bne.n	8004b78 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f7fc fe36 	bl	80017e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2224      	movs	r2, #36	; 0x24
 8004b7c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f022 0201 	bic.w	r2, r2, #1
 8004b8c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d002      	beq.n	8004b9c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f000 fc34 	bl	8005404 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f000 f979 	bl	8004e94 <UART_SetConfig>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d101      	bne.n	8004bac <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	e01b      	b.n	8004be4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	685a      	ldr	r2, [r3, #4]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004bba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	689a      	ldr	r2, [r3, #8]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004bca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f042 0201 	orr.w	r2, r2, #1
 8004bda:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 fcb3 	bl	8005548 <UART_CheckIdleState>
 8004be2:	4603      	mov	r3, r0
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3708      	adds	r7, #8
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}

08004bec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b08a      	sub	sp, #40	; 0x28
 8004bf0:	af02      	add	r7, sp, #8
 8004bf2:	60f8      	str	r0, [r7, #12]
 8004bf4:	60b9      	str	r1, [r7, #8]
 8004bf6:	603b      	str	r3, [r7, #0]
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c00:	2b20      	cmp	r3, #32
 8004c02:	d178      	bne.n	8004cf6 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d002      	beq.n	8004c10 <HAL_UART_Transmit+0x24>
 8004c0a:	88fb      	ldrh	r3, [r7, #6]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d101      	bne.n	8004c14 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
 8004c12:	e071      	b.n	8004cf8 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2200      	movs	r2, #0
 8004c18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2221      	movs	r2, #33	; 0x21
 8004c20:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c22:	f7fc fe91 	bl	8001948 <HAL_GetTick>
 8004c26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	88fa      	ldrh	r2, [r7, #6]
 8004c2c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	88fa      	ldrh	r2, [r7, #6]
 8004c34:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c40:	d108      	bne.n	8004c54 <HAL_UART_Transmit+0x68>
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	691b      	ldr	r3, [r3, #16]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d104      	bne.n	8004c54 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	61bb      	str	r3, [r7, #24]
 8004c52:	e003      	b.n	8004c5c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c5c:	e030      	b.n	8004cc0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	9300      	str	r3, [sp, #0]
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	2200      	movs	r2, #0
 8004c66:	2180      	movs	r1, #128	; 0x80
 8004c68:	68f8      	ldr	r0, [r7, #12]
 8004c6a:	f000 fd15 	bl	8005698 <UART_WaitOnFlagUntilTimeout>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d004      	beq.n	8004c7e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2220      	movs	r2, #32
 8004c78:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e03c      	b.n	8004cf8 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d10b      	bne.n	8004c9c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c84:	69bb      	ldr	r3, [r7, #24]
 8004c86:	881a      	ldrh	r2, [r3, #0]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c90:	b292      	uxth	r2, r2
 8004c92:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004c94:	69bb      	ldr	r3, [r7, #24]
 8004c96:	3302      	adds	r3, #2
 8004c98:	61bb      	str	r3, [r7, #24]
 8004c9a:	e008      	b.n	8004cae <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c9c:	69fb      	ldr	r3, [r7, #28]
 8004c9e:	781a      	ldrb	r2, [r3, #0]
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	b292      	uxth	r2, r2
 8004ca6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004ca8:	69fb      	ldr	r3, [r7, #28]
 8004caa:	3301      	adds	r3, #1
 8004cac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	3b01      	subs	r3, #1
 8004cb8:	b29a      	uxth	r2, r3
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d1c8      	bne.n	8004c5e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	9300      	str	r3, [sp, #0]
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	2140      	movs	r1, #64	; 0x40
 8004cd6:	68f8      	ldr	r0, [r7, #12]
 8004cd8:	f000 fcde 	bl	8005698 <UART_WaitOnFlagUntilTimeout>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d004      	beq.n	8004cec <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2220      	movs	r2, #32
 8004ce6:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004ce8:	2303      	movs	r3, #3
 8004cea:	e005      	b.n	8004cf8 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2220      	movs	r2, #32
 8004cf0:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	e000      	b.n	8004cf8 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8004cf6:	2302      	movs	r3, #2
  }
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3720      	adds	r7, #32
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b08a      	sub	sp, #40	; 0x28
 8004d04:	af02      	add	r7, sp, #8
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	60b9      	str	r1, [r7, #8]
 8004d0a:	603b      	str	r3, [r7, #0]
 8004d0c:	4613      	mov	r3, r2
 8004d0e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004d16:	2b20      	cmp	r3, #32
 8004d18:	f040 80b6 	bne.w	8004e88 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d002      	beq.n	8004d28 <HAL_UART_Receive+0x28>
 8004d22:	88fb      	ldrh	r3, [r7, #6]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d101      	bne.n	8004d2c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e0ae      	b.n	8004e8a <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2222      	movs	r2, #34	; 0x22
 8004d38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d42:	f7fc fe01 	bl	8001948 <HAL_GetTick>
 8004d46:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	88fa      	ldrh	r2, [r7, #6]
 8004d4c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	88fa      	ldrh	r2, [r7, #6]
 8004d54:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d60:	d10e      	bne.n	8004d80 <HAL_UART_Receive+0x80>
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	691b      	ldr	r3, [r3, #16]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d105      	bne.n	8004d76 <HAL_UART_Receive+0x76>
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004d70:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004d74:	e02d      	b.n	8004dd2 <HAL_UART_Receive+0xd2>
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	22ff      	movs	r2, #255	; 0xff
 8004d7a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004d7e:	e028      	b.n	8004dd2 <HAL_UART_Receive+0xd2>
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d10d      	bne.n	8004da4 <HAL_UART_Receive+0xa4>
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	691b      	ldr	r3, [r3, #16]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d104      	bne.n	8004d9a <HAL_UART_Receive+0x9a>
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	22ff      	movs	r2, #255	; 0xff
 8004d94:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004d98:	e01b      	b.n	8004dd2 <HAL_UART_Receive+0xd2>
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	227f      	movs	r2, #127	; 0x7f
 8004d9e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004da2:	e016      	b.n	8004dd2 <HAL_UART_Receive+0xd2>
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004dac:	d10d      	bne.n	8004dca <HAL_UART_Receive+0xca>
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	691b      	ldr	r3, [r3, #16]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d104      	bne.n	8004dc0 <HAL_UART_Receive+0xc0>
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	227f      	movs	r2, #127	; 0x7f
 8004dba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004dbe:	e008      	b.n	8004dd2 <HAL_UART_Receive+0xd2>
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	223f      	movs	r2, #63	; 0x3f
 8004dc4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004dc8:	e003      	b.n	8004dd2 <HAL_UART_Receive+0xd2>
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004dd8:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	689b      	ldr	r3, [r3, #8]
 8004dde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004de2:	d108      	bne.n	8004df6 <HAL_UART_Receive+0xf6>
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	691b      	ldr	r3, [r3, #16]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d104      	bne.n	8004df6 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8004dec:	2300      	movs	r3, #0
 8004dee:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	61bb      	str	r3, [r7, #24]
 8004df4:	e003      	b.n	8004dfe <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004dfe:	e037      	b.n	8004e70 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	9300      	str	r3, [sp, #0]
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	2200      	movs	r2, #0
 8004e08:	2120      	movs	r1, #32
 8004e0a:	68f8      	ldr	r0, [r7, #12]
 8004e0c:	f000 fc44 	bl	8005698 <UART_WaitOnFlagUntilTimeout>
 8004e10:	4603      	mov	r3, r0
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d005      	beq.n	8004e22 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2220      	movs	r2, #32
 8004e1a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8004e1e:	2303      	movs	r3, #3
 8004e20:	e033      	b.n	8004e8a <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d10c      	bne.n	8004e42 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004e2e:	b29a      	uxth	r2, r3
 8004e30:	8a7b      	ldrh	r3, [r7, #18]
 8004e32:	4013      	ands	r3, r2
 8004e34:	b29a      	uxth	r2, r3
 8004e36:	69bb      	ldr	r3, [r7, #24]
 8004e38:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004e3a:	69bb      	ldr	r3, [r7, #24]
 8004e3c:	3302      	adds	r3, #2
 8004e3e:	61bb      	str	r3, [r7, #24]
 8004e40:	e00d      	b.n	8004e5e <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004e48:	b29b      	uxth	r3, r3
 8004e4a:	b2da      	uxtb	r2, r3
 8004e4c:	8a7b      	ldrh	r3, [r7, #18]
 8004e4e:	b2db      	uxtb	r3, r3
 8004e50:	4013      	ands	r3, r2
 8004e52:	b2da      	uxtb	r2, r3
 8004e54:	69fb      	ldr	r3, [r7, #28]
 8004e56:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004e58:	69fb      	ldr	r3, [r7, #28]
 8004e5a:	3301      	adds	r3, #1
 8004e5c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	3b01      	subs	r3, #1
 8004e68:	b29a      	uxth	r2, r3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d1c1      	bne.n	8004e00 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2220      	movs	r2, #32
 8004e80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8004e84:	2300      	movs	r3, #0
 8004e86:	e000      	b.n	8004e8a <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8004e88:	2302      	movs	r3, #2
  }
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3720      	adds	r7, #32
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
	...

08004e94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e98:	b08a      	sub	sp, #40	; 0x28
 8004e9a:	af00      	add	r7, sp, #0
 8004e9c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	689a      	ldr	r2, [r3, #8]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	691b      	ldr	r3, [r3, #16]
 8004eac:	431a      	orrs	r2, r3
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	695b      	ldr	r3, [r3, #20]
 8004eb2:	431a      	orrs	r2, r3
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	69db      	ldr	r3, [r3, #28]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	4ba4      	ldr	r3, [pc, #656]	; (8005154 <UART_SetConfig+0x2c0>)
 8004ec4:	4013      	ands	r3, r2
 8004ec6:	68fa      	ldr	r2, [r7, #12]
 8004ec8:	6812      	ldr	r2, [r2, #0]
 8004eca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004ecc:	430b      	orrs	r3, r1
 8004ece:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	68da      	ldr	r2, [r3, #12]
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	430a      	orrs	r2, r1
 8004ee4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	699b      	ldr	r3, [r3, #24]
 8004eea:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a99      	ldr	r2, [pc, #612]	; (8005158 <UART_SetConfig+0x2c4>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d004      	beq.n	8004f00 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	6a1b      	ldr	r3, [r3, #32]
 8004efa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004efc:	4313      	orrs	r3, r2
 8004efe:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f10:	430a      	orrs	r2, r1
 8004f12:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a90      	ldr	r2, [pc, #576]	; (800515c <UART_SetConfig+0x2c8>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d126      	bne.n	8004f6c <UART_SetConfig+0xd8>
 8004f1e:	4b90      	ldr	r3, [pc, #576]	; (8005160 <UART_SetConfig+0x2cc>)
 8004f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f24:	f003 0303 	and.w	r3, r3, #3
 8004f28:	2b03      	cmp	r3, #3
 8004f2a:	d81b      	bhi.n	8004f64 <UART_SetConfig+0xd0>
 8004f2c:	a201      	add	r2, pc, #4	; (adr r2, 8004f34 <UART_SetConfig+0xa0>)
 8004f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f32:	bf00      	nop
 8004f34:	08004f45 	.word	0x08004f45
 8004f38:	08004f55 	.word	0x08004f55
 8004f3c:	08004f4d 	.word	0x08004f4d
 8004f40:	08004f5d 	.word	0x08004f5d
 8004f44:	2301      	movs	r3, #1
 8004f46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f4a:	e116      	b.n	800517a <UART_SetConfig+0x2e6>
 8004f4c:	2302      	movs	r3, #2
 8004f4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f52:	e112      	b.n	800517a <UART_SetConfig+0x2e6>
 8004f54:	2304      	movs	r3, #4
 8004f56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f5a:	e10e      	b.n	800517a <UART_SetConfig+0x2e6>
 8004f5c:	2308      	movs	r3, #8
 8004f5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f62:	e10a      	b.n	800517a <UART_SetConfig+0x2e6>
 8004f64:	2310      	movs	r3, #16
 8004f66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f6a:	e106      	b.n	800517a <UART_SetConfig+0x2e6>
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a7c      	ldr	r2, [pc, #496]	; (8005164 <UART_SetConfig+0x2d0>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d138      	bne.n	8004fe8 <UART_SetConfig+0x154>
 8004f76:	4b7a      	ldr	r3, [pc, #488]	; (8005160 <UART_SetConfig+0x2cc>)
 8004f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f7c:	f003 030c 	and.w	r3, r3, #12
 8004f80:	2b0c      	cmp	r3, #12
 8004f82:	d82d      	bhi.n	8004fe0 <UART_SetConfig+0x14c>
 8004f84:	a201      	add	r2, pc, #4	; (adr r2, 8004f8c <UART_SetConfig+0xf8>)
 8004f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f8a:	bf00      	nop
 8004f8c:	08004fc1 	.word	0x08004fc1
 8004f90:	08004fe1 	.word	0x08004fe1
 8004f94:	08004fe1 	.word	0x08004fe1
 8004f98:	08004fe1 	.word	0x08004fe1
 8004f9c:	08004fd1 	.word	0x08004fd1
 8004fa0:	08004fe1 	.word	0x08004fe1
 8004fa4:	08004fe1 	.word	0x08004fe1
 8004fa8:	08004fe1 	.word	0x08004fe1
 8004fac:	08004fc9 	.word	0x08004fc9
 8004fb0:	08004fe1 	.word	0x08004fe1
 8004fb4:	08004fe1 	.word	0x08004fe1
 8004fb8:	08004fe1 	.word	0x08004fe1
 8004fbc:	08004fd9 	.word	0x08004fd9
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fc6:	e0d8      	b.n	800517a <UART_SetConfig+0x2e6>
 8004fc8:	2302      	movs	r3, #2
 8004fca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fce:	e0d4      	b.n	800517a <UART_SetConfig+0x2e6>
 8004fd0:	2304      	movs	r3, #4
 8004fd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fd6:	e0d0      	b.n	800517a <UART_SetConfig+0x2e6>
 8004fd8:	2308      	movs	r3, #8
 8004fda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fde:	e0cc      	b.n	800517a <UART_SetConfig+0x2e6>
 8004fe0:	2310      	movs	r3, #16
 8004fe2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fe6:	e0c8      	b.n	800517a <UART_SetConfig+0x2e6>
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a5e      	ldr	r2, [pc, #376]	; (8005168 <UART_SetConfig+0x2d4>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d125      	bne.n	800503e <UART_SetConfig+0x1aa>
 8004ff2:	4b5b      	ldr	r3, [pc, #364]	; (8005160 <UART_SetConfig+0x2cc>)
 8004ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ff8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004ffc:	2b30      	cmp	r3, #48	; 0x30
 8004ffe:	d016      	beq.n	800502e <UART_SetConfig+0x19a>
 8005000:	2b30      	cmp	r3, #48	; 0x30
 8005002:	d818      	bhi.n	8005036 <UART_SetConfig+0x1a2>
 8005004:	2b20      	cmp	r3, #32
 8005006:	d00a      	beq.n	800501e <UART_SetConfig+0x18a>
 8005008:	2b20      	cmp	r3, #32
 800500a:	d814      	bhi.n	8005036 <UART_SetConfig+0x1a2>
 800500c:	2b00      	cmp	r3, #0
 800500e:	d002      	beq.n	8005016 <UART_SetConfig+0x182>
 8005010:	2b10      	cmp	r3, #16
 8005012:	d008      	beq.n	8005026 <UART_SetConfig+0x192>
 8005014:	e00f      	b.n	8005036 <UART_SetConfig+0x1a2>
 8005016:	2300      	movs	r3, #0
 8005018:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800501c:	e0ad      	b.n	800517a <UART_SetConfig+0x2e6>
 800501e:	2302      	movs	r3, #2
 8005020:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005024:	e0a9      	b.n	800517a <UART_SetConfig+0x2e6>
 8005026:	2304      	movs	r3, #4
 8005028:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800502c:	e0a5      	b.n	800517a <UART_SetConfig+0x2e6>
 800502e:	2308      	movs	r3, #8
 8005030:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005034:	e0a1      	b.n	800517a <UART_SetConfig+0x2e6>
 8005036:	2310      	movs	r3, #16
 8005038:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800503c:	e09d      	b.n	800517a <UART_SetConfig+0x2e6>
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a4a      	ldr	r2, [pc, #296]	; (800516c <UART_SetConfig+0x2d8>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d125      	bne.n	8005094 <UART_SetConfig+0x200>
 8005048:	4b45      	ldr	r3, [pc, #276]	; (8005160 <UART_SetConfig+0x2cc>)
 800504a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800504e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005052:	2bc0      	cmp	r3, #192	; 0xc0
 8005054:	d016      	beq.n	8005084 <UART_SetConfig+0x1f0>
 8005056:	2bc0      	cmp	r3, #192	; 0xc0
 8005058:	d818      	bhi.n	800508c <UART_SetConfig+0x1f8>
 800505a:	2b80      	cmp	r3, #128	; 0x80
 800505c:	d00a      	beq.n	8005074 <UART_SetConfig+0x1e0>
 800505e:	2b80      	cmp	r3, #128	; 0x80
 8005060:	d814      	bhi.n	800508c <UART_SetConfig+0x1f8>
 8005062:	2b00      	cmp	r3, #0
 8005064:	d002      	beq.n	800506c <UART_SetConfig+0x1d8>
 8005066:	2b40      	cmp	r3, #64	; 0x40
 8005068:	d008      	beq.n	800507c <UART_SetConfig+0x1e8>
 800506a:	e00f      	b.n	800508c <UART_SetConfig+0x1f8>
 800506c:	2300      	movs	r3, #0
 800506e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005072:	e082      	b.n	800517a <UART_SetConfig+0x2e6>
 8005074:	2302      	movs	r3, #2
 8005076:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800507a:	e07e      	b.n	800517a <UART_SetConfig+0x2e6>
 800507c:	2304      	movs	r3, #4
 800507e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005082:	e07a      	b.n	800517a <UART_SetConfig+0x2e6>
 8005084:	2308      	movs	r3, #8
 8005086:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800508a:	e076      	b.n	800517a <UART_SetConfig+0x2e6>
 800508c:	2310      	movs	r3, #16
 800508e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005092:	e072      	b.n	800517a <UART_SetConfig+0x2e6>
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a35      	ldr	r2, [pc, #212]	; (8005170 <UART_SetConfig+0x2dc>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d12a      	bne.n	80050f4 <UART_SetConfig+0x260>
 800509e:	4b30      	ldr	r3, [pc, #192]	; (8005160 <UART_SetConfig+0x2cc>)
 80050a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050ac:	d01a      	beq.n	80050e4 <UART_SetConfig+0x250>
 80050ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050b2:	d81b      	bhi.n	80050ec <UART_SetConfig+0x258>
 80050b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050b8:	d00c      	beq.n	80050d4 <UART_SetConfig+0x240>
 80050ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050be:	d815      	bhi.n	80050ec <UART_SetConfig+0x258>
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d003      	beq.n	80050cc <UART_SetConfig+0x238>
 80050c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050c8:	d008      	beq.n	80050dc <UART_SetConfig+0x248>
 80050ca:	e00f      	b.n	80050ec <UART_SetConfig+0x258>
 80050cc:	2300      	movs	r3, #0
 80050ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050d2:	e052      	b.n	800517a <UART_SetConfig+0x2e6>
 80050d4:	2302      	movs	r3, #2
 80050d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050da:	e04e      	b.n	800517a <UART_SetConfig+0x2e6>
 80050dc:	2304      	movs	r3, #4
 80050de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050e2:	e04a      	b.n	800517a <UART_SetConfig+0x2e6>
 80050e4:	2308      	movs	r3, #8
 80050e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050ea:	e046      	b.n	800517a <UART_SetConfig+0x2e6>
 80050ec:	2310      	movs	r3, #16
 80050ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050f2:	e042      	b.n	800517a <UART_SetConfig+0x2e6>
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a17      	ldr	r2, [pc, #92]	; (8005158 <UART_SetConfig+0x2c4>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d13a      	bne.n	8005174 <UART_SetConfig+0x2e0>
 80050fe:	4b18      	ldr	r3, [pc, #96]	; (8005160 <UART_SetConfig+0x2cc>)
 8005100:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005104:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005108:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800510c:	d01a      	beq.n	8005144 <UART_SetConfig+0x2b0>
 800510e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005112:	d81b      	bhi.n	800514c <UART_SetConfig+0x2b8>
 8005114:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005118:	d00c      	beq.n	8005134 <UART_SetConfig+0x2a0>
 800511a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800511e:	d815      	bhi.n	800514c <UART_SetConfig+0x2b8>
 8005120:	2b00      	cmp	r3, #0
 8005122:	d003      	beq.n	800512c <UART_SetConfig+0x298>
 8005124:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005128:	d008      	beq.n	800513c <UART_SetConfig+0x2a8>
 800512a:	e00f      	b.n	800514c <UART_SetConfig+0x2b8>
 800512c:	2300      	movs	r3, #0
 800512e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005132:	e022      	b.n	800517a <UART_SetConfig+0x2e6>
 8005134:	2302      	movs	r3, #2
 8005136:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800513a:	e01e      	b.n	800517a <UART_SetConfig+0x2e6>
 800513c:	2304      	movs	r3, #4
 800513e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005142:	e01a      	b.n	800517a <UART_SetConfig+0x2e6>
 8005144:	2308      	movs	r3, #8
 8005146:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800514a:	e016      	b.n	800517a <UART_SetConfig+0x2e6>
 800514c:	2310      	movs	r3, #16
 800514e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005152:	e012      	b.n	800517a <UART_SetConfig+0x2e6>
 8005154:	efff69f3 	.word	0xefff69f3
 8005158:	40008000 	.word	0x40008000
 800515c:	40013800 	.word	0x40013800
 8005160:	40021000 	.word	0x40021000
 8005164:	40004400 	.word	0x40004400
 8005168:	40004800 	.word	0x40004800
 800516c:	40004c00 	.word	0x40004c00
 8005170:	40005000 	.word	0x40005000
 8005174:	2310      	movs	r3, #16
 8005176:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a9f      	ldr	r2, [pc, #636]	; (80053fc <UART_SetConfig+0x568>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d17a      	bne.n	800527a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005184:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005188:	2b08      	cmp	r3, #8
 800518a:	d824      	bhi.n	80051d6 <UART_SetConfig+0x342>
 800518c:	a201      	add	r2, pc, #4	; (adr r2, 8005194 <UART_SetConfig+0x300>)
 800518e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005192:	bf00      	nop
 8005194:	080051b9 	.word	0x080051b9
 8005198:	080051d7 	.word	0x080051d7
 800519c:	080051c1 	.word	0x080051c1
 80051a0:	080051d7 	.word	0x080051d7
 80051a4:	080051c7 	.word	0x080051c7
 80051a8:	080051d7 	.word	0x080051d7
 80051ac:	080051d7 	.word	0x080051d7
 80051b0:	080051d7 	.word	0x080051d7
 80051b4:	080051cf 	.word	0x080051cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051b8:	f7fd fc4e 	bl	8002a58 <HAL_RCC_GetPCLK1Freq>
 80051bc:	61f8      	str	r0, [r7, #28]
        break;
 80051be:	e010      	b.n	80051e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051c0:	4b8f      	ldr	r3, [pc, #572]	; (8005400 <UART_SetConfig+0x56c>)
 80051c2:	61fb      	str	r3, [r7, #28]
        break;
 80051c4:	e00d      	b.n	80051e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051c6:	f7fd fbaf 	bl	8002928 <HAL_RCC_GetSysClockFreq>
 80051ca:	61f8      	str	r0, [r7, #28]
        break;
 80051cc:	e009      	b.n	80051e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051d2:	61fb      	str	r3, [r7, #28]
        break;
 80051d4:	e005      	b.n	80051e2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80051d6:	2300      	movs	r3, #0
 80051d8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80051e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	f000 80fb 	beq.w	80053e0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	685a      	ldr	r2, [r3, #4]
 80051ee:	4613      	mov	r3, r2
 80051f0:	005b      	lsls	r3, r3, #1
 80051f2:	4413      	add	r3, r2
 80051f4:	69fa      	ldr	r2, [r7, #28]
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d305      	bcc.n	8005206 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005200:	69fa      	ldr	r2, [r7, #28]
 8005202:	429a      	cmp	r2, r3
 8005204:	d903      	bls.n	800520e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800520c:	e0e8      	b.n	80053e0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800520e:	69fb      	ldr	r3, [r7, #28]
 8005210:	2200      	movs	r2, #0
 8005212:	461c      	mov	r4, r3
 8005214:	4615      	mov	r5, r2
 8005216:	f04f 0200 	mov.w	r2, #0
 800521a:	f04f 0300 	mov.w	r3, #0
 800521e:	022b      	lsls	r3, r5, #8
 8005220:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005224:	0222      	lsls	r2, r4, #8
 8005226:	68f9      	ldr	r1, [r7, #12]
 8005228:	6849      	ldr	r1, [r1, #4]
 800522a:	0849      	lsrs	r1, r1, #1
 800522c:	2000      	movs	r0, #0
 800522e:	4688      	mov	r8, r1
 8005230:	4681      	mov	r9, r0
 8005232:	eb12 0a08 	adds.w	sl, r2, r8
 8005236:	eb43 0b09 	adc.w	fp, r3, r9
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	603b      	str	r3, [r7, #0]
 8005242:	607a      	str	r2, [r7, #4]
 8005244:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005248:	4650      	mov	r0, sl
 800524a:	4659      	mov	r1, fp
 800524c:	f7fb fcbc 	bl	8000bc8 <__aeabi_uldivmod>
 8005250:	4602      	mov	r2, r0
 8005252:	460b      	mov	r3, r1
 8005254:	4613      	mov	r3, r2
 8005256:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005258:	69bb      	ldr	r3, [r7, #24]
 800525a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800525e:	d308      	bcc.n	8005272 <UART_SetConfig+0x3de>
 8005260:	69bb      	ldr	r3, [r7, #24]
 8005262:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005266:	d204      	bcs.n	8005272 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	69ba      	ldr	r2, [r7, #24]
 800526e:	60da      	str	r2, [r3, #12]
 8005270:	e0b6      	b.n	80053e0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005278:	e0b2      	b.n	80053e0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	69db      	ldr	r3, [r3, #28]
 800527e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005282:	d15e      	bne.n	8005342 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005284:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005288:	2b08      	cmp	r3, #8
 800528a:	d828      	bhi.n	80052de <UART_SetConfig+0x44a>
 800528c:	a201      	add	r2, pc, #4	; (adr r2, 8005294 <UART_SetConfig+0x400>)
 800528e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005292:	bf00      	nop
 8005294:	080052b9 	.word	0x080052b9
 8005298:	080052c1 	.word	0x080052c1
 800529c:	080052c9 	.word	0x080052c9
 80052a0:	080052df 	.word	0x080052df
 80052a4:	080052cf 	.word	0x080052cf
 80052a8:	080052df 	.word	0x080052df
 80052ac:	080052df 	.word	0x080052df
 80052b0:	080052df 	.word	0x080052df
 80052b4:	080052d7 	.word	0x080052d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052b8:	f7fd fbce 	bl	8002a58 <HAL_RCC_GetPCLK1Freq>
 80052bc:	61f8      	str	r0, [r7, #28]
        break;
 80052be:	e014      	b.n	80052ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052c0:	f7fd fbe0 	bl	8002a84 <HAL_RCC_GetPCLK2Freq>
 80052c4:	61f8      	str	r0, [r7, #28]
        break;
 80052c6:	e010      	b.n	80052ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052c8:	4b4d      	ldr	r3, [pc, #308]	; (8005400 <UART_SetConfig+0x56c>)
 80052ca:	61fb      	str	r3, [r7, #28]
        break;
 80052cc:	e00d      	b.n	80052ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052ce:	f7fd fb2b 	bl	8002928 <HAL_RCC_GetSysClockFreq>
 80052d2:	61f8      	str	r0, [r7, #28]
        break;
 80052d4:	e009      	b.n	80052ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052da:	61fb      	str	r3, [r7, #28]
        break;
 80052dc:	e005      	b.n	80052ea <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80052de:	2300      	movs	r3, #0
 80052e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80052e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80052ea:	69fb      	ldr	r3, [r7, #28]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d077      	beq.n	80053e0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80052f0:	69fb      	ldr	r3, [r7, #28]
 80052f2:	005a      	lsls	r2, r3, #1
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	085b      	lsrs	r3, r3, #1
 80052fa:	441a      	add	r2, r3
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	fbb2 f3f3 	udiv	r3, r2, r3
 8005304:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005306:	69bb      	ldr	r3, [r7, #24]
 8005308:	2b0f      	cmp	r3, #15
 800530a:	d916      	bls.n	800533a <UART_SetConfig+0x4a6>
 800530c:	69bb      	ldr	r3, [r7, #24]
 800530e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005312:	d212      	bcs.n	800533a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005314:	69bb      	ldr	r3, [r7, #24]
 8005316:	b29b      	uxth	r3, r3
 8005318:	f023 030f 	bic.w	r3, r3, #15
 800531c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800531e:	69bb      	ldr	r3, [r7, #24]
 8005320:	085b      	lsrs	r3, r3, #1
 8005322:	b29b      	uxth	r3, r3
 8005324:	f003 0307 	and.w	r3, r3, #7
 8005328:	b29a      	uxth	r2, r3
 800532a:	8afb      	ldrh	r3, [r7, #22]
 800532c:	4313      	orrs	r3, r2
 800532e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	8afa      	ldrh	r2, [r7, #22]
 8005336:	60da      	str	r2, [r3, #12]
 8005338:	e052      	b.n	80053e0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005340:	e04e      	b.n	80053e0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005342:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005346:	2b08      	cmp	r3, #8
 8005348:	d827      	bhi.n	800539a <UART_SetConfig+0x506>
 800534a:	a201      	add	r2, pc, #4	; (adr r2, 8005350 <UART_SetConfig+0x4bc>)
 800534c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005350:	08005375 	.word	0x08005375
 8005354:	0800537d 	.word	0x0800537d
 8005358:	08005385 	.word	0x08005385
 800535c:	0800539b 	.word	0x0800539b
 8005360:	0800538b 	.word	0x0800538b
 8005364:	0800539b 	.word	0x0800539b
 8005368:	0800539b 	.word	0x0800539b
 800536c:	0800539b 	.word	0x0800539b
 8005370:	08005393 	.word	0x08005393
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005374:	f7fd fb70 	bl	8002a58 <HAL_RCC_GetPCLK1Freq>
 8005378:	61f8      	str	r0, [r7, #28]
        break;
 800537a:	e014      	b.n	80053a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800537c:	f7fd fb82 	bl	8002a84 <HAL_RCC_GetPCLK2Freq>
 8005380:	61f8      	str	r0, [r7, #28]
        break;
 8005382:	e010      	b.n	80053a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005384:	4b1e      	ldr	r3, [pc, #120]	; (8005400 <UART_SetConfig+0x56c>)
 8005386:	61fb      	str	r3, [r7, #28]
        break;
 8005388:	e00d      	b.n	80053a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800538a:	f7fd facd 	bl	8002928 <HAL_RCC_GetSysClockFreq>
 800538e:	61f8      	str	r0, [r7, #28]
        break;
 8005390:	e009      	b.n	80053a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005392:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005396:	61fb      	str	r3, [r7, #28]
        break;
 8005398:	e005      	b.n	80053a6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800539a:	2300      	movs	r3, #0
 800539c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80053a4:	bf00      	nop
    }

    if (pclk != 0U)
 80053a6:	69fb      	ldr	r3, [r7, #28]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d019      	beq.n	80053e0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	085a      	lsrs	r2, r3, #1
 80053b2:	69fb      	ldr	r3, [r7, #28]
 80053b4:	441a      	add	r2, r3
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80053be:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053c0:	69bb      	ldr	r3, [r7, #24]
 80053c2:	2b0f      	cmp	r3, #15
 80053c4:	d909      	bls.n	80053da <UART_SetConfig+0x546>
 80053c6:	69bb      	ldr	r3, [r7, #24]
 80053c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053cc:	d205      	bcs.n	80053da <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80053ce:	69bb      	ldr	r3, [r7, #24]
 80053d0:	b29a      	uxth	r2, r3
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	60da      	str	r2, [r3, #12]
 80053d8:	e002      	b.n	80053e0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2200      	movs	r2, #0
 80053e4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2200      	movs	r2, #0
 80053ea:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80053ec:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	3728      	adds	r7, #40	; 0x28
 80053f4:	46bd      	mov	sp, r7
 80053f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053fa:	bf00      	nop
 80053fc:	40008000 	.word	0x40008000
 8005400:	00f42400 	.word	0x00f42400

08005404 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005404:	b480      	push	{r7}
 8005406:	b083      	sub	sp, #12
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005410:	f003 0308 	and.w	r3, r3, #8
 8005414:	2b00      	cmp	r3, #0
 8005416:	d00a      	beq.n	800542e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	430a      	orrs	r2, r1
 800542c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005432:	f003 0301 	and.w	r3, r3, #1
 8005436:	2b00      	cmp	r3, #0
 8005438:	d00a      	beq.n	8005450 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	430a      	orrs	r2, r1
 800544e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005454:	f003 0302 	and.w	r3, r3, #2
 8005458:	2b00      	cmp	r3, #0
 800545a:	d00a      	beq.n	8005472 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	430a      	orrs	r2, r1
 8005470:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005476:	f003 0304 	and.w	r3, r3, #4
 800547a:	2b00      	cmp	r3, #0
 800547c:	d00a      	beq.n	8005494 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	430a      	orrs	r2, r1
 8005492:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005498:	f003 0310 	and.w	r3, r3, #16
 800549c:	2b00      	cmp	r3, #0
 800549e:	d00a      	beq.n	80054b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	430a      	orrs	r2, r1
 80054b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ba:	f003 0320 	and.w	r3, r3, #32
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d00a      	beq.n	80054d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	430a      	orrs	r2, r1
 80054d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d01a      	beq.n	800551a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	430a      	orrs	r2, r1
 80054f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005502:	d10a      	bne.n	800551a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	430a      	orrs	r2, r1
 8005518:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005522:	2b00      	cmp	r3, #0
 8005524:	d00a      	beq.n	800553c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	430a      	orrs	r2, r1
 800553a:	605a      	str	r2, [r3, #4]
  }
}
 800553c:	bf00      	nop
 800553e:	370c      	adds	r7, #12
 8005540:	46bd      	mov	sp, r7
 8005542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005546:	4770      	bx	lr

08005548 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b098      	sub	sp, #96	; 0x60
 800554c:	af02      	add	r7, sp, #8
 800554e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005558:	f7fc f9f6 	bl	8001948 <HAL_GetTick>
 800555c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f003 0308 	and.w	r3, r3, #8
 8005568:	2b08      	cmp	r3, #8
 800556a:	d12e      	bne.n	80055ca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800556c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005570:	9300      	str	r3, [sp, #0]
 8005572:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005574:	2200      	movs	r2, #0
 8005576:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f000 f88c 	bl	8005698 <UART_WaitOnFlagUntilTimeout>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d021      	beq.n	80055ca <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800558c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800558e:	e853 3f00 	ldrex	r3, [r3]
 8005592:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005594:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005596:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800559a:	653b      	str	r3, [r7, #80]	; 0x50
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	461a      	mov	r2, r3
 80055a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055a4:	647b      	str	r3, [r7, #68]	; 0x44
 80055a6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80055aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80055ac:	e841 2300 	strex	r3, r2, [r1]
 80055b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80055b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d1e6      	bne.n	8005586 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2220      	movs	r2, #32
 80055bc:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2200      	movs	r2, #0
 80055c2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055c6:	2303      	movs	r3, #3
 80055c8:	e062      	b.n	8005690 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 0304 	and.w	r3, r3, #4
 80055d4:	2b04      	cmp	r3, #4
 80055d6:	d149      	bne.n	800566c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80055dc:	9300      	str	r3, [sp, #0]
 80055de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80055e0:	2200      	movs	r2, #0
 80055e2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 f856 	bl	8005698 <UART_WaitOnFlagUntilTimeout>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d03c      	beq.n	800566c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055fa:	e853 3f00 	ldrex	r3, [r3]
 80055fe:	623b      	str	r3, [r7, #32]
   return(result);
 8005600:	6a3b      	ldr	r3, [r7, #32]
 8005602:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005606:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	461a      	mov	r2, r3
 800560e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005610:	633b      	str	r3, [r7, #48]	; 0x30
 8005612:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005614:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005616:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005618:	e841 2300 	strex	r3, r2, [r1]
 800561c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800561e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005620:	2b00      	cmp	r3, #0
 8005622:	d1e6      	bne.n	80055f2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	3308      	adds	r3, #8
 800562a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	e853 3f00 	ldrex	r3, [r3]
 8005632:	60fb      	str	r3, [r7, #12]
   return(result);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f023 0301 	bic.w	r3, r3, #1
 800563a:	64bb      	str	r3, [r7, #72]	; 0x48
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	3308      	adds	r3, #8
 8005642:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005644:	61fa      	str	r2, [r7, #28]
 8005646:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005648:	69b9      	ldr	r1, [r7, #24]
 800564a:	69fa      	ldr	r2, [r7, #28]
 800564c:	e841 2300 	strex	r3, r2, [r1]
 8005650:	617b      	str	r3, [r7, #20]
   return(result);
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d1e5      	bne.n	8005624 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2220      	movs	r2, #32
 800565c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2200      	movs	r2, #0
 8005664:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005668:	2303      	movs	r3, #3
 800566a:	e011      	b.n	8005690 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2220      	movs	r2, #32
 8005670:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2220      	movs	r2, #32
 8005676:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2200      	movs	r2, #0
 800567e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2200      	movs	r2, #0
 8005684:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800568e:	2300      	movs	r3, #0
}
 8005690:	4618      	mov	r0, r3
 8005692:	3758      	adds	r7, #88	; 0x58
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}

08005698 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b084      	sub	sp, #16
 800569c:	af00      	add	r7, sp, #0
 800569e:	60f8      	str	r0, [r7, #12]
 80056a0:	60b9      	str	r1, [r7, #8]
 80056a2:	603b      	str	r3, [r7, #0]
 80056a4:	4613      	mov	r3, r2
 80056a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056a8:	e049      	b.n	800573e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056aa:	69bb      	ldr	r3, [r7, #24]
 80056ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056b0:	d045      	beq.n	800573e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056b2:	f7fc f949 	bl	8001948 <HAL_GetTick>
 80056b6:	4602      	mov	r2, r0
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	69ba      	ldr	r2, [r7, #24]
 80056be:	429a      	cmp	r2, r3
 80056c0:	d302      	bcc.n	80056c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80056c2:	69bb      	ldr	r3, [r7, #24]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d101      	bne.n	80056cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80056c8:	2303      	movs	r3, #3
 80056ca:	e048      	b.n	800575e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f003 0304 	and.w	r3, r3, #4
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d031      	beq.n	800573e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	69db      	ldr	r3, [r3, #28]
 80056e0:	f003 0308 	and.w	r3, r3, #8
 80056e4:	2b08      	cmp	r3, #8
 80056e6:	d110      	bne.n	800570a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2208      	movs	r2, #8
 80056ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056f0:	68f8      	ldr	r0, [r7, #12]
 80056f2:	f000 f838 	bl	8005766 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2208      	movs	r2, #8
 80056fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2200      	movs	r2, #0
 8005702:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	e029      	b.n	800575e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	69db      	ldr	r3, [r3, #28]
 8005710:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005714:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005718:	d111      	bne.n	800573e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005722:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005724:	68f8      	ldr	r0, [r7, #12]
 8005726:	f000 f81e 	bl	8005766 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2220      	movs	r2, #32
 800572e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2200      	movs	r2, #0
 8005736:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800573a:	2303      	movs	r3, #3
 800573c:	e00f      	b.n	800575e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	69da      	ldr	r2, [r3, #28]
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	4013      	ands	r3, r2
 8005748:	68ba      	ldr	r2, [r7, #8]
 800574a:	429a      	cmp	r2, r3
 800574c:	bf0c      	ite	eq
 800574e:	2301      	moveq	r3, #1
 8005750:	2300      	movne	r3, #0
 8005752:	b2db      	uxtb	r3, r3
 8005754:	461a      	mov	r2, r3
 8005756:	79fb      	ldrb	r3, [r7, #7]
 8005758:	429a      	cmp	r2, r3
 800575a:	d0a6      	beq.n	80056aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800575c:	2300      	movs	r3, #0
}
 800575e:	4618      	mov	r0, r3
 8005760:	3710      	adds	r7, #16
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}

08005766 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005766:	b480      	push	{r7}
 8005768:	b095      	sub	sp, #84	; 0x54
 800576a:	af00      	add	r7, sp, #0
 800576c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005774:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005776:	e853 3f00 	ldrex	r3, [r3]
 800577a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800577c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800577e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005782:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	461a      	mov	r2, r3
 800578a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800578c:	643b      	str	r3, [r7, #64]	; 0x40
 800578e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005790:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005792:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005794:	e841 2300 	strex	r3, r2, [r1]
 8005798:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800579a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800579c:	2b00      	cmp	r3, #0
 800579e:	d1e6      	bne.n	800576e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	3308      	adds	r3, #8
 80057a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a8:	6a3b      	ldr	r3, [r7, #32]
 80057aa:	e853 3f00 	ldrex	r3, [r3]
 80057ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	f023 0301 	bic.w	r3, r3, #1
 80057b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	3308      	adds	r3, #8
 80057be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80057c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80057c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80057c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80057c8:	e841 2300 	strex	r3, r2, [r1]
 80057cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80057ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d1e5      	bne.n	80057a0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d118      	bne.n	800580e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	e853 3f00 	ldrex	r3, [r3]
 80057e8:	60bb      	str	r3, [r7, #8]
   return(result);
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	f023 0310 	bic.w	r3, r3, #16
 80057f0:	647b      	str	r3, [r7, #68]	; 0x44
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	461a      	mov	r2, r3
 80057f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80057fa:	61bb      	str	r3, [r7, #24]
 80057fc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057fe:	6979      	ldr	r1, [r7, #20]
 8005800:	69ba      	ldr	r2, [r7, #24]
 8005802:	e841 2300 	strex	r3, r2, [r1]
 8005806:	613b      	str	r3, [r7, #16]
   return(result);
 8005808:	693b      	ldr	r3, [r7, #16]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d1e6      	bne.n	80057dc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2220      	movs	r2, #32
 8005812:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2200      	movs	r2, #0
 800581a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2200      	movs	r2, #0
 8005820:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005822:	bf00      	nop
 8005824:	3754      	adds	r7, #84	; 0x54
 8005826:	46bd      	mov	sp, r7
 8005828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582c:	4770      	bx	lr
	...

08005830 <__NVIC_SetPriority>:
{
 8005830:	b480      	push	{r7}
 8005832:	b083      	sub	sp, #12
 8005834:	af00      	add	r7, sp, #0
 8005836:	4603      	mov	r3, r0
 8005838:	6039      	str	r1, [r7, #0]
 800583a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800583c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005840:	2b00      	cmp	r3, #0
 8005842:	db0a      	blt.n	800585a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	b2da      	uxtb	r2, r3
 8005848:	490c      	ldr	r1, [pc, #48]	; (800587c <__NVIC_SetPriority+0x4c>)
 800584a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800584e:	0112      	lsls	r2, r2, #4
 8005850:	b2d2      	uxtb	r2, r2
 8005852:	440b      	add	r3, r1
 8005854:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005858:	e00a      	b.n	8005870 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	b2da      	uxtb	r2, r3
 800585e:	4908      	ldr	r1, [pc, #32]	; (8005880 <__NVIC_SetPriority+0x50>)
 8005860:	79fb      	ldrb	r3, [r7, #7]
 8005862:	f003 030f 	and.w	r3, r3, #15
 8005866:	3b04      	subs	r3, #4
 8005868:	0112      	lsls	r2, r2, #4
 800586a:	b2d2      	uxtb	r2, r2
 800586c:	440b      	add	r3, r1
 800586e:	761a      	strb	r2, [r3, #24]
}
 8005870:	bf00      	nop
 8005872:	370c      	adds	r7, #12
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr
 800587c:	e000e100 	.word	0xe000e100
 8005880:	e000ed00 	.word	0xe000ed00

08005884 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005884:	b580      	push	{r7, lr}
 8005886:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005888:	4b05      	ldr	r3, [pc, #20]	; (80058a0 <SysTick_Handler+0x1c>)
 800588a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800588c:	f001 ff3e 	bl	800770c <xTaskGetSchedulerState>
 8005890:	4603      	mov	r3, r0
 8005892:	2b01      	cmp	r3, #1
 8005894:	d001      	beq.n	800589a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005896:	f002 fd27 	bl	80082e8 <xPortSysTickHandler>
  }
}
 800589a:	bf00      	nop
 800589c:	bd80      	pop	{r7, pc}
 800589e:	bf00      	nop
 80058a0:	e000e010 	.word	0xe000e010

080058a4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80058a4:	b580      	push	{r7, lr}
 80058a6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80058a8:	2100      	movs	r1, #0
 80058aa:	f06f 0004 	mvn.w	r0, #4
 80058ae:	f7ff ffbf 	bl	8005830 <__NVIC_SetPriority>
#endif
}
 80058b2:	bf00      	nop
 80058b4:	bd80      	pop	{r7, pc}
	...

080058b8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80058b8:	b480      	push	{r7}
 80058ba:	b083      	sub	sp, #12
 80058bc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80058be:	f3ef 8305 	mrs	r3, IPSR
 80058c2:	603b      	str	r3, [r7, #0]
  return(result);
 80058c4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d003      	beq.n	80058d2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80058ca:	f06f 0305 	mvn.w	r3, #5
 80058ce:	607b      	str	r3, [r7, #4]
 80058d0:	e00c      	b.n	80058ec <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80058d2:	4b0a      	ldr	r3, [pc, #40]	; (80058fc <osKernelInitialize+0x44>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d105      	bne.n	80058e6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80058da:	4b08      	ldr	r3, [pc, #32]	; (80058fc <osKernelInitialize+0x44>)
 80058dc:	2201      	movs	r2, #1
 80058de:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80058e0:	2300      	movs	r3, #0
 80058e2:	607b      	str	r3, [r7, #4]
 80058e4:	e002      	b.n	80058ec <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80058e6:	f04f 33ff 	mov.w	r3, #4294967295
 80058ea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80058ec:	687b      	ldr	r3, [r7, #4]
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	370c      	adds	r7, #12
 80058f2:	46bd      	mov	sp, r7
 80058f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f8:	4770      	bx	lr
 80058fa:	bf00      	nop
 80058fc:	20000364 	.word	0x20000364

08005900 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005900:	b580      	push	{r7, lr}
 8005902:	b082      	sub	sp, #8
 8005904:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005906:	f3ef 8305 	mrs	r3, IPSR
 800590a:	603b      	str	r3, [r7, #0]
  return(result);
 800590c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800590e:	2b00      	cmp	r3, #0
 8005910:	d003      	beq.n	800591a <osKernelStart+0x1a>
    stat = osErrorISR;
 8005912:	f06f 0305 	mvn.w	r3, #5
 8005916:	607b      	str	r3, [r7, #4]
 8005918:	e010      	b.n	800593c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800591a:	4b0b      	ldr	r3, [pc, #44]	; (8005948 <osKernelStart+0x48>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	2b01      	cmp	r3, #1
 8005920:	d109      	bne.n	8005936 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005922:	f7ff ffbf 	bl	80058a4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005926:	4b08      	ldr	r3, [pc, #32]	; (8005948 <osKernelStart+0x48>)
 8005928:	2202      	movs	r2, #2
 800592a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800592c:	f001 fa92 	bl	8006e54 <vTaskStartScheduler>
      stat = osOK;
 8005930:	2300      	movs	r3, #0
 8005932:	607b      	str	r3, [r7, #4]
 8005934:	e002      	b.n	800593c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005936:	f04f 33ff 	mov.w	r3, #4294967295
 800593a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800593c:	687b      	ldr	r3, [r7, #4]
}
 800593e:	4618      	mov	r0, r3
 8005940:	3708      	adds	r7, #8
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}
 8005946:	bf00      	nop
 8005948:	20000364 	.word	0x20000364

0800594c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800594c:	b580      	push	{r7, lr}
 800594e:	b08e      	sub	sp, #56	; 0x38
 8005950:	af04      	add	r7, sp, #16
 8005952:	60f8      	str	r0, [r7, #12]
 8005954:	60b9      	str	r1, [r7, #8]
 8005956:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005958:	2300      	movs	r3, #0
 800595a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800595c:	f3ef 8305 	mrs	r3, IPSR
 8005960:	617b      	str	r3, [r7, #20]
  return(result);
 8005962:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005964:	2b00      	cmp	r3, #0
 8005966:	d17e      	bne.n	8005a66 <osThreadNew+0x11a>
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d07b      	beq.n	8005a66 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800596e:	2380      	movs	r3, #128	; 0x80
 8005970:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005972:	2318      	movs	r3, #24
 8005974:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005976:	2300      	movs	r3, #0
 8005978:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800597a:	f04f 33ff 	mov.w	r3, #4294967295
 800597e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d045      	beq.n	8005a12 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d002      	beq.n	8005994 <osThreadNew+0x48>
        name = attr->name;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	699b      	ldr	r3, [r3, #24]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d002      	beq.n	80059a2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	699b      	ldr	r3, [r3, #24]
 80059a0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80059a2:	69fb      	ldr	r3, [r7, #28]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d008      	beq.n	80059ba <osThreadNew+0x6e>
 80059a8:	69fb      	ldr	r3, [r7, #28]
 80059aa:	2b38      	cmp	r3, #56	; 0x38
 80059ac:	d805      	bhi.n	80059ba <osThreadNew+0x6e>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	f003 0301 	and.w	r3, r3, #1
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d001      	beq.n	80059be <osThreadNew+0x72>
        return (NULL);
 80059ba:	2300      	movs	r3, #0
 80059bc:	e054      	b.n	8005a68 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	695b      	ldr	r3, [r3, #20]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d003      	beq.n	80059ce <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	695b      	ldr	r3, [r3, #20]
 80059ca:	089b      	lsrs	r3, r3, #2
 80059cc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d00e      	beq.n	80059f4 <osThreadNew+0xa8>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	2bb7      	cmp	r3, #183	; 0xb7
 80059dc:	d90a      	bls.n	80059f4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d006      	beq.n	80059f4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	695b      	ldr	r3, [r3, #20]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d002      	beq.n	80059f4 <osThreadNew+0xa8>
        mem = 1;
 80059ee:	2301      	movs	r3, #1
 80059f0:	61bb      	str	r3, [r7, #24]
 80059f2:	e010      	b.n	8005a16 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d10c      	bne.n	8005a16 <osThreadNew+0xca>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	68db      	ldr	r3, [r3, #12]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d108      	bne.n	8005a16 <osThreadNew+0xca>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	691b      	ldr	r3, [r3, #16]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d104      	bne.n	8005a16 <osThreadNew+0xca>
          mem = 0;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	61bb      	str	r3, [r7, #24]
 8005a10:	e001      	b.n	8005a16 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005a12:	2300      	movs	r3, #0
 8005a14:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005a16:	69bb      	ldr	r3, [r7, #24]
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d110      	bne.n	8005a3e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005a20:	687a      	ldr	r2, [r7, #4]
 8005a22:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005a24:	9202      	str	r2, [sp, #8]
 8005a26:	9301      	str	r3, [sp, #4]
 8005a28:	69fb      	ldr	r3, [r7, #28]
 8005a2a:	9300      	str	r3, [sp, #0]
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	6a3a      	ldr	r2, [r7, #32]
 8005a30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a32:	68f8      	ldr	r0, [r7, #12]
 8005a34:	f001 f822 	bl	8006a7c <xTaskCreateStatic>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	613b      	str	r3, [r7, #16]
 8005a3c:	e013      	b.n	8005a66 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005a3e:	69bb      	ldr	r3, [r7, #24]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d110      	bne.n	8005a66 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005a44:	6a3b      	ldr	r3, [r7, #32]
 8005a46:	b29a      	uxth	r2, r3
 8005a48:	f107 0310 	add.w	r3, r7, #16
 8005a4c:	9301      	str	r3, [sp, #4]
 8005a4e:	69fb      	ldr	r3, [r7, #28]
 8005a50:	9300      	str	r3, [sp, #0]
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a56:	68f8      	ldr	r0, [r7, #12]
 8005a58:	f001 f86d 	bl	8006b36 <xTaskCreate>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	d001      	beq.n	8005a66 <osThreadNew+0x11a>
            hTask = NULL;
 8005a62:	2300      	movs	r3, #0
 8005a64:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005a66:	693b      	ldr	r3, [r7, #16]
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3728      	adds	r7, #40	; 0x28
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}

08005a70 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b084      	sub	sp, #16
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a78:	f3ef 8305 	mrs	r3, IPSR
 8005a7c:	60bb      	str	r3, [r7, #8]
  return(result);
 8005a7e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d003      	beq.n	8005a8c <osDelay+0x1c>
    stat = osErrorISR;
 8005a84:	f06f 0305 	mvn.w	r3, #5
 8005a88:	60fb      	str	r3, [r7, #12]
 8005a8a:	e007      	b.n	8005a9c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d002      	beq.n	8005a9c <osDelay+0x2c>
      vTaskDelay(ticks);
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f001 f9a8 	bl	8006dec <vTaskDelay>
    }
  }

  return (stat);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3710      	adds	r7, #16
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}

08005aa6 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005aa6:	b580      	push	{r7, lr}
 8005aa8:	b08a      	sub	sp, #40	; 0x28
 8005aaa:	af02      	add	r7, sp, #8
 8005aac:	60f8      	str	r0, [r7, #12]
 8005aae:	60b9      	str	r1, [r7, #8]
 8005ab0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ab6:	f3ef 8305 	mrs	r3, IPSR
 8005aba:	613b      	str	r3, [r7, #16]
  return(result);
 8005abc:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d15f      	bne.n	8005b82 <osMessageQueueNew+0xdc>
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d05c      	beq.n	8005b82 <osMessageQueueNew+0xdc>
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d059      	beq.n	8005b82 <osMessageQueueNew+0xdc>
    mem = -1;
 8005ace:	f04f 33ff 	mov.w	r3, #4294967295
 8005ad2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d029      	beq.n	8005b2e <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d012      	beq.n	8005b08 <osMessageQueueNew+0x62>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	2b4f      	cmp	r3, #79	; 0x4f
 8005ae8:	d90e      	bls.n	8005b08 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d00a      	beq.n	8005b08 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	695a      	ldr	r2, [r3, #20]
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	68b9      	ldr	r1, [r7, #8]
 8005afa:	fb01 f303 	mul.w	r3, r1, r3
 8005afe:	429a      	cmp	r2, r3
 8005b00:	d302      	bcc.n	8005b08 <osMessageQueueNew+0x62>
        mem = 1;
 8005b02:	2301      	movs	r3, #1
 8005b04:	61bb      	str	r3, [r7, #24]
 8005b06:	e014      	b.n	8005b32 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d110      	bne.n	8005b32 <osMessageQueueNew+0x8c>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	68db      	ldr	r3, [r3, #12]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d10c      	bne.n	8005b32 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d108      	bne.n	8005b32 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	695b      	ldr	r3, [r3, #20]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d104      	bne.n	8005b32 <osMessageQueueNew+0x8c>
          mem = 0;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	61bb      	str	r3, [r7, #24]
 8005b2c:	e001      	b.n	8005b32 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005b32:	69bb      	ldr	r3, [r7, #24]
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d10b      	bne.n	8005b50 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	691a      	ldr	r2, [r3, #16]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	2100      	movs	r1, #0
 8005b42:	9100      	str	r1, [sp, #0]
 8005b44:	68b9      	ldr	r1, [r7, #8]
 8005b46:	68f8      	ldr	r0, [r7, #12]
 8005b48:	f000 fa5a 	bl	8006000 <xQueueGenericCreateStatic>
 8005b4c:	61f8      	str	r0, [r7, #28]
 8005b4e:	e008      	b.n	8005b62 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8005b50:	69bb      	ldr	r3, [r7, #24]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d105      	bne.n	8005b62 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8005b56:	2200      	movs	r2, #0
 8005b58:	68b9      	ldr	r1, [r7, #8]
 8005b5a:	68f8      	ldr	r0, [r7, #12]
 8005b5c:	f000 fac8 	bl	80060f0 <xQueueGenericCreate>
 8005b60:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005b62:	69fb      	ldr	r3, [r7, #28]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d00c      	beq.n	8005b82 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d003      	beq.n	8005b76 <osMessageQueueNew+0xd0>
        name = attr->name;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	617b      	str	r3, [r7, #20]
 8005b74:	e001      	b.n	8005b7a <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8005b76:	2300      	movs	r3, #0
 8005b78:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005b7a:	6979      	ldr	r1, [r7, #20]
 8005b7c:	69f8      	ldr	r0, [r7, #28]
 8005b7e:	f000 ff1f 	bl	80069c0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005b82:	69fb      	ldr	r3, [r7, #28]
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	3720      	adds	r7, #32
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd80      	pop	{r7, pc}

08005b8c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b088      	sub	sp, #32
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	60f8      	str	r0, [r7, #12]
 8005b94:	60b9      	str	r1, [r7, #8]
 8005b96:	603b      	str	r3, [r7, #0]
 8005b98:	4613      	mov	r3, r2
 8005b9a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ba4:	f3ef 8305 	mrs	r3, IPSR
 8005ba8:	617b      	str	r3, [r7, #20]
  return(result);
 8005baa:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d028      	beq.n	8005c02 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005bb0:	69bb      	ldr	r3, [r7, #24]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d005      	beq.n	8005bc2 <osMessageQueuePut+0x36>
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d002      	beq.n	8005bc2 <osMessageQueuePut+0x36>
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d003      	beq.n	8005bca <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8005bc2:	f06f 0303 	mvn.w	r3, #3
 8005bc6:	61fb      	str	r3, [r7, #28]
 8005bc8:	e038      	b.n	8005c3c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8005bce:	f107 0210 	add.w	r2, r7, #16
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	68b9      	ldr	r1, [r7, #8]
 8005bd6:	69b8      	ldr	r0, [r7, #24]
 8005bd8:	f000 fbe6 	bl	80063a8 <xQueueGenericSendFromISR>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d003      	beq.n	8005bea <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8005be2:	f06f 0302 	mvn.w	r3, #2
 8005be6:	61fb      	str	r3, [r7, #28]
 8005be8:	e028      	b.n	8005c3c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d025      	beq.n	8005c3c <osMessageQueuePut+0xb0>
 8005bf0:	4b15      	ldr	r3, [pc, #84]	; (8005c48 <osMessageQueuePut+0xbc>)
 8005bf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bf6:	601a      	str	r2, [r3, #0]
 8005bf8:	f3bf 8f4f 	dsb	sy
 8005bfc:	f3bf 8f6f 	isb	sy
 8005c00:	e01c      	b.n	8005c3c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005c02:	69bb      	ldr	r3, [r7, #24]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d002      	beq.n	8005c0e <osMessageQueuePut+0x82>
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d103      	bne.n	8005c16 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8005c0e:	f06f 0303 	mvn.w	r3, #3
 8005c12:	61fb      	str	r3, [r7, #28]
 8005c14:	e012      	b.n	8005c3c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005c16:	2300      	movs	r3, #0
 8005c18:	683a      	ldr	r2, [r7, #0]
 8005c1a:	68b9      	ldr	r1, [r7, #8]
 8005c1c:	69b8      	ldr	r0, [r7, #24]
 8005c1e:	f000 fac5 	bl	80061ac <xQueueGenericSend>
 8005c22:	4603      	mov	r3, r0
 8005c24:	2b01      	cmp	r3, #1
 8005c26:	d009      	beq.n	8005c3c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d003      	beq.n	8005c36 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8005c2e:	f06f 0301 	mvn.w	r3, #1
 8005c32:	61fb      	str	r3, [r7, #28]
 8005c34:	e002      	b.n	8005c3c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8005c36:	f06f 0302 	mvn.w	r3, #2
 8005c3a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005c3c:	69fb      	ldr	r3, [r7, #28]
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3720      	adds	r7, #32
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}
 8005c46:	bf00      	nop
 8005c48:	e000ed04 	.word	0xe000ed04

08005c4c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b088      	sub	sp, #32
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	607a      	str	r2, [r7, #4]
 8005c58:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c62:	f3ef 8305 	mrs	r3, IPSR
 8005c66:	617b      	str	r3, [r7, #20]
  return(result);
 8005c68:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d028      	beq.n	8005cc0 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005c6e:	69bb      	ldr	r3, [r7, #24]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d005      	beq.n	8005c80 <osMessageQueueGet+0x34>
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d002      	beq.n	8005c80 <osMessageQueueGet+0x34>
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d003      	beq.n	8005c88 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8005c80:	f06f 0303 	mvn.w	r3, #3
 8005c84:	61fb      	str	r3, [r7, #28]
 8005c86:	e037      	b.n	8005cf8 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005c8c:	f107 0310 	add.w	r3, r7, #16
 8005c90:	461a      	mov	r2, r3
 8005c92:	68b9      	ldr	r1, [r7, #8]
 8005c94:	69b8      	ldr	r0, [r7, #24]
 8005c96:	f000 fd03 	bl	80066a0 <xQueueReceiveFromISR>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d003      	beq.n	8005ca8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8005ca0:	f06f 0302 	mvn.w	r3, #2
 8005ca4:	61fb      	str	r3, [r7, #28]
 8005ca6:	e027      	b.n	8005cf8 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d024      	beq.n	8005cf8 <osMessageQueueGet+0xac>
 8005cae:	4b15      	ldr	r3, [pc, #84]	; (8005d04 <osMessageQueueGet+0xb8>)
 8005cb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cb4:	601a      	str	r2, [r3, #0]
 8005cb6:	f3bf 8f4f 	dsb	sy
 8005cba:	f3bf 8f6f 	isb	sy
 8005cbe:	e01b      	b.n	8005cf8 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005cc0:	69bb      	ldr	r3, [r7, #24]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d002      	beq.n	8005ccc <osMessageQueueGet+0x80>
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d103      	bne.n	8005cd4 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8005ccc:	f06f 0303 	mvn.w	r3, #3
 8005cd0:	61fb      	str	r3, [r7, #28]
 8005cd2:	e011      	b.n	8005cf8 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005cd4:	683a      	ldr	r2, [r7, #0]
 8005cd6:	68b9      	ldr	r1, [r7, #8]
 8005cd8:	69b8      	ldr	r0, [r7, #24]
 8005cda:	f000 fc01 	bl	80064e0 <xQueueReceive>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d009      	beq.n	8005cf8 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d003      	beq.n	8005cf2 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8005cea:	f06f 0301 	mvn.w	r3, #1
 8005cee:	61fb      	str	r3, [r7, #28]
 8005cf0:	e002      	b.n	8005cf8 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8005cf2:	f06f 0302 	mvn.w	r3, #2
 8005cf6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005cf8:	69fb      	ldr	r3, [r7, #28]
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3720      	adds	r7, #32
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
 8005d02:	bf00      	nop
 8005d04:	e000ed04 	.word	0xe000ed04

08005d08 <osMessageQueueGetCapacity>:

uint32_t osMessageQueueGetCapacity (osMessageQueueId_t mq_id) {
 8005d08:	b480      	push	{r7}
 8005d0a:	b085      	sub	sp, #20
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  StaticQueue_t *mq = (StaticQueue_t *)mq_id;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	60bb      	str	r3, [r7, #8]
  uint32_t capacity;

  if (mq == NULL) {
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d102      	bne.n	8005d20 <osMessageQueueGetCapacity+0x18>
    capacity = 0U;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	60fb      	str	r3, [r7, #12]
 8005d1e:	e002      	b.n	8005d26 <osMessageQueueGetCapacity+0x1e>
  } else {
    /* capacity = pxQueue->uxLength */
    capacity = mq->uxDummy4[1];
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d24:	60fb      	str	r3, [r7, #12]
  }

  return (capacity);
 8005d26:	68fb      	ldr	r3, [r7, #12]
}
 8005d28:	4618      	mov	r0, r3
 8005d2a:	3714      	adds	r7, #20
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d32:	4770      	bx	lr

08005d34 <osMessageQueueGetMsgSize>:

uint32_t osMessageQueueGetMsgSize (osMessageQueueId_t mq_id) {
 8005d34:	b480      	push	{r7}
 8005d36:	b085      	sub	sp, #20
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  StaticQueue_t *mq = (StaticQueue_t *)mq_id;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	60bb      	str	r3, [r7, #8]
  uint32_t size;

  if (mq == NULL) {
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d102      	bne.n	8005d4c <osMessageQueueGetMsgSize+0x18>
    size = 0U;
 8005d46:	2300      	movs	r3, #0
 8005d48:	60fb      	str	r3, [r7, #12]
 8005d4a:	e002      	b.n	8005d52 <osMessageQueueGetMsgSize+0x1e>
  } else {
    /* size = pxQueue->uxItemSize */
    size = mq->uxDummy4[2];
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d50:	60fb      	str	r3, [r7, #12]
  }

  return (size);
 8005d52:	68fb      	ldr	r3, [r7, #12]
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3714      	adds	r7, #20
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr

08005d60 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005d60:	b480      	push	{r7}
 8005d62:	b085      	sub	sp, #20
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	60f8      	str	r0, [r7, #12]
 8005d68:	60b9      	str	r1, [r7, #8]
 8005d6a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	4a07      	ldr	r2, [pc, #28]	; (8005d8c <vApplicationGetIdleTaskMemory+0x2c>)
 8005d70:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	4a06      	ldr	r2, [pc, #24]	; (8005d90 <vApplicationGetIdleTaskMemory+0x30>)
 8005d76:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2280      	movs	r2, #128	; 0x80
 8005d7c:	601a      	str	r2, [r3, #0]
}
 8005d7e:	bf00      	nop
 8005d80:	3714      	adds	r7, #20
 8005d82:	46bd      	mov	sp, r7
 8005d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d88:	4770      	bx	lr
 8005d8a:	bf00      	nop
 8005d8c:	20000368 	.word	0x20000368
 8005d90:	20000420 	.word	0x20000420

08005d94 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005d94:	b480      	push	{r7}
 8005d96:	b085      	sub	sp, #20
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	4a07      	ldr	r2, [pc, #28]	; (8005dc0 <vApplicationGetTimerTaskMemory+0x2c>)
 8005da4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	4a06      	ldr	r2, [pc, #24]	; (8005dc4 <vApplicationGetTimerTaskMemory+0x30>)
 8005daa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005db2:	601a      	str	r2, [r3, #0]
}
 8005db4:	bf00      	nop
 8005db6:	3714      	adds	r7, #20
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr
 8005dc0:	20000620 	.word	0x20000620
 8005dc4:	200006d8 	.word	0x200006d8

08005dc8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f103 0208 	add.w	r2, r3, #8
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f04f 32ff 	mov.w	r2, #4294967295
 8005de0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f103 0208 	add.w	r2, r3, #8
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	f103 0208 	add.w	r2, r3, #8
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005dfc:	bf00      	nop
 8005dfe:	370c      	adds	r7, #12
 8005e00:	46bd      	mov	sp, r7
 8005e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e06:	4770      	bx	lr

08005e08 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b083      	sub	sp, #12
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005e16:	bf00      	nop
 8005e18:	370c      	adds	r7, #12
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e20:	4770      	bx	lr

08005e22 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005e22:	b480      	push	{r7}
 8005e24:	b085      	sub	sp, #20
 8005e26:	af00      	add	r7, sp, #0
 8005e28:	6078      	str	r0, [r7, #4]
 8005e2a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	68fa      	ldr	r2, [r7, #12]
 8005e36:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	689a      	ldr	r2, [r3, #8]
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	683a      	ldr	r2, [r7, #0]
 8005e46:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	683a      	ldr	r2, [r7, #0]
 8005e4c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	1c5a      	adds	r2, r3, #1
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	601a      	str	r2, [r3, #0]
}
 8005e5e:	bf00      	nop
 8005e60:	3714      	adds	r7, #20
 8005e62:	46bd      	mov	sp, r7
 8005e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e68:	4770      	bx	lr

08005e6a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005e6a:	b480      	push	{r7}
 8005e6c:	b085      	sub	sp, #20
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	6078      	str	r0, [r7, #4]
 8005e72:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e80:	d103      	bne.n	8005e8a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	691b      	ldr	r3, [r3, #16]
 8005e86:	60fb      	str	r3, [r7, #12]
 8005e88:	e00c      	b.n	8005ea4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	3308      	adds	r3, #8
 8005e8e:	60fb      	str	r3, [r7, #12]
 8005e90:	e002      	b.n	8005e98 <vListInsert+0x2e>
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	60fb      	str	r3, [r7, #12]
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	68ba      	ldr	r2, [r7, #8]
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d2f6      	bcs.n	8005e92 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	685a      	ldr	r2, [r3, #4]
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	683a      	ldr	r2, [r7, #0]
 8005eb2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	68fa      	ldr	r2, [r7, #12]
 8005eb8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	683a      	ldr	r2, [r7, #0]
 8005ebe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	687a      	ldr	r2, [r7, #4]
 8005ec4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	1c5a      	adds	r2, r3, #1
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	601a      	str	r2, [r3, #0]
}
 8005ed0:	bf00      	nop
 8005ed2:	3714      	adds	r7, #20
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eda:	4770      	bx	lr

08005edc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005edc:	b480      	push	{r7}
 8005ede:	b085      	sub	sp, #20
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	691b      	ldr	r3, [r3, #16]
 8005ee8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	687a      	ldr	r2, [r7, #4]
 8005ef0:	6892      	ldr	r2, [r2, #8]
 8005ef2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	687a      	ldr	r2, [r7, #4]
 8005efa:	6852      	ldr	r2, [r2, #4]
 8005efc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	687a      	ldr	r2, [r7, #4]
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d103      	bne.n	8005f10 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	689a      	ldr	r2, [r3, #8]
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	1e5a      	subs	r2, r3, #1
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
}
 8005f24:	4618      	mov	r0, r3
 8005f26:	3714      	adds	r7, #20
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2e:	4770      	bx	lr

08005f30 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b084      	sub	sp, #16
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
 8005f38:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d10a      	bne.n	8005f5a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f48:	f383 8811 	msr	BASEPRI, r3
 8005f4c:	f3bf 8f6f 	isb	sy
 8005f50:	f3bf 8f4f 	dsb	sy
 8005f54:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005f56:	bf00      	nop
 8005f58:	e7fe      	b.n	8005f58 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005f5a:	f002 f933 	bl	80081c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f66:	68f9      	ldr	r1, [r7, #12]
 8005f68:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005f6a:	fb01 f303 	mul.w	r3, r1, r3
 8005f6e:	441a      	add	r2, r3
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2200      	movs	r2, #0
 8005f78:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f8a:	3b01      	subs	r3, #1
 8005f8c:	68f9      	ldr	r1, [r7, #12]
 8005f8e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005f90:	fb01 f303 	mul.w	r3, r1, r3
 8005f94:	441a      	add	r2, r3
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	22ff      	movs	r2, #255	; 0xff
 8005f9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	22ff      	movs	r2, #255	; 0xff
 8005fa6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d114      	bne.n	8005fda <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	691b      	ldr	r3, [r3, #16]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d01a      	beq.n	8005fee <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	3310      	adds	r3, #16
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	f001 f9e3 	bl	8007388 <xTaskRemoveFromEventList>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d012      	beq.n	8005fee <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005fc8:	4b0c      	ldr	r3, [pc, #48]	; (8005ffc <xQueueGenericReset+0xcc>)
 8005fca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fce:	601a      	str	r2, [r3, #0]
 8005fd0:	f3bf 8f4f 	dsb	sy
 8005fd4:	f3bf 8f6f 	isb	sy
 8005fd8:	e009      	b.n	8005fee <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	3310      	adds	r3, #16
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f7ff fef2 	bl	8005dc8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	3324      	adds	r3, #36	; 0x24
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f7ff feed 	bl	8005dc8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005fee:	f002 f919 	bl	8008224 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005ff2:	2301      	movs	r3, #1
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	3710      	adds	r7, #16
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}
 8005ffc:	e000ed04 	.word	0xe000ed04

08006000 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006000:	b580      	push	{r7, lr}
 8006002:	b08e      	sub	sp, #56	; 0x38
 8006004:	af02      	add	r7, sp, #8
 8006006:	60f8      	str	r0, [r7, #12]
 8006008:	60b9      	str	r1, [r7, #8]
 800600a:	607a      	str	r2, [r7, #4]
 800600c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d10a      	bne.n	800602a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006018:	f383 8811 	msr	BASEPRI, r3
 800601c:	f3bf 8f6f 	isb	sy
 8006020:	f3bf 8f4f 	dsb	sy
 8006024:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006026:	bf00      	nop
 8006028:	e7fe      	b.n	8006028 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d10a      	bne.n	8006046 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006030:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006034:	f383 8811 	msr	BASEPRI, r3
 8006038:	f3bf 8f6f 	isb	sy
 800603c:	f3bf 8f4f 	dsb	sy
 8006040:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006042:	bf00      	nop
 8006044:	e7fe      	b.n	8006044 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d002      	beq.n	8006052 <xQueueGenericCreateStatic+0x52>
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d001      	beq.n	8006056 <xQueueGenericCreateStatic+0x56>
 8006052:	2301      	movs	r3, #1
 8006054:	e000      	b.n	8006058 <xQueueGenericCreateStatic+0x58>
 8006056:	2300      	movs	r3, #0
 8006058:	2b00      	cmp	r3, #0
 800605a:	d10a      	bne.n	8006072 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800605c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006060:	f383 8811 	msr	BASEPRI, r3
 8006064:	f3bf 8f6f 	isb	sy
 8006068:	f3bf 8f4f 	dsb	sy
 800606c:	623b      	str	r3, [r7, #32]
}
 800606e:	bf00      	nop
 8006070:	e7fe      	b.n	8006070 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d102      	bne.n	800607e <xQueueGenericCreateStatic+0x7e>
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d101      	bne.n	8006082 <xQueueGenericCreateStatic+0x82>
 800607e:	2301      	movs	r3, #1
 8006080:	e000      	b.n	8006084 <xQueueGenericCreateStatic+0x84>
 8006082:	2300      	movs	r3, #0
 8006084:	2b00      	cmp	r3, #0
 8006086:	d10a      	bne.n	800609e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006088:	f04f 0350 	mov.w	r3, #80	; 0x50
 800608c:	f383 8811 	msr	BASEPRI, r3
 8006090:	f3bf 8f6f 	isb	sy
 8006094:	f3bf 8f4f 	dsb	sy
 8006098:	61fb      	str	r3, [r7, #28]
}
 800609a:	bf00      	nop
 800609c:	e7fe      	b.n	800609c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800609e:	2350      	movs	r3, #80	; 0x50
 80060a0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	2b50      	cmp	r3, #80	; 0x50
 80060a6:	d00a      	beq.n	80060be <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80060a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060ac:	f383 8811 	msr	BASEPRI, r3
 80060b0:	f3bf 8f6f 	isb	sy
 80060b4:	f3bf 8f4f 	dsb	sy
 80060b8:	61bb      	str	r3, [r7, #24]
}
 80060ba:	bf00      	nop
 80060bc:	e7fe      	b.n	80060bc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80060be:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80060c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d00d      	beq.n	80060e6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80060ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060cc:	2201      	movs	r2, #1
 80060ce:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80060d2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80060d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060d8:	9300      	str	r3, [sp, #0]
 80060da:	4613      	mov	r3, r2
 80060dc:	687a      	ldr	r2, [r7, #4]
 80060de:	68b9      	ldr	r1, [r7, #8]
 80060e0:	68f8      	ldr	r0, [r7, #12]
 80060e2:	f000 f83f 	bl	8006164 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80060e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3730      	adds	r7, #48	; 0x30
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}

080060f0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b08a      	sub	sp, #40	; 0x28
 80060f4:	af02      	add	r7, sp, #8
 80060f6:	60f8      	str	r0, [r7, #12]
 80060f8:	60b9      	str	r1, [r7, #8]
 80060fa:	4613      	mov	r3, r2
 80060fc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d10a      	bne.n	800611a <xQueueGenericCreate+0x2a>
	__asm volatile
 8006104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006108:	f383 8811 	msr	BASEPRI, r3
 800610c:	f3bf 8f6f 	isb	sy
 8006110:	f3bf 8f4f 	dsb	sy
 8006114:	613b      	str	r3, [r7, #16]
}
 8006116:	bf00      	nop
 8006118:	e7fe      	b.n	8006118 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	68ba      	ldr	r2, [r7, #8]
 800611e:	fb02 f303 	mul.w	r3, r2, r3
 8006122:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006124:	69fb      	ldr	r3, [r7, #28]
 8006126:	3350      	adds	r3, #80	; 0x50
 8006128:	4618      	mov	r0, r3
 800612a:	f002 f96d 	bl	8008408 <pvPortMalloc>
 800612e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006130:	69bb      	ldr	r3, [r7, #24]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d011      	beq.n	800615a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006136:	69bb      	ldr	r3, [r7, #24]
 8006138:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	3350      	adds	r3, #80	; 0x50
 800613e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006140:	69bb      	ldr	r3, [r7, #24]
 8006142:	2200      	movs	r2, #0
 8006144:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006148:	79fa      	ldrb	r2, [r7, #7]
 800614a:	69bb      	ldr	r3, [r7, #24]
 800614c:	9300      	str	r3, [sp, #0]
 800614e:	4613      	mov	r3, r2
 8006150:	697a      	ldr	r2, [r7, #20]
 8006152:	68b9      	ldr	r1, [r7, #8]
 8006154:	68f8      	ldr	r0, [r7, #12]
 8006156:	f000 f805 	bl	8006164 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800615a:	69bb      	ldr	r3, [r7, #24]
	}
 800615c:	4618      	mov	r0, r3
 800615e:	3720      	adds	r7, #32
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}

08006164 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b084      	sub	sp, #16
 8006168:	af00      	add	r7, sp, #0
 800616a:	60f8      	str	r0, [r7, #12]
 800616c:	60b9      	str	r1, [r7, #8]
 800616e:	607a      	str	r2, [r7, #4]
 8006170:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d103      	bne.n	8006180 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006178:	69bb      	ldr	r3, [r7, #24]
 800617a:	69ba      	ldr	r2, [r7, #24]
 800617c:	601a      	str	r2, [r3, #0]
 800617e:	e002      	b.n	8006186 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006180:	69bb      	ldr	r3, [r7, #24]
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006186:	69bb      	ldr	r3, [r7, #24]
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800618c:	69bb      	ldr	r3, [r7, #24]
 800618e:	68ba      	ldr	r2, [r7, #8]
 8006190:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006192:	2101      	movs	r1, #1
 8006194:	69b8      	ldr	r0, [r7, #24]
 8006196:	f7ff fecb 	bl	8005f30 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800619a:	69bb      	ldr	r3, [r7, #24]
 800619c:	78fa      	ldrb	r2, [r7, #3]
 800619e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80061a2:	bf00      	nop
 80061a4:	3710      	adds	r7, #16
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}
	...

080061ac <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b08e      	sub	sp, #56	; 0x38
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	60f8      	str	r0, [r7, #12]
 80061b4:	60b9      	str	r1, [r7, #8]
 80061b6:	607a      	str	r2, [r7, #4]
 80061b8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80061ba:	2300      	movs	r3, #0
 80061bc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80061c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d10a      	bne.n	80061de <xQueueGenericSend+0x32>
	__asm volatile
 80061c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061cc:	f383 8811 	msr	BASEPRI, r3
 80061d0:	f3bf 8f6f 	isb	sy
 80061d4:	f3bf 8f4f 	dsb	sy
 80061d8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80061da:	bf00      	nop
 80061dc:	e7fe      	b.n	80061dc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d103      	bne.n	80061ec <xQueueGenericSend+0x40>
 80061e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d101      	bne.n	80061f0 <xQueueGenericSend+0x44>
 80061ec:	2301      	movs	r3, #1
 80061ee:	e000      	b.n	80061f2 <xQueueGenericSend+0x46>
 80061f0:	2300      	movs	r3, #0
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d10a      	bne.n	800620c <xQueueGenericSend+0x60>
	__asm volatile
 80061f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061fa:	f383 8811 	msr	BASEPRI, r3
 80061fe:	f3bf 8f6f 	isb	sy
 8006202:	f3bf 8f4f 	dsb	sy
 8006206:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006208:	bf00      	nop
 800620a:	e7fe      	b.n	800620a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	2b02      	cmp	r3, #2
 8006210:	d103      	bne.n	800621a <xQueueGenericSend+0x6e>
 8006212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006214:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006216:	2b01      	cmp	r3, #1
 8006218:	d101      	bne.n	800621e <xQueueGenericSend+0x72>
 800621a:	2301      	movs	r3, #1
 800621c:	e000      	b.n	8006220 <xQueueGenericSend+0x74>
 800621e:	2300      	movs	r3, #0
 8006220:	2b00      	cmp	r3, #0
 8006222:	d10a      	bne.n	800623a <xQueueGenericSend+0x8e>
	__asm volatile
 8006224:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006228:	f383 8811 	msr	BASEPRI, r3
 800622c:	f3bf 8f6f 	isb	sy
 8006230:	f3bf 8f4f 	dsb	sy
 8006234:	623b      	str	r3, [r7, #32]
}
 8006236:	bf00      	nop
 8006238:	e7fe      	b.n	8006238 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800623a:	f001 fa67 	bl	800770c <xTaskGetSchedulerState>
 800623e:	4603      	mov	r3, r0
 8006240:	2b00      	cmp	r3, #0
 8006242:	d102      	bne.n	800624a <xQueueGenericSend+0x9e>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d101      	bne.n	800624e <xQueueGenericSend+0xa2>
 800624a:	2301      	movs	r3, #1
 800624c:	e000      	b.n	8006250 <xQueueGenericSend+0xa4>
 800624e:	2300      	movs	r3, #0
 8006250:	2b00      	cmp	r3, #0
 8006252:	d10a      	bne.n	800626a <xQueueGenericSend+0xbe>
	__asm volatile
 8006254:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006258:	f383 8811 	msr	BASEPRI, r3
 800625c:	f3bf 8f6f 	isb	sy
 8006260:	f3bf 8f4f 	dsb	sy
 8006264:	61fb      	str	r3, [r7, #28]
}
 8006266:	bf00      	nop
 8006268:	e7fe      	b.n	8006268 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800626a:	f001 ffab 	bl	80081c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800626e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006270:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006274:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006276:	429a      	cmp	r2, r3
 8006278:	d302      	bcc.n	8006280 <xQueueGenericSend+0xd4>
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	2b02      	cmp	r3, #2
 800627e:	d129      	bne.n	80062d4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006280:	683a      	ldr	r2, [r7, #0]
 8006282:	68b9      	ldr	r1, [r7, #8]
 8006284:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006286:	f000 fa8b 	bl	80067a0 <prvCopyDataToQueue>
 800628a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800628c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800628e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006290:	2b00      	cmp	r3, #0
 8006292:	d010      	beq.n	80062b6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006296:	3324      	adds	r3, #36	; 0x24
 8006298:	4618      	mov	r0, r3
 800629a:	f001 f875 	bl	8007388 <xTaskRemoveFromEventList>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d013      	beq.n	80062cc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80062a4:	4b3f      	ldr	r3, [pc, #252]	; (80063a4 <xQueueGenericSend+0x1f8>)
 80062a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062aa:	601a      	str	r2, [r3, #0]
 80062ac:	f3bf 8f4f 	dsb	sy
 80062b0:	f3bf 8f6f 	isb	sy
 80062b4:	e00a      	b.n	80062cc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80062b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d007      	beq.n	80062cc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80062bc:	4b39      	ldr	r3, [pc, #228]	; (80063a4 <xQueueGenericSend+0x1f8>)
 80062be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062c2:	601a      	str	r2, [r3, #0]
 80062c4:	f3bf 8f4f 	dsb	sy
 80062c8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80062cc:	f001 ffaa 	bl	8008224 <vPortExitCritical>
				return pdPASS;
 80062d0:	2301      	movs	r3, #1
 80062d2:	e063      	b.n	800639c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d103      	bne.n	80062e2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80062da:	f001 ffa3 	bl	8008224 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80062de:	2300      	movs	r3, #0
 80062e0:	e05c      	b.n	800639c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80062e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d106      	bne.n	80062f6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80062e8:	f107 0314 	add.w	r3, r7, #20
 80062ec:	4618      	mov	r0, r3
 80062ee:	f001 f8af 	bl	8007450 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80062f2:	2301      	movs	r3, #1
 80062f4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80062f6:	f001 ff95 	bl	8008224 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80062fa:	f000 fe1b 	bl	8006f34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80062fe:	f001 ff61 	bl	80081c4 <vPortEnterCritical>
 8006302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006304:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006308:	b25b      	sxtb	r3, r3
 800630a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800630e:	d103      	bne.n	8006318 <xQueueGenericSend+0x16c>
 8006310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006312:	2200      	movs	r2, #0
 8006314:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006318:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800631a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800631e:	b25b      	sxtb	r3, r3
 8006320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006324:	d103      	bne.n	800632e <xQueueGenericSend+0x182>
 8006326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006328:	2200      	movs	r2, #0
 800632a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800632e:	f001 ff79 	bl	8008224 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006332:	1d3a      	adds	r2, r7, #4
 8006334:	f107 0314 	add.w	r3, r7, #20
 8006338:	4611      	mov	r1, r2
 800633a:	4618      	mov	r0, r3
 800633c:	f001 f89e 	bl	800747c <xTaskCheckForTimeOut>
 8006340:	4603      	mov	r3, r0
 8006342:	2b00      	cmp	r3, #0
 8006344:	d124      	bne.n	8006390 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006346:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006348:	f000 fb22 	bl	8006990 <prvIsQueueFull>
 800634c:	4603      	mov	r3, r0
 800634e:	2b00      	cmp	r3, #0
 8006350:	d018      	beq.n	8006384 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006354:	3310      	adds	r3, #16
 8006356:	687a      	ldr	r2, [r7, #4]
 8006358:	4611      	mov	r1, r2
 800635a:	4618      	mov	r0, r3
 800635c:	f000 ffc4 	bl	80072e8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006360:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006362:	f000 faad 	bl	80068c0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006366:	f000 fdf3 	bl	8006f50 <xTaskResumeAll>
 800636a:	4603      	mov	r3, r0
 800636c:	2b00      	cmp	r3, #0
 800636e:	f47f af7c 	bne.w	800626a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006372:	4b0c      	ldr	r3, [pc, #48]	; (80063a4 <xQueueGenericSend+0x1f8>)
 8006374:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006378:	601a      	str	r2, [r3, #0]
 800637a:	f3bf 8f4f 	dsb	sy
 800637e:	f3bf 8f6f 	isb	sy
 8006382:	e772      	b.n	800626a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006384:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006386:	f000 fa9b 	bl	80068c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800638a:	f000 fde1 	bl	8006f50 <xTaskResumeAll>
 800638e:	e76c      	b.n	800626a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006390:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006392:	f000 fa95 	bl	80068c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006396:	f000 fddb 	bl	8006f50 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800639a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800639c:	4618      	mov	r0, r3
 800639e:	3738      	adds	r7, #56	; 0x38
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}
 80063a4:	e000ed04 	.word	0xe000ed04

080063a8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b090      	sub	sp, #64	; 0x40
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	60f8      	str	r0, [r7, #12]
 80063b0:	60b9      	str	r1, [r7, #8]
 80063b2:	607a      	str	r2, [r7, #4]
 80063b4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80063ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d10a      	bne.n	80063d6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80063c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063c4:	f383 8811 	msr	BASEPRI, r3
 80063c8:	f3bf 8f6f 	isb	sy
 80063cc:	f3bf 8f4f 	dsb	sy
 80063d0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80063d2:	bf00      	nop
 80063d4:	e7fe      	b.n	80063d4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d103      	bne.n	80063e4 <xQueueGenericSendFromISR+0x3c>
 80063dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d101      	bne.n	80063e8 <xQueueGenericSendFromISR+0x40>
 80063e4:	2301      	movs	r3, #1
 80063e6:	e000      	b.n	80063ea <xQueueGenericSendFromISR+0x42>
 80063e8:	2300      	movs	r3, #0
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d10a      	bne.n	8006404 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80063ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063f2:	f383 8811 	msr	BASEPRI, r3
 80063f6:	f3bf 8f6f 	isb	sy
 80063fa:	f3bf 8f4f 	dsb	sy
 80063fe:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006400:	bf00      	nop
 8006402:	e7fe      	b.n	8006402 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	2b02      	cmp	r3, #2
 8006408:	d103      	bne.n	8006412 <xQueueGenericSendFromISR+0x6a>
 800640a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800640c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800640e:	2b01      	cmp	r3, #1
 8006410:	d101      	bne.n	8006416 <xQueueGenericSendFromISR+0x6e>
 8006412:	2301      	movs	r3, #1
 8006414:	e000      	b.n	8006418 <xQueueGenericSendFromISR+0x70>
 8006416:	2300      	movs	r3, #0
 8006418:	2b00      	cmp	r3, #0
 800641a:	d10a      	bne.n	8006432 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800641c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006420:	f383 8811 	msr	BASEPRI, r3
 8006424:	f3bf 8f6f 	isb	sy
 8006428:	f3bf 8f4f 	dsb	sy
 800642c:	623b      	str	r3, [r7, #32]
}
 800642e:	bf00      	nop
 8006430:	e7fe      	b.n	8006430 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006432:	f001 ffa9 	bl	8008388 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006436:	f3ef 8211 	mrs	r2, BASEPRI
 800643a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800643e:	f383 8811 	msr	BASEPRI, r3
 8006442:	f3bf 8f6f 	isb	sy
 8006446:	f3bf 8f4f 	dsb	sy
 800644a:	61fa      	str	r2, [r7, #28]
 800644c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800644e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006450:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006454:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006458:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800645a:	429a      	cmp	r2, r3
 800645c:	d302      	bcc.n	8006464 <xQueueGenericSendFromISR+0xbc>
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	2b02      	cmp	r3, #2
 8006462:	d12f      	bne.n	80064c4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006464:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006466:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800646a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800646e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006472:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006474:	683a      	ldr	r2, [r7, #0]
 8006476:	68b9      	ldr	r1, [r7, #8]
 8006478:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800647a:	f000 f991 	bl	80067a0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800647e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006482:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006486:	d112      	bne.n	80064ae <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006488:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800648a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800648c:	2b00      	cmp	r3, #0
 800648e:	d016      	beq.n	80064be <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006490:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006492:	3324      	adds	r3, #36	; 0x24
 8006494:	4618      	mov	r0, r3
 8006496:	f000 ff77 	bl	8007388 <xTaskRemoveFromEventList>
 800649a:	4603      	mov	r3, r0
 800649c:	2b00      	cmp	r3, #0
 800649e:	d00e      	beq.n	80064be <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d00b      	beq.n	80064be <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2201      	movs	r2, #1
 80064aa:	601a      	str	r2, [r3, #0]
 80064ac:	e007      	b.n	80064be <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80064ae:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80064b2:	3301      	adds	r3, #1
 80064b4:	b2db      	uxtb	r3, r3
 80064b6:	b25a      	sxtb	r2, r3
 80064b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80064be:	2301      	movs	r3, #1
 80064c0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80064c2:	e001      	b.n	80064c8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80064c4:	2300      	movs	r3, #0
 80064c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80064c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064ca:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80064d2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80064d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3740      	adds	r7, #64	; 0x40
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}
	...

080064e0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b08c      	sub	sp, #48	; 0x30
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	60f8      	str	r0, [r7, #12]
 80064e8:	60b9      	str	r1, [r7, #8]
 80064ea:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80064ec:	2300      	movs	r3, #0
 80064ee:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80064f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d10a      	bne.n	8006510 <xQueueReceive+0x30>
	__asm volatile
 80064fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064fe:	f383 8811 	msr	BASEPRI, r3
 8006502:	f3bf 8f6f 	isb	sy
 8006506:	f3bf 8f4f 	dsb	sy
 800650a:	623b      	str	r3, [r7, #32]
}
 800650c:	bf00      	nop
 800650e:	e7fe      	b.n	800650e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d103      	bne.n	800651e <xQueueReceive+0x3e>
 8006516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800651a:	2b00      	cmp	r3, #0
 800651c:	d101      	bne.n	8006522 <xQueueReceive+0x42>
 800651e:	2301      	movs	r3, #1
 8006520:	e000      	b.n	8006524 <xQueueReceive+0x44>
 8006522:	2300      	movs	r3, #0
 8006524:	2b00      	cmp	r3, #0
 8006526:	d10a      	bne.n	800653e <xQueueReceive+0x5e>
	__asm volatile
 8006528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800652c:	f383 8811 	msr	BASEPRI, r3
 8006530:	f3bf 8f6f 	isb	sy
 8006534:	f3bf 8f4f 	dsb	sy
 8006538:	61fb      	str	r3, [r7, #28]
}
 800653a:	bf00      	nop
 800653c:	e7fe      	b.n	800653c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800653e:	f001 f8e5 	bl	800770c <xTaskGetSchedulerState>
 8006542:	4603      	mov	r3, r0
 8006544:	2b00      	cmp	r3, #0
 8006546:	d102      	bne.n	800654e <xQueueReceive+0x6e>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d101      	bne.n	8006552 <xQueueReceive+0x72>
 800654e:	2301      	movs	r3, #1
 8006550:	e000      	b.n	8006554 <xQueueReceive+0x74>
 8006552:	2300      	movs	r3, #0
 8006554:	2b00      	cmp	r3, #0
 8006556:	d10a      	bne.n	800656e <xQueueReceive+0x8e>
	__asm volatile
 8006558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800655c:	f383 8811 	msr	BASEPRI, r3
 8006560:	f3bf 8f6f 	isb	sy
 8006564:	f3bf 8f4f 	dsb	sy
 8006568:	61bb      	str	r3, [r7, #24]
}
 800656a:	bf00      	nop
 800656c:	e7fe      	b.n	800656c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800656e:	f001 fe29 	bl	80081c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006576:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657a:	2b00      	cmp	r3, #0
 800657c:	d01f      	beq.n	80065be <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800657e:	68b9      	ldr	r1, [r7, #8]
 8006580:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006582:	f000 f977 	bl	8006874 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006588:	1e5a      	subs	r2, r3, #1
 800658a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800658c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800658e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006590:	691b      	ldr	r3, [r3, #16]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d00f      	beq.n	80065b6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006598:	3310      	adds	r3, #16
 800659a:	4618      	mov	r0, r3
 800659c:	f000 fef4 	bl	8007388 <xTaskRemoveFromEventList>
 80065a0:	4603      	mov	r3, r0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d007      	beq.n	80065b6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80065a6:	4b3d      	ldr	r3, [pc, #244]	; (800669c <xQueueReceive+0x1bc>)
 80065a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065ac:	601a      	str	r2, [r3, #0]
 80065ae:	f3bf 8f4f 	dsb	sy
 80065b2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80065b6:	f001 fe35 	bl	8008224 <vPortExitCritical>
				return pdPASS;
 80065ba:	2301      	movs	r3, #1
 80065bc:	e069      	b.n	8006692 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d103      	bne.n	80065cc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80065c4:	f001 fe2e 	bl	8008224 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80065c8:	2300      	movs	r3, #0
 80065ca:	e062      	b.n	8006692 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80065cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d106      	bne.n	80065e0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80065d2:	f107 0310 	add.w	r3, r7, #16
 80065d6:	4618      	mov	r0, r3
 80065d8:	f000 ff3a 	bl	8007450 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80065dc:	2301      	movs	r3, #1
 80065de:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80065e0:	f001 fe20 	bl	8008224 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80065e4:	f000 fca6 	bl	8006f34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80065e8:	f001 fdec 	bl	80081c4 <vPortEnterCritical>
 80065ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065ee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80065f2:	b25b      	sxtb	r3, r3
 80065f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065f8:	d103      	bne.n	8006602 <xQueueReceive+0x122>
 80065fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065fc:	2200      	movs	r2, #0
 80065fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006604:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006608:	b25b      	sxtb	r3, r3
 800660a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800660e:	d103      	bne.n	8006618 <xQueueReceive+0x138>
 8006610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006612:	2200      	movs	r2, #0
 8006614:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006618:	f001 fe04 	bl	8008224 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800661c:	1d3a      	adds	r2, r7, #4
 800661e:	f107 0310 	add.w	r3, r7, #16
 8006622:	4611      	mov	r1, r2
 8006624:	4618      	mov	r0, r3
 8006626:	f000 ff29 	bl	800747c <xTaskCheckForTimeOut>
 800662a:	4603      	mov	r3, r0
 800662c:	2b00      	cmp	r3, #0
 800662e:	d123      	bne.n	8006678 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006630:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006632:	f000 f997 	bl	8006964 <prvIsQueueEmpty>
 8006636:	4603      	mov	r3, r0
 8006638:	2b00      	cmp	r3, #0
 800663a:	d017      	beq.n	800666c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800663c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800663e:	3324      	adds	r3, #36	; 0x24
 8006640:	687a      	ldr	r2, [r7, #4]
 8006642:	4611      	mov	r1, r2
 8006644:	4618      	mov	r0, r3
 8006646:	f000 fe4f 	bl	80072e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800664a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800664c:	f000 f938 	bl	80068c0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006650:	f000 fc7e 	bl	8006f50 <xTaskResumeAll>
 8006654:	4603      	mov	r3, r0
 8006656:	2b00      	cmp	r3, #0
 8006658:	d189      	bne.n	800656e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800665a:	4b10      	ldr	r3, [pc, #64]	; (800669c <xQueueReceive+0x1bc>)
 800665c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006660:	601a      	str	r2, [r3, #0]
 8006662:	f3bf 8f4f 	dsb	sy
 8006666:	f3bf 8f6f 	isb	sy
 800666a:	e780      	b.n	800656e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800666c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800666e:	f000 f927 	bl	80068c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006672:	f000 fc6d 	bl	8006f50 <xTaskResumeAll>
 8006676:	e77a      	b.n	800656e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006678:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800667a:	f000 f921 	bl	80068c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800667e:	f000 fc67 	bl	8006f50 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006682:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006684:	f000 f96e 	bl	8006964 <prvIsQueueEmpty>
 8006688:	4603      	mov	r3, r0
 800668a:	2b00      	cmp	r3, #0
 800668c:	f43f af6f 	beq.w	800656e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006690:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006692:	4618      	mov	r0, r3
 8006694:	3730      	adds	r7, #48	; 0x30
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
 800669a:	bf00      	nop
 800669c:	e000ed04 	.word	0xe000ed04

080066a0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b08e      	sub	sp, #56	; 0x38
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	60f8      	str	r0, [r7, #12]
 80066a8:	60b9      	str	r1, [r7, #8]
 80066aa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80066b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d10a      	bne.n	80066cc <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80066b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066ba:	f383 8811 	msr	BASEPRI, r3
 80066be:	f3bf 8f6f 	isb	sy
 80066c2:	f3bf 8f4f 	dsb	sy
 80066c6:	623b      	str	r3, [r7, #32]
}
 80066c8:	bf00      	nop
 80066ca:	e7fe      	b.n	80066ca <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d103      	bne.n	80066da <xQueueReceiveFromISR+0x3a>
 80066d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d101      	bne.n	80066de <xQueueReceiveFromISR+0x3e>
 80066da:	2301      	movs	r3, #1
 80066dc:	e000      	b.n	80066e0 <xQueueReceiveFromISR+0x40>
 80066de:	2300      	movs	r3, #0
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d10a      	bne.n	80066fa <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80066e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066e8:	f383 8811 	msr	BASEPRI, r3
 80066ec:	f3bf 8f6f 	isb	sy
 80066f0:	f3bf 8f4f 	dsb	sy
 80066f4:	61fb      	str	r3, [r7, #28]
}
 80066f6:	bf00      	nop
 80066f8:	e7fe      	b.n	80066f8 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80066fa:	f001 fe45 	bl	8008388 <vPortValidateInterruptPriority>
	__asm volatile
 80066fe:	f3ef 8211 	mrs	r2, BASEPRI
 8006702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006706:	f383 8811 	msr	BASEPRI, r3
 800670a:	f3bf 8f6f 	isb	sy
 800670e:	f3bf 8f4f 	dsb	sy
 8006712:	61ba      	str	r2, [r7, #24]
 8006714:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006716:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006718:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800671a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800671c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800671e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006720:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006722:	2b00      	cmp	r3, #0
 8006724:	d02f      	beq.n	8006786 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006728:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800672c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006730:	68b9      	ldr	r1, [r7, #8]
 8006732:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006734:	f000 f89e 	bl	8006874 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800673a:	1e5a      	subs	r2, r3, #1
 800673c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800673e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006740:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006744:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006748:	d112      	bne.n	8006770 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800674a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d016      	beq.n	8006780 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006754:	3310      	adds	r3, #16
 8006756:	4618      	mov	r0, r3
 8006758:	f000 fe16 	bl	8007388 <xTaskRemoveFromEventList>
 800675c:	4603      	mov	r3, r0
 800675e:	2b00      	cmp	r3, #0
 8006760:	d00e      	beq.n	8006780 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d00b      	beq.n	8006780 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2201      	movs	r2, #1
 800676c:	601a      	str	r2, [r3, #0]
 800676e:	e007      	b.n	8006780 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006770:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006774:	3301      	adds	r3, #1
 8006776:	b2db      	uxtb	r3, r3
 8006778:	b25a      	sxtb	r2, r3
 800677a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800677c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006780:	2301      	movs	r3, #1
 8006782:	637b      	str	r3, [r7, #52]	; 0x34
 8006784:	e001      	b.n	800678a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8006786:	2300      	movs	r3, #0
 8006788:	637b      	str	r3, [r7, #52]	; 0x34
 800678a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800678c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800678e:	693b      	ldr	r3, [r7, #16]
 8006790:	f383 8811 	msr	BASEPRI, r3
}
 8006794:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006796:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006798:	4618      	mov	r0, r3
 800679a:	3738      	adds	r7, #56	; 0x38
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}

080067a0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b086      	sub	sp, #24
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	60f8      	str	r0, [r7, #12]
 80067a8:	60b9      	str	r1, [r7, #8]
 80067aa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80067ac:	2300      	movs	r3, #0
 80067ae:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067b4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d10d      	bne.n	80067da <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d14d      	bne.n	8006862 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	689b      	ldr	r3, [r3, #8]
 80067ca:	4618      	mov	r0, r3
 80067cc:	f000 ffbc 	bl	8007748 <xTaskPriorityDisinherit>
 80067d0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2200      	movs	r2, #0
 80067d6:	609a      	str	r2, [r3, #8]
 80067d8:	e043      	b.n	8006862 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d119      	bne.n	8006814 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	6858      	ldr	r0, [r3, #4]
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067e8:	461a      	mov	r2, r3
 80067ea:	68b9      	ldr	r1, [r7, #8]
 80067ec:	f002 fe5b 	bl	80094a6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	685a      	ldr	r2, [r3, #4]
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067f8:	441a      	add	r2, r3
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	685a      	ldr	r2, [r3, #4]
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	429a      	cmp	r2, r3
 8006808:	d32b      	bcc.n	8006862 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681a      	ldr	r2, [r3, #0]
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	605a      	str	r2, [r3, #4]
 8006812:	e026      	b.n	8006862 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	68d8      	ldr	r0, [r3, #12]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800681c:	461a      	mov	r2, r3
 800681e:	68b9      	ldr	r1, [r7, #8]
 8006820:	f002 fe41 	bl	80094a6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	68da      	ldr	r2, [r3, #12]
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800682c:	425b      	negs	r3, r3
 800682e:	441a      	add	r2, r3
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	68da      	ldr	r2, [r3, #12]
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	429a      	cmp	r2, r3
 800683e:	d207      	bcs.n	8006850 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	689a      	ldr	r2, [r3, #8]
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006848:	425b      	negs	r3, r3
 800684a:	441a      	add	r2, r3
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2b02      	cmp	r3, #2
 8006854:	d105      	bne.n	8006862 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d002      	beq.n	8006862 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800685c:	693b      	ldr	r3, [r7, #16]
 800685e:	3b01      	subs	r3, #1
 8006860:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	1c5a      	adds	r2, r3, #1
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800686a:	697b      	ldr	r3, [r7, #20]
}
 800686c:	4618      	mov	r0, r3
 800686e:	3718      	adds	r7, #24
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}

08006874 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b082      	sub	sp, #8
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006882:	2b00      	cmp	r3, #0
 8006884:	d018      	beq.n	80068b8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	68da      	ldr	r2, [r3, #12]
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800688e:	441a      	add	r2, r3
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	68da      	ldr	r2, [r3, #12]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	429a      	cmp	r2, r3
 800689e:	d303      	bcc.n	80068a8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681a      	ldr	r2, [r3, #0]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	68d9      	ldr	r1, [r3, #12]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068b0:	461a      	mov	r2, r3
 80068b2:	6838      	ldr	r0, [r7, #0]
 80068b4:	f002 fdf7 	bl	80094a6 <memcpy>
	}
}
 80068b8:	bf00      	nop
 80068ba:	3708      	adds	r7, #8
 80068bc:	46bd      	mov	sp, r7
 80068be:	bd80      	pop	{r7, pc}

080068c0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b084      	sub	sp, #16
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80068c8:	f001 fc7c 	bl	80081c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80068d2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80068d4:	e011      	b.n	80068fa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d012      	beq.n	8006904 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	3324      	adds	r3, #36	; 0x24
 80068e2:	4618      	mov	r0, r3
 80068e4:	f000 fd50 	bl	8007388 <xTaskRemoveFromEventList>
 80068e8:	4603      	mov	r3, r0
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d001      	beq.n	80068f2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80068ee:	f000 fe27 	bl	8007540 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80068f2:	7bfb      	ldrb	r3, [r7, #15]
 80068f4:	3b01      	subs	r3, #1
 80068f6:	b2db      	uxtb	r3, r3
 80068f8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80068fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	dce9      	bgt.n	80068d6 <prvUnlockQueue+0x16>
 8006902:	e000      	b.n	8006906 <prvUnlockQueue+0x46>
					break;
 8006904:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	22ff      	movs	r2, #255	; 0xff
 800690a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800690e:	f001 fc89 	bl	8008224 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006912:	f001 fc57 	bl	80081c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800691c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800691e:	e011      	b.n	8006944 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	691b      	ldr	r3, [r3, #16]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d012      	beq.n	800694e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	3310      	adds	r3, #16
 800692c:	4618      	mov	r0, r3
 800692e:	f000 fd2b 	bl	8007388 <xTaskRemoveFromEventList>
 8006932:	4603      	mov	r3, r0
 8006934:	2b00      	cmp	r3, #0
 8006936:	d001      	beq.n	800693c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006938:	f000 fe02 	bl	8007540 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800693c:	7bbb      	ldrb	r3, [r7, #14]
 800693e:	3b01      	subs	r3, #1
 8006940:	b2db      	uxtb	r3, r3
 8006942:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006944:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006948:	2b00      	cmp	r3, #0
 800694a:	dce9      	bgt.n	8006920 <prvUnlockQueue+0x60>
 800694c:	e000      	b.n	8006950 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800694e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	22ff      	movs	r2, #255	; 0xff
 8006954:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006958:	f001 fc64 	bl	8008224 <vPortExitCritical>
}
 800695c:	bf00      	nop
 800695e:	3710      	adds	r7, #16
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}

08006964 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b084      	sub	sp, #16
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800696c:	f001 fc2a 	bl	80081c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006974:	2b00      	cmp	r3, #0
 8006976:	d102      	bne.n	800697e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006978:	2301      	movs	r3, #1
 800697a:	60fb      	str	r3, [r7, #12]
 800697c:	e001      	b.n	8006982 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800697e:	2300      	movs	r3, #0
 8006980:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006982:	f001 fc4f 	bl	8008224 <vPortExitCritical>

	return xReturn;
 8006986:	68fb      	ldr	r3, [r7, #12]
}
 8006988:	4618      	mov	r0, r3
 800698a:	3710      	adds	r7, #16
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}

08006990 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b084      	sub	sp, #16
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006998:	f001 fc14 	bl	80081c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069a4:	429a      	cmp	r2, r3
 80069a6:	d102      	bne.n	80069ae <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80069a8:	2301      	movs	r3, #1
 80069aa:	60fb      	str	r3, [r7, #12]
 80069ac:	e001      	b.n	80069b2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80069ae:	2300      	movs	r3, #0
 80069b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80069b2:	f001 fc37 	bl	8008224 <vPortExitCritical>

	return xReturn;
 80069b6:	68fb      	ldr	r3, [r7, #12]
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	3710      	adds	r7, #16
 80069bc:	46bd      	mov	sp, r7
 80069be:	bd80      	pop	{r7, pc}

080069c0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80069c0:	b480      	push	{r7}
 80069c2:	b085      	sub	sp, #20
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
 80069c8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80069ca:	2300      	movs	r3, #0
 80069cc:	60fb      	str	r3, [r7, #12]
 80069ce:	e014      	b.n	80069fa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80069d0:	4a0f      	ldr	r2, [pc, #60]	; (8006a10 <vQueueAddToRegistry+0x50>)
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d10b      	bne.n	80069f4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80069dc:	490c      	ldr	r1, [pc, #48]	; (8006a10 <vQueueAddToRegistry+0x50>)
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	683a      	ldr	r2, [r7, #0]
 80069e2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80069e6:	4a0a      	ldr	r2, [pc, #40]	; (8006a10 <vQueueAddToRegistry+0x50>)
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	00db      	lsls	r3, r3, #3
 80069ec:	4413      	add	r3, r2
 80069ee:	687a      	ldr	r2, [r7, #4]
 80069f0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80069f2:	e006      	b.n	8006a02 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	3301      	adds	r3, #1
 80069f8:	60fb      	str	r3, [r7, #12]
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	2b07      	cmp	r3, #7
 80069fe:	d9e7      	bls.n	80069d0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006a00:	bf00      	nop
 8006a02:	bf00      	nop
 8006a04:	3714      	adds	r7, #20
 8006a06:	46bd      	mov	sp, r7
 8006a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0c:	4770      	bx	lr
 8006a0e:	bf00      	nop
 8006a10:	20000ad8 	.word	0x20000ad8

08006a14 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b086      	sub	sp, #24
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	60f8      	str	r0, [r7, #12]
 8006a1c:	60b9      	str	r1, [r7, #8]
 8006a1e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006a24:	f001 fbce 	bl	80081c4 <vPortEnterCritical>
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006a2e:	b25b      	sxtb	r3, r3
 8006a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a34:	d103      	bne.n	8006a3e <vQueueWaitForMessageRestricted+0x2a>
 8006a36:	697b      	ldr	r3, [r7, #20]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006a44:	b25b      	sxtb	r3, r3
 8006a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a4a:	d103      	bne.n	8006a54 <vQueueWaitForMessageRestricted+0x40>
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006a54:	f001 fbe6 	bl	8008224 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d106      	bne.n	8006a6e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	3324      	adds	r3, #36	; 0x24
 8006a64:	687a      	ldr	r2, [r7, #4]
 8006a66:	68b9      	ldr	r1, [r7, #8]
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f000 fc61 	bl	8007330 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006a6e:	6978      	ldr	r0, [r7, #20]
 8006a70:	f7ff ff26 	bl	80068c0 <prvUnlockQueue>
	}
 8006a74:	bf00      	nop
 8006a76:	3718      	adds	r7, #24
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}

08006a7c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b08e      	sub	sp, #56	; 0x38
 8006a80:	af04      	add	r7, sp, #16
 8006a82:	60f8      	str	r0, [r7, #12]
 8006a84:	60b9      	str	r1, [r7, #8]
 8006a86:	607a      	str	r2, [r7, #4]
 8006a88:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006a8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d10a      	bne.n	8006aa6 <xTaskCreateStatic+0x2a>
	__asm volatile
 8006a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a94:	f383 8811 	msr	BASEPRI, r3
 8006a98:	f3bf 8f6f 	isb	sy
 8006a9c:	f3bf 8f4f 	dsb	sy
 8006aa0:	623b      	str	r3, [r7, #32]
}
 8006aa2:	bf00      	nop
 8006aa4:	e7fe      	b.n	8006aa4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d10a      	bne.n	8006ac2 <xTaskCreateStatic+0x46>
	__asm volatile
 8006aac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ab0:	f383 8811 	msr	BASEPRI, r3
 8006ab4:	f3bf 8f6f 	isb	sy
 8006ab8:	f3bf 8f4f 	dsb	sy
 8006abc:	61fb      	str	r3, [r7, #28]
}
 8006abe:	bf00      	nop
 8006ac0:	e7fe      	b.n	8006ac0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006ac2:	23b8      	movs	r3, #184	; 0xb8
 8006ac4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	2bb8      	cmp	r3, #184	; 0xb8
 8006aca:	d00a      	beq.n	8006ae2 <xTaskCreateStatic+0x66>
	__asm volatile
 8006acc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ad0:	f383 8811 	msr	BASEPRI, r3
 8006ad4:	f3bf 8f6f 	isb	sy
 8006ad8:	f3bf 8f4f 	dsb	sy
 8006adc:	61bb      	str	r3, [r7, #24]
}
 8006ade:	bf00      	nop
 8006ae0:	e7fe      	b.n	8006ae0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006ae2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006ae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d01e      	beq.n	8006b28 <xTaskCreateStatic+0xac>
 8006aea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d01b      	beq.n	8006b28 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006af2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006af8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006afc:	2202      	movs	r2, #2
 8006afe:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006b02:	2300      	movs	r3, #0
 8006b04:	9303      	str	r3, [sp, #12]
 8006b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b08:	9302      	str	r3, [sp, #8]
 8006b0a:	f107 0314 	add.w	r3, r7, #20
 8006b0e:	9301      	str	r3, [sp, #4]
 8006b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b12:	9300      	str	r3, [sp, #0]
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	687a      	ldr	r2, [r7, #4]
 8006b18:	68b9      	ldr	r1, [r7, #8]
 8006b1a:	68f8      	ldr	r0, [r7, #12]
 8006b1c:	f000 f850 	bl	8006bc0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006b20:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006b22:	f000 f8f3 	bl	8006d0c <prvAddNewTaskToReadyList>
 8006b26:	e001      	b.n	8006b2c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006b2c:	697b      	ldr	r3, [r7, #20]
	}
 8006b2e:	4618      	mov	r0, r3
 8006b30:	3728      	adds	r7, #40	; 0x28
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}

08006b36 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006b36:	b580      	push	{r7, lr}
 8006b38:	b08c      	sub	sp, #48	; 0x30
 8006b3a:	af04      	add	r7, sp, #16
 8006b3c:	60f8      	str	r0, [r7, #12]
 8006b3e:	60b9      	str	r1, [r7, #8]
 8006b40:	603b      	str	r3, [r7, #0]
 8006b42:	4613      	mov	r3, r2
 8006b44:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006b46:	88fb      	ldrh	r3, [r7, #6]
 8006b48:	009b      	lsls	r3, r3, #2
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f001 fc5c 	bl	8008408 <pvPortMalloc>
 8006b50:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d00e      	beq.n	8006b76 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006b58:	20b8      	movs	r0, #184	; 0xb8
 8006b5a:	f001 fc55 	bl	8008408 <pvPortMalloc>
 8006b5e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006b60:	69fb      	ldr	r3, [r7, #28]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d003      	beq.n	8006b6e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006b66:	69fb      	ldr	r3, [r7, #28]
 8006b68:	697a      	ldr	r2, [r7, #20]
 8006b6a:	631a      	str	r2, [r3, #48]	; 0x30
 8006b6c:	e005      	b.n	8006b7a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006b6e:	6978      	ldr	r0, [r7, #20]
 8006b70:	f001 fd16 	bl	80085a0 <vPortFree>
 8006b74:	e001      	b.n	8006b7a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006b76:	2300      	movs	r3, #0
 8006b78:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006b7a:	69fb      	ldr	r3, [r7, #28]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d017      	beq.n	8006bb0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006b80:	69fb      	ldr	r3, [r7, #28]
 8006b82:	2200      	movs	r2, #0
 8006b84:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006b88:	88fa      	ldrh	r2, [r7, #6]
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	9303      	str	r3, [sp, #12]
 8006b8e:	69fb      	ldr	r3, [r7, #28]
 8006b90:	9302      	str	r3, [sp, #8]
 8006b92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b94:	9301      	str	r3, [sp, #4]
 8006b96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b98:	9300      	str	r3, [sp, #0]
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	68b9      	ldr	r1, [r7, #8]
 8006b9e:	68f8      	ldr	r0, [r7, #12]
 8006ba0:	f000 f80e 	bl	8006bc0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ba4:	69f8      	ldr	r0, [r7, #28]
 8006ba6:	f000 f8b1 	bl	8006d0c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006baa:	2301      	movs	r3, #1
 8006bac:	61bb      	str	r3, [r7, #24]
 8006bae:	e002      	b.n	8006bb6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8006bb4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006bb6:	69bb      	ldr	r3, [r7, #24]
	}
 8006bb8:	4618      	mov	r0, r3
 8006bba:	3720      	adds	r7, #32
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	bd80      	pop	{r7, pc}

08006bc0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b088      	sub	sp, #32
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	60f8      	str	r0, [r7, #12]
 8006bc8:	60b9      	str	r1, [r7, #8]
 8006bca:	607a      	str	r2, [r7, #4]
 8006bcc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006bce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bd0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	009b      	lsls	r3, r3, #2
 8006bd6:	461a      	mov	r2, r3
 8006bd8:	21a5      	movs	r1, #165	; 0xa5
 8006bda:	f002 fb7c 	bl	80092d6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006be0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006be8:	3b01      	subs	r3, #1
 8006bea:	009b      	lsls	r3, r3, #2
 8006bec:	4413      	add	r3, r2
 8006bee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006bf0:	69bb      	ldr	r3, [r7, #24]
 8006bf2:	f023 0307 	bic.w	r3, r3, #7
 8006bf6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006bf8:	69bb      	ldr	r3, [r7, #24]
 8006bfa:	f003 0307 	and.w	r3, r3, #7
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d00a      	beq.n	8006c18 <prvInitialiseNewTask+0x58>
	__asm volatile
 8006c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c06:	f383 8811 	msr	BASEPRI, r3
 8006c0a:	f3bf 8f6f 	isb	sy
 8006c0e:	f3bf 8f4f 	dsb	sy
 8006c12:	617b      	str	r3, [r7, #20]
}
 8006c14:	bf00      	nop
 8006c16:	e7fe      	b.n	8006c16 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d01f      	beq.n	8006c5e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006c1e:	2300      	movs	r3, #0
 8006c20:	61fb      	str	r3, [r7, #28]
 8006c22:	e012      	b.n	8006c4a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006c24:	68ba      	ldr	r2, [r7, #8]
 8006c26:	69fb      	ldr	r3, [r7, #28]
 8006c28:	4413      	add	r3, r2
 8006c2a:	7819      	ldrb	r1, [r3, #0]
 8006c2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c2e:	69fb      	ldr	r3, [r7, #28]
 8006c30:	4413      	add	r3, r2
 8006c32:	3334      	adds	r3, #52	; 0x34
 8006c34:	460a      	mov	r2, r1
 8006c36:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006c38:	68ba      	ldr	r2, [r7, #8]
 8006c3a:	69fb      	ldr	r3, [r7, #28]
 8006c3c:	4413      	add	r3, r2
 8006c3e:	781b      	ldrb	r3, [r3, #0]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d006      	beq.n	8006c52 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006c44:	69fb      	ldr	r3, [r7, #28]
 8006c46:	3301      	adds	r3, #1
 8006c48:	61fb      	str	r3, [r7, #28]
 8006c4a:	69fb      	ldr	r3, [r7, #28]
 8006c4c:	2b1f      	cmp	r3, #31
 8006c4e:	d9e9      	bls.n	8006c24 <prvInitialiseNewTask+0x64>
 8006c50:	e000      	b.n	8006c54 <prvInitialiseNewTask+0x94>
			{
				break;
 8006c52:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006c54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c56:	2200      	movs	r2, #0
 8006c58:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8006c5c:	e003      	b.n	8006c66 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c60:	2200      	movs	r2, #0
 8006c62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c68:	2b37      	cmp	r3, #55	; 0x37
 8006c6a:	d901      	bls.n	8006c70 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006c6c:	2337      	movs	r3, #55	; 0x37
 8006c6e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c72:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c74:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c7a:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->uxMutexesHeld = 0;
 8006c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c7e:	2200      	movs	r2, #0
 8006c80:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006c82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c84:	3304      	adds	r3, #4
 8006c86:	4618      	mov	r0, r3
 8006c88:	f7ff f8be 	bl	8005e08 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c8e:	3318      	adds	r3, #24
 8006c90:	4618      	mov	r0, r3
 8006c92:	f7ff f8b9 	bl	8005e08 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c9a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c9e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ca4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ca8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006caa:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cae:	2200      	movs	r2, #0
 8006cb0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cbe:	3364      	adds	r3, #100	; 0x64
 8006cc0:	224c      	movs	r2, #76	; 0x4c
 8006cc2:	2100      	movs	r1, #0
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f002 fb06 	bl	80092d6 <memset>
 8006cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ccc:	4a0c      	ldr	r2, [pc, #48]	; (8006d00 <prvInitialiseNewTask+0x140>)
 8006cce:	669a      	str	r2, [r3, #104]	; 0x68
 8006cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cd2:	4a0c      	ldr	r2, [pc, #48]	; (8006d04 <prvInitialiseNewTask+0x144>)
 8006cd4:	66da      	str	r2, [r3, #108]	; 0x6c
 8006cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cd8:	4a0b      	ldr	r2, [pc, #44]	; (8006d08 <prvInitialiseNewTask+0x148>)
 8006cda:	671a      	str	r2, [r3, #112]	; 0x70
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006cdc:	683a      	ldr	r2, [r7, #0]
 8006cde:	68f9      	ldr	r1, [r7, #12]
 8006ce0:	69b8      	ldr	r0, [r7, #24]
 8006ce2:	f001 f941 	bl	8007f68 <pxPortInitialiseStack>
 8006ce6:	4602      	mov	r2, r0
 8006ce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cea:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d002      	beq.n	8006cf8 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006cf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cf6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006cf8:	bf00      	nop
 8006cfa:	3720      	adds	r7, #32
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}
 8006d00:	20001d24 	.word	0x20001d24
 8006d04:	20001d8c 	.word	0x20001d8c
 8006d08:	20001df4 	.word	0x20001df4

08006d0c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b082      	sub	sp, #8
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006d14:	f001 fa56 	bl	80081c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006d18:	4b2d      	ldr	r3, [pc, #180]	; (8006dd0 <prvAddNewTaskToReadyList+0xc4>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	3301      	adds	r3, #1
 8006d1e:	4a2c      	ldr	r2, [pc, #176]	; (8006dd0 <prvAddNewTaskToReadyList+0xc4>)
 8006d20:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006d22:	4b2c      	ldr	r3, [pc, #176]	; (8006dd4 <prvAddNewTaskToReadyList+0xc8>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d109      	bne.n	8006d3e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006d2a:	4a2a      	ldr	r2, [pc, #168]	; (8006dd4 <prvAddNewTaskToReadyList+0xc8>)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006d30:	4b27      	ldr	r3, [pc, #156]	; (8006dd0 <prvAddNewTaskToReadyList+0xc4>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	d110      	bne.n	8006d5a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006d38:	f000 fc26 	bl	8007588 <prvInitialiseTaskLists>
 8006d3c:	e00d      	b.n	8006d5a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006d3e:	4b26      	ldr	r3, [pc, #152]	; (8006dd8 <prvAddNewTaskToReadyList+0xcc>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d109      	bne.n	8006d5a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006d46:	4b23      	ldr	r3, [pc, #140]	; (8006dd4 <prvAddNewTaskToReadyList+0xc8>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d50:	429a      	cmp	r2, r3
 8006d52:	d802      	bhi.n	8006d5a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006d54:	4a1f      	ldr	r2, [pc, #124]	; (8006dd4 <prvAddNewTaskToReadyList+0xc8>)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006d5a:	4b20      	ldr	r3, [pc, #128]	; (8006ddc <prvAddNewTaskToReadyList+0xd0>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	3301      	adds	r3, #1
 8006d60:	4a1e      	ldr	r2, [pc, #120]	; (8006ddc <prvAddNewTaskToReadyList+0xd0>)
 8006d62:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006d64:	4b1d      	ldr	r3, [pc, #116]	; (8006ddc <prvAddNewTaskToReadyList+0xd0>)
 8006d66:	681a      	ldr	r2, [r3, #0]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d70:	4b1b      	ldr	r3, [pc, #108]	; (8006de0 <prvAddNewTaskToReadyList+0xd4>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	429a      	cmp	r2, r3
 8006d76:	d903      	bls.n	8006d80 <prvAddNewTaskToReadyList+0x74>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d7c:	4a18      	ldr	r2, [pc, #96]	; (8006de0 <prvAddNewTaskToReadyList+0xd4>)
 8006d7e:	6013      	str	r3, [r2, #0]
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d84:	4613      	mov	r3, r2
 8006d86:	009b      	lsls	r3, r3, #2
 8006d88:	4413      	add	r3, r2
 8006d8a:	009b      	lsls	r3, r3, #2
 8006d8c:	4a15      	ldr	r2, [pc, #84]	; (8006de4 <prvAddNewTaskToReadyList+0xd8>)
 8006d8e:	441a      	add	r2, r3
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	3304      	adds	r3, #4
 8006d94:	4619      	mov	r1, r3
 8006d96:	4610      	mov	r0, r2
 8006d98:	f7ff f843 	bl	8005e22 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006d9c:	f001 fa42 	bl	8008224 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006da0:	4b0d      	ldr	r3, [pc, #52]	; (8006dd8 <prvAddNewTaskToReadyList+0xcc>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d00e      	beq.n	8006dc6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006da8:	4b0a      	ldr	r3, [pc, #40]	; (8006dd4 <prvAddNewTaskToReadyList+0xc8>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006db2:	429a      	cmp	r2, r3
 8006db4:	d207      	bcs.n	8006dc6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006db6:	4b0c      	ldr	r3, [pc, #48]	; (8006de8 <prvAddNewTaskToReadyList+0xdc>)
 8006db8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006dbc:	601a      	str	r2, [r3, #0]
 8006dbe:	f3bf 8f4f 	dsb	sy
 8006dc2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006dc6:	bf00      	nop
 8006dc8:	3708      	adds	r7, #8
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}
 8006dce:	bf00      	nop
 8006dd0:	20000fec 	.word	0x20000fec
 8006dd4:	20000b18 	.word	0x20000b18
 8006dd8:	20000ff8 	.word	0x20000ff8
 8006ddc:	20001008 	.word	0x20001008
 8006de0:	20000ff4 	.word	0x20000ff4
 8006de4:	20000b1c 	.word	0x20000b1c
 8006de8:	e000ed04 	.word	0xe000ed04

08006dec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b084      	sub	sp, #16
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006df4:	2300      	movs	r3, #0
 8006df6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d017      	beq.n	8006e2e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006dfe:	4b13      	ldr	r3, [pc, #76]	; (8006e4c <vTaskDelay+0x60>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d00a      	beq.n	8006e1c <vTaskDelay+0x30>
	__asm volatile
 8006e06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e0a:	f383 8811 	msr	BASEPRI, r3
 8006e0e:	f3bf 8f6f 	isb	sy
 8006e12:	f3bf 8f4f 	dsb	sy
 8006e16:	60bb      	str	r3, [r7, #8]
}
 8006e18:	bf00      	nop
 8006e1a:	e7fe      	b.n	8006e1a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006e1c:	f000 f88a 	bl	8006f34 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006e20:	2100      	movs	r1, #0
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f000 fcfe 	bl	8007824 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006e28:	f000 f892 	bl	8006f50 <xTaskResumeAll>
 8006e2c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d107      	bne.n	8006e44 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006e34:	4b06      	ldr	r3, [pc, #24]	; (8006e50 <vTaskDelay+0x64>)
 8006e36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e3a:	601a      	str	r2, [r3, #0]
 8006e3c:	f3bf 8f4f 	dsb	sy
 8006e40:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006e44:	bf00      	nop
 8006e46:	3710      	adds	r7, #16
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bd80      	pop	{r7, pc}
 8006e4c:	20001014 	.word	0x20001014
 8006e50:	e000ed04 	.word	0xe000ed04

08006e54 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b08a      	sub	sp, #40	; 0x28
 8006e58:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006e62:	463a      	mov	r2, r7
 8006e64:	1d39      	adds	r1, r7, #4
 8006e66:	f107 0308 	add.w	r3, r7, #8
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f7fe ff78 	bl	8005d60 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006e70:	6839      	ldr	r1, [r7, #0]
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	68ba      	ldr	r2, [r7, #8]
 8006e76:	9202      	str	r2, [sp, #8]
 8006e78:	9301      	str	r3, [sp, #4]
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	9300      	str	r3, [sp, #0]
 8006e7e:	2300      	movs	r3, #0
 8006e80:	460a      	mov	r2, r1
 8006e82:	4924      	ldr	r1, [pc, #144]	; (8006f14 <vTaskStartScheduler+0xc0>)
 8006e84:	4824      	ldr	r0, [pc, #144]	; (8006f18 <vTaskStartScheduler+0xc4>)
 8006e86:	f7ff fdf9 	bl	8006a7c <xTaskCreateStatic>
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	4a23      	ldr	r2, [pc, #140]	; (8006f1c <vTaskStartScheduler+0xc8>)
 8006e8e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006e90:	4b22      	ldr	r3, [pc, #136]	; (8006f1c <vTaskStartScheduler+0xc8>)
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d002      	beq.n	8006e9e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006e98:	2301      	movs	r3, #1
 8006e9a:	617b      	str	r3, [r7, #20]
 8006e9c:	e001      	b.n	8006ea2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006ea2:	697b      	ldr	r3, [r7, #20]
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d102      	bne.n	8006eae <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006ea8:	f000 fd10 	bl	80078cc <xTimerCreateTimerTask>
 8006eac:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	2b01      	cmp	r3, #1
 8006eb2:	d11b      	bne.n	8006eec <vTaskStartScheduler+0x98>
	__asm volatile
 8006eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eb8:	f383 8811 	msr	BASEPRI, r3
 8006ebc:	f3bf 8f6f 	isb	sy
 8006ec0:	f3bf 8f4f 	dsb	sy
 8006ec4:	613b      	str	r3, [r7, #16]
}
 8006ec6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006ec8:	4b15      	ldr	r3, [pc, #84]	; (8006f20 <vTaskStartScheduler+0xcc>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	3364      	adds	r3, #100	; 0x64
 8006ece:	4a15      	ldr	r2, [pc, #84]	; (8006f24 <vTaskStartScheduler+0xd0>)
 8006ed0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006ed2:	4b15      	ldr	r3, [pc, #84]	; (8006f28 <vTaskStartScheduler+0xd4>)
 8006ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8006ed8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006eda:	4b14      	ldr	r3, [pc, #80]	; (8006f2c <vTaskStartScheduler+0xd8>)
 8006edc:	2201      	movs	r2, #1
 8006ede:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006ee0:	4b13      	ldr	r3, [pc, #76]	; (8006f30 <vTaskStartScheduler+0xdc>)
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006ee6:	f001 f8cb 	bl	8008080 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006eea:	e00e      	b.n	8006f0a <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ef2:	d10a      	bne.n	8006f0a <vTaskStartScheduler+0xb6>
	__asm volatile
 8006ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ef8:	f383 8811 	msr	BASEPRI, r3
 8006efc:	f3bf 8f6f 	isb	sy
 8006f00:	f3bf 8f4f 	dsb	sy
 8006f04:	60fb      	str	r3, [r7, #12]
}
 8006f06:	bf00      	nop
 8006f08:	e7fe      	b.n	8006f08 <vTaskStartScheduler+0xb4>
}
 8006f0a:	bf00      	nop
 8006f0c:	3718      	adds	r7, #24
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}
 8006f12:	bf00      	nop
 8006f14:	0800b2dc 	.word	0x0800b2dc
 8006f18:	08007559 	.word	0x08007559
 8006f1c:	20001010 	.word	0x20001010
 8006f20:	20000b18 	.word	0x20000b18
 8006f24:	20000068 	.word	0x20000068
 8006f28:	2000100c 	.word	0x2000100c
 8006f2c:	20000ff8 	.word	0x20000ff8
 8006f30:	20000ff0 	.word	0x20000ff0

08006f34 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006f34:	b480      	push	{r7}
 8006f36:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006f38:	4b04      	ldr	r3, [pc, #16]	; (8006f4c <vTaskSuspendAll+0x18>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	3301      	adds	r3, #1
 8006f3e:	4a03      	ldr	r2, [pc, #12]	; (8006f4c <vTaskSuspendAll+0x18>)
 8006f40:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006f42:	bf00      	nop
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr
 8006f4c:	20001014 	.word	0x20001014

08006f50 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b084      	sub	sp, #16
 8006f54:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006f56:	2300      	movs	r3, #0
 8006f58:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006f5e:	4b42      	ldr	r3, [pc, #264]	; (8007068 <xTaskResumeAll+0x118>)
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d10a      	bne.n	8006f7c <xTaskResumeAll+0x2c>
	__asm volatile
 8006f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f6a:	f383 8811 	msr	BASEPRI, r3
 8006f6e:	f3bf 8f6f 	isb	sy
 8006f72:	f3bf 8f4f 	dsb	sy
 8006f76:	603b      	str	r3, [r7, #0]
}
 8006f78:	bf00      	nop
 8006f7a:	e7fe      	b.n	8006f7a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006f7c:	f001 f922 	bl	80081c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006f80:	4b39      	ldr	r3, [pc, #228]	; (8007068 <xTaskResumeAll+0x118>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	3b01      	subs	r3, #1
 8006f86:	4a38      	ldr	r2, [pc, #224]	; (8007068 <xTaskResumeAll+0x118>)
 8006f88:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f8a:	4b37      	ldr	r3, [pc, #220]	; (8007068 <xTaskResumeAll+0x118>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d162      	bne.n	8007058 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006f92:	4b36      	ldr	r3, [pc, #216]	; (800706c <xTaskResumeAll+0x11c>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d05e      	beq.n	8007058 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006f9a:	e02f      	b.n	8006ffc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f9c:	4b34      	ldr	r3, [pc, #208]	; (8007070 <xTaskResumeAll+0x120>)
 8006f9e:	68db      	ldr	r3, [r3, #12]
 8006fa0:	68db      	ldr	r3, [r3, #12]
 8006fa2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	3318      	adds	r3, #24
 8006fa8:	4618      	mov	r0, r3
 8006faa:	f7fe ff97 	bl	8005edc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	3304      	adds	r3, #4
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f7fe ff92 	bl	8005edc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fbc:	4b2d      	ldr	r3, [pc, #180]	; (8007074 <xTaskResumeAll+0x124>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	429a      	cmp	r2, r3
 8006fc2:	d903      	bls.n	8006fcc <xTaskResumeAll+0x7c>
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fc8:	4a2a      	ldr	r2, [pc, #168]	; (8007074 <xTaskResumeAll+0x124>)
 8006fca:	6013      	str	r3, [r2, #0]
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fd0:	4613      	mov	r3, r2
 8006fd2:	009b      	lsls	r3, r3, #2
 8006fd4:	4413      	add	r3, r2
 8006fd6:	009b      	lsls	r3, r3, #2
 8006fd8:	4a27      	ldr	r2, [pc, #156]	; (8007078 <xTaskResumeAll+0x128>)
 8006fda:	441a      	add	r2, r3
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	3304      	adds	r3, #4
 8006fe0:	4619      	mov	r1, r3
 8006fe2:	4610      	mov	r0, r2
 8006fe4:	f7fe ff1d 	bl	8005e22 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fec:	4b23      	ldr	r3, [pc, #140]	; (800707c <xTaskResumeAll+0x12c>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ff2:	429a      	cmp	r2, r3
 8006ff4:	d302      	bcc.n	8006ffc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006ff6:	4b22      	ldr	r3, [pc, #136]	; (8007080 <xTaskResumeAll+0x130>)
 8006ff8:	2201      	movs	r2, #1
 8006ffa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ffc:	4b1c      	ldr	r3, [pc, #112]	; (8007070 <xTaskResumeAll+0x120>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d1cb      	bne.n	8006f9c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d001      	beq.n	800700e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800700a:	f000 fb5f 	bl	80076cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800700e:	4b1d      	ldr	r3, [pc, #116]	; (8007084 <xTaskResumeAll+0x134>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d010      	beq.n	800703c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800701a:	f000 f847 	bl	80070ac <xTaskIncrementTick>
 800701e:	4603      	mov	r3, r0
 8007020:	2b00      	cmp	r3, #0
 8007022:	d002      	beq.n	800702a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007024:	4b16      	ldr	r3, [pc, #88]	; (8007080 <xTaskResumeAll+0x130>)
 8007026:	2201      	movs	r2, #1
 8007028:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	3b01      	subs	r3, #1
 800702e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d1f1      	bne.n	800701a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007036:	4b13      	ldr	r3, [pc, #76]	; (8007084 <xTaskResumeAll+0x134>)
 8007038:	2200      	movs	r2, #0
 800703a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800703c:	4b10      	ldr	r3, [pc, #64]	; (8007080 <xTaskResumeAll+0x130>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d009      	beq.n	8007058 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007044:	2301      	movs	r3, #1
 8007046:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007048:	4b0f      	ldr	r3, [pc, #60]	; (8007088 <xTaskResumeAll+0x138>)
 800704a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800704e:	601a      	str	r2, [r3, #0]
 8007050:	f3bf 8f4f 	dsb	sy
 8007054:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007058:	f001 f8e4 	bl	8008224 <vPortExitCritical>

	return xAlreadyYielded;
 800705c:	68bb      	ldr	r3, [r7, #8]
}
 800705e:	4618      	mov	r0, r3
 8007060:	3710      	adds	r7, #16
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}
 8007066:	bf00      	nop
 8007068:	20001014 	.word	0x20001014
 800706c:	20000fec 	.word	0x20000fec
 8007070:	20000fac 	.word	0x20000fac
 8007074:	20000ff4 	.word	0x20000ff4
 8007078:	20000b1c 	.word	0x20000b1c
 800707c:	20000b18 	.word	0x20000b18
 8007080:	20001000 	.word	0x20001000
 8007084:	20000ffc 	.word	0x20000ffc
 8007088:	e000ed04 	.word	0xe000ed04

0800708c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800708c:	b480      	push	{r7}
 800708e:	b083      	sub	sp, #12
 8007090:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007092:	4b05      	ldr	r3, [pc, #20]	; (80070a8 <xTaskGetTickCount+0x1c>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007098:	687b      	ldr	r3, [r7, #4]
}
 800709a:	4618      	mov	r0, r3
 800709c:	370c      	adds	r7, #12
 800709e:	46bd      	mov	sp, r7
 80070a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a4:	4770      	bx	lr
 80070a6:	bf00      	nop
 80070a8:	20000ff0 	.word	0x20000ff0

080070ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b086      	sub	sp, #24
 80070b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80070b2:	2300      	movs	r3, #0
 80070b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80070b6:	4b4f      	ldr	r3, [pc, #316]	; (80071f4 <xTaskIncrementTick+0x148>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	f040 808f 	bne.w	80071de <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80070c0:	4b4d      	ldr	r3, [pc, #308]	; (80071f8 <xTaskIncrementTick+0x14c>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	3301      	adds	r3, #1
 80070c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80070c8:	4a4b      	ldr	r2, [pc, #300]	; (80071f8 <xTaskIncrementTick+0x14c>)
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d120      	bne.n	8007116 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80070d4:	4b49      	ldr	r3, [pc, #292]	; (80071fc <xTaskIncrementTick+0x150>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d00a      	beq.n	80070f4 <xTaskIncrementTick+0x48>
	__asm volatile
 80070de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070e2:	f383 8811 	msr	BASEPRI, r3
 80070e6:	f3bf 8f6f 	isb	sy
 80070ea:	f3bf 8f4f 	dsb	sy
 80070ee:	603b      	str	r3, [r7, #0]
}
 80070f0:	bf00      	nop
 80070f2:	e7fe      	b.n	80070f2 <xTaskIncrementTick+0x46>
 80070f4:	4b41      	ldr	r3, [pc, #260]	; (80071fc <xTaskIncrementTick+0x150>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	60fb      	str	r3, [r7, #12]
 80070fa:	4b41      	ldr	r3, [pc, #260]	; (8007200 <xTaskIncrementTick+0x154>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a3f      	ldr	r2, [pc, #252]	; (80071fc <xTaskIncrementTick+0x150>)
 8007100:	6013      	str	r3, [r2, #0]
 8007102:	4a3f      	ldr	r2, [pc, #252]	; (8007200 <xTaskIncrementTick+0x154>)
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	6013      	str	r3, [r2, #0]
 8007108:	4b3e      	ldr	r3, [pc, #248]	; (8007204 <xTaskIncrementTick+0x158>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	3301      	adds	r3, #1
 800710e:	4a3d      	ldr	r2, [pc, #244]	; (8007204 <xTaskIncrementTick+0x158>)
 8007110:	6013      	str	r3, [r2, #0]
 8007112:	f000 fadb 	bl	80076cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007116:	4b3c      	ldr	r3, [pc, #240]	; (8007208 <xTaskIncrementTick+0x15c>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	693a      	ldr	r2, [r7, #16]
 800711c:	429a      	cmp	r2, r3
 800711e:	d349      	bcc.n	80071b4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007120:	4b36      	ldr	r3, [pc, #216]	; (80071fc <xTaskIncrementTick+0x150>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d104      	bne.n	8007134 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800712a:	4b37      	ldr	r3, [pc, #220]	; (8007208 <xTaskIncrementTick+0x15c>)
 800712c:	f04f 32ff 	mov.w	r2, #4294967295
 8007130:	601a      	str	r2, [r3, #0]
					break;
 8007132:	e03f      	b.n	80071b4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007134:	4b31      	ldr	r3, [pc, #196]	; (80071fc <xTaskIncrementTick+0x150>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	68db      	ldr	r3, [r3, #12]
 800713a:	68db      	ldr	r3, [r3, #12]
 800713c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007144:	693a      	ldr	r2, [r7, #16]
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	429a      	cmp	r2, r3
 800714a:	d203      	bcs.n	8007154 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800714c:	4a2e      	ldr	r2, [pc, #184]	; (8007208 <xTaskIncrementTick+0x15c>)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007152:	e02f      	b.n	80071b4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	3304      	adds	r3, #4
 8007158:	4618      	mov	r0, r3
 800715a:	f7fe febf 	bl	8005edc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007162:	2b00      	cmp	r3, #0
 8007164:	d004      	beq.n	8007170 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	3318      	adds	r3, #24
 800716a:	4618      	mov	r0, r3
 800716c:	f7fe feb6 	bl	8005edc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007174:	4b25      	ldr	r3, [pc, #148]	; (800720c <xTaskIncrementTick+0x160>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	429a      	cmp	r2, r3
 800717a:	d903      	bls.n	8007184 <xTaskIncrementTick+0xd8>
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007180:	4a22      	ldr	r2, [pc, #136]	; (800720c <xTaskIncrementTick+0x160>)
 8007182:	6013      	str	r3, [r2, #0]
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007188:	4613      	mov	r3, r2
 800718a:	009b      	lsls	r3, r3, #2
 800718c:	4413      	add	r3, r2
 800718e:	009b      	lsls	r3, r3, #2
 8007190:	4a1f      	ldr	r2, [pc, #124]	; (8007210 <xTaskIncrementTick+0x164>)
 8007192:	441a      	add	r2, r3
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	3304      	adds	r3, #4
 8007198:	4619      	mov	r1, r3
 800719a:	4610      	mov	r0, r2
 800719c:	f7fe fe41 	bl	8005e22 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071a4:	4b1b      	ldr	r3, [pc, #108]	; (8007214 <xTaskIncrementTick+0x168>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071aa:	429a      	cmp	r2, r3
 80071ac:	d3b8      	bcc.n	8007120 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80071ae:	2301      	movs	r3, #1
 80071b0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80071b2:	e7b5      	b.n	8007120 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80071b4:	4b17      	ldr	r3, [pc, #92]	; (8007214 <xTaskIncrementTick+0x168>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071ba:	4915      	ldr	r1, [pc, #84]	; (8007210 <xTaskIncrementTick+0x164>)
 80071bc:	4613      	mov	r3, r2
 80071be:	009b      	lsls	r3, r3, #2
 80071c0:	4413      	add	r3, r2
 80071c2:	009b      	lsls	r3, r3, #2
 80071c4:	440b      	add	r3, r1
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d901      	bls.n	80071d0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80071cc:	2301      	movs	r3, #1
 80071ce:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80071d0:	4b11      	ldr	r3, [pc, #68]	; (8007218 <xTaskIncrementTick+0x16c>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d007      	beq.n	80071e8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80071d8:	2301      	movs	r3, #1
 80071da:	617b      	str	r3, [r7, #20]
 80071dc:	e004      	b.n	80071e8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80071de:	4b0f      	ldr	r3, [pc, #60]	; (800721c <xTaskIncrementTick+0x170>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	3301      	adds	r3, #1
 80071e4:	4a0d      	ldr	r2, [pc, #52]	; (800721c <xTaskIncrementTick+0x170>)
 80071e6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80071e8:	697b      	ldr	r3, [r7, #20]
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	3718      	adds	r7, #24
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bd80      	pop	{r7, pc}
 80071f2:	bf00      	nop
 80071f4:	20001014 	.word	0x20001014
 80071f8:	20000ff0 	.word	0x20000ff0
 80071fc:	20000fa4 	.word	0x20000fa4
 8007200:	20000fa8 	.word	0x20000fa8
 8007204:	20001004 	.word	0x20001004
 8007208:	2000100c 	.word	0x2000100c
 800720c:	20000ff4 	.word	0x20000ff4
 8007210:	20000b1c 	.word	0x20000b1c
 8007214:	20000b18 	.word	0x20000b18
 8007218:	20001000 	.word	0x20001000
 800721c:	20000ffc 	.word	0x20000ffc

08007220 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007220:	b480      	push	{r7}
 8007222:	b085      	sub	sp, #20
 8007224:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007226:	4b2a      	ldr	r3, [pc, #168]	; (80072d0 <vTaskSwitchContext+0xb0>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d003      	beq.n	8007236 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800722e:	4b29      	ldr	r3, [pc, #164]	; (80072d4 <vTaskSwitchContext+0xb4>)
 8007230:	2201      	movs	r2, #1
 8007232:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007234:	e046      	b.n	80072c4 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8007236:	4b27      	ldr	r3, [pc, #156]	; (80072d4 <vTaskSwitchContext+0xb4>)
 8007238:	2200      	movs	r2, #0
 800723a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800723c:	4b26      	ldr	r3, [pc, #152]	; (80072d8 <vTaskSwitchContext+0xb8>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	60fb      	str	r3, [r7, #12]
 8007242:	e010      	b.n	8007266 <vTaskSwitchContext+0x46>
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d10a      	bne.n	8007260 <vTaskSwitchContext+0x40>
	__asm volatile
 800724a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800724e:	f383 8811 	msr	BASEPRI, r3
 8007252:	f3bf 8f6f 	isb	sy
 8007256:	f3bf 8f4f 	dsb	sy
 800725a:	607b      	str	r3, [r7, #4]
}
 800725c:	bf00      	nop
 800725e:	e7fe      	b.n	800725e <vTaskSwitchContext+0x3e>
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	3b01      	subs	r3, #1
 8007264:	60fb      	str	r3, [r7, #12]
 8007266:	491d      	ldr	r1, [pc, #116]	; (80072dc <vTaskSwitchContext+0xbc>)
 8007268:	68fa      	ldr	r2, [r7, #12]
 800726a:	4613      	mov	r3, r2
 800726c:	009b      	lsls	r3, r3, #2
 800726e:	4413      	add	r3, r2
 8007270:	009b      	lsls	r3, r3, #2
 8007272:	440b      	add	r3, r1
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d0e4      	beq.n	8007244 <vTaskSwitchContext+0x24>
 800727a:	68fa      	ldr	r2, [r7, #12]
 800727c:	4613      	mov	r3, r2
 800727e:	009b      	lsls	r3, r3, #2
 8007280:	4413      	add	r3, r2
 8007282:	009b      	lsls	r3, r3, #2
 8007284:	4a15      	ldr	r2, [pc, #84]	; (80072dc <vTaskSwitchContext+0xbc>)
 8007286:	4413      	add	r3, r2
 8007288:	60bb      	str	r3, [r7, #8]
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	685a      	ldr	r2, [r3, #4]
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	605a      	str	r2, [r3, #4]
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	685a      	ldr	r2, [r3, #4]
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	3308      	adds	r3, #8
 800729c:	429a      	cmp	r2, r3
 800729e:	d104      	bne.n	80072aa <vTaskSwitchContext+0x8a>
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	685a      	ldr	r2, [r3, #4]
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	605a      	str	r2, [r3, #4]
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	68db      	ldr	r3, [r3, #12]
 80072b0:	4a0b      	ldr	r2, [pc, #44]	; (80072e0 <vTaskSwitchContext+0xc0>)
 80072b2:	6013      	str	r3, [r2, #0]
 80072b4:	4a08      	ldr	r2, [pc, #32]	; (80072d8 <vTaskSwitchContext+0xb8>)
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80072ba:	4b09      	ldr	r3, [pc, #36]	; (80072e0 <vTaskSwitchContext+0xc0>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	3364      	adds	r3, #100	; 0x64
 80072c0:	4a08      	ldr	r2, [pc, #32]	; (80072e4 <vTaskSwitchContext+0xc4>)
 80072c2:	6013      	str	r3, [r2, #0]
}
 80072c4:	bf00      	nop
 80072c6:	3714      	adds	r7, #20
 80072c8:	46bd      	mov	sp, r7
 80072ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ce:	4770      	bx	lr
 80072d0:	20001014 	.word	0x20001014
 80072d4:	20001000 	.word	0x20001000
 80072d8:	20000ff4 	.word	0x20000ff4
 80072dc:	20000b1c 	.word	0x20000b1c
 80072e0:	20000b18 	.word	0x20000b18
 80072e4:	20000068 	.word	0x20000068

080072e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b084      	sub	sp, #16
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
 80072f0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d10a      	bne.n	800730e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80072f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072fc:	f383 8811 	msr	BASEPRI, r3
 8007300:	f3bf 8f6f 	isb	sy
 8007304:	f3bf 8f4f 	dsb	sy
 8007308:	60fb      	str	r3, [r7, #12]
}
 800730a:	bf00      	nop
 800730c:	e7fe      	b.n	800730c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800730e:	4b07      	ldr	r3, [pc, #28]	; (800732c <vTaskPlaceOnEventList+0x44>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	3318      	adds	r3, #24
 8007314:	4619      	mov	r1, r3
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f7fe fda7 	bl	8005e6a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800731c:	2101      	movs	r1, #1
 800731e:	6838      	ldr	r0, [r7, #0]
 8007320:	f000 fa80 	bl	8007824 <prvAddCurrentTaskToDelayedList>
}
 8007324:	bf00      	nop
 8007326:	3710      	adds	r7, #16
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}
 800732c:	20000b18 	.word	0x20000b18

08007330 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007330:	b580      	push	{r7, lr}
 8007332:	b086      	sub	sp, #24
 8007334:	af00      	add	r7, sp, #0
 8007336:	60f8      	str	r0, [r7, #12]
 8007338:	60b9      	str	r1, [r7, #8]
 800733a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d10a      	bne.n	8007358 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007346:	f383 8811 	msr	BASEPRI, r3
 800734a:	f3bf 8f6f 	isb	sy
 800734e:	f3bf 8f4f 	dsb	sy
 8007352:	617b      	str	r3, [r7, #20]
}
 8007354:	bf00      	nop
 8007356:	e7fe      	b.n	8007356 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007358:	4b0a      	ldr	r3, [pc, #40]	; (8007384 <vTaskPlaceOnEventListRestricted+0x54>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	3318      	adds	r3, #24
 800735e:	4619      	mov	r1, r3
 8007360:	68f8      	ldr	r0, [r7, #12]
 8007362:	f7fe fd5e 	bl	8005e22 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d002      	beq.n	8007372 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800736c:	f04f 33ff 	mov.w	r3, #4294967295
 8007370:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007372:	6879      	ldr	r1, [r7, #4]
 8007374:	68b8      	ldr	r0, [r7, #8]
 8007376:	f000 fa55 	bl	8007824 <prvAddCurrentTaskToDelayedList>
	}
 800737a:	bf00      	nop
 800737c:	3718      	adds	r7, #24
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}
 8007382:	bf00      	nop
 8007384:	20000b18 	.word	0x20000b18

08007388 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b086      	sub	sp, #24
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	68db      	ldr	r3, [r3, #12]
 8007394:	68db      	ldr	r3, [r3, #12]
 8007396:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d10a      	bne.n	80073b4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800739e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073a2:	f383 8811 	msr	BASEPRI, r3
 80073a6:	f3bf 8f6f 	isb	sy
 80073aa:	f3bf 8f4f 	dsb	sy
 80073ae:	60fb      	str	r3, [r7, #12]
}
 80073b0:	bf00      	nop
 80073b2:	e7fe      	b.n	80073b2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	3318      	adds	r3, #24
 80073b8:	4618      	mov	r0, r3
 80073ba:	f7fe fd8f 	bl	8005edc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073be:	4b1e      	ldr	r3, [pc, #120]	; (8007438 <xTaskRemoveFromEventList+0xb0>)
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d11d      	bne.n	8007402 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	3304      	adds	r3, #4
 80073ca:	4618      	mov	r0, r3
 80073cc:	f7fe fd86 	bl	8005edc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80073d0:	693b      	ldr	r3, [r7, #16]
 80073d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073d4:	4b19      	ldr	r3, [pc, #100]	; (800743c <xTaskRemoveFromEventList+0xb4>)
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	429a      	cmp	r2, r3
 80073da:	d903      	bls.n	80073e4 <xTaskRemoveFromEventList+0x5c>
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073e0:	4a16      	ldr	r2, [pc, #88]	; (800743c <xTaskRemoveFromEventList+0xb4>)
 80073e2:	6013      	str	r3, [r2, #0]
 80073e4:	693b      	ldr	r3, [r7, #16]
 80073e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073e8:	4613      	mov	r3, r2
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	4413      	add	r3, r2
 80073ee:	009b      	lsls	r3, r3, #2
 80073f0:	4a13      	ldr	r2, [pc, #76]	; (8007440 <xTaskRemoveFromEventList+0xb8>)
 80073f2:	441a      	add	r2, r3
 80073f4:	693b      	ldr	r3, [r7, #16]
 80073f6:	3304      	adds	r3, #4
 80073f8:	4619      	mov	r1, r3
 80073fa:	4610      	mov	r0, r2
 80073fc:	f7fe fd11 	bl	8005e22 <vListInsertEnd>
 8007400:	e005      	b.n	800740e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	3318      	adds	r3, #24
 8007406:	4619      	mov	r1, r3
 8007408:	480e      	ldr	r0, [pc, #56]	; (8007444 <xTaskRemoveFromEventList+0xbc>)
 800740a:	f7fe fd0a 	bl	8005e22 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007412:	4b0d      	ldr	r3, [pc, #52]	; (8007448 <xTaskRemoveFromEventList+0xc0>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007418:	429a      	cmp	r2, r3
 800741a:	d905      	bls.n	8007428 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800741c:	2301      	movs	r3, #1
 800741e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007420:	4b0a      	ldr	r3, [pc, #40]	; (800744c <xTaskRemoveFromEventList+0xc4>)
 8007422:	2201      	movs	r2, #1
 8007424:	601a      	str	r2, [r3, #0]
 8007426:	e001      	b.n	800742c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007428:	2300      	movs	r3, #0
 800742a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800742c:	697b      	ldr	r3, [r7, #20]
}
 800742e:	4618      	mov	r0, r3
 8007430:	3718      	adds	r7, #24
 8007432:	46bd      	mov	sp, r7
 8007434:	bd80      	pop	{r7, pc}
 8007436:	bf00      	nop
 8007438:	20001014 	.word	0x20001014
 800743c:	20000ff4 	.word	0x20000ff4
 8007440:	20000b1c 	.word	0x20000b1c
 8007444:	20000fac 	.word	0x20000fac
 8007448:	20000b18 	.word	0x20000b18
 800744c:	20001000 	.word	0x20001000

08007450 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007450:	b480      	push	{r7}
 8007452:	b083      	sub	sp, #12
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007458:	4b06      	ldr	r3, [pc, #24]	; (8007474 <vTaskInternalSetTimeOutState+0x24>)
 800745a:	681a      	ldr	r2, [r3, #0]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007460:	4b05      	ldr	r3, [pc, #20]	; (8007478 <vTaskInternalSetTimeOutState+0x28>)
 8007462:	681a      	ldr	r2, [r3, #0]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	605a      	str	r2, [r3, #4]
}
 8007468:	bf00      	nop
 800746a:	370c      	adds	r7, #12
 800746c:	46bd      	mov	sp, r7
 800746e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007472:	4770      	bx	lr
 8007474:	20001004 	.word	0x20001004
 8007478:	20000ff0 	.word	0x20000ff0

0800747c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b088      	sub	sp, #32
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
 8007484:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d10a      	bne.n	80074a2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800748c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007490:	f383 8811 	msr	BASEPRI, r3
 8007494:	f3bf 8f6f 	isb	sy
 8007498:	f3bf 8f4f 	dsb	sy
 800749c:	613b      	str	r3, [r7, #16]
}
 800749e:	bf00      	nop
 80074a0:	e7fe      	b.n	80074a0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d10a      	bne.n	80074be <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80074a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074ac:	f383 8811 	msr	BASEPRI, r3
 80074b0:	f3bf 8f6f 	isb	sy
 80074b4:	f3bf 8f4f 	dsb	sy
 80074b8:	60fb      	str	r3, [r7, #12]
}
 80074ba:	bf00      	nop
 80074bc:	e7fe      	b.n	80074bc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80074be:	f000 fe81 	bl	80081c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80074c2:	4b1d      	ldr	r3, [pc, #116]	; (8007538 <xTaskCheckForTimeOut+0xbc>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	69ba      	ldr	r2, [r7, #24]
 80074ce:	1ad3      	subs	r3, r2, r3
 80074d0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074da:	d102      	bne.n	80074e2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80074dc:	2300      	movs	r3, #0
 80074de:	61fb      	str	r3, [r7, #28]
 80074e0:	e023      	b.n	800752a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681a      	ldr	r2, [r3, #0]
 80074e6:	4b15      	ldr	r3, [pc, #84]	; (800753c <xTaskCheckForTimeOut+0xc0>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	429a      	cmp	r2, r3
 80074ec:	d007      	beq.n	80074fe <xTaskCheckForTimeOut+0x82>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	685b      	ldr	r3, [r3, #4]
 80074f2:	69ba      	ldr	r2, [r7, #24]
 80074f4:	429a      	cmp	r2, r3
 80074f6:	d302      	bcc.n	80074fe <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80074f8:	2301      	movs	r3, #1
 80074fa:	61fb      	str	r3, [r7, #28]
 80074fc:	e015      	b.n	800752a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	697a      	ldr	r2, [r7, #20]
 8007504:	429a      	cmp	r2, r3
 8007506:	d20b      	bcs.n	8007520 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	681a      	ldr	r2, [r3, #0]
 800750c:	697b      	ldr	r3, [r7, #20]
 800750e:	1ad2      	subs	r2, r2, r3
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f7ff ff9b 	bl	8007450 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800751a:	2300      	movs	r3, #0
 800751c:	61fb      	str	r3, [r7, #28]
 800751e:	e004      	b.n	800752a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	2200      	movs	r2, #0
 8007524:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007526:	2301      	movs	r3, #1
 8007528:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800752a:	f000 fe7b 	bl	8008224 <vPortExitCritical>

	return xReturn;
 800752e:	69fb      	ldr	r3, [r7, #28]
}
 8007530:	4618      	mov	r0, r3
 8007532:	3720      	adds	r7, #32
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}
 8007538:	20000ff0 	.word	0x20000ff0
 800753c:	20001004 	.word	0x20001004

08007540 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007540:	b480      	push	{r7}
 8007542:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007544:	4b03      	ldr	r3, [pc, #12]	; (8007554 <vTaskMissedYield+0x14>)
 8007546:	2201      	movs	r2, #1
 8007548:	601a      	str	r2, [r3, #0]
}
 800754a:	bf00      	nop
 800754c:	46bd      	mov	sp, r7
 800754e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007552:	4770      	bx	lr
 8007554:	20001000 	.word	0x20001000

08007558 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b082      	sub	sp, #8
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007560:	f000 f852 	bl	8007608 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007564:	4b06      	ldr	r3, [pc, #24]	; (8007580 <prvIdleTask+0x28>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	2b01      	cmp	r3, #1
 800756a:	d9f9      	bls.n	8007560 <prvIdleTask+0x8>
			{
				taskYIELD();
 800756c:	4b05      	ldr	r3, [pc, #20]	; (8007584 <prvIdleTask+0x2c>)
 800756e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007572:	601a      	str	r2, [r3, #0]
 8007574:	f3bf 8f4f 	dsb	sy
 8007578:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800757c:	e7f0      	b.n	8007560 <prvIdleTask+0x8>
 800757e:	bf00      	nop
 8007580:	20000b1c 	.word	0x20000b1c
 8007584:	e000ed04 	.word	0xe000ed04

08007588 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b082      	sub	sp, #8
 800758c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800758e:	2300      	movs	r3, #0
 8007590:	607b      	str	r3, [r7, #4]
 8007592:	e00c      	b.n	80075ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007594:	687a      	ldr	r2, [r7, #4]
 8007596:	4613      	mov	r3, r2
 8007598:	009b      	lsls	r3, r3, #2
 800759a:	4413      	add	r3, r2
 800759c:	009b      	lsls	r3, r3, #2
 800759e:	4a12      	ldr	r2, [pc, #72]	; (80075e8 <prvInitialiseTaskLists+0x60>)
 80075a0:	4413      	add	r3, r2
 80075a2:	4618      	mov	r0, r3
 80075a4:	f7fe fc10 	bl	8005dc8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	3301      	adds	r3, #1
 80075ac:	607b      	str	r3, [r7, #4]
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2b37      	cmp	r3, #55	; 0x37
 80075b2:	d9ef      	bls.n	8007594 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80075b4:	480d      	ldr	r0, [pc, #52]	; (80075ec <prvInitialiseTaskLists+0x64>)
 80075b6:	f7fe fc07 	bl	8005dc8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80075ba:	480d      	ldr	r0, [pc, #52]	; (80075f0 <prvInitialiseTaskLists+0x68>)
 80075bc:	f7fe fc04 	bl	8005dc8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80075c0:	480c      	ldr	r0, [pc, #48]	; (80075f4 <prvInitialiseTaskLists+0x6c>)
 80075c2:	f7fe fc01 	bl	8005dc8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80075c6:	480c      	ldr	r0, [pc, #48]	; (80075f8 <prvInitialiseTaskLists+0x70>)
 80075c8:	f7fe fbfe 	bl	8005dc8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80075cc:	480b      	ldr	r0, [pc, #44]	; (80075fc <prvInitialiseTaskLists+0x74>)
 80075ce:	f7fe fbfb 	bl	8005dc8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80075d2:	4b0b      	ldr	r3, [pc, #44]	; (8007600 <prvInitialiseTaskLists+0x78>)
 80075d4:	4a05      	ldr	r2, [pc, #20]	; (80075ec <prvInitialiseTaskLists+0x64>)
 80075d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80075d8:	4b0a      	ldr	r3, [pc, #40]	; (8007604 <prvInitialiseTaskLists+0x7c>)
 80075da:	4a05      	ldr	r2, [pc, #20]	; (80075f0 <prvInitialiseTaskLists+0x68>)
 80075dc:	601a      	str	r2, [r3, #0]
}
 80075de:	bf00      	nop
 80075e0:	3708      	adds	r7, #8
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}
 80075e6:	bf00      	nop
 80075e8:	20000b1c 	.word	0x20000b1c
 80075ec:	20000f7c 	.word	0x20000f7c
 80075f0:	20000f90 	.word	0x20000f90
 80075f4:	20000fac 	.word	0x20000fac
 80075f8:	20000fc0 	.word	0x20000fc0
 80075fc:	20000fd8 	.word	0x20000fd8
 8007600:	20000fa4 	.word	0x20000fa4
 8007604:	20000fa8 	.word	0x20000fa8

08007608 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b082      	sub	sp, #8
 800760c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800760e:	e019      	b.n	8007644 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007610:	f000 fdd8 	bl	80081c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007614:	4b10      	ldr	r3, [pc, #64]	; (8007658 <prvCheckTasksWaitingTermination+0x50>)
 8007616:	68db      	ldr	r3, [r3, #12]
 8007618:	68db      	ldr	r3, [r3, #12]
 800761a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	3304      	adds	r3, #4
 8007620:	4618      	mov	r0, r3
 8007622:	f7fe fc5b 	bl	8005edc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007626:	4b0d      	ldr	r3, [pc, #52]	; (800765c <prvCheckTasksWaitingTermination+0x54>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	3b01      	subs	r3, #1
 800762c:	4a0b      	ldr	r2, [pc, #44]	; (800765c <prvCheckTasksWaitingTermination+0x54>)
 800762e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007630:	4b0b      	ldr	r3, [pc, #44]	; (8007660 <prvCheckTasksWaitingTermination+0x58>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	3b01      	subs	r3, #1
 8007636:	4a0a      	ldr	r2, [pc, #40]	; (8007660 <prvCheckTasksWaitingTermination+0x58>)
 8007638:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800763a:	f000 fdf3 	bl	8008224 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f000 f810 	bl	8007664 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007644:	4b06      	ldr	r3, [pc, #24]	; (8007660 <prvCheckTasksWaitingTermination+0x58>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d1e1      	bne.n	8007610 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800764c:	bf00      	nop
 800764e:	bf00      	nop
 8007650:	3708      	adds	r7, #8
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}
 8007656:	bf00      	nop
 8007658:	20000fc0 	.word	0x20000fc0
 800765c:	20000fec 	.word	0x20000fec
 8007660:	20000fd4 	.word	0x20000fd4

08007664 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007664:	b580      	push	{r7, lr}
 8007666:	b084      	sub	sp, #16
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	3364      	adds	r3, #100	; 0x64
 8007670:	4618      	mov	r0, r3
 8007672:	f001 fe5f 	bl	8009334 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 800767c:	2b00      	cmp	r3, #0
 800767e:	d108      	bne.n	8007692 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007684:	4618      	mov	r0, r3
 8007686:	f000 ff8b 	bl	80085a0 <vPortFree>
				vPortFree( pxTCB );
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f000 ff88 	bl	80085a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007690:	e018      	b.n	80076c4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 8007698:	2b01      	cmp	r3, #1
 800769a:	d103      	bne.n	80076a4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	f000 ff7f 	bl	80085a0 <vPortFree>
	}
 80076a2:	e00f      	b.n	80076c4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 80076aa:	2b02      	cmp	r3, #2
 80076ac:	d00a      	beq.n	80076c4 <prvDeleteTCB+0x60>
	__asm volatile
 80076ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076b2:	f383 8811 	msr	BASEPRI, r3
 80076b6:	f3bf 8f6f 	isb	sy
 80076ba:	f3bf 8f4f 	dsb	sy
 80076be:	60fb      	str	r3, [r7, #12]
}
 80076c0:	bf00      	nop
 80076c2:	e7fe      	b.n	80076c2 <prvDeleteTCB+0x5e>
	}
 80076c4:	bf00      	nop
 80076c6:	3710      	adds	r7, #16
 80076c8:	46bd      	mov	sp, r7
 80076ca:	bd80      	pop	{r7, pc}

080076cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80076cc:	b480      	push	{r7}
 80076ce:	b083      	sub	sp, #12
 80076d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80076d2:	4b0c      	ldr	r3, [pc, #48]	; (8007704 <prvResetNextTaskUnblockTime+0x38>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d104      	bne.n	80076e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80076dc:	4b0a      	ldr	r3, [pc, #40]	; (8007708 <prvResetNextTaskUnblockTime+0x3c>)
 80076de:	f04f 32ff 	mov.w	r2, #4294967295
 80076e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80076e4:	e008      	b.n	80076f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076e6:	4b07      	ldr	r3, [pc, #28]	; (8007704 <prvResetNextTaskUnblockTime+0x38>)
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	68db      	ldr	r3, [r3, #12]
 80076ec:	68db      	ldr	r3, [r3, #12]
 80076ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	685b      	ldr	r3, [r3, #4]
 80076f4:	4a04      	ldr	r2, [pc, #16]	; (8007708 <prvResetNextTaskUnblockTime+0x3c>)
 80076f6:	6013      	str	r3, [r2, #0]
}
 80076f8:	bf00      	nop
 80076fa:	370c      	adds	r7, #12
 80076fc:	46bd      	mov	sp, r7
 80076fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007702:	4770      	bx	lr
 8007704:	20000fa4 	.word	0x20000fa4
 8007708:	2000100c 	.word	0x2000100c

0800770c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800770c:	b480      	push	{r7}
 800770e:	b083      	sub	sp, #12
 8007710:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007712:	4b0b      	ldr	r3, [pc, #44]	; (8007740 <xTaskGetSchedulerState+0x34>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d102      	bne.n	8007720 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800771a:	2301      	movs	r3, #1
 800771c:	607b      	str	r3, [r7, #4]
 800771e:	e008      	b.n	8007732 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007720:	4b08      	ldr	r3, [pc, #32]	; (8007744 <xTaskGetSchedulerState+0x38>)
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d102      	bne.n	800772e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007728:	2302      	movs	r3, #2
 800772a:	607b      	str	r3, [r7, #4]
 800772c:	e001      	b.n	8007732 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800772e:	2300      	movs	r3, #0
 8007730:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007732:	687b      	ldr	r3, [r7, #4]
	}
 8007734:	4618      	mov	r0, r3
 8007736:	370c      	adds	r7, #12
 8007738:	46bd      	mov	sp, r7
 800773a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773e:	4770      	bx	lr
 8007740:	20000ff8 	.word	0x20000ff8
 8007744:	20001014 	.word	0x20001014

08007748 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007748:	b580      	push	{r7, lr}
 800774a:	b086      	sub	sp, #24
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007754:	2300      	movs	r3, #0
 8007756:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d056      	beq.n	800780c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800775e:	4b2e      	ldr	r3, [pc, #184]	; (8007818 <xTaskPriorityDisinherit+0xd0>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	693a      	ldr	r2, [r7, #16]
 8007764:	429a      	cmp	r2, r3
 8007766:	d00a      	beq.n	800777e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800776c:	f383 8811 	msr	BASEPRI, r3
 8007770:	f3bf 8f6f 	isb	sy
 8007774:	f3bf 8f4f 	dsb	sy
 8007778:	60fb      	str	r3, [r7, #12]
}
 800777a:	bf00      	nop
 800777c:	e7fe      	b.n	800777c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800777e:	693b      	ldr	r3, [r7, #16]
 8007780:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007782:	2b00      	cmp	r3, #0
 8007784:	d10a      	bne.n	800779c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007786:	f04f 0350 	mov.w	r3, #80	; 0x50
 800778a:	f383 8811 	msr	BASEPRI, r3
 800778e:	f3bf 8f6f 	isb	sy
 8007792:	f3bf 8f4f 	dsb	sy
 8007796:	60bb      	str	r3, [r7, #8]
}
 8007798:	bf00      	nop
 800779a:	e7fe      	b.n	800779a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800779c:	693b      	ldr	r3, [r7, #16]
 800779e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077a0:	1e5a      	subs	r2, r3, #1
 80077a2:	693b      	ldr	r3, [r7, #16]
 80077a4:	661a      	str	r2, [r3, #96]	; 0x60

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80077a6:	693b      	ldr	r3, [r7, #16]
 80077a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077ae:	429a      	cmp	r2, r3
 80077b0:	d02c      	beq.n	800780c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80077b2:	693b      	ldr	r3, [r7, #16]
 80077b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d128      	bne.n	800780c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80077ba:	693b      	ldr	r3, [r7, #16]
 80077bc:	3304      	adds	r3, #4
 80077be:	4618      	mov	r0, r3
 80077c0:	f7fe fb8c 	bl	8005edc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80077c4:	693b      	ldr	r3, [r7, #16]
 80077c6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80077c8:	693b      	ldr	r3, [r7, #16]
 80077ca:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077cc:	693b      	ldr	r3, [r7, #16]
 80077ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077d0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80077d4:	693b      	ldr	r3, [r7, #16]
 80077d6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077dc:	4b0f      	ldr	r3, [pc, #60]	; (800781c <xTaskPriorityDisinherit+0xd4>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	429a      	cmp	r2, r3
 80077e2:	d903      	bls.n	80077ec <xTaskPriorityDisinherit+0xa4>
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077e8:	4a0c      	ldr	r2, [pc, #48]	; (800781c <xTaskPriorityDisinherit+0xd4>)
 80077ea:	6013      	str	r3, [r2, #0]
 80077ec:	693b      	ldr	r3, [r7, #16]
 80077ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077f0:	4613      	mov	r3, r2
 80077f2:	009b      	lsls	r3, r3, #2
 80077f4:	4413      	add	r3, r2
 80077f6:	009b      	lsls	r3, r3, #2
 80077f8:	4a09      	ldr	r2, [pc, #36]	; (8007820 <xTaskPriorityDisinherit+0xd8>)
 80077fa:	441a      	add	r2, r3
 80077fc:	693b      	ldr	r3, [r7, #16]
 80077fe:	3304      	adds	r3, #4
 8007800:	4619      	mov	r1, r3
 8007802:	4610      	mov	r0, r2
 8007804:	f7fe fb0d 	bl	8005e22 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007808:	2301      	movs	r3, #1
 800780a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800780c:	697b      	ldr	r3, [r7, #20]
	}
 800780e:	4618      	mov	r0, r3
 8007810:	3718      	adds	r7, #24
 8007812:	46bd      	mov	sp, r7
 8007814:	bd80      	pop	{r7, pc}
 8007816:	bf00      	nop
 8007818:	20000b18 	.word	0x20000b18
 800781c:	20000ff4 	.word	0x20000ff4
 8007820:	20000b1c 	.word	0x20000b1c

08007824 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007824:	b580      	push	{r7, lr}
 8007826:	b084      	sub	sp, #16
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
 800782c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800782e:	4b21      	ldr	r3, [pc, #132]	; (80078b4 <prvAddCurrentTaskToDelayedList+0x90>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007834:	4b20      	ldr	r3, [pc, #128]	; (80078b8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	3304      	adds	r3, #4
 800783a:	4618      	mov	r0, r3
 800783c:	f7fe fb4e 	bl	8005edc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007846:	d10a      	bne.n	800785e <prvAddCurrentTaskToDelayedList+0x3a>
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d007      	beq.n	800785e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800784e:	4b1a      	ldr	r3, [pc, #104]	; (80078b8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	3304      	adds	r3, #4
 8007854:	4619      	mov	r1, r3
 8007856:	4819      	ldr	r0, [pc, #100]	; (80078bc <prvAddCurrentTaskToDelayedList+0x98>)
 8007858:	f7fe fae3 	bl	8005e22 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800785c:	e026      	b.n	80078ac <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800785e:	68fa      	ldr	r2, [r7, #12]
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	4413      	add	r3, r2
 8007864:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007866:	4b14      	ldr	r3, [pc, #80]	; (80078b8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	68ba      	ldr	r2, [r7, #8]
 800786c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800786e:	68ba      	ldr	r2, [r7, #8]
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	429a      	cmp	r2, r3
 8007874:	d209      	bcs.n	800788a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007876:	4b12      	ldr	r3, [pc, #72]	; (80078c0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007878:	681a      	ldr	r2, [r3, #0]
 800787a:	4b0f      	ldr	r3, [pc, #60]	; (80078b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	3304      	adds	r3, #4
 8007880:	4619      	mov	r1, r3
 8007882:	4610      	mov	r0, r2
 8007884:	f7fe faf1 	bl	8005e6a <vListInsert>
}
 8007888:	e010      	b.n	80078ac <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800788a:	4b0e      	ldr	r3, [pc, #56]	; (80078c4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800788c:	681a      	ldr	r2, [r3, #0]
 800788e:	4b0a      	ldr	r3, [pc, #40]	; (80078b8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	3304      	adds	r3, #4
 8007894:	4619      	mov	r1, r3
 8007896:	4610      	mov	r0, r2
 8007898:	f7fe fae7 	bl	8005e6a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800789c:	4b0a      	ldr	r3, [pc, #40]	; (80078c8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	68ba      	ldr	r2, [r7, #8]
 80078a2:	429a      	cmp	r2, r3
 80078a4:	d202      	bcs.n	80078ac <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80078a6:	4a08      	ldr	r2, [pc, #32]	; (80078c8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	6013      	str	r3, [r2, #0]
}
 80078ac:	bf00      	nop
 80078ae:	3710      	adds	r7, #16
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bd80      	pop	{r7, pc}
 80078b4:	20000ff0 	.word	0x20000ff0
 80078b8:	20000b18 	.word	0x20000b18
 80078bc:	20000fd8 	.word	0x20000fd8
 80078c0:	20000fa8 	.word	0x20000fa8
 80078c4:	20000fa4 	.word	0x20000fa4
 80078c8:	2000100c 	.word	0x2000100c

080078cc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b08a      	sub	sp, #40	; 0x28
 80078d0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80078d2:	2300      	movs	r3, #0
 80078d4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80078d6:	f000 fb07 	bl	8007ee8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80078da:	4b1c      	ldr	r3, [pc, #112]	; (800794c <xTimerCreateTimerTask+0x80>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d021      	beq.n	8007926 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80078e2:	2300      	movs	r3, #0
 80078e4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80078e6:	2300      	movs	r3, #0
 80078e8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80078ea:	1d3a      	adds	r2, r7, #4
 80078ec:	f107 0108 	add.w	r1, r7, #8
 80078f0:	f107 030c 	add.w	r3, r7, #12
 80078f4:	4618      	mov	r0, r3
 80078f6:	f7fe fa4d 	bl	8005d94 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80078fa:	6879      	ldr	r1, [r7, #4]
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	68fa      	ldr	r2, [r7, #12]
 8007900:	9202      	str	r2, [sp, #8]
 8007902:	9301      	str	r3, [sp, #4]
 8007904:	2302      	movs	r3, #2
 8007906:	9300      	str	r3, [sp, #0]
 8007908:	2300      	movs	r3, #0
 800790a:	460a      	mov	r2, r1
 800790c:	4910      	ldr	r1, [pc, #64]	; (8007950 <xTimerCreateTimerTask+0x84>)
 800790e:	4811      	ldr	r0, [pc, #68]	; (8007954 <xTimerCreateTimerTask+0x88>)
 8007910:	f7ff f8b4 	bl	8006a7c <xTaskCreateStatic>
 8007914:	4603      	mov	r3, r0
 8007916:	4a10      	ldr	r2, [pc, #64]	; (8007958 <xTimerCreateTimerTask+0x8c>)
 8007918:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800791a:	4b0f      	ldr	r3, [pc, #60]	; (8007958 <xTimerCreateTimerTask+0x8c>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d001      	beq.n	8007926 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007922:	2301      	movs	r3, #1
 8007924:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d10a      	bne.n	8007942 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800792c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007930:	f383 8811 	msr	BASEPRI, r3
 8007934:	f3bf 8f6f 	isb	sy
 8007938:	f3bf 8f4f 	dsb	sy
 800793c:	613b      	str	r3, [r7, #16]
}
 800793e:	bf00      	nop
 8007940:	e7fe      	b.n	8007940 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007942:	697b      	ldr	r3, [r7, #20]
}
 8007944:	4618      	mov	r0, r3
 8007946:	3718      	adds	r7, #24
 8007948:	46bd      	mov	sp, r7
 800794a:	bd80      	pop	{r7, pc}
 800794c:	20001048 	.word	0x20001048
 8007950:	0800b2e4 	.word	0x0800b2e4
 8007954:	08007a91 	.word	0x08007a91
 8007958:	2000104c 	.word	0x2000104c

0800795c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b08a      	sub	sp, #40	; 0x28
 8007960:	af00      	add	r7, sp, #0
 8007962:	60f8      	str	r0, [r7, #12]
 8007964:	60b9      	str	r1, [r7, #8]
 8007966:	607a      	str	r2, [r7, #4]
 8007968:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800796a:	2300      	movs	r3, #0
 800796c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d10a      	bne.n	800798a <xTimerGenericCommand+0x2e>
	__asm volatile
 8007974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007978:	f383 8811 	msr	BASEPRI, r3
 800797c:	f3bf 8f6f 	isb	sy
 8007980:	f3bf 8f4f 	dsb	sy
 8007984:	623b      	str	r3, [r7, #32]
}
 8007986:	bf00      	nop
 8007988:	e7fe      	b.n	8007988 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800798a:	4b1a      	ldr	r3, [pc, #104]	; (80079f4 <xTimerGenericCommand+0x98>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d02a      	beq.n	80079e8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800799e:	68bb      	ldr	r3, [r7, #8]
 80079a0:	2b05      	cmp	r3, #5
 80079a2:	dc18      	bgt.n	80079d6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80079a4:	f7ff feb2 	bl	800770c <xTaskGetSchedulerState>
 80079a8:	4603      	mov	r3, r0
 80079aa:	2b02      	cmp	r3, #2
 80079ac:	d109      	bne.n	80079c2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80079ae:	4b11      	ldr	r3, [pc, #68]	; (80079f4 <xTimerGenericCommand+0x98>)
 80079b0:	6818      	ldr	r0, [r3, #0]
 80079b2:	f107 0110 	add.w	r1, r7, #16
 80079b6:	2300      	movs	r3, #0
 80079b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079ba:	f7fe fbf7 	bl	80061ac <xQueueGenericSend>
 80079be:	6278      	str	r0, [r7, #36]	; 0x24
 80079c0:	e012      	b.n	80079e8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80079c2:	4b0c      	ldr	r3, [pc, #48]	; (80079f4 <xTimerGenericCommand+0x98>)
 80079c4:	6818      	ldr	r0, [r3, #0]
 80079c6:	f107 0110 	add.w	r1, r7, #16
 80079ca:	2300      	movs	r3, #0
 80079cc:	2200      	movs	r2, #0
 80079ce:	f7fe fbed 	bl	80061ac <xQueueGenericSend>
 80079d2:	6278      	str	r0, [r7, #36]	; 0x24
 80079d4:	e008      	b.n	80079e8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80079d6:	4b07      	ldr	r3, [pc, #28]	; (80079f4 <xTimerGenericCommand+0x98>)
 80079d8:	6818      	ldr	r0, [r3, #0]
 80079da:	f107 0110 	add.w	r1, r7, #16
 80079de:	2300      	movs	r3, #0
 80079e0:	683a      	ldr	r2, [r7, #0]
 80079e2:	f7fe fce1 	bl	80063a8 <xQueueGenericSendFromISR>
 80079e6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80079e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3728      	adds	r7, #40	; 0x28
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
 80079f2:	bf00      	nop
 80079f4:	20001048 	.word	0x20001048

080079f8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b088      	sub	sp, #32
 80079fc:	af02      	add	r7, sp, #8
 80079fe:	6078      	str	r0, [r7, #4]
 8007a00:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a02:	4b22      	ldr	r3, [pc, #136]	; (8007a8c <prvProcessExpiredTimer+0x94>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	68db      	ldr	r3, [r3, #12]
 8007a08:	68db      	ldr	r3, [r3, #12]
 8007a0a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	3304      	adds	r3, #4
 8007a10:	4618      	mov	r0, r3
 8007a12:	f7fe fa63 	bl	8005edc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007a1c:	f003 0304 	and.w	r3, r3, #4
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d022      	beq.n	8007a6a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007a24:	697b      	ldr	r3, [r7, #20]
 8007a26:	699a      	ldr	r2, [r3, #24]
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	18d1      	adds	r1, r2, r3
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	683a      	ldr	r2, [r7, #0]
 8007a30:	6978      	ldr	r0, [r7, #20]
 8007a32:	f000 f8d1 	bl	8007bd8 <prvInsertTimerInActiveList>
 8007a36:	4603      	mov	r3, r0
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d01f      	beq.n	8007a7c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	9300      	str	r3, [sp, #0]
 8007a40:	2300      	movs	r3, #0
 8007a42:	687a      	ldr	r2, [r7, #4]
 8007a44:	2100      	movs	r1, #0
 8007a46:	6978      	ldr	r0, [r7, #20]
 8007a48:	f7ff ff88 	bl	800795c <xTimerGenericCommand>
 8007a4c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d113      	bne.n	8007a7c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8007a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a58:	f383 8811 	msr	BASEPRI, r3
 8007a5c:	f3bf 8f6f 	isb	sy
 8007a60:	f3bf 8f4f 	dsb	sy
 8007a64:	60fb      	str	r3, [r7, #12]
}
 8007a66:	bf00      	nop
 8007a68:	e7fe      	b.n	8007a68 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007a6a:	697b      	ldr	r3, [r7, #20]
 8007a6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007a70:	f023 0301 	bic.w	r3, r3, #1
 8007a74:	b2da      	uxtb	r2, r3
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	6a1b      	ldr	r3, [r3, #32]
 8007a80:	6978      	ldr	r0, [r7, #20]
 8007a82:	4798      	blx	r3
}
 8007a84:	bf00      	nop
 8007a86:	3718      	adds	r7, #24
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	bd80      	pop	{r7, pc}
 8007a8c:	20001040 	.word	0x20001040

08007a90 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b084      	sub	sp, #16
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007a98:	f107 0308 	add.w	r3, r7, #8
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	f000 f857 	bl	8007b50 <prvGetNextExpireTime>
 8007aa2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	4619      	mov	r1, r3
 8007aa8:	68f8      	ldr	r0, [r7, #12]
 8007aaa:	f000 f803 	bl	8007ab4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007aae:	f000 f8d5 	bl	8007c5c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007ab2:	e7f1      	b.n	8007a98 <prvTimerTask+0x8>

08007ab4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b084      	sub	sp, #16
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
 8007abc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007abe:	f7ff fa39 	bl	8006f34 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007ac2:	f107 0308 	add.w	r3, r7, #8
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f000 f866 	bl	8007b98 <prvSampleTimeNow>
 8007acc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d130      	bne.n	8007b36 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d10a      	bne.n	8007af0 <prvProcessTimerOrBlockTask+0x3c>
 8007ada:	687a      	ldr	r2, [r7, #4]
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	d806      	bhi.n	8007af0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007ae2:	f7ff fa35 	bl	8006f50 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007ae6:	68f9      	ldr	r1, [r7, #12]
 8007ae8:	6878      	ldr	r0, [r7, #4]
 8007aea:	f7ff ff85 	bl	80079f8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007aee:	e024      	b.n	8007b3a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d008      	beq.n	8007b08 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007af6:	4b13      	ldr	r3, [pc, #76]	; (8007b44 <prvProcessTimerOrBlockTask+0x90>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d101      	bne.n	8007b04 <prvProcessTimerOrBlockTask+0x50>
 8007b00:	2301      	movs	r3, #1
 8007b02:	e000      	b.n	8007b06 <prvProcessTimerOrBlockTask+0x52>
 8007b04:	2300      	movs	r3, #0
 8007b06:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007b08:	4b0f      	ldr	r3, [pc, #60]	; (8007b48 <prvProcessTimerOrBlockTask+0x94>)
 8007b0a:	6818      	ldr	r0, [r3, #0]
 8007b0c:	687a      	ldr	r2, [r7, #4]
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	1ad3      	subs	r3, r2, r3
 8007b12:	683a      	ldr	r2, [r7, #0]
 8007b14:	4619      	mov	r1, r3
 8007b16:	f7fe ff7d 	bl	8006a14 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007b1a:	f7ff fa19 	bl	8006f50 <xTaskResumeAll>
 8007b1e:	4603      	mov	r3, r0
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d10a      	bne.n	8007b3a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007b24:	4b09      	ldr	r3, [pc, #36]	; (8007b4c <prvProcessTimerOrBlockTask+0x98>)
 8007b26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b2a:	601a      	str	r2, [r3, #0]
 8007b2c:	f3bf 8f4f 	dsb	sy
 8007b30:	f3bf 8f6f 	isb	sy
}
 8007b34:	e001      	b.n	8007b3a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007b36:	f7ff fa0b 	bl	8006f50 <xTaskResumeAll>
}
 8007b3a:	bf00      	nop
 8007b3c:	3710      	adds	r7, #16
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}
 8007b42:	bf00      	nop
 8007b44:	20001044 	.word	0x20001044
 8007b48:	20001048 	.word	0x20001048
 8007b4c:	e000ed04 	.word	0xe000ed04

08007b50 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007b50:	b480      	push	{r7}
 8007b52:	b085      	sub	sp, #20
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007b58:	4b0e      	ldr	r3, [pc, #56]	; (8007b94 <prvGetNextExpireTime+0x44>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d101      	bne.n	8007b66 <prvGetNextExpireTime+0x16>
 8007b62:	2201      	movs	r2, #1
 8007b64:	e000      	b.n	8007b68 <prvGetNextExpireTime+0x18>
 8007b66:	2200      	movs	r2, #0
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d105      	bne.n	8007b80 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007b74:	4b07      	ldr	r3, [pc, #28]	; (8007b94 <prvGetNextExpireTime+0x44>)
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	68db      	ldr	r3, [r3, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	60fb      	str	r3, [r7, #12]
 8007b7e:	e001      	b.n	8007b84 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007b80:	2300      	movs	r3, #0
 8007b82:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007b84:	68fb      	ldr	r3, [r7, #12]
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	3714      	adds	r7, #20
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b90:	4770      	bx	lr
 8007b92:	bf00      	nop
 8007b94:	20001040 	.word	0x20001040

08007b98 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b084      	sub	sp, #16
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007ba0:	f7ff fa74 	bl	800708c <xTaskGetTickCount>
 8007ba4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007ba6:	4b0b      	ldr	r3, [pc, #44]	; (8007bd4 <prvSampleTimeNow+0x3c>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	68fa      	ldr	r2, [r7, #12]
 8007bac:	429a      	cmp	r2, r3
 8007bae:	d205      	bcs.n	8007bbc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007bb0:	f000 f936 	bl	8007e20 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	601a      	str	r2, [r3, #0]
 8007bba:	e002      	b.n	8007bc2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007bc2:	4a04      	ldr	r2, [pc, #16]	; (8007bd4 <prvSampleTimeNow+0x3c>)
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	3710      	adds	r7, #16
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}
 8007bd2:	bf00      	nop
 8007bd4:	20001050 	.word	0x20001050

08007bd8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b086      	sub	sp, #24
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	60f8      	str	r0, [r7, #12]
 8007be0:	60b9      	str	r1, [r7, #8]
 8007be2:	607a      	str	r2, [r7, #4]
 8007be4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007be6:	2300      	movs	r3, #0
 8007be8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	68ba      	ldr	r2, [r7, #8]
 8007bee:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	68fa      	ldr	r2, [r7, #12]
 8007bf4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007bf6:	68ba      	ldr	r2, [r7, #8]
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	429a      	cmp	r2, r3
 8007bfc:	d812      	bhi.n	8007c24 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007bfe:	687a      	ldr	r2, [r7, #4]
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	1ad2      	subs	r2, r2, r3
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	699b      	ldr	r3, [r3, #24]
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d302      	bcc.n	8007c12 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007c0c:	2301      	movs	r3, #1
 8007c0e:	617b      	str	r3, [r7, #20]
 8007c10:	e01b      	b.n	8007c4a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007c12:	4b10      	ldr	r3, [pc, #64]	; (8007c54 <prvInsertTimerInActiveList+0x7c>)
 8007c14:	681a      	ldr	r2, [r3, #0]
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	3304      	adds	r3, #4
 8007c1a:	4619      	mov	r1, r3
 8007c1c:	4610      	mov	r0, r2
 8007c1e:	f7fe f924 	bl	8005e6a <vListInsert>
 8007c22:	e012      	b.n	8007c4a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007c24:	687a      	ldr	r2, [r7, #4]
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	429a      	cmp	r2, r3
 8007c2a:	d206      	bcs.n	8007c3a <prvInsertTimerInActiveList+0x62>
 8007c2c:	68ba      	ldr	r2, [r7, #8]
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	429a      	cmp	r2, r3
 8007c32:	d302      	bcc.n	8007c3a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007c34:	2301      	movs	r3, #1
 8007c36:	617b      	str	r3, [r7, #20]
 8007c38:	e007      	b.n	8007c4a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007c3a:	4b07      	ldr	r3, [pc, #28]	; (8007c58 <prvInsertTimerInActiveList+0x80>)
 8007c3c:	681a      	ldr	r2, [r3, #0]
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	3304      	adds	r3, #4
 8007c42:	4619      	mov	r1, r3
 8007c44:	4610      	mov	r0, r2
 8007c46:	f7fe f910 	bl	8005e6a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007c4a:	697b      	ldr	r3, [r7, #20]
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3718      	adds	r7, #24
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}
 8007c54:	20001044 	.word	0x20001044
 8007c58:	20001040 	.word	0x20001040

08007c5c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b08e      	sub	sp, #56	; 0x38
 8007c60:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007c62:	e0ca      	b.n	8007dfa <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	da18      	bge.n	8007c9c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007c6a:	1d3b      	adds	r3, r7, #4
 8007c6c:	3304      	adds	r3, #4
 8007c6e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007c70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d10a      	bne.n	8007c8c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007c76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c7a:	f383 8811 	msr	BASEPRI, r3
 8007c7e:	f3bf 8f6f 	isb	sy
 8007c82:	f3bf 8f4f 	dsb	sy
 8007c86:	61fb      	str	r3, [r7, #28]
}
 8007c88:	bf00      	nop
 8007c8a:	e7fe      	b.n	8007c8a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007c8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007c92:	6850      	ldr	r0, [r2, #4]
 8007c94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007c96:	6892      	ldr	r2, [r2, #8]
 8007c98:	4611      	mov	r1, r2
 8007c9a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	f2c0 80ab 	blt.w	8007dfa <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007caa:	695b      	ldr	r3, [r3, #20]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d004      	beq.n	8007cba <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cb2:	3304      	adds	r3, #4
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	f7fe f911 	bl	8005edc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007cba:	463b      	mov	r3, r7
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	f7ff ff6b 	bl	8007b98 <prvSampleTimeNow>
 8007cc2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2b09      	cmp	r3, #9
 8007cc8:	f200 8096 	bhi.w	8007df8 <prvProcessReceivedCommands+0x19c>
 8007ccc:	a201      	add	r2, pc, #4	; (adr r2, 8007cd4 <prvProcessReceivedCommands+0x78>)
 8007cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cd2:	bf00      	nop
 8007cd4:	08007cfd 	.word	0x08007cfd
 8007cd8:	08007cfd 	.word	0x08007cfd
 8007cdc:	08007cfd 	.word	0x08007cfd
 8007ce0:	08007d71 	.word	0x08007d71
 8007ce4:	08007d85 	.word	0x08007d85
 8007ce8:	08007dcf 	.word	0x08007dcf
 8007cec:	08007cfd 	.word	0x08007cfd
 8007cf0:	08007cfd 	.word	0x08007cfd
 8007cf4:	08007d71 	.word	0x08007d71
 8007cf8:	08007d85 	.word	0x08007d85
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cfe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007d02:	f043 0301 	orr.w	r3, r3, #1
 8007d06:	b2da      	uxtb	r2, r3
 8007d08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d0a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007d0e:	68ba      	ldr	r2, [r7, #8]
 8007d10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d12:	699b      	ldr	r3, [r3, #24]
 8007d14:	18d1      	adds	r1, r2, r3
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007d1c:	f7ff ff5c 	bl	8007bd8 <prvInsertTimerInActiveList>
 8007d20:	4603      	mov	r3, r0
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d069      	beq.n	8007dfa <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d28:	6a1b      	ldr	r3, [r3, #32]
 8007d2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007d2c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007d2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007d34:	f003 0304 	and.w	r3, r3, #4
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d05e      	beq.n	8007dfa <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007d3c:	68ba      	ldr	r2, [r7, #8]
 8007d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d40:	699b      	ldr	r3, [r3, #24]
 8007d42:	441a      	add	r2, r3
 8007d44:	2300      	movs	r3, #0
 8007d46:	9300      	str	r3, [sp, #0]
 8007d48:	2300      	movs	r3, #0
 8007d4a:	2100      	movs	r1, #0
 8007d4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007d4e:	f7ff fe05 	bl	800795c <xTimerGenericCommand>
 8007d52:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007d54:	6a3b      	ldr	r3, [r7, #32]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d14f      	bne.n	8007dfa <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8007d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d5e:	f383 8811 	msr	BASEPRI, r3
 8007d62:	f3bf 8f6f 	isb	sy
 8007d66:	f3bf 8f4f 	dsb	sy
 8007d6a:	61bb      	str	r3, [r7, #24]
}
 8007d6c:	bf00      	nop
 8007d6e:	e7fe      	b.n	8007d6e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d72:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007d76:	f023 0301 	bic.w	r3, r3, #1
 8007d7a:	b2da      	uxtb	r2, r3
 8007d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d7e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8007d82:	e03a      	b.n	8007dfa <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d86:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007d8a:	f043 0301 	orr.w	r3, r3, #1
 8007d8e:	b2da      	uxtb	r2, r3
 8007d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d92:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007d96:	68ba      	ldr	r2, [r7, #8]
 8007d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d9a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d9e:	699b      	ldr	r3, [r3, #24]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d10a      	bne.n	8007dba <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8007da4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007da8:	f383 8811 	msr	BASEPRI, r3
 8007dac:	f3bf 8f6f 	isb	sy
 8007db0:	f3bf 8f4f 	dsb	sy
 8007db4:	617b      	str	r3, [r7, #20]
}
 8007db6:	bf00      	nop
 8007db8:	e7fe      	b.n	8007db8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007dba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dbc:	699a      	ldr	r2, [r3, #24]
 8007dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dc0:	18d1      	adds	r1, r2, r3
 8007dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007dc6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007dc8:	f7ff ff06 	bl	8007bd8 <prvInsertTimerInActiveList>
					break;
 8007dcc:	e015      	b.n	8007dfa <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dd0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007dd4:	f003 0302 	and.w	r3, r3, #2
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d103      	bne.n	8007de4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8007ddc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007dde:	f000 fbdf 	bl	80085a0 <vPortFree>
 8007de2:	e00a      	b.n	8007dfa <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007de6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007dea:	f023 0301 	bic.w	r3, r3, #1
 8007dee:	b2da      	uxtb	r2, r3
 8007df0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007df2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007df6:	e000      	b.n	8007dfa <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8007df8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007dfa:	4b08      	ldr	r3, [pc, #32]	; (8007e1c <prvProcessReceivedCommands+0x1c0>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	1d39      	adds	r1, r7, #4
 8007e00:	2200      	movs	r2, #0
 8007e02:	4618      	mov	r0, r3
 8007e04:	f7fe fb6c 	bl	80064e0 <xQueueReceive>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	f47f af2a 	bne.w	8007c64 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007e10:	bf00      	nop
 8007e12:	bf00      	nop
 8007e14:	3730      	adds	r7, #48	; 0x30
 8007e16:	46bd      	mov	sp, r7
 8007e18:	bd80      	pop	{r7, pc}
 8007e1a:	bf00      	nop
 8007e1c:	20001048 	.word	0x20001048

08007e20 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b088      	sub	sp, #32
 8007e24:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007e26:	e048      	b.n	8007eba <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007e28:	4b2d      	ldr	r3, [pc, #180]	; (8007ee0 <prvSwitchTimerLists+0xc0>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	68db      	ldr	r3, [r3, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e32:	4b2b      	ldr	r3, [pc, #172]	; (8007ee0 <prvSwitchTimerLists+0xc0>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	68db      	ldr	r3, [r3, #12]
 8007e38:	68db      	ldr	r3, [r3, #12]
 8007e3a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	3304      	adds	r3, #4
 8007e40:	4618      	mov	r0, r3
 8007e42:	f7fe f84b 	bl	8005edc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	6a1b      	ldr	r3, [r3, #32]
 8007e4a:	68f8      	ldr	r0, [r7, #12]
 8007e4c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007e54:	f003 0304 	and.w	r3, r3, #4
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d02e      	beq.n	8007eba <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	699b      	ldr	r3, [r3, #24]
 8007e60:	693a      	ldr	r2, [r7, #16]
 8007e62:	4413      	add	r3, r2
 8007e64:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007e66:	68ba      	ldr	r2, [r7, #8]
 8007e68:	693b      	ldr	r3, [r7, #16]
 8007e6a:	429a      	cmp	r2, r3
 8007e6c:	d90e      	bls.n	8007e8c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	68ba      	ldr	r2, [r7, #8]
 8007e72:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	68fa      	ldr	r2, [r7, #12]
 8007e78:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007e7a:	4b19      	ldr	r3, [pc, #100]	; (8007ee0 <prvSwitchTimerLists+0xc0>)
 8007e7c:	681a      	ldr	r2, [r3, #0]
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	3304      	adds	r3, #4
 8007e82:	4619      	mov	r1, r3
 8007e84:	4610      	mov	r0, r2
 8007e86:	f7fd fff0 	bl	8005e6a <vListInsert>
 8007e8a:	e016      	b.n	8007eba <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	9300      	str	r3, [sp, #0]
 8007e90:	2300      	movs	r3, #0
 8007e92:	693a      	ldr	r2, [r7, #16]
 8007e94:	2100      	movs	r1, #0
 8007e96:	68f8      	ldr	r0, [r7, #12]
 8007e98:	f7ff fd60 	bl	800795c <xTimerGenericCommand>
 8007e9c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d10a      	bne.n	8007eba <prvSwitchTimerLists+0x9a>
	__asm volatile
 8007ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ea8:	f383 8811 	msr	BASEPRI, r3
 8007eac:	f3bf 8f6f 	isb	sy
 8007eb0:	f3bf 8f4f 	dsb	sy
 8007eb4:	603b      	str	r3, [r7, #0]
}
 8007eb6:	bf00      	nop
 8007eb8:	e7fe      	b.n	8007eb8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007eba:	4b09      	ldr	r3, [pc, #36]	; (8007ee0 <prvSwitchTimerLists+0xc0>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d1b1      	bne.n	8007e28 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007ec4:	4b06      	ldr	r3, [pc, #24]	; (8007ee0 <prvSwitchTimerLists+0xc0>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007eca:	4b06      	ldr	r3, [pc, #24]	; (8007ee4 <prvSwitchTimerLists+0xc4>)
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	4a04      	ldr	r2, [pc, #16]	; (8007ee0 <prvSwitchTimerLists+0xc0>)
 8007ed0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007ed2:	4a04      	ldr	r2, [pc, #16]	; (8007ee4 <prvSwitchTimerLists+0xc4>)
 8007ed4:	697b      	ldr	r3, [r7, #20]
 8007ed6:	6013      	str	r3, [r2, #0]
}
 8007ed8:	bf00      	nop
 8007eda:	3718      	adds	r7, #24
 8007edc:	46bd      	mov	sp, r7
 8007ede:	bd80      	pop	{r7, pc}
 8007ee0:	20001040 	.word	0x20001040
 8007ee4:	20001044 	.word	0x20001044

08007ee8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b082      	sub	sp, #8
 8007eec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007eee:	f000 f969 	bl	80081c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007ef2:	4b15      	ldr	r3, [pc, #84]	; (8007f48 <prvCheckForValidListAndQueue+0x60>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d120      	bne.n	8007f3c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007efa:	4814      	ldr	r0, [pc, #80]	; (8007f4c <prvCheckForValidListAndQueue+0x64>)
 8007efc:	f7fd ff64 	bl	8005dc8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007f00:	4813      	ldr	r0, [pc, #76]	; (8007f50 <prvCheckForValidListAndQueue+0x68>)
 8007f02:	f7fd ff61 	bl	8005dc8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007f06:	4b13      	ldr	r3, [pc, #76]	; (8007f54 <prvCheckForValidListAndQueue+0x6c>)
 8007f08:	4a10      	ldr	r2, [pc, #64]	; (8007f4c <prvCheckForValidListAndQueue+0x64>)
 8007f0a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007f0c:	4b12      	ldr	r3, [pc, #72]	; (8007f58 <prvCheckForValidListAndQueue+0x70>)
 8007f0e:	4a10      	ldr	r2, [pc, #64]	; (8007f50 <prvCheckForValidListAndQueue+0x68>)
 8007f10:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007f12:	2300      	movs	r3, #0
 8007f14:	9300      	str	r3, [sp, #0]
 8007f16:	4b11      	ldr	r3, [pc, #68]	; (8007f5c <prvCheckForValidListAndQueue+0x74>)
 8007f18:	4a11      	ldr	r2, [pc, #68]	; (8007f60 <prvCheckForValidListAndQueue+0x78>)
 8007f1a:	2110      	movs	r1, #16
 8007f1c:	200a      	movs	r0, #10
 8007f1e:	f7fe f86f 	bl	8006000 <xQueueGenericCreateStatic>
 8007f22:	4603      	mov	r3, r0
 8007f24:	4a08      	ldr	r2, [pc, #32]	; (8007f48 <prvCheckForValidListAndQueue+0x60>)
 8007f26:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007f28:	4b07      	ldr	r3, [pc, #28]	; (8007f48 <prvCheckForValidListAndQueue+0x60>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d005      	beq.n	8007f3c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007f30:	4b05      	ldr	r3, [pc, #20]	; (8007f48 <prvCheckForValidListAndQueue+0x60>)
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	490b      	ldr	r1, [pc, #44]	; (8007f64 <prvCheckForValidListAndQueue+0x7c>)
 8007f36:	4618      	mov	r0, r3
 8007f38:	f7fe fd42 	bl	80069c0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007f3c:	f000 f972 	bl	8008224 <vPortExitCritical>
}
 8007f40:	bf00      	nop
 8007f42:	46bd      	mov	sp, r7
 8007f44:	bd80      	pop	{r7, pc}
 8007f46:	bf00      	nop
 8007f48:	20001048 	.word	0x20001048
 8007f4c:	20001018 	.word	0x20001018
 8007f50:	2000102c 	.word	0x2000102c
 8007f54:	20001040 	.word	0x20001040
 8007f58:	20001044 	.word	0x20001044
 8007f5c:	200010f4 	.word	0x200010f4
 8007f60:	20001054 	.word	0x20001054
 8007f64:	0800b2ec 	.word	0x0800b2ec

08007f68 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b085      	sub	sp, #20
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	60b9      	str	r1, [r7, #8]
 8007f72:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	3b04      	subs	r3, #4
 8007f78:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007f80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	3b04      	subs	r3, #4
 8007f86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	f023 0201 	bic.w	r2, r3, #1
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	3b04      	subs	r3, #4
 8007f96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007f98:	4a0c      	ldr	r2, [pc, #48]	; (8007fcc <pxPortInitialiseStack+0x64>)
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	3b14      	subs	r3, #20
 8007fa2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007fa4:	687a      	ldr	r2, [r7, #4]
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	3b04      	subs	r3, #4
 8007fae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	f06f 0202 	mvn.w	r2, #2
 8007fb6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	3b20      	subs	r3, #32
 8007fbc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
}
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	3714      	adds	r7, #20
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fca:	4770      	bx	lr
 8007fcc:	08007fd1 	.word	0x08007fd1

08007fd0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b085      	sub	sp, #20
 8007fd4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007fda:	4b12      	ldr	r3, [pc, #72]	; (8008024 <prvTaskExitError+0x54>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fe2:	d00a      	beq.n	8007ffa <prvTaskExitError+0x2a>
	__asm volatile
 8007fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fe8:	f383 8811 	msr	BASEPRI, r3
 8007fec:	f3bf 8f6f 	isb	sy
 8007ff0:	f3bf 8f4f 	dsb	sy
 8007ff4:	60fb      	str	r3, [r7, #12]
}
 8007ff6:	bf00      	nop
 8007ff8:	e7fe      	b.n	8007ff8 <prvTaskExitError+0x28>
	__asm volatile
 8007ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ffe:	f383 8811 	msr	BASEPRI, r3
 8008002:	f3bf 8f6f 	isb	sy
 8008006:	f3bf 8f4f 	dsb	sy
 800800a:	60bb      	str	r3, [r7, #8]
}
 800800c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800800e:	bf00      	nop
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d0fc      	beq.n	8008010 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008016:	bf00      	nop
 8008018:	bf00      	nop
 800801a:	3714      	adds	r7, #20
 800801c:	46bd      	mov	sp, r7
 800801e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008022:	4770      	bx	lr
 8008024:	2000000c 	.word	0x2000000c
	...

08008030 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008030:	4b07      	ldr	r3, [pc, #28]	; (8008050 <pxCurrentTCBConst2>)
 8008032:	6819      	ldr	r1, [r3, #0]
 8008034:	6808      	ldr	r0, [r1, #0]
 8008036:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800803a:	f380 8809 	msr	PSP, r0
 800803e:	f3bf 8f6f 	isb	sy
 8008042:	f04f 0000 	mov.w	r0, #0
 8008046:	f380 8811 	msr	BASEPRI, r0
 800804a:	4770      	bx	lr
 800804c:	f3af 8000 	nop.w

08008050 <pxCurrentTCBConst2>:
 8008050:	20000b18 	.word	0x20000b18
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008054:	bf00      	nop
 8008056:	bf00      	nop

08008058 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008058:	4808      	ldr	r0, [pc, #32]	; (800807c <prvPortStartFirstTask+0x24>)
 800805a:	6800      	ldr	r0, [r0, #0]
 800805c:	6800      	ldr	r0, [r0, #0]
 800805e:	f380 8808 	msr	MSP, r0
 8008062:	f04f 0000 	mov.w	r0, #0
 8008066:	f380 8814 	msr	CONTROL, r0
 800806a:	b662      	cpsie	i
 800806c:	b661      	cpsie	f
 800806e:	f3bf 8f4f 	dsb	sy
 8008072:	f3bf 8f6f 	isb	sy
 8008076:	df00      	svc	0
 8008078:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800807a:	bf00      	nop
 800807c:	e000ed08 	.word	0xe000ed08

08008080 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b086      	sub	sp, #24
 8008084:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008086:	4b46      	ldr	r3, [pc, #280]	; (80081a0 <xPortStartScheduler+0x120>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4a46      	ldr	r2, [pc, #280]	; (80081a4 <xPortStartScheduler+0x124>)
 800808c:	4293      	cmp	r3, r2
 800808e:	d10a      	bne.n	80080a6 <xPortStartScheduler+0x26>
	__asm volatile
 8008090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008094:	f383 8811 	msr	BASEPRI, r3
 8008098:	f3bf 8f6f 	isb	sy
 800809c:	f3bf 8f4f 	dsb	sy
 80080a0:	613b      	str	r3, [r7, #16]
}
 80080a2:	bf00      	nop
 80080a4:	e7fe      	b.n	80080a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80080a6:	4b3e      	ldr	r3, [pc, #248]	; (80081a0 <xPortStartScheduler+0x120>)
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	4a3f      	ldr	r2, [pc, #252]	; (80081a8 <xPortStartScheduler+0x128>)
 80080ac:	4293      	cmp	r3, r2
 80080ae:	d10a      	bne.n	80080c6 <xPortStartScheduler+0x46>
	__asm volatile
 80080b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080b4:	f383 8811 	msr	BASEPRI, r3
 80080b8:	f3bf 8f6f 	isb	sy
 80080bc:	f3bf 8f4f 	dsb	sy
 80080c0:	60fb      	str	r3, [r7, #12]
}
 80080c2:	bf00      	nop
 80080c4:	e7fe      	b.n	80080c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80080c6:	4b39      	ldr	r3, [pc, #228]	; (80081ac <xPortStartScheduler+0x12c>)
 80080c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80080ca:	697b      	ldr	r3, [r7, #20]
 80080cc:	781b      	ldrb	r3, [r3, #0]
 80080ce:	b2db      	uxtb	r3, r3
 80080d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	22ff      	movs	r2, #255	; 0xff
 80080d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80080d8:	697b      	ldr	r3, [r7, #20]
 80080da:	781b      	ldrb	r3, [r3, #0]
 80080dc:	b2db      	uxtb	r3, r3
 80080de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80080e0:	78fb      	ldrb	r3, [r7, #3]
 80080e2:	b2db      	uxtb	r3, r3
 80080e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80080e8:	b2da      	uxtb	r2, r3
 80080ea:	4b31      	ldr	r3, [pc, #196]	; (80081b0 <xPortStartScheduler+0x130>)
 80080ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80080ee:	4b31      	ldr	r3, [pc, #196]	; (80081b4 <xPortStartScheduler+0x134>)
 80080f0:	2207      	movs	r2, #7
 80080f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80080f4:	e009      	b.n	800810a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80080f6:	4b2f      	ldr	r3, [pc, #188]	; (80081b4 <xPortStartScheduler+0x134>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	3b01      	subs	r3, #1
 80080fc:	4a2d      	ldr	r2, [pc, #180]	; (80081b4 <xPortStartScheduler+0x134>)
 80080fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008100:	78fb      	ldrb	r3, [r7, #3]
 8008102:	b2db      	uxtb	r3, r3
 8008104:	005b      	lsls	r3, r3, #1
 8008106:	b2db      	uxtb	r3, r3
 8008108:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800810a:	78fb      	ldrb	r3, [r7, #3]
 800810c:	b2db      	uxtb	r3, r3
 800810e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008112:	2b80      	cmp	r3, #128	; 0x80
 8008114:	d0ef      	beq.n	80080f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008116:	4b27      	ldr	r3, [pc, #156]	; (80081b4 <xPortStartScheduler+0x134>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f1c3 0307 	rsb	r3, r3, #7
 800811e:	2b04      	cmp	r3, #4
 8008120:	d00a      	beq.n	8008138 <xPortStartScheduler+0xb8>
	__asm volatile
 8008122:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008126:	f383 8811 	msr	BASEPRI, r3
 800812a:	f3bf 8f6f 	isb	sy
 800812e:	f3bf 8f4f 	dsb	sy
 8008132:	60bb      	str	r3, [r7, #8]
}
 8008134:	bf00      	nop
 8008136:	e7fe      	b.n	8008136 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008138:	4b1e      	ldr	r3, [pc, #120]	; (80081b4 <xPortStartScheduler+0x134>)
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	021b      	lsls	r3, r3, #8
 800813e:	4a1d      	ldr	r2, [pc, #116]	; (80081b4 <xPortStartScheduler+0x134>)
 8008140:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008142:	4b1c      	ldr	r3, [pc, #112]	; (80081b4 <xPortStartScheduler+0x134>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800814a:	4a1a      	ldr	r2, [pc, #104]	; (80081b4 <xPortStartScheduler+0x134>)
 800814c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	b2da      	uxtb	r2, r3
 8008152:	697b      	ldr	r3, [r7, #20]
 8008154:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008156:	4b18      	ldr	r3, [pc, #96]	; (80081b8 <xPortStartScheduler+0x138>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4a17      	ldr	r2, [pc, #92]	; (80081b8 <xPortStartScheduler+0x138>)
 800815c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008160:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008162:	4b15      	ldr	r3, [pc, #84]	; (80081b8 <xPortStartScheduler+0x138>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	4a14      	ldr	r2, [pc, #80]	; (80081b8 <xPortStartScheduler+0x138>)
 8008168:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800816c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800816e:	f000 f8dd 	bl	800832c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008172:	4b12      	ldr	r3, [pc, #72]	; (80081bc <xPortStartScheduler+0x13c>)
 8008174:	2200      	movs	r2, #0
 8008176:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008178:	f000 f8fc 	bl	8008374 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800817c:	4b10      	ldr	r3, [pc, #64]	; (80081c0 <xPortStartScheduler+0x140>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	4a0f      	ldr	r2, [pc, #60]	; (80081c0 <xPortStartScheduler+0x140>)
 8008182:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008186:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008188:	f7ff ff66 	bl	8008058 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800818c:	f7ff f848 	bl	8007220 <vTaskSwitchContext>
	prvTaskExitError();
 8008190:	f7ff ff1e 	bl	8007fd0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008194:	2300      	movs	r3, #0
}
 8008196:	4618      	mov	r0, r3
 8008198:	3718      	adds	r7, #24
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}
 800819e:	bf00      	nop
 80081a0:	e000ed00 	.word	0xe000ed00
 80081a4:	410fc271 	.word	0x410fc271
 80081a8:	410fc270 	.word	0x410fc270
 80081ac:	e000e400 	.word	0xe000e400
 80081b0:	20001144 	.word	0x20001144
 80081b4:	20001148 	.word	0x20001148
 80081b8:	e000ed20 	.word	0xe000ed20
 80081bc:	2000000c 	.word	0x2000000c
 80081c0:	e000ef34 	.word	0xe000ef34

080081c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80081c4:	b480      	push	{r7}
 80081c6:	b083      	sub	sp, #12
 80081c8:	af00      	add	r7, sp, #0
	__asm volatile
 80081ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081ce:	f383 8811 	msr	BASEPRI, r3
 80081d2:	f3bf 8f6f 	isb	sy
 80081d6:	f3bf 8f4f 	dsb	sy
 80081da:	607b      	str	r3, [r7, #4]
}
 80081dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80081de:	4b0f      	ldr	r3, [pc, #60]	; (800821c <vPortEnterCritical+0x58>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	3301      	adds	r3, #1
 80081e4:	4a0d      	ldr	r2, [pc, #52]	; (800821c <vPortEnterCritical+0x58>)
 80081e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80081e8:	4b0c      	ldr	r3, [pc, #48]	; (800821c <vPortEnterCritical+0x58>)
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	2b01      	cmp	r3, #1
 80081ee:	d10f      	bne.n	8008210 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80081f0:	4b0b      	ldr	r3, [pc, #44]	; (8008220 <vPortEnterCritical+0x5c>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	b2db      	uxtb	r3, r3
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d00a      	beq.n	8008210 <vPortEnterCritical+0x4c>
	__asm volatile
 80081fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081fe:	f383 8811 	msr	BASEPRI, r3
 8008202:	f3bf 8f6f 	isb	sy
 8008206:	f3bf 8f4f 	dsb	sy
 800820a:	603b      	str	r3, [r7, #0]
}
 800820c:	bf00      	nop
 800820e:	e7fe      	b.n	800820e <vPortEnterCritical+0x4a>
	}
}
 8008210:	bf00      	nop
 8008212:	370c      	adds	r7, #12
 8008214:	46bd      	mov	sp, r7
 8008216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821a:	4770      	bx	lr
 800821c:	2000000c 	.word	0x2000000c
 8008220:	e000ed04 	.word	0xe000ed04

08008224 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008224:	b480      	push	{r7}
 8008226:	b083      	sub	sp, #12
 8008228:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800822a:	4b12      	ldr	r3, [pc, #72]	; (8008274 <vPortExitCritical+0x50>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d10a      	bne.n	8008248 <vPortExitCritical+0x24>
	__asm volatile
 8008232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008236:	f383 8811 	msr	BASEPRI, r3
 800823a:	f3bf 8f6f 	isb	sy
 800823e:	f3bf 8f4f 	dsb	sy
 8008242:	607b      	str	r3, [r7, #4]
}
 8008244:	bf00      	nop
 8008246:	e7fe      	b.n	8008246 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008248:	4b0a      	ldr	r3, [pc, #40]	; (8008274 <vPortExitCritical+0x50>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	3b01      	subs	r3, #1
 800824e:	4a09      	ldr	r2, [pc, #36]	; (8008274 <vPortExitCritical+0x50>)
 8008250:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008252:	4b08      	ldr	r3, [pc, #32]	; (8008274 <vPortExitCritical+0x50>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d105      	bne.n	8008266 <vPortExitCritical+0x42>
 800825a:	2300      	movs	r3, #0
 800825c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	f383 8811 	msr	BASEPRI, r3
}
 8008264:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008266:	bf00      	nop
 8008268:	370c      	adds	r7, #12
 800826a:	46bd      	mov	sp, r7
 800826c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008270:	4770      	bx	lr
 8008272:	bf00      	nop
 8008274:	2000000c 	.word	0x2000000c
	...

08008280 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008280:	f3ef 8009 	mrs	r0, PSP
 8008284:	f3bf 8f6f 	isb	sy
 8008288:	4b15      	ldr	r3, [pc, #84]	; (80082e0 <pxCurrentTCBConst>)
 800828a:	681a      	ldr	r2, [r3, #0]
 800828c:	f01e 0f10 	tst.w	lr, #16
 8008290:	bf08      	it	eq
 8008292:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008296:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800829a:	6010      	str	r0, [r2, #0]
 800829c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80082a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80082a4:	f380 8811 	msr	BASEPRI, r0
 80082a8:	f3bf 8f4f 	dsb	sy
 80082ac:	f3bf 8f6f 	isb	sy
 80082b0:	f7fe ffb6 	bl	8007220 <vTaskSwitchContext>
 80082b4:	f04f 0000 	mov.w	r0, #0
 80082b8:	f380 8811 	msr	BASEPRI, r0
 80082bc:	bc09      	pop	{r0, r3}
 80082be:	6819      	ldr	r1, [r3, #0]
 80082c0:	6808      	ldr	r0, [r1, #0]
 80082c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082c6:	f01e 0f10 	tst.w	lr, #16
 80082ca:	bf08      	it	eq
 80082cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80082d0:	f380 8809 	msr	PSP, r0
 80082d4:	f3bf 8f6f 	isb	sy
 80082d8:	4770      	bx	lr
 80082da:	bf00      	nop
 80082dc:	f3af 8000 	nop.w

080082e0 <pxCurrentTCBConst>:
 80082e0:	20000b18 	.word	0x20000b18
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80082e4:	bf00      	nop
 80082e6:	bf00      	nop

080082e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b082      	sub	sp, #8
 80082ec:	af00      	add	r7, sp, #0
	__asm volatile
 80082ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082f2:	f383 8811 	msr	BASEPRI, r3
 80082f6:	f3bf 8f6f 	isb	sy
 80082fa:	f3bf 8f4f 	dsb	sy
 80082fe:	607b      	str	r3, [r7, #4]
}
 8008300:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008302:	f7fe fed3 	bl	80070ac <xTaskIncrementTick>
 8008306:	4603      	mov	r3, r0
 8008308:	2b00      	cmp	r3, #0
 800830a:	d003      	beq.n	8008314 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800830c:	4b06      	ldr	r3, [pc, #24]	; (8008328 <xPortSysTickHandler+0x40>)
 800830e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008312:	601a      	str	r2, [r3, #0]
 8008314:	2300      	movs	r3, #0
 8008316:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	f383 8811 	msr	BASEPRI, r3
}
 800831e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008320:	bf00      	nop
 8008322:	3708      	adds	r7, #8
 8008324:	46bd      	mov	sp, r7
 8008326:	bd80      	pop	{r7, pc}
 8008328:	e000ed04 	.word	0xe000ed04

0800832c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800832c:	b480      	push	{r7}
 800832e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008330:	4b0b      	ldr	r3, [pc, #44]	; (8008360 <vPortSetupTimerInterrupt+0x34>)
 8008332:	2200      	movs	r2, #0
 8008334:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008336:	4b0b      	ldr	r3, [pc, #44]	; (8008364 <vPortSetupTimerInterrupt+0x38>)
 8008338:	2200      	movs	r2, #0
 800833a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800833c:	4b0a      	ldr	r3, [pc, #40]	; (8008368 <vPortSetupTimerInterrupt+0x3c>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a0a      	ldr	r2, [pc, #40]	; (800836c <vPortSetupTimerInterrupt+0x40>)
 8008342:	fba2 2303 	umull	r2, r3, r2, r3
 8008346:	099b      	lsrs	r3, r3, #6
 8008348:	4a09      	ldr	r2, [pc, #36]	; (8008370 <vPortSetupTimerInterrupt+0x44>)
 800834a:	3b01      	subs	r3, #1
 800834c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800834e:	4b04      	ldr	r3, [pc, #16]	; (8008360 <vPortSetupTimerInterrupt+0x34>)
 8008350:	2207      	movs	r2, #7
 8008352:	601a      	str	r2, [r3, #0]
}
 8008354:	bf00      	nop
 8008356:	46bd      	mov	sp, r7
 8008358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835c:	4770      	bx	lr
 800835e:	bf00      	nop
 8008360:	e000e010 	.word	0xe000e010
 8008364:	e000e018 	.word	0xe000e018
 8008368:	20000000 	.word	0x20000000
 800836c:	10624dd3 	.word	0x10624dd3
 8008370:	e000e014 	.word	0xe000e014

08008374 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008374:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008384 <vPortEnableVFP+0x10>
 8008378:	6801      	ldr	r1, [r0, #0]
 800837a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800837e:	6001      	str	r1, [r0, #0]
 8008380:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008382:	bf00      	nop
 8008384:	e000ed88 	.word	0xe000ed88

08008388 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008388:	b480      	push	{r7}
 800838a:	b085      	sub	sp, #20
 800838c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800838e:	f3ef 8305 	mrs	r3, IPSR
 8008392:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	2b0f      	cmp	r3, #15
 8008398:	d914      	bls.n	80083c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800839a:	4a17      	ldr	r2, [pc, #92]	; (80083f8 <vPortValidateInterruptPriority+0x70>)
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	4413      	add	r3, r2
 80083a0:	781b      	ldrb	r3, [r3, #0]
 80083a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80083a4:	4b15      	ldr	r3, [pc, #84]	; (80083fc <vPortValidateInterruptPriority+0x74>)
 80083a6:	781b      	ldrb	r3, [r3, #0]
 80083a8:	7afa      	ldrb	r2, [r7, #11]
 80083aa:	429a      	cmp	r2, r3
 80083ac:	d20a      	bcs.n	80083c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80083ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083b2:	f383 8811 	msr	BASEPRI, r3
 80083b6:	f3bf 8f6f 	isb	sy
 80083ba:	f3bf 8f4f 	dsb	sy
 80083be:	607b      	str	r3, [r7, #4]
}
 80083c0:	bf00      	nop
 80083c2:	e7fe      	b.n	80083c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80083c4:	4b0e      	ldr	r3, [pc, #56]	; (8008400 <vPortValidateInterruptPriority+0x78>)
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80083cc:	4b0d      	ldr	r3, [pc, #52]	; (8008404 <vPortValidateInterruptPriority+0x7c>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	429a      	cmp	r2, r3
 80083d2:	d90a      	bls.n	80083ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80083d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083d8:	f383 8811 	msr	BASEPRI, r3
 80083dc:	f3bf 8f6f 	isb	sy
 80083e0:	f3bf 8f4f 	dsb	sy
 80083e4:	603b      	str	r3, [r7, #0]
}
 80083e6:	bf00      	nop
 80083e8:	e7fe      	b.n	80083e8 <vPortValidateInterruptPriority+0x60>
	}
 80083ea:	bf00      	nop
 80083ec:	3714      	adds	r7, #20
 80083ee:	46bd      	mov	sp, r7
 80083f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f4:	4770      	bx	lr
 80083f6:	bf00      	nop
 80083f8:	e000e3f0 	.word	0xe000e3f0
 80083fc:	20001144 	.word	0x20001144
 8008400:	e000ed0c 	.word	0xe000ed0c
 8008404:	20001148 	.word	0x20001148

08008408 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b08a      	sub	sp, #40	; 0x28
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008410:	2300      	movs	r3, #0
 8008412:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008414:	f7fe fd8e 	bl	8006f34 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008418:	4b5b      	ldr	r3, [pc, #364]	; (8008588 <pvPortMalloc+0x180>)
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d101      	bne.n	8008424 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008420:	f000 f920 	bl	8008664 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008424:	4b59      	ldr	r3, [pc, #356]	; (800858c <pvPortMalloc+0x184>)
 8008426:	681a      	ldr	r2, [r3, #0]
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	4013      	ands	r3, r2
 800842c:	2b00      	cmp	r3, #0
 800842e:	f040 8093 	bne.w	8008558 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d01d      	beq.n	8008474 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008438:	2208      	movs	r2, #8
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	4413      	add	r3, r2
 800843e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f003 0307 	and.w	r3, r3, #7
 8008446:	2b00      	cmp	r3, #0
 8008448:	d014      	beq.n	8008474 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	f023 0307 	bic.w	r3, r3, #7
 8008450:	3308      	adds	r3, #8
 8008452:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	f003 0307 	and.w	r3, r3, #7
 800845a:	2b00      	cmp	r3, #0
 800845c:	d00a      	beq.n	8008474 <pvPortMalloc+0x6c>
	__asm volatile
 800845e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008462:	f383 8811 	msr	BASEPRI, r3
 8008466:	f3bf 8f6f 	isb	sy
 800846a:	f3bf 8f4f 	dsb	sy
 800846e:	617b      	str	r3, [r7, #20]
}
 8008470:	bf00      	nop
 8008472:	e7fe      	b.n	8008472 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d06e      	beq.n	8008558 <pvPortMalloc+0x150>
 800847a:	4b45      	ldr	r3, [pc, #276]	; (8008590 <pvPortMalloc+0x188>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	687a      	ldr	r2, [r7, #4]
 8008480:	429a      	cmp	r2, r3
 8008482:	d869      	bhi.n	8008558 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008484:	4b43      	ldr	r3, [pc, #268]	; (8008594 <pvPortMalloc+0x18c>)
 8008486:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008488:	4b42      	ldr	r3, [pc, #264]	; (8008594 <pvPortMalloc+0x18c>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800848e:	e004      	b.n	800849a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008492:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800849a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	687a      	ldr	r2, [r7, #4]
 80084a0:	429a      	cmp	r2, r3
 80084a2:	d903      	bls.n	80084ac <pvPortMalloc+0xa4>
 80084a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d1f1      	bne.n	8008490 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80084ac:	4b36      	ldr	r3, [pc, #216]	; (8008588 <pvPortMalloc+0x180>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80084b2:	429a      	cmp	r2, r3
 80084b4:	d050      	beq.n	8008558 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80084b6:	6a3b      	ldr	r3, [r7, #32]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	2208      	movs	r2, #8
 80084bc:	4413      	add	r3, r2
 80084be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80084c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084c2:	681a      	ldr	r2, [r3, #0]
 80084c4:	6a3b      	ldr	r3, [r7, #32]
 80084c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80084c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084ca:	685a      	ldr	r2, [r3, #4]
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	1ad2      	subs	r2, r2, r3
 80084d0:	2308      	movs	r3, #8
 80084d2:	005b      	lsls	r3, r3, #1
 80084d4:	429a      	cmp	r2, r3
 80084d6:	d91f      	bls.n	8008518 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80084d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	4413      	add	r3, r2
 80084de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80084e0:	69bb      	ldr	r3, [r7, #24]
 80084e2:	f003 0307 	and.w	r3, r3, #7
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d00a      	beq.n	8008500 <pvPortMalloc+0xf8>
	__asm volatile
 80084ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084ee:	f383 8811 	msr	BASEPRI, r3
 80084f2:	f3bf 8f6f 	isb	sy
 80084f6:	f3bf 8f4f 	dsb	sy
 80084fa:	613b      	str	r3, [r7, #16]
}
 80084fc:	bf00      	nop
 80084fe:	e7fe      	b.n	80084fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008502:	685a      	ldr	r2, [r3, #4]
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	1ad2      	subs	r2, r2, r3
 8008508:	69bb      	ldr	r3, [r7, #24]
 800850a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800850c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800850e:	687a      	ldr	r2, [r7, #4]
 8008510:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008512:	69b8      	ldr	r0, [r7, #24]
 8008514:	f000 f908 	bl	8008728 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008518:	4b1d      	ldr	r3, [pc, #116]	; (8008590 <pvPortMalloc+0x188>)
 800851a:	681a      	ldr	r2, [r3, #0]
 800851c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800851e:	685b      	ldr	r3, [r3, #4]
 8008520:	1ad3      	subs	r3, r2, r3
 8008522:	4a1b      	ldr	r2, [pc, #108]	; (8008590 <pvPortMalloc+0x188>)
 8008524:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008526:	4b1a      	ldr	r3, [pc, #104]	; (8008590 <pvPortMalloc+0x188>)
 8008528:	681a      	ldr	r2, [r3, #0]
 800852a:	4b1b      	ldr	r3, [pc, #108]	; (8008598 <pvPortMalloc+0x190>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	429a      	cmp	r2, r3
 8008530:	d203      	bcs.n	800853a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008532:	4b17      	ldr	r3, [pc, #92]	; (8008590 <pvPortMalloc+0x188>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	4a18      	ldr	r2, [pc, #96]	; (8008598 <pvPortMalloc+0x190>)
 8008538:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800853a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800853c:	685a      	ldr	r2, [r3, #4]
 800853e:	4b13      	ldr	r3, [pc, #76]	; (800858c <pvPortMalloc+0x184>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	431a      	orrs	r2, r3
 8008544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008546:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800854a:	2200      	movs	r2, #0
 800854c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800854e:	4b13      	ldr	r3, [pc, #76]	; (800859c <pvPortMalloc+0x194>)
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	3301      	adds	r3, #1
 8008554:	4a11      	ldr	r2, [pc, #68]	; (800859c <pvPortMalloc+0x194>)
 8008556:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008558:	f7fe fcfa 	bl	8006f50 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800855c:	69fb      	ldr	r3, [r7, #28]
 800855e:	f003 0307 	and.w	r3, r3, #7
 8008562:	2b00      	cmp	r3, #0
 8008564:	d00a      	beq.n	800857c <pvPortMalloc+0x174>
	__asm volatile
 8008566:	f04f 0350 	mov.w	r3, #80	; 0x50
 800856a:	f383 8811 	msr	BASEPRI, r3
 800856e:	f3bf 8f6f 	isb	sy
 8008572:	f3bf 8f4f 	dsb	sy
 8008576:	60fb      	str	r3, [r7, #12]
}
 8008578:	bf00      	nop
 800857a:	e7fe      	b.n	800857a <pvPortMalloc+0x172>
	return pvReturn;
 800857c:	69fb      	ldr	r3, [r7, #28]
}
 800857e:	4618      	mov	r0, r3
 8008580:	3728      	adds	r7, #40	; 0x28
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}
 8008586:	bf00      	nop
 8008588:	20001d0c 	.word	0x20001d0c
 800858c:	20001d20 	.word	0x20001d20
 8008590:	20001d10 	.word	0x20001d10
 8008594:	20001d04 	.word	0x20001d04
 8008598:	20001d14 	.word	0x20001d14
 800859c:	20001d18 	.word	0x20001d18

080085a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b086      	sub	sp, #24
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d04d      	beq.n	800864e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80085b2:	2308      	movs	r3, #8
 80085b4:	425b      	negs	r3, r3
 80085b6:	697a      	ldr	r2, [r7, #20]
 80085b8:	4413      	add	r3, r2
 80085ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80085bc:	697b      	ldr	r3, [r7, #20]
 80085be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	685a      	ldr	r2, [r3, #4]
 80085c4:	4b24      	ldr	r3, [pc, #144]	; (8008658 <vPortFree+0xb8>)
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	4013      	ands	r3, r2
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d10a      	bne.n	80085e4 <vPortFree+0x44>
	__asm volatile
 80085ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085d2:	f383 8811 	msr	BASEPRI, r3
 80085d6:	f3bf 8f6f 	isb	sy
 80085da:	f3bf 8f4f 	dsb	sy
 80085de:	60fb      	str	r3, [r7, #12]
}
 80085e0:	bf00      	nop
 80085e2:	e7fe      	b.n	80085e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80085e4:	693b      	ldr	r3, [r7, #16]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d00a      	beq.n	8008602 <vPortFree+0x62>
	__asm volatile
 80085ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085f0:	f383 8811 	msr	BASEPRI, r3
 80085f4:	f3bf 8f6f 	isb	sy
 80085f8:	f3bf 8f4f 	dsb	sy
 80085fc:	60bb      	str	r3, [r7, #8]
}
 80085fe:	bf00      	nop
 8008600:	e7fe      	b.n	8008600 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008602:	693b      	ldr	r3, [r7, #16]
 8008604:	685a      	ldr	r2, [r3, #4]
 8008606:	4b14      	ldr	r3, [pc, #80]	; (8008658 <vPortFree+0xb8>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4013      	ands	r3, r2
 800860c:	2b00      	cmp	r3, #0
 800860e:	d01e      	beq.n	800864e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008610:	693b      	ldr	r3, [r7, #16]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d11a      	bne.n	800864e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	685a      	ldr	r2, [r3, #4]
 800861c:	4b0e      	ldr	r3, [pc, #56]	; (8008658 <vPortFree+0xb8>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	43db      	mvns	r3, r3
 8008622:	401a      	ands	r2, r3
 8008624:	693b      	ldr	r3, [r7, #16]
 8008626:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008628:	f7fe fc84 	bl	8006f34 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800862c:	693b      	ldr	r3, [r7, #16]
 800862e:	685a      	ldr	r2, [r3, #4]
 8008630:	4b0a      	ldr	r3, [pc, #40]	; (800865c <vPortFree+0xbc>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4413      	add	r3, r2
 8008636:	4a09      	ldr	r2, [pc, #36]	; (800865c <vPortFree+0xbc>)
 8008638:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800863a:	6938      	ldr	r0, [r7, #16]
 800863c:	f000 f874 	bl	8008728 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008640:	4b07      	ldr	r3, [pc, #28]	; (8008660 <vPortFree+0xc0>)
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	3301      	adds	r3, #1
 8008646:	4a06      	ldr	r2, [pc, #24]	; (8008660 <vPortFree+0xc0>)
 8008648:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800864a:	f7fe fc81 	bl	8006f50 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800864e:	bf00      	nop
 8008650:	3718      	adds	r7, #24
 8008652:	46bd      	mov	sp, r7
 8008654:	bd80      	pop	{r7, pc}
 8008656:	bf00      	nop
 8008658:	20001d20 	.word	0x20001d20
 800865c:	20001d10 	.word	0x20001d10
 8008660:	20001d1c 	.word	0x20001d1c

08008664 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008664:	b480      	push	{r7}
 8008666:	b085      	sub	sp, #20
 8008668:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800866a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800866e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008670:	4b27      	ldr	r3, [pc, #156]	; (8008710 <prvHeapInit+0xac>)
 8008672:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	f003 0307 	and.w	r3, r3, #7
 800867a:	2b00      	cmp	r3, #0
 800867c:	d00c      	beq.n	8008698 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	3307      	adds	r3, #7
 8008682:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	f023 0307 	bic.w	r3, r3, #7
 800868a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800868c:	68ba      	ldr	r2, [r7, #8]
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	1ad3      	subs	r3, r2, r3
 8008692:	4a1f      	ldr	r2, [pc, #124]	; (8008710 <prvHeapInit+0xac>)
 8008694:	4413      	add	r3, r2
 8008696:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800869c:	4a1d      	ldr	r2, [pc, #116]	; (8008714 <prvHeapInit+0xb0>)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80086a2:	4b1c      	ldr	r3, [pc, #112]	; (8008714 <prvHeapInit+0xb0>)
 80086a4:	2200      	movs	r2, #0
 80086a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	68ba      	ldr	r2, [r7, #8]
 80086ac:	4413      	add	r3, r2
 80086ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80086b0:	2208      	movs	r2, #8
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	1a9b      	subs	r3, r3, r2
 80086b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	f023 0307 	bic.w	r3, r3, #7
 80086be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	4a15      	ldr	r2, [pc, #84]	; (8008718 <prvHeapInit+0xb4>)
 80086c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80086c6:	4b14      	ldr	r3, [pc, #80]	; (8008718 <prvHeapInit+0xb4>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	2200      	movs	r2, #0
 80086cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80086ce:	4b12      	ldr	r3, [pc, #72]	; (8008718 <prvHeapInit+0xb4>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	2200      	movs	r2, #0
 80086d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	68fa      	ldr	r2, [r7, #12]
 80086de:	1ad2      	subs	r2, r2, r3
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80086e4:	4b0c      	ldr	r3, [pc, #48]	; (8008718 <prvHeapInit+0xb4>)
 80086e6:	681a      	ldr	r2, [r3, #0]
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	4a0a      	ldr	r2, [pc, #40]	; (800871c <prvHeapInit+0xb8>)
 80086f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	685b      	ldr	r3, [r3, #4]
 80086f8:	4a09      	ldr	r2, [pc, #36]	; (8008720 <prvHeapInit+0xbc>)
 80086fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80086fc:	4b09      	ldr	r3, [pc, #36]	; (8008724 <prvHeapInit+0xc0>)
 80086fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008702:	601a      	str	r2, [r3, #0]
}
 8008704:	bf00      	nop
 8008706:	3714      	adds	r7, #20
 8008708:	46bd      	mov	sp, r7
 800870a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870e:	4770      	bx	lr
 8008710:	2000114c 	.word	0x2000114c
 8008714:	20001d04 	.word	0x20001d04
 8008718:	20001d0c 	.word	0x20001d0c
 800871c:	20001d14 	.word	0x20001d14
 8008720:	20001d10 	.word	0x20001d10
 8008724:	20001d20 	.word	0x20001d20

08008728 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008728:	b480      	push	{r7}
 800872a:	b085      	sub	sp, #20
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008730:	4b28      	ldr	r3, [pc, #160]	; (80087d4 <prvInsertBlockIntoFreeList+0xac>)
 8008732:	60fb      	str	r3, [r7, #12]
 8008734:	e002      	b.n	800873c <prvInsertBlockIntoFreeList+0x14>
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	60fb      	str	r3, [r7, #12]
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	687a      	ldr	r2, [r7, #4]
 8008742:	429a      	cmp	r2, r3
 8008744:	d8f7      	bhi.n	8008736 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	68ba      	ldr	r2, [r7, #8]
 8008750:	4413      	add	r3, r2
 8008752:	687a      	ldr	r2, [r7, #4]
 8008754:	429a      	cmp	r2, r3
 8008756:	d108      	bne.n	800876a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	685a      	ldr	r2, [r3, #4]
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	685b      	ldr	r3, [r3, #4]
 8008760:	441a      	add	r2, r3
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	685b      	ldr	r3, [r3, #4]
 8008772:	68ba      	ldr	r2, [r7, #8]
 8008774:	441a      	add	r2, r3
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	429a      	cmp	r2, r3
 800877c:	d118      	bne.n	80087b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681a      	ldr	r2, [r3, #0]
 8008782:	4b15      	ldr	r3, [pc, #84]	; (80087d8 <prvInsertBlockIntoFreeList+0xb0>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	429a      	cmp	r2, r3
 8008788:	d00d      	beq.n	80087a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	685a      	ldr	r2, [r3, #4]
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	441a      	add	r2, r3
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	681a      	ldr	r2, [r3, #0]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	601a      	str	r2, [r3, #0]
 80087a4:	e008      	b.n	80087b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80087a6:	4b0c      	ldr	r3, [pc, #48]	; (80087d8 <prvInsertBlockIntoFreeList+0xb0>)
 80087a8:	681a      	ldr	r2, [r3, #0]
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	601a      	str	r2, [r3, #0]
 80087ae:	e003      	b.n	80087b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	681a      	ldr	r2, [r3, #0]
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80087b8:	68fa      	ldr	r2, [r7, #12]
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	429a      	cmp	r2, r3
 80087be:	d002      	beq.n	80087c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	687a      	ldr	r2, [r7, #4]
 80087c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80087c6:	bf00      	nop
 80087c8:	3714      	adds	r7, #20
 80087ca:	46bd      	mov	sp, r7
 80087cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d0:	4770      	bx	lr
 80087d2:	bf00      	nop
 80087d4:	20001d04 	.word	0x20001d04
 80087d8:	20001d0c 	.word	0x20001d0c

080087dc <__cvt>:
 80087dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80087e0:	ec55 4b10 	vmov	r4, r5, d0
 80087e4:	2d00      	cmp	r5, #0
 80087e6:	460e      	mov	r6, r1
 80087e8:	4619      	mov	r1, r3
 80087ea:	462b      	mov	r3, r5
 80087ec:	bfbb      	ittet	lt
 80087ee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80087f2:	461d      	movlt	r5, r3
 80087f4:	2300      	movge	r3, #0
 80087f6:	232d      	movlt	r3, #45	; 0x2d
 80087f8:	700b      	strb	r3, [r1, #0]
 80087fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087fc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008800:	4691      	mov	r9, r2
 8008802:	f023 0820 	bic.w	r8, r3, #32
 8008806:	bfbc      	itt	lt
 8008808:	4622      	movlt	r2, r4
 800880a:	4614      	movlt	r4, r2
 800880c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008810:	d005      	beq.n	800881e <__cvt+0x42>
 8008812:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008816:	d100      	bne.n	800881a <__cvt+0x3e>
 8008818:	3601      	adds	r6, #1
 800881a:	2102      	movs	r1, #2
 800881c:	e000      	b.n	8008820 <__cvt+0x44>
 800881e:	2103      	movs	r1, #3
 8008820:	ab03      	add	r3, sp, #12
 8008822:	9301      	str	r3, [sp, #4]
 8008824:	ab02      	add	r3, sp, #8
 8008826:	9300      	str	r3, [sp, #0]
 8008828:	ec45 4b10 	vmov	d0, r4, r5
 800882c:	4653      	mov	r3, sl
 800882e:	4632      	mov	r2, r6
 8008830:	f000 fed2 	bl	80095d8 <_dtoa_r>
 8008834:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008838:	4607      	mov	r7, r0
 800883a:	d102      	bne.n	8008842 <__cvt+0x66>
 800883c:	f019 0f01 	tst.w	r9, #1
 8008840:	d022      	beq.n	8008888 <__cvt+0xac>
 8008842:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008846:	eb07 0906 	add.w	r9, r7, r6
 800884a:	d110      	bne.n	800886e <__cvt+0x92>
 800884c:	783b      	ldrb	r3, [r7, #0]
 800884e:	2b30      	cmp	r3, #48	; 0x30
 8008850:	d10a      	bne.n	8008868 <__cvt+0x8c>
 8008852:	2200      	movs	r2, #0
 8008854:	2300      	movs	r3, #0
 8008856:	4620      	mov	r0, r4
 8008858:	4629      	mov	r1, r5
 800885a:	f7f8 f945 	bl	8000ae8 <__aeabi_dcmpeq>
 800885e:	b918      	cbnz	r0, 8008868 <__cvt+0x8c>
 8008860:	f1c6 0601 	rsb	r6, r6, #1
 8008864:	f8ca 6000 	str.w	r6, [sl]
 8008868:	f8da 3000 	ldr.w	r3, [sl]
 800886c:	4499      	add	r9, r3
 800886e:	2200      	movs	r2, #0
 8008870:	2300      	movs	r3, #0
 8008872:	4620      	mov	r0, r4
 8008874:	4629      	mov	r1, r5
 8008876:	f7f8 f937 	bl	8000ae8 <__aeabi_dcmpeq>
 800887a:	b108      	cbz	r0, 8008880 <__cvt+0xa4>
 800887c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008880:	2230      	movs	r2, #48	; 0x30
 8008882:	9b03      	ldr	r3, [sp, #12]
 8008884:	454b      	cmp	r3, r9
 8008886:	d307      	bcc.n	8008898 <__cvt+0xbc>
 8008888:	9b03      	ldr	r3, [sp, #12]
 800888a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800888c:	1bdb      	subs	r3, r3, r7
 800888e:	4638      	mov	r0, r7
 8008890:	6013      	str	r3, [r2, #0]
 8008892:	b004      	add	sp, #16
 8008894:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008898:	1c59      	adds	r1, r3, #1
 800889a:	9103      	str	r1, [sp, #12]
 800889c:	701a      	strb	r2, [r3, #0]
 800889e:	e7f0      	b.n	8008882 <__cvt+0xa6>

080088a0 <__exponent>:
 80088a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80088a2:	4603      	mov	r3, r0
 80088a4:	2900      	cmp	r1, #0
 80088a6:	bfb8      	it	lt
 80088a8:	4249      	neglt	r1, r1
 80088aa:	f803 2b02 	strb.w	r2, [r3], #2
 80088ae:	bfb4      	ite	lt
 80088b0:	222d      	movlt	r2, #45	; 0x2d
 80088b2:	222b      	movge	r2, #43	; 0x2b
 80088b4:	2909      	cmp	r1, #9
 80088b6:	7042      	strb	r2, [r0, #1]
 80088b8:	dd2a      	ble.n	8008910 <__exponent+0x70>
 80088ba:	f10d 0207 	add.w	r2, sp, #7
 80088be:	4617      	mov	r7, r2
 80088c0:	260a      	movs	r6, #10
 80088c2:	4694      	mov	ip, r2
 80088c4:	fb91 f5f6 	sdiv	r5, r1, r6
 80088c8:	fb06 1415 	mls	r4, r6, r5, r1
 80088cc:	3430      	adds	r4, #48	; 0x30
 80088ce:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80088d2:	460c      	mov	r4, r1
 80088d4:	2c63      	cmp	r4, #99	; 0x63
 80088d6:	f102 32ff 	add.w	r2, r2, #4294967295
 80088da:	4629      	mov	r1, r5
 80088dc:	dcf1      	bgt.n	80088c2 <__exponent+0x22>
 80088de:	3130      	adds	r1, #48	; 0x30
 80088e0:	f1ac 0402 	sub.w	r4, ip, #2
 80088e4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80088e8:	1c41      	adds	r1, r0, #1
 80088ea:	4622      	mov	r2, r4
 80088ec:	42ba      	cmp	r2, r7
 80088ee:	d30a      	bcc.n	8008906 <__exponent+0x66>
 80088f0:	f10d 0209 	add.w	r2, sp, #9
 80088f4:	eba2 020c 	sub.w	r2, r2, ip
 80088f8:	42bc      	cmp	r4, r7
 80088fa:	bf88      	it	hi
 80088fc:	2200      	movhi	r2, #0
 80088fe:	4413      	add	r3, r2
 8008900:	1a18      	subs	r0, r3, r0
 8008902:	b003      	add	sp, #12
 8008904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008906:	f812 5b01 	ldrb.w	r5, [r2], #1
 800890a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800890e:	e7ed      	b.n	80088ec <__exponent+0x4c>
 8008910:	2330      	movs	r3, #48	; 0x30
 8008912:	3130      	adds	r1, #48	; 0x30
 8008914:	7083      	strb	r3, [r0, #2]
 8008916:	70c1      	strb	r1, [r0, #3]
 8008918:	1d03      	adds	r3, r0, #4
 800891a:	e7f1      	b.n	8008900 <__exponent+0x60>

0800891c <_printf_float>:
 800891c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008920:	ed2d 8b02 	vpush	{d8}
 8008924:	b08d      	sub	sp, #52	; 0x34
 8008926:	460c      	mov	r4, r1
 8008928:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800892c:	4616      	mov	r6, r2
 800892e:	461f      	mov	r7, r3
 8008930:	4605      	mov	r5, r0
 8008932:	f000 fceb 	bl	800930c <_localeconv_r>
 8008936:	f8d0 a000 	ldr.w	sl, [r0]
 800893a:	4650      	mov	r0, sl
 800893c:	f7f7 fca8 	bl	8000290 <strlen>
 8008940:	2300      	movs	r3, #0
 8008942:	930a      	str	r3, [sp, #40]	; 0x28
 8008944:	6823      	ldr	r3, [r4, #0]
 8008946:	9305      	str	r3, [sp, #20]
 8008948:	f8d8 3000 	ldr.w	r3, [r8]
 800894c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008950:	3307      	adds	r3, #7
 8008952:	f023 0307 	bic.w	r3, r3, #7
 8008956:	f103 0208 	add.w	r2, r3, #8
 800895a:	f8c8 2000 	str.w	r2, [r8]
 800895e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008962:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008966:	9307      	str	r3, [sp, #28]
 8008968:	f8cd 8018 	str.w	r8, [sp, #24]
 800896c:	ee08 0a10 	vmov	s16, r0
 8008970:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8008974:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008978:	4b9e      	ldr	r3, [pc, #632]	; (8008bf4 <_printf_float+0x2d8>)
 800897a:	f04f 32ff 	mov.w	r2, #4294967295
 800897e:	f7f8 f8e5 	bl	8000b4c <__aeabi_dcmpun>
 8008982:	bb88      	cbnz	r0, 80089e8 <_printf_float+0xcc>
 8008984:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008988:	4b9a      	ldr	r3, [pc, #616]	; (8008bf4 <_printf_float+0x2d8>)
 800898a:	f04f 32ff 	mov.w	r2, #4294967295
 800898e:	f7f8 f8bf 	bl	8000b10 <__aeabi_dcmple>
 8008992:	bb48      	cbnz	r0, 80089e8 <_printf_float+0xcc>
 8008994:	2200      	movs	r2, #0
 8008996:	2300      	movs	r3, #0
 8008998:	4640      	mov	r0, r8
 800899a:	4649      	mov	r1, r9
 800899c:	f7f8 f8ae 	bl	8000afc <__aeabi_dcmplt>
 80089a0:	b110      	cbz	r0, 80089a8 <_printf_float+0x8c>
 80089a2:	232d      	movs	r3, #45	; 0x2d
 80089a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80089a8:	4a93      	ldr	r2, [pc, #588]	; (8008bf8 <_printf_float+0x2dc>)
 80089aa:	4b94      	ldr	r3, [pc, #592]	; (8008bfc <_printf_float+0x2e0>)
 80089ac:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80089b0:	bf94      	ite	ls
 80089b2:	4690      	movls	r8, r2
 80089b4:	4698      	movhi	r8, r3
 80089b6:	2303      	movs	r3, #3
 80089b8:	6123      	str	r3, [r4, #16]
 80089ba:	9b05      	ldr	r3, [sp, #20]
 80089bc:	f023 0304 	bic.w	r3, r3, #4
 80089c0:	6023      	str	r3, [r4, #0]
 80089c2:	f04f 0900 	mov.w	r9, #0
 80089c6:	9700      	str	r7, [sp, #0]
 80089c8:	4633      	mov	r3, r6
 80089ca:	aa0b      	add	r2, sp, #44	; 0x2c
 80089cc:	4621      	mov	r1, r4
 80089ce:	4628      	mov	r0, r5
 80089d0:	f000 f9da 	bl	8008d88 <_printf_common>
 80089d4:	3001      	adds	r0, #1
 80089d6:	f040 8090 	bne.w	8008afa <_printf_float+0x1de>
 80089da:	f04f 30ff 	mov.w	r0, #4294967295
 80089de:	b00d      	add	sp, #52	; 0x34
 80089e0:	ecbd 8b02 	vpop	{d8}
 80089e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089e8:	4642      	mov	r2, r8
 80089ea:	464b      	mov	r3, r9
 80089ec:	4640      	mov	r0, r8
 80089ee:	4649      	mov	r1, r9
 80089f0:	f7f8 f8ac 	bl	8000b4c <__aeabi_dcmpun>
 80089f4:	b140      	cbz	r0, 8008a08 <_printf_float+0xec>
 80089f6:	464b      	mov	r3, r9
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	bfbc      	itt	lt
 80089fc:	232d      	movlt	r3, #45	; 0x2d
 80089fe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008a02:	4a7f      	ldr	r2, [pc, #508]	; (8008c00 <_printf_float+0x2e4>)
 8008a04:	4b7f      	ldr	r3, [pc, #508]	; (8008c04 <_printf_float+0x2e8>)
 8008a06:	e7d1      	b.n	80089ac <_printf_float+0x90>
 8008a08:	6863      	ldr	r3, [r4, #4]
 8008a0a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008a0e:	9206      	str	r2, [sp, #24]
 8008a10:	1c5a      	adds	r2, r3, #1
 8008a12:	d13f      	bne.n	8008a94 <_printf_float+0x178>
 8008a14:	2306      	movs	r3, #6
 8008a16:	6063      	str	r3, [r4, #4]
 8008a18:	9b05      	ldr	r3, [sp, #20]
 8008a1a:	6861      	ldr	r1, [r4, #4]
 8008a1c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008a20:	2300      	movs	r3, #0
 8008a22:	9303      	str	r3, [sp, #12]
 8008a24:	ab0a      	add	r3, sp, #40	; 0x28
 8008a26:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008a2a:	ab09      	add	r3, sp, #36	; 0x24
 8008a2c:	ec49 8b10 	vmov	d0, r8, r9
 8008a30:	9300      	str	r3, [sp, #0]
 8008a32:	6022      	str	r2, [r4, #0]
 8008a34:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008a38:	4628      	mov	r0, r5
 8008a3a:	f7ff fecf 	bl	80087dc <__cvt>
 8008a3e:	9b06      	ldr	r3, [sp, #24]
 8008a40:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a42:	2b47      	cmp	r3, #71	; 0x47
 8008a44:	4680      	mov	r8, r0
 8008a46:	d108      	bne.n	8008a5a <_printf_float+0x13e>
 8008a48:	1cc8      	adds	r0, r1, #3
 8008a4a:	db02      	blt.n	8008a52 <_printf_float+0x136>
 8008a4c:	6863      	ldr	r3, [r4, #4]
 8008a4e:	4299      	cmp	r1, r3
 8008a50:	dd41      	ble.n	8008ad6 <_printf_float+0x1ba>
 8008a52:	f1ab 0302 	sub.w	r3, fp, #2
 8008a56:	fa5f fb83 	uxtb.w	fp, r3
 8008a5a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008a5e:	d820      	bhi.n	8008aa2 <_printf_float+0x186>
 8008a60:	3901      	subs	r1, #1
 8008a62:	465a      	mov	r2, fp
 8008a64:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008a68:	9109      	str	r1, [sp, #36]	; 0x24
 8008a6a:	f7ff ff19 	bl	80088a0 <__exponent>
 8008a6e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a70:	1813      	adds	r3, r2, r0
 8008a72:	2a01      	cmp	r2, #1
 8008a74:	4681      	mov	r9, r0
 8008a76:	6123      	str	r3, [r4, #16]
 8008a78:	dc02      	bgt.n	8008a80 <_printf_float+0x164>
 8008a7a:	6822      	ldr	r2, [r4, #0]
 8008a7c:	07d2      	lsls	r2, r2, #31
 8008a7e:	d501      	bpl.n	8008a84 <_printf_float+0x168>
 8008a80:	3301      	adds	r3, #1
 8008a82:	6123      	str	r3, [r4, #16]
 8008a84:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d09c      	beq.n	80089c6 <_printf_float+0xaa>
 8008a8c:	232d      	movs	r3, #45	; 0x2d
 8008a8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a92:	e798      	b.n	80089c6 <_printf_float+0xaa>
 8008a94:	9a06      	ldr	r2, [sp, #24]
 8008a96:	2a47      	cmp	r2, #71	; 0x47
 8008a98:	d1be      	bne.n	8008a18 <_printf_float+0xfc>
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d1bc      	bne.n	8008a18 <_printf_float+0xfc>
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	e7b9      	b.n	8008a16 <_printf_float+0xfa>
 8008aa2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008aa6:	d118      	bne.n	8008ada <_printf_float+0x1be>
 8008aa8:	2900      	cmp	r1, #0
 8008aaa:	6863      	ldr	r3, [r4, #4]
 8008aac:	dd0b      	ble.n	8008ac6 <_printf_float+0x1aa>
 8008aae:	6121      	str	r1, [r4, #16]
 8008ab0:	b913      	cbnz	r3, 8008ab8 <_printf_float+0x19c>
 8008ab2:	6822      	ldr	r2, [r4, #0]
 8008ab4:	07d0      	lsls	r0, r2, #31
 8008ab6:	d502      	bpl.n	8008abe <_printf_float+0x1a2>
 8008ab8:	3301      	adds	r3, #1
 8008aba:	440b      	add	r3, r1
 8008abc:	6123      	str	r3, [r4, #16]
 8008abe:	65a1      	str	r1, [r4, #88]	; 0x58
 8008ac0:	f04f 0900 	mov.w	r9, #0
 8008ac4:	e7de      	b.n	8008a84 <_printf_float+0x168>
 8008ac6:	b913      	cbnz	r3, 8008ace <_printf_float+0x1b2>
 8008ac8:	6822      	ldr	r2, [r4, #0]
 8008aca:	07d2      	lsls	r2, r2, #31
 8008acc:	d501      	bpl.n	8008ad2 <_printf_float+0x1b6>
 8008ace:	3302      	adds	r3, #2
 8008ad0:	e7f4      	b.n	8008abc <_printf_float+0x1a0>
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	e7f2      	b.n	8008abc <_printf_float+0x1a0>
 8008ad6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008ada:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008adc:	4299      	cmp	r1, r3
 8008ade:	db05      	blt.n	8008aec <_printf_float+0x1d0>
 8008ae0:	6823      	ldr	r3, [r4, #0]
 8008ae2:	6121      	str	r1, [r4, #16]
 8008ae4:	07d8      	lsls	r0, r3, #31
 8008ae6:	d5ea      	bpl.n	8008abe <_printf_float+0x1a2>
 8008ae8:	1c4b      	adds	r3, r1, #1
 8008aea:	e7e7      	b.n	8008abc <_printf_float+0x1a0>
 8008aec:	2900      	cmp	r1, #0
 8008aee:	bfd4      	ite	le
 8008af0:	f1c1 0202 	rsble	r2, r1, #2
 8008af4:	2201      	movgt	r2, #1
 8008af6:	4413      	add	r3, r2
 8008af8:	e7e0      	b.n	8008abc <_printf_float+0x1a0>
 8008afa:	6823      	ldr	r3, [r4, #0]
 8008afc:	055a      	lsls	r2, r3, #21
 8008afe:	d407      	bmi.n	8008b10 <_printf_float+0x1f4>
 8008b00:	6923      	ldr	r3, [r4, #16]
 8008b02:	4642      	mov	r2, r8
 8008b04:	4631      	mov	r1, r6
 8008b06:	4628      	mov	r0, r5
 8008b08:	47b8      	blx	r7
 8008b0a:	3001      	adds	r0, #1
 8008b0c:	d12c      	bne.n	8008b68 <_printf_float+0x24c>
 8008b0e:	e764      	b.n	80089da <_printf_float+0xbe>
 8008b10:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008b14:	f240 80e0 	bls.w	8008cd8 <_printf_float+0x3bc>
 8008b18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	2300      	movs	r3, #0
 8008b20:	f7f7 ffe2 	bl	8000ae8 <__aeabi_dcmpeq>
 8008b24:	2800      	cmp	r0, #0
 8008b26:	d034      	beq.n	8008b92 <_printf_float+0x276>
 8008b28:	4a37      	ldr	r2, [pc, #220]	; (8008c08 <_printf_float+0x2ec>)
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	4631      	mov	r1, r6
 8008b2e:	4628      	mov	r0, r5
 8008b30:	47b8      	blx	r7
 8008b32:	3001      	adds	r0, #1
 8008b34:	f43f af51 	beq.w	80089da <_printf_float+0xbe>
 8008b38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008b3c:	429a      	cmp	r2, r3
 8008b3e:	db02      	blt.n	8008b46 <_printf_float+0x22a>
 8008b40:	6823      	ldr	r3, [r4, #0]
 8008b42:	07d8      	lsls	r0, r3, #31
 8008b44:	d510      	bpl.n	8008b68 <_printf_float+0x24c>
 8008b46:	ee18 3a10 	vmov	r3, s16
 8008b4a:	4652      	mov	r2, sl
 8008b4c:	4631      	mov	r1, r6
 8008b4e:	4628      	mov	r0, r5
 8008b50:	47b8      	blx	r7
 8008b52:	3001      	adds	r0, #1
 8008b54:	f43f af41 	beq.w	80089da <_printf_float+0xbe>
 8008b58:	f04f 0800 	mov.w	r8, #0
 8008b5c:	f104 091a 	add.w	r9, r4, #26
 8008b60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b62:	3b01      	subs	r3, #1
 8008b64:	4543      	cmp	r3, r8
 8008b66:	dc09      	bgt.n	8008b7c <_printf_float+0x260>
 8008b68:	6823      	ldr	r3, [r4, #0]
 8008b6a:	079b      	lsls	r3, r3, #30
 8008b6c:	f100 8107 	bmi.w	8008d7e <_printf_float+0x462>
 8008b70:	68e0      	ldr	r0, [r4, #12]
 8008b72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b74:	4298      	cmp	r0, r3
 8008b76:	bfb8      	it	lt
 8008b78:	4618      	movlt	r0, r3
 8008b7a:	e730      	b.n	80089de <_printf_float+0xc2>
 8008b7c:	2301      	movs	r3, #1
 8008b7e:	464a      	mov	r2, r9
 8008b80:	4631      	mov	r1, r6
 8008b82:	4628      	mov	r0, r5
 8008b84:	47b8      	blx	r7
 8008b86:	3001      	adds	r0, #1
 8008b88:	f43f af27 	beq.w	80089da <_printf_float+0xbe>
 8008b8c:	f108 0801 	add.w	r8, r8, #1
 8008b90:	e7e6      	b.n	8008b60 <_printf_float+0x244>
 8008b92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	dc39      	bgt.n	8008c0c <_printf_float+0x2f0>
 8008b98:	4a1b      	ldr	r2, [pc, #108]	; (8008c08 <_printf_float+0x2ec>)
 8008b9a:	2301      	movs	r3, #1
 8008b9c:	4631      	mov	r1, r6
 8008b9e:	4628      	mov	r0, r5
 8008ba0:	47b8      	blx	r7
 8008ba2:	3001      	adds	r0, #1
 8008ba4:	f43f af19 	beq.w	80089da <_printf_float+0xbe>
 8008ba8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008bac:	4313      	orrs	r3, r2
 8008bae:	d102      	bne.n	8008bb6 <_printf_float+0x29a>
 8008bb0:	6823      	ldr	r3, [r4, #0]
 8008bb2:	07d9      	lsls	r1, r3, #31
 8008bb4:	d5d8      	bpl.n	8008b68 <_printf_float+0x24c>
 8008bb6:	ee18 3a10 	vmov	r3, s16
 8008bba:	4652      	mov	r2, sl
 8008bbc:	4631      	mov	r1, r6
 8008bbe:	4628      	mov	r0, r5
 8008bc0:	47b8      	blx	r7
 8008bc2:	3001      	adds	r0, #1
 8008bc4:	f43f af09 	beq.w	80089da <_printf_float+0xbe>
 8008bc8:	f04f 0900 	mov.w	r9, #0
 8008bcc:	f104 0a1a 	add.w	sl, r4, #26
 8008bd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bd2:	425b      	negs	r3, r3
 8008bd4:	454b      	cmp	r3, r9
 8008bd6:	dc01      	bgt.n	8008bdc <_printf_float+0x2c0>
 8008bd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bda:	e792      	b.n	8008b02 <_printf_float+0x1e6>
 8008bdc:	2301      	movs	r3, #1
 8008bde:	4652      	mov	r2, sl
 8008be0:	4631      	mov	r1, r6
 8008be2:	4628      	mov	r0, r5
 8008be4:	47b8      	blx	r7
 8008be6:	3001      	adds	r0, #1
 8008be8:	f43f aef7 	beq.w	80089da <_printf_float+0xbe>
 8008bec:	f109 0901 	add.w	r9, r9, #1
 8008bf0:	e7ee      	b.n	8008bd0 <_printf_float+0x2b4>
 8008bf2:	bf00      	nop
 8008bf4:	7fefffff 	.word	0x7fefffff
 8008bf8:	0800b3c0 	.word	0x0800b3c0
 8008bfc:	0800b3c4 	.word	0x0800b3c4
 8008c00:	0800b3c8 	.word	0x0800b3c8
 8008c04:	0800b3cc 	.word	0x0800b3cc
 8008c08:	0800b3d0 	.word	0x0800b3d0
 8008c0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c0e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008c10:	429a      	cmp	r2, r3
 8008c12:	bfa8      	it	ge
 8008c14:	461a      	movge	r2, r3
 8008c16:	2a00      	cmp	r2, #0
 8008c18:	4691      	mov	r9, r2
 8008c1a:	dc37      	bgt.n	8008c8c <_printf_float+0x370>
 8008c1c:	f04f 0b00 	mov.w	fp, #0
 8008c20:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008c24:	f104 021a 	add.w	r2, r4, #26
 8008c28:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008c2a:	9305      	str	r3, [sp, #20]
 8008c2c:	eba3 0309 	sub.w	r3, r3, r9
 8008c30:	455b      	cmp	r3, fp
 8008c32:	dc33      	bgt.n	8008c9c <_printf_float+0x380>
 8008c34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008c38:	429a      	cmp	r2, r3
 8008c3a:	db3b      	blt.n	8008cb4 <_printf_float+0x398>
 8008c3c:	6823      	ldr	r3, [r4, #0]
 8008c3e:	07da      	lsls	r2, r3, #31
 8008c40:	d438      	bmi.n	8008cb4 <_printf_float+0x398>
 8008c42:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008c46:	eba2 0903 	sub.w	r9, r2, r3
 8008c4a:	9b05      	ldr	r3, [sp, #20]
 8008c4c:	1ad2      	subs	r2, r2, r3
 8008c4e:	4591      	cmp	r9, r2
 8008c50:	bfa8      	it	ge
 8008c52:	4691      	movge	r9, r2
 8008c54:	f1b9 0f00 	cmp.w	r9, #0
 8008c58:	dc35      	bgt.n	8008cc6 <_printf_float+0x3aa>
 8008c5a:	f04f 0800 	mov.w	r8, #0
 8008c5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008c62:	f104 0a1a 	add.w	sl, r4, #26
 8008c66:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008c6a:	1a9b      	subs	r3, r3, r2
 8008c6c:	eba3 0309 	sub.w	r3, r3, r9
 8008c70:	4543      	cmp	r3, r8
 8008c72:	f77f af79 	ble.w	8008b68 <_printf_float+0x24c>
 8008c76:	2301      	movs	r3, #1
 8008c78:	4652      	mov	r2, sl
 8008c7a:	4631      	mov	r1, r6
 8008c7c:	4628      	mov	r0, r5
 8008c7e:	47b8      	blx	r7
 8008c80:	3001      	adds	r0, #1
 8008c82:	f43f aeaa 	beq.w	80089da <_printf_float+0xbe>
 8008c86:	f108 0801 	add.w	r8, r8, #1
 8008c8a:	e7ec      	b.n	8008c66 <_printf_float+0x34a>
 8008c8c:	4613      	mov	r3, r2
 8008c8e:	4631      	mov	r1, r6
 8008c90:	4642      	mov	r2, r8
 8008c92:	4628      	mov	r0, r5
 8008c94:	47b8      	blx	r7
 8008c96:	3001      	adds	r0, #1
 8008c98:	d1c0      	bne.n	8008c1c <_printf_float+0x300>
 8008c9a:	e69e      	b.n	80089da <_printf_float+0xbe>
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	4631      	mov	r1, r6
 8008ca0:	4628      	mov	r0, r5
 8008ca2:	9205      	str	r2, [sp, #20]
 8008ca4:	47b8      	blx	r7
 8008ca6:	3001      	adds	r0, #1
 8008ca8:	f43f ae97 	beq.w	80089da <_printf_float+0xbe>
 8008cac:	9a05      	ldr	r2, [sp, #20]
 8008cae:	f10b 0b01 	add.w	fp, fp, #1
 8008cb2:	e7b9      	b.n	8008c28 <_printf_float+0x30c>
 8008cb4:	ee18 3a10 	vmov	r3, s16
 8008cb8:	4652      	mov	r2, sl
 8008cba:	4631      	mov	r1, r6
 8008cbc:	4628      	mov	r0, r5
 8008cbe:	47b8      	blx	r7
 8008cc0:	3001      	adds	r0, #1
 8008cc2:	d1be      	bne.n	8008c42 <_printf_float+0x326>
 8008cc4:	e689      	b.n	80089da <_printf_float+0xbe>
 8008cc6:	9a05      	ldr	r2, [sp, #20]
 8008cc8:	464b      	mov	r3, r9
 8008cca:	4442      	add	r2, r8
 8008ccc:	4631      	mov	r1, r6
 8008cce:	4628      	mov	r0, r5
 8008cd0:	47b8      	blx	r7
 8008cd2:	3001      	adds	r0, #1
 8008cd4:	d1c1      	bne.n	8008c5a <_printf_float+0x33e>
 8008cd6:	e680      	b.n	80089da <_printf_float+0xbe>
 8008cd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008cda:	2a01      	cmp	r2, #1
 8008cdc:	dc01      	bgt.n	8008ce2 <_printf_float+0x3c6>
 8008cde:	07db      	lsls	r3, r3, #31
 8008ce0:	d53a      	bpl.n	8008d58 <_printf_float+0x43c>
 8008ce2:	2301      	movs	r3, #1
 8008ce4:	4642      	mov	r2, r8
 8008ce6:	4631      	mov	r1, r6
 8008ce8:	4628      	mov	r0, r5
 8008cea:	47b8      	blx	r7
 8008cec:	3001      	adds	r0, #1
 8008cee:	f43f ae74 	beq.w	80089da <_printf_float+0xbe>
 8008cf2:	ee18 3a10 	vmov	r3, s16
 8008cf6:	4652      	mov	r2, sl
 8008cf8:	4631      	mov	r1, r6
 8008cfa:	4628      	mov	r0, r5
 8008cfc:	47b8      	blx	r7
 8008cfe:	3001      	adds	r0, #1
 8008d00:	f43f ae6b 	beq.w	80089da <_printf_float+0xbe>
 8008d04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008d08:	2200      	movs	r2, #0
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8008d10:	f7f7 feea 	bl	8000ae8 <__aeabi_dcmpeq>
 8008d14:	b9d8      	cbnz	r0, 8008d4e <_printf_float+0x432>
 8008d16:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008d1a:	f108 0201 	add.w	r2, r8, #1
 8008d1e:	4631      	mov	r1, r6
 8008d20:	4628      	mov	r0, r5
 8008d22:	47b8      	blx	r7
 8008d24:	3001      	adds	r0, #1
 8008d26:	d10e      	bne.n	8008d46 <_printf_float+0x42a>
 8008d28:	e657      	b.n	80089da <_printf_float+0xbe>
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	4652      	mov	r2, sl
 8008d2e:	4631      	mov	r1, r6
 8008d30:	4628      	mov	r0, r5
 8008d32:	47b8      	blx	r7
 8008d34:	3001      	adds	r0, #1
 8008d36:	f43f ae50 	beq.w	80089da <_printf_float+0xbe>
 8008d3a:	f108 0801 	add.w	r8, r8, #1
 8008d3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d40:	3b01      	subs	r3, #1
 8008d42:	4543      	cmp	r3, r8
 8008d44:	dcf1      	bgt.n	8008d2a <_printf_float+0x40e>
 8008d46:	464b      	mov	r3, r9
 8008d48:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008d4c:	e6da      	b.n	8008b04 <_printf_float+0x1e8>
 8008d4e:	f04f 0800 	mov.w	r8, #0
 8008d52:	f104 0a1a 	add.w	sl, r4, #26
 8008d56:	e7f2      	b.n	8008d3e <_printf_float+0x422>
 8008d58:	2301      	movs	r3, #1
 8008d5a:	4642      	mov	r2, r8
 8008d5c:	e7df      	b.n	8008d1e <_printf_float+0x402>
 8008d5e:	2301      	movs	r3, #1
 8008d60:	464a      	mov	r2, r9
 8008d62:	4631      	mov	r1, r6
 8008d64:	4628      	mov	r0, r5
 8008d66:	47b8      	blx	r7
 8008d68:	3001      	adds	r0, #1
 8008d6a:	f43f ae36 	beq.w	80089da <_printf_float+0xbe>
 8008d6e:	f108 0801 	add.w	r8, r8, #1
 8008d72:	68e3      	ldr	r3, [r4, #12]
 8008d74:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008d76:	1a5b      	subs	r3, r3, r1
 8008d78:	4543      	cmp	r3, r8
 8008d7a:	dcf0      	bgt.n	8008d5e <_printf_float+0x442>
 8008d7c:	e6f8      	b.n	8008b70 <_printf_float+0x254>
 8008d7e:	f04f 0800 	mov.w	r8, #0
 8008d82:	f104 0919 	add.w	r9, r4, #25
 8008d86:	e7f4      	b.n	8008d72 <_printf_float+0x456>

08008d88 <_printf_common>:
 8008d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d8c:	4616      	mov	r6, r2
 8008d8e:	4699      	mov	r9, r3
 8008d90:	688a      	ldr	r2, [r1, #8]
 8008d92:	690b      	ldr	r3, [r1, #16]
 8008d94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008d98:	4293      	cmp	r3, r2
 8008d9a:	bfb8      	it	lt
 8008d9c:	4613      	movlt	r3, r2
 8008d9e:	6033      	str	r3, [r6, #0]
 8008da0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008da4:	4607      	mov	r7, r0
 8008da6:	460c      	mov	r4, r1
 8008da8:	b10a      	cbz	r2, 8008dae <_printf_common+0x26>
 8008daa:	3301      	adds	r3, #1
 8008dac:	6033      	str	r3, [r6, #0]
 8008dae:	6823      	ldr	r3, [r4, #0]
 8008db0:	0699      	lsls	r1, r3, #26
 8008db2:	bf42      	ittt	mi
 8008db4:	6833      	ldrmi	r3, [r6, #0]
 8008db6:	3302      	addmi	r3, #2
 8008db8:	6033      	strmi	r3, [r6, #0]
 8008dba:	6825      	ldr	r5, [r4, #0]
 8008dbc:	f015 0506 	ands.w	r5, r5, #6
 8008dc0:	d106      	bne.n	8008dd0 <_printf_common+0x48>
 8008dc2:	f104 0a19 	add.w	sl, r4, #25
 8008dc6:	68e3      	ldr	r3, [r4, #12]
 8008dc8:	6832      	ldr	r2, [r6, #0]
 8008dca:	1a9b      	subs	r3, r3, r2
 8008dcc:	42ab      	cmp	r3, r5
 8008dce:	dc26      	bgt.n	8008e1e <_printf_common+0x96>
 8008dd0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008dd4:	1e13      	subs	r3, r2, #0
 8008dd6:	6822      	ldr	r2, [r4, #0]
 8008dd8:	bf18      	it	ne
 8008dda:	2301      	movne	r3, #1
 8008ddc:	0692      	lsls	r2, r2, #26
 8008dde:	d42b      	bmi.n	8008e38 <_printf_common+0xb0>
 8008de0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008de4:	4649      	mov	r1, r9
 8008de6:	4638      	mov	r0, r7
 8008de8:	47c0      	blx	r8
 8008dea:	3001      	adds	r0, #1
 8008dec:	d01e      	beq.n	8008e2c <_printf_common+0xa4>
 8008dee:	6823      	ldr	r3, [r4, #0]
 8008df0:	6922      	ldr	r2, [r4, #16]
 8008df2:	f003 0306 	and.w	r3, r3, #6
 8008df6:	2b04      	cmp	r3, #4
 8008df8:	bf02      	ittt	eq
 8008dfa:	68e5      	ldreq	r5, [r4, #12]
 8008dfc:	6833      	ldreq	r3, [r6, #0]
 8008dfe:	1aed      	subeq	r5, r5, r3
 8008e00:	68a3      	ldr	r3, [r4, #8]
 8008e02:	bf0c      	ite	eq
 8008e04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008e08:	2500      	movne	r5, #0
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	bfc4      	itt	gt
 8008e0e:	1a9b      	subgt	r3, r3, r2
 8008e10:	18ed      	addgt	r5, r5, r3
 8008e12:	2600      	movs	r6, #0
 8008e14:	341a      	adds	r4, #26
 8008e16:	42b5      	cmp	r5, r6
 8008e18:	d11a      	bne.n	8008e50 <_printf_common+0xc8>
 8008e1a:	2000      	movs	r0, #0
 8008e1c:	e008      	b.n	8008e30 <_printf_common+0xa8>
 8008e1e:	2301      	movs	r3, #1
 8008e20:	4652      	mov	r2, sl
 8008e22:	4649      	mov	r1, r9
 8008e24:	4638      	mov	r0, r7
 8008e26:	47c0      	blx	r8
 8008e28:	3001      	adds	r0, #1
 8008e2a:	d103      	bne.n	8008e34 <_printf_common+0xac>
 8008e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8008e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e34:	3501      	adds	r5, #1
 8008e36:	e7c6      	b.n	8008dc6 <_printf_common+0x3e>
 8008e38:	18e1      	adds	r1, r4, r3
 8008e3a:	1c5a      	adds	r2, r3, #1
 8008e3c:	2030      	movs	r0, #48	; 0x30
 8008e3e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008e42:	4422      	add	r2, r4
 8008e44:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008e48:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008e4c:	3302      	adds	r3, #2
 8008e4e:	e7c7      	b.n	8008de0 <_printf_common+0x58>
 8008e50:	2301      	movs	r3, #1
 8008e52:	4622      	mov	r2, r4
 8008e54:	4649      	mov	r1, r9
 8008e56:	4638      	mov	r0, r7
 8008e58:	47c0      	blx	r8
 8008e5a:	3001      	adds	r0, #1
 8008e5c:	d0e6      	beq.n	8008e2c <_printf_common+0xa4>
 8008e5e:	3601      	adds	r6, #1
 8008e60:	e7d9      	b.n	8008e16 <_printf_common+0x8e>
	...

08008e64 <_printf_i>:
 8008e64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e68:	7e0f      	ldrb	r7, [r1, #24]
 8008e6a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008e6c:	2f78      	cmp	r7, #120	; 0x78
 8008e6e:	4691      	mov	r9, r2
 8008e70:	4680      	mov	r8, r0
 8008e72:	460c      	mov	r4, r1
 8008e74:	469a      	mov	sl, r3
 8008e76:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008e7a:	d807      	bhi.n	8008e8c <_printf_i+0x28>
 8008e7c:	2f62      	cmp	r7, #98	; 0x62
 8008e7e:	d80a      	bhi.n	8008e96 <_printf_i+0x32>
 8008e80:	2f00      	cmp	r7, #0
 8008e82:	f000 80d4 	beq.w	800902e <_printf_i+0x1ca>
 8008e86:	2f58      	cmp	r7, #88	; 0x58
 8008e88:	f000 80c0 	beq.w	800900c <_printf_i+0x1a8>
 8008e8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008e90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008e94:	e03a      	b.n	8008f0c <_printf_i+0xa8>
 8008e96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008e9a:	2b15      	cmp	r3, #21
 8008e9c:	d8f6      	bhi.n	8008e8c <_printf_i+0x28>
 8008e9e:	a101      	add	r1, pc, #4	; (adr r1, 8008ea4 <_printf_i+0x40>)
 8008ea0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008ea4:	08008efd 	.word	0x08008efd
 8008ea8:	08008f11 	.word	0x08008f11
 8008eac:	08008e8d 	.word	0x08008e8d
 8008eb0:	08008e8d 	.word	0x08008e8d
 8008eb4:	08008e8d 	.word	0x08008e8d
 8008eb8:	08008e8d 	.word	0x08008e8d
 8008ebc:	08008f11 	.word	0x08008f11
 8008ec0:	08008e8d 	.word	0x08008e8d
 8008ec4:	08008e8d 	.word	0x08008e8d
 8008ec8:	08008e8d 	.word	0x08008e8d
 8008ecc:	08008e8d 	.word	0x08008e8d
 8008ed0:	08009015 	.word	0x08009015
 8008ed4:	08008f3d 	.word	0x08008f3d
 8008ed8:	08008fcf 	.word	0x08008fcf
 8008edc:	08008e8d 	.word	0x08008e8d
 8008ee0:	08008e8d 	.word	0x08008e8d
 8008ee4:	08009037 	.word	0x08009037
 8008ee8:	08008e8d 	.word	0x08008e8d
 8008eec:	08008f3d 	.word	0x08008f3d
 8008ef0:	08008e8d 	.word	0x08008e8d
 8008ef4:	08008e8d 	.word	0x08008e8d
 8008ef8:	08008fd7 	.word	0x08008fd7
 8008efc:	682b      	ldr	r3, [r5, #0]
 8008efe:	1d1a      	adds	r2, r3, #4
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	602a      	str	r2, [r5, #0]
 8008f04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008f08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	e09f      	b.n	8009050 <_printf_i+0x1ec>
 8008f10:	6820      	ldr	r0, [r4, #0]
 8008f12:	682b      	ldr	r3, [r5, #0]
 8008f14:	0607      	lsls	r7, r0, #24
 8008f16:	f103 0104 	add.w	r1, r3, #4
 8008f1a:	6029      	str	r1, [r5, #0]
 8008f1c:	d501      	bpl.n	8008f22 <_printf_i+0xbe>
 8008f1e:	681e      	ldr	r6, [r3, #0]
 8008f20:	e003      	b.n	8008f2a <_printf_i+0xc6>
 8008f22:	0646      	lsls	r6, r0, #25
 8008f24:	d5fb      	bpl.n	8008f1e <_printf_i+0xba>
 8008f26:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008f2a:	2e00      	cmp	r6, #0
 8008f2c:	da03      	bge.n	8008f36 <_printf_i+0xd2>
 8008f2e:	232d      	movs	r3, #45	; 0x2d
 8008f30:	4276      	negs	r6, r6
 8008f32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f36:	485a      	ldr	r0, [pc, #360]	; (80090a0 <_printf_i+0x23c>)
 8008f38:	230a      	movs	r3, #10
 8008f3a:	e012      	b.n	8008f62 <_printf_i+0xfe>
 8008f3c:	682b      	ldr	r3, [r5, #0]
 8008f3e:	6820      	ldr	r0, [r4, #0]
 8008f40:	1d19      	adds	r1, r3, #4
 8008f42:	6029      	str	r1, [r5, #0]
 8008f44:	0605      	lsls	r5, r0, #24
 8008f46:	d501      	bpl.n	8008f4c <_printf_i+0xe8>
 8008f48:	681e      	ldr	r6, [r3, #0]
 8008f4a:	e002      	b.n	8008f52 <_printf_i+0xee>
 8008f4c:	0641      	lsls	r1, r0, #25
 8008f4e:	d5fb      	bpl.n	8008f48 <_printf_i+0xe4>
 8008f50:	881e      	ldrh	r6, [r3, #0]
 8008f52:	4853      	ldr	r0, [pc, #332]	; (80090a0 <_printf_i+0x23c>)
 8008f54:	2f6f      	cmp	r7, #111	; 0x6f
 8008f56:	bf0c      	ite	eq
 8008f58:	2308      	moveq	r3, #8
 8008f5a:	230a      	movne	r3, #10
 8008f5c:	2100      	movs	r1, #0
 8008f5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008f62:	6865      	ldr	r5, [r4, #4]
 8008f64:	60a5      	str	r5, [r4, #8]
 8008f66:	2d00      	cmp	r5, #0
 8008f68:	bfa2      	ittt	ge
 8008f6a:	6821      	ldrge	r1, [r4, #0]
 8008f6c:	f021 0104 	bicge.w	r1, r1, #4
 8008f70:	6021      	strge	r1, [r4, #0]
 8008f72:	b90e      	cbnz	r6, 8008f78 <_printf_i+0x114>
 8008f74:	2d00      	cmp	r5, #0
 8008f76:	d04b      	beq.n	8009010 <_printf_i+0x1ac>
 8008f78:	4615      	mov	r5, r2
 8008f7a:	fbb6 f1f3 	udiv	r1, r6, r3
 8008f7e:	fb03 6711 	mls	r7, r3, r1, r6
 8008f82:	5dc7      	ldrb	r7, [r0, r7]
 8008f84:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008f88:	4637      	mov	r7, r6
 8008f8a:	42bb      	cmp	r3, r7
 8008f8c:	460e      	mov	r6, r1
 8008f8e:	d9f4      	bls.n	8008f7a <_printf_i+0x116>
 8008f90:	2b08      	cmp	r3, #8
 8008f92:	d10b      	bne.n	8008fac <_printf_i+0x148>
 8008f94:	6823      	ldr	r3, [r4, #0]
 8008f96:	07de      	lsls	r6, r3, #31
 8008f98:	d508      	bpl.n	8008fac <_printf_i+0x148>
 8008f9a:	6923      	ldr	r3, [r4, #16]
 8008f9c:	6861      	ldr	r1, [r4, #4]
 8008f9e:	4299      	cmp	r1, r3
 8008fa0:	bfde      	ittt	le
 8008fa2:	2330      	movle	r3, #48	; 0x30
 8008fa4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008fa8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008fac:	1b52      	subs	r2, r2, r5
 8008fae:	6122      	str	r2, [r4, #16]
 8008fb0:	f8cd a000 	str.w	sl, [sp]
 8008fb4:	464b      	mov	r3, r9
 8008fb6:	aa03      	add	r2, sp, #12
 8008fb8:	4621      	mov	r1, r4
 8008fba:	4640      	mov	r0, r8
 8008fbc:	f7ff fee4 	bl	8008d88 <_printf_common>
 8008fc0:	3001      	adds	r0, #1
 8008fc2:	d14a      	bne.n	800905a <_printf_i+0x1f6>
 8008fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8008fc8:	b004      	add	sp, #16
 8008fca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fce:	6823      	ldr	r3, [r4, #0]
 8008fd0:	f043 0320 	orr.w	r3, r3, #32
 8008fd4:	6023      	str	r3, [r4, #0]
 8008fd6:	4833      	ldr	r0, [pc, #204]	; (80090a4 <_printf_i+0x240>)
 8008fd8:	2778      	movs	r7, #120	; 0x78
 8008fda:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008fde:	6823      	ldr	r3, [r4, #0]
 8008fe0:	6829      	ldr	r1, [r5, #0]
 8008fe2:	061f      	lsls	r7, r3, #24
 8008fe4:	f851 6b04 	ldr.w	r6, [r1], #4
 8008fe8:	d402      	bmi.n	8008ff0 <_printf_i+0x18c>
 8008fea:	065f      	lsls	r7, r3, #25
 8008fec:	bf48      	it	mi
 8008fee:	b2b6      	uxthmi	r6, r6
 8008ff0:	07df      	lsls	r7, r3, #31
 8008ff2:	bf48      	it	mi
 8008ff4:	f043 0320 	orrmi.w	r3, r3, #32
 8008ff8:	6029      	str	r1, [r5, #0]
 8008ffa:	bf48      	it	mi
 8008ffc:	6023      	strmi	r3, [r4, #0]
 8008ffe:	b91e      	cbnz	r6, 8009008 <_printf_i+0x1a4>
 8009000:	6823      	ldr	r3, [r4, #0]
 8009002:	f023 0320 	bic.w	r3, r3, #32
 8009006:	6023      	str	r3, [r4, #0]
 8009008:	2310      	movs	r3, #16
 800900a:	e7a7      	b.n	8008f5c <_printf_i+0xf8>
 800900c:	4824      	ldr	r0, [pc, #144]	; (80090a0 <_printf_i+0x23c>)
 800900e:	e7e4      	b.n	8008fda <_printf_i+0x176>
 8009010:	4615      	mov	r5, r2
 8009012:	e7bd      	b.n	8008f90 <_printf_i+0x12c>
 8009014:	682b      	ldr	r3, [r5, #0]
 8009016:	6826      	ldr	r6, [r4, #0]
 8009018:	6961      	ldr	r1, [r4, #20]
 800901a:	1d18      	adds	r0, r3, #4
 800901c:	6028      	str	r0, [r5, #0]
 800901e:	0635      	lsls	r5, r6, #24
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	d501      	bpl.n	8009028 <_printf_i+0x1c4>
 8009024:	6019      	str	r1, [r3, #0]
 8009026:	e002      	b.n	800902e <_printf_i+0x1ca>
 8009028:	0670      	lsls	r0, r6, #25
 800902a:	d5fb      	bpl.n	8009024 <_printf_i+0x1c0>
 800902c:	8019      	strh	r1, [r3, #0]
 800902e:	2300      	movs	r3, #0
 8009030:	6123      	str	r3, [r4, #16]
 8009032:	4615      	mov	r5, r2
 8009034:	e7bc      	b.n	8008fb0 <_printf_i+0x14c>
 8009036:	682b      	ldr	r3, [r5, #0]
 8009038:	1d1a      	adds	r2, r3, #4
 800903a:	602a      	str	r2, [r5, #0]
 800903c:	681d      	ldr	r5, [r3, #0]
 800903e:	6862      	ldr	r2, [r4, #4]
 8009040:	2100      	movs	r1, #0
 8009042:	4628      	mov	r0, r5
 8009044:	f7f7 f8d4 	bl	80001f0 <memchr>
 8009048:	b108      	cbz	r0, 800904e <_printf_i+0x1ea>
 800904a:	1b40      	subs	r0, r0, r5
 800904c:	6060      	str	r0, [r4, #4]
 800904e:	6863      	ldr	r3, [r4, #4]
 8009050:	6123      	str	r3, [r4, #16]
 8009052:	2300      	movs	r3, #0
 8009054:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009058:	e7aa      	b.n	8008fb0 <_printf_i+0x14c>
 800905a:	6923      	ldr	r3, [r4, #16]
 800905c:	462a      	mov	r2, r5
 800905e:	4649      	mov	r1, r9
 8009060:	4640      	mov	r0, r8
 8009062:	47d0      	blx	sl
 8009064:	3001      	adds	r0, #1
 8009066:	d0ad      	beq.n	8008fc4 <_printf_i+0x160>
 8009068:	6823      	ldr	r3, [r4, #0]
 800906a:	079b      	lsls	r3, r3, #30
 800906c:	d413      	bmi.n	8009096 <_printf_i+0x232>
 800906e:	68e0      	ldr	r0, [r4, #12]
 8009070:	9b03      	ldr	r3, [sp, #12]
 8009072:	4298      	cmp	r0, r3
 8009074:	bfb8      	it	lt
 8009076:	4618      	movlt	r0, r3
 8009078:	e7a6      	b.n	8008fc8 <_printf_i+0x164>
 800907a:	2301      	movs	r3, #1
 800907c:	4632      	mov	r2, r6
 800907e:	4649      	mov	r1, r9
 8009080:	4640      	mov	r0, r8
 8009082:	47d0      	blx	sl
 8009084:	3001      	adds	r0, #1
 8009086:	d09d      	beq.n	8008fc4 <_printf_i+0x160>
 8009088:	3501      	adds	r5, #1
 800908a:	68e3      	ldr	r3, [r4, #12]
 800908c:	9903      	ldr	r1, [sp, #12]
 800908e:	1a5b      	subs	r3, r3, r1
 8009090:	42ab      	cmp	r3, r5
 8009092:	dcf2      	bgt.n	800907a <_printf_i+0x216>
 8009094:	e7eb      	b.n	800906e <_printf_i+0x20a>
 8009096:	2500      	movs	r5, #0
 8009098:	f104 0619 	add.w	r6, r4, #25
 800909c:	e7f5      	b.n	800908a <_printf_i+0x226>
 800909e:	bf00      	nop
 80090a0:	0800b3d2 	.word	0x0800b3d2
 80090a4:	0800b3e3 	.word	0x0800b3e3

080090a8 <std>:
 80090a8:	2300      	movs	r3, #0
 80090aa:	b510      	push	{r4, lr}
 80090ac:	4604      	mov	r4, r0
 80090ae:	e9c0 3300 	strd	r3, r3, [r0]
 80090b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80090b6:	6083      	str	r3, [r0, #8]
 80090b8:	8181      	strh	r1, [r0, #12]
 80090ba:	6643      	str	r3, [r0, #100]	; 0x64
 80090bc:	81c2      	strh	r2, [r0, #14]
 80090be:	6183      	str	r3, [r0, #24]
 80090c0:	4619      	mov	r1, r3
 80090c2:	2208      	movs	r2, #8
 80090c4:	305c      	adds	r0, #92	; 0x5c
 80090c6:	f000 f906 	bl	80092d6 <memset>
 80090ca:	4b0d      	ldr	r3, [pc, #52]	; (8009100 <std+0x58>)
 80090cc:	6263      	str	r3, [r4, #36]	; 0x24
 80090ce:	4b0d      	ldr	r3, [pc, #52]	; (8009104 <std+0x5c>)
 80090d0:	62a3      	str	r3, [r4, #40]	; 0x28
 80090d2:	4b0d      	ldr	r3, [pc, #52]	; (8009108 <std+0x60>)
 80090d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80090d6:	4b0d      	ldr	r3, [pc, #52]	; (800910c <std+0x64>)
 80090d8:	6323      	str	r3, [r4, #48]	; 0x30
 80090da:	4b0d      	ldr	r3, [pc, #52]	; (8009110 <std+0x68>)
 80090dc:	6224      	str	r4, [r4, #32]
 80090de:	429c      	cmp	r4, r3
 80090e0:	d006      	beq.n	80090f0 <std+0x48>
 80090e2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80090e6:	4294      	cmp	r4, r2
 80090e8:	d002      	beq.n	80090f0 <std+0x48>
 80090ea:	33d0      	adds	r3, #208	; 0xd0
 80090ec:	429c      	cmp	r4, r3
 80090ee:	d105      	bne.n	80090fc <std+0x54>
 80090f0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80090f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090f8:	f000 b9d2 	b.w	80094a0 <__retarget_lock_init_recursive>
 80090fc:	bd10      	pop	{r4, pc}
 80090fe:	bf00      	nop
 8009100:	08009251 	.word	0x08009251
 8009104:	08009273 	.word	0x08009273
 8009108:	080092ab 	.word	0x080092ab
 800910c:	080092cf 	.word	0x080092cf
 8009110:	20001d24 	.word	0x20001d24

08009114 <stdio_exit_handler>:
 8009114:	4a02      	ldr	r2, [pc, #8]	; (8009120 <stdio_exit_handler+0xc>)
 8009116:	4903      	ldr	r1, [pc, #12]	; (8009124 <stdio_exit_handler+0x10>)
 8009118:	4803      	ldr	r0, [pc, #12]	; (8009128 <stdio_exit_handler+0x14>)
 800911a:	f000 b869 	b.w	80091f0 <_fwalk_sglue>
 800911e:	bf00      	nop
 8009120:	20000010 	.word	0x20000010
 8009124:	0800ae49 	.word	0x0800ae49
 8009128:	2000001c 	.word	0x2000001c

0800912c <cleanup_stdio>:
 800912c:	6841      	ldr	r1, [r0, #4]
 800912e:	4b0c      	ldr	r3, [pc, #48]	; (8009160 <cleanup_stdio+0x34>)
 8009130:	4299      	cmp	r1, r3
 8009132:	b510      	push	{r4, lr}
 8009134:	4604      	mov	r4, r0
 8009136:	d001      	beq.n	800913c <cleanup_stdio+0x10>
 8009138:	f001 fe86 	bl	800ae48 <_fflush_r>
 800913c:	68a1      	ldr	r1, [r4, #8]
 800913e:	4b09      	ldr	r3, [pc, #36]	; (8009164 <cleanup_stdio+0x38>)
 8009140:	4299      	cmp	r1, r3
 8009142:	d002      	beq.n	800914a <cleanup_stdio+0x1e>
 8009144:	4620      	mov	r0, r4
 8009146:	f001 fe7f 	bl	800ae48 <_fflush_r>
 800914a:	68e1      	ldr	r1, [r4, #12]
 800914c:	4b06      	ldr	r3, [pc, #24]	; (8009168 <cleanup_stdio+0x3c>)
 800914e:	4299      	cmp	r1, r3
 8009150:	d004      	beq.n	800915c <cleanup_stdio+0x30>
 8009152:	4620      	mov	r0, r4
 8009154:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009158:	f001 be76 	b.w	800ae48 <_fflush_r>
 800915c:	bd10      	pop	{r4, pc}
 800915e:	bf00      	nop
 8009160:	20001d24 	.word	0x20001d24
 8009164:	20001d8c 	.word	0x20001d8c
 8009168:	20001df4 	.word	0x20001df4

0800916c <global_stdio_init.part.0>:
 800916c:	b510      	push	{r4, lr}
 800916e:	4b0b      	ldr	r3, [pc, #44]	; (800919c <global_stdio_init.part.0+0x30>)
 8009170:	4c0b      	ldr	r4, [pc, #44]	; (80091a0 <global_stdio_init.part.0+0x34>)
 8009172:	4a0c      	ldr	r2, [pc, #48]	; (80091a4 <global_stdio_init.part.0+0x38>)
 8009174:	601a      	str	r2, [r3, #0]
 8009176:	4620      	mov	r0, r4
 8009178:	2200      	movs	r2, #0
 800917a:	2104      	movs	r1, #4
 800917c:	f7ff ff94 	bl	80090a8 <std>
 8009180:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009184:	2201      	movs	r2, #1
 8009186:	2109      	movs	r1, #9
 8009188:	f7ff ff8e 	bl	80090a8 <std>
 800918c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009190:	2202      	movs	r2, #2
 8009192:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009196:	2112      	movs	r1, #18
 8009198:	f7ff bf86 	b.w	80090a8 <std>
 800919c:	20001e5c 	.word	0x20001e5c
 80091a0:	20001d24 	.word	0x20001d24
 80091a4:	08009115 	.word	0x08009115

080091a8 <__sfp_lock_acquire>:
 80091a8:	4801      	ldr	r0, [pc, #4]	; (80091b0 <__sfp_lock_acquire+0x8>)
 80091aa:	f000 b97a 	b.w	80094a2 <__retarget_lock_acquire_recursive>
 80091ae:	bf00      	nop
 80091b0:	20001e65 	.word	0x20001e65

080091b4 <__sfp_lock_release>:
 80091b4:	4801      	ldr	r0, [pc, #4]	; (80091bc <__sfp_lock_release+0x8>)
 80091b6:	f000 b975 	b.w	80094a4 <__retarget_lock_release_recursive>
 80091ba:	bf00      	nop
 80091bc:	20001e65 	.word	0x20001e65

080091c0 <__sinit>:
 80091c0:	b510      	push	{r4, lr}
 80091c2:	4604      	mov	r4, r0
 80091c4:	f7ff fff0 	bl	80091a8 <__sfp_lock_acquire>
 80091c8:	6a23      	ldr	r3, [r4, #32]
 80091ca:	b11b      	cbz	r3, 80091d4 <__sinit+0x14>
 80091cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091d0:	f7ff bff0 	b.w	80091b4 <__sfp_lock_release>
 80091d4:	4b04      	ldr	r3, [pc, #16]	; (80091e8 <__sinit+0x28>)
 80091d6:	6223      	str	r3, [r4, #32]
 80091d8:	4b04      	ldr	r3, [pc, #16]	; (80091ec <__sinit+0x2c>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d1f5      	bne.n	80091cc <__sinit+0xc>
 80091e0:	f7ff ffc4 	bl	800916c <global_stdio_init.part.0>
 80091e4:	e7f2      	b.n	80091cc <__sinit+0xc>
 80091e6:	bf00      	nop
 80091e8:	0800912d 	.word	0x0800912d
 80091ec:	20001e5c 	.word	0x20001e5c

080091f0 <_fwalk_sglue>:
 80091f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091f4:	4607      	mov	r7, r0
 80091f6:	4688      	mov	r8, r1
 80091f8:	4614      	mov	r4, r2
 80091fa:	2600      	movs	r6, #0
 80091fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009200:	f1b9 0901 	subs.w	r9, r9, #1
 8009204:	d505      	bpl.n	8009212 <_fwalk_sglue+0x22>
 8009206:	6824      	ldr	r4, [r4, #0]
 8009208:	2c00      	cmp	r4, #0
 800920a:	d1f7      	bne.n	80091fc <_fwalk_sglue+0xc>
 800920c:	4630      	mov	r0, r6
 800920e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009212:	89ab      	ldrh	r3, [r5, #12]
 8009214:	2b01      	cmp	r3, #1
 8009216:	d907      	bls.n	8009228 <_fwalk_sglue+0x38>
 8009218:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800921c:	3301      	adds	r3, #1
 800921e:	d003      	beq.n	8009228 <_fwalk_sglue+0x38>
 8009220:	4629      	mov	r1, r5
 8009222:	4638      	mov	r0, r7
 8009224:	47c0      	blx	r8
 8009226:	4306      	orrs	r6, r0
 8009228:	3568      	adds	r5, #104	; 0x68
 800922a:	e7e9      	b.n	8009200 <_fwalk_sglue+0x10>

0800922c <iprintf>:
 800922c:	b40f      	push	{r0, r1, r2, r3}
 800922e:	b507      	push	{r0, r1, r2, lr}
 8009230:	4906      	ldr	r1, [pc, #24]	; (800924c <iprintf+0x20>)
 8009232:	ab04      	add	r3, sp, #16
 8009234:	6808      	ldr	r0, [r1, #0]
 8009236:	f853 2b04 	ldr.w	r2, [r3], #4
 800923a:	6881      	ldr	r1, [r0, #8]
 800923c:	9301      	str	r3, [sp, #4]
 800923e:	f001 fc63 	bl	800ab08 <_vfiprintf_r>
 8009242:	b003      	add	sp, #12
 8009244:	f85d eb04 	ldr.w	lr, [sp], #4
 8009248:	b004      	add	sp, #16
 800924a:	4770      	bx	lr
 800924c:	20000068 	.word	0x20000068

08009250 <__sread>:
 8009250:	b510      	push	{r4, lr}
 8009252:	460c      	mov	r4, r1
 8009254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009258:	f000 f8d4 	bl	8009404 <_read_r>
 800925c:	2800      	cmp	r0, #0
 800925e:	bfab      	itete	ge
 8009260:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009262:	89a3      	ldrhlt	r3, [r4, #12]
 8009264:	181b      	addge	r3, r3, r0
 8009266:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800926a:	bfac      	ite	ge
 800926c:	6563      	strge	r3, [r4, #84]	; 0x54
 800926e:	81a3      	strhlt	r3, [r4, #12]
 8009270:	bd10      	pop	{r4, pc}

08009272 <__swrite>:
 8009272:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009276:	461f      	mov	r7, r3
 8009278:	898b      	ldrh	r3, [r1, #12]
 800927a:	05db      	lsls	r3, r3, #23
 800927c:	4605      	mov	r5, r0
 800927e:	460c      	mov	r4, r1
 8009280:	4616      	mov	r6, r2
 8009282:	d505      	bpl.n	8009290 <__swrite+0x1e>
 8009284:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009288:	2302      	movs	r3, #2
 800928a:	2200      	movs	r2, #0
 800928c:	f000 f8a8 	bl	80093e0 <_lseek_r>
 8009290:	89a3      	ldrh	r3, [r4, #12]
 8009292:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009296:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800929a:	81a3      	strh	r3, [r4, #12]
 800929c:	4632      	mov	r2, r6
 800929e:	463b      	mov	r3, r7
 80092a0:	4628      	mov	r0, r5
 80092a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80092a6:	f000 b8bf 	b.w	8009428 <_write_r>

080092aa <__sseek>:
 80092aa:	b510      	push	{r4, lr}
 80092ac:	460c      	mov	r4, r1
 80092ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092b2:	f000 f895 	bl	80093e0 <_lseek_r>
 80092b6:	1c43      	adds	r3, r0, #1
 80092b8:	89a3      	ldrh	r3, [r4, #12]
 80092ba:	bf15      	itete	ne
 80092bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80092be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80092c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80092c6:	81a3      	strheq	r3, [r4, #12]
 80092c8:	bf18      	it	ne
 80092ca:	81a3      	strhne	r3, [r4, #12]
 80092cc:	bd10      	pop	{r4, pc}

080092ce <__sclose>:
 80092ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092d2:	f000 b81f 	b.w	8009314 <_close_r>

080092d6 <memset>:
 80092d6:	4402      	add	r2, r0
 80092d8:	4603      	mov	r3, r0
 80092da:	4293      	cmp	r3, r2
 80092dc:	d100      	bne.n	80092e0 <memset+0xa>
 80092de:	4770      	bx	lr
 80092e0:	f803 1b01 	strb.w	r1, [r3], #1
 80092e4:	e7f9      	b.n	80092da <memset+0x4>

080092e6 <strncpy>:
 80092e6:	b510      	push	{r4, lr}
 80092e8:	3901      	subs	r1, #1
 80092ea:	4603      	mov	r3, r0
 80092ec:	b132      	cbz	r2, 80092fc <strncpy+0x16>
 80092ee:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80092f2:	f803 4b01 	strb.w	r4, [r3], #1
 80092f6:	3a01      	subs	r2, #1
 80092f8:	2c00      	cmp	r4, #0
 80092fa:	d1f7      	bne.n	80092ec <strncpy+0x6>
 80092fc:	441a      	add	r2, r3
 80092fe:	2100      	movs	r1, #0
 8009300:	4293      	cmp	r3, r2
 8009302:	d100      	bne.n	8009306 <strncpy+0x20>
 8009304:	bd10      	pop	{r4, pc}
 8009306:	f803 1b01 	strb.w	r1, [r3], #1
 800930a:	e7f9      	b.n	8009300 <strncpy+0x1a>

0800930c <_localeconv_r>:
 800930c:	4800      	ldr	r0, [pc, #0]	; (8009310 <_localeconv_r+0x4>)
 800930e:	4770      	bx	lr
 8009310:	2000015c 	.word	0x2000015c

08009314 <_close_r>:
 8009314:	b538      	push	{r3, r4, r5, lr}
 8009316:	4d06      	ldr	r5, [pc, #24]	; (8009330 <_close_r+0x1c>)
 8009318:	2300      	movs	r3, #0
 800931a:	4604      	mov	r4, r0
 800931c:	4608      	mov	r0, r1
 800931e:	602b      	str	r3, [r5, #0]
 8009320:	f7f8 f8a3 	bl	800146a <_close>
 8009324:	1c43      	adds	r3, r0, #1
 8009326:	d102      	bne.n	800932e <_close_r+0x1a>
 8009328:	682b      	ldr	r3, [r5, #0]
 800932a:	b103      	cbz	r3, 800932e <_close_r+0x1a>
 800932c:	6023      	str	r3, [r4, #0]
 800932e:	bd38      	pop	{r3, r4, r5, pc}
 8009330:	20001e60 	.word	0x20001e60

08009334 <_reclaim_reent>:
 8009334:	4b29      	ldr	r3, [pc, #164]	; (80093dc <_reclaim_reent+0xa8>)
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	4283      	cmp	r3, r0
 800933a:	b570      	push	{r4, r5, r6, lr}
 800933c:	4604      	mov	r4, r0
 800933e:	d04b      	beq.n	80093d8 <_reclaim_reent+0xa4>
 8009340:	69c3      	ldr	r3, [r0, #28]
 8009342:	b143      	cbz	r3, 8009356 <_reclaim_reent+0x22>
 8009344:	68db      	ldr	r3, [r3, #12]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d144      	bne.n	80093d4 <_reclaim_reent+0xa0>
 800934a:	69e3      	ldr	r3, [r4, #28]
 800934c:	6819      	ldr	r1, [r3, #0]
 800934e:	b111      	cbz	r1, 8009356 <_reclaim_reent+0x22>
 8009350:	4620      	mov	r0, r4
 8009352:	f000 ff33 	bl	800a1bc <_free_r>
 8009356:	6961      	ldr	r1, [r4, #20]
 8009358:	b111      	cbz	r1, 8009360 <_reclaim_reent+0x2c>
 800935a:	4620      	mov	r0, r4
 800935c:	f000 ff2e 	bl	800a1bc <_free_r>
 8009360:	69e1      	ldr	r1, [r4, #28]
 8009362:	b111      	cbz	r1, 800936a <_reclaim_reent+0x36>
 8009364:	4620      	mov	r0, r4
 8009366:	f000 ff29 	bl	800a1bc <_free_r>
 800936a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800936c:	b111      	cbz	r1, 8009374 <_reclaim_reent+0x40>
 800936e:	4620      	mov	r0, r4
 8009370:	f000 ff24 	bl	800a1bc <_free_r>
 8009374:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009376:	b111      	cbz	r1, 800937e <_reclaim_reent+0x4a>
 8009378:	4620      	mov	r0, r4
 800937a:	f000 ff1f 	bl	800a1bc <_free_r>
 800937e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009380:	b111      	cbz	r1, 8009388 <_reclaim_reent+0x54>
 8009382:	4620      	mov	r0, r4
 8009384:	f000 ff1a 	bl	800a1bc <_free_r>
 8009388:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800938a:	b111      	cbz	r1, 8009392 <_reclaim_reent+0x5e>
 800938c:	4620      	mov	r0, r4
 800938e:	f000 ff15 	bl	800a1bc <_free_r>
 8009392:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8009394:	b111      	cbz	r1, 800939c <_reclaim_reent+0x68>
 8009396:	4620      	mov	r0, r4
 8009398:	f000 ff10 	bl	800a1bc <_free_r>
 800939c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800939e:	b111      	cbz	r1, 80093a6 <_reclaim_reent+0x72>
 80093a0:	4620      	mov	r0, r4
 80093a2:	f000 ff0b 	bl	800a1bc <_free_r>
 80093a6:	6a23      	ldr	r3, [r4, #32]
 80093a8:	b1b3      	cbz	r3, 80093d8 <_reclaim_reent+0xa4>
 80093aa:	4620      	mov	r0, r4
 80093ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80093b0:	4718      	bx	r3
 80093b2:	5949      	ldr	r1, [r1, r5]
 80093b4:	b941      	cbnz	r1, 80093c8 <_reclaim_reent+0x94>
 80093b6:	3504      	adds	r5, #4
 80093b8:	69e3      	ldr	r3, [r4, #28]
 80093ba:	2d80      	cmp	r5, #128	; 0x80
 80093bc:	68d9      	ldr	r1, [r3, #12]
 80093be:	d1f8      	bne.n	80093b2 <_reclaim_reent+0x7e>
 80093c0:	4620      	mov	r0, r4
 80093c2:	f000 fefb 	bl	800a1bc <_free_r>
 80093c6:	e7c0      	b.n	800934a <_reclaim_reent+0x16>
 80093c8:	680e      	ldr	r6, [r1, #0]
 80093ca:	4620      	mov	r0, r4
 80093cc:	f000 fef6 	bl	800a1bc <_free_r>
 80093d0:	4631      	mov	r1, r6
 80093d2:	e7ef      	b.n	80093b4 <_reclaim_reent+0x80>
 80093d4:	2500      	movs	r5, #0
 80093d6:	e7ef      	b.n	80093b8 <_reclaim_reent+0x84>
 80093d8:	bd70      	pop	{r4, r5, r6, pc}
 80093da:	bf00      	nop
 80093dc:	20000068 	.word	0x20000068

080093e0 <_lseek_r>:
 80093e0:	b538      	push	{r3, r4, r5, lr}
 80093e2:	4d07      	ldr	r5, [pc, #28]	; (8009400 <_lseek_r+0x20>)
 80093e4:	4604      	mov	r4, r0
 80093e6:	4608      	mov	r0, r1
 80093e8:	4611      	mov	r1, r2
 80093ea:	2200      	movs	r2, #0
 80093ec:	602a      	str	r2, [r5, #0]
 80093ee:	461a      	mov	r2, r3
 80093f0:	f7f8 f862 	bl	80014b8 <_lseek>
 80093f4:	1c43      	adds	r3, r0, #1
 80093f6:	d102      	bne.n	80093fe <_lseek_r+0x1e>
 80093f8:	682b      	ldr	r3, [r5, #0]
 80093fa:	b103      	cbz	r3, 80093fe <_lseek_r+0x1e>
 80093fc:	6023      	str	r3, [r4, #0]
 80093fe:	bd38      	pop	{r3, r4, r5, pc}
 8009400:	20001e60 	.word	0x20001e60

08009404 <_read_r>:
 8009404:	b538      	push	{r3, r4, r5, lr}
 8009406:	4d07      	ldr	r5, [pc, #28]	; (8009424 <_read_r+0x20>)
 8009408:	4604      	mov	r4, r0
 800940a:	4608      	mov	r0, r1
 800940c:	4611      	mov	r1, r2
 800940e:	2200      	movs	r2, #0
 8009410:	602a      	str	r2, [r5, #0]
 8009412:	461a      	mov	r2, r3
 8009414:	f7f7 fff0 	bl	80013f8 <_read>
 8009418:	1c43      	adds	r3, r0, #1
 800941a:	d102      	bne.n	8009422 <_read_r+0x1e>
 800941c:	682b      	ldr	r3, [r5, #0]
 800941e:	b103      	cbz	r3, 8009422 <_read_r+0x1e>
 8009420:	6023      	str	r3, [r4, #0]
 8009422:	bd38      	pop	{r3, r4, r5, pc}
 8009424:	20001e60 	.word	0x20001e60

08009428 <_write_r>:
 8009428:	b538      	push	{r3, r4, r5, lr}
 800942a:	4d07      	ldr	r5, [pc, #28]	; (8009448 <_write_r+0x20>)
 800942c:	4604      	mov	r4, r0
 800942e:	4608      	mov	r0, r1
 8009430:	4611      	mov	r1, r2
 8009432:	2200      	movs	r2, #0
 8009434:	602a      	str	r2, [r5, #0]
 8009436:	461a      	mov	r2, r3
 8009438:	f7f7 fffb 	bl	8001432 <_write>
 800943c:	1c43      	adds	r3, r0, #1
 800943e:	d102      	bne.n	8009446 <_write_r+0x1e>
 8009440:	682b      	ldr	r3, [r5, #0]
 8009442:	b103      	cbz	r3, 8009446 <_write_r+0x1e>
 8009444:	6023      	str	r3, [r4, #0]
 8009446:	bd38      	pop	{r3, r4, r5, pc}
 8009448:	20001e60 	.word	0x20001e60

0800944c <__errno>:
 800944c:	4b01      	ldr	r3, [pc, #4]	; (8009454 <__errno+0x8>)
 800944e:	6818      	ldr	r0, [r3, #0]
 8009450:	4770      	bx	lr
 8009452:	bf00      	nop
 8009454:	20000068 	.word	0x20000068

08009458 <__libc_init_array>:
 8009458:	b570      	push	{r4, r5, r6, lr}
 800945a:	4d0d      	ldr	r5, [pc, #52]	; (8009490 <__libc_init_array+0x38>)
 800945c:	4c0d      	ldr	r4, [pc, #52]	; (8009494 <__libc_init_array+0x3c>)
 800945e:	1b64      	subs	r4, r4, r5
 8009460:	10a4      	asrs	r4, r4, #2
 8009462:	2600      	movs	r6, #0
 8009464:	42a6      	cmp	r6, r4
 8009466:	d109      	bne.n	800947c <__libc_init_array+0x24>
 8009468:	4d0b      	ldr	r5, [pc, #44]	; (8009498 <__libc_init_array+0x40>)
 800946a:	4c0c      	ldr	r4, [pc, #48]	; (800949c <__libc_init_array+0x44>)
 800946c:	f001 fef0 	bl	800b250 <_init>
 8009470:	1b64      	subs	r4, r4, r5
 8009472:	10a4      	asrs	r4, r4, #2
 8009474:	2600      	movs	r6, #0
 8009476:	42a6      	cmp	r6, r4
 8009478:	d105      	bne.n	8009486 <__libc_init_array+0x2e>
 800947a:	bd70      	pop	{r4, r5, r6, pc}
 800947c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009480:	4798      	blx	r3
 8009482:	3601      	adds	r6, #1
 8009484:	e7ee      	b.n	8009464 <__libc_init_array+0xc>
 8009486:	f855 3b04 	ldr.w	r3, [r5], #4
 800948a:	4798      	blx	r3
 800948c:	3601      	adds	r6, #1
 800948e:	e7f2      	b.n	8009476 <__libc_init_array+0x1e>
 8009490:	0800b73c 	.word	0x0800b73c
 8009494:	0800b73c 	.word	0x0800b73c
 8009498:	0800b73c 	.word	0x0800b73c
 800949c:	0800b740 	.word	0x0800b740

080094a0 <__retarget_lock_init_recursive>:
 80094a0:	4770      	bx	lr

080094a2 <__retarget_lock_acquire_recursive>:
 80094a2:	4770      	bx	lr

080094a4 <__retarget_lock_release_recursive>:
 80094a4:	4770      	bx	lr

080094a6 <memcpy>:
 80094a6:	440a      	add	r2, r1
 80094a8:	4291      	cmp	r1, r2
 80094aa:	f100 33ff 	add.w	r3, r0, #4294967295
 80094ae:	d100      	bne.n	80094b2 <memcpy+0xc>
 80094b0:	4770      	bx	lr
 80094b2:	b510      	push	{r4, lr}
 80094b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80094bc:	4291      	cmp	r1, r2
 80094be:	d1f9      	bne.n	80094b4 <memcpy+0xe>
 80094c0:	bd10      	pop	{r4, pc}

080094c2 <quorem>:
 80094c2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094c6:	6903      	ldr	r3, [r0, #16]
 80094c8:	690c      	ldr	r4, [r1, #16]
 80094ca:	42a3      	cmp	r3, r4
 80094cc:	4607      	mov	r7, r0
 80094ce:	db7e      	blt.n	80095ce <quorem+0x10c>
 80094d0:	3c01      	subs	r4, #1
 80094d2:	f101 0814 	add.w	r8, r1, #20
 80094d6:	f100 0514 	add.w	r5, r0, #20
 80094da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80094de:	9301      	str	r3, [sp, #4]
 80094e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80094e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80094e8:	3301      	adds	r3, #1
 80094ea:	429a      	cmp	r2, r3
 80094ec:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80094f0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80094f4:	fbb2 f6f3 	udiv	r6, r2, r3
 80094f8:	d331      	bcc.n	800955e <quorem+0x9c>
 80094fa:	f04f 0e00 	mov.w	lr, #0
 80094fe:	4640      	mov	r0, r8
 8009500:	46ac      	mov	ip, r5
 8009502:	46f2      	mov	sl, lr
 8009504:	f850 2b04 	ldr.w	r2, [r0], #4
 8009508:	b293      	uxth	r3, r2
 800950a:	fb06 e303 	mla	r3, r6, r3, lr
 800950e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009512:	0c1a      	lsrs	r2, r3, #16
 8009514:	b29b      	uxth	r3, r3
 8009516:	ebaa 0303 	sub.w	r3, sl, r3
 800951a:	f8dc a000 	ldr.w	sl, [ip]
 800951e:	fa13 f38a 	uxtah	r3, r3, sl
 8009522:	fb06 220e 	mla	r2, r6, lr, r2
 8009526:	9300      	str	r3, [sp, #0]
 8009528:	9b00      	ldr	r3, [sp, #0]
 800952a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800952e:	b292      	uxth	r2, r2
 8009530:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009534:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009538:	f8bd 3000 	ldrh.w	r3, [sp]
 800953c:	4581      	cmp	r9, r0
 800953e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009542:	f84c 3b04 	str.w	r3, [ip], #4
 8009546:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800954a:	d2db      	bcs.n	8009504 <quorem+0x42>
 800954c:	f855 300b 	ldr.w	r3, [r5, fp]
 8009550:	b92b      	cbnz	r3, 800955e <quorem+0x9c>
 8009552:	9b01      	ldr	r3, [sp, #4]
 8009554:	3b04      	subs	r3, #4
 8009556:	429d      	cmp	r5, r3
 8009558:	461a      	mov	r2, r3
 800955a:	d32c      	bcc.n	80095b6 <quorem+0xf4>
 800955c:	613c      	str	r4, [r7, #16]
 800955e:	4638      	mov	r0, r7
 8009560:	f001 f9a8 	bl	800a8b4 <__mcmp>
 8009564:	2800      	cmp	r0, #0
 8009566:	db22      	blt.n	80095ae <quorem+0xec>
 8009568:	3601      	adds	r6, #1
 800956a:	4629      	mov	r1, r5
 800956c:	2000      	movs	r0, #0
 800956e:	f858 2b04 	ldr.w	r2, [r8], #4
 8009572:	f8d1 c000 	ldr.w	ip, [r1]
 8009576:	b293      	uxth	r3, r2
 8009578:	1ac3      	subs	r3, r0, r3
 800957a:	0c12      	lsrs	r2, r2, #16
 800957c:	fa13 f38c 	uxtah	r3, r3, ip
 8009580:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009584:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009588:	b29b      	uxth	r3, r3
 800958a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800958e:	45c1      	cmp	r9, r8
 8009590:	f841 3b04 	str.w	r3, [r1], #4
 8009594:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009598:	d2e9      	bcs.n	800956e <quorem+0xac>
 800959a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800959e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80095a2:	b922      	cbnz	r2, 80095ae <quorem+0xec>
 80095a4:	3b04      	subs	r3, #4
 80095a6:	429d      	cmp	r5, r3
 80095a8:	461a      	mov	r2, r3
 80095aa:	d30a      	bcc.n	80095c2 <quorem+0x100>
 80095ac:	613c      	str	r4, [r7, #16]
 80095ae:	4630      	mov	r0, r6
 80095b0:	b003      	add	sp, #12
 80095b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095b6:	6812      	ldr	r2, [r2, #0]
 80095b8:	3b04      	subs	r3, #4
 80095ba:	2a00      	cmp	r2, #0
 80095bc:	d1ce      	bne.n	800955c <quorem+0x9a>
 80095be:	3c01      	subs	r4, #1
 80095c0:	e7c9      	b.n	8009556 <quorem+0x94>
 80095c2:	6812      	ldr	r2, [r2, #0]
 80095c4:	3b04      	subs	r3, #4
 80095c6:	2a00      	cmp	r2, #0
 80095c8:	d1f0      	bne.n	80095ac <quorem+0xea>
 80095ca:	3c01      	subs	r4, #1
 80095cc:	e7eb      	b.n	80095a6 <quorem+0xe4>
 80095ce:	2000      	movs	r0, #0
 80095d0:	e7ee      	b.n	80095b0 <quorem+0xee>
 80095d2:	0000      	movs	r0, r0
 80095d4:	0000      	movs	r0, r0
	...

080095d8 <_dtoa_r>:
 80095d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095dc:	ed2d 8b04 	vpush	{d8-d9}
 80095e0:	69c5      	ldr	r5, [r0, #28]
 80095e2:	b093      	sub	sp, #76	; 0x4c
 80095e4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80095e8:	ec57 6b10 	vmov	r6, r7, d0
 80095ec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80095f0:	9107      	str	r1, [sp, #28]
 80095f2:	4604      	mov	r4, r0
 80095f4:	920a      	str	r2, [sp, #40]	; 0x28
 80095f6:	930d      	str	r3, [sp, #52]	; 0x34
 80095f8:	b975      	cbnz	r5, 8009618 <_dtoa_r+0x40>
 80095fa:	2010      	movs	r0, #16
 80095fc:	f000 fe2a 	bl	800a254 <malloc>
 8009600:	4602      	mov	r2, r0
 8009602:	61e0      	str	r0, [r4, #28]
 8009604:	b920      	cbnz	r0, 8009610 <_dtoa_r+0x38>
 8009606:	4bae      	ldr	r3, [pc, #696]	; (80098c0 <_dtoa_r+0x2e8>)
 8009608:	21ef      	movs	r1, #239	; 0xef
 800960a:	48ae      	ldr	r0, [pc, #696]	; (80098c4 <_dtoa_r+0x2ec>)
 800960c:	f001 fcea 	bl	800afe4 <__assert_func>
 8009610:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009614:	6005      	str	r5, [r0, #0]
 8009616:	60c5      	str	r5, [r0, #12]
 8009618:	69e3      	ldr	r3, [r4, #28]
 800961a:	6819      	ldr	r1, [r3, #0]
 800961c:	b151      	cbz	r1, 8009634 <_dtoa_r+0x5c>
 800961e:	685a      	ldr	r2, [r3, #4]
 8009620:	604a      	str	r2, [r1, #4]
 8009622:	2301      	movs	r3, #1
 8009624:	4093      	lsls	r3, r2
 8009626:	608b      	str	r3, [r1, #8]
 8009628:	4620      	mov	r0, r4
 800962a:	f000 ff07 	bl	800a43c <_Bfree>
 800962e:	69e3      	ldr	r3, [r4, #28]
 8009630:	2200      	movs	r2, #0
 8009632:	601a      	str	r2, [r3, #0]
 8009634:	1e3b      	subs	r3, r7, #0
 8009636:	bfbb      	ittet	lt
 8009638:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800963c:	9303      	strlt	r3, [sp, #12]
 800963e:	2300      	movge	r3, #0
 8009640:	2201      	movlt	r2, #1
 8009642:	bfac      	ite	ge
 8009644:	f8c8 3000 	strge.w	r3, [r8]
 8009648:	f8c8 2000 	strlt.w	r2, [r8]
 800964c:	4b9e      	ldr	r3, [pc, #632]	; (80098c8 <_dtoa_r+0x2f0>)
 800964e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009652:	ea33 0308 	bics.w	r3, r3, r8
 8009656:	d11b      	bne.n	8009690 <_dtoa_r+0xb8>
 8009658:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800965a:	f242 730f 	movw	r3, #9999	; 0x270f
 800965e:	6013      	str	r3, [r2, #0]
 8009660:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8009664:	4333      	orrs	r3, r6
 8009666:	f000 8593 	beq.w	800a190 <_dtoa_r+0xbb8>
 800966a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800966c:	b963      	cbnz	r3, 8009688 <_dtoa_r+0xb0>
 800966e:	4b97      	ldr	r3, [pc, #604]	; (80098cc <_dtoa_r+0x2f4>)
 8009670:	e027      	b.n	80096c2 <_dtoa_r+0xea>
 8009672:	4b97      	ldr	r3, [pc, #604]	; (80098d0 <_dtoa_r+0x2f8>)
 8009674:	9300      	str	r3, [sp, #0]
 8009676:	3308      	adds	r3, #8
 8009678:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800967a:	6013      	str	r3, [r2, #0]
 800967c:	9800      	ldr	r0, [sp, #0]
 800967e:	b013      	add	sp, #76	; 0x4c
 8009680:	ecbd 8b04 	vpop	{d8-d9}
 8009684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009688:	4b90      	ldr	r3, [pc, #576]	; (80098cc <_dtoa_r+0x2f4>)
 800968a:	9300      	str	r3, [sp, #0]
 800968c:	3303      	adds	r3, #3
 800968e:	e7f3      	b.n	8009678 <_dtoa_r+0xa0>
 8009690:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009694:	2200      	movs	r2, #0
 8009696:	ec51 0b17 	vmov	r0, r1, d7
 800969a:	eeb0 8a47 	vmov.f32	s16, s14
 800969e:	eef0 8a67 	vmov.f32	s17, s15
 80096a2:	2300      	movs	r3, #0
 80096a4:	f7f7 fa20 	bl	8000ae8 <__aeabi_dcmpeq>
 80096a8:	4681      	mov	r9, r0
 80096aa:	b160      	cbz	r0, 80096c6 <_dtoa_r+0xee>
 80096ac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80096ae:	2301      	movs	r3, #1
 80096b0:	6013      	str	r3, [r2, #0]
 80096b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	f000 8568 	beq.w	800a18a <_dtoa_r+0xbb2>
 80096ba:	4b86      	ldr	r3, [pc, #536]	; (80098d4 <_dtoa_r+0x2fc>)
 80096bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80096be:	6013      	str	r3, [r2, #0]
 80096c0:	3b01      	subs	r3, #1
 80096c2:	9300      	str	r3, [sp, #0]
 80096c4:	e7da      	b.n	800967c <_dtoa_r+0xa4>
 80096c6:	aa10      	add	r2, sp, #64	; 0x40
 80096c8:	a911      	add	r1, sp, #68	; 0x44
 80096ca:	4620      	mov	r0, r4
 80096cc:	eeb0 0a48 	vmov.f32	s0, s16
 80096d0:	eef0 0a68 	vmov.f32	s1, s17
 80096d4:	f001 f994 	bl	800aa00 <__d2b>
 80096d8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80096dc:	4682      	mov	sl, r0
 80096de:	2d00      	cmp	r5, #0
 80096e0:	d07f      	beq.n	80097e2 <_dtoa_r+0x20a>
 80096e2:	ee18 3a90 	vmov	r3, s17
 80096e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80096ea:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80096ee:	ec51 0b18 	vmov	r0, r1, d8
 80096f2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80096f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80096fa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80096fe:	4619      	mov	r1, r3
 8009700:	2200      	movs	r2, #0
 8009702:	4b75      	ldr	r3, [pc, #468]	; (80098d8 <_dtoa_r+0x300>)
 8009704:	f7f6 fdd0 	bl	80002a8 <__aeabi_dsub>
 8009708:	a367      	add	r3, pc, #412	; (adr r3, 80098a8 <_dtoa_r+0x2d0>)
 800970a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800970e:	f7f6 ff83 	bl	8000618 <__aeabi_dmul>
 8009712:	a367      	add	r3, pc, #412	; (adr r3, 80098b0 <_dtoa_r+0x2d8>)
 8009714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009718:	f7f6 fdc8 	bl	80002ac <__adddf3>
 800971c:	4606      	mov	r6, r0
 800971e:	4628      	mov	r0, r5
 8009720:	460f      	mov	r7, r1
 8009722:	f7f6 ff0f 	bl	8000544 <__aeabi_i2d>
 8009726:	a364      	add	r3, pc, #400	; (adr r3, 80098b8 <_dtoa_r+0x2e0>)
 8009728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800972c:	f7f6 ff74 	bl	8000618 <__aeabi_dmul>
 8009730:	4602      	mov	r2, r0
 8009732:	460b      	mov	r3, r1
 8009734:	4630      	mov	r0, r6
 8009736:	4639      	mov	r1, r7
 8009738:	f7f6 fdb8 	bl	80002ac <__adddf3>
 800973c:	4606      	mov	r6, r0
 800973e:	460f      	mov	r7, r1
 8009740:	f7f7 fa1a 	bl	8000b78 <__aeabi_d2iz>
 8009744:	2200      	movs	r2, #0
 8009746:	4683      	mov	fp, r0
 8009748:	2300      	movs	r3, #0
 800974a:	4630      	mov	r0, r6
 800974c:	4639      	mov	r1, r7
 800974e:	f7f7 f9d5 	bl	8000afc <__aeabi_dcmplt>
 8009752:	b148      	cbz	r0, 8009768 <_dtoa_r+0x190>
 8009754:	4658      	mov	r0, fp
 8009756:	f7f6 fef5 	bl	8000544 <__aeabi_i2d>
 800975a:	4632      	mov	r2, r6
 800975c:	463b      	mov	r3, r7
 800975e:	f7f7 f9c3 	bl	8000ae8 <__aeabi_dcmpeq>
 8009762:	b908      	cbnz	r0, 8009768 <_dtoa_r+0x190>
 8009764:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009768:	f1bb 0f16 	cmp.w	fp, #22
 800976c:	d857      	bhi.n	800981e <_dtoa_r+0x246>
 800976e:	4b5b      	ldr	r3, [pc, #364]	; (80098dc <_dtoa_r+0x304>)
 8009770:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009778:	ec51 0b18 	vmov	r0, r1, d8
 800977c:	f7f7 f9be 	bl	8000afc <__aeabi_dcmplt>
 8009780:	2800      	cmp	r0, #0
 8009782:	d04e      	beq.n	8009822 <_dtoa_r+0x24a>
 8009784:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009788:	2300      	movs	r3, #0
 800978a:	930c      	str	r3, [sp, #48]	; 0x30
 800978c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800978e:	1b5b      	subs	r3, r3, r5
 8009790:	1e5a      	subs	r2, r3, #1
 8009792:	bf45      	ittet	mi
 8009794:	f1c3 0301 	rsbmi	r3, r3, #1
 8009798:	9305      	strmi	r3, [sp, #20]
 800979a:	2300      	movpl	r3, #0
 800979c:	2300      	movmi	r3, #0
 800979e:	9206      	str	r2, [sp, #24]
 80097a0:	bf54      	ite	pl
 80097a2:	9305      	strpl	r3, [sp, #20]
 80097a4:	9306      	strmi	r3, [sp, #24]
 80097a6:	f1bb 0f00 	cmp.w	fp, #0
 80097aa:	db3c      	blt.n	8009826 <_dtoa_r+0x24e>
 80097ac:	9b06      	ldr	r3, [sp, #24]
 80097ae:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80097b2:	445b      	add	r3, fp
 80097b4:	9306      	str	r3, [sp, #24]
 80097b6:	2300      	movs	r3, #0
 80097b8:	9308      	str	r3, [sp, #32]
 80097ba:	9b07      	ldr	r3, [sp, #28]
 80097bc:	2b09      	cmp	r3, #9
 80097be:	d868      	bhi.n	8009892 <_dtoa_r+0x2ba>
 80097c0:	2b05      	cmp	r3, #5
 80097c2:	bfc4      	itt	gt
 80097c4:	3b04      	subgt	r3, #4
 80097c6:	9307      	strgt	r3, [sp, #28]
 80097c8:	9b07      	ldr	r3, [sp, #28]
 80097ca:	f1a3 0302 	sub.w	r3, r3, #2
 80097ce:	bfcc      	ite	gt
 80097d0:	2500      	movgt	r5, #0
 80097d2:	2501      	movle	r5, #1
 80097d4:	2b03      	cmp	r3, #3
 80097d6:	f200 8085 	bhi.w	80098e4 <_dtoa_r+0x30c>
 80097da:	e8df f003 	tbb	[pc, r3]
 80097de:	3b2e      	.short	0x3b2e
 80097e0:	5839      	.short	0x5839
 80097e2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80097e6:	441d      	add	r5, r3
 80097e8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80097ec:	2b20      	cmp	r3, #32
 80097ee:	bfc1      	itttt	gt
 80097f0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80097f4:	fa08 f803 	lslgt.w	r8, r8, r3
 80097f8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80097fc:	fa26 f303 	lsrgt.w	r3, r6, r3
 8009800:	bfd6      	itet	le
 8009802:	f1c3 0320 	rsble	r3, r3, #32
 8009806:	ea48 0003 	orrgt.w	r0, r8, r3
 800980a:	fa06 f003 	lslle.w	r0, r6, r3
 800980e:	f7f6 fe89 	bl	8000524 <__aeabi_ui2d>
 8009812:	2201      	movs	r2, #1
 8009814:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8009818:	3d01      	subs	r5, #1
 800981a:	920e      	str	r2, [sp, #56]	; 0x38
 800981c:	e76f      	b.n	80096fe <_dtoa_r+0x126>
 800981e:	2301      	movs	r3, #1
 8009820:	e7b3      	b.n	800978a <_dtoa_r+0x1b2>
 8009822:	900c      	str	r0, [sp, #48]	; 0x30
 8009824:	e7b2      	b.n	800978c <_dtoa_r+0x1b4>
 8009826:	9b05      	ldr	r3, [sp, #20]
 8009828:	eba3 030b 	sub.w	r3, r3, fp
 800982c:	9305      	str	r3, [sp, #20]
 800982e:	f1cb 0300 	rsb	r3, fp, #0
 8009832:	9308      	str	r3, [sp, #32]
 8009834:	2300      	movs	r3, #0
 8009836:	930b      	str	r3, [sp, #44]	; 0x2c
 8009838:	e7bf      	b.n	80097ba <_dtoa_r+0x1e2>
 800983a:	2300      	movs	r3, #0
 800983c:	9309      	str	r3, [sp, #36]	; 0x24
 800983e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009840:	2b00      	cmp	r3, #0
 8009842:	dc52      	bgt.n	80098ea <_dtoa_r+0x312>
 8009844:	2301      	movs	r3, #1
 8009846:	9301      	str	r3, [sp, #4]
 8009848:	9304      	str	r3, [sp, #16]
 800984a:	461a      	mov	r2, r3
 800984c:	920a      	str	r2, [sp, #40]	; 0x28
 800984e:	e00b      	b.n	8009868 <_dtoa_r+0x290>
 8009850:	2301      	movs	r3, #1
 8009852:	e7f3      	b.n	800983c <_dtoa_r+0x264>
 8009854:	2300      	movs	r3, #0
 8009856:	9309      	str	r3, [sp, #36]	; 0x24
 8009858:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800985a:	445b      	add	r3, fp
 800985c:	9301      	str	r3, [sp, #4]
 800985e:	3301      	adds	r3, #1
 8009860:	2b01      	cmp	r3, #1
 8009862:	9304      	str	r3, [sp, #16]
 8009864:	bfb8      	it	lt
 8009866:	2301      	movlt	r3, #1
 8009868:	69e0      	ldr	r0, [r4, #28]
 800986a:	2100      	movs	r1, #0
 800986c:	2204      	movs	r2, #4
 800986e:	f102 0614 	add.w	r6, r2, #20
 8009872:	429e      	cmp	r6, r3
 8009874:	d93d      	bls.n	80098f2 <_dtoa_r+0x31a>
 8009876:	6041      	str	r1, [r0, #4]
 8009878:	4620      	mov	r0, r4
 800987a:	f000 fd9f 	bl	800a3bc <_Balloc>
 800987e:	9000      	str	r0, [sp, #0]
 8009880:	2800      	cmp	r0, #0
 8009882:	d139      	bne.n	80098f8 <_dtoa_r+0x320>
 8009884:	4b16      	ldr	r3, [pc, #88]	; (80098e0 <_dtoa_r+0x308>)
 8009886:	4602      	mov	r2, r0
 8009888:	f240 11af 	movw	r1, #431	; 0x1af
 800988c:	e6bd      	b.n	800960a <_dtoa_r+0x32>
 800988e:	2301      	movs	r3, #1
 8009890:	e7e1      	b.n	8009856 <_dtoa_r+0x27e>
 8009892:	2501      	movs	r5, #1
 8009894:	2300      	movs	r3, #0
 8009896:	9307      	str	r3, [sp, #28]
 8009898:	9509      	str	r5, [sp, #36]	; 0x24
 800989a:	f04f 33ff 	mov.w	r3, #4294967295
 800989e:	9301      	str	r3, [sp, #4]
 80098a0:	9304      	str	r3, [sp, #16]
 80098a2:	2200      	movs	r2, #0
 80098a4:	2312      	movs	r3, #18
 80098a6:	e7d1      	b.n	800984c <_dtoa_r+0x274>
 80098a8:	636f4361 	.word	0x636f4361
 80098ac:	3fd287a7 	.word	0x3fd287a7
 80098b0:	8b60c8b3 	.word	0x8b60c8b3
 80098b4:	3fc68a28 	.word	0x3fc68a28
 80098b8:	509f79fb 	.word	0x509f79fb
 80098bc:	3fd34413 	.word	0x3fd34413
 80098c0:	0800b401 	.word	0x0800b401
 80098c4:	0800b418 	.word	0x0800b418
 80098c8:	7ff00000 	.word	0x7ff00000
 80098cc:	0800b3fd 	.word	0x0800b3fd
 80098d0:	0800b3f4 	.word	0x0800b3f4
 80098d4:	0800b3d1 	.word	0x0800b3d1
 80098d8:	3ff80000 	.word	0x3ff80000
 80098dc:	0800b508 	.word	0x0800b508
 80098e0:	0800b470 	.word	0x0800b470
 80098e4:	2301      	movs	r3, #1
 80098e6:	9309      	str	r3, [sp, #36]	; 0x24
 80098e8:	e7d7      	b.n	800989a <_dtoa_r+0x2c2>
 80098ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098ec:	9301      	str	r3, [sp, #4]
 80098ee:	9304      	str	r3, [sp, #16]
 80098f0:	e7ba      	b.n	8009868 <_dtoa_r+0x290>
 80098f2:	3101      	adds	r1, #1
 80098f4:	0052      	lsls	r2, r2, #1
 80098f6:	e7ba      	b.n	800986e <_dtoa_r+0x296>
 80098f8:	69e3      	ldr	r3, [r4, #28]
 80098fa:	9a00      	ldr	r2, [sp, #0]
 80098fc:	601a      	str	r2, [r3, #0]
 80098fe:	9b04      	ldr	r3, [sp, #16]
 8009900:	2b0e      	cmp	r3, #14
 8009902:	f200 80a8 	bhi.w	8009a56 <_dtoa_r+0x47e>
 8009906:	2d00      	cmp	r5, #0
 8009908:	f000 80a5 	beq.w	8009a56 <_dtoa_r+0x47e>
 800990c:	f1bb 0f00 	cmp.w	fp, #0
 8009910:	dd38      	ble.n	8009984 <_dtoa_r+0x3ac>
 8009912:	4bc0      	ldr	r3, [pc, #768]	; (8009c14 <_dtoa_r+0x63c>)
 8009914:	f00b 020f 	and.w	r2, fp, #15
 8009918:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800991c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009920:	e9d3 6700 	ldrd	r6, r7, [r3]
 8009924:	ea4f 182b 	mov.w	r8, fp, asr #4
 8009928:	d019      	beq.n	800995e <_dtoa_r+0x386>
 800992a:	4bbb      	ldr	r3, [pc, #748]	; (8009c18 <_dtoa_r+0x640>)
 800992c:	ec51 0b18 	vmov	r0, r1, d8
 8009930:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009934:	f7f6 ff9a 	bl	800086c <__aeabi_ddiv>
 8009938:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800993c:	f008 080f 	and.w	r8, r8, #15
 8009940:	2503      	movs	r5, #3
 8009942:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009c18 <_dtoa_r+0x640>
 8009946:	f1b8 0f00 	cmp.w	r8, #0
 800994a:	d10a      	bne.n	8009962 <_dtoa_r+0x38a>
 800994c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009950:	4632      	mov	r2, r6
 8009952:	463b      	mov	r3, r7
 8009954:	f7f6 ff8a 	bl	800086c <__aeabi_ddiv>
 8009958:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800995c:	e02b      	b.n	80099b6 <_dtoa_r+0x3de>
 800995e:	2502      	movs	r5, #2
 8009960:	e7ef      	b.n	8009942 <_dtoa_r+0x36a>
 8009962:	f018 0f01 	tst.w	r8, #1
 8009966:	d008      	beq.n	800997a <_dtoa_r+0x3a2>
 8009968:	4630      	mov	r0, r6
 800996a:	4639      	mov	r1, r7
 800996c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009970:	f7f6 fe52 	bl	8000618 <__aeabi_dmul>
 8009974:	3501      	adds	r5, #1
 8009976:	4606      	mov	r6, r0
 8009978:	460f      	mov	r7, r1
 800997a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800997e:	f109 0908 	add.w	r9, r9, #8
 8009982:	e7e0      	b.n	8009946 <_dtoa_r+0x36e>
 8009984:	f000 809f 	beq.w	8009ac6 <_dtoa_r+0x4ee>
 8009988:	f1cb 0600 	rsb	r6, fp, #0
 800998c:	4ba1      	ldr	r3, [pc, #644]	; (8009c14 <_dtoa_r+0x63c>)
 800998e:	4fa2      	ldr	r7, [pc, #648]	; (8009c18 <_dtoa_r+0x640>)
 8009990:	f006 020f 	and.w	r2, r6, #15
 8009994:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800999c:	ec51 0b18 	vmov	r0, r1, d8
 80099a0:	f7f6 fe3a 	bl	8000618 <__aeabi_dmul>
 80099a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80099a8:	1136      	asrs	r6, r6, #4
 80099aa:	2300      	movs	r3, #0
 80099ac:	2502      	movs	r5, #2
 80099ae:	2e00      	cmp	r6, #0
 80099b0:	d17e      	bne.n	8009ab0 <_dtoa_r+0x4d8>
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d1d0      	bne.n	8009958 <_dtoa_r+0x380>
 80099b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80099b8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	f000 8084 	beq.w	8009aca <_dtoa_r+0x4f2>
 80099c2:	4b96      	ldr	r3, [pc, #600]	; (8009c1c <_dtoa_r+0x644>)
 80099c4:	2200      	movs	r2, #0
 80099c6:	4640      	mov	r0, r8
 80099c8:	4649      	mov	r1, r9
 80099ca:	f7f7 f897 	bl	8000afc <__aeabi_dcmplt>
 80099ce:	2800      	cmp	r0, #0
 80099d0:	d07b      	beq.n	8009aca <_dtoa_r+0x4f2>
 80099d2:	9b04      	ldr	r3, [sp, #16]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d078      	beq.n	8009aca <_dtoa_r+0x4f2>
 80099d8:	9b01      	ldr	r3, [sp, #4]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	dd39      	ble.n	8009a52 <_dtoa_r+0x47a>
 80099de:	4b90      	ldr	r3, [pc, #576]	; (8009c20 <_dtoa_r+0x648>)
 80099e0:	2200      	movs	r2, #0
 80099e2:	4640      	mov	r0, r8
 80099e4:	4649      	mov	r1, r9
 80099e6:	f7f6 fe17 	bl	8000618 <__aeabi_dmul>
 80099ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80099ee:	9e01      	ldr	r6, [sp, #4]
 80099f0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80099f4:	3501      	adds	r5, #1
 80099f6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80099fa:	4628      	mov	r0, r5
 80099fc:	f7f6 fda2 	bl	8000544 <__aeabi_i2d>
 8009a00:	4642      	mov	r2, r8
 8009a02:	464b      	mov	r3, r9
 8009a04:	f7f6 fe08 	bl	8000618 <__aeabi_dmul>
 8009a08:	4b86      	ldr	r3, [pc, #536]	; (8009c24 <_dtoa_r+0x64c>)
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	f7f6 fc4e 	bl	80002ac <__adddf3>
 8009a10:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009a14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a18:	9303      	str	r3, [sp, #12]
 8009a1a:	2e00      	cmp	r6, #0
 8009a1c:	d158      	bne.n	8009ad0 <_dtoa_r+0x4f8>
 8009a1e:	4b82      	ldr	r3, [pc, #520]	; (8009c28 <_dtoa_r+0x650>)
 8009a20:	2200      	movs	r2, #0
 8009a22:	4640      	mov	r0, r8
 8009a24:	4649      	mov	r1, r9
 8009a26:	f7f6 fc3f 	bl	80002a8 <__aeabi_dsub>
 8009a2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009a2e:	4680      	mov	r8, r0
 8009a30:	4689      	mov	r9, r1
 8009a32:	f7f7 f881 	bl	8000b38 <__aeabi_dcmpgt>
 8009a36:	2800      	cmp	r0, #0
 8009a38:	f040 8296 	bne.w	8009f68 <_dtoa_r+0x990>
 8009a3c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009a40:	4640      	mov	r0, r8
 8009a42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009a46:	4649      	mov	r1, r9
 8009a48:	f7f7 f858 	bl	8000afc <__aeabi_dcmplt>
 8009a4c:	2800      	cmp	r0, #0
 8009a4e:	f040 8289 	bne.w	8009f64 <_dtoa_r+0x98c>
 8009a52:	ed8d 8b02 	vstr	d8, [sp, #8]
 8009a56:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	f2c0 814e 	blt.w	8009cfa <_dtoa_r+0x722>
 8009a5e:	f1bb 0f0e 	cmp.w	fp, #14
 8009a62:	f300 814a 	bgt.w	8009cfa <_dtoa_r+0x722>
 8009a66:	4b6b      	ldr	r3, [pc, #428]	; (8009c14 <_dtoa_r+0x63c>)
 8009a68:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009a6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009a70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	f280 80dc 	bge.w	8009c30 <_dtoa_r+0x658>
 8009a78:	9b04      	ldr	r3, [sp, #16]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	f300 80d8 	bgt.w	8009c30 <_dtoa_r+0x658>
 8009a80:	f040 826f 	bne.w	8009f62 <_dtoa_r+0x98a>
 8009a84:	4b68      	ldr	r3, [pc, #416]	; (8009c28 <_dtoa_r+0x650>)
 8009a86:	2200      	movs	r2, #0
 8009a88:	4640      	mov	r0, r8
 8009a8a:	4649      	mov	r1, r9
 8009a8c:	f7f6 fdc4 	bl	8000618 <__aeabi_dmul>
 8009a90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009a94:	f7f7 f846 	bl	8000b24 <__aeabi_dcmpge>
 8009a98:	9e04      	ldr	r6, [sp, #16]
 8009a9a:	4637      	mov	r7, r6
 8009a9c:	2800      	cmp	r0, #0
 8009a9e:	f040 8245 	bne.w	8009f2c <_dtoa_r+0x954>
 8009aa2:	9d00      	ldr	r5, [sp, #0]
 8009aa4:	2331      	movs	r3, #49	; 0x31
 8009aa6:	f805 3b01 	strb.w	r3, [r5], #1
 8009aaa:	f10b 0b01 	add.w	fp, fp, #1
 8009aae:	e241      	b.n	8009f34 <_dtoa_r+0x95c>
 8009ab0:	07f2      	lsls	r2, r6, #31
 8009ab2:	d505      	bpl.n	8009ac0 <_dtoa_r+0x4e8>
 8009ab4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009ab8:	f7f6 fdae 	bl	8000618 <__aeabi_dmul>
 8009abc:	3501      	adds	r5, #1
 8009abe:	2301      	movs	r3, #1
 8009ac0:	1076      	asrs	r6, r6, #1
 8009ac2:	3708      	adds	r7, #8
 8009ac4:	e773      	b.n	80099ae <_dtoa_r+0x3d6>
 8009ac6:	2502      	movs	r5, #2
 8009ac8:	e775      	b.n	80099b6 <_dtoa_r+0x3de>
 8009aca:	9e04      	ldr	r6, [sp, #16]
 8009acc:	465f      	mov	r7, fp
 8009ace:	e792      	b.n	80099f6 <_dtoa_r+0x41e>
 8009ad0:	9900      	ldr	r1, [sp, #0]
 8009ad2:	4b50      	ldr	r3, [pc, #320]	; (8009c14 <_dtoa_r+0x63c>)
 8009ad4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009ad8:	4431      	add	r1, r6
 8009ada:	9102      	str	r1, [sp, #8]
 8009adc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009ade:	eeb0 9a47 	vmov.f32	s18, s14
 8009ae2:	eef0 9a67 	vmov.f32	s19, s15
 8009ae6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009aea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009aee:	2900      	cmp	r1, #0
 8009af0:	d044      	beq.n	8009b7c <_dtoa_r+0x5a4>
 8009af2:	494e      	ldr	r1, [pc, #312]	; (8009c2c <_dtoa_r+0x654>)
 8009af4:	2000      	movs	r0, #0
 8009af6:	f7f6 feb9 	bl	800086c <__aeabi_ddiv>
 8009afa:	ec53 2b19 	vmov	r2, r3, d9
 8009afe:	f7f6 fbd3 	bl	80002a8 <__aeabi_dsub>
 8009b02:	9d00      	ldr	r5, [sp, #0]
 8009b04:	ec41 0b19 	vmov	d9, r0, r1
 8009b08:	4649      	mov	r1, r9
 8009b0a:	4640      	mov	r0, r8
 8009b0c:	f7f7 f834 	bl	8000b78 <__aeabi_d2iz>
 8009b10:	4606      	mov	r6, r0
 8009b12:	f7f6 fd17 	bl	8000544 <__aeabi_i2d>
 8009b16:	4602      	mov	r2, r0
 8009b18:	460b      	mov	r3, r1
 8009b1a:	4640      	mov	r0, r8
 8009b1c:	4649      	mov	r1, r9
 8009b1e:	f7f6 fbc3 	bl	80002a8 <__aeabi_dsub>
 8009b22:	3630      	adds	r6, #48	; 0x30
 8009b24:	f805 6b01 	strb.w	r6, [r5], #1
 8009b28:	ec53 2b19 	vmov	r2, r3, d9
 8009b2c:	4680      	mov	r8, r0
 8009b2e:	4689      	mov	r9, r1
 8009b30:	f7f6 ffe4 	bl	8000afc <__aeabi_dcmplt>
 8009b34:	2800      	cmp	r0, #0
 8009b36:	d164      	bne.n	8009c02 <_dtoa_r+0x62a>
 8009b38:	4642      	mov	r2, r8
 8009b3a:	464b      	mov	r3, r9
 8009b3c:	4937      	ldr	r1, [pc, #220]	; (8009c1c <_dtoa_r+0x644>)
 8009b3e:	2000      	movs	r0, #0
 8009b40:	f7f6 fbb2 	bl	80002a8 <__aeabi_dsub>
 8009b44:	ec53 2b19 	vmov	r2, r3, d9
 8009b48:	f7f6 ffd8 	bl	8000afc <__aeabi_dcmplt>
 8009b4c:	2800      	cmp	r0, #0
 8009b4e:	f040 80b6 	bne.w	8009cbe <_dtoa_r+0x6e6>
 8009b52:	9b02      	ldr	r3, [sp, #8]
 8009b54:	429d      	cmp	r5, r3
 8009b56:	f43f af7c 	beq.w	8009a52 <_dtoa_r+0x47a>
 8009b5a:	4b31      	ldr	r3, [pc, #196]	; (8009c20 <_dtoa_r+0x648>)
 8009b5c:	ec51 0b19 	vmov	r0, r1, d9
 8009b60:	2200      	movs	r2, #0
 8009b62:	f7f6 fd59 	bl	8000618 <__aeabi_dmul>
 8009b66:	4b2e      	ldr	r3, [pc, #184]	; (8009c20 <_dtoa_r+0x648>)
 8009b68:	ec41 0b19 	vmov	d9, r0, r1
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	4640      	mov	r0, r8
 8009b70:	4649      	mov	r1, r9
 8009b72:	f7f6 fd51 	bl	8000618 <__aeabi_dmul>
 8009b76:	4680      	mov	r8, r0
 8009b78:	4689      	mov	r9, r1
 8009b7a:	e7c5      	b.n	8009b08 <_dtoa_r+0x530>
 8009b7c:	ec51 0b17 	vmov	r0, r1, d7
 8009b80:	f7f6 fd4a 	bl	8000618 <__aeabi_dmul>
 8009b84:	9b02      	ldr	r3, [sp, #8]
 8009b86:	9d00      	ldr	r5, [sp, #0]
 8009b88:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b8a:	ec41 0b19 	vmov	d9, r0, r1
 8009b8e:	4649      	mov	r1, r9
 8009b90:	4640      	mov	r0, r8
 8009b92:	f7f6 fff1 	bl	8000b78 <__aeabi_d2iz>
 8009b96:	4606      	mov	r6, r0
 8009b98:	f7f6 fcd4 	bl	8000544 <__aeabi_i2d>
 8009b9c:	3630      	adds	r6, #48	; 0x30
 8009b9e:	4602      	mov	r2, r0
 8009ba0:	460b      	mov	r3, r1
 8009ba2:	4640      	mov	r0, r8
 8009ba4:	4649      	mov	r1, r9
 8009ba6:	f7f6 fb7f 	bl	80002a8 <__aeabi_dsub>
 8009baa:	f805 6b01 	strb.w	r6, [r5], #1
 8009bae:	9b02      	ldr	r3, [sp, #8]
 8009bb0:	429d      	cmp	r5, r3
 8009bb2:	4680      	mov	r8, r0
 8009bb4:	4689      	mov	r9, r1
 8009bb6:	f04f 0200 	mov.w	r2, #0
 8009bba:	d124      	bne.n	8009c06 <_dtoa_r+0x62e>
 8009bbc:	4b1b      	ldr	r3, [pc, #108]	; (8009c2c <_dtoa_r+0x654>)
 8009bbe:	ec51 0b19 	vmov	r0, r1, d9
 8009bc2:	f7f6 fb73 	bl	80002ac <__adddf3>
 8009bc6:	4602      	mov	r2, r0
 8009bc8:	460b      	mov	r3, r1
 8009bca:	4640      	mov	r0, r8
 8009bcc:	4649      	mov	r1, r9
 8009bce:	f7f6 ffb3 	bl	8000b38 <__aeabi_dcmpgt>
 8009bd2:	2800      	cmp	r0, #0
 8009bd4:	d173      	bne.n	8009cbe <_dtoa_r+0x6e6>
 8009bd6:	ec53 2b19 	vmov	r2, r3, d9
 8009bda:	4914      	ldr	r1, [pc, #80]	; (8009c2c <_dtoa_r+0x654>)
 8009bdc:	2000      	movs	r0, #0
 8009bde:	f7f6 fb63 	bl	80002a8 <__aeabi_dsub>
 8009be2:	4602      	mov	r2, r0
 8009be4:	460b      	mov	r3, r1
 8009be6:	4640      	mov	r0, r8
 8009be8:	4649      	mov	r1, r9
 8009bea:	f7f6 ff87 	bl	8000afc <__aeabi_dcmplt>
 8009bee:	2800      	cmp	r0, #0
 8009bf0:	f43f af2f 	beq.w	8009a52 <_dtoa_r+0x47a>
 8009bf4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009bf6:	1e6b      	subs	r3, r5, #1
 8009bf8:	930f      	str	r3, [sp, #60]	; 0x3c
 8009bfa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009bfe:	2b30      	cmp	r3, #48	; 0x30
 8009c00:	d0f8      	beq.n	8009bf4 <_dtoa_r+0x61c>
 8009c02:	46bb      	mov	fp, r7
 8009c04:	e04a      	b.n	8009c9c <_dtoa_r+0x6c4>
 8009c06:	4b06      	ldr	r3, [pc, #24]	; (8009c20 <_dtoa_r+0x648>)
 8009c08:	f7f6 fd06 	bl	8000618 <__aeabi_dmul>
 8009c0c:	4680      	mov	r8, r0
 8009c0e:	4689      	mov	r9, r1
 8009c10:	e7bd      	b.n	8009b8e <_dtoa_r+0x5b6>
 8009c12:	bf00      	nop
 8009c14:	0800b508 	.word	0x0800b508
 8009c18:	0800b4e0 	.word	0x0800b4e0
 8009c1c:	3ff00000 	.word	0x3ff00000
 8009c20:	40240000 	.word	0x40240000
 8009c24:	401c0000 	.word	0x401c0000
 8009c28:	40140000 	.word	0x40140000
 8009c2c:	3fe00000 	.word	0x3fe00000
 8009c30:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009c34:	9d00      	ldr	r5, [sp, #0]
 8009c36:	4642      	mov	r2, r8
 8009c38:	464b      	mov	r3, r9
 8009c3a:	4630      	mov	r0, r6
 8009c3c:	4639      	mov	r1, r7
 8009c3e:	f7f6 fe15 	bl	800086c <__aeabi_ddiv>
 8009c42:	f7f6 ff99 	bl	8000b78 <__aeabi_d2iz>
 8009c46:	9001      	str	r0, [sp, #4]
 8009c48:	f7f6 fc7c 	bl	8000544 <__aeabi_i2d>
 8009c4c:	4642      	mov	r2, r8
 8009c4e:	464b      	mov	r3, r9
 8009c50:	f7f6 fce2 	bl	8000618 <__aeabi_dmul>
 8009c54:	4602      	mov	r2, r0
 8009c56:	460b      	mov	r3, r1
 8009c58:	4630      	mov	r0, r6
 8009c5a:	4639      	mov	r1, r7
 8009c5c:	f7f6 fb24 	bl	80002a8 <__aeabi_dsub>
 8009c60:	9e01      	ldr	r6, [sp, #4]
 8009c62:	9f04      	ldr	r7, [sp, #16]
 8009c64:	3630      	adds	r6, #48	; 0x30
 8009c66:	f805 6b01 	strb.w	r6, [r5], #1
 8009c6a:	9e00      	ldr	r6, [sp, #0]
 8009c6c:	1bae      	subs	r6, r5, r6
 8009c6e:	42b7      	cmp	r7, r6
 8009c70:	4602      	mov	r2, r0
 8009c72:	460b      	mov	r3, r1
 8009c74:	d134      	bne.n	8009ce0 <_dtoa_r+0x708>
 8009c76:	f7f6 fb19 	bl	80002ac <__adddf3>
 8009c7a:	4642      	mov	r2, r8
 8009c7c:	464b      	mov	r3, r9
 8009c7e:	4606      	mov	r6, r0
 8009c80:	460f      	mov	r7, r1
 8009c82:	f7f6 ff59 	bl	8000b38 <__aeabi_dcmpgt>
 8009c86:	b9c8      	cbnz	r0, 8009cbc <_dtoa_r+0x6e4>
 8009c88:	4642      	mov	r2, r8
 8009c8a:	464b      	mov	r3, r9
 8009c8c:	4630      	mov	r0, r6
 8009c8e:	4639      	mov	r1, r7
 8009c90:	f7f6 ff2a 	bl	8000ae8 <__aeabi_dcmpeq>
 8009c94:	b110      	cbz	r0, 8009c9c <_dtoa_r+0x6c4>
 8009c96:	9b01      	ldr	r3, [sp, #4]
 8009c98:	07db      	lsls	r3, r3, #31
 8009c9a:	d40f      	bmi.n	8009cbc <_dtoa_r+0x6e4>
 8009c9c:	4651      	mov	r1, sl
 8009c9e:	4620      	mov	r0, r4
 8009ca0:	f000 fbcc 	bl	800a43c <_Bfree>
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009ca8:	702b      	strb	r3, [r5, #0]
 8009caa:	f10b 0301 	add.w	r3, fp, #1
 8009cae:	6013      	str	r3, [r2, #0]
 8009cb0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	f43f ace2 	beq.w	800967c <_dtoa_r+0xa4>
 8009cb8:	601d      	str	r5, [r3, #0]
 8009cba:	e4df      	b.n	800967c <_dtoa_r+0xa4>
 8009cbc:	465f      	mov	r7, fp
 8009cbe:	462b      	mov	r3, r5
 8009cc0:	461d      	mov	r5, r3
 8009cc2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009cc6:	2a39      	cmp	r2, #57	; 0x39
 8009cc8:	d106      	bne.n	8009cd8 <_dtoa_r+0x700>
 8009cca:	9a00      	ldr	r2, [sp, #0]
 8009ccc:	429a      	cmp	r2, r3
 8009cce:	d1f7      	bne.n	8009cc0 <_dtoa_r+0x6e8>
 8009cd0:	9900      	ldr	r1, [sp, #0]
 8009cd2:	2230      	movs	r2, #48	; 0x30
 8009cd4:	3701      	adds	r7, #1
 8009cd6:	700a      	strb	r2, [r1, #0]
 8009cd8:	781a      	ldrb	r2, [r3, #0]
 8009cda:	3201      	adds	r2, #1
 8009cdc:	701a      	strb	r2, [r3, #0]
 8009cde:	e790      	b.n	8009c02 <_dtoa_r+0x62a>
 8009ce0:	4ba3      	ldr	r3, [pc, #652]	; (8009f70 <_dtoa_r+0x998>)
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	f7f6 fc98 	bl	8000618 <__aeabi_dmul>
 8009ce8:	2200      	movs	r2, #0
 8009cea:	2300      	movs	r3, #0
 8009cec:	4606      	mov	r6, r0
 8009cee:	460f      	mov	r7, r1
 8009cf0:	f7f6 fefa 	bl	8000ae8 <__aeabi_dcmpeq>
 8009cf4:	2800      	cmp	r0, #0
 8009cf6:	d09e      	beq.n	8009c36 <_dtoa_r+0x65e>
 8009cf8:	e7d0      	b.n	8009c9c <_dtoa_r+0x6c4>
 8009cfa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009cfc:	2a00      	cmp	r2, #0
 8009cfe:	f000 80ca 	beq.w	8009e96 <_dtoa_r+0x8be>
 8009d02:	9a07      	ldr	r2, [sp, #28]
 8009d04:	2a01      	cmp	r2, #1
 8009d06:	f300 80ad 	bgt.w	8009e64 <_dtoa_r+0x88c>
 8009d0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009d0c:	2a00      	cmp	r2, #0
 8009d0e:	f000 80a5 	beq.w	8009e5c <_dtoa_r+0x884>
 8009d12:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009d16:	9e08      	ldr	r6, [sp, #32]
 8009d18:	9d05      	ldr	r5, [sp, #20]
 8009d1a:	9a05      	ldr	r2, [sp, #20]
 8009d1c:	441a      	add	r2, r3
 8009d1e:	9205      	str	r2, [sp, #20]
 8009d20:	9a06      	ldr	r2, [sp, #24]
 8009d22:	2101      	movs	r1, #1
 8009d24:	441a      	add	r2, r3
 8009d26:	4620      	mov	r0, r4
 8009d28:	9206      	str	r2, [sp, #24]
 8009d2a:	f000 fc3d 	bl	800a5a8 <__i2b>
 8009d2e:	4607      	mov	r7, r0
 8009d30:	b165      	cbz	r5, 8009d4c <_dtoa_r+0x774>
 8009d32:	9b06      	ldr	r3, [sp, #24]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	dd09      	ble.n	8009d4c <_dtoa_r+0x774>
 8009d38:	42ab      	cmp	r3, r5
 8009d3a:	9a05      	ldr	r2, [sp, #20]
 8009d3c:	bfa8      	it	ge
 8009d3e:	462b      	movge	r3, r5
 8009d40:	1ad2      	subs	r2, r2, r3
 8009d42:	9205      	str	r2, [sp, #20]
 8009d44:	9a06      	ldr	r2, [sp, #24]
 8009d46:	1aed      	subs	r5, r5, r3
 8009d48:	1ad3      	subs	r3, r2, r3
 8009d4a:	9306      	str	r3, [sp, #24]
 8009d4c:	9b08      	ldr	r3, [sp, #32]
 8009d4e:	b1f3      	cbz	r3, 8009d8e <_dtoa_r+0x7b6>
 8009d50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	f000 80a3 	beq.w	8009e9e <_dtoa_r+0x8c6>
 8009d58:	2e00      	cmp	r6, #0
 8009d5a:	dd10      	ble.n	8009d7e <_dtoa_r+0x7a6>
 8009d5c:	4639      	mov	r1, r7
 8009d5e:	4632      	mov	r2, r6
 8009d60:	4620      	mov	r0, r4
 8009d62:	f000 fce1 	bl	800a728 <__pow5mult>
 8009d66:	4652      	mov	r2, sl
 8009d68:	4601      	mov	r1, r0
 8009d6a:	4607      	mov	r7, r0
 8009d6c:	4620      	mov	r0, r4
 8009d6e:	f000 fc31 	bl	800a5d4 <__multiply>
 8009d72:	4651      	mov	r1, sl
 8009d74:	4680      	mov	r8, r0
 8009d76:	4620      	mov	r0, r4
 8009d78:	f000 fb60 	bl	800a43c <_Bfree>
 8009d7c:	46c2      	mov	sl, r8
 8009d7e:	9b08      	ldr	r3, [sp, #32]
 8009d80:	1b9a      	subs	r2, r3, r6
 8009d82:	d004      	beq.n	8009d8e <_dtoa_r+0x7b6>
 8009d84:	4651      	mov	r1, sl
 8009d86:	4620      	mov	r0, r4
 8009d88:	f000 fcce 	bl	800a728 <__pow5mult>
 8009d8c:	4682      	mov	sl, r0
 8009d8e:	2101      	movs	r1, #1
 8009d90:	4620      	mov	r0, r4
 8009d92:	f000 fc09 	bl	800a5a8 <__i2b>
 8009d96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	4606      	mov	r6, r0
 8009d9c:	f340 8081 	ble.w	8009ea2 <_dtoa_r+0x8ca>
 8009da0:	461a      	mov	r2, r3
 8009da2:	4601      	mov	r1, r0
 8009da4:	4620      	mov	r0, r4
 8009da6:	f000 fcbf 	bl	800a728 <__pow5mult>
 8009daa:	9b07      	ldr	r3, [sp, #28]
 8009dac:	2b01      	cmp	r3, #1
 8009dae:	4606      	mov	r6, r0
 8009db0:	dd7a      	ble.n	8009ea8 <_dtoa_r+0x8d0>
 8009db2:	f04f 0800 	mov.w	r8, #0
 8009db6:	6933      	ldr	r3, [r6, #16]
 8009db8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009dbc:	6918      	ldr	r0, [r3, #16]
 8009dbe:	f000 fba5 	bl	800a50c <__hi0bits>
 8009dc2:	f1c0 0020 	rsb	r0, r0, #32
 8009dc6:	9b06      	ldr	r3, [sp, #24]
 8009dc8:	4418      	add	r0, r3
 8009dca:	f010 001f 	ands.w	r0, r0, #31
 8009dce:	f000 8094 	beq.w	8009efa <_dtoa_r+0x922>
 8009dd2:	f1c0 0320 	rsb	r3, r0, #32
 8009dd6:	2b04      	cmp	r3, #4
 8009dd8:	f340 8085 	ble.w	8009ee6 <_dtoa_r+0x90e>
 8009ddc:	9b05      	ldr	r3, [sp, #20]
 8009dde:	f1c0 001c 	rsb	r0, r0, #28
 8009de2:	4403      	add	r3, r0
 8009de4:	9305      	str	r3, [sp, #20]
 8009de6:	9b06      	ldr	r3, [sp, #24]
 8009de8:	4403      	add	r3, r0
 8009dea:	4405      	add	r5, r0
 8009dec:	9306      	str	r3, [sp, #24]
 8009dee:	9b05      	ldr	r3, [sp, #20]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	dd05      	ble.n	8009e00 <_dtoa_r+0x828>
 8009df4:	4651      	mov	r1, sl
 8009df6:	461a      	mov	r2, r3
 8009df8:	4620      	mov	r0, r4
 8009dfa:	f000 fcef 	bl	800a7dc <__lshift>
 8009dfe:	4682      	mov	sl, r0
 8009e00:	9b06      	ldr	r3, [sp, #24]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	dd05      	ble.n	8009e12 <_dtoa_r+0x83a>
 8009e06:	4631      	mov	r1, r6
 8009e08:	461a      	mov	r2, r3
 8009e0a:	4620      	mov	r0, r4
 8009e0c:	f000 fce6 	bl	800a7dc <__lshift>
 8009e10:	4606      	mov	r6, r0
 8009e12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d072      	beq.n	8009efe <_dtoa_r+0x926>
 8009e18:	4631      	mov	r1, r6
 8009e1a:	4650      	mov	r0, sl
 8009e1c:	f000 fd4a 	bl	800a8b4 <__mcmp>
 8009e20:	2800      	cmp	r0, #0
 8009e22:	da6c      	bge.n	8009efe <_dtoa_r+0x926>
 8009e24:	2300      	movs	r3, #0
 8009e26:	4651      	mov	r1, sl
 8009e28:	220a      	movs	r2, #10
 8009e2a:	4620      	mov	r0, r4
 8009e2c:	f000 fb28 	bl	800a480 <__multadd>
 8009e30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e32:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009e36:	4682      	mov	sl, r0
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	f000 81b0 	beq.w	800a19e <_dtoa_r+0xbc6>
 8009e3e:	2300      	movs	r3, #0
 8009e40:	4639      	mov	r1, r7
 8009e42:	220a      	movs	r2, #10
 8009e44:	4620      	mov	r0, r4
 8009e46:	f000 fb1b 	bl	800a480 <__multadd>
 8009e4a:	9b01      	ldr	r3, [sp, #4]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	4607      	mov	r7, r0
 8009e50:	f300 8096 	bgt.w	8009f80 <_dtoa_r+0x9a8>
 8009e54:	9b07      	ldr	r3, [sp, #28]
 8009e56:	2b02      	cmp	r3, #2
 8009e58:	dc59      	bgt.n	8009f0e <_dtoa_r+0x936>
 8009e5a:	e091      	b.n	8009f80 <_dtoa_r+0x9a8>
 8009e5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009e5e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009e62:	e758      	b.n	8009d16 <_dtoa_r+0x73e>
 8009e64:	9b04      	ldr	r3, [sp, #16]
 8009e66:	1e5e      	subs	r6, r3, #1
 8009e68:	9b08      	ldr	r3, [sp, #32]
 8009e6a:	42b3      	cmp	r3, r6
 8009e6c:	bfbf      	itttt	lt
 8009e6e:	9b08      	ldrlt	r3, [sp, #32]
 8009e70:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8009e72:	9608      	strlt	r6, [sp, #32]
 8009e74:	1af3      	sublt	r3, r6, r3
 8009e76:	bfb4      	ite	lt
 8009e78:	18d2      	addlt	r2, r2, r3
 8009e7a:	1b9e      	subge	r6, r3, r6
 8009e7c:	9b04      	ldr	r3, [sp, #16]
 8009e7e:	bfbc      	itt	lt
 8009e80:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8009e82:	2600      	movlt	r6, #0
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	bfb7      	itett	lt
 8009e88:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8009e8c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009e90:	1a9d      	sublt	r5, r3, r2
 8009e92:	2300      	movlt	r3, #0
 8009e94:	e741      	b.n	8009d1a <_dtoa_r+0x742>
 8009e96:	9e08      	ldr	r6, [sp, #32]
 8009e98:	9d05      	ldr	r5, [sp, #20]
 8009e9a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009e9c:	e748      	b.n	8009d30 <_dtoa_r+0x758>
 8009e9e:	9a08      	ldr	r2, [sp, #32]
 8009ea0:	e770      	b.n	8009d84 <_dtoa_r+0x7ac>
 8009ea2:	9b07      	ldr	r3, [sp, #28]
 8009ea4:	2b01      	cmp	r3, #1
 8009ea6:	dc19      	bgt.n	8009edc <_dtoa_r+0x904>
 8009ea8:	9b02      	ldr	r3, [sp, #8]
 8009eaa:	b9bb      	cbnz	r3, 8009edc <_dtoa_r+0x904>
 8009eac:	9b03      	ldr	r3, [sp, #12]
 8009eae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009eb2:	b99b      	cbnz	r3, 8009edc <_dtoa_r+0x904>
 8009eb4:	9b03      	ldr	r3, [sp, #12]
 8009eb6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009eba:	0d1b      	lsrs	r3, r3, #20
 8009ebc:	051b      	lsls	r3, r3, #20
 8009ebe:	b183      	cbz	r3, 8009ee2 <_dtoa_r+0x90a>
 8009ec0:	9b05      	ldr	r3, [sp, #20]
 8009ec2:	3301      	adds	r3, #1
 8009ec4:	9305      	str	r3, [sp, #20]
 8009ec6:	9b06      	ldr	r3, [sp, #24]
 8009ec8:	3301      	adds	r3, #1
 8009eca:	9306      	str	r3, [sp, #24]
 8009ecc:	f04f 0801 	mov.w	r8, #1
 8009ed0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	f47f af6f 	bne.w	8009db6 <_dtoa_r+0x7de>
 8009ed8:	2001      	movs	r0, #1
 8009eda:	e774      	b.n	8009dc6 <_dtoa_r+0x7ee>
 8009edc:	f04f 0800 	mov.w	r8, #0
 8009ee0:	e7f6      	b.n	8009ed0 <_dtoa_r+0x8f8>
 8009ee2:	4698      	mov	r8, r3
 8009ee4:	e7f4      	b.n	8009ed0 <_dtoa_r+0x8f8>
 8009ee6:	d082      	beq.n	8009dee <_dtoa_r+0x816>
 8009ee8:	9a05      	ldr	r2, [sp, #20]
 8009eea:	331c      	adds	r3, #28
 8009eec:	441a      	add	r2, r3
 8009eee:	9205      	str	r2, [sp, #20]
 8009ef0:	9a06      	ldr	r2, [sp, #24]
 8009ef2:	441a      	add	r2, r3
 8009ef4:	441d      	add	r5, r3
 8009ef6:	9206      	str	r2, [sp, #24]
 8009ef8:	e779      	b.n	8009dee <_dtoa_r+0x816>
 8009efa:	4603      	mov	r3, r0
 8009efc:	e7f4      	b.n	8009ee8 <_dtoa_r+0x910>
 8009efe:	9b04      	ldr	r3, [sp, #16]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	dc37      	bgt.n	8009f74 <_dtoa_r+0x99c>
 8009f04:	9b07      	ldr	r3, [sp, #28]
 8009f06:	2b02      	cmp	r3, #2
 8009f08:	dd34      	ble.n	8009f74 <_dtoa_r+0x99c>
 8009f0a:	9b04      	ldr	r3, [sp, #16]
 8009f0c:	9301      	str	r3, [sp, #4]
 8009f0e:	9b01      	ldr	r3, [sp, #4]
 8009f10:	b963      	cbnz	r3, 8009f2c <_dtoa_r+0x954>
 8009f12:	4631      	mov	r1, r6
 8009f14:	2205      	movs	r2, #5
 8009f16:	4620      	mov	r0, r4
 8009f18:	f000 fab2 	bl	800a480 <__multadd>
 8009f1c:	4601      	mov	r1, r0
 8009f1e:	4606      	mov	r6, r0
 8009f20:	4650      	mov	r0, sl
 8009f22:	f000 fcc7 	bl	800a8b4 <__mcmp>
 8009f26:	2800      	cmp	r0, #0
 8009f28:	f73f adbb 	bgt.w	8009aa2 <_dtoa_r+0x4ca>
 8009f2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f2e:	9d00      	ldr	r5, [sp, #0]
 8009f30:	ea6f 0b03 	mvn.w	fp, r3
 8009f34:	f04f 0800 	mov.w	r8, #0
 8009f38:	4631      	mov	r1, r6
 8009f3a:	4620      	mov	r0, r4
 8009f3c:	f000 fa7e 	bl	800a43c <_Bfree>
 8009f40:	2f00      	cmp	r7, #0
 8009f42:	f43f aeab 	beq.w	8009c9c <_dtoa_r+0x6c4>
 8009f46:	f1b8 0f00 	cmp.w	r8, #0
 8009f4a:	d005      	beq.n	8009f58 <_dtoa_r+0x980>
 8009f4c:	45b8      	cmp	r8, r7
 8009f4e:	d003      	beq.n	8009f58 <_dtoa_r+0x980>
 8009f50:	4641      	mov	r1, r8
 8009f52:	4620      	mov	r0, r4
 8009f54:	f000 fa72 	bl	800a43c <_Bfree>
 8009f58:	4639      	mov	r1, r7
 8009f5a:	4620      	mov	r0, r4
 8009f5c:	f000 fa6e 	bl	800a43c <_Bfree>
 8009f60:	e69c      	b.n	8009c9c <_dtoa_r+0x6c4>
 8009f62:	2600      	movs	r6, #0
 8009f64:	4637      	mov	r7, r6
 8009f66:	e7e1      	b.n	8009f2c <_dtoa_r+0x954>
 8009f68:	46bb      	mov	fp, r7
 8009f6a:	4637      	mov	r7, r6
 8009f6c:	e599      	b.n	8009aa2 <_dtoa_r+0x4ca>
 8009f6e:	bf00      	nop
 8009f70:	40240000 	.word	0x40240000
 8009f74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	f000 80c8 	beq.w	800a10c <_dtoa_r+0xb34>
 8009f7c:	9b04      	ldr	r3, [sp, #16]
 8009f7e:	9301      	str	r3, [sp, #4]
 8009f80:	2d00      	cmp	r5, #0
 8009f82:	dd05      	ble.n	8009f90 <_dtoa_r+0x9b8>
 8009f84:	4639      	mov	r1, r7
 8009f86:	462a      	mov	r2, r5
 8009f88:	4620      	mov	r0, r4
 8009f8a:	f000 fc27 	bl	800a7dc <__lshift>
 8009f8e:	4607      	mov	r7, r0
 8009f90:	f1b8 0f00 	cmp.w	r8, #0
 8009f94:	d05b      	beq.n	800a04e <_dtoa_r+0xa76>
 8009f96:	6879      	ldr	r1, [r7, #4]
 8009f98:	4620      	mov	r0, r4
 8009f9a:	f000 fa0f 	bl	800a3bc <_Balloc>
 8009f9e:	4605      	mov	r5, r0
 8009fa0:	b928      	cbnz	r0, 8009fae <_dtoa_r+0x9d6>
 8009fa2:	4b83      	ldr	r3, [pc, #524]	; (800a1b0 <_dtoa_r+0xbd8>)
 8009fa4:	4602      	mov	r2, r0
 8009fa6:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009faa:	f7ff bb2e 	b.w	800960a <_dtoa_r+0x32>
 8009fae:	693a      	ldr	r2, [r7, #16]
 8009fb0:	3202      	adds	r2, #2
 8009fb2:	0092      	lsls	r2, r2, #2
 8009fb4:	f107 010c 	add.w	r1, r7, #12
 8009fb8:	300c      	adds	r0, #12
 8009fba:	f7ff fa74 	bl	80094a6 <memcpy>
 8009fbe:	2201      	movs	r2, #1
 8009fc0:	4629      	mov	r1, r5
 8009fc2:	4620      	mov	r0, r4
 8009fc4:	f000 fc0a 	bl	800a7dc <__lshift>
 8009fc8:	9b00      	ldr	r3, [sp, #0]
 8009fca:	3301      	adds	r3, #1
 8009fcc:	9304      	str	r3, [sp, #16]
 8009fce:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009fd2:	4413      	add	r3, r2
 8009fd4:	9308      	str	r3, [sp, #32]
 8009fd6:	9b02      	ldr	r3, [sp, #8]
 8009fd8:	f003 0301 	and.w	r3, r3, #1
 8009fdc:	46b8      	mov	r8, r7
 8009fde:	9306      	str	r3, [sp, #24]
 8009fe0:	4607      	mov	r7, r0
 8009fe2:	9b04      	ldr	r3, [sp, #16]
 8009fe4:	4631      	mov	r1, r6
 8009fe6:	3b01      	subs	r3, #1
 8009fe8:	4650      	mov	r0, sl
 8009fea:	9301      	str	r3, [sp, #4]
 8009fec:	f7ff fa69 	bl	80094c2 <quorem>
 8009ff0:	4641      	mov	r1, r8
 8009ff2:	9002      	str	r0, [sp, #8]
 8009ff4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009ff8:	4650      	mov	r0, sl
 8009ffa:	f000 fc5b 	bl	800a8b4 <__mcmp>
 8009ffe:	463a      	mov	r2, r7
 800a000:	9005      	str	r0, [sp, #20]
 800a002:	4631      	mov	r1, r6
 800a004:	4620      	mov	r0, r4
 800a006:	f000 fc71 	bl	800a8ec <__mdiff>
 800a00a:	68c2      	ldr	r2, [r0, #12]
 800a00c:	4605      	mov	r5, r0
 800a00e:	bb02      	cbnz	r2, 800a052 <_dtoa_r+0xa7a>
 800a010:	4601      	mov	r1, r0
 800a012:	4650      	mov	r0, sl
 800a014:	f000 fc4e 	bl	800a8b4 <__mcmp>
 800a018:	4602      	mov	r2, r0
 800a01a:	4629      	mov	r1, r5
 800a01c:	4620      	mov	r0, r4
 800a01e:	9209      	str	r2, [sp, #36]	; 0x24
 800a020:	f000 fa0c 	bl	800a43c <_Bfree>
 800a024:	9b07      	ldr	r3, [sp, #28]
 800a026:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a028:	9d04      	ldr	r5, [sp, #16]
 800a02a:	ea43 0102 	orr.w	r1, r3, r2
 800a02e:	9b06      	ldr	r3, [sp, #24]
 800a030:	4319      	orrs	r1, r3
 800a032:	d110      	bne.n	800a056 <_dtoa_r+0xa7e>
 800a034:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a038:	d029      	beq.n	800a08e <_dtoa_r+0xab6>
 800a03a:	9b05      	ldr	r3, [sp, #20]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	dd02      	ble.n	800a046 <_dtoa_r+0xa6e>
 800a040:	9b02      	ldr	r3, [sp, #8]
 800a042:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800a046:	9b01      	ldr	r3, [sp, #4]
 800a048:	f883 9000 	strb.w	r9, [r3]
 800a04c:	e774      	b.n	8009f38 <_dtoa_r+0x960>
 800a04e:	4638      	mov	r0, r7
 800a050:	e7ba      	b.n	8009fc8 <_dtoa_r+0x9f0>
 800a052:	2201      	movs	r2, #1
 800a054:	e7e1      	b.n	800a01a <_dtoa_r+0xa42>
 800a056:	9b05      	ldr	r3, [sp, #20]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	db04      	blt.n	800a066 <_dtoa_r+0xa8e>
 800a05c:	9907      	ldr	r1, [sp, #28]
 800a05e:	430b      	orrs	r3, r1
 800a060:	9906      	ldr	r1, [sp, #24]
 800a062:	430b      	orrs	r3, r1
 800a064:	d120      	bne.n	800a0a8 <_dtoa_r+0xad0>
 800a066:	2a00      	cmp	r2, #0
 800a068:	dded      	ble.n	800a046 <_dtoa_r+0xa6e>
 800a06a:	4651      	mov	r1, sl
 800a06c:	2201      	movs	r2, #1
 800a06e:	4620      	mov	r0, r4
 800a070:	f000 fbb4 	bl	800a7dc <__lshift>
 800a074:	4631      	mov	r1, r6
 800a076:	4682      	mov	sl, r0
 800a078:	f000 fc1c 	bl	800a8b4 <__mcmp>
 800a07c:	2800      	cmp	r0, #0
 800a07e:	dc03      	bgt.n	800a088 <_dtoa_r+0xab0>
 800a080:	d1e1      	bne.n	800a046 <_dtoa_r+0xa6e>
 800a082:	f019 0f01 	tst.w	r9, #1
 800a086:	d0de      	beq.n	800a046 <_dtoa_r+0xa6e>
 800a088:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a08c:	d1d8      	bne.n	800a040 <_dtoa_r+0xa68>
 800a08e:	9a01      	ldr	r2, [sp, #4]
 800a090:	2339      	movs	r3, #57	; 0x39
 800a092:	7013      	strb	r3, [r2, #0]
 800a094:	462b      	mov	r3, r5
 800a096:	461d      	mov	r5, r3
 800a098:	3b01      	subs	r3, #1
 800a09a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a09e:	2a39      	cmp	r2, #57	; 0x39
 800a0a0:	d06c      	beq.n	800a17c <_dtoa_r+0xba4>
 800a0a2:	3201      	adds	r2, #1
 800a0a4:	701a      	strb	r2, [r3, #0]
 800a0a6:	e747      	b.n	8009f38 <_dtoa_r+0x960>
 800a0a8:	2a00      	cmp	r2, #0
 800a0aa:	dd07      	ble.n	800a0bc <_dtoa_r+0xae4>
 800a0ac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a0b0:	d0ed      	beq.n	800a08e <_dtoa_r+0xab6>
 800a0b2:	9a01      	ldr	r2, [sp, #4]
 800a0b4:	f109 0301 	add.w	r3, r9, #1
 800a0b8:	7013      	strb	r3, [r2, #0]
 800a0ba:	e73d      	b.n	8009f38 <_dtoa_r+0x960>
 800a0bc:	9b04      	ldr	r3, [sp, #16]
 800a0be:	9a08      	ldr	r2, [sp, #32]
 800a0c0:	f803 9c01 	strb.w	r9, [r3, #-1]
 800a0c4:	4293      	cmp	r3, r2
 800a0c6:	d043      	beq.n	800a150 <_dtoa_r+0xb78>
 800a0c8:	4651      	mov	r1, sl
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	220a      	movs	r2, #10
 800a0ce:	4620      	mov	r0, r4
 800a0d0:	f000 f9d6 	bl	800a480 <__multadd>
 800a0d4:	45b8      	cmp	r8, r7
 800a0d6:	4682      	mov	sl, r0
 800a0d8:	f04f 0300 	mov.w	r3, #0
 800a0dc:	f04f 020a 	mov.w	r2, #10
 800a0e0:	4641      	mov	r1, r8
 800a0e2:	4620      	mov	r0, r4
 800a0e4:	d107      	bne.n	800a0f6 <_dtoa_r+0xb1e>
 800a0e6:	f000 f9cb 	bl	800a480 <__multadd>
 800a0ea:	4680      	mov	r8, r0
 800a0ec:	4607      	mov	r7, r0
 800a0ee:	9b04      	ldr	r3, [sp, #16]
 800a0f0:	3301      	adds	r3, #1
 800a0f2:	9304      	str	r3, [sp, #16]
 800a0f4:	e775      	b.n	8009fe2 <_dtoa_r+0xa0a>
 800a0f6:	f000 f9c3 	bl	800a480 <__multadd>
 800a0fa:	4639      	mov	r1, r7
 800a0fc:	4680      	mov	r8, r0
 800a0fe:	2300      	movs	r3, #0
 800a100:	220a      	movs	r2, #10
 800a102:	4620      	mov	r0, r4
 800a104:	f000 f9bc 	bl	800a480 <__multadd>
 800a108:	4607      	mov	r7, r0
 800a10a:	e7f0      	b.n	800a0ee <_dtoa_r+0xb16>
 800a10c:	9b04      	ldr	r3, [sp, #16]
 800a10e:	9301      	str	r3, [sp, #4]
 800a110:	9d00      	ldr	r5, [sp, #0]
 800a112:	4631      	mov	r1, r6
 800a114:	4650      	mov	r0, sl
 800a116:	f7ff f9d4 	bl	80094c2 <quorem>
 800a11a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a11e:	9b00      	ldr	r3, [sp, #0]
 800a120:	f805 9b01 	strb.w	r9, [r5], #1
 800a124:	1aea      	subs	r2, r5, r3
 800a126:	9b01      	ldr	r3, [sp, #4]
 800a128:	4293      	cmp	r3, r2
 800a12a:	dd07      	ble.n	800a13c <_dtoa_r+0xb64>
 800a12c:	4651      	mov	r1, sl
 800a12e:	2300      	movs	r3, #0
 800a130:	220a      	movs	r2, #10
 800a132:	4620      	mov	r0, r4
 800a134:	f000 f9a4 	bl	800a480 <__multadd>
 800a138:	4682      	mov	sl, r0
 800a13a:	e7ea      	b.n	800a112 <_dtoa_r+0xb3a>
 800a13c:	9b01      	ldr	r3, [sp, #4]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	bfc8      	it	gt
 800a142:	461d      	movgt	r5, r3
 800a144:	9b00      	ldr	r3, [sp, #0]
 800a146:	bfd8      	it	le
 800a148:	2501      	movle	r5, #1
 800a14a:	441d      	add	r5, r3
 800a14c:	f04f 0800 	mov.w	r8, #0
 800a150:	4651      	mov	r1, sl
 800a152:	2201      	movs	r2, #1
 800a154:	4620      	mov	r0, r4
 800a156:	f000 fb41 	bl	800a7dc <__lshift>
 800a15a:	4631      	mov	r1, r6
 800a15c:	4682      	mov	sl, r0
 800a15e:	f000 fba9 	bl	800a8b4 <__mcmp>
 800a162:	2800      	cmp	r0, #0
 800a164:	dc96      	bgt.n	800a094 <_dtoa_r+0xabc>
 800a166:	d102      	bne.n	800a16e <_dtoa_r+0xb96>
 800a168:	f019 0f01 	tst.w	r9, #1
 800a16c:	d192      	bne.n	800a094 <_dtoa_r+0xabc>
 800a16e:	462b      	mov	r3, r5
 800a170:	461d      	mov	r5, r3
 800a172:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a176:	2a30      	cmp	r2, #48	; 0x30
 800a178:	d0fa      	beq.n	800a170 <_dtoa_r+0xb98>
 800a17a:	e6dd      	b.n	8009f38 <_dtoa_r+0x960>
 800a17c:	9a00      	ldr	r2, [sp, #0]
 800a17e:	429a      	cmp	r2, r3
 800a180:	d189      	bne.n	800a096 <_dtoa_r+0xabe>
 800a182:	f10b 0b01 	add.w	fp, fp, #1
 800a186:	2331      	movs	r3, #49	; 0x31
 800a188:	e796      	b.n	800a0b8 <_dtoa_r+0xae0>
 800a18a:	4b0a      	ldr	r3, [pc, #40]	; (800a1b4 <_dtoa_r+0xbdc>)
 800a18c:	f7ff ba99 	b.w	80096c2 <_dtoa_r+0xea>
 800a190:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a192:	2b00      	cmp	r3, #0
 800a194:	f47f aa6d 	bne.w	8009672 <_dtoa_r+0x9a>
 800a198:	4b07      	ldr	r3, [pc, #28]	; (800a1b8 <_dtoa_r+0xbe0>)
 800a19a:	f7ff ba92 	b.w	80096c2 <_dtoa_r+0xea>
 800a19e:	9b01      	ldr	r3, [sp, #4]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	dcb5      	bgt.n	800a110 <_dtoa_r+0xb38>
 800a1a4:	9b07      	ldr	r3, [sp, #28]
 800a1a6:	2b02      	cmp	r3, #2
 800a1a8:	f73f aeb1 	bgt.w	8009f0e <_dtoa_r+0x936>
 800a1ac:	e7b0      	b.n	800a110 <_dtoa_r+0xb38>
 800a1ae:	bf00      	nop
 800a1b0:	0800b470 	.word	0x0800b470
 800a1b4:	0800b3d0 	.word	0x0800b3d0
 800a1b8:	0800b3f4 	.word	0x0800b3f4

0800a1bc <_free_r>:
 800a1bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a1be:	2900      	cmp	r1, #0
 800a1c0:	d044      	beq.n	800a24c <_free_r+0x90>
 800a1c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a1c6:	9001      	str	r0, [sp, #4]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	f1a1 0404 	sub.w	r4, r1, #4
 800a1ce:	bfb8      	it	lt
 800a1d0:	18e4      	addlt	r4, r4, r3
 800a1d2:	f000 f8e7 	bl	800a3a4 <__malloc_lock>
 800a1d6:	4a1e      	ldr	r2, [pc, #120]	; (800a250 <_free_r+0x94>)
 800a1d8:	9801      	ldr	r0, [sp, #4]
 800a1da:	6813      	ldr	r3, [r2, #0]
 800a1dc:	b933      	cbnz	r3, 800a1ec <_free_r+0x30>
 800a1de:	6063      	str	r3, [r4, #4]
 800a1e0:	6014      	str	r4, [r2, #0]
 800a1e2:	b003      	add	sp, #12
 800a1e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a1e8:	f000 b8e2 	b.w	800a3b0 <__malloc_unlock>
 800a1ec:	42a3      	cmp	r3, r4
 800a1ee:	d908      	bls.n	800a202 <_free_r+0x46>
 800a1f0:	6825      	ldr	r5, [r4, #0]
 800a1f2:	1961      	adds	r1, r4, r5
 800a1f4:	428b      	cmp	r3, r1
 800a1f6:	bf01      	itttt	eq
 800a1f8:	6819      	ldreq	r1, [r3, #0]
 800a1fa:	685b      	ldreq	r3, [r3, #4]
 800a1fc:	1949      	addeq	r1, r1, r5
 800a1fe:	6021      	streq	r1, [r4, #0]
 800a200:	e7ed      	b.n	800a1de <_free_r+0x22>
 800a202:	461a      	mov	r2, r3
 800a204:	685b      	ldr	r3, [r3, #4]
 800a206:	b10b      	cbz	r3, 800a20c <_free_r+0x50>
 800a208:	42a3      	cmp	r3, r4
 800a20a:	d9fa      	bls.n	800a202 <_free_r+0x46>
 800a20c:	6811      	ldr	r1, [r2, #0]
 800a20e:	1855      	adds	r5, r2, r1
 800a210:	42a5      	cmp	r5, r4
 800a212:	d10b      	bne.n	800a22c <_free_r+0x70>
 800a214:	6824      	ldr	r4, [r4, #0]
 800a216:	4421      	add	r1, r4
 800a218:	1854      	adds	r4, r2, r1
 800a21a:	42a3      	cmp	r3, r4
 800a21c:	6011      	str	r1, [r2, #0]
 800a21e:	d1e0      	bne.n	800a1e2 <_free_r+0x26>
 800a220:	681c      	ldr	r4, [r3, #0]
 800a222:	685b      	ldr	r3, [r3, #4]
 800a224:	6053      	str	r3, [r2, #4]
 800a226:	440c      	add	r4, r1
 800a228:	6014      	str	r4, [r2, #0]
 800a22a:	e7da      	b.n	800a1e2 <_free_r+0x26>
 800a22c:	d902      	bls.n	800a234 <_free_r+0x78>
 800a22e:	230c      	movs	r3, #12
 800a230:	6003      	str	r3, [r0, #0]
 800a232:	e7d6      	b.n	800a1e2 <_free_r+0x26>
 800a234:	6825      	ldr	r5, [r4, #0]
 800a236:	1961      	adds	r1, r4, r5
 800a238:	428b      	cmp	r3, r1
 800a23a:	bf04      	itt	eq
 800a23c:	6819      	ldreq	r1, [r3, #0]
 800a23e:	685b      	ldreq	r3, [r3, #4]
 800a240:	6063      	str	r3, [r4, #4]
 800a242:	bf04      	itt	eq
 800a244:	1949      	addeq	r1, r1, r5
 800a246:	6021      	streq	r1, [r4, #0]
 800a248:	6054      	str	r4, [r2, #4]
 800a24a:	e7ca      	b.n	800a1e2 <_free_r+0x26>
 800a24c:	b003      	add	sp, #12
 800a24e:	bd30      	pop	{r4, r5, pc}
 800a250:	20001e68 	.word	0x20001e68

0800a254 <malloc>:
 800a254:	4b02      	ldr	r3, [pc, #8]	; (800a260 <malloc+0xc>)
 800a256:	4601      	mov	r1, r0
 800a258:	6818      	ldr	r0, [r3, #0]
 800a25a:	f000 b823 	b.w	800a2a4 <_malloc_r>
 800a25e:	bf00      	nop
 800a260:	20000068 	.word	0x20000068

0800a264 <sbrk_aligned>:
 800a264:	b570      	push	{r4, r5, r6, lr}
 800a266:	4e0e      	ldr	r6, [pc, #56]	; (800a2a0 <sbrk_aligned+0x3c>)
 800a268:	460c      	mov	r4, r1
 800a26a:	6831      	ldr	r1, [r6, #0]
 800a26c:	4605      	mov	r5, r0
 800a26e:	b911      	cbnz	r1, 800a276 <sbrk_aligned+0x12>
 800a270:	f000 fea8 	bl	800afc4 <_sbrk_r>
 800a274:	6030      	str	r0, [r6, #0]
 800a276:	4621      	mov	r1, r4
 800a278:	4628      	mov	r0, r5
 800a27a:	f000 fea3 	bl	800afc4 <_sbrk_r>
 800a27e:	1c43      	adds	r3, r0, #1
 800a280:	d00a      	beq.n	800a298 <sbrk_aligned+0x34>
 800a282:	1cc4      	adds	r4, r0, #3
 800a284:	f024 0403 	bic.w	r4, r4, #3
 800a288:	42a0      	cmp	r0, r4
 800a28a:	d007      	beq.n	800a29c <sbrk_aligned+0x38>
 800a28c:	1a21      	subs	r1, r4, r0
 800a28e:	4628      	mov	r0, r5
 800a290:	f000 fe98 	bl	800afc4 <_sbrk_r>
 800a294:	3001      	adds	r0, #1
 800a296:	d101      	bne.n	800a29c <sbrk_aligned+0x38>
 800a298:	f04f 34ff 	mov.w	r4, #4294967295
 800a29c:	4620      	mov	r0, r4
 800a29e:	bd70      	pop	{r4, r5, r6, pc}
 800a2a0:	20001e6c 	.word	0x20001e6c

0800a2a4 <_malloc_r>:
 800a2a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2a8:	1ccd      	adds	r5, r1, #3
 800a2aa:	f025 0503 	bic.w	r5, r5, #3
 800a2ae:	3508      	adds	r5, #8
 800a2b0:	2d0c      	cmp	r5, #12
 800a2b2:	bf38      	it	cc
 800a2b4:	250c      	movcc	r5, #12
 800a2b6:	2d00      	cmp	r5, #0
 800a2b8:	4607      	mov	r7, r0
 800a2ba:	db01      	blt.n	800a2c0 <_malloc_r+0x1c>
 800a2bc:	42a9      	cmp	r1, r5
 800a2be:	d905      	bls.n	800a2cc <_malloc_r+0x28>
 800a2c0:	230c      	movs	r3, #12
 800a2c2:	603b      	str	r3, [r7, #0]
 800a2c4:	2600      	movs	r6, #0
 800a2c6:	4630      	mov	r0, r6
 800a2c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2cc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a3a0 <_malloc_r+0xfc>
 800a2d0:	f000 f868 	bl	800a3a4 <__malloc_lock>
 800a2d4:	f8d8 3000 	ldr.w	r3, [r8]
 800a2d8:	461c      	mov	r4, r3
 800a2da:	bb5c      	cbnz	r4, 800a334 <_malloc_r+0x90>
 800a2dc:	4629      	mov	r1, r5
 800a2de:	4638      	mov	r0, r7
 800a2e0:	f7ff ffc0 	bl	800a264 <sbrk_aligned>
 800a2e4:	1c43      	adds	r3, r0, #1
 800a2e6:	4604      	mov	r4, r0
 800a2e8:	d155      	bne.n	800a396 <_malloc_r+0xf2>
 800a2ea:	f8d8 4000 	ldr.w	r4, [r8]
 800a2ee:	4626      	mov	r6, r4
 800a2f0:	2e00      	cmp	r6, #0
 800a2f2:	d145      	bne.n	800a380 <_malloc_r+0xdc>
 800a2f4:	2c00      	cmp	r4, #0
 800a2f6:	d048      	beq.n	800a38a <_malloc_r+0xe6>
 800a2f8:	6823      	ldr	r3, [r4, #0]
 800a2fa:	4631      	mov	r1, r6
 800a2fc:	4638      	mov	r0, r7
 800a2fe:	eb04 0903 	add.w	r9, r4, r3
 800a302:	f000 fe5f 	bl	800afc4 <_sbrk_r>
 800a306:	4581      	cmp	r9, r0
 800a308:	d13f      	bne.n	800a38a <_malloc_r+0xe6>
 800a30a:	6821      	ldr	r1, [r4, #0]
 800a30c:	1a6d      	subs	r5, r5, r1
 800a30e:	4629      	mov	r1, r5
 800a310:	4638      	mov	r0, r7
 800a312:	f7ff ffa7 	bl	800a264 <sbrk_aligned>
 800a316:	3001      	adds	r0, #1
 800a318:	d037      	beq.n	800a38a <_malloc_r+0xe6>
 800a31a:	6823      	ldr	r3, [r4, #0]
 800a31c:	442b      	add	r3, r5
 800a31e:	6023      	str	r3, [r4, #0]
 800a320:	f8d8 3000 	ldr.w	r3, [r8]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d038      	beq.n	800a39a <_malloc_r+0xf6>
 800a328:	685a      	ldr	r2, [r3, #4]
 800a32a:	42a2      	cmp	r2, r4
 800a32c:	d12b      	bne.n	800a386 <_malloc_r+0xe2>
 800a32e:	2200      	movs	r2, #0
 800a330:	605a      	str	r2, [r3, #4]
 800a332:	e00f      	b.n	800a354 <_malloc_r+0xb0>
 800a334:	6822      	ldr	r2, [r4, #0]
 800a336:	1b52      	subs	r2, r2, r5
 800a338:	d41f      	bmi.n	800a37a <_malloc_r+0xd6>
 800a33a:	2a0b      	cmp	r2, #11
 800a33c:	d917      	bls.n	800a36e <_malloc_r+0xca>
 800a33e:	1961      	adds	r1, r4, r5
 800a340:	42a3      	cmp	r3, r4
 800a342:	6025      	str	r5, [r4, #0]
 800a344:	bf18      	it	ne
 800a346:	6059      	strne	r1, [r3, #4]
 800a348:	6863      	ldr	r3, [r4, #4]
 800a34a:	bf08      	it	eq
 800a34c:	f8c8 1000 	streq.w	r1, [r8]
 800a350:	5162      	str	r2, [r4, r5]
 800a352:	604b      	str	r3, [r1, #4]
 800a354:	4638      	mov	r0, r7
 800a356:	f104 060b 	add.w	r6, r4, #11
 800a35a:	f000 f829 	bl	800a3b0 <__malloc_unlock>
 800a35e:	f026 0607 	bic.w	r6, r6, #7
 800a362:	1d23      	adds	r3, r4, #4
 800a364:	1af2      	subs	r2, r6, r3
 800a366:	d0ae      	beq.n	800a2c6 <_malloc_r+0x22>
 800a368:	1b9b      	subs	r3, r3, r6
 800a36a:	50a3      	str	r3, [r4, r2]
 800a36c:	e7ab      	b.n	800a2c6 <_malloc_r+0x22>
 800a36e:	42a3      	cmp	r3, r4
 800a370:	6862      	ldr	r2, [r4, #4]
 800a372:	d1dd      	bne.n	800a330 <_malloc_r+0x8c>
 800a374:	f8c8 2000 	str.w	r2, [r8]
 800a378:	e7ec      	b.n	800a354 <_malloc_r+0xb0>
 800a37a:	4623      	mov	r3, r4
 800a37c:	6864      	ldr	r4, [r4, #4]
 800a37e:	e7ac      	b.n	800a2da <_malloc_r+0x36>
 800a380:	4634      	mov	r4, r6
 800a382:	6876      	ldr	r6, [r6, #4]
 800a384:	e7b4      	b.n	800a2f0 <_malloc_r+0x4c>
 800a386:	4613      	mov	r3, r2
 800a388:	e7cc      	b.n	800a324 <_malloc_r+0x80>
 800a38a:	230c      	movs	r3, #12
 800a38c:	603b      	str	r3, [r7, #0]
 800a38e:	4638      	mov	r0, r7
 800a390:	f000 f80e 	bl	800a3b0 <__malloc_unlock>
 800a394:	e797      	b.n	800a2c6 <_malloc_r+0x22>
 800a396:	6025      	str	r5, [r4, #0]
 800a398:	e7dc      	b.n	800a354 <_malloc_r+0xb0>
 800a39a:	605b      	str	r3, [r3, #4]
 800a39c:	deff      	udf	#255	; 0xff
 800a39e:	bf00      	nop
 800a3a0:	20001e68 	.word	0x20001e68

0800a3a4 <__malloc_lock>:
 800a3a4:	4801      	ldr	r0, [pc, #4]	; (800a3ac <__malloc_lock+0x8>)
 800a3a6:	f7ff b87c 	b.w	80094a2 <__retarget_lock_acquire_recursive>
 800a3aa:	bf00      	nop
 800a3ac:	20001e64 	.word	0x20001e64

0800a3b0 <__malloc_unlock>:
 800a3b0:	4801      	ldr	r0, [pc, #4]	; (800a3b8 <__malloc_unlock+0x8>)
 800a3b2:	f7ff b877 	b.w	80094a4 <__retarget_lock_release_recursive>
 800a3b6:	bf00      	nop
 800a3b8:	20001e64 	.word	0x20001e64

0800a3bc <_Balloc>:
 800a3bc:	b570      	push	{r4, r5, r6, lr}
 800a3be:	69c6      	ldr	r6, [r0, #28]
 800a3c0:	4604      	mov	r4, r0
 800a3c2:	460d      	mov	r5, r1
 800a3c4:	b976      	cbnz	r6, 800a3e4 <_Balloc+0x28>
 800a3c6:	2010      	movs	r0, #16
 800a3c8:	f7ff ff44 	bl	800a254 <malloc>
 800a3cc:	4602      	mov	r2, r0
 800a3ce:	61e0      	str	r0, [r4, #28]
 800a3d0:	b920      	cbnz	r0, 800a3dc <_Balloc+0x20>
 800a3d2:	4b18      	ldr	r3, [pc, #96]	; (800a434 <_Balloc+0x78>)
 800a3d4:	4818      	ldr	r0, [pc, #96]	; (800a438 <_Balloc+0x7c>)
 800a3d6:	216b      	movs	r1, #107	; 0x6b
 800a3d8:	f000 fe04 	bl	800afe4 <__assert_func>
 800a3dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a3e0:	6006      	str	r6, [r0, #0]
 800a3e2:	60c6      	str	r6, [r0, #12]
 800a3e4:	69e6      	ldr	r6, [r4, #28]
 800a3e6:	68f3      	ldr	r3, [r6, #12]
 800a3e8:	b183      	cbz	r3, 800a40c <_Balloc+0x50>
 800a3ea:	69e3      	ldr	r3, [r4, #28]
 800a3ec:	68db      	ldr	r3, [r3, #12]
 800a3ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a3f2:	b9b8      	cbnz	r0, 800a424 <_Balloc+0x68>
 800a3f4:	2101      	movs	r1, #1
 800a3f6:	fa01 f605 	lsl.w	r6, r1, r5
 800a3fa:	1d72      	adds	r2, r6, #5
 800a3fc:	0092      	lsls	r2, r2, #2
 800a3fe:	4620      	mov	r0, r4
 800a400:	f000 fe0e 	bl	800b020 <_calloc_r>
 800a404:	b160      	cbz	r0, 800a420 <_Balloc+0x64>
 800a406:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a40a:	e00e      	b.n	800a42a <_Balloc+0x6e>
 800a40c:	2221      	movs	r2, #33	; 0x21
 800a40e:	2104      	movs	r1, #4
 800a410:	4620      	mov	r0, r4
 800a412:	f000 fe05 	bl	800b020 <_calloc_r>
 800a416:	69e3      	ldr	r3, [r4, #28]
 800a418:	60f0      	str	r0, [r6, #12]
 800a41a:	68db      	ldr	r3, [r3, #12]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d1e4      	bne.n	800a3ea <_Balloc+0x2e>
 800a420:	2000      	movs	r0, #0
 800a422:	bd70      	pop	{r4, r5, r6, pc}
 800a424:	6802      	ldr	r2, [r0, #0]
 800a426:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a42a:	2300      	movs	r3, #0
 800a42c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a430:	e7f7      	b.n	800a422 <_Balloc+0x66>
 800a432:	bf00      	nop
 800a434:	0800b401 	.word	0x0800b401
 800a438:	0800b481 	.word	0x0800b481

0800a43c <_Bfree>:
 800a43c:	b570      	push	{r4, r5, r6, lr}
 800a43e:	69c6      	ldr	r6, [r0, #28]
 800a440:	4605      	mov	r5, r0
 800a442:	460c      	mov	r4, r1
 800a444:	b976      	cbnz	r6, 800a464 <_Bfree+0x28>
 800a446:	2010      	movs	r0, #16
 800a448:	f7ff ff04 	bl	800a254 <malloc>
 800a44c:	4602      	mov	r2, r0
 800a44e:	61e8      	str	r0, [r5, #28]
 800a450:	b920      	cbnz	r0, 800a45c <_Bfree+0x20>
 800a452:	4b09      	ldr	r3, [pc, #36]	; (800a478 <_Bfree+0x3c>)
 800a454:	4809      	ldr	r0, [pc, #36]	; (800a47c <_Bfree+0x40>)
 800a456:	218f      	movs	r1, #143	; 0x8f
 800a458:	f000 fdc4 	bl	800afe4 <__assert_func>
 800a45c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a460:	6006      	str	r6, [r0, #0]
 800a462:	60c6      	str	r6, [r0, #12]
 800a464:	b13c      	cbz	r4, 800a476 <_Bfree+0x3a>
 800a466:	69eb      	ldr	r3, [r5, #28]
 800a468:	6862      	ldr	r2, [r4, #4]
 800a46a:	68db      	ldr	r3, [r3, #12]
 800a46c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a470:	6021      	str	r1, [r4, #0]
 800a472:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a476:	bd70      	pop	{r4, r5, r6, pc}
 800a478:	0800b401 	.word	0x0800b401
 800a47c:	0800b481 	.word	0x0800b481

0800a480 <__multadd>:
 800a480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a484:	690d      	ldr	r5, [r1, #16]
 800a486:	4607      	mov	r7, r0
 800a488:	460c      	mov	r4, r1
 800a48a:	461e      	mov	r6, r3
 800a48c:	f101 0c14 	add.w	ip, r1, #20
 800a490:	2000      	movs	r0, #0
 800a492:	f8dc 3000 	ldr.w	r3, [ip]
 800a496:	b299      	uxth	r1, r3
 800a498:	fb02 6101 	mla	r1, r2, r1, r6
 800a49c:	0c1e      	lsrs	r6, r3, #16
 800a49e:	0c0b      	lsrs	r3, r1, #16
 800a4a0:	fb02 3306 	mla	r3, r2, r6, r3
 800a4a4:	b289      	uxth	r1, r1
 800a4a6:	3001      	adds	r0, #1
 800a4a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a4ac:	4285      	cmp	r5, r0
 800a4ae:	f84c 1b04 	str.w	r1, [ip], #4
 800a4b2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a4b6:	dcec      	bgt.n	800a492 <__multadd+0x12>
 800a4b8:	b30e      	cbz	r6, 800a4fe <__multadd+0x7e>
 800a4ba:	68a3      	ldr	r3, [r4, #8]
 800a4bc:	42ab      	cmp	r3, r5
 800a4be:	dc19      	bgt.n	800a4f4 <__multadd+0x74>
 800a4c0:	6861      	ldr	r1, [r4, #4]
 800a4c2:	4638      	mov	r0, r7
 800a4c4:	3101      	adds	r1, #1
 800a4c6:	f7ff ff79 	bl	800a3bc <_Balloc>
 800a4ca:	4680      	mov	r8, r0
 800a4cc:	b928      	cbnz	r0, 800a4da <__multadd+0x5a>
 800a4ce:	4602      	mov	r2, r0
 800a4d0:	4b0c      	ldr	r3, [pc, #48]	; (800a504 <__multadd+0x84>)
 800a4d2:	480d      	ldr	r0, [pc, #52]	; (800a508 <__multadd+0x88>)
 800a4d4:	21ba      	movs	r1, #186	; 0xba
 800a4d6:	f000 fd85 	bl	800afe4 <__assert_func>
 800a4da:	6922      	ldr	r2, [r4, #16]
 800a4dc:	3202      	adds	r2, #2
 800a4de:	f104 010c 	add.w	r1, r4, #12
 800a4e2:	0092      	lsls	r2, r2, #2
 800a4e4:	300c      	adds	r0, #12
 800a4e6:	f7fe ffde 	bl	80094a6 <memcpy>
 800a4ea:	4621      	mov	r1, r4
 800a4ec:	4638      	mov	r0, r7
 800a4ee:	f7ff ffa5 	bl	800a43c <_Bfree>
 800a4f2:	4644      	mov	r4, r8
 800a4f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a4f8:	3501      	adds	r5, #1
 800a4fa:	615e      	str	r6, [r3, #20]
 800a4fc:	6125      	str	r5, [r4, #16]
 800a4fe:	4620      	mov	r0, r4
 800a500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a504:	0800b470 	.word	0x0800b470
 800a508:	0800b481 	.word	0x0800b481

0800a50c <__hi0bits>:
 800a50c:	0c03      	lsrs	r3, r0, #16
 800a50e:	041b      	lsls	r3, r3, #16
 800a510:	b9d3      	cbnz	r3, 800a548 <__hi0bits+0x3c>
 800a512:	0400      	lsls	r0, r0, #16
 800a514:	2310      	movs	r3, #16
 800a516:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a51a:	bf04      	itt	eq
 800a51c:	0200      	lsleq	r0, r0, #8
 800a51e:	3308      	addeq	r3, #8
 800a520:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a524:	bf04      	itt	eq
 800a526:	0100      	lsleq	r0, r0, #4
 800a528:	3304      	addeq	r3, #4
 800a52a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a52e:	bf04      	itt	eq
 800a530:	0080      	lsleq	r0, r0, #2
 800a532:	3302      	addeq	r3, #2
 800a534:	2800      	cmp	r0, #0
 800a536:	db05      	blt.n	800a544 <__hi0bits+0x38>
 800a538:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a53c:	f103 0301 	add.w	r3, r3, #1
 800a540:	bf08      	it	eq
 800a542:	2320      	moveq	r3, #32
 800a544:	4618      	mov	r0, r3
 800a546:	4770      	bx	lr
 800a548:	2300      	movs	r3, #0
 800a54a:	e7e4      	b.n	800a516 <__hi0bits+0xa>

0800a54c <__lo0bits>:
 800a54c:	6803      	ldr	r3, [r0, #0]
 800a54e:	f013 0207 	ands.w	r2, r3, #7
 800a552:	d00c      	beq.n	800a56e <__lo0bits+0x22>
 800a554:	07d9      	lsls	r1, r3, #31
 800a556:	d422      	bmi.n	800a59e <__lo0bits+0x52>
 800a558:	079a      	lsls	r2, r3, #30
 800a55a:	bf49      	itett	mi
 800a55c:	085b      	lsrmi	r3, r3, #1
 800a55e:	089b      	lsrpl	r3, r3, #2
 800a560:	6003      	strmi	r3, [r0, #0]
 800a562:	2201      	movmi	r2, #1
 800a564:	bf5c      	itt	pl
 800a566:	6003      	strpl	r3, [r0, #0]
 800a568:	2202      	movpl	r2, #2
 800a56a:	4610      	mov	r0, r2
 800a56c:	4770      	bx	lr
 800a56e:	b299      	uxth	r1, r3
 800a570:	b909      	cbnz	r1, 800a576 <__lo0bits+0x2a>
 800a572:	0c1b      	lsrs	r3, r3, #16
 800a574:	2210      	movs	r2, #16
 800a576:	b2d9      	uxtb	r1, r3
 800a578:	b909      	cbnz	r1, 800a57e <__lo0bits+0x32>
 800a57a:	3208      	adds	r2, #8
 800a57c:	0a1b      	lsrs	r3, r3, #8
 800a57e:	0719      	lsls	r1, r3, #28
 800a580:	bf04      	itt	eq
 800a582:	091b      	lsreq	r3, r3, #4
 800a584:	3204      	addeq	r2, #4
 800a586:	0799      	lsls	r1, r3, #30
 800a588:	bf04      	itt	eq
 800a58a:	089b      	lsreq	r3, r3, #2
 800a58c:	3202      	addeq	r2, #2
 800a58e:	07d9      	lsls	r1, r3, #31
 800a590:	d403      	bmi.n	800a59a <__lo0bits+0x4e>
 800a592:	085b      	lsrs	r3, r3, #1
 800a594:	f102 0201 	add.w	r2, r2, #1
 800a598:	d003      	beq.n	800a5a2 <__lo0bits+0x56>
 800a59a:	6003      	str	r3, [r0, #0]
 800a59c:	e7e5      	b.n	800a56a <__lo0bits+0x1e>
 800a59e:	2200      	movs	r2, #0
 800a5a0:	e7e3      	b.n	800a56a <__lo0bits+0x1e>
 800a5a2:	2220      	movs	r2, #32
 800a5a4:	e7e1      	b.n	800a56a <__lo0bits+0x1e>
	...

0800a5a8 <__i2b>:
 800a5a8:	b510      	push	{r4, lr}
 800a5aa:	460c      	mov	r4, r1
 800a5ac:	2101      	movs	r1, #1
 800a5ae:	f7ff ff05 	bl	800a3bc <_Balloc>
 800a5b2:	4602      	mov	r2, r0
 800a5b4:	b928      	cbnz	r0, 800a5c2 <__i2b+0x1a>
 800a5b6:	4b05      	ldr	r3, [pc, #20]	; (800a5cc <__i2b+0x24>)
 800a5b8:	4805      	ldr	r0, [pc, #20]	; (800a5d0 <__i2b+0x28>)
 800a5ba:	f240 1145 	movw	r1, #325	; 0x145
 800a5be:	f000 fd11 	bl	800afe4 <__assert_func>
 800a5c2:	2301      	movs	r3, #1
 800a5c4:	6144      	str	r4, [r0, #20]
 800a5c6:	6103      	str	r3, [r0, #16]
 800a5c8:	bd10      	pop	{r4, pc}
 800a5ca:	bf00      	nop
 800a5cc:	0800b470 	.word	0x0800b470
 800a5d0:	0800b481 	.word	0x0800b481

0800a5d4 <__multiply>:
 800a5d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5d8:	4691      	mov	r9, r2
 800a5da:	690a      	ldr	r2, [r1, #16]
 800a5dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a5e0:	429a      	cmp	r2, r3
 800a5e2:	bfb8      	it	lt
 800a5e4:	460b      	movlt	r3, r1
 800a5e6:	460c      	mov	r4, r1
 800a5e8:	bfbc      	itt	lt
 800a5ea:	464c      	movlt	r4, r9
 800a5ec:	4699      	movlt	r9, r3
 800a5ee:	6927      	ldr	r7, [r4, #16]
 800a5f0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a5f4:	68a3      	ldr	r3, [r4, #8]
 800a5f6:	6861      	ldr	r1, [r4, #4]
 800a5f8:	eb07 060a 	add.w	r6, r7, sl
 800a5fc:	42b3      	cmp	r3, r6
 800a5fe:	b085      	sub	sp, #20
 800a600:	bfb8      	it	lt
 800a602:	3101      	addlt	r1, #1
 800a604:	f7ff feda 	bl	800a3bc <_Balloc>
 800a608:	b930      	cbnz	r0, 800a618 <__multiply+0x44>
 800a60a:	4602      	mov	r2, r0
 800a60c:	4b44      	ldr	r3, [pc, #272]	; (800a720 <__multiply+0x14c>)
 800a60e:	4845      	ldr	r0, [pc, #276]	; (800a724 <__multiply+0x150>)
 800a610:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a614:	f000 fce6 	bl	800afe4 <__assert_func>
 800a618:	f100 0514 	add.w	r5, r0, #20
 800a61c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a620:	462b      	mov	r3, r5
 800a622:	2200      	movs	r2, #0
 800a624:	4543      	cmp	r3, r8
 800a626:	d321      	bcc.n	800a66c <__multiply+0x98>
 800a628:	f104 0314 	add.w	r3, r4, #20
 800a62c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a630:	f109 0314 	add.w	r3, r9, #20
 800a634:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a638:	9202      	str	r2, [sp, #8]
 800a63a:	1b3a      	subs	r2, r7, r4
 800a63c:	3a15      	subs	r2, #21
 800a63e:	f022 0203 	bic.w	r2, r2, #3
 800a642:	3204      	adds	r2, #4
 800a644:	f104 0115 	add.w	r1, r4, #21
 800a648:	428f      	cmp	r7, r1
 800a64a:	bf38      	it	cc
 800a64c:	2204      	movcc	r2, #4
 800a64e:	9201      	str	r2, [sp, #4]
 800a650:	9a02      	ldr	r2, [sp, #8]
 800a652:	9303      	str	r3, [sp, #12]
 800a654:	429a      	cmp	r2, r3
 800a656:	d80c      	bhi.n	800a672 <__multiply+0x9e>
 800a658:	2e00      	cmp	r6, #0
 800a65a:	dd03      	ble.n	800a664 <__multiply+0x90>
 800a65c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a660:	2b00      	cmp	r3, #0
 800a662:	d05b      	beq.n	800a71c <__multiply+0x148>
 800a664:	6106      	str	r6, [r0, #16]
 800a666:	b005      	add	sp, #20
 800a668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a66c:	f843 2b04 	str.w	r2, [r3], #4
 800a670:	e7d8      	b.n	800a624 <__multiply+0x50>
 800a672:	f8b3 a000 	ldrh.w	sl, [r3]
 800a676:	f1ba 0f00 	cmp.w	sl, #0
 800a67a:	d024      	beq.n	800a6c6 <__multiply+0xf2>
 800a67c:	f104 0e14 	add.w	lr, r4, #20
 800a680:	46a9      	mov	r9, r5
 800a682:	f04f 0c00 	mov.w	ip, #0
 800a686:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a68a:	f8d9 1000 	ldr.w	r1, [r9]
 800a68e:	fa1f fb82 	uxth.w	fp, r2
 800a692:	b289      	uxth	r1, r1
 800a694:	fb0a 110b 	mla	r1, sl, fp, r1
 800a698:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a69c:	f8d9 2000 	ldr.w	r2, [r9]
 800a6a0:	4461      	add	r1, ip
 800a6a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a6a6:	fb0a c20b 	mla	r2, sl, fp, ip
 800a6aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a6ae:	b289      	uxth	r1, r1
 800a6b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a6b4:	4577      	cmp	r7, lr
 800a6b6:	f849 1b04 	str.w	r1, [r9], #4
 800a6ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a6be:	d8e2      	bhi.n	800a686 <__multiply+0xb2>
 800a6c0:	9a01      	ldr	r2, [sp, #4]
 800a6c2:	f845 c002 	str.w	ip, [r5, r2]
 800a6c6:	9a03      	ldr	r2, [sp, #12]
 800a6c8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a6cc:	3304      	adds	r3, #4
 800a6ce:	f1b9 0f00 	cmp.w	r9, #0
 800a6d2:	d021      	beq.n	800a718 <__multiply+0x144>
 800a6d4:	6829      	ldr	r1, [r5, #0]
 800a6d6:	f104 0c14 	add.w	ip, r4, #20
 800a6da:	46ae      	mov	lr, r5
 800a6dc:	f04f 0a00 	mov.w	sl, #0
 800a6e0:	f8bc b000 	ldrh.w	fp, [ip]
 800a6e4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a6e8:	fb09 220b 	mla	r2, r9, fp, r2
 800a6ec:	4452      	add	r2, sl
 800a6ee:	b289      	uxth	r1, r1
 800a6f0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a6f4:	f84e 1b04 	str.w	r1, [lr], #4
 800a6f8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a6fc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a700:	f8be 1000 	ldrh.w	r1, [lr]
 800a704:	fb09 110a 	mla	r1, r9, sl, r1
 800a708:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a70c:	4567      	cmp	r7, ip
 800a70e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a712:	d8e5      	bhi.n	800a6e0 <__multiply+0x10c>
 800a714:	9a01      	ldr	r2, [sp, #4]
 800a716:	50a9      	str	r1, [r5, r2]
 800a718:	3504      	adds	r5, #4
 800a71a:	e799      	b.n	800a650 <__multiply+0x7c>
 800a71c:	3e01      	subs	r6, #1
 800a71e:	e79b      	b.n	800a658 <__multiply+0x84>
 800a720:	0800b470 	.word	0x0800b470
 800a724:	0800b481 	.word	0x0800b481

0800a728 <__pow5mult>:
 800a728:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a72c:	4615      	mov	r5, r2
 800a72e:	f012 0203 	ands.w	r2, r2, #3
 800a732:	4606      	mov	r6, r0
 800a734:	460f      	mov	r7, r1
 800a736:	d007      	beq.n	800a748 <__pow5mult+0x20>
 800a738:	4c25      	ldr	r4, [pc, #148]	; (800a7d0 <__pow5mult+0xa8>)
 800a73a:	3a01      	subs	r2, #1
 800a73c:	2300      	movs	r3, #0
 800a73e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a742:	f7ff fe9d 	bl	800a480 <__multadd>
 800a746:	4607      	mov	r7, r0
 800a748:	10ad      	asrs	r5, r5, #2
 800a74a:	d03d      	beq.n	800a7c8 <__pow5mult+0xa0>
 800a74c:	69f4      	ldr	r4, [r6, #28]
 800a74e:	b97c      	cbnz	r4, 800a770 <__pow5mult+0x48>
 800a750:	2010      	movs	r0, #16
 800a752:	f7ff fd7f 	bl	800a254 <malloc>
 800a756:	4602      	mov	r2, r0
 800a758:	61f0      	str	r0, [r6, #28]
 800a75a:	b928      	cbnz	r0, 800a768 <__pow5mult+0x40>
 800a75c:	4b1d      	ldr	r3, [pc, #116]	; (800a7d4 <__pow5mult+0xac>)
 800a75e:	481e      	ldr	r0, [pc, #120]	; (800a7d8 <__pow5mult+0xb0>)
 800a760:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a764:	f000 fc3e 	bl	800afe4 <__assert_func>
 800a768:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a76c:	6004      	str	r4, [r0, #0]
 800a76e:	60c4      	str	r4, [r0, #12]
 800a770:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a774:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a778:	b94c      	cbnz	r4, 800a78e <__pow5mult+0x66>
 800a77a:	f240 2171 	movw	r1, #625	; 0x271
 800a77e:	4630      	mov	r0, r6
 800a780:	f7ff ff12 	bl	800a5a8 <__i2b>
 800a784:	2300      	movs	r3, #0
 800a786:	f8c8 0008 	str.w	r0, [r8, #8]
 800a78a:	4604      	mov	r4, r0
 800a78c:	6003      	str	r3, [r0, #0]
 800a78e:	f04f 0900 	mov.w	r9, #0
 800a792:	07eb      	lsls	r3, r5, #31
 800a794:	d50a      	bpl.n	800a7ac <__pow5mult+0x84>
 800a796:	4639      	mov	r1, r7
 800a798:	4622      	mov	r2, r4
 800a79a:	4630      	mov	r0, r6
 800a79c:	f7ff ff1a 	bl	800a5d4 <__multiply>
 800a7a0:	4639      	mov	r1, r7
 800a7a2:	4680      	mov	r8, r0
 800a7a4:	4630      	mov	r0, r6
 800a7a6:	f7ff fe49 	bl	800a43c <_Bfree>
 800a7aa:	4647      	mov	r7, r8
 800a7ac:	106d      	asrs	r5, r5, #1
 800a7ae:	d00b      	beq.n	800a7c8 <__pow5mult+0xa0>
 800a7b0:	6820      	ldr	r0, [r4, #0]
 800a7b2:	b938      	cbnz	r0, 800a7c4 <__pow5mult+0x9c>
 800a7b4:	4622      	mov	r2, r4
 800a7b6:	4621      	mov	r1, r4
 800a7b8:	4630      	mov	r0, r6
 800a7ba:	f7ff ff0b 	bl	800a5d4 <__multiply>
 800a7be:	6020      	str	r0, [r4, #0]
 800a7c0:	f8c0 9000 	str.w	r9, [r0]
 800a7c4:	4604      	mov	r4, r0
 800a7c6:	e7e4      	b.n	800a792 <__pow5mult+0x6a>
 800a7c8:	4638      	mov	r0, r7
 800a7ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7ce:	bf00      	nop
 800a7d0:	0800b5d0 	.word	0x0800b5d0
 800a7d4:	0800b401 	.word	0x0800b401
 800a7d8:	0800b481 	.word	0x0800b481

0800a7dc <__lshift>:
 800a7dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7e0:	460c      	mov	r4, r1
 800a7e2:	6849      	ldr	r1, [r1, #4]
 800a7e4:	6923      	ldr	r3, [r4, #16]
 800a7e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a7ea:	68a3      	ldr	r3, [r4, #8]
 800a7ec:	4607      	mov	r7, r0
 800a7ee:	4691      	mov	r9, r2
 800a7f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a7f4:	f108 0601 	add.w	r6, r8, #1
 800a7f8:	42b3      	cmp	r3, r6
 800a7fa:	db0b      	blt.n	800a814 <__lshift+0x38>
 800a7fc:	4638      	mov	r0, r7
 800a7fe:	f7ff fddd 	bl	800a3bc <_Balloc>
 800a802:	4605      	mov	r5, r0
 800a804:	b948      	cbnz	r0, 800a81a <__lshift+0x3e>
 800a806:	4602      	mov	r2, r0
 800a808:	4b28      	ldr	r3, [pc, #160]	; (800a8ac <__lshift+0xd0>)
 800a80a:	4829      	ldr	r0, [pc, #164]	; (800a8b0 <__lshift+0xd4>)
 800a80c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a810:	f000 fbe8 	bl	800afe4 <__assert_func>
 800a814:	3101      	adds	r1, #1
 800a816:	005b      	lsls	r3, r3, #1
 800a818:	e7ee      	b.n	800a7f8 <__lshift+0x1c>
 800a81a:	2300      	movs	r3, #0
 800a81c:	f100 0114 	add.w	r1, r0, #20
 800a820:	f100 0210 	add.w	r2, r0, #16
 800a824:	4618      	mov	r0, r3
 800a826:	4553      	cmp	r3, sl
 800a828:	db33      	blt.n	800a892 <__lshift+0xb6>
 800a82a:	6920      	ldr	r0, [r4, #16]
 800a82c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a830:	f104 0314 	add.w	r3, r4, #20
 800a834:	f019 091f 	ands.w	r9, r9, #31
 800a838:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a83c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a840:	d02b      	beq.n	800a89a <__lshift+0xbe>
 800a842:	f1c9 0e20 	rsb	lr, r9, #32
 800a846:	468a      	mov	sl, r1
 800a848:	2200      	movs	r2, #0
 800a84a:	6818      	ldr	r0, [r3, #0]
 800a84c:	fa00 f009 	lsl.w	r0, r0, r9
 800a850:	4310      	orrs	r0, r2
 800a852:	f84a 0b04 	str.w	r0, [sl], #4
 800a856:	f853 2b04 	ldr.w	r2, [r3], #4
 800a85a:	459c      	cmp	ip, r3
 800a85c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a860:	d8f3      	bhi.n	800a84a <__lshift+0x6e>
 800a862:	ebac 0304 	sub.w	r3, ip, r4
 800a866:	3b15      	subs	r3, #21
 800a868:	f023 0303 	bic.w	r3, r3, #3
 800a86c:	3304      	adds	r3, #4
 800a86e:	f104 0015 	add.w	r0, r4, #21
 800a872:	4584      	cmp	ip, r0
 800a874:	bf38      	it	cc
 800a876:	2304      	movcc	r3, #4
 800a878:	50ca      	str	r2, [r1, r3]
 800a87a:	b10a      	cbz	r2, 800a880 <__lshift+0xa4>
 800a87c:	f108 0602 	add.w	r6, r8, #2
 800a880:	3e01      	subs	r6, #1
 800a882:	4638      	mov	r0, r7
 800a884:	612e      	str	r6, [r5, #16]
 800a886:	4621      	mov	r1, r4
 800a888:	f7ff fdd8 	bl	800a43c <_Bfree>
 800a88c:	4628      	mov	r0, r5
 800a88e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a892:	f842 0f04 	str.w	r0, [r2, #4]!
 800a896:	3301      	adds	r3, #1
 800a898:	e7c5      	b.n	800a826 <__lshift+0x4a>
 800a89a:	3904      	subs	r1, #4
 800a89c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8a0:	f841 2f04 	str.w	r2, [r1, #4]!
 800a8a4:	459c      	cmp	ip, r3
 800a8a6:	d8f9      	bhi.n	800a89c <__lshift+0xc0>
 800a8a8:	e7ea      	b.n	800a880 <__lshift+0xa4>
 800a8aa:	bf00      	nop
 800a8ac:	0800b470 	.word	0x0800b470
 800a8b0:	0800b481 	.word	0x0800b481

0800a8b4 <__mcmp>:
 800a8b4:	b530      	push	{r4, r5, lr}
 800a8b6:	6902      	ldr	r2, [r0, #16]
 800a8b8:	690c      	ldr	r4, [r1, #16]
 800a8ba:	1b12      	subs	r2, r2, r4
 800a8bc:	d10e      	bne.n	800a8dc <__mcmp+0x28>
 800a8be:	f100 0314 	add.w	r3, r0, #20
 800a8c2:	3114      	adds	r1, #20
 800a8c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a8c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a8cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a8d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a8d4:	42a5      	cmp	r5, r4
 800a8d6:	d003      	beq.n	800a8e0 <__mcmp+0x2c>
 800a8d8:	d305      	bcc.n	800a8e6 <__mcmp+0x32>
 800a8da:	2201      	movs	r2, #1
 800a8dc:	4610      	mov	r0, r2
 800a8de:	bd30      	pop	{r4, r5, pc}
 800a8e0:	4283      	cmp	r3, r0
 800a8e2:	d3f3      	bcc.n	800a8cc <__mcmp+0x18>
 800a8e4:	e7fa      	b.n	800a8dc <__mcmp+0x28>
 800a8e6:	f04f 32ff 	mov.w	r2, #4294967295
 800a8ea:	e7f7      	b.n	800a8dc <__mcmp+0x28>

0800a8ec <__mdiff>:
 800a8ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8f0:	460c      	mov	r4, r1
 800a8f2:	4606      	mov	r6, r0
 800a8f4:	4611      	mov	r1, r2
 800a8f6:	4620      	mov	r0, r4
 800a8f8:	4690      	mov	r8, r2
 800a8fa:	f7ff ffdb 	bl	800a8b4 <__mcmp>
 800a8fe:	1e05      	subs	r5, r0, #0
 800a900:	d110      	bne.n	800a924 <__mdiff+0x38>
 800a902:	4629      	mov	r1, r5
 800a904:	4630      	mov	r0, r6
 800a906:	f7ff fd59 	bl	800a3bc <_Balloc>
 800a90a:	b930      	cbnz	r0, 800a91a <__mdiff+0x2e>
 800a90c:	4b3a      	ldr	r3, [pc, #232]	; (800a9f8 <__mdiff+0x10c>)
 800a90e:	4602      	mov	r2, r0
 800a910:	f240 2137 	movw	r1, #567	; 0x237
 800a914:	4839      	ldr	r0, [pc, #228]	; (800a9fc <__mdiff+0x110>)
 800a916:	f000 fb65 	bl	800afe4 <__assert_func>
 800a91a:	2301      	movs	r3, #1
 800a91c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a920:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a924:	bfa4      	itt	ge
 800a926:	4643      	movge	r3, r8
 800a928:	46a0      	movge	r8, r4
 800a92a:	4630      	mov	r0, r6
 800a92c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a930:	bfa6      	itte	ge
 800a932:	461c      	movge	r4, r3
 800a934:	2500      	movge	r5, #0
 800a936:	2501      	movlt	r5, #1
 800a938:	f7ff fd40 	bl	800a3bc <_Balloc>
 800a93c:	b920      	cbnz	r0, 800a948 <__mdiff+0x5c>
 800a93e:	4b2e      	ldr	r3, [pc, #184]	; (800a9f8 <__mdiff+0x10c>)
 800a940:	4602      	mov	r2, r0
 800a942:	f240 2145 	movw	r1, #581	; 0x245
 800a946:	e7e5      	b.n	800a914 <__mdiff+0x28>
 800a948:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a94c:	6926      	ldr	r6, [r4, #16]
 800a94e:	60c5      	str	r5, [r0, #12]
 800a950:	f104 0914 	add.w	r9, r4, #20
 800a954:	f108 0514 	add.w	r5, r8, #20
 800a958:	f100 0e14 	add.w	lr, r0, #20
 800a95c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a960:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a964:	f108 0210 	add.w	r2, r8, #16
 800a968:	46f2      	mov	sl, lr
 800a96a:	2100      	movs	r1, #0
 800a96c:	f859 3b04 	ldr.w	r3, [r9], #4
 800a970:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a974:	fa11 f88b 	uxtah	r8, r1, fp
 800a978:	b299      	uxth	r1, r3
 800a97a:	0c1b      	lsrs	r3, r3, #16
 800a97c:	eba8 0801 	sub.w	r8, r8, r1
 800a980:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a984:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a988:	fa1f f888 	uxth.w	r8, r8
 800a98c:	1419      	asrs	r1, r3, #16
 800a98e:	454e      	cmp	r6, r9
 800a990:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a994:	f84a 3b04 	str.w	r3, [sl], #4
 800a998:	d8e8      	bhi.n	800a96c <__mdiff+0x80>
 800a99a:	1b33      	subs	r3, r6, r4
 800a99c:	3b15      	subs	r3, #21
 800a99e:	f023 0303 	bic.w	r3, r3, #3
 800a9a2:	3304      	adds	r3, #4
 800a9a4:	3415      	adds	r4, #21
 800a9a6:	42a6      	cmp	r6, r4
 800a9a8:	bf38      	it	cc
 800a9aa:	2304      	movcc	r3, #4
 800a9ac:	441d      	add	r5, r3
 800a9ae:	4473      	add	r3, lr
 800a9b0:	469e      	mov	lr, r3
 800a9b2:	462e      	mov	r6, r5
 800a9b4:	4566      	cmp	r6, ip
 800a9b6:	d30e      	bcc.n	800a9d6 <__mdiff+0xea>
 800a9b8:	f10c 0203 	add.w	r2, ip, #3
 800a9bc:	1b52      	subs	r2, r2, r5
 800a9be:	f022 0203 	bic.w	r2, r2, #3
 800a9c2:	3d03      	subs	r5, #3
 800a9c4:	45ac      	cmp	ip, r5
 800a9c6:	bf38      	it	cc
 800a9c8:	2200      	movcc	r2, #0
 800a9ca:	4413      	add	r3, r2
 800a9cc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a9d0:	b17a      	cbz	r2, 800a9f2 <__mdiff+0x106>
 800a9d2:	6107      	str	r7, [r0, #16]
 800a9d4:	e7a4      	b.n	800a920 <__mdiff+0x34>
 800a9d6:	f856 8b04 	ldr.w	r8, [r6], #4
 800a9da:	fa11 f288 	uxtah	r2, r1, r8
 800a9de:	1414      	asrs	r4, r2, #16
 800a9e0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a9e4:	b292      	uxth	r2, r2
 800a9e6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a9ea:	f84e 2b04 	str.w	r2, [lr], #4
 800a9ee:	1421      	asrs	r1, r4, #16
 800a9f0:	e7e0      	b.n	800a9b4 <__mdiff+0xc8>
 800a9f2:	3f01      	subs	r7, #1
 800a9f4:	e7ea      	b.n	800a9cc <__mdiff+0xe0>
 800a9f6:	bf00      	nop
 800a9f8:	0800b470 	.word	0x0800b470
 800a9fc:	0800b481 	.word	0x0800b481

0800aa00 <__d2b>:
 800aa00:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aa04:	460f      	mov	r7, r1
 800aa06:	2101      	movs	r1, #1
 800aa08:	ec59 8b10 	vmov	r8, r9, d0
 800aa0c:	4616      	mov	r6, r2
 800aa0e:	f7ff fcd5 	bl	800a3bc <_Balloc>
 800aa12:	4604      	mov	r4, r0
 800aa14:	b930      	cbnz	r0, 800aa24 <__d2b+0x24>
 800aa16:	4602      	mov	r2, r0
 800aa18:	4b24      	ldr	r3, [pc, #144]	; (800aaac <__d2b+0xac>)
 800aa1a:	4825      	ldr	r0, [pc, #148]	; (800aab0 <__d2b+0xb0>)
 800aa1c:	f240 310f 	movw	r1, #783	; 0x30f
 800aa20:	f000 fae0 	bl	800afe4 <__assert_func>
 800aa24:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800aa28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800aa2c:	bb2d      	cbnz	r5, 800aa7a <__d2b+0x7a>
 800aa2e:	9301      	str	r3, [sp, #4]
 800aa30:	f1b8 0300 	subs.w	r3, r8, #0
 800aa34:	d026      	beq.n	800aa84 <__d2b+0x84>
 800aa36:	4668      	mov	r0, sp
 800aa38:	9300      	str	r3, [sp, #0]
 800aa3a:	f7ff fd87 	bl	800a54c <__lo0bits>
 800aa3e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800aa42:	b1e8      	cbz	r0, 800aa80 <__d2b+0x80>
 800aa44:	f1c0 0320 	rsb	r3, r0, #32
 800aa48:	fa02 f303 	lsl.w	r3, r2, r3
 800aa4c:	430b      	orrs	r3, r1
 800aa4e:	40c2      	lsrs	r2, r0
 800aa50:	6163      	str	r3, [r4, #20]
 800aa52:	9201      	str	r2, [sp, #4]
 800aa54:	9b01      	ldr	r3, [sp, #4]
 800aa56:	61a3      	str	r3, [r4, #24]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	bf14      	ite	ne
 800aa5c:	2202      	movne	r2, #2
 800aa5e:	2201      	moveq	r2, #1
 800aa60:	6122      	str	r2, [r4, #16]
 800aa62:	b1bd      	cbz	r5, 800aa94 <__d2b+0x94>
 800aa64:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800aa68:	4405      	add	r5, r0
 800aa6a:	603d      	str	r5, [r7, #0]
 800aa6c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800aa70:	6030      	str	r0, [r6, #0]
 800aa72:	4620      	mov	r0, r4
 800aa74:	b003      	add	sp, #12
 800aa76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aa7a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aa7e:	e7d6      	b.n	800aa2e <__d2b+0x2e>
 800aa80:	6161      	str	r1, [r4, #20]
 800aa82:	e7e7      	b.n	800aa54 <__d2b+0x54>
 800aa84:	a801      	add	r0, sp, #4
 800aa86:	f7ff fd61 	bl	800a54c <__lo0bits>
 800aa8a:	9b01      	ldr	r3, [sp, #4]
 800aa8c:	6163      	str	r3, [r4, #20]
 800aa8e:	3020      	adds	r0, #32
 800aa90:	2201      	movs	r2, #1
 800aa92:	e7e5      	b.n	800aa60 <__d2b+0x60>
 800aa94:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aa98:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800aa9c:	6038      	str	r0, [r7, #0]
 800aa9e:	6918      	ldr	r0, [r3, #16]
 800aaa0:	f7ff fd34 	bl	800a50c <__hi0bits>
 800aaa4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aaa8:	e7e2      	b.n	800aa70 <__d2b+0x70>
 800aaaa:	bf00      	nop
 800aaac:	0800b470 	.word	0x0800b470
 800aab0:	0800b481 	.word	0x0800b481

0800aab4 <__sfputc_r>:
 800aab4:	6893      	ldr	r3, [r2, #8]
 800aab6:	3b01      	subs	r3, #1
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	b410      	push	{r4}
 800aabc:	6093      	str	r3, [r2, #8]
 800aabe:	da08      	bge.n	800aad2 <__sfputc_r+0x1e>
 800aac0:	6994      	ldr	r4, [r2, #24]
 800aac2:	42a3      	cmp	r3, r4
 800aac4:	db01      	blt.n	800aaca <__sfputc_r+0x16>
 800aac6:	290a      	cmp	r1, #10
 800aac8:	d103      	bne.n	800aad2 <__sfputc_r+0x1e>
 800aaca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aace:	f000 b9e3 	b.w	800ae98 <__swbuf_r>
 800aad2:	6813      	ldr	r3, [r2, #0]
 800aad4:	1c58      	adds	r0, r3, #1
 800aad6:	6010      	str	r0, [r2, #0]
 800aad8:	7019      	strb	r1, [r3, #0]
 800aada:	4608      	mov	r0, r1
 800aadc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aae0:	4770      	bx	lr

0800aae2 <__sfputs_r>:
 800aae2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aae4:	4606      	mov	r6, r0
 800aae6:	460f      	mov	r7, r1
 800aae8:	4614      	mov	r4, r2
 800aaea:	18d5      	adds	r5, r2, r3
 800aaec:	42ac      	cmp	r4, r5
 800aaee:	d101      	bne.n	800aaf4 <__sfputs_r+0x12>
 800aaf0:	2000      	movs	r0, #0
 800aaf2:	e007      	b.n	800ab04 <__sfputs_r+0x22>
 800aaf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aaf8:	463a      	mov	r2, r7
 800aafa:	4630      	mov	r0, r6
 800aafc:	f7ff ffda 	bl	800aab4 <__sfputc_r>
 800ab00:	1c43      	adds	r3, r0, #1
 800ab02:	d1f3      	bne.n	800aaec <__sfputs_r+0xa>
 800ab04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ab08 <_vfiprintf_r>:
 800ab08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab0c:	460d      	mov	r5, r1
 800ab0e:	b09d      	sub	sp, #116	; 0x74
 800ab10:	4614      	mov	r4, r2
 800ab12:	4698      	mov	r8, r3
 800ab14:	4606      	mov	r6, r0
 800ab16:	b118      	cbz	r0, 800ab20 <_vfiprintf_r+0x18>
 800ab18:	6a03      	ldr	r3, [r0, #32]
 800ab1a:	b90b      	cbnz	r3, 800ab20 <_vfiprintf_r+0x18>
 800ab1c:	f7fe fb50 	bl	80091c0 <__sinit>
 800ab20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab22:	07d9      	lsls	r1, r3, #31
 800ab24:	d405      	bmi.n	800ab32 <_vfiprintf_r+0x2a>
 800ab26:	89ab      	ldrh	r3, [r5, #12]
 800ab28:	059a      	lsls	r2, r3, #22
 800ab2a:	d402      	bmi.n	800ab32 <_vfiprintf_r+0x2a>
 800ab2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab2e:	f7fe fcb8 	bl	80094a2 <__retarget_lock_acquire_recursive>
 800ab32:	89ab      	ldrh	r3, [r5, #12]
 800ab34:	071b      	lsls	r3, r3, #28
 800ab36:	d501      	bpl.n	800ab3c <_vfiprintf_r+0x34>
 800ab38:	692b      	ldr	r3, [r5, #16]
 800ab3a:	b99b      	cbnz	r3, 800ab64 <_vfiprintf_r+0x5c>
 800ab3c:	4629      	mov	r1, r5
 800ab3e:	4630      	mov	r0, r6
 800ab40:	f000 f9e8 	bl	800af14 <__swsetup_r>
 800ab44:	b170      	cbz	r0, 800ab64 <_vfiprintf_r+0x5c>
 800ab46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab48:	07dc      	lsls	r4, r3, #31
 800ab4a:	d504      	bpl.n	800ab56 <_vfiprintf_r+0x4e>
 800ab4c:	f04f 30ff 	mov.w	r0, #4294967295
 800ab50:	b01d      	add	sp, #116	; 0x74
 800ab52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab56:	89ab      	ldrh	r3, [r5, #12]
 800ab58:	0598      	lsls	r0, r3, #22
 800ab5a:	d4f7      	bmi.n	800ab4c <_vfiprintf_r+0x44>
 800ab5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab5e:	f7fe fca1 	bl	80094a4 <__retarget_lock_release_recursive>
 800ab62:	e7f3      	b.n	800ab4c <_vfiprintf_r+0x44>
 800ab64:	2300      	movs	r3, #0
 800ab66:	9309      	str	r3, [sp, #36]	; 0x24
 800ab68:	2320      	movs	r3, #32
 800ab6a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ab6e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab72:	2330      	movs	r3, #48	; 0x30
 800ab74:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800ad28 <_vfiprintf_r+0x220>
 800ab78:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ab7c:	f04f 0901 	mov.w	r9, #1
 800ab80:	4623      	mov	r3, r4
 800ab82:	469a      	mov	sl, r3
 800ab84:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab88:	b10a      	cbz	r2, 800ab8e <_vfiprintf_r+0x86>
 800ab8a:	2a25      	cmp	r2, #37	; 0x25
 800ab8c:	d1f9      	bne.n	800ab82 <_vfiprintf_r+0x7a>
 800ab8e:	ebba 0b04 	subs.w	fp, sl, r4
 800ab92:	d00b      	beq.n	800abac <_vfiprintf_r+0xa4>
 800ab94:	465b      	mov	r3, fp
 800ab96:	4622      	mov	r2, r4
 800ab98:	4629      	mov	r1, r5
 800ab9a:	4630      	mov	r0, r6
 800ab9c:	f7ff ffa1 	bl	800aae2 <__sfputs_r>
 800aba0:	3001      	adds	r0, #1
 800aba2:	f000 80a9 	beq.w	800acf8 <_vfiprintf_r+0x1f0>
 800aba6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aba8:	445a      	add	r2, fp
 800abaa:	9209      	str	r2, [sp, #36]	; 0x24
 800abac:	f89a 3000 	ldrb.w	r3, [sl]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	f000 80a1 	beq.w	800acf8 <_vfiprintf_r+0x1f0>
 800abb6:	2300      	movs	r3, #0
 800abb8:	f04f 32ff 	mov.w	r2, #4294967295
 800abbc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800abc0:	f10a 0a01 	add.w	sl, sl, #1
 800abc4:	9304      	str	r3, [sp, #16]
 800abc6:	9307      	str	r3, [sp, #28]
 800abc8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800abcc:	931a      	str	r3, [sp, #104]	; 0x68
 800abce:	4654      	mov	r4, sl
 800abd0:	2205      	movs	r2, #5
 800abd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abd6:	4854      	ldr	r0, [pc, #336]	; (800ad28 <_vfiprintf_r+0x220>)
 800abd8:	f7f5 fb0a 	bl	80001f0 <memchr>
 800abdc:	9a04      	ldr	r2, [sp, #16]
 800abde:	b9d8      	cbnz	r0, 800ac18 <_vfiprintf_r+0x110>
 800abe0:	06d1      	lsls	r1, r2, #27
 800abe2:	bf44      	itt	mi
 800abe4:	2320      	movmi	r3, #32
 800abe6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800abea:	0713      	lsls	r3, r2, #28
 800abec:	bf44      	itt	mi
 800abee:	232b      	movmi	r3, #43	; 0x2b
 800abf0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800abf4:	f89a 3000 	ldrb.w	r3, [sl]
 800abf8:	2b2a      	cmp	r3, #42	; 0x2a
 800abfa:	d015      	beq.n	800ac28 <_vfiprintf_r+0x120>
 800abfc:	9a07      	ldr	r2, [sp, #28]
 800abfe:	4654      	mov	r4, sl
 800ac00:	2000      	movs	r0, #0
 800ac02:	f04f 0c0a 	mov.w	ip, #10
 800ac06:	4621      	mov	r1, r4
 800ac08:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac0c:	3b30      	subs	r3, #48	; 0x30
 800ac0e:	2b09      	cmp	r3, #9
 800ac10:	d94d      	bls.n	800acae <_vfiprintf_r+0x1a6>
 800ac12:	b1b0      	cbz	r0, 800ac42 <_vfiprintf_r+0x13a>
 800ac14:	9207      	str	r2, [sp, #28]
 800ac16:	e014      	b.n	800ac42 <_vfiprintf_r+0x13a>
 800ac18:	eba0 0308 	sub.w	r3, r0, r8
 800ac1c:	fa09 f303 	lsl.w	r3, r9, r3
 800ac20:	4313      	orrs	r3, r2
 800ac22:	9304      	str	r3, [sp, #16]
 800ac24:	46a2      	mov	sl, r4
 800ac26:	e7d2      	b.n	800abce <_vfiprintf_r+0xc6>
 800ac28:	9b03      	ldr	r3, [sp, #12]
 800ac2a:	1d19      	adds	r1, r3, #4
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	9103      	str	r1, [sp, #12]
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	bfbb      	ittet	lt
 800ac34:	425b      	neglt	r3, r3
 800ac36:	f042 0202 	orrlt.w	r2, r2, #2
 800ac3a:	9307      	strge	r3, [sp, #28]
 800ac3c:	9307      	strlt	r3, [sp, #28]
 800ac3e:	bfb8      	it	lt
 800ac40:	9204      	strlt	r2, [sp, #16]
 800ac42:	7823      	ldrb	r3, [r4, #0]
 800ac44:	2b2e      	cmp	r3, #46	; 0x2e
 800ac46:	d10c      	bne.n	800ac62 <_vfiprintf_r+0x15a>
 800ac48:	7863      	ldrb	r3, [r4, #1]
 800ac4a:	2b2a      	cmp	r3, #42	; 0x2a
 800ac4c:	d134      	bne.n	800acb8 <_vfiprintf_r+0x1b0>
 800ac4e:	9b03      	ldr	r3, [sp, #12]
 800ac50:	1d1a      	adds	r2, r3, #4
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	9203      	str	r2, [sp, #12]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	bfb8      	it	lt
 800ac5a:	f04f 33ff 	movlt.w	r3, #4294967295
 800ac5e:	3402      	adds	r4, #2
 800ac60:	9305      	str	r3, [sp, #20]
 800ac62:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800ad38 <_vfiprintf_r+0x230>
 800ac66:	7821      	ldrb	r1, [r4, #0]
 800ac68:	2203      	movs	r2, #3
 800ac6a:	4650      	mov	r0, sl
 800ac6c:	f7f5 fac0 	bl	80001f0 <memchr>
 800ac70:	b138      	cbz	r0, 800ac82 <_vfiprintf_r+0x17a>
 800ac72:	9b04      	ldr	r3, [sp, #16]
 800ac74:	eba0 000a 	sub.w	r0, r0, sl
 800ac78:	2240      	movs	r2, #64	; 0x40
 800ac7a:	4082      	lsls	r2, r0
 800ac7c:	4313      	orrs	r3, r2
 800ac7e:	3401      	adds	r4, #1
 800ac80:	9304      	str	r3, [sp, #16]
 800ac82:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac86:	4829      	ldr	r0, [pc, #164]	; (800ad2c <_vfiprintf_r+0x224>)
 800ac88:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ac8c:	2206      	movs	r2, #6
 800ac8e:	f7f5 faaf 	bl	80001f0 <memchr>
 800ac92:	2800      	cmp	r0, #0
 800ac94:	d03f      	beq.n	800ad16 <_vfiprintf_r+0x20e>
 800ac96:	4b26      	ldr	r3, [pc, #152]	; (800ad30 <_vfiprintf_r+0x228>)
 800ac98:	bb1b      	cbnz	r3, 800ace2 <_vfiprintf_r+0x1da>
 800ac9a:	9b03      	ldr	r3, [sp, #12]
 800ac9c:	3307      	adds	r3, #7
 800ac9e:	f023 0307 	bic.w	r3, r3, #7
 800aca2:	3308      	adds	r3, #8
 800aca4:	9303      	str	r3, [sp, #12]
 800aca6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aca8:	443b      	add	r3, r7
 800acaa:	9309      	str	r3, [sp, #36]	; 0x24
 800acac:	e768      	b.n	800ab80 <_vfiprintf_r+0x78>
 800acae:	fb0c 3202 	mla	r2, ip, r2, r3
 800acb2:	460c      	mov	r4, r1
 800acb4:	2001      	movs	r0, #1
 800acb6:	e7a6      	b.n	800ac06 <_vfiprintf_r+0xfe>
 800acb8:	2300      	movs	r3, #0
 800acba:	3401      	adds	r4, #1
 800acbc:	9305      	str	r3, [sp, #20]
 800acbe:	4619      	mov	r1, r3
 800acc0:	f04f 0c0a 	mov.w	ip, #10
 800acc4:	4620      	mov	r0, r4
 800acc6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800acca:	3a30      	subs	r2, #48	; 0x30
 800accc:	2a09      	cmp	r2, #9
 800acce:	d903      	bls.n	800acd8 <_vfiprintf_r+0x1d0>
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d0c6      	beq.n	800ac62 <_vfiprintf_r+0x15a>
 800acd4:	9105      	str	r1, [sp, #20]
 800acd6:	e7c4      	b.n	800ac62 <_vfiprintf_r+0x15a>
 800acd8:	fb0c 2101 	mla	r1, ip, r1, r2
 800acdc:	4604      	mov	r4, r0
 800acde:	2301      	movs	r3, #1
 800ace0:	e7f0      	b.n	800acc4 <_vfiprintf_r+0x1bc>
 800ace2:	ab03      	add	r3, sp, #12
 800ace4:	9300      	str	r3, [sp, #0]
 800ace6:	462a      	mov	r2, r5
 800ace8:	4b12      	ldr	r3, [pc, #72]	; (800ad34 <_vfiprintf_r+0x22c>)
 800acea:	a904      	add	r1, sp, #16
 800acec:	4630      	mov	r0, r6
 800acee:	f7fd fe15 	bl	800891c <_printf_float>
 800acf2:	4607      	mov	r7, r0
 800acf4:	1c78      	adds	r0, r7, #1
 800acf6:	d1d6      	bne.n	800aca6 <_vfiprintf_r+0x19e>
 800acf8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800acfa:	07d9      	lsls	r1, r3, #31
 800acfc:	d405      	bmi.n	800ad0a <_vfiprintf_r+0x202>
 800acfe:	89ab      	ldrh	r3, [r5, #12]
 800ad00:	059a      	lsls	r2, r3, #22
 800ad02:	d402      	bmi.n	800ad0a <_vfiprintf_r+0x202>
 800ad04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ad06:	f7fe fbcd 	bl	80094a4 <__retarget_lock_release_recursive>
 800ad0a:	89ab      	ldrh	r3, [r5, #12]
 800ad0c:	065b      	lsls	r3, r3, #25
 800ad0e:	f53f af1d 	bmi.w	800ab4c <_vfiprintf_r+0x44>
 800ad12:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ad14:	e71c      	b.n	800ab50 <_vfiprintf_r+0x48>
 800ad16:	ab03      	add	r3, sp, #12
 800ad18:	9300      	str	r3, [sp, #0]
 800ad1a:	462a      	mov	r2, r5
 800ad1c:	4b05      	ldr	r3, [pc, #20]	; (800ad34 <_vfiprintf_r+0x22c>)
 800ad1e:	a904      	add	r1, sp, #16
 800ad20:	4630      	mov	r0, r6
 800ad22:	f7fe f89f 	bl	8008e64 <_printf_i>
 800ad26:	e7e4      	b.n	800acf2 <_vfiprintf_r+0x1ea>
 800ad28:	0800b5dc 	.word	0x0800b5dc
 800ad2c:	0800b5e6 	.word	0x0800b5e6
 800ad30:	0800891d 	.word	0x0800891d
 800ad34:	0800aae3 	.word	0x0800aae3
 800ad38:	0800b5e2 	.word	0x0800b5e2

0800ad3c <__sflush_r>:
 800ad3c:	898a      	ldrh	r2, [r1, #12]
 800ad3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad42:	4605      	mov	r5, r0
 800ad44:	0710      	lsls	r0, r2, #28
 800ad46:	460c      	mov	r4, r1
 800ad48:	d458      	bmi.n	800adfc <__sflush_r+0xc0>
 800ad4a:	684b      	ldr	r3, [r1, #4]
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	dc05      	bgt.n	800ad5c <__sflush_r+0x20>
 800ad50:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	dc02      	bgt.n	800ad5c <__sflush_r+0x20>
 800ad56:	2000      	movs	r0, #0
 800ad58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad5e:	2e00      	cmp	r6, #0
 800ad60:	d0f9      	beq.n	800ad56 <__sflush_r+0x1a>
 800ad62:	2300      	movs	r3, #0
 800ad64:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ad68:	682f      	ldr	r7, [r5, #0]
 800ad6a:	6a21      	ldr	r1, [r4, #32]
 800ad6c:	602b      	str	r3, [r5, #0]
 800ad6e:	d032      	beq.n	800add6 <__sflush_r+0x9a>
 800ad70:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ad72:	89a3      	ldrh	r3, [r4, #12]
 800ad74:	075a      	lsls	r2, r3, #29
 800ad76:	d505      	bpl.n	800ad84 <__sflush_r+0x48>
 800ad78:	6863      	ldr	r3, [r4, #4]
 800ad7a:	1ac0      	subs	r0, r0, r3
 800ad7c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ad7e:	b10b      	cbz	r3, 800ad84 <__sflush_r+0x48>
 800ad80:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ad82:	1ac0      	subs	r0, r0, r3
 800ad84:	2300      	movs	r3, #0
 800ad86:	4602      	mov	r2, r0
 800ad88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad8a:	6a21      	ldr	r1, [r4, #32]
 800ad8c:	4628      	mov	r0, r5
 800ad8e:	47b0      	blx	r6
 800ad90:	1c43      	adds	r3, r0, #1
 800ad92:	89a3      	ldrh	r3, [r4, #12]
 800ad94:	d106      	bne.n	800ada4 <__sflush_r+0x68>
 800ad96:	6829      	ldr	r1, [r5, #0]
 800ad98:	291d      	cmp	r1, #29
 800ad9a:	d82b      	bhi.n	800adf4 <__sflush_r+0xb8>
 800ad9c:	4a29      	ldr	r2, [pc, #164]	; (800ae44 <__sflush_r+0x108>)
 800ad9e:	410a      	asrs	r2, r1
 800ada0:	07d6      	lsls	r6, r2, #31
 800ada2:	d427      	bmi.n	800adf4 <__sflush_r+0xb8>
 800ada4:	2200      	movs	r2, #0
 800ada6:	6062      	str	r2, [r4, #4]
 800ada8:	04d9      	lsls	r1, r3, #19
 800adaa:	6922      	ldr	r2, [r4, #16]
 800adac:	6022      	str	r2, [r4, #0]
 800adae:	d504      	bpl.n	800adba <__sflush_r+0x7e>
 800adb0:	1c42      	adds	r2, r0, #1
 800adb2:	d101      	bne.n	800adb8 <__sflush_r+0x7c>
 800adb4:	682b      	ldr	r3, [r5, #0]
 800adb6:	b903      	cbnz	r3, 800adba <__sflush_r+0x7e>
 800adb8:	6560      	str	r0, [r4, #84]	; 0x54
 800adba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800adbc:	602f      	str	r7, [r5, #0]
 800adbe:	2900      	cmp	r1, #0
 800adc0:	d0c9      	beq.n	800ad56 <__sflush_r+0x1a>
 800adc2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800adc6:	4299      	cmp	r1, r3
 800adc8:	d002      	beq.n	800add0 <__sflush_r+0x94>
 800adca:	4628      	mov	r0, r5
 800adcc:	f7ff f9f6 	bl	800a1bc <_free_r>
 800add0:	2000      	movs	r0, #0
 800add2:	6360      	str	r0, [r4, #52]	; 0x34
 800add4:	e7c0      	b.n	800ad58 <__sflush_r+0x1c>
 800add6:	2301      	movs	r3, #1
 800add8:	4628      	mov	r0, r5
 800adda:	47b0      	blx	r6
 800addc:	1c41      	adds	r1, r0, #1
 800adde:	d1c8      	bne.n	800ad72 <__sflush_r+0x36>
 800ade0:	682b      	ldr	r3, [r5, #0]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d0c5      	beq.n	800ad72 <__sflush_r+0x36>
 800ade6:	2b1d      	cmp	r3, #29
 800ade8:	d001      	beq.n	800adee <__sflush_r+0xb2>
 800adea:	2b16      	cmp	r3, #22
 800adec:	d101      	bne.n	800adf2 <__sflush_r+0xb6>
 800adee:	602f      	str	r7, [r5, #0]
 800adf0:	e7b1      	b.n	800ad56 <__sflush_r+0x1a>
 800adf2:	89a3      	ldrh	r3, [r4, #12]
 800adf4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800adf8:	81a3      	strh	r3, [r4, #12]
 800adfa:	e7ad      	b.n	800ad58 <__sflush_r+0x1c>
 800adfc:	690f      	ldr	r7, [r1, #16]
 800adfe:	2f00      	cmp	r7, #0
 800ae00:	d0a9      	beq.n	800ad56 <__sflush_r+0x1a>
 800ae02:	0793      	lsls	r3, r2, #30
 800ae04:	680e      	ldr	r6, [r1, #0]
 800ae06:	bf08      	it	eq
 800ae08:	694b      	ldreq	r3, [r1, #20]
 800ae0a:	600f      	str	r7, [r1, #0]
 800ae0c:	bf18      	it	ne
 800ae0e:	2300      	movne	r3, #0
 800ae10:	eba6 0807 	sub.w	r8, r6, r7
 800ae14:	608b      	str	r3, [r1, #8]
 800ae16:	f1b8 0f00 	cmp.w	r8, #0
 800ae1a:	dd9c      	ble.n	800ad56 <__sflush_r+0x1a>
 800ae1c:	6a21      	ldr	r1, [r4, #32]
 800ae1e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ae20:	4643      	mov	r3, r8
 800ae22:	463a      	mov	r2, r7
 800ae24:	4628      	mov	r0, r5
 800ae26:	47b0      	blx	r6
 800ae28:	2800      	cmp	r0, #0
 800ae2a:	dc06      	bgt.n	800ae3a <__sflush_r+0xfe>
 800ae2c:	89a3      	ldrh	r3, [r4, #12]
 800ae2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae32:	81a3      	strh	r3, [r4, #12]
 800ae34:	f04f 30ff 	mov.w	r0, #4294967295
 800ae38:	e78e      	b.n	800ad58 <__sflush_r+0x1c>
 800ae3a:	4407      	add	r7, r0
 800ae3c:	eba8 0800 	sub.w	r8, r8, r0
 800ae40:	e7e9      	b.n	800ae16 <__sflush_r+0xda>
 800ae42:	bf00      	nop
 800ae44:	dfbffffe 	.word	0xdfbffffe

0800ae48 <_fflush_r>:
 800ae48:	b538      	push	{r3, r4, r5, lr}
 800ae4a:	690b      	ldr	r3, [r1, #16]
 800ae4c:	4605      	mov	r5, r0
 800ae4e:	460c      	mov	r4, r1
 800ae50:	b913      	cbnz	r3, 800ae58 <_fflush_r+0x10>
 800ae52:	2500      	movs	r5, #0
 800ae54:	4628      	mov	r0, r5
 800ae56:	bd38      	pop	{r3, r4, r5, pc}
 800ae58:	b118      	cbz	r0, 800ae62 <_fflush_r+0x1a>
 800ae5a:	6a03      	ldr	r3, [r0, #32]
 800ae5c:	b90b      	cbnz	r3, 800ae62 <_fflush_r+0x1a>
 800ae5e:	f7fe f9af 	bl	80091c0 <__sinit>
 800ae62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d0f3      	beq.n	800ae52 <_fflush_r+0xa>
 800ae6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ae6c:	07d0      	lsls	r0, r2, #31
 800ae6e:	d404      	bmi.n	800ae7a <_fflush_r+0x32>
 800ae70:	0599      	lsls	r1, r3, #22
 800ae72:	d402      	bmi.n	800ae7a <_fflush_r+0x32>
 800ae74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae76:	f7fe fb14 	bl	80094a2 <__retarget_lock_acquire_recursive>
 800ae7a:	4628      	mov	r0, r5
 800ae7c:	4621      	mov	r1, r4
 800ae7e:	f7ff ff5d 	bl	800ad3c <__sflush_r>
 800ae82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae84:	07da      	lsls	r2, r3, #31
 800ae86:	4605      	mov	r5, r0
 800ae88:	d4e4      	bmi.n	800ae54 <_fflush_r+0xc>
 800ae8a:	89a3      	ldrh	r3, [r4, #12]
 800ae8c:	059b      	lsls	r3, r3, #22
 800ae8e:	d4e1      	bmi.n	800ae54 <_fflush_r+0xc>
 800ae90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae92:	f7fe fb07 	bl	80094a4 <__retarget_lock_release_recursive>
 800ae96:	e7dd      	b.n	800ae54 <_fflush_r+0xc>

0800ae98 <__swbuf_r>:
 800ae98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae9a:	460e      	mov	r6, r1
 800ae9c:	4614      	mov	r4, r2
 800ae9e:	4605      	mov	r5, r0
 800aea0:	b118      	cbz	r0, 800aeaa <__swbuf_r+0x12>
 800aea2:	6a03      	ldr	r3, [r0, #32]
 800aea4:	b90b      	cbnz	r3, 800aeaa <__swbuf_r+0x12>
 800aea6:	f7fe f98b 	bl	80091c0 <__sinit>
 800aeaa:	69a3      	ldr	r3, [r4, #24]
 800aeac:	60a3      	str	r3, [r4, #8]
 800aeae:	89a3      	ldrh	r3, [r4, #12]
 800aeb0:	071a      	lsls	r2, r3, #28
 800aeb2:	d525      	bpl.n	800af00 <__swbuf_r+0x68>
 800aeb4:	6923      	ldr	r3, [r4, #16]
 800aeb6:	b31b      	cbz	r3, 800af00 <__swbuf_r+0x68>
 800aeb8:	6823      	ldr	r3, [r4, #0]
 800aeba:	6922      	ldr	r2, [r4, #16]
 800aebc:	1a98      	subs	r0, r3, r2
 800aebe:	6963      	ldr	r3, [r4, #20]
 800aec0:	b2f6      	uxtb	r6, r6
 800aec2:	4283      	cmp	r3, r0
 800aec4:	4637      	mov	r7, r6
 800aec6:	dc04      	bgt.n	800aed2 <__swbuf_r+0x3a>
 800aec8:	4621      	mov	r1, r4
 800aeca:	4628      	mov	r0, r5
 800aecc:	f7ff ffbc 	bl	800ae48 <_fflush_r>
 800aed0:	b9e0      	cbnz	r0, 800af0c <__swbuf_r+0x74>
 800aed2:	68a3      	ldr	r3, [r4, #8]
 800aed4:	3b01      	subs	r3, #1
 800aed6:	60a3      	str	r3, [r4, #8]
 800aed8:	6823      	ldr	r3, [r4, #0]
 800aeda:	1c5a      	adds	r2, r3, #1
 800aedc:	6022      	str	r2, [r4, #0]
 800aede:	701e      	strb	r6, [r3, #0]
 800aee0:	6962      	ldr	r2, [r4, #20]
 800aee2:	1c43      	adds	r3, r0, #1
 800aee4:	429a      	cmp	r2, r3
 800aee6:	d004      	beq.n	800aef2 <__swbuf_r+0x5a>
 800aee8:	89a3      	ldrh	r3, [r4, #12]
 800aeea:	07db      	lsls	r3, r3, #31
 800aeec:	d506      	bpl.n	800aefc <__swbuf_r+0x64>
 800aeee:	2e0a      	cmp	r6, #10
 800aef0:	d104      	bne.n	800aefc <__swbuf_r+0x64>
 800aef2:	4621      	mov	r1, r4
 800aef4:	4628      	mov	r0, r5
 800aef6:	f7ff ffa7 	bl	800ae48 <_fflush_r>
 800aefa:	b938      	cbnz	r0, 800af0c <__swbuf_r+0x74>
 800aefc:	4638      	mov	r0, r7
 800aefe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af00:	4621      	mov	r1, r4
 800af02:	4628      	mov	r0, r5
 800af04:	f000 f806 	bl	800af14 <__swsetup_r>
 800af08:	2800      	cmp	r0, #0
 800af0a:	d0d5      	beq.n	800aeb8 <__swbuf_r+0x20>
 800af0c:	f04f 37ff 	mov.w	r7, #4294967295
 800af10:	e7f4      	b.n	800aefc <__swbuf_r+0x64>
	...

0800af14 <__swsetup_r>:
 800af14:	b538      	push	{r3, r4, r5, lr}
 800af16:	4b2a      	ldr	r3, [pc, #168]	; (800afc0 <__swsetup_r+0xac>)
 800af18:	4605      	mov	r5, r0
 800af1a:	6818      	ldr	r0, [r3, #0]
 800af1c:	460c      	mov	r4, r1
 800af1e:	b118      	cbz	r0, 800af28 <__swsetup_r+0x14>
 800af20:	6a03      	ldr	r3, [r0, #32]
 800af22:	b90b      	cbnz	r3, 800af28 <__swsetup_r+0x14>
 800af24:	f7fe f94c 	bl	80091c0 <__sinit>
 800af28:	89a3      	ldrh	r3, [r4, #12]
 800af2a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800af2e:	0718      	lsls	r0, r3, #28
 800af30:	d422      	bmi.n	800af78 <__swsetup_r+0x64>
 800af32:	06d9      	lsls	r1, r3, #27
 800af34:	d407      	bmi.n	800af46 <__swsetup_r+0x32>
 800af36:	2309      	movs	r3, #9
 800af38:	602b      	str	r3, [r5, #0]
 800af3a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800af3e:	81a3      	strh	r3, [r4, #12]
 800af40:	f04f 30ff 	mov.w	r0, #4294967295
 800af44:	e034      	b.n	800afb0 <__swsetup_r+0x9c>
 800af46:	0758      	lsls	r0, r3, #29
 800af48:	d512      	bpl.n	800af70 <__swsetup_r+0x5c>
 800af4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800af4c:	b141      	cbz	r1, 800af60 <__swsetup_r+0x4c>
 800af4e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800af52:	4299      	cmp	r1, r3
 800af54:	d002      	beq.n	800af5c <__swsetup_r+0x48>
 800af56:	4628      	mov	r0, r5
 800af58:	f7ff f930 	bl	800a1bc <_free_r>
 800af5c:	2300      	movs	r3, #0
 800af5e:	6363      	str	r3, [r4, #52]	; 0x34
 800af60:	89a3      	ldrh	r3, [r4, #12]
 800af62:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800af66:	81a3      	strh	r3, [r4, #12]
 800af68:	2300      	movs	r3, #0
 800af6a:	6063      	str	r3, [r4, #4]
 800af6c:	6923      	ldr	r3, [r4, #16]
 800af6e:	6023      	str	r3, [r4, #0]
 800af70:	89a3      	ldrh	r3, [r4, #12]
 800af72:	f043 0308 	orr.w	r3, r3, #8
 800af76:	81a3      	strh	r3, [r4, #12]
 800af78:	6923      	ldr	r3, [r4, #16]
 800af7a:	b94b      	cbnz	r3, 800af90 <__swsetup_r+0x7c>
 800af7c:	89a3      	ldrh	r3, [r4, #12]
 800af7e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800af82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800af86:	d003      	beq.n	800af90 <__swsetup_r+0x7c>
 800af88:	4621      	mov	r1, r4
 800af8a:	4628      	mov	r0, r5
 800af8c:	f000 f8b6 	bl	800b0fc <__smakebuf_r>
 800af90:	89a0      	ldrh	r0, [r4, #12]
 800af92:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800af96:	f010 0301 	ands.w	r3, r0, #1
 800af9a:	d00a      	beq.n	800afb2 <__swsetup_r+0x9e>
 800af9c:	2300      	movs	r3, #0
 800af9e:	60a3      	str	r3, [r4, #8]
 800afa0:	6963      	ldr	r3, [r4, #20]
 800afa2:	425b      	negs	r3, r3
 800afa4:	61a3      	str	r3, [r4, #24]
 800afa6:	6923      	ldr	r3, [r4, #16]
 800afa8:	b943      	cbnz	r3, 800afbc <__swsetup_r+0xa8>
 800afaa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800afae:	d1c4      	bne.n	800af3a <__swsetup_r+0x26>
 800afb0:	bd38      	pop	{r3, r4, r5, pc}
 800afb2:	0781      	lsls	r1, r0, #30
 800afb4:	bf58      	it	pl
 800afb6:	6963      	ldrpl	r3, [r4, #20]
 800afb8:	60a3      	str	r3, [r4, #8]
 800afba:	e7f4      	b.n	800afa6 <__swsetup_r+0x92>
 800afbc:	2000      	movs	r0, #0
 800afbe:	e7f7      	b.n	800afb0 <__swsetup_r+0x9c>
 800afc0:	20000068 	.word	0x20000068

0800afc4 <_sbrk_r>:
 800afc4:	b538      	push	{r3, r4, r5, lr}
 800afc6:	4d06      	ldr	r5, [pc, #24]	; (800afe0 <_sbrk_r+0x1c>)
 800afc8:	2300      	movs	r3, #0
 800afca:	4604      	mov	r4, r0
 800afcc:	4608      	mov	r0, r1
 800afce:	602b      	str	r3, [r5, #0]
 800afd0:	f7f6 fa80 	bl	80014d4 <_sbrk>
 800afd4:	1c43      	adds	r3, r0, #1
 800afd6:	d102      	bne.n	800afde <_sbrk_r+0x1a>
 800afd8:	682b      	ldr	r3, [r5, #0]
 800afda:	b103      	cbz	r3, 800afde <_sbrk_r+0x1a>
 800afdc:	6023      	str	r3, [r4, #0]
 800afde:	bd38      	pop	{r3, r4, r5, pc}
 800afe0:	20001e60 	.word	0x20001e60

0800afe4 <__assert_func>:
 800afe4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800afe6:	4614      	mov	r4, r2
 800afe8:	461a      	mov	r2, r3
 800afea:	4b09      	ldr	r3, [pc, #36]	; (800b010 <__assert_func+0x2c>)
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	4605      	mov	r5, r0
 800aff0:	68d8      	ldr	r0, [r3, #12]
 800aff2:	b14c      	cbz	r4, 800b008 <__assert_func+0x24>
 800aff4:	4b07      	ldr	r3, [pc, #28]	; (800b014 <__assert_func+0x30>)
 800aff6:	9100      	str	r1, [sp, #0]
 800aff8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800affc:	4906      	ldr	r1, [pc, #24]	; (800b018 <__assert_func+0x34>)
 800affe:	462b      	mov	r3, r5
 800b000:	f000 f844 	bl	800b08c <fiprintf>
 800b004:	f000 f8d8 	bl	800b1b8 <abort>
 800b008:	4b04      	ldr	r3, [pc, #16]	; (800b01c <__assert_func+0x38>)
 800b00a:	461c      	mov	r4, r3
 800b00c:	e7f3      	b.n	800aff6 <__assert_func+0x12>
 800b00e:	bf00      	nop
 800b010:	20000068 	.word	0x20000068
 800b014:	0800b5f7 	.word	0x0800b5f7
 800b018:	0800b604 	.word	0x0800b604
 800b01c:	0800b632 	.word	0x0800b632

0800b020 <_calloc_r>:
 800b020:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b022:	fba1 2402 	umull	r2, r4, r1, r2
 800b026:	b94c      	cbnz	r4, 800b03c <_calloc_r+0x1c>
 800b028:	4611      	mov	r1, r2
 800b02a:	9201      	str	r2, [sp, #4]
 800b02c:	f7ff f93a 	bl	800a2a4 <_malloc_r>
 800b030:	9a01      	ldr	r2, [sp, #4]
 800b032:	4605      	mov	r5, r0
 800b034:	b930      	cbnz	r0, 800b044 <_calloc_r+0x24>
 800b036:	4628      	mov	r0, r5
 800b038:	b003      	add	sp, #12
 800b03a:	bd30      	pop	{r4, r5, pc}
 800b03c:	220c      	movs	r2, #12
 800b03e:	6002      	str	r2, [r0, #0]
 800b040:	2500      	movs	r5, #0
 800b042:	e7f8      	b.n	800b036 <_calloc_r+0x16>
 800b044:	4621      	mov	r1, r4
 800b046:	f7fe f946 	bl	80092d6 <memset>
 800b04a:	e7f4      	b.n	800b036 <_calloc_r+0x16>

0800b04c <__ascii_mbtowc>:
 800b04c:	b082      	sub	sp, #8
 800b04e:	b901      	cbnz	r1, 800b052 <__ascii_mbtowc+0x6>
 800b050:	a901      	add	r1, sp, #4
 800b052:	b142      	cbz	r2, 800b066 <__ascii_mbtowc+0x1a>
 800b054:	b14b      	cbz	r3, 800b06a <__ascii_mbtowc+0x1e>
 800b056:	7813      	ldrb	r3, [r2, #0]
 800b058:	600b      	str	r3, [r1, #0]
 800b05a:	7812      	ldrb	r2, [r2, #0]
 800b05c:	1e10      	subs	r0, r2, #0
 800b05e:	bf18      	it	ne
 800b060:	2001      	movne	r0, #1
 800b062:	b002      	add	sp, #8
 800b064:	4770      	bx	lr
 800b066:	4610      	mov	r0, r2
 800b068:	e7fb      	b.n	800b062 <__ascii_mbtowc+0x16>
 800b06a:	f06f 0001 	mvn.w	r0, #1
 800b06e:	e7f8      	b.n	800b062 <__ascii_mbtowc+0x16>

0800b070 <__ascii_wctomb>:
 800b070:	b149      	cbz	r1, 800b086 <__ascii_wctomb+0x16>
 800b072:	2aff      	cmp	r2, #255	; 0xff
 800b074:	bf85      	ittet	hi
 800b076:	238a      	movhi	r3, #138	; 0x8a
 800b078:	6003      	strhi	r3, [r0, #0]
 800b07a:	700a      	strbls	r2, [r1, #0]
 800b07c:	f04f 30ff 	movhi.w	r0, #4294967295
 800b080:	bf98      	it	ls
 800b082:	2001      	movls	r0, #1
 800b084:	4770      	bx	lr
 800b086:	4608      	mov	r0, r1
 800b088:	4770      	bx	lr
	...

0800b08c <fiprintf>:
 800b08c:	b40e      	push	{r1, r2, r3}
 800b08e:	b503      	push	{r0, r1, lr}
 800b090:	4601      	mov	r1, r0
 800b092:	ab03      	add	r3, sp, #12
 800b094:	4805      	ldr	r0, [pc, #20]	; (800b0ac <fiprintf+0x20>)
 800b096:	f853 2b04 	ldr.w	r2, [r3], #4
 800b09a:	6800      	ldr	r0, [r0, #0]
 800b09c:	9301      	str	r3, [sp, #4]
 800b09e:	f7ff fd33 	bl	800ab08 <_vfiprintf_r>
 800b0a2:	b002      	add	sp, #8
 800b0a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b0a8:	b003      	add	sp, #12
 800b0aa:	4770      	bx	lr
 800b0ac:	20000068 	.word	0x20000068

0800b0b0 <__swhatbuf_r>:
 800b0b0:	b570      	push	{r4, r5, r6, lr}
 800b0b2:	460c      	mov	r4, r1
 800b0b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0b8:	2900      	cmp	r1, #0
 800b0ba:	b096      	sub	sp, #88	; 0x58
 800b0bc:	4615      	mov	r5, r2
 800b0be:	461e      	mov	r6, r3
 800b0c0:	da0d      	bge.n	800b0de <__swhatbuf_r+0x2e>
 800b0c2:	89a3      	ldrh	r3, [r4, #12]
 800b0c4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b0c8:	f04f 0100 	mov.w	r1, #0
 800b0cc:	bf0c      	ite	eq
 800b0ce:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b0d2:	2340      	movne	r3, #64	; 0x40
 800b0d4:	2000      	movs	r0, #0
 800b0d6:	6031      	str	r1, [r6, #0]
 800b0d8:	602b      	str	r3, [r5, #0]
 800b0da:	b016      	add	sp, #88	; 0x58
 800b0dc:	bd70      	pop	{r4, r5, r6, pc}
 800b0de:	466a      	mov	r2, sp
 800b0e0:	f000 f848 	bl	800b174 <_fstat_r>
 800b0e4:	2800      	cmp	r0, #0
 800b0e6:	dbec      	blt.n	800b0c2 <__swhatbuf_r+0x12>
 800b0e8:	9901      	ldr	r1, [sp, #4]
 800b0ea:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b0ee:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800b0f2:	4259      	negs	r1, r3
 800b0f4:	4159      	adcs	r1, r3
 800b0f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b0fa:	e7eb      	b.n	800b0d4 <__swhatbuf_r+0x24>

0800b0fc <__smakebuf_r>:
 800b0fc:	898b      	ldrh	r3, [r1, #12]
 800b0fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b100:	079d      	lsls	r5, r3, #30
 800b102:	4606      	mov	r6, r0
 800b104:	460c      	mov	r4, r1
 800b106:	d507      	bpl.n	800b118 <__smakebuf_r+0x1c>
 800b108:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b10c:	6023      	str	r3, [r4, #0]
 800b10e:	6123      	str	r3, [r4, #16]
 800b110:	2301      	movs	r3, #1
 800b112:	6163      	str	r3, [r4, #20]
 800b114:	b002      	add	sp, #8
 800b116:	bd70      	pop	{r4, r5, r6, pc}
 800b118:	ab01      	add	r3, sp, #4
 800b11a:	466a      	mov	r2, sp
 800b11c:	f7ff ffc8 	bl	800b0b0 <__swhatbuf_r>
 800b120:	9900      	ldr	r1, [sp, #0]
 800b122:	4605      	mov	r5, r0
 800b124:	4630      	mov	r0, r6
 800b126:	f7ff f8bd 	bl	800a2a4 <_malloc_r>
 800b12a:	b948      	cbnz	r0, 800b140 <__smakebuf_r+0x44>
 800b12c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b130:	059a      	lsls	r2, r3, #22
 800b132:	d4ef      	bmi.n	800b114 <__smakebuf_r+0x18>
 800b134:	f023 0303 	bic.w	r3, r3, #3
 800b138:	f043 0302 	orr.w	r3, r3, #2
 800b13c:	81a3      	strh	r3, [r4, #12]
 800b13e:	e7e3      	b.n	800b108 <__smakebuf_r+0xc>
 800b140:	89a3      	ldrh	r3, [r4, #12]
 800b142:	6020      	str	r0, [r4, #0]
 800b144:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b148:	81a3      	strh	r3, [r4, #12]
 800b14a:	9b00      	ldr	r3, [sp, #0]
 800b14c:	6163      	str	r3, [r4, #20]
 800b14e:	9b01      	ldr	r3, [sp, #4]
 800b150:	6120      	str	r0, [r4, #16]
 800b152:	b15b      	cbz	r3, 800b16c <__smakebuf_r+0x70>
 800b154:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b158:	4630      	mov	r0, r6
 800b15a:	f000 f81d 	bl	800b198 <_isatty_r>
 800b15e:	b128      	cbz	r0, 800b16c <__smakebuf_r+0x70>
 800b160:	89a3      	ldrh	r3, [r4, #12]
 800b162:	f023 0303 	bic.w	r3, r3, #3
 800b166:	f043 0301 	orr.w	r3, r3, #1
 800b16a:	81a3      	strh	r3, [r4, #12]
 800b16c:	89a3      	ldrh	r3, [r4, #12]
 800b16e:	431d      	orrs	r5, r3
 800b170:	81a5      	strh	r5, [r4, #12]
 800b172:	e7cf      	b.n	800b114 <__smakebuf_r+0x18>

0800b174 <_fstat_r>:
 800b174:	b538      	push	{r3, r4, r5, lr}
 800b176:	4d07      	ldr	r5, [pc, #28]	; (800b194 <_fstat_r+0x20>)
 800b178:	2300      	movs	r3, #0
 800b17a:	4604      	mov	r4, r0
 800b17c:	4608      	mov	r0, r1
 800b17e:	4611      	mov	r1, r2
 800b180:	602b      	str	r3, [r5, #0]
 800b182:	f7f6 f97e 	bl	8001482 <_fstat>
 800b186:	1c43      	adds	r3, r0, #1
 800b188:	d102      	bne.n	800b190 <_fstat_r+0x1c>
 800b18a:	682b      	ldr	r3, [r5, #0]
 800b18c:	b103      	cbz	r3, 800b190 <_fstat_r+0x1c>
 800b18e:	6023      	str	r3, [r4, #0]
 800b190:	bd38      	pop	{r3, r4, r5, pc}
 800b192:	bf00      	nop
 800b194:	20001e60 	.word	0x20001e60

0800b198 <_isatty_r>:
 800b198:	b538      	push	{r3, r4, r5, lr}
 800b19a:	4d06      	ldr	r5, [pc, #24]	; (800b1b4 <_isatty_r+0x1c>)
 800b19c:	2300      	movs	r3, #0
 800b19e:	4604      	mov	r4, r0
 800b1a0:	4608      	mov	r0, r1
 800b1a2:	602b      	str	r3, [r5, #0]
 800b1a4:	f7f6 f97d 	bl	80014a2 <_isatty>
 800b1a8:	1c43      	adds	r3, r0, #1
 800b1aa:	d102      	bne.n	800b1b2 <_isatty_r+0x1a>
 800b1ac:	682b      	ldr	r3, [r5, #0]
 800b1ae:	b103      	cbz	r3, 800b1b2 <_isatty_r+0x1a>
 800b1b0:	6023      	str	r3, [r4, #0]
 800b1b2:	bd38      	pop	{r3, r4, r5, pc}
 800b1b4:	20001e60 	.word	0x20001e60

0800b1b8 <abort>:
 800b1b8:	b508      	push	{r3, lr}
 800b1ba:	2006      	movs	r0, #6
 800b1bc:	f000 f82c 	bl	800b218 <raise>
 800b1c0:	2001      	movs	r0, #1
 800b1c2:	f7f6 f90f 	bl	80013e4 <_exit>

0800b1c6 <_raise_r>:
 800b1c6:	291f      	cmp	r1, #31
 800b1c8:	b538      	push	{r3, r4, r5, lr}
 800b1ca:	4604      	mov	r4, r0
 800b1cc:	460d      	mov	r5, r1
 800b1ce:	d904      	bls.n	800b1da <_raise_r+0x14>
 800b1d0:	2316      	movs	r3, #22
 800b1d2:	6003      	str	r3, [r0, #0]
 800b1d4:	f04f 30ff 	mov.w	r0, #4294967295
 800b1d8:	bd38      	pop	{r3, r4, r5, pc}
 800b1da:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b1dc:	b112      	cbz	r2, 800b1e4 <_raise_r+0x1e>
 800b1de:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b1e2:	b94b      	cbnz	r3, 800b1f8 <_raise_r+0x32>
 800b1e4:	4620      	mov	r0, r4
 800b1e6:	f000 f831 	bl	800b24c <_getpid_r>
 800b1ea:	462a      	mov	r2, r5
 800b1ec:	4601      	mov	r1, r0
 800b1ee:	4620      	mov	r0, r4
 800b1f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1f4:	f000 b818 	b.w	800b228 <_kill_r>
 800b1f8:	2b01      	cmp	r3, #1
 800b1fa:	d00a      	beq.n	800b212 <_raise_r+0x4c>
 800b1fc:	1c59      	adds	r1, r3, #1
 800b1fe:	d103      	bne.n	800b208 <_raise_r+0x42>
 800b200:	2316      	movs	r3, #22
 800b202:	6003      	str	r3, [r0, #0]
 800b204:	2001      	movs	r0, #1
 800b206:	e7e7      	b.n	800b1d8 <_raise_r+0x12>
 800b208:	2400      	movs	r4, #0
 800b20a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b20e:	4628      	mov	r0, r5
 800b210:	4798      	blx	r3
 800b212:	2000      	movs	r0, #0
 800b214:	e7e0      	b.n	800b1d8 <_raise_r+0x12>
	...

0800b218 <raise>:
 800b218:	4b02      	ldr	r3, [pc, #8]	; (800b224 <raise+0xc>)
 800b21a:	4601      	mov	r1, r0
 800b21c:	6818      	ldr	r0, [r3, #0]
 800b21e:	f7ff bfd2 	b.w	800b1c6 <_raise_r>
 800b222:	bf00      	nop
 800b224:	20000068 	.word	0x20000068

0800b228 <_kill_r>:
 800b228:	b538      	push	{r3, r4, r5, lr}
 800b22a:	4d07      	ldr	r5, [pc, #28]	; (800b248 <_kill_r+0x20>)
 800b22c:	2300      	movs	r3, #0
 800b22e:	4604      	mov	r4, r0
 800b230:	4608      	mov	r0, r1
 800b232:	4611      	mov	r1, r2
 800b234:	602b      	str	r3, [r5, #0]
 800b236:	f7f6 f8c5 	bl	80013c4 <_kill>
 800b23a:	1c43      	adds	r3, r0, #1
 800b23c:	d102      	bne.n	800b244 <_kill_r+0x1c>
 800b23e:	682b      	ldr	r3, [r5, #0]
 800b240:	b103      	cbz	r3, 800b244 <_kill_r+0x1c>
 800b242:	6023      	str	r3, [r4, #0]
 800b244:	bd38      	pop	{r3, r4, r5, pc}
 800b246:	bf00      	nop
 800b248:	20001e60 	.word	0x20001e60

0800b24c <_getpid_r>:
 800b24c:	f7f6 b8b2 	b.w	80013b4 <_getpid>

0800b250 <_init>:
 800b250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b252:	bf00      	nop
 800b254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b256:	bc08      	pop	{r3}
 800b258:	469e      	mov	lr, r3
 800b25a:	4770      	bx	lr

0800b25c <_fini>:
 800b25c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b25e:	bf00      	nop
 800b260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b262:	bc08      	pop	{r3}
 800b264:	469e      	mov	lr, r3
 800b266:	4770      	bx	lr
