
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)

              Version L-2016.03-SP5-3 for linux64 - Jun 12, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /bks2/PB20000328/.synopsys_icc_prefs.tcl
#-----------------------------------------------------------------------------
# chip_finish_icc.tcl:
#     Several chipfinishing steps.
#-----------------------------------------------------------------------------
puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB20000328/ic_design/apr/script/chip_finish_icc.tcl

puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
# Source the setup script.
source -echo ./script/icc_setup.tcl 
puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB20000328/ic_design/apr/script/icc_setup.tcl

puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
# Source the common variables.
source -echo ./script/common_setup.tcl 
puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB20000328/ic_design/apr/script/common_setup.tcl

puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
#-----------------------------------------------------------------------------
# Common Variables
#-----------------------------------------------------------------------------
# Top-level design name
set DESIGN_NAME                 "systolic_array"
# Path prefix for library/design data
set DESIGN_REF_DATA_PATH        ""
#-----------------------------------------------------------------------------
# Hierarchical Flow Design Variables
#-----------------------------------------------------------------------------
# Hierarchical block design names
set HIERARCHICAL_DESIGNS        ""
# Hierarchical block cell instance names
set HIERARCHICAL_CELLS          ""
#-----------------------------------------------------------------------------
# Library Setup Variables
#-----------------------------------------------------------------------------
# Additional search path
set ADDITIONAL_SEARCH_PATH      "../milkyway ../src ../syn/result ./script [glob ./tech/*] [glob ../tech/*]"
# Target technology logical libraries
set TARGET_LIBRARY_FILES        "tcb018gbwp7twc_ccs.db tpd018bcdnv5wc.db"
# Extra link logical libraries
set ADDITIONAL_LINK_LIB_FILES   ""
# List of max min library pairs
set MIN_LIBRARY_FILES           "tcb018gbwp7twc_ccs.db tcb018gbwp7tbc_ccs.db tpd018bcdnv5wc.db   tpd018bcdnv5bc.db"
# Milkyway reference libraries and ICC ILMs
set MW_REFERENCE_LIB_DIRS       "tcb018gbwp7t tpd018bcdnv5 tpb018v"
# Reference control file to define Milkyway reference libraries
set MW_REFERENCE_CONTROL_FILE   ""
# Milkyway technology file
set MW_TECH_FILE                "./tech/icc/tsmc018_5lm.tf"
# TLU+ files
set TLUPLUS_MAP_FILE            "star.map_5M"
set TLUPLUS_MAX_FILE            "t018lo_1p5m_typical.tluplus"
set TLUPLUS_MIN_FILE            "t018lo_1p5m_typical.tluplus"
# Routing layers
set MIN_ROUTING_LAYER           "METAL1"
set MAX_ROUTING_LAYER           "METAL4"
# Tcl file with library modifications for dont_use
set LIBRARY_DONT_USE_FILE                   ""
set LIBRARY_DONT_USE_PRE_COMPILE_LIST       ""
set LIBRARY_DONT_USE_PRE_INCR_COMPILE_LIST  ""
#-----------------------------------------------------------------------------
# Multivoltage Common Variables
#-----------------------------------------------------------------------------
# Power domain 1: name, coordinates, and power net
set PD1                          ""
set VA1_COORDINATES              {}
set MW_POWER_NET1                "VDD1"
# Power domain 2: name, coordinates, and power net
set PD2                          ""
set VA2_COORDINATES              {}
set MW_POWER_NET2                "VDD2"
# Power domain 3: name, coordinates, and power net
set PD3                          ""
set VA3_COORDINATES              {}
set MW_POWER_NET3                "VDD3"
# Power domain 4: name, coordinates, and power net
set PD4                          ""
set VA4_COORDINATES              {}
set MW_POWER_NET4                "VDD4"
puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB20000328/ic_design/apr/script/common_setup.tcl

puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
#-----------------------------------------------------------------------------
# Flow Variables
#-----------------------------------------------------------------------------
# VERILOG | DDC | MW
# Type of starting point.
# VERILOG - specify a valid $ICC_IN_VERILOG_NETLIST_FILE
# DDC     - specify a valid $ICC_IN_DDC_FILE 
# MW      - specify a valid $ICC_INPUT_CEL
set ICC_INIT_DESIGN_INPUT           "DDC"
# TRUE | FALSE
# TRUE - Enable power optimization (-power option) for the core commands such
#        as place_opt, clock_opt, route_opt, and focal_opt.
#        If $ICC_CUSTOM_MULTI_VTH_CONSTRAINT_SCRIPT below is also specified, 
#        leakage power optimization is focused on lvt cell reduction;
#        otherwise focused on leakage power reduction.
set POWER_OPTIMIZATION              FALSE
# TRUE | FALSE
# TRUE - Enable low power placement for place_opt.
#        Require $POWER_OPTIMIZATION to be TRUE to be effective.
set ICC_PLACE_LOW_POWER_PLACEMENT   FALSE
# Script for customized set_multi_vth_constraints constraints.
# Effective only when $POWER_OPTIMIZATION is set to TRUE.
# Specify to make leakage power optimization focused on LVT cell reduction.
# Refer to rm_icc_scripts/multi_vth_constraint.example as an example.
set ICC_CUSTOM_MULTI_VTH_CONSTRAINT_SCRIPT  ""
# TRUE | FALSE
# TRUE - Enable scan reordering flow and add -optimize_dft option to place_opt
#        and clock_opt commands. Require a valid $ICC_IN_SCAN_DEF_FILE.
set DFT                             FALSE
# TRUE | FALSE
# TRUE - TIE-CELLS will be used during optimizations instead of TIE-nets.
set ICC_TIE_CELL_FLOW               FALSE
# TRUE | FALSE
# TRUE - Enable redundant via insertion.
#        More options are in "Routing and Chipfinishing Variables" section.
set ICC_DBL_VIA                     TRUE
# TRUE | FALSE
# TRUE - Enable antenna fixing.
#        More options are in "Routing and Chipfinishing Variables" section.
set ICC_FIX_ANTENNA                 TRUE
# TRUE | FALSE
# TRUE - Enable standard cells filler insertion.
#        More options are in "Routing and Chipfinishing Variables" section.
set ADD_FILLER_CELL                 TRUE
# TRUE | FALSE
# TRUE - Create block abstraction and FRAM view (at block level).
set ICC_CREATE_MODEL                FALSE
# TRUE | FALSE
# TRUE - Enable detail route wire spreading.
set ICC_REDUCE_CRITICAL_AREA        TRUE
# NONE | ICC | ICV
# NONE - Real metal fill.
# ICC  - Use insert_metal_filler for technology nodes 65nm and above.
# ICV  - Use signoff_metal_fill for technology nodes 45nm and below.
set ADD_METAL_FILL                  "NONE"
# OFF | LOW | MED
# OFF - No reporting is done.
# LOW - report_qor/report_constraints/report_power are skipped, additionally,
#       report_timing is skipped in clock_opt_cts.
set ICC_REPORTING_EFFORT            "MED"
# TRUE | FALSE
# TRUE - Perform check_physical_design.
set ICC_SANITY_CHECK                TRUE
# TRUE | FALSE
# TRUE - Perform checkpoint strategy for optimization commands.
#        Ensure there is enough disk space before enabling this feature.
#        Refer to the set_checkpoint_strategy man page for details.
set ICC_ENABLE_CHECKPOINT           FALSE
# TRUE | FALSE
# TRUE - Enable the postroute design closure flow after initial routing.
#        This will run two additional route_opt -incremental commands in
#        route_opt_icc.tcl.
set IMPROVED_DESIGN_CLOSURE_FLOW    FALSE
#-----------------------------------------------------------------------------
# General Variables
#-----------------------------------------------------------------------------
# Directory definitions.
set REPORT_DIR                      "report"
set RESULT_DIR                      "result"
set SOURCE_DIR                      $RESULT_DIR
# Starting CEL for flow with a Milkyway CEL input, which can be the final CEL
# from Design Compiler Topographical.
set ICC_INPUT_CEL                   "${DESIGN_NAME}_DCT"
# List of metals in the design to be used for partial/complete pnet options.
set PNET_METAL_LIST                 "METAL3 METAL4"
set PNET_METAL_LIST_COMPLETE        "METAL3 METAL4"
# Script with library modifications for dont_use.
# Default to $LIBRARY_DONT_USE_FILE in common_setup.tcl.
set ICC_IN_DONT_USE_FILE            "$LIBRARY_DONT_USE_FILE"
# Prefer cells for fixing hold violations.
# Syntax : library/cell_name
# Example: slow/DLY1X1 slow/DLY1X4
set ICC_FIX_HOLD_PREFER_CELLS       ""
# max_area value used during area optimization.
set ICC_MAX_AREA                    ""
# FALSE | TRUE
# FALSE - Create a Milkyway design library with the default layer mode that
#         supports user defined and routing layers on layers 1-187 in the
#         technology file.
# TRUE  - Create a library in the extended layer mode that supports from
#         layers 1-4000 in the technology file. 
set MW_EXTENDED_LAYER_MODE          FALSE
# Area critical range used during area optimization in
# place_opt, post-CTS optimization, and route_opt, respectively.
set AREA_CRITICAL_RANGE_PRE_CTS     ""
set AREA_CRITICAL_RANGE_POST_CTS    ""
set AREA_CRITICAL_RANGE_POST_RT     ""
# Power critical range used during area optimization in
# place_opt, post-CTS optimization, and route_opt, respectively.
set POWER_CRITICAL_RANGE_PRE_CTS    ""
set POWER_CRITICAL_RANGE_POST_CTS   ""
set POWER_CRITICAL_RANGE_POST_RT    ""
# Number of CPUs for distributed processing.
# Specify a number greater than 1 to enable it for classic router based
# route_opt and insert_redundant_via commands.
set ICC_NUM_CPUS                    1
# Number of cores on the local host for multicore support.
# Specify a number greater than 1 to enable it for the core commands.
set ICC_NUM_CORES                   1
# low | medium | high
# Effort level for place_opt command.
set PLACE_OPT_EFFORT                "medium"
# TRUE | FALSE
# TRUE - Enable timing, power and area tradeoff optimization for place_opt command.
#        It works for medium or high effort place_opt with -power option.
set PLACE_OPT_TRADEOFF_TIMING_FOR_POWER_AREA    FALSE
# low | medium | high
# Effort level for route_opt command.
set ROUTE_OPT_EFFORT                "medium"
# TRUE | FALSE
# TRUE - Enable congestion removal during place_opt command (place_opt_icc step)
#        and clock_opt -only_psyn command (clock_opt_psyn_icc step).
set PLACE_OPT_CONGESTION_DRIVEN     TRUE
# TRUE | FALSE
# Control whether layer optimization is performed during place_opt
# by set_place_opt_strategy -layer_optimization.
set PLACE_OPT_LAYER_OPTIMIZATION    "TRUE"
# MEDIUM | HIGH
# Control the layer optimization effort during place_opt.
set PLACE_OPT_LAYER_OPTIMIZATION_EFFORT "MEDIUM"
# FALSE | TRUE
# Control whether track RC based optimization is performed during place_opt.
# The RC models are generated from the current scenario so set the most
# critical senario as the current scenario before running place_opt.
set PLACE_OPT_CONSIDER_ROUTING      "FALSE"
# NONE | MEDIUM | HIGH
# MEDIUM/HIGH - Improve total power (leakage + dynamic).
# A realistic SAIF will be needed to get accurate power savings.
# For MCMM design an active scenario with dynamic_power, leakage_power,
# and setup enabled is necessary for total power optimization.
# Apply to place_opt -power, psynopt -power, and psynopt -only_power.
set ICC_TOTAL_POWER_STRATEGY_EFFORT NONE
# FALSE | TRUE
# FALSE - Default.
# TRUE  - Enable the high resistance optimization for route_opt and focal_opt.
# This feature may see increased effect on 20nm and below designs. 
set ICC_HIGH_RESISTANCE_OPTIMIZATION    "FALSE"
# MEDIUM | HIGH
# Control the effort of preroute optimization to explore TNS improvements.
# Affect place_opt, clock_opt -only_psyn, psynopt, and preroute_focal_opt.
# MEDIUM - Default.
# HIGH   - Preroute optimzation will spend longer looking for TNS improvements.
set ICC_TNS_EFFORT_PREROUTE         "MEDIUM"
# MEDIUM | HIGH
# Control the effort of postroute optimization to explore TNS improvements.
# MEDIUM - Default.
# HIGH   - Postroute optimzation will spend longer looking for TNS improvements.
# Affect route_opt and focal_opt.
set ICC_TNS_EFFORT_POSTROUTE        "MEDIUM"
# TRUE | FALSE
# TRUE - Perform layer optimization (preroute_focal_opt -layer_optimization) 
#        on existing buffer trees after place_opt command (place_opt_icc step).
set PLACE_OPT_PREROUTE_FOCALOPT_LAYER_OPTIMIZATION      FALSE 
# TRUE | FALSE
# TRUE - Perform layer optimization (preroute_focal_opt -layer_optimization)
#        on existing buffer trees after clock_opt -only_psyn command (clock_opt_psyn_icc step).
set CLOCK_OPT_PSYN_PREROUTE_FOCALOPT_LAYER_OPTIMIZATION FALSE 
# TRUE | FALSE
# TRUE - Perform optimization with automatic routing rules (preroute_focal_opt -auto_routing_rule) 
#        on existing buffer trees after clock_opt -only_psyn command (clock_opt_psyn_icc step)
set CLOCK_OPT_PSYN_PREROUTE_FOCALOPT_AUTO_NDR           FALSE
# TRUE | FALSE
# TRUE - Create a global route congestion map snapshot in PNG format at the end of route_icc step.
set ICC_CREATE_GR_PNG               FALSE
# TRUE | FALSE
# TRUE - write_verilog in outputs_icc.tcl will write out module definitions for soft macros.
set ICC_WRITE_FULL_CHIP_VERILOG     FALSE
# Net and port names for power and ground.
if {![info exists MW_POWER_NET  ]} {set MW_POWER_NET   "VDD"}
if {![info exists MW_POWER_PORT ]} {set MW_POWER_PORT  "VDD"}
if {![info exists MW_GROUND_NET ]} {set MW_GROUND_NET  "VSS"} 
if {![info exists MW_GROUND_PORT]} {set MW_GROUND_PORT "VSS"}
#-----------------------------------------------------------------------------
# Cellname Variables
#-----------------------------------------------------------------------------
set ICC_FLOORPLAN_CEL                       "init_design_icc"
set ICC_PLACE_OPT_CEL                       "place_opt_icc"
set ICC_CLOCK_OPT_CTS_CEL                   "clock_opt_cts_icc"
set ICC_CLOCK_OPT_PSYN_CEL                  "clock_opt_psyn_icc"
set ICC_CLOCK_OPT_ROUTE_CEL                 "clock_opt_route_icc"
set ICC_ROUTE_CEL                           "route_icc"
set ICC_ROUTE_OPT_CEL                       "route_opt_icc"
set ICC_CHIP_FINISH_CEL                     "chip_finish_icc"
set ICC_METAL_FILL_CEL                      "metal_fill_icc"
set ICC_ECO_STARTING_CEL                    $ICC_METAL_FILL_CEL
set ICC_ECO_CEL                             "eco_icc"
set ICC_FOCAL_OPT_STARTING_CEL              $ICC_CHIP_FINISH_CEL
set ICC_FOCAL_OPT_CEL                       "focal_opt_icc"
set ICC_OUTPUTS_CEL                         "outputs_icc"
set ICC_FLOORPLAN_ODL_CEL                   "init_design_odl"
set ICC_DP_CREATE_PLANGROUPS_CEL            "create_plangroups_dp"
set ICC_DP_CREATE_ODL_CEL                   "create_odl_dp"
set ICC_DP_ROUTEABILITY_ON_PLANGROUPS_CEL   "routeability_on_plangroups_dp"
set ICC_DP_PIN_ASSIGNMENT_BUDGETING_CEL     "pin_assignment_budgeting_dp"
set ICC_DP_COMMIT_CEL                       "commit_dp"
#-----------------------------------------------------------------------------
# Customized Constraint Script for Core Commands (Optional)
#-----------------------------------------------------------------------------
# Optional Tcl files.
# If specified, they will be sourced in the scripts. Review scripts for exact
# location where they are sourced to avoid overlap with existing constraints.
set CUSTOM_INIT_DESIGN_PRE_SCRIPT           ""
set CUSTOM_PLACE_OPT_PRE_SCRIPT             ""
set CUSTOM_PLACE_OPT_POST_SCRIPT            ""
set CUSTOM_CLOCK_OPT_CTS_PRE_SCRIPT         ""
set CUSTOM_CLOCK_OPT_CTS_POST_SCRIPT        ""
set CUSTOM_CLOCK_OPT_PSYN_PRE_SCRIPT        ""
set CUSTOM_CLOCK_OPT_PSYN_POST_SCRIPT       ""
set CUSTOM_CLOCK_OPT_ROUTE_PRE_SCRIPT       ""
set CUSTOM_CLOCK_OPT_ROUTE_PRE_CTO_SCRIPT   ""
set CUSTOM_CLOCK_OPT_ROUTE_POST_CTO_SCRIPT  ""
set CUSTOM_ROUTE_PRE_SCRIPT                 ""
set CUSTOM_ROUTE_POST_SCRIPT                ""
set CUSTOM_ROUTE_OPT_PRE_SCRIPT             ""
set CUSTOM_ROUTE_OPT_POST_SCRIPT            ""
set CUSTOM_FOCAL_OPT_PRE_SCRIPT             ""
set CUSTOM_FOCAL_OPT_POST_SCRIPT            ""
set CUSTOM_CHIP_FINISH_POST_SCRIPT          ""
#-----------------------------------------------------------------------------
# Floorplan Input Variables                    
#-----------------------------------------------------------------------------
# DEF | FP_FILE | USER_FILE | CREATE | SKIP
# DEF       - Read $ICC_IN_DEF_FILE
# FP_FILE   - Read $ICC_IN_FLOORPLAN_FILE
# USER_FILE - Source $ICC_IN_FLOORPLAN_USER_FILE
# CREATE    - Use create_floorplan command
# SKIP      - Skip floorplanning section
set ICC_FLOORPLAN_INPUT                         "CREATE"
# Complete floorplan file in DEF format.
set ICC_IN_DEF_FILE                             ""
# Complete floorplan file generated by write_floorplan.
set ICC_IN_FLOORPLAN_FILE                       ""
# Complete floorplan file generated by user. This file will simply be sourced.
set ICC_IN_FLOORPLAN_USER_FILE                  ""
# I/O constraint file generated by write_pin_pad_physical_constraints which
# contains pin or pad information, applied prior to create_floorplan command.
set ICC_IN_PIN_PAD_PHYSICAL_CONSTRAINTS_FILE    "pin_pad_physical_constraints.tcl"
# File including physical-only cell creation commands to be sourced.
# e.g. create_cell {vdd1left vdd1right vdd1top vdd1bottom} pvdi
set ICC_IN_PHYSICAL_ONLY_CELLS_CREATION_FILE    "physical_only_cells_creation.tcl"
# File including physical-only cell connection commands to be sourced.
# e.g. derive_pg_connection #          -power_net  $MW_POWER_NET #          -power_pin  $MW_POWER_PORT #          -ground_net $MW_GROUND_NET #          -ground_pin $MW_GROUND_PORT #          -cells      {vdd1left vdd1right vdd1top vdd1bottom}
set ICC_IN_PHYSICAL_ONLY_CELLS_CONNECTION_FILE  ""
# Script to add incremental floorplan constraints which will be sourced
# after read_def, read_floorplan, or floorplan creation.
set ICC_PHYSICAL_CONSTRAINTS_FILE               "physical_constraints.tcl"
# Script for customized derive_pg_connection commands which replaces the
# default derive_pg_connection commands in the scripts.
set CUSTOM_CONNECT_PG_NETS_SCRIPT               ""
# Space separated list of pad filler cells.
set PAD_FILLER_CELL                             "PFILLER20                                                  PFILLER10                                                  PFILLER5                                                  PFILLER1                                                  PFILLER05                                                  PFILLER0005"
#-----------------------------------------------------------------------------
# Timing Variables
#-----------------------------------------------------------------------------
# TRUE | FALSE
# FALSE - The derating is assumed to be set in the SDC.
set ICC_APPLY_RM_DERATING               TRUE
# Late/early derating factor, used for both data and clock.
set ICC_LATE_DERATING_FACTOR            1.01
set ICC_EARLY_DERATING_FACTOR           0.99
# TRUE | FALSE
# TRUE - User uncertainty will be replaced by $ICC_UNCERTAINTY_PRECTS/POSTCTS.
set ICC_APPLY_RM_UNCERTAINTY_PRECTS     FALSE
set ICC_APPLY_RM_UNCERTAINTY_POSTCTS    FALSE
# Pre-CTS uncertainty file used during place_opt.
set ICC_UNCERTAINTY_PRECTS_FILE         ""
# Post-CTS uncertainty file used during post-CTS optimization and route_opt.
set ICC_UNCERTAINTY_POSTCTS_FILE        ""
# max_transition value set on the design.
set ICC_MAX_TRANSITION                  ""
# critical_range set on the design, default = 50% of each clock period.
set ICC_CRITICAL_RANGE                  ""
# max_fanout value set on the design.
set ICC_MAX_FANOUT                      ""
# HIGH | HYBRID | MEDIUM | LOW
# Postroute delay calculation effort.
# MEDIUM - Default. A combination of Arnoldi and Elmore.
# HIGH   - Full Arnoldi postroute delay calculation. 
# HYBRID - A combination of AWE and Arnoldi for faster runtime with comparable
#          accuracy to full Arnoldi.
# LOW    - AWE only.
set ICC_ARNOLDI_EFFORT                  "MEDIUM"
# HIGH | MEDIUM | LOW | NONE
# By default preroute delay calculation uses Elmore.
# Setting this variable to HIGH, MEDIUM, or LOW will enable AWE for preroute
# delay calculation at different effort levels.
set ICC_PREROUTE_AWE_EFFORT             "NONE"
# File containing advanced on-chip variation (OCV) derate factor tables written
# out by PrimeTime's write_binary_aocvm command.
# If specified, it will be read right before clock_opt -only_psyn command at
# clock_opt_psyn_icc step and AOCV analysis will be enabled.
# In the Concurrent Clock and Data flow it will be read before any clock_opt
# command is called at the clock_opt_ccd step.
set ICC_IN_AOCV_TABLE_FILE_MAX          ""
set ICC_IN_AOCV_TABLE_FILE_MIN          ""
set ICC_IN_AOCV_TABLE_FILE              $ICC_IN_AOCV_TABLE_FILE_MAX
#-----------------------------------------------------------------------------
# Clock Tree Synthesis (CTS) Variables
#-----------------------------------------------------------------------------
# Clock nondefault routing rule name defined, e.g., in common_cts_settings_icc.tcl.
# It will be associated with set_clock_tree_options -routing_rule. 
# If $ICC_CTS_RULE_NAME is set to iccrm_clock_double_spacing, double spacings
# will be applied to all layers.
set ICC_CTS_RULE_NAME                   "iccrm_clock_double_spacing"
# Clock tree layers, usually M3 and above, e.g. "M3 M4 M5".
set ICC_CTS_LAYER_LIST                  "METAL3 METAL4"
# Cells for CTS, a space-deliminated list: cell1 cell2.
set ICC_CTS_REF_LIST                    ""
# Cells for CTS delay insertion, a space-deliminated list: cell1 cell2.
set ICC_CTS_REF_DEL_INS_ONLY            ""
# Cells for CTS sizing only, a space-deliminated list: cell1 cell2.
set ICC_CTS_REF_SIZING_ONLY             ""
# Clock shielding rule name.
# Require $ICC_CTS_SHIELD_SPACINGS, $ICC_CTS_SHIELD_WIDTHS to be also specified.
set ICC_CTS_SHIELD_RULE_NAME            ""
# Clock shielding spacing associated with shielding rule.
# A list of layer name and spacing pairs.
set ICC_CTS_SHIELD_SPACINGS             ""
# Clock shielding width associated with shielding rule.
# A list of layer name and width pairs.
set ICC_CTS_SHIELD_WIDTHS               ""
# A subset of clock names to apply the clock shielding rule: $ICC_CTS_SHIELD_RULE_NAME;
# Optional. If not specified, $ICC_CTS_SHIELD_RULE_NAME will be applied to all clocks.
set ICC_CTS_SHIELD_CLK_NAMES            ""
# TRUE | FALSE
# TRUE - Enable -inter_clock_balance for "clock_opt -only_cts" at clock_opt_cts_icc task.
#        Specify $ICC_CTS_INTERCLOCK_BALANCING_OPTIONS_FILE to set the options.
set ICC_CTS_INTERCLOCK_BALANCING        FALSE
# File containing set_inter_clock_delay_options commands. Optional.
set ICC_CTS_INTERCLOCK_BALANCING_OPTIONS_FILE  ""
# TRUE | FALSE
# TRUE - Perform clock latency update post CTS.
set ICC_CTS_UPDATE_LATENCY              FALSE
# File specifying the latency adjustment options. Optional.
set ICC_CTS_LATENCY_OPTIONS_FILE        ""
# TRUE | FALSE
# TRUE - Enable low power placement for CTS.
#        Require $POWER_OPTIMIZATION to be TRUE to be effective.
set ICC_CTS_LOW_POWER_PLACEMENT         FALSE
# TRUE | FALSE
# TRUE - Enable clock gate merging for CTS for power reduction.
#        Require $POWER_OPTIMIZATION to be TRUE to be effective.
set ICC_CTS_CLOCK_GATE_MERGE            FALSE
# TRUE | FALSE
# TRUE - Enable clock gate splitting for CTS for reducing enable pin violations.
#        Require $POWER_OPTIMIZATION to be TRUE to be effective.
set ICC_CTS_CLOCK_GATE_SPLIT            FALSE
# TRUE | FALSE
# TRUE - Insert XOR self-gating logic during clock tree synthesis before clock
#        tree construction. An optional gate-level SAIF file ($ICC_IN_SAIF_FILE)
#        is recommended in order to provide clock activity information.
set ICC_CTS_SELF_GATING                 FALSE
# Gate-level SAIF file for low power placement ($ICC_CTS_LOW_POWER_PLACEMENT)
# and self-gating ($ICC_CTS_SELF_GATING). Optional.
set ICC_IN_SAIF_FILE                    "$DESIGN_NAME.saif" ;
# Instance name in the SAIF file containing switching activity.
set ICC_SAIF_INSTANCE_NAME              $DESIGN_NAME
# TRUE | FALSE
# TRUE - Perform postroute clock tree optimization after clock routing at
#        clock_opt_route_icc step.
set ICC_POST_CLOCK_ROUTE_CTO            FALSE
#-----------------------------------------------------------------------------
# Routing and Chipfinishing Variables
#-----------------------------------------------------------------------------
# End cap cells.
# Horizontal/vertical CAP CELL library cells for the Well Proximity Effect.
set ICC_H_CAP_CEL                       ""
set ICC_V_CAP_CEL                       ""
# Well tap cell.
set ICC_TAP_CEL                         "TAPCELLBWP7T"
# Redundant via insertion (ICC_DBL_VIA) options.
#
# LOW | MED | HIGH
# MED  - Enable concurrent soft-rule redundant via insertion.
# HIGH - Run another redundant via, timing driven, after chipfinishing.
set ICC_DBL_VIA_FLOW_EFFORT             LOW
#
# Script to define the redundant via definitions.
set ICC_CUSTOM_DBL_VIA_DEFINE_SCRIPT    ""
#
# TRUE | FALSE
# TRUE  - Enable automatic redundant via insertion after detail route change
#         of "route_opt -initial".
# FALSE - Run insert_zrt_redundant_vias after "route_opt -initial".
set ICC_DBL_VIA_DURING_INITIAL_ROUTING  TRUE
# Antenna fixing (ICC_FIX_ANTENNA) options.
#
# Antenna rule file.
set ANTENNA_RULES_FILE                  "antennaRule_018_5lm.tcl"
#
# TRUE | FALSE
# Control variable to allow diodes to be inserted both by the 
# insert_port_protection_diodes command as well as the router.
set ICC_USE_DIODES                      TRUE
#
# Diode name list separated by spaces.
set ICC_ROUTING_DIODES                  "ANTENNABWP7T"
#
# Diode name for insert_port_protection_diodes.
# Format = library_name/diode_name
set ICC_PORT_PROTECTION_DIODE           ""
#
# List of ports to be excluded by insert_port_protection_diodes.
set ICC_PORT_PROTECTION_DIODE_EXCLUDE_PORTS ""
# Filler cell insertion (ADD_FILLER_CELL) options.
#
# Space separated list of filler cells with metals.
set FILLER_CELL_METAL           "DCAP64BWP7T                                  DCAP32BWP7T                                  DCAP16BWP7T                                  DCAP8BWP7T                                  DCAP4BWP7T                                  DCAPBWP7T"
#
# Space separated list of filler cells without metals.
set FILLER_CELL                 "FILL64BWP7T                                  FILL32BWP7T                                  FILL16BWP7T                                  FILL8BWP7T                                  FILL4BWP7T                                  FILL2BWP7T                                  FILL1BWP7T"
# Signal EM options.
#
# TRUE | FALSE
# TRUE - Enable signal EM fixing. Uncomment the section and follow instruction
#        in chip_finish_icc.tcl.
set ICC_FIX_SIGNAL_EM           FALSE
#
# The TLU+ file with the advanced signal EM constraints in it to be read by
# read_signal_em_constraints. This may be the same as the standard TLU+ files.
set ICC_TLUPLUS_SIGNAL_EM_FILE  ""
#
# The ITF file with the advanced signal EM constraints in it to be read by
# read_signal_em_constraints -itf_em command in chip_finish_icc.tcl.
set ICC_ITF_SIGNAL_EM_FILE      ""
#-----------------------------------------------------------------------------
# Emulation TLU+ Files
#-----------------------------------------------------------------------------
# Note: emulated metal fill may not correlate well with real metal fill,
# especially for advanced technology nodes. Use it for reference only.
# Max/min emulation TLU+ files.
set TLUPLUS_MAX_EMULATION_FILE  ""
set TLUPLUS_MIN_EMULATION_FILE  ""
#-----------------------------------------------------------------------------
# check_signoff_correlation Variables
#-----------------------------------------------------------------------------
# PrimeTime bin directory.
set PT_DIR                      ""
# Optional file in case PrimeTime has a different SDC that what is available
# in the IC Compiler database.
set PT_SDC_FILE                 ""
# StarRC bin directory.
set STARRC_DIR                  ""
# Max/min NXTGRD files.
set STARRC_MAX_NXTGRD           ""
set STARRC_MIN_NXTGRD           ""
# NXTGRD mapping file, defaults to TLUPlus mapping file, but could be different.
set STARRC_MAP_FILE             "$TLUPLUS_MAP_FILE"
# File to be sourced to run at check_signoff_correlation end of route_opt_icc step.
# Example: rm_icc_scripts/signoff_opt_check_correlation_postroute_icc.example.tcl
set ICC_SIGNOFF_OPT_CHECK_CORRELATION_POSTROUTE_SCRIPT  ""
#-----------------------------------------------------------------------------
# Metal fill and Signoff DRC Variables
#-----------------------------------------------------------------------------
# For IC Validator metal Fill:
# Ensure environment variable PRIMEYIELD_HOME_DIR is set and that IC Validator
# is included in the same path where the IC Compiler shell is executed from.
#
# For IC Validator DRC:
# Ensure environment variable ICV_HOME_DIR is set and that IC Validator is
# included in the same path where the IC Compiler shell is executed from.
# IC Validator runset for signoff_metal_fill command.
set SIGNOFF_FILL_RUNSET             ""
#
# IC Validator runset for signoff_drc command.
set SIGNOFF_DRC_RUNSET              ""
#
# IC Validator mapping file for signoff_metal_fill and signoff_drc commands.
set SIGNOFF_MAPFILE                 "gdsout.map"
#
# NONE | AUTO_ECO
# Determine whether signoff_drc will run in the Auto ECO flow mode.
set ICC_ECO_SIGNOFF_DRC_MODE        "NONE"
# Options for signoff_metal_fill command using ICV engine in metal_fill_icc.tcl.
#
# TRUE | FALSE
# TRUE - Enable timing driven for IC Validator metal fill.
set SIGNOFF_METAL_FILL_TIMING_DRIVEN    TRUE
#
# Setup slack threshold for timing driven ICV metal fill.
# Also used by wire_spreading/widening in chip_finish_icc.tcl.
# Data type: float, default: 0.1.
set TIMING_PRESERVE_SLACK_SETUP     "0.1"
#
# Hold slack threshold for wire_spreading/widening in chip_finish_icc.tcl.
# Data type: float, default: 0.
set TIMING_PRESERVE_SLACK_HOLD      "0"
# Options for insert_metal_fill command using ICC engine in metal_fill_icc.tcl.
#
# Space amount used during the IC Compiler insert_metal_fill command.
set ICC_METAL_FILL_SPACE            2
#
# Enable timing driven metal fill for the IC Compiler insert_metal_fill command.
set ICC_METAL_FILL_TIMING_DRIVEN    TRUE
#-----------------------------------------------------------------------------
# focal_opt Variables
#-----------------------------------------------------------------------------
# <filename> | all | <blank>
# <filename> - Fix violations from a file.
# all        - Fix all hold/setup/DRC-net/DRC-pin violations.
# <blank>    - Skip.
set ICC_FOCAL_OPT_HOLD_VIOLS        "all"
set ICC_FOCAL_OPT_SETUP_VIOLS       ""
set ICC_FOCAL_OPT_DRC_NET_VIOLS     "all"
set ICC_FOCAL_OPT_DRC_PIN_VIOLS     ""
# <filenam>e | <blank>
# <filenam>e - Fix crosstalk violations from a file.
# <blank>    - Skip.
set ICC_FOCAL_OPT_XTALK_VIOLS       ""
#-----------------------------------------------------------------------------
# ECO Flow Variables
#-----------------------------------------------------------------------------
# NONE | UNCONSTRAINED | FREEZE_SILICON
# UNCONSTRAINED  - No spare cell insertion. Cells can be added (pre tapeout).
# FREEZE_SILICON - Spare cell insertion/freeze silicon ECO.
set ICC_ECO_FLOW                "NONE"
# Tcl script to insert the spare cells, e.g.,
# insert_spare_cells -lib_cell {INV8 DFF1} -cell_name spares -num_instances 300
set ICC_SPARE_CELL_FILE         ""
# Verilog netlist or Tcl file containing ECO changes.
# Specify the file name and type of file using $ICC_ECO_FLOW_TYPE.
set ICC_ECO_FILE                ""
# verilog | pt_drc_setup_fixing_tcl | pt_hold_fixing_tcl | pt_minimum_physical_impact
# Specify type of ECO file for UNCONSTRAINED ICC_ECO_FLOW. Depending on the value
# specified, the commands used to read ECO file and place ECO cells vary.
# verilog                    - A functional ECO file for $ICC_ECO_FILE.
# pt_drc_setup_fixing_tcl    - A change file generated by PT fix_eco_drc or fix_eco_timing -setup commands.
# pt_hold_fixing_tcl         - A change file generated by PT fix_eco_timing -hold command.
# pt_minimum_physical_impact - A change file generated by PT fix_eco_timing or fix_eco_leakage command.
set ICC_ECO_FLOW_TYPE           "verilog"
# early_stage | signoff_stage
# Only ICV is supported.
# early stage   - Use ICV DRC based metal fill trimming (faster).
# signoff_stage - Perform complete ICV metal fill purge, ADR and metal fill insertion.
set ICC_ECO_METAL_FILL_MODE     "early_stage"
# FALSE | TRUE
# Specifies whether the automatic ECO will be used for ECO metal fill operations. 
# Effect both early_stage and signoff_stage of $ICC_ECO_METAL_FILL_MODE.
set ICC_ECO_AUTO_ECO_METAL_FILL "FALSE"
#-----------------------------------------------------------------------------
# ICC Design Planning RM Variables (Common Variables with Hierarchical RM)
#-----------------------------------------------------------------------------
# TRUE | FALSE
# TRUE - Generate additional reports before placement.
set ICC_DP_VERBOSE_REPORTING    FALSE
# 
# Threshold to set nets with fanout larger than it as ideal nets.
# Data type: integer.
set ICC_DP_SET_HFNS_AS_IDEAL_THRESHOLD  ""
# 
# TRUE | FALSE
# TRUE - Set mixed clock/signal paths as ideal nets.
set ICC_DP_SET_MIXED_AS_IDEAL   TRUE
# <blank> | skip | <a_list_of_macros>
# <blank>            - Unfix all macros.
# skip               - Skip fix.
# <a_list_of_macros> - Fix specified macros before placement.
set ICC_DP_FIX_MACRO_LIST       ""
#
# Put set_keepout_margin and fp_set_macro_placement_constraint in this file.
set CUSTOM_ICC_DP_PLACE_CONSTRAINT_SCRIPT   ""
# 
# File to perform customized preroute_standard_cell commands.
set CUSTOM_ICC_DP_PREROUTE_STD_CELL_SCRIPT  "custom_icc_dp_preroute_std_cell.tcl"
# PNS and PNA control variables.
#
# File to add PNS constraints which is loaded before running PNS.
set CUSTOM_ICC_DP_PNS_CONSTRAINT_SCRIPT     ""
# 
# Target nets for PNS.
# Syntax: "power_net ground_net" 
set PNS_POWER_NETS                          "${MW_POWER_NET} ${MW_GROUND_NET}"
#
# Unit: mW, default: 1000.
set PNS_POWER_BUDGET                        1000
#
# Unit: V, default: 1.5.
set PNS_VOLTAGE_SUPPLY                      1.8
#
# Specify the metal layer to use as virtual rail.
set PNS_VIRTUAL_RAIL_LAYER                  ""
#
# Output directory for PNS and PNA output files.
set PNS_OUTPUT_DIR                          "./$RESULT_DIR/pna_output"
#
# Set the wire extraction temperature for PNA. Optional.
# Data type: float.
set PNA_EXTRACTION_TEMPERATURE              ""
#
# min | max
# Set the parasitic corner for RC extraction for PNA. Optional.
set PNA_EXTRACTION_CORNER                   ""
#-----------------------------------------------------------------------------
# ICC Hierarchical RM Variables
#-----------------------------------------------------------------------------
# Full module names from which plan groups will be created.
# Format: space deliminated list: "top/A top/B top/C".
# Default to $HIERARCHICAL_CELLS from common_setup.tcl if using DCT.
set ICC_DP_PLAN_GROUPS                      "$HIERARCHICAL_CELLS"
# Floorplan file containing plan group creation and location which should be
# the output of write_floorplan.
set ICC_DP_PLANGROUP_FILE                   ""
# TRUE | FALSE
# TRUE - Allow feedthrough creation during pin assignment.
set ICC_DP_ALLOW_FEEDTHROUGH                FALSE
# Customized PNS/PNA script, replacing PNS/PNA section in scripts.
# For template based PNS, $CUSTOM_ICC_DP_PNS_SCRIPT is required.
set CUSTOM_ICC_DP_PNS_SCRIPT                "custom_icc_dp_pns.tcl"
set CUSTOM_ICC_DP_PNA_SCRIPT                ""
# DFT-aware hierarchical design planning variables.
#
# TRUE | FALSE
# TRUE - Enable DFT-aware hierarchical design planning flow.
#        Require $ICC_IN_FULL_CHIP_SCANDEF_FILE.
set ICC_DP_DFT_FLOW                         FALSE
# 
# Full-chip SCANDEF file for DFT-aware hierarchical design planning flow
# (see $ICC_DP_DFT_FLOW).
# Used only in hierarchical design planning phase; not used or needed for
# block level implementations and top level assembly.
set ICC_IN_FULL_CHIP_SCANDEF_FILE           "$DESIGN_NAME.mapped.expanded.scandef"
# Budgeting SDC output directory.
# Default: "./sdc".
set BUDGETING_SDC_OUTPUT_DIR                "./$RESULT_DIR/sdc"
# ODL flow variables.
# 
# Map file for the blocks and the SDC file for each block.
set ICC_DP_ODL_BLOCK_SDC_MAP_FILE           ""
# 
# lsf | grd | samehost | <list_of_hosts>
# Control the set_host_options value for create_on_demand_netlist.
# lsf/grd         - Need also specify $ICC_DP_ODL_HOST_OPTION_SUBMIT_OPTIONS.
# <list_of_hosts> - Need also specify $ICC_DP_ODL_HOST_OPTION_HOSTS_LIST.
set ICC_DP_ODL_HOST_OPTION                  ""
# 
# Control the value of -submit_option option for set_host_options for
# create_on_demand_netlist command. 
# If $ICC_DP_ODL_HOST_OPTION is set to lsf, then lsf specific submit options
# should be specified, for example, 
# {-q bnormal -R "rusage\[mem=12000\]\cputype==emt64 cpuspeed==EMT3000 qsc==e"}
set ICC_DP_ODL_HOST_OPTION_SUBMIT_OPTIONS   {}
# 
# List of hosts on which to perform create_on_demand_netlist.
set ICC_DP_ODL_HOST_OPTION_HOSTS_LIST       ""
# TIO and block abstraction variables.
#
# List of all the block abstractions used in the design.
# If left empty, the list will be auto set to include all soft macros in the
# design if following HRM step-by-step.
set ICC_BLOCK_ABSTRACTIONS_LIST             ""
# 
# List of names of block abstractions that are to be optimized by transparent
# interface optimization (TIO) at route_opt_icc.
# Can be changed to a subset of block abstractions before route_opt_icc starts.
set ICC_TIO_BLOCK_LIST                      $ICC_BLOCK_ABSTRACTIONS_LIST
# 
# TRUE | FALSE
# TRUE - TIO optimize interface logic.
set ICC_TIO_OPTIMIZE_BLOCK_INTERFACE        TRUE 
# 
# TRUE | FALSE
# TRUE - TIO optimize inside MIM blocks, only when opening MIM blocks for TIO.
set ICC_TIO_OPTIMIZE_MIM_BLOCK_INTERFACE    FALSE
# 
# TRUE | FALSE
# TRUE - TIO optimize shared logic.
#        Require $ICC_TIO_OPTIMIZE_BLOCK_INTERFACE to be also enabled.
set ICC_TIO_OPTIMIZE_SHARED_LOGIC           FALSE
# 
# Script for block abstraction setup, useful for variable settings during block update.
# To be used during set_top_implementation_options -block_update_setup_script 
# $ICC_TIO_BLOCK_UPDATE_SETUP_SCRIPT. The file name should not include relative paths.
set ICC_TIO_BLOCK_UPDATE_SETUP_SCRIPT       ""   
#
# lsf | grd | samehost | <list_of_hosts>
# Controls the set_host_options value for TIO.
# lsf/grd         - Need also specify $ICC_TIO_HOST_OPTION_SUBMIT_OPTIONS.
# <list_of_hosts> - Need also specify $ICC_TIO_HOST_OPTION_HOSTS_LIST.
# Note: If $ICC_TIO_OPTIMIZE_BLOCK_INTERFACE is set to TRUE and
#       $ICC_TIO_BLOCK_LIST is not empty, which are both default for HRM,
#       you should also specify a valid value for $ICC_TIO_HOST_OPTION.
set ICC_TIO_HOST_OPTION                     ""
# 
# Control the value of -submit_option option for set_host_options for TIO.
# If $ICC_TIO_HOST_OPTION is set to lsf, then lsf specific submit options
# should be specified and vice versa, for example, 
# {-q bnormal -R "rusage\[mem=12000\]\cputype==emt64 cpuspeed==EMT3000 qsc==e"}
set ICC_TIO_HOST_OPTION_SUBMIT_OPTIONS      {}
# 
# List of hosts on which to perform automatic block update during TIO.
set ICC_TIO_HOST_OPTION_HOSTS_LIST          ""
# 
# TRUE | FALSE
# TRUE - Write out an ECO file to TIO_eco_changes directory for TIO.
set ICC_TIO_WRITE_ECO_FILE                  FALSE
# default | block | top
# block/top - Disable tasks such as Milkyway design library creation, importing
#             of black boxes, scenario creation, voltage area creation, and power
#             switch creation, etc in init_design_icc.tcl which should have been
#             completed during design planning phase and should be skipped during
#             block and top level implementation phases.
# top       - Enable TIO at route_opt_icc task.
# If following ICC HRM step-by-step, do not change this. It will be automatically
# set to block or top for block or top level designs, respectively.
set ICC_IMPLEMENTATION_PHASE                default
# List containing paths to all block libraries, which will be added as reference
# libraries of the top level library.
# If following ICC HRM step-by-step, need not change this. It will be automatically
# set to include all block libraries in the design for top level implementation.
set MW_SOFT_MACRO_LIBS                      ""
#-----------------------------------------------------------------------------
# ICC Design Planning RM (Flat) Variables
#-----------------------------------------------------------------------------
# Explore mode: flow control variables.
#
# TRUE | FALSE
# Turn on exploration mode.
set ICC_DP_EXPLORE_MODE                 FALSE
#
# default | placement_only | no_pns_pna | no_ipo
# default        - place -> PNS/PNA -> in-place optimization -> final groute,
#                  snapshot, QoR, timing, and outputs.
# placement_only - Skip PNS/PNA and in-place optimization from default.
# no_pns_pna     - Skip PNA/PNS from default.
# no_ipo         - Skip in-place optimization from default.
set ICC_DP_EXPLORE_STYLE                default
#
# TRUE | FALSE
# TRUE - Save three additional CEL after placement, in-place optimization,
#        and PNS in explore mode (more disk space).
set ICC_DP_EXPLORE_SAVE_CEL_EACH_STEP   FALSE
#
# TRUE | FALSE
# TRUE - Generate QoR snapshot and timing report after each step (longer run time).
set ICC_DP_EXPLORE_REPORTING_EACH_STEP  FALSE
# 
# TRUE | FALSE
# TRUE - Use global route.
set ICC_DP_EXPLORE_USE_GLOBAL_ROUTE     FALSE
# 
# TRUE | FALSE
# TRUE - Save two additional CEL after global route:
#        one after placement and one at the end.
set ICC_DP_EXPLORE_SAVE_CEL_AFTER_GROUTE    TRUE
# 
# Script to be loaded to create customized PG straps after placement in
# explore mode. Valid only if ICC_DP_EXPLORE_STYLE is placement_only or
# no_pns_pna.
set ICC_DP_EXPLORE_CUSTOM_PG_SCRIPT     ""
# Explore mode: additional PNS control variables.
#
# Unit: mV. Tool default is 10% of $PNS_POWER_BUDGET.
set PNS_TARGET_VOLTAGE_DROP             250
#
# TRUE | FALSE
# Specify if the design is block or top level.
# It turns on correspondant options in PNS and PNA.
set PNS_BLOCK_MODE                      TRUE  
#
# Specify cell masters for power pads, e.g. "pv0i.FRAM pv0a.FRAM".
# Only for top level design with power pads.
set PNS_PAD_MASTERS                     ""
#
# Specify the file with a list of power pad instances.
# Only for top level design with power pads.
set PNS_PAD_INSTANCE_FILE               ""
#
# Specify the file with a list of power pad masters.
# Only for top level design with power pads.
set PNS_PAD_MASTER_FILE                 ""
#
# Provide only one of the above three PNS_PAD_* variables.
#-----------------------------------------------------------------------------
# No Need to Change the Following if DCRM Is Used prior to ICC RM
#-----------------------------------------------------------------------------
# File name definitions.
set ICC_IN_VERILOG_NETLIST_FILE "$DESIGN_NAME.mapped.v"
set ICC_IN_SDC_FILE             "$DESIGN_NAME.mapped.sdc"
set ICC_IN_DDC_FILE             "$DESIGN_NAME.mapped.ddc"
set ICC_IN_UPF_FILE             "$DESIGN_NAME.mapped.upf"
set ICC_IN_SCAN_DEF_FILE        "$DESIGN_NAME.mapped.scandef"
set MW_DESIGN_LIBRARY           "../milkyway/${DESIGN_NAME}_APR"
# Milkyway design library if you want reference methodology to copy it as
# $MW_DESIGN_LIBRARY. Only apply if $ICC_INIT_DESIGN_INPUT is set to "MW".
set COPY_FROM_MW_DESIGN_LIBRARY "${DESIGN_NAME}_LIB"
# Directory definitions.
set REPORT_DIR_INIT_DESIGN                      $REPORT_DIR
set REPORT_DIR_PLACE_OPT                        $REPORT_DIR
set REPORT_DIR_CLOCK_OPT_CTS                    $REPORT_DIR
set REPORT_DIR_CLOCK_OPT_PSYN                   $REPORT_DIR
set REPORT_DIR_CLOCK_OPT_ROUTE                  $REPORT_DIR
set REPORT_DIR_ROUTE                            $REPORT_DIR
set REPORT_DIR_ROUTE_OPT                        $REPORT_DIR
set REPORT_DIR_CHIP_FINISH                      $REPORT_DIR
set REPORT_DIR_ECO                              $REPORT_DIR
set REPORT_DIR_FOCAL_OPT                        $REPORT_DIR
set REPORT_DIR_SIGNOFF_OPT                      $REPORT_DIR
set REPORT_DIR_METAL_FILL                       $REPORT_DIR
set REPORT_DIR_DP                               $REPORT_DIR
set REPORT_DIR_DP_CREATE_PLANGROUPS             $REPORT_DIR
set REPORT_DIR_DP_ROUTEABILITY_ON_PLANGROUPS    $REPORT_DIR
set REPORT_DIR_DP_PIN_ASSIGNMENT_BUDGETING      $REPORT_DIR
set REPORT_DIR_DP_COMMIT                        $REPORT_DIR
set REPORT_DIR_DP_PREPARE_BLOCK                 $REPORT_DIR
set REPORT_DIR_FORMALITY                        $REPORT_DIR
if {![file exists $REPORT_DIR_INIT_DESIGN                  ]} {file mkdir $REPORT_DIR_INIT_DESIGN                  }
if {![file exists $REPORT_DIR_PLACE_OPT                    ]} {file mkdir $REPORT_DIR_PLACE_OPT                    }
if {![file exists $REPORT_DIR_CLOCK_OPT_CTS                ]} {file mkdir $REPORT_DIR_CLOCK_OPT_CTS                }
if {![file exists $REPORT_DIR_CLOCK_OPT_PSYN               ]} {file mkdir $REPORT_DIR_CLOCK_OPT_PSYN               }
if {![file exists $REPORT_DIR_CLOCK_OPT_ROUTE              ]} {file mkdir $REPORT_DIR_CLOCK_OPT_ROUTE              }
if {![file exists $REPORT_DIR_ROUTE                        ]} {file mkdir $REPORT_DIR_ROUTE                        }
if {![file exists $REPORT_DIR_ROUTE_OPT                    ]} {file mkdir $REPORT_DIR_ROUTE_OPT                    }
if {![file exists $REPORT_DIR_CHIP_FINISH                  ]} {file mkdir $REPORT_DIR_CHIP_FINISH                  }
if {![file exists $REPORT_DIR_ECO                          ]} {file mkdir $REPORT_DIR_ECO                          }
if {![file exists $REPORT_DIR_FOCAL_OPT                    ]} {file mkdir $REPORT_DIR_FOCAL_OPT                    }
if {![file exists $REPORT_DIR_SIGNOFF_OPT                  ]} {file mkdir $REPORT_DIR_SIGNOFF_OPT                  }
if {![file exists $REPORT_DIR_METAL_FILL                   ]} {file mkdir $REPORT_DIR_METAL_FILL                   }
if {![file exists $REPORT_DIR_DP                           ]} {file mkdir $REPORT_DIR_DP                           }
if {![file exists $REPORT_DIR_DP_CREATE_PLANGROUPS         ]} {file mkdir $REPORT_DIR_DP_CREATE_PLANGROUPS         }
if {![file exists $REPORT_DIR_DP_ROUTEABILITY_ON_PLANGROUPS]} {file mkdir $REPORT_DIR_DP_ROUTEABILITY_ON_PLANGROUPS}
if {![file exists $REPORT_DIR_DP_PIN_ASSIGNMENT_BUDGETING  ]} {file mkdir $REPORT_DIR_DP_PIN_ASSIGNMENT_BUDGETING  }
if {![file exists $REPORT_DIR_DP_COMMIT                    ]} {file mkdir $REPORT_DIR_DP_COMMIT                    }
if {![file exists $REPORT_DIR_DP_PREPARE_BLOCK             ]} {file mkdir $REPORT_DIR_DP_PREPARE_BLOCK             }
if {![file exists $REPORT_DIR_FORMALITY                    ]} {file mkdir $REPORT_DIR_FORMALITY                    }
# Logical libraries.
set_app_var search_path  ". ./script ./$RESULT_DIR ../syn/result $ADDITIONAL_SEARCH_PATH $search_path"
if {$synopsys_program_name != "mvrc" || $synopsys_program_name != "vsi" || $synopsys_program_name != "vcst"} {
    set_app_var target_library  "$TARGET_LIBRARY_FILES"
    set_app_var link_library    "* $TARGET_LIBRARY_FILES $ADDITIONAL_LINK_LIB_FILES"
    } else {
    set_app_var link_library    "$TARGET_LIBRARY_FILES $ADDITIONAL_LINK_LIB_FILES"
    }
if {![file exists $RESULT_DIR]} {file mkdir $RESULT_DIR}
if {![file exists $REPORT_DIR]} {file mkdir $REPORT_DIR}
if {$synopsys_program_name == "icc_shell"} {
    # Min/Max library relationships.
    # For "set_operating_conditions -analysis_type on_chip_variation", it is not
    # recommended if only -max is specified. Only use it if both -max and -min of
    # set_operating_conditions are specified and point to two different libraries
    # and are characterized to model OCV effects of the same corner.
    if {$MIN_LIBRARY_FILES != "" } {
        foreach {max_library min_library} $MIN_LIBRARY_FILES {
            set_min_library $max_library -min_version $min_library
            }
        }

    # Reference libraries.
    if { ![file exists [which $MW_REFERENCE_CONTROL_FILE]]} {
        if {[file exists $MW_DESIGN_LIBRARY/lib]} {
            set_mw_lib_reference $MW_DESIGN_LIBRARY                 -mw_reference_library "$MW_REFERENCE_LIB_DIRS $MW_SOFT_MACRO_LIBS"
            }
        }

    ## Some power domains are not used, e.g. PD4.
    if {![info exists PD4]} {set PD4 ""}

    # Avoid too many messages.
    set_message_info -id PSYN-040 -limit 10     ;# Dont_touch for fixed cells.
    set_message_info -id PSYN-087 -limit 10     ;# Port inherits its location from pad pin.
    set_message_info -id LINT-8   -limit 10     ;# Input port is unloaded.

    set_app_var check_error_list "$check_error_list LINK-5 PSYN-375"
    }
Loading db file '/bks2/PB20000328/ic_design/apr/tech/lib/tcb018gbwp7twc_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/bks2/PB20000328/ic_design/apr/tech/lib/tcb018gbwp7tbc_ccs.db'
Loading db file '/bks2/PB20000328/ic_design/apr/tech/lib/tpd018bcdnv5wc.db'
Loading db file '/bks2/PB20000328/ic_design/apr/tech/lib/tpd018bcdnv5bc.db'

------------------- Internal Reference Library Settings -----------------

Library    /bks2/PB20000328/ic_design/milkyway/systolic_array_APR
  Reference    /soft2/eda/tech/TSMC180BCDGEN3/library/std/tcb018gbwp7t_290a/milkyway/cell_frame/tcb018gbwp7t
  Reference    /soft2/eda/tech/TSMC180BCDGEN3/library/io/tpd018bcdnv5_160c/milkyway/mt_2/5lm/cell_frame/tpd018bcdnv5
  Reference    /soft2/eda/tech/TSMC180BCDGEN3/library/io/tpb018v_180a/milkyway/cup/5lm/cell_frame/tpb018v


------------------- Control File Reference Library Settings -----------

Library    /bks2/PB20000328/ic_design/milkyway/systolic_array_APR
  Reference    /soft2/eda/tech/TSMC180BCDGEN3/library/std/tcb018gbwp7t_290a/milkyway/cell_frame/tcb018gbwp7t
  Reference    /soft2/eda/tech/TSMC180BCDGEN3/library/io/tpd018bcdnv5_160c/milkyway/mt_2/5lm/cell_frame/tpd018bcdnv5
  Reference    /soft2/eda/tech/TSMC180BCDGEN3/library/io/tpb018v_180a/milkyway/cup/5lm/cell_frame/tpb018v
-------------------------------------------------------------------------

if {$synopsys_program_name == "fm_shell"} {
    set_app_var sh_new_variable_message false
    } 
# TRUE | FALSE
# TRUE - Enable any derates specified on library cells with the set_timing_derate
#        command or AOCV data to be saved to the Milkyway database.
# set_app_var timing_save_library_derate true
puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB20000328/ic_design/apr/script/icc_setup.tcl

puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
open_mw_lib $MW_DESIGN_LIBRARY
Warning: Reference Library Inconsistent With Main Library
Reference Library: /soft2/eda/tech/TSMC180BCDGEN3/library/std/tcb018gbwp7t_290a/milkyway/cell_frame/tcb018gbwp7t (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	5 (Main Library) <==> 6 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 7
	Main Library (systolic_array_APR) |	Reference Library (tcb018gbwp7t)
	Cut Layer       VIA45 (360, 360)  |	VIA45 (260, 260)
	Upper Layer     METAL5 (90, 90)   |	METAL5 (60, 10)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 8
	Main Library (systolic_array_APR) |	Reference Library (tcb018gbwp7t)
	Cut Layer       VIA12 (260, 260)  |	VIA56 (360, 360)
	Lower Layer     METAL1 (60, 10)   |	METAL5 (60, 10)
	Upper Layer     METAL2 (60, 10)   |	METAL6 (90, 90)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 9
	Main Library (systolic_array_APR) |	Reference Library (tcb018gbwp7t)
	Cut Layer       VIA23 (260, 260)  |	VIA12 (260, 260)
	Lower Layer     METAL2 (60, 10)   |	METAL1 (60, 10)
	Upper Layer     METAL3 (60, 10)   |	METAL2 (60, 10)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 10
	Main Library (systolic_array_APR) |	Reference Library (tcb018gbwp7t)
	Cut Layer       VIA34 (260, 260)  |	VIA23 (260, 260)
	Lower Layer     METAL3 (60, 10)   |	METAL2 (60, 10)
	Upper Layer     METAL4 (60, 10)   |	METAL3 (60, 10)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (systolic_array_APR) |	Reference Library (tcb018gbwp7t)
	Cut Layer       VIA45 (360, 360)  |	VIA34 (260, 260)
	Lower Layer     METAL4 (60, 10)   |	METAL3 (60, 10)
	Upper Layer     METAL5 (90, 90)   |	METAL4 (60, 10)	 (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /soft2/eda/tech/TSMC180BCDGEN3/library/io/tpd018bcdnv5_160c/milkyway/mt_2/5lm/cell_frame/tpd018bcdnv5 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	5 (Main Library) <==> 6 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 1
	Main Library (systolic_array_APR) |	Reference Library (tpd018bcdnv5)
	Upper Layer     METAL1 (5, 60)    |	METAL1 (60, 10)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 2
	Main Library (systolic_array_APR) |	Reference Library (tpd018bcdnv5)
	Upper Layer     METAL2 (10, 60)   |	METAL2 (60, 10)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 3
	Main Library (systolic_array_APR) |	Reference Library (tpd018bcdnv5)
	Cut Layer       VIA12 (260, 260)  |	VIA23 (260, 260)
	Lower Layer     METAL1 (60, 10)   |	METAL2 (60, 10)
	Upper Layer     METAL2 (60, 10)   |	METAL3 (60, 10)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 4
	Main Library (systolic_array_APR) |	Reference Library (tpd018bcdnv5)
	Cut Layer       VIA12 (260, 260)  |	VIA34 (260, 260)
	Lower Layer     METAL1 (10, 60)   |	METAL3 (60, 10)
	Upper Layer     METAL2 (10, 60)   |	METAL4 (60, 10)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 5
	Main Library (systolic_array_APR) |	Reference Library (tpd018bcdnv5)
	Cut Layer       VIA23 (260, 260)  |	VIA45 (260, 260)
	Lower Layer     METAL2 (10, 60)   |	METAL4 (60, 10)
	Upper Layer     METAL3 (60, 10)   |	METAL5 (60, 10)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 6
	Main Library (systolic_array_APR) |	Reference Library (tpd018bcdnv5)
	Cut Layer       VIA34 (260, 260)  |	VIA56 (360, 360)
	Lower Layer     METAL3 (60, 10)   |	METAL5 (60, 10)
	Upper Layer     METAL4 (10, 60)   |	METAL6 (90, 90)	 (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /soft2/eda/tech/TSMC180BCDGEN3/library/io/tpb018v_180a/milkyway/cup/5lm/cell_frame/tpb018v (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	5 (Main Library) <==> 6 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 1
	Main Library (systolic_array_APR) |	Reference Library (tpb018v)
	Upper Layer     METAL1 (5, 60)    |	METAL1 (60, 10)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 2
	Main Library (systolic_array_APR) |	Reference Library (tpb018v)
	Upper Layer     METAL2 (10, 60)   |	METAL2 (60, 10)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 3
	Main Library (systolic_array_APR) |	Reference Library (tpb018v)
	Cut Layer       VIA12 (260, 260)  |	VIA23 (260, 260)
	Lower Layer     METAL1 (60, 10)   |	METAL2 (60, 10)
	Upper Layer     METAL2 (60, 10)   |	METAL3 (60, 10)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 4
	Main Library (systolic_array_APR) |	Reference Library (tpb018v)
	Cut Layer       VIA12 (260, 260)  |	VIA34 (260, 260)
	Lower Layer     METAL1 (10, 60)   |	METAL3 (60, 10)
	Upper Layer     METAL2 (10, 60)   |	METAL4 (60, 10)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 5
	Main Library (systolic_array_APR) |	Reference Library (tpb018v)
	Cut Layer       VIA23 (260, 260)  |	VIA45 (260, 260)
	Lower Layer     METAL2 (10, 60)   |	METAL4 (60, 10)
	Upper Layer     METAL3 (60, 10)   |	METAL5 (60, 10)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 6
	Main Library (systolic_array_APR) |	Reference Library (tpb018v)
	Cut Layer       VIA34 (260, 260)  |	VIA56 (360, 360)
	Lower Layer     METAL3 (60, 10)   |	METAL5 (60, 10)
	Upper Layer     METAL4 (10, 60)   |	METAL6 (90, 90)	 (MWLIBP-324)
{systolic_array_APR}
redirect /dev/null "remove_mw_cel -version_kept 0 ${ICC_CHIP_FINISH_CEL}"
copy_mw_cel -from $ICC_ROUTE_OPT_CEL -to $ICC_CHIP_FINISH_CEL
1
open_mw_cel $ICC_CHIP_FINISH_CEL
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is nW. (IFS-007)
Information: Opened "chip_finish_icc.CEL;1" from "/bks2/PB20000328/ic_design/milkyway/systolic_array_APR" library. (MWUI-068)
{chip_finish_icc}
source -echo common_optimization_settings_icc.tcl
#-----------------------------------------------------------------------------
# common_optimization_settings_icc.tcl:
#     Optimization common session options.
#-----------------------------------------------------------------------------
puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB20000328/ic_design/apr/script/common_optimization_settings_icc.tcl

puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
# To display verbose messages during DRC fixing, setup fixing, hold fixing,
# multiple-port-net fixing and tie-off optimization in preroute stage, set the
# following before place_opt :
#     Off (default)        : set_app_var preroute_opt_verbose 0  
#     General      	       : set_app_var preroute_opt_verbose 1  
#     DRC                  : set_app_var preroute_opt_verbose 2 
#     Hold                 : set_app_var preroute_opt_verbose 4  
#     General + DRC + hold : set_app_var preroute_opt_verbose 7
#     Tie-off              : set_app_var preroute_opt_verbose 8  
#     Multiple port nets   : set_app_var preroute_opt_verbose 16 
#     Setup                : set_app_var preroute_opt_verbose 32
#
# The messages can also be saved to the file propt_verbose.log for the setup
# and DRC messages only. 
#     Setup & DRC          : set_app_var preroute_opt_verbose 162 ;# 128+32+2
# Default settings for set_delay_calculation_options are:
# -preroute elmore -routed_clock arnoldi -postroute arnoldi
# Default setting for preroute delay calculation is Elmore.
# To use AWE delay calculation, set the ICC_PREROUTE_AWE_EFFORT variable.
switch $ICC_PREROUTE_AWE_EFFORT {
    HIGH    {set_delay_calculation_options -preroute awe -awe_effort high  }
    MEDIUM  {set_delay_calculation_options -preroute awe -awe_effort medium}
    LOW     {set_delay_calculation_options -preroute awe -awe_effort low   }
    default {set_delay_calculation_options -preroute elmore                }
    }
Loading db file '/soft1/synopsys/iccompiler/L-2016.03-SP5-3/libraries/syn/gtech.db'
Loading db file '/soft1/synopsys/iccompiler/L-2016.03-SP5-3/libraries/syn/standard.sldb'
Information: linking reference library : /soft2/eda/tech/TSMC180BCDGEN3/library/std/tcb018gbwp7t_290a/milkyway/cell_frame/tcb018gbwp7t. (PSYN-878)
Information: linking reference library : /soft2/eda/tech/TSMC180BCDGEN3/library/io/tpd018bcdnv5_160c/milkyway/mt_2/5lm/cell_frame/tpd018bcdnv5. (PSYN-878)
Information: linking reference library : /soft2/eda/tech/TSMC180BCDGEN3/library/io/tpb018v_180a/milkyway/cup/5lm/cell_frame/tpb018v. (PSYN-878)
Information: Loading local_link_library attribute {tcb018gbwp7twc_ccs.db, tpd018bcdnv5wc.db}. (MWDC-290)

  Linking design 'systolic_array'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  systolic_array              chip_finish_icc.CEL
  tcb018gbwp7twc_ccs (library) /bks2/PB20000328/ic_design/apr/tech/lib/tcb018gbwp7twc_ccs.db
  tpd018bcdnv5wc (library)    /bks2/PB20000328/ic_design/apr/tech/lib/tpd018bcdnv5wc.db

# GUI Debug: Building dc from empty. -- Time: 2sec 261ms
# Default setting for postroute delay calculation is Arnoldi medium effort.
# To change the effort level, set the ICC_ARNOLDI_EFFORT variable.
switch $ICC_ARNOLDI_EFFORT {
    HIGH    {set_delay_calculation_options -postroute arnoldi -arnoldi_effort high  }
    HYBRID  {set_delay_calculation_options -postroute arnoldi -arnoldi_effort hybrid}
    MEDIUM  {set_delay_calculation_options -postroute arnoldi -arnoldi_effort medium}
    LOW     {set_delay_calculation_options -postroute arnoldi -arnoldi_effort low   }
    default {set_delay_calculation_options -postroute arnoldi -arnoldi_effort medium}
    }
# Save the library cell derate settings to the design.
# set_app_var timing_save_library_derate true
# General optimizations.
set_host_options -max_cores $ICC_NUM_CORES
set_app_var timing_enable_multiple_clocks_per_reg true 
set_fix_multiple_port_nets -all -buffer_constants -exclude_clock_network 
if {$ICC_TIE_CELL_FLOW} {
    set_auto_disable_drc_nets -constant false
    } else {
    set_auto_disable_drc_nets -constant true
    }
# Specify whether to use the enhanced capacitance modeling information in the
# library description of a pin. Also only needed for OCV.
# set_app_var timing_use_enhanced_capacitance_modeling true 
# PT default - libraries with capacitance ranges.
# Set dont_use cells.
# e.g. big drivers (EM issues), very weak drivers, delay cells, clock cells.
if {[file exists [which $ICC_IN_DONT_USE_FILE]]} { 
    source -echo $ICC_IN_DONT_USE_FILE 
    }
# Fix hard macro locations.
if {[all_macro_cells] != ""} { 
    set_attribute [all_macro_cells] is_fixed true 
    }
# Set the buffering strategy for optimization.
# IC Compiler default is -effort none (the command is not enabled).
# If the command is used without -effort option, then -effort medium is used.
# Use the command with -effort high typically results in better reduction in
# buffer/inverter counts.
# The command only works with preroute optimization, place_opt and clock_opt.
# set_buffer_opt_strategy -effort high
# Set
if {$ICC_MAX_AREA != ""} {set_max_area $ICC_MAX_AREA}
# Set area critical range.
# Typical value: 10 percent of critical clock period
if {$AREA_CRITICAL_RANGE_PRE_CTS != ""} {set_app_var physopt_area_critical_range $AREA_CRITICAL_RANGE_PRE_CTS} 
# Set power critical range.
# Typical value: 9 percent of critical clock period
if {$POWER_CRITICAL_RANGE_PRE_CTS != ""} {set_app_var physopt_power_critical_range $POWER_CRITICAL_RANGE_PRE_CTS} 
# Script for customized set_multi_vth_constraints constraints.
# Effective only when $POWER_OPTIMIZATION is set to TRUE.
# Specify to make leakage power optimization focused on LVT cell reduction.
# Refer to rm_icc_scripts/multi_vth_constraint.example as an example.
if {[file exists [which $ICC_CUSTOM_MULTI_VTH_CONSTRAINT_SCRIPT]]} { 
    source -echo  $ICC_CUSTOM_MULTI_VTH_CONSTRAINT_SCRIPT 
    }
# There is a cell attribute "optimization_stage" that indicates at what stage
# of optimization a cell was inserted. This allows for better tracking and
# investigation of a design after optimization. The stage can be queried with
# "get_attribute cellName optimization_stage" or with a command to report a
# summary of tracked cells.
#
# e.g.
# report_optimization_created_cells 
# get_cells -hierarchical -filter "optimization_stage == hfs"
# get_flat_cells -filter "optimization_stage == setup"
#
# These are the following stages that can be found on cells after optimization:
#     setup            - cell created at setup optimization stage
#     drc              - cell created at DRC fixing stage
#     hold             - cell created at hold optimization stage
#     hfs              - cell created at HFS fixing stage
#     tie_optimization - cell created at tie-optimization stage 
#     port_fixing      - cell created at multi-port-net fixing or port isolation stage
#
# This feature works with the following optimization commands:
# place_opt, psynopt, clock_opt, route_opt, focal_opt, preroute_focal_opt,
# place_opt_feasibility, clock_opt_feasibility.
# End of common optimization session options.
puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB20000328/ic_design/apr/script/common_optimization_settings_icc.tcl

puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
source -echo common_placement_settings_icc.tcl
#-----------------------------------------------------------------------------
# common_placement_settings_icc.tcl:
#     Placement common session options.
#-----------------------------------------------------------------------------
puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB20000328/ic_design/apr/script/common_placement_settings_icc.tcl

puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
# Set min/max routing Layers.
if {$MAX_ROUTING_LAYER != ""} {set_ignored_layers -max_routing_layer $MAX_ROUTING_LAYER}
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
if {$MIN_ROUTING_LAYER != ""} {set_ignored_layers -min_routing_layer $MIN_ROUTING_LAYER}
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
# Set pnet options to control cell placement around P/G straps.
if {$PNET_METAL_LIST != "" || $PNET_METAL_LIST_COMPLETE != ""} {
    remove_pnet_options

    if {$PNET_METAL_LIST != "" } {
  	    set_pnet_options -partial $PNET_METAL_LIST -see_object {all_types} 
        }
    if {$PNET_METAL_LIST_COMPLETE != ""} {
  	    set_pnet_options -complete $PNET_METAL_LIST_COMPLETE -see_object {all_types}
        }

    report_pnet_options
    }
 
****************************************
  Report : pnet options
  Design : systolic_array
  Version: L-2016.03-SP5-3
  Date   : Thu Feb  9 15:03:02 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL1     none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     complete      ---         ---       via additive      ---
METAL4     complete      ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---

Route types considered:
           pg ring, pg strap, pg macro io pin connection, clock ring
           clock strap, bus, path, user signal, rectangle, contact array

--------------------------------------------------------------------
# It is recommended to use the tool's default setting.
# In case it needs to be changed (e.g. for low utlization designs), use the
# command below:
# set_congestion_options -max_util 0.85
# Use this variable to force placement in place_opt, psynopt & refine_placement
# to leave existing cells on soft blockage. This allows the placer to move
# cells out of soft blockage to maintain density, but does not sweep everything
# out, as is done by default.
# set_app_var placer_enable_enhanced_soft_blockages true
# Uncomment the variable below to control the coarse placement's treatment of
# channel areas.
# The variable is false by default but can also be set to auto or true. 
# When set to auto, ICC will reduce the max cell density only if it detect
# substantial channel area in the design.
# When set to true, ICC will reduce the max cell density in channel areas.
# set_app_var placer_channel_detect_mode auto 
# For 20nm and below, to enable Zroute global router for DPT requirement
# regardless of congestion, please set the following: 
# set_app_var placer_congestion_effort    medium  ;#force Zroute GR for congestion if on 
# set_app_var placer_show_zroutegr_output true    ;#force Zroute GR info to place_opt log
# Accept recovery and removal arcs specified in the technology library.
set_app_var enable_recovery_removal_arcs true
# This variable will add a soft constraint during placement to reduce the pin
# density to below the specified value. Need to determine the appropriate
# value of MAX_PINS_PER_SQUARE_MICRON for the design.
# set_app_var placer_max_pins_per_square_micron $MAX_PINS_PER_SQUARE_MICRON
# End of placement common session options.
puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB20000328/ic_design/apr/script/common_placement_settings_icc.tcl

puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
source -echo common_post_cts_timing_settings.tcl
#-----------------------------------------------------------------------------
# common_post_cts_timing_settings.tcl:
#     Post-CTS timing common session options.
#-----------------------------------------------------------------------------
puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB20000328/ic_design/apr/script/common_post_cts_timing_settings.tcl

puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
# Enable CRPR - CRPR is usually used with timing derate (bc_wc) and with OCV.
set_app_var timing_remove_clock_reconvergence_pessimism true 
# Case analysis is not propagated across the sequential cells.
# set_app_var case_analysis_sequential_propagation never
if {[file exists [which $ICC_IN_AOCV_TABLE_FILE]]} {
    # Allow the library cell derate settings to be saved with the design.
    set_app_var timing_save_library_derate true
    }
# Set area critical range.
# Typical value: 5 percent of critical clock period.
if {$AREA_CRITICAL_RANGE_POST_CTS != ""} {set_app_var physopt_area_critical_range $AREA_CRITICAL_RANGE_POST_CTS}
# Set power critical range.
# Typical value: 5 percent of critical clock period.
if {$POWER_CRITICAL_RANGE_POST_CTS != ""} {set_app_var physopt_power_critical_range $POWER_CRITICAL_RANGE_POST_CTS}
# Hold fixing cells.
if {$ICC_FIX_HOLD_PREFER_CELLS != ""} {
    remove_attribute [get_lib_cells $ICC_FIX_HOLD_PREFER_CELLS] dont_touch
    set_prefer -min [get_lib_cells $ICC_FIX_HOLD_PREFER_CELLS]
    set_fix_hold_options -preferred_buffer
    report_fix_hold_options
    # Optionally add -effort high to reduce hold buffer count and improve min
    # delay fixing QoR.
    }
puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB20000328/ic_design/apr/script/common_post_cts_timing_settings.tcl

puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
source -echo common_route_si_settings_zrt_icc.tcl
#-----------------------------------------------------------------------------
# common_route_si_settings_zrt_icc.tcl:
#     Routing and SI common session options.
#-----------------------------------------------------------------------------
puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /bks2/PB20000328/ic_design/apr/script/common_route_si_settings_zrt_icc.tcl

puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
#-----------------------------------------------------------------------------
# Timing Analysis Options
#-----------------------------------------------------------------------------
# By default, Xtalk Delta Delay is enabled for all flows.
set_si_options     -delta_delay                        true     -route_xtalk_prevention             true     -route_xtalk_prevention_threshold   0.25     -analysis_effort                    medium
Information: Existing back annotation will be deleted.   (UID-1006)
Information: Min delta delay is on by default. (SI-140)
# By default, "-route_xtalk_prevention true" enables xtalk prevention for
# global route and track assignment, to disable xtalk prevention for global
# route, uncomment the following command:
# set_route_zrt_global_options -crosstalk_driven false
# Enable min_delta_delay for the QoR flow.
set_si_options -min_delta_delay true 
#-----------------------------------------------------------------------------
# Fix max_tran
#-----------------------------------------------------------------------------
# Note that route_opt will NOT fix nor report Delta Max Tran violations. Hence
# all max_tran violations exclude the portion that is introduced by Xtalk.
# To change this behavior, and fix max_transition violations including these
# caused by Xtalk, use the switch -max_transition_mode in set_si_options. Keep
# in mind that you can expect a runtime hit of up to 2x in DRC fixing during
# route_opt.
# set_si_options
#     -delta_delay                        true #     -route_xtalk_prevention             true #     -route_xtalk_prevention_threshold   0.25 #  	  -analysis_effort                    medium #     -max_transition_mode                total_slew
#-----------------------------------------------------------------------------
# Advanced Timing Features
#-----------------------------------------------------------------------------
# If using CCS noise model, uncomment the following:
set_app_var rc_noise_model_mode advanced
# If static noise (aka glitches) needs to be reduced, please use the following
# with additional options:
# set_si_options #     -delta_delay                        true #     -route_xtalk_prevention             true #     -route_xtalk_prevention_threshold   0.25 #  	  -analysis_effort                    medium #     -static_noise                       true #     -static_noise_threshold_above_low   0.35 #     -static_noise_threshold_below_high  0.35
# Enable timing windows during XDD calculation, please use:
# set_si_options -timing_window true
#-----------------------------------------------------------------------------
# Zroute Options
#-----------------------------------------------------------------------------
# Default search and repair loop setting for route_opt -initial_route is 10. 
# Use 40 to improve DRC convergence for aggressive range rules which are more
# prevalent at newer technology nodes such as 28nm and below.
# set_route_opt_strategy -search_repair_loop 40 
# For designs with process nodes 40nm and above, it is recommended to uncomment
# the line below to disable the check min area and length for cell pins feature
# (default is true):
# set_route_zrt_detail_options -check_pin_min_area_min_length false
# Zroute global route specific options can be set by the following command:
# set_route_zrt_global_options 
# Zroute track assign specific options can be set by the following command:
# set_route_zrt_track_options 
# Zroute detail route specific options can be set by the following command:
# set_route_zrt_detail_options
#-----------------------------------------------------------------------------
# route_opt and focal_opt Options
#-----------------------------------------------------------------------------
# Set area critical range.
# Typical value: 3-4 percent of critical clock period.
if {$AREA_CRITICAL_RANGE_POST_RT != ""} {set_app_var physopt_area_critical_range $AREA_CRITICAL_RANGE_POST_RT}
# Set Power Critical Range
# Typical value: 3-4 percent of critical clock period.
if {$POWER_CRITICAL_RANGE_POST_RT != ""} {set_app_var physopt_power_critical_range $POWER_CRITICAL_RANGE_POST_RT}
# Skip second report_qor in route_opt. Default is false.
set_app_var routeopt_skip_report_qor true
# To enable port punching mode for route_opt and focal_opt to open additional
# bufferable area in a net that is difficult to fix with buffer insertion due
# to a consistency mismatch between the logical and physical hierarchy.
# Currently it works only with multi-threading. 
# if {$ICC_NUM_CORES > 1} {set_route_opt_strategy -enable_port_punching TRUE}
# Enable high resistance optimization during routing and postroute.
set_optimization_strategy -high_resistance $ICC_HIGH_RESISTANCE_OPTIMIZATION
#-----------------------------------------------------------------------------
# route_opt Crosstalk Options
#-----------------------------------------------------------------------------
# Control for xtalk reduction.
# Values shown are just examples and not recommendations.
#
# low|medium|high, default low.
# set_route_opt_zrt_crosstalk_options -effort_level medium
#
# Default: ture.
# set_route_opt_zrt_crosstalk_options -setup true
#
# Default: false.
# set_route_opt_zrt_crosstalk_options -hold true
#
# Default: false.
# Needs: set_si_options -max_transition_mode total_slew
# set_route_opt_zrt_crosstalk_options -transition true
#
# Default: false.
# Needs: set_si_options -static_noise true 
# set_route_opt_zrt_crosstalk_options -static_noise true
#-----------------------------------------------------------------------------
# Redundant Via Insertion
#-----------------------------------------------------------------------------
if {$ICC_DBL_VIA } {
    # Customize the following as needed. If nothing is provided, Zroute will
    # select from those available.
    # define_zrt_redundant_vias     #     -from_via         "<from_via_list>"     #     -to_via           "<to_via_list>"     #     -to_via_x_size    "<list_of_via_x_sizes>"     #     -to_via_y_size    "<list_of_via_y_sizes>"     #     -to_via_weights   "<list_of_via_weights>"
    # Example:
    # define_zrt_redundant_vias     #     -from_via         "VIA45 VIA45 VIA12A"     #     -to_via           "VIA45f VIA45 VIA12f"     #     -to_via_x_size    "1 1 1"     #     -to_via_y_size    "2 2 2"     #     -to_via_weights   "10 6 4"

    # Specify a customized file.
    if {[file exists [which $ICC_CUSTOM_DBL_VIA_DEFINE_SCRIPT]]} {
        source -echo $ICC_CUSTOM_DBL_VIA_DEFINE_SCRIPT
        }
 
    if {$ICC_DBL_VIA_FLOW_EFFORT == "HIGH"} {
        # set_route_zrt_common_options -eco_route_concurrent_redundant_via_mode reserve_space
        # set_route_zrt_common_options -eco_route_concurrent_redundant_via_effort_level low
        }
    }
#-----------------------------------------------------------------------------
# Antenna Fixing
#-----------------------------------------------------------------------------
if {$ICC_FIX_ANTENNA } {
  
    if {[file exists [which $ANTENNA_RULES_FILE]]} {
        set_route_zrt_detail_options -antenna true -default_port_external_gate_size 0.0
        source -echo $ANTENNA_RULES_FILE
        }     else {
        echo "RM-Info: Antenna rules file does not exist"
        echo "RM-Info: Turning off antenna fixing"
        set_route_zrt_detail_options -antenna false
        }
    } else {
    echo "RM-Info: Turning off antenna fixing"
    set_route_zrt_detail_options -antenna false
    }
#;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
#                     TSMC 018 Antenna Rule for Astro/ICC Router
#;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
#
# DISCLAIMER
#
#       This script is for antenna ratio setting which can speed up antenna
# violation fixing. The information contained herein is provided by TSMC on
# an "AS IS" basis without any warranty, and TSMC has no obligation to support
# or otherwise maintain the information.  TSMC disclaims any representation
# that the information does not infringe any intellectual property rights or
# proprietary rights of any third parties.  There are no other warranties given
# by TSMC, whether express, implied or statutory, including, without limitation,
# implied warranties of merchantability and fitness for a particular purpose.
#
#--------------------------------------------------------------------------------
# DESIGN RULE DOCUMENT: T-018-LO-DR-001 V2.7
#
# Single-layer drawn ratio of a metal sidewall area to the active poly gate area
# M1~M5 : ratio=400 
# M1~M4 : ratio=diode_area*400+2200         if diode_area >=  0.203
# M5    : ratio=diode_area*8000+30000       if diode_area >=  0.203
# 
# Single-layer drawn ratio of a via area to the active poly gate area 
# VIA   : ratio=20 
# VIA   : ratio=diode_area*83.33+75         if diode_area >=  0.203
# 
#--------------------------------------------------------------------------------
set_parameter -name doAntennaConx -value 4
set lib [current_mw_lib];
remove_antenna_rules $lib
set topMetalLayer 5;
##### Single metal layer sidewall rea rule #####
define_antenna_rule $lib   -mode 4   -diode_mode 4   -metal_ratio 400   -cut_ratio 0
define_antenna_layer_rule $lib             -mode 4             -layer "METAL$topMetalLayer"             -ratio 400             -diode_ratio {0.203 0 8000 30000}
define_antenna_layer_rule $lib             -mode 4             -layer "METAL4"             -ratio 400             -diode_ratio {0.203 0 400 2200}
define_antenna_layer_rule $lib             -mode 4             -layer "METAL3"             -ratio 400             -diode_ratio {0.203 0 400 2200}
define_antenna_layer_rule $lib             -mode 4             -layer "METAL2"             -ratio 400             -diode_ratio {0.203 0 400 2200}
define_antenna_layer_rule $lib             -mode 4             -layer "METAL1"             -ratio 400             -diode_ratio {0.203 0 400 2200}
##### Single via layer area rule #####
define_antenna_rule $lib   -mode 1   -diode_mode 4   -metal_ratio 0   -cut_ratio 20
define_antenna_layer_rule $lib             -mode 1             -layer "VIA12"             -ratio 20             -diode_ratio {0.203 0 83.33 75}
define_antenna_layer_rule $lib             -mode 1             -layer "VIA23"             -ratio 20             -diode_ratio {0.203 0 83.33 75}
define_antenna_layer_rule $lib             -mode 1             -layer "VIA34"             -ratio 20             -diode_ratio {0.203 0 83.33 75}
define_antenna_layer_rule $lib             -mode 1             -layer "VIA45"             -ratio 20             -diode_ratio {0.203 0 83.33 75}
##### Routing Option Related to Antenna Fixing #####
set_parameter -name doAntennaConx -value 4 -module droute
report_antenna_rules -output antenna.rule
# End of routing and SI common session options.
puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB20000328/ic_design/apr/script/common_route_si_settings_zrt_icc.tcl

puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
# Turn off soft spacing for timing optimization during chip finishing.
set_route_zrt_detail_options -eco_route_use_soft_spacing_for_timing_optimization false
1
# Enable place std filler under power/ground net.
remove_pnet_options
1
set_pnet_options -partial $PNET_METAL_LIST -see_object {all_types}
1
if {[check_error -verbose] != 0} {echo "RM-Error, flagging ..."}
#-----------------------------------------------------------------------------
# Critical Area Reduction
#-----------------------------------------------------------------------------
if {$ICC_REDUCE_CRITICAL_AREA} {
    # Timing driven wire spreading for shorts and widening for opens.
    # It is recommended to define a slack threshold to avoid that nets with
    # too small slack are touched. The unit of $TIMING_PRESERVE_SLACK_SETUP
    # and $TIMING_PRESERVE_SLACK_HOLD is the library unit, so make sure that
    # provide the correct values in case the library has ps as unit.
    # Default are 0.1 and 0, i.e. 0.1ns and 0ns, respectively.
    spread_zrt_wires -timing_preserve_setup_slack_threshold $TIMING_PRESERVE_SLACK_SETUP -timing_preserve_hold_slack_threshold $TIMING_PRESERVE_SLACK_HOLD
    widen_zrt_wires -timing_preserve_setup_slack_threshold $TIMING_PRESERVE_SLACK_SETUP -timing_preserve_hold_slack_threshold $TIMING_PRESERVE_SLACK_HOLD

    if {[check_error -verbose] != 0} {echo "RM-Error, flagging ..."}
    }
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Warning: Cell 'u_pad_data_out_8' is being marked as "dont_touch" because it has 
	a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_pad_data_out_7' is being marked as "dont_touch" because it has 
	a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_pad_data_out_6' is being marked as "dont_touch" because it has 
	a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_pad_data_out_5' is being marked as "dont_touch" because it has 
	a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_pad_data_out_4' is being marked as "dont_touch" because it has 
	a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_pad_data_out_3' is being marked as "dont_touch" because it has 
	a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_pad_data_out_2' is being marked as "dont_touch" because it has 
	a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_pad_data_out_1' is being marked as "dont_touch" because it has 
	a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_pad_data_out_0' is being marked as "dont_touch" because it has 
	a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_pad_data_in_8' is being marked as "dont_touch" because it has 
	a fixed_placement attribute. (PSYN-040)
Note - message 'PSYN-040' limit (10) exceeded.  Remainder will be suppressed.

Warning: The trip points for the library named tpd018bcdnv5wc differ from those in the library named tcb018gbwp7twc_ccs. (TIM-164)
Warning: The trip points for the library named tpd018bcdnv5bc differ from those in the library named tcb018gbwp7twc_ccs. (TIM-164)
Information: The GXOR2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Warning: IO pad 'PVSS3CDG' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS2CDG' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS2ANA' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS1CDG' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS1ANA' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD2CDG' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD2ANA' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD1CDG' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD1ANA' is unusable: unknown logic function.  (OPT-1022)
Information: CCS Noise library has been found and will be used.
  Loading design 'systolic_array'


Information: Setting a dont_touch attribute on net 'clk_p' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'rstn_p' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'en_p' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ack_p' because it is connected to a pad cell. (PSYN-088)


Information: The design has 2250 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer POLY1. (RCEX-018)
Information: Layer METAL5 is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /bks2/PB20000328/ic_design/apr/tech/tluplus/t018lo_1p5m_typical.tluplus
TLU+ File = /bks2/PB20000328/ic_design/apr/tech/tluplus/t018lo_1p5m_typical.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 285 Mbytes -- main task 881 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 0/25/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL1 : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer METAL1 : 0.00045 0.00031 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00037 0.00025 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00037 0.00025 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00037 0.00025 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00011 7.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00041 0.00028 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Vertical Res : 0.00037 0.00025 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.007 0.0062 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.57V) above low
                                   0.35 (0.57V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.57V) above low
                                   0.35 (0.57V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk_p' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_p' will be added to the clock's propagated skew. (TIM-112)
Information: Using CCS timing info. (TIM-025)
Information: Input delay ('rise') on clock port 'clk_p' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_p' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Thu Feb  9 15:03:11 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: WCCOM   Library: tcb018gbwp7twc_ccs

Information: Percent of Arnoldi-based delays = 15.42%

Information: Percent of CCS-based delays = 15.39%

  Startpoint: rstn_p (input port clocked by clk_p)
  Endpoint: SA_A_2_shift_reg_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_p)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_p (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   12.00      12.00 f
  rstn_p (in)                                             0.00      12.00 f
  u_pad_rst_n/PAD (PDUW0208SCDG)                          0.09 *    12.09 f
  u_pad_rst_n/C (PDUW0208SCDG)                            1.51      13.60 f
  icc_place1454/Z (BUFFD3BWP7T)                           0.33 c    13.93 f
  icc_place1455/ZN (INVD8BWP7T)                           0.20 c    14.13 r
  U2985/ZN (AOI21D1BWP7T)                                 0.14 c    14.27 f
  icc_place1651/Z (BUFFD6BWP7T)                           0.32 c    14.59 f
  U4335/ZN (OAI31D1BWP7T)                                 0.25 c    14.83 r
  icc_route_opt1446/Z (BUFFD4BWP7T)                       0.17 &    15.00 r
  icc_place1662/Z (BUFFD1P5BWP7T)                         0.32 &    15.33 r
  U4409/ZN (CKND2D2BWP7T)                                 0.38 &    15.71 f
  U4416/ZN (AOI22D0BWP7T)                                 0.46 &    16.17 r
  U4417/ZN (OAI21D0BWP7T)                                 0.29 &    16.46 f
  icc_route_opt1449/Z (BUFFD0BWP7T)                       0.22 &    16.67 f
  SA_A_2_shift_reg_reg_4__3_/D (DFQD0BWP7T)               0.01 &    16.68 f
  data arrival time                                                 16.68

  clock clk_p (rise edge)                                40.00      40.00
  clock network delay (propagated)                        1.92      41.92
  clock reconvergence pessimism                           0.00      41.92
  clock uncertainty                                      -0.50      41.42
  SA_A_2_shift_reg_reg_4__3_/CP (DFQD0BWP7T)              0.00      41.42 r
  library setup time                                     -0.01      41.41
  data required time                                                41.41
  --------------------------------------------------------------------------
  data required time                                                41.41
  data arrival time                                                -16.68
  --------------------------------------------------------------------------
  slack (MET)                                                       24.73


  Startpoint: SA_ctrl_state_overall_reg_0_
              (rising edge-triggered flip-flop clocked by clk_p)
  Endpoint: p_shift_out[3]
            (output port clocked by clk_p)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_p (rise edge)                                 0.00       0.00
  clock network delay (propagated)                        1.98       1.98
  SA_ctrl_state_overall_reg_0_/CP (DFQD0BWP7T)            0.00       1.98 r
  SA_ctrl_state_overall_reg_0_/Q (DFQD0BWP7T)             0.55       2.53 r
  icc_place1467/ZN (INVD2BWP7T)                           0.23 &     2.76 f
  U1426/ZN (NR2XD4BWP7T)                                  0.26 c     3.02 r
  U1435/ZN (ND3D1BWP7T)                                   0.28 c     3.30 f
  icc_place1711/Z (BUFFD3BWP7T)                           0.37 c     3.66 f
  icc_place1682/ZN (INVD2BWP7T)                           0.25 c     3.91 r
  U1447/ZN (AOI22D0BWP7T)                                 0.19 &     4.10 f
  U1448/ZN (ND2D1BWP7T)                                   0.23 &     4.33 r
  icc_place1702/Z (BUFFD1P5BWP7T)                         0.30 &     4.62 r
  u_pad_data_out_3/PAD (PDDW0208CDG)                      4.01 &     8.63 r
  p_shift_out[3] (out)                                    0.00 *     8.64 r
  data arrival time                                                  8.64

  clock clk_p (rise edge)                                40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock reconvergence pessimism                           0.00      40.00
  clock uncertainty                                      -0.50      39.50
  output external delay                                 -12.00      27.50
  data required time                                                27.50
  --------------------------------------------------------------------------
  data required time                                                27.50
  data arrival time                                                 -8.64
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: SA_core_pe_0_1_Aij_o_reg_0_
              (rising edge-triggered flip-flop clocked by clk_p)
  Endpoint: SA_core_pe_0_2_Cij_o_reg_7_
            (rising edge-triggered flip-flop clocked by clk_p)
  Path Group: clk_p
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_p (rise edge)                                 0.00       0.00
  clock network delay (propagated)                        1.96       1.96
  SA_core_pe_0_1_Aij_o_reg_0_/CP (DFQD0BWP7T)             0.00       1.96 r
  SA_core_pe_0_1_Aij_o_reg_0_/Q (DFQD0BWP7T)              0.53       2.49 f
  icc_place1523/Z (CKBD1BWP7T)                            0.34 &     2.83 f
  icc_place1524/ZN (INVD2BWP7T)                           0.32 &     3.15 r
  U3152/ZN (NR3D1BWP7T)                                   0.20 &     3.35 f
  U4970/Z (BUFFD1BWP7T)                                   0.25 &     3.60 f
  U3153/ZN (AOI21D1BWP7T)                                 0.32 &     3.93 r
  U2092/ZN (MAOI222D1BWP7T)                               0.25 &     4.17 f
  U3174/CO (FA1D0BWP7T)                                   0.69 &     4.86 f
  U3178/ZN (INVD0BWP7T)                                   0.32 &     5.18 r
  U3179/ZN (MAOI222D1BWP7T)                               0.30 &     5.48 f
  icc_clock1446/ZN (INVD0BWP7T)                           0.20 &     5.68 r
  U3190/CO (FA1D0BWP7T)                                   0.52 &     6.20 r
  U3204/ZN (OAI21D0BWP7T)                                 0.18 &     6.38 f
  U3205/ZN (IOA21D0BWP7T)                                 0.22 &     6.60 r
  U3226/CO (FA1D0BWP7T)                                   0.62 &     7.22 r
  U3230/Z (XOR4D0BWP7T)                                   0.61 &     7.84 r
  U3240/ZN (XNR4D0BWP7T)                                  0.63 &     8.47 f
  U3241/ZN (MOAI22D0BWP7T)                                0.35 &     8.82 r
  SA_core_pe_0_2_Cij_o_reg_7_/D (DFQD0BWP7T)              0.14 &     8.97 r
  data arrival time                                                  8.97

  clock clk_p (rise edge)                                40.00      40.00
  clock network delay (propagated)                        1.92      41.92
  clock reconvergence pessimism                           0.03      41.96
  clock uncertainty                                      -0.50      41.46
  SA_core_pe_0_2_Cij_o_reg_7_/CP (DFQD0BWP7T)             0.00      41.46 r
  library setup time                                     -0.05      41.41
  data required time                                                41.41
  --------------------------------------------------------------------------
  data required time                                                41.41
  data arrival time                                                 -8.97
  --------------------------------------------------------------------------
  slack (MET)                                                       32.44


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 4:
	metal ratio 0, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer VIA12: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA12: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA23: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA23: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA34: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA34: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA45: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA45: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Found antenna rule mode 4, diode mode 4:
	metal ratio 400, cut ratio 0,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer METAL5: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 30000}
	layer METAL4: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 2200}
	layer METAL3: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 2200}
	layer METAL2: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 2200}
	layer METAL1: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 2200}
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL4
Information: Multiple default contact VIA12H found for layer VIA12. (ZRT-021)
Information: Multiple default contact VIA12V found for layer VIA12. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA45) needs more than one tracks
Warning: Layer METAL4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIA45) needs more than one tracks
Warning: Layer METAL5 pitch 0.900 may be too small: wire/via-down 0.950, wire/via-up 0.900. (ZRT-026)
Hier-ant-prop: new = 3, old = 0
Printing options for 'set_route_zrt_common_options'
-post_detail_route_redundant_via_insertion              :	 medium              

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_port_external_gate_size                        :	 0.000000            
-eco_route_use_soft_spacing_for_timing_optimization     :	 false               
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   25  Alloctr   26  Proc    0 
[Dr init] Total (MB): Used   28  Alloctr   28  Proc 2497 

Begin Wire spreading ...

Routed	1/36 Partitions, Violations =	0
Routed	2/36 Partitions, Violations =	0
Routed	3/36 Partitions, Violations =	0
Routed	4/36 Partitions, Violations =	0
Routed	5/36 Partitions, Violations =	0
Routed	6/36 Partitions, Violations =	0
Routed	7/36 Partitions, Violations =	0
Routed	8/36 Partitions, Violations =	3
Routed	9/36 Partitions, Violations =	6
Routed	10/36 Partitions, Violations =	7
Routed	11/36 Partitions, Violations =	8
Routed	12/36 Partitions, Violations =	8
Routed	13/36 Partitions, Violations =	8
Routed	14/36 Partitions, Violations =	7
Routed	15/36 Partitions, Violations =	6
Routed	16/36 Partitions, Violations =	8
Routed	17/36 Partitions, Violations =	16
Routed	18/36 Partitions, Violations =	16
Routed	19/36 Partitions, Violations =	16
Routed	20/36 Partitions, Violations =	21
Routed	21/36 Partitions, Violations =	19
Routed	22/36 Partitions, Violations =	16
Routed	23/36 Partitions, Violations =	14
Routed	24/36 Partitions, Violations =	14
Routed	25/36 Partitions, Violations =	14
Routed	26/36 Partitions, Violations =	17
Routed	27/36 Partitions, Violations =	15
Routed	28/36 Partitions, Violations =	16
Routed	29/36 Partitions, Violations =	14
Routed	30/36 Partitions, Violations =	14
Routed	31/36 Partitions, Violations =	14
Routed	32/36 Partitions, Violations =	14
Routed	33/36 Partitions, Violations =	14
Routed	34/36 Partitions, Violations =	14
Routed	35/36 Partitions, Violations =	14
Routed	36/36 Partitions, Violations =	14

SpreadWires finished with 14 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	14
	Same net spacing : 3
	Short : 2
	Internal-only types : 9


Total Wire Length =                    278529 micron
Total Number of Contacts =             32419
Total Number of Wires =                38738
Total Number of PtConns =              153
Total Number of Routed Wires =       38738
Total Routed Wire Length =           278489 micron
Total Number of Routed Contacts =       32419
	Layer          METAL1 :      10015 micron
	Layer          METAL2 :     109891 micron
	Layer          METAL3 :     126742 micron
	Layer          METAL4 :      31881 micron
	Layer          METAL5 :          0 micron
	Via             VIA34 :          2
	Via         VIA34_2x1 :       1877
	Via    VIA34(rot)_2x1 :          6
	Via         VIA34_1x2 :        161
	Via             VIA23 :        409
	Via         VIA23_1x2 :      11665
	Via    VIA23(rot)_2x1 :          1
	Via    VIA23(rot)_1x2 :          2
	Via         VIA23_2x1 :       3356
	Via             VIA12 :        261
	Via            VIA12V :        314
	Via       VIA12V(rot) :          2
	Via   VIA12H(rot)_1x2 :       8318
	Via        VIA12H_2x1 :        394
	Via        VIA12H_1x2 :         32
	Via   VIA12H(rot)_2x1 :       2469
	Via         VIA12_2x1 :       2344
	Via    VIA12(rot)_1x2 :         35
	Via    VIA12(rot)_2x1 :         32
	Via         VIA12_1x2 :        739

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 96.95% (31431 / 32419 vias)
 
    Layer VIA12      = 96.14% (14363  / 14940   vias)
        Weight 1     = 96.14% (14363   vias)
        Un-optimized =  3.86% (577     vias)
    Layer VIA23      = 97.35% (15024  / 15433   vias)
        Weight 1     = 97.35% (15024   vias)
        Un-optimized =  2.65% (409     vias)
    Layer VIA34      = 99.90% (2044   / 2046    vias)
        Weight 1     = 99.90% (2044    vias)
        Un-optimized =  0.10% (2       vias)
 
  Total double via conversion rate    = 96.95% (31431 / 32419 vias)
 
    Layer VIA12      = 96.14% (14363  / 14940   vias)
    Layer VIA23      = 97.35% (15024  / 15433   vias)
    Layer VIA34      = 99.90% (2044   / 2046    vias)
 
  The optimized via conversion rate based on total routed via count = 96.95% (31431 / 32419 vias)
 
    Layer VIA12      = 96.14% (14363  / 14940   vias)
        Weight 1     = 96.14% (14363   vias)
        Un-optimized =  3.86% (577     vias)
    Layer VIA23      = 97.35% (15024  / 15433   vias)
        Weight 1     = 97.35% (15024   vias)
        Un-optimized =  2.65% (409     vias)
    Layer VIA34      = 99.90% (2044   / 2046    vias)
        Weight 1     = 99.90% (2044    vias)
        Un-optimized =  0.10% (2       vias)
 

[SpreadWires] Elapsed real time: 0:00:05 
[SpreadWires] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[SpreadWires] Stage (MB): Used   34  Alloctr   35  Proc    5 
[SpreadWires] Total (MB): Used   37  Alloctr   37  Proc 2502 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:05 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Dr init] Stage (MB): Used   34  Alloctr   35  Proc    5 
[Dr init] Total (MB): Used   37  Alloctr   37  Proc 2502 
Total number of nets = 4368, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (METAL1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA12)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA23)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA34)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA45)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
    Antenna mode 4; diode mode 4
      Metal lay (METAL1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA12)1; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA23)2; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA34)3; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA45)4; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL5)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 30000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition
Routed	1/12 Partitions, Violations =	12
Routed	2/12 Partitions, Violations =	10
Routed	3/12 Partitions, Violations =	9
Routed	4/12 Partitions, Violations =	8
Routed	5/12 Partitions, Violations =	7
Routed	6/12 Partitions, Violations =	6
Routed	7/12 Partitions, Violations =	5
Routed	8/12 Partitions, Violations =	4
Routed	9/12 Partitions, Violations =	3
Routed	10/12 Partitions, Violations =	2
Routed	11/12 Partitions, Violations =	1
Routed	12/12 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 1] Elapsed real time: 0:00:06 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[Iter 1] Stage (MB): Used   41  Alloctr   42  Proc    5 
[Iter 1] Total (MB): Used   44  Alloctr   45  Proc 2502 

End DR iteration 1 with 12 parts

	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:06 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[DR] Stage (MB): Used   31  Alloctr   31  Proc    5 
[DR] Total (MB): Used   33  Alloctr   34  Proc 2502 

Wire spreading finished with 0 open nets, of which 0 are frozen

Wire spreading finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    278531 micron
Total Number of Contacts =             32421
Total Number of Wires =                38739
Total Number of PtConns =              155
Total Number of Routed Wires =       38739
Total Routed Wire Length =           278490 micron
Total Number of Routed Contacts =       32421
	Layer          METAL1 :      10017 micron
	Layer          METAL2 :     109891 micron
	Layer          METAL3 :     126742 micron
	Layer          METAL4 :      31881 micron
	Layer          METAL5 :          0 micron
	Via             VIA34 :          2
	Via         VIA34_2x1 :       1877
	Via    VIA34(rot)_2x1 :          6
	Via         VIA34_1x2 :        161
	Via             VIA23 :        411
	Via         VIA23_1x2 :      11665
	Via    VIA23(rot)_2x1 :          1
	Via    VIA23(rot)_1x2 :          2
	Via         VIA23_2x1 :       3355
	Via             VIA12 :        264
	Via            VIA12V :        314
	Via       VIA12V(rot) :          2
	Via   VIA12H(rot)_1x2 :       8317
	Via        VIA12H_2x1 :        394
	Via        VIA12H_1x2 :         32
	Via   VIA12H(rot)_2x1 :       2468
	Via         VIA12_2x1 :       2344
	Via    VIA12(rot)_1x2 :         35
	Via    VIA12(rot)_2x1 :         32
	Via         VIA12_1x2 :        739

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 96.94% (31428 / 32421 vias)
 
    Layer VIA12      = 96.12% (14361  / 14941   vias)
        Weight 1     = 96.12% (14361   vias)
        Un-optimized =  3.88% (580     vias)
    Layer VIA23      = 97.34% (15023  / 15434   vias)
        Weight 1     = 97.34% (15023   vias)
        Un-optimized =  2.66% (411     vias)
    Layer VIA34      = 99.90% (2044   / 2046    vias)
        Weight 1     = 99.90% (2044    vias)
        Un-optimized =  0.10% (2       vias)
 
  Total double via conversion rate    = 96.94% (31428 / 32421 vias)
 
    Layer VIA12      = 96.12% (14361  / 14941   vias)
    Layer VIA23      = 97.34% (15023  / 15434   vias)
    Layer VIA34      = 99.90% (2044   / 2046    vias)
 
  The optimized via conversion rate based on total routed via count = 96.94% (31428 / 32421 vias)
 
    Layer VIA12      = 96.12% (14361  / 14941   vias)
        Weight 1     = 96.12% (14361   vias)
        Un-optimized =  3.88% (580     vias)
    Layer VIA23      = 97.34% (15023  / 15434   vias)
        Weight 1     = 97.34% (15023   vias)
        Un-optimized =  2.66% (411     vias)
    Layer VIA34      = 99.90% (2044   / 2046    vias)
        Weight 1     = 99.90% (2044    vias)
        Un-optimized =  0.10% (2       vias)
 

Total number of nets = 4368
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)

Information: The GXOR2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'systolic_array'


Information: Setting a dont_touch attribute on net 'clk_p' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'rstn_p' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'en_p' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ack_p' because it is connected to a pad cell. (PSYN-088)


Information: The design has 2250 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer POLY1. (RCEX-018)
Information: Layer METAL5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 286 Mbytes -- main task 892 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 0/25/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL1 : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer METAL1 : 0.00045 0.00031 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00037 0.00025 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00037 0.00025 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00037 0.00025 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00011 7.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00041 0.00028 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Vertical Res : 0.00037 0.00025 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.007 0.0062 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.57V) above low
                                   0.35 (0.57V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.57V) above low
                                   0.35 (0.57V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk_p' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_p' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_p' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_p' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Thu Feb  9 15:03:26 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: WCCOM   Library: tcb018gbwp7twc_ccs

Information: Percent of Arnoldi-based delays = 15.42%

Information: Percent of CCS-based delays = 15.39%

  Startpoint: rstn_p (input port clocked by clk_p)
  Endpoint: SA_A_2_shift_reg_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_p)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_p (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   12.00      12.00 f
  rstn_p (in)                                             0.00      12.00 f
  u_pad_rst_n/PAD (PDUW0208SCDG)                          0.09 *    12.09 f
  u_pad_rst_n/C (PDUW0208SCDG)                            1.51      13.60 f
  icc_place1454/Z (BUFFD3BWP7T)                           0.33 c    13.93 f
  icc_place1455/ZN (INVD8BWP7T)                           0.20 c    14.13 r
  U2985/ZN (AOI21D1BWP7T)                                 0.14 c    14.26 f
  icc_place1651/Z (BUFFD6BWP7T)                           0.32 c    14.58 f
  U4335/ZN (OAI31D1BWP7T)                                 0.25 c    14.83 r
  icc_route_opt1446/Z (BUFFD4BWP7T)                       0.17 &    14.99 r
  icc_place1662/Z (BUFFD1P5BWP7T)                         0.32 &    15.31 r
  U4409/ZN (CKND2D2BWP7T)                                 0.38 &    15.69 f
  U4416/ZN (AOI22D0BWP7T)                                 0.45 &    16.14 r
  U4417/ZN (OAI21D0BWP7T)                                 0.27 &    16.42 f
  icc_route_opt1449/Z (BUFFD0BWP7T)                       0.21 &    16.63 f
  SA_A_2_shift_reg_reg_4__3_/D (DFQD0BWP7T)               0.01 &    16.64 f
  data arrival time                                                 16.64

  clock clk_p (rise edge)                                40.00      40.00
  clock network delay (propagated)                        1.92      41.92
  clock reconvergence pessimism                           0.00      41.92
  clock uncertainty                                      -0.50      41.42
  SA_A_2_shift_reg_reg_4__3_/CP (DFQD0BWP7T)              0.00      41.42 r
  library setup time                                     -0.01      41.41
  data required time                                                41.41
  --------------------------------------------------------------------------
  data required time                                                41.41
  data arrival time                                                -16.64
  --------------------------------------------------------------------------
  slack (MET)                                                       24.77


  Startpoint: SA_ctrl_state_overall_reg_0_
              (rising edge-triggered flip-flop clocked by clk_p)
  Endpoint: p_shift_out[3]
            (output port clocked by clk_p)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_p (rise edge)                                 0.00       0.00
  clock network delay (propagated)                        1.98       1.98
  SA_ctrl_state_overall_reg_0_/CP (DFQD0BWP7T)            0.00       1.98 r
  SA_ctrl_state_overall_reg_0_/Q (DFQD0BWP7T)             0.55       2.53 r
  icc_place1467/ZN (INVD2BWP7T)                           0.23 &     2.76 f
  U1426/ZN (NR2XD4BWP7T)                                  0.26 c     3.02 r
  U1435/ZN (ND3D1BWP7T)                                   0.28 c     3.30 f
  icc_place1711/Z (BUFFD3BWP7T)                           0.37 c     3.67 f
  icc_place1682/ZN (INVD2BWP7T)                           0.24 c     3.91 r
  U1447/ZN (AOI22D0BWP7T)                                 0.19 &     4.11 f
  U1448/ZN (ND2D1BWP7T)                                   0.23 &     4.34 r
  icc_place1702/Z (BUFFD1P5BWP7T)                         0.30 &     4.63 r
  u_pad_data_out_3/PAD (PDDW0208CDG)                      4.01 &     8.65 r
  p_shift_out[3] (out)                                    0.00 *     8.65 r
  data arrival time                                                  8.65

  clock clk_p (rise edge)                                40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock reconvergence pessimism                           0.00      40.00
  clock uncertainty                                      -0.50      39.50
  output external delay                                 -12.00      27.50
  data required time                                                27.50
  --------------------------------------------------------------------------
  data required time                                                27.50
  data arrival time                                                 -8.65
  --------------------------------------------------------------------------
  slack (MET)                                                       18.85


  Startpoint: SA_core_pe_0_1_Aij_o_reg_0_
              (rising edge-triggered flip-flop clocked by clk_p)
  Endpoint: SA_core_pe_0_2_Cij_o_reg_7_
            (rising edge-triggered flip-flop clocked by clk_p)
  Path Group: clk_p
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_p (rise edge)                                 0.00       0.00
  clock network delay (propagated)                        1.96       1.96
  SA_core_pe_0_1_Aij_o_reg_0_/CP (DFQD0BWP7T)             0.00       1.96 r
  SA_core_pe_0_1_Aij_o_reg_0_/Q (DFQD0BWP7T)              0.52       2.48 f
  icc_place1523/Z (CKBD1BWP7T)                            0.33 &     2.82 f
  icc_place1524/ZN (INVD2BWP7T)                           0.32 &     3.13 r
  U3152/ZN (NR3D1BWP7T)                                   0.19 &     3.33 f
  U4970/Z (BUFFD1BWP7T)                                   0.25 &     3.58 f
  U3153/ZN (AOI21D1BWP7T)                                 0.32 &     3.90 r
  U2092/ZN (MAOI222D1BWP7T)                               0.25 &     4.15 f
  U3174/CO (FA1D0BWP7T)                                   0.68 &     4.83 f
  U3178/ZN (INVD0BWP7T)                                   0.32 &     5.15 r
  U3179/ZN (MAOI222D1BWP7T)                               0.30 &     5.45 f
  icc_clock1446/ZN (INVD0BWP7T)                           0.19 &     5.64 r
  U3190/CO (FA1D0BWP7T)                                   0.52 &     6.16 r
  U3204/ZN (OAI21D0BWP7T)                                 0.18 &     6.34 f
  U3205/ZN (IOA21D0BWP7T)                                 0.22 &     6.56 r
  U3226/CO (FA1D0BWP7T)                                   0.63 &     7.19 r
  U3230/Z (XOR4D0BWP7T)                                   0.61 &     7.80 r
  U3240/ZN (XNR4D0BWP7T)                                  0.63 &     8.42 f
  U3241/ZN (MOAI22D0BWP7T)                                0.35 &     8.77 r
  SA_core_pe_0_2_Cij_o_reg_7_/D (DFQD0BWP7T)              0.11 &     8.88 r
  data arrival time                                                  8.88

  clock clk_p (rise edge)                                40.00      40.00
  clock network delay (propagated)                        1.92      41.92
  clock reconvergence pessimism                           0.03      41.96
  clock uncertainty                                      -0.50      41.46
  SA_core_pe_0_2_Cij_o_reg_7_/CP (DFQD0BWP7T)             0.00      41.46 r
  library setup time                                     -0.05      41.41
  data required time                                                41.41
  --------------------------------------------------------------------------
  data required time                                                41.41
  data arrival time                                                 -8.88
  --------------------------------------------------------------------------
  slack (MET)                                                       32.52


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 4:
	metal ratio 0, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer VIA12: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA12: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA23: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA23: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA34: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA34: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA45: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA45: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Found antenna rule mode 4, diode mode 4:
	metal ratio 400, cut ratio 0,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer METAL5: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 30000}
	layer METAL4: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 2200}
	layer METAL3: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 2200}
	layer METAL2: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 2200}
	layer METAL1: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 2200}
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL4
Information: Multiple default contact VIA12H found for layer VIA12. (ZRT-021)
Information: Multiple default contact VIA12V found for layer VIA12. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA45) needs more than one tracks
Warning: Layer METAL4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIA45) needs more than one tracks
Warning: Layer METAL5 pitch 0.900 may be too small: wire/via-down 0.950, wire/via-up 0.900. (ZRT-026)
Hier-ant-prop: new = 3, old = 0
Printing options for 'set_route_zrt_common_options'
-post_detail_route_redundant_via_insertion              :	 medium              

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_port_external_gate_size                        :	 0.000000            
-eco_route_use_soft_spacing_for_timing_optimization     :	 false               
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   26  Alloctr   26  Proc    0 
[Dr init] Total (MB): Used   29  Alloctr   29  Proc 2502 

Begin Wire widening ...

Routed	1/36 Partitions, Violations =	0
Routed	2/36 Partitions, Violations =	0
Routed	3/36 Partitions, Violations =	0
Routed	4/36 Partitions, Violations =	0
Routed	5/36 Partitions, Violations =	2
Routed	6/36 Partitions, Violations =	2
Routed	7/36 Partitions, Violations =	2
Routed	8/36 Partitions, Violations =	2
Routed	9/36 Partitions, Violations =	4
Routed	10/36 Partitions, Violations =	10
Routed	11/36 Partitions, Violations =	12
Routed	12/36 Partitions, Violations =	12
Routed	13/36 Partitions, Violations =	12
Routed	14/36 Partitions, Violations =	12
Routed	15/36 Partitions, Violations =	12
Routed	16/36 Partitions, Violations =	13
Routed	17/36 Partitions, Violations =	19
Routed	18/36 Partitions, Violations =	19
Routed	19/36 Partitions, Violations =	19
Routed	20/36 Partitions, Violations =	20
Routed	21/36 Partitions, Violations =	25
Routed	22/36 Partitions, Violations =	24
Routed	23/36 Partitions, Violations =	25
Routed	24/36 Partitions, Violations =	25
Routed	25/36 Partitions, Violations =	25
Routed	26/36 Partitions, Violations =	27
Routed	27/36 Partitions, Violations =	32
Routed	28/36 Partitions, Violations =	33
Routed	29/36 Partitions, Violations =	36
Routed	30/36 Partitions, Violations =	36
Routed	31/36 Partitions, Violations =	36
Routed	32/36 Partitions, Violations =	37
Routed	33/36 Partitions, Violations =	37
Routed	34/36 Partitions, Violations =	37
Routed	35/36 Partitions, Violations =	37
Routed	36/36 Partitions, Violations =	37

WidenWires finished with 37 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	37
	Same net spacing : 18
	Internal-only types : 19


Total Wire Length =                    280138 micron
Total Number of Contacts =             32420
Total Number of Wires =                47611
Total Number of PtConns =              9225
Total Number of Routed Wires =       47611
Total Routed Wire Length =           277885 micron
Total Number of Routed Contacts =       32420
	Layer          METAL1 :      10320 micron
	Layer          METAL2 :     110953 micron
	Layer          METAL3 :     126972 micron
	Layer          METAL4 :      31894 micron
	Layer          METAL5 :          0 micron
	Via             VIA34 :          2
	Via         VIA34_2x1 :       1877
	Via    VIA34(rot)_2x1 :          6
	Via         VIA34_1x2 :        161
	Via             VIA23 :        410
	Via         VIA23_1x2 :      11665
	Via    VIA23(rot)_2x1 :          1
	Via    VIA23(rot)_1x2 :          2
	Via         VIA23_2x1 :       3355
	Via             VIA12 :        264
	Via            VIA12V :        314
	Via       VIA12V(rot) :          2
	Via   VIA12H(rot)_1x2 :       8317
	Via        VIA12H_2x1 :        394
	Via        VIA12H_1x2 :         32
	Via   VIA12H(rot)_2x1 :       2468
	Via         VIA12_2x1 :       2344
	Via    VIA12(rot)_1x2 :         35
	Via    VIA12(rot)_2x1 :         32
	Via         VIA12_1x2 :        739

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 96.94% (31428 / 32420 vias)
 
    Layer VIA12      = 96.12% (14361  / 14941   vias)
        Weight 1     = 96.12% (14361   vias)
        Un-optimized =  3.88% (580     vias)
    Layer VIA23      = 97.34% (15023  / 15433   vias)
        Weight 1     = 97.34% (15023   vias)
        Un-optimized =  2.66% (410     vias)
    Layer VIA34      = 99.90% (2044   / 2046    vias)
        Weight 1     = 99.90% (2044    vias)
        Un-optimized =  0.10% (2       vias)
 
  Total double via conversion rate    = 96.94% (31428 / 32420 vias)
 
    Layer VIA12      = 96.12% (14361  / 14941   vias)
    Layer VIA23      = 97.34% (15023  / 15433   vias)
    Layer VIA34      = 99.90% (2044   / 2046    vias)
 
  The optimized via conversion rate based on total routed via count = 96.94% (31428 / 32420 vias)
 
    Layer VIA12      = 96.12% (14361  / 14941   vias)
        Weight 1     = 96.12% (14361   vias)
        Un-optimized =  3.88% (580     vias)
    Layer VIA23      = 97.34% (15023  / 15433   vias)
        Weight 1     = 97.34% (15023   vias)
        Un-optimized =  2.66% (410     vias)
    Layer VIA34      = 99.90% (2044   / 2046    vias)
        Weight 1     = 99.90% (2044    vias)
        Un-optimized =  0.10% (2       vias)
 

[WidenWires] Elapsed real time: 0:00:08 
[WidenWires] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[WidenWires] Stage (MB): Used   35  Alloctr   35  Proc    0 
[WidenWires] Total (MB): Used   38  Alloctr   39  Proc 2502 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:08 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Dr init] Stage (MB): Used   35  Alloctr   35  Proc    0 
[Dr init] Total (MB): Used   38  Alloctr   39  Proc 2502 
Total number of nets = 4368, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (METAL1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA12)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA23)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA34)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA45)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
    Antenna mode 4; diode mode 4
      Metal lay (METAL1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA12)1; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA23)2; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA34)3; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA45)4; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL5)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 30000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition
Routed	1/25 Partitions, Violations =	31
Routed	2/25 Partitions, Violations =	29
Routed	3/25 Partitions, Violations =	27
Routed	4/25 Partitions, Violations =	26
Routed	5/25 Partitions, Violations =	24
Routed	6/25 Partitions, Violations =	23
Routed	7/25 Partitions, Violations =	22
Routed	8/25 Partitions, Violations =	19
Routed	9/25 Partitions, Violations =	18
Routed	10/25 Partitions, Violations =	17
Routed	11/25 Partitions, Violations =	16
Routed	12/25 Partitions, Violations =	15
Routed	13/25 Partitions, Violations =	14
Routed	14/25 Partitions, Violations =	13
Routed	15/25 Partitions, Violations =	12
Routed	16/25 Partitions, Violations =	11
Routed	17/25 Partitions, Violations =	10
Routed	18/25 Partitions, Violations =	9
Routed	19/25 Partitions, Violations =	8
Routed	20/25 Partitions, Violations =	7
Routed	21/25 Partitions, Violations =	5
Routed	22/25 Partitions, Violations =	4
Routed	23/25 Partitions, Violations =	3
Routed	24/25 Partitions, Violations =	2
Routed	25/25 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Internal-only types : 1

[Iter 1] Elapsed real time: 0:00:09 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 1] Stage (MB): Used   42  Alloctr   42  Proc    1 
[Iter 1] Total (MB): Used   45  Alloctr   46  Proc 2503 

End DR iteration 1 with 25 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 2] Elapsed real time: 0:00:09 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 2] Stage (MB): Used   42  Alloctr   42  Proc    1 
[Iter 2] Total (MB): Used   45  Alloctr   46  Proc 2503 

End DR iteration 2 with 1 parts

	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:09 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DR] Stage (MB): Used   32  Alloctr   32  Proc    1 
[DR] Total (MB): Used   34  Alloctr   35  Proc 2503 
Total wide wirelen in METAL1 : 9133310 micron (90.57%)
Total wide wirelen in METAL2 : 85222880 micron (77.92%)
Total wide wirelen in METAL3 : 98680536 micron (77.98%)
Total wide wirelen in METAL4 : 24036670 micron (75.40%)
Total wide wirelen in METAL5 : 0 micron (0.00%)
Total wide wirelen across all layers : 217073408 micron (78.12%)

Wire widening finished with 0 open nets, of which 0 are frozen

Wire widening finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    280138 micron
Total Number of Contacts =             32421
Total Number of Wires =                47611
Total Number of PtConns =              9218
Total Number of Routed Wires =       47611
Total Routed Wire Length =           277887 micron
Total Number of Routed Contacts =       32421
	Layer          METAL1 :      10330 micron
	Layer          METAL2 :     110954 micron
	Layer          METAL3 :     126959 micron
	Layer          METAL4 :      31894 micron
	Layer          METAL5 :          0 micron
	Via             VIA34 :          3
	Via         VIA34_2x1 :       1876
	Via    VIA34(rot)_2x1 :          6
	Via         VIA34_1x2 :        161
	Via             VIA23 :        418
	Via         VIA23_1x2 :      11658
	Via    VIA23(rot)_2x1 :          1
	Via    VIA23(rot)_1x2 :          2
	Via         VIA23_2x1 :       3351
	Via             VIA12 :        269
	Via            VIA12V :        316
	Via       VIA12V(rot) :          2
	Via   VIA12H(rot)_1x2 :       8315
	Via        VIA12H_2x1 :        394
	Via        VIA12H_1x2 :         32
	Via   VIA12H(rot)_2x1 :       2467
	Via         VIA12_2x1 :       2344
	Via    VIA12(rot)_1x2 :         35
	Via    VIA12(rot)_2x1 :         32
	Via         VIA12_1x2 :        739

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 96.89% (31413 / 32421 vias)
 
    Layer VIA12      = 96.07% (14358  / 14945   vias)
        Weight 1     = 96.07% (14358   vias)
        Un-optimized =  3.93% (587     vias)
    Layer VIA23      = 97.29% (15012  / 15430   vias)
        Weight 1     = 97.29% (15012   vias)
        Un-optimized =  2.71% (418     vias)
    Layer VIA34      = 99.85% (2043   / 2046    vias)
        Weight 1     = 99.85% (2043    vias)
        Un-optimized =  0.15% (3       vias)
 
  Total double via conversion rate    = 96.89% (31413 / 32421 vias)
 
    Layer VIA12      = 96.07% (14358  / 14945   vias)
    Layer VIA23      = 97.29% (15012  / 15430   vias)
    Layer VIA34      = 99.85% (2043   / 2046    vias)
 
  The optimized via conversion rate based on total routed via count = 96.89% (31413 / 32421 vias)
 
    Layer VIA12      = 96.07% (14358  / 14945   vias)
        Weight 1     = 96.07% (14358   vias)
        Un-optimized =  3.93% (587     vias)
    Layer VIA23      = 97.29% (15012  / 15430   vias)
        Weight 1     = 97.29% (15012   vias)
        Un-optimized =  2.71% (418     vias)
    Layer VIA34      = 99.85% (2043   / 2046    vias)
        Weight 1     = 99.85% (2043    vias)
        Un-optimized =  0.15% (3       vias)
 

Total number of nets = 4368
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
#-----------------------------------------------------------------------------
# Antenna Diode Fixing
#-----------------------------------------------------------------------------
if {$ICC_FIX_ANTENNA} {
    if {$ICC_USE_DIODES && [file exists [which $ANTENNA_RULES_FILE]] && $ICC_ROUTING_DIODES != ""} {
        set_route_zrt_detail_options -antenna true -diode_libcell_names $ICC_ROUTING_DIODES -insert_diodes_during_routing true
        route_zrt_detail -incremental true 
        }
    }

Information: The GXOR2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'systolic_array'


Information: Setting a dont_touch attribute on net 'clk_p' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'rstn_p' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'en_p' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ack_p' because it is connected to a pad cell. (PSYN-088)


Information: The design has 2250 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer POLY1. (RCEX-018)
Information: Layer METAL5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 286 Mbytes -- main task 894 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 0/25/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL1 : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer METAL1 : 0.00045 0.00031 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00037 0.00025 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00037 0.00025 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00037 0.00025 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00011 7.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00041 0.00028 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Vertical Res : 0.00037 0.00025 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.007 0.0062 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.57V) above low
                                   0.35 (0.57V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.57V) above low
                                   0.35 (0.57V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk_p' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_p' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_p' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_p' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Thu Feb  9 15:03:43 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: WCCOM   Library: tcb018gbwp7twc_ccs

Information: Percent of Arnoldi-based delays = 14.34%

Information: Percent of CCS-based delays = 14.33%

  Startpoint: rstn_p (input port clocked by clk_p)
  Endpoint: SA_A_2_shift_reg_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_p)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_p (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   12.00      12.00 f
  rstn_p (in)                                             0.00      12.00 f
  u_pad_rst_n/PAD (PDUW0208SCDG)                          0.09 *    12.09 f
  u_pad_rst_n/C (PDUW0208SCDG)                            1.51      13.61 f
  icc_place1454/Z (BUFFD3BWP7T)                           0.33 c    13.94 f
  icc_place1455/ZN (INVD8BWP7T)                           0.20 c    14.14 r
  U2985/ZN (AOI21D1BWP7T)                                 0.14 c    14.27 f
  icc_place1651/Z (BUFFD6BWP7T)                           0.32 c    14.59 f
  U4335/ZN (OAI31D1BWP7T)                                 0.25 c    14.84 r
  icc_route_opt1446/Z (BUFFD4BWP7T)                       0.17 &    15.01 r
  icc_place1662/Z (BUFFD1P5BWP7T)                         0.33 &    15.34 r
  U4409/ZN (CKND2D2BWP7T)                                 0.39 &    15.73 f
  U4416/ZN (AOI22D0BWP7T)                                 0.47 &    16.19 r
  U4417/ZN (OAI21D0BWP7T)                                 0.29 &    16.49 f
  icc_route_opt1449/Z (BUFFD0BWP7T)                       0.21 &    16.70 f
  SA_A_2_shift_reg_reg_4__3_/D (DFQD0BWP7T)               0.01 &    16.71 f
  data arrival time                                                 16.71

  clock clk_p (rise edge)                                40.00      40.00
  clock network delay (propagated)                        1.92      41.92
  clock reconvergence pessimism                           0.00      41.92
  clock uncertainty                                      -0.50      41.42
  SA_A_2_shift_reg_reg_4__3_/CP (DFQD0BWP7T)              0.00      41.42 r
  library setup time                                     -0.01      41.41
  data required time                                                41.41
  --------------------------------------------------------------------------
  data required time                                                41.41
  data arrival time                                                -16.71
  --------------------------------------------------------------------------
  slack (MET)                                                       24.70


  Startpoint: SA_ctrl_state_overall_reg_0_
              (rising edge-triggered flip-flop clocked by clk_p)
  Endpoint: p_shift_out[3]
            (output port clocked by clk_p)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_p (rise edge)                                 0.00       0.00
  clock network delay (propagated)                        1.98       1.98
  SA_ctrl_state_overall_reg_0_/CP (DFQD0BWP7T)            0.00       1.98 r
  SA_ctrl_state_overall_reg_0_/Q (DFQD0BWP7T)             0.56       2.54 r
  icc_place1467/ZN (INVD2BWP7T)                           0.24 &     2.78 f
  U1426/ZN (NR2XD4BWP7T)                                  0.26 c     3.04 r
  U1435/ZN (ND3D1BWP7T)                                   0.29 c     3.34 f
  icc_place1711/Z (BUFFD3BWP7T)                           0.40 c     3.73 f
  icc_place1682/ZN (INVD2BWP7T)                           0.25 c     3.98 r
  U1447/ZN (AOI22D0BWP7T)                                 0.19 &     4.18 f
  U1448/ZN (ND2D1BWP7T)                                   0.25 &     4.42 r
  icc_place1702/Z (BUFFD1P5BWP7T)                         0.31 &     4.73 r
  u_pad_data_out_3/PAD (PDDW0208CDG)                      4.02 &     8.75 r
  p_shift_out[3] (out)                                    0.00 *     8.75 r
  data arrival time                                                  8.75

  clock clk_p (rise edge)                                40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock reconvergence pessimism                           0.00      40.00
  clock uncertainty                                      -0.50      39.50
  output external delay                                 -12.00      27.50
  data required time                                                27.50
  --------------------------------------------------------------------------
  data required time                                                27.50
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                       18.75


  Startpoint: SA_core_pe_0_1_Aij_o_reg_0_
              (rising edge-triggered flip-flop clocked by clk_p)
  Endpoint: SA_core_pe_0_2_Cij_o_reg_7_
            (rising edge-triggered flip-flop clocked by clk_p)
  Path Group: clk_p
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_p (rise edge)                                 0.00       0.00
  clock network delay (propagated)                        1.96       1.96
  SA_core_pe_0_1_Aij_o_reg_0_/CP (DFQD0BWP7T)             0.00       1.96 r
  SA_core_pe_0_1_Aij_o_reg_0_/Q (DFQD0BWP7T)              0.53       2.49 f
  icc_place1523/Z (CKBD1BWP7T)                            0.34 &     2.83 f
  icc_place1524/ZN (INVD2BWP7T)                           0.33 &     3.16 r
  U3152/ZN (NR3D1BWP7T)                                   0.21 &     3.37 f
  U4970/Z (BUFFD1BWP7T)                                   0.25 &     3.62 f
  U3153/ZN (AOI21D1BWP7T)                                 0.33 &     3.95 r
  U2092/ZN (MAOI222D1BWP7T)                               0.25 &     4.20 f
  U3174/CO (FA1D0BWP7T)                                   0.69 &     4.89 f
  U3178/ZN (INVD0BWP7T)                                   0.34 &     5.23 r
  U3179/ZN (MAOI222D1BWP7T)                               0.31 &     5.54 f
  icc_clock1446/ZN (INVD0BWP7T)                           0.20 &     5.74 r
  U3190/CO (FA1D0BWP7T)                                   0.52 &     6.26 r
  U3204/ZN (OAI21D0BWP7T)                                 0.19 &     6.45 f
  U3205/ZN (IOA21D0BWP7T)                                 0.23 &     6.68 r
  U3226/CO (FA1D0BWP7T)                                   0.64 &     7.32 r
  U3230/Z (XOR4D0BWP7T)                                   0.62 &     7.94 r
  U3240/ZN (XNR4D0BWP7T)                                  0.63 &     8.57 f
  U3241/ZN (MOAI22D0BWP7T)                                0.37 &     8.94 r
  SA_core_pe_0_2_Cij_o_reg_7_/D (DFQD0BWP7T)              0.14 &     9.08 r
  data arrival time                                                  9.08

  clock clk_p (rise edge)                                40.00      40.00
  clock network delay (propagated)                        1.92      41.92
  clock reconvergence pessimism                           0.03      41.96
  clock uncertainty                                      -0.50      41.46
  SA_core_pe_0_2_Cij_o_reg_7_/CP (DFQD0BWP7T)             0.00      41.46 r
  library setup time                                     -0.05      41.41
  data required time                                                41.41
  --------------------------------------------------------------------------
  data required time                                                41.41
  data arrival time                                                 -9.08
  --------------------------------------------------------------------------
  slack (MET)                                                       32.33


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 4:
	metal ratio 0, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer VIA12: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA12: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA23: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA23: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA34: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA34: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA45: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA45: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Found antenna rule mode 4, diode mode 4:
	metal ratio 400, cut ratio 0,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer METAL5: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 30000}
	layer METAL4: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 2200}
	layer METAL3: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 2200}
	layer METAL2: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 2200}
	layer METAL1: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 2200}
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL4
Information: Multiple default contact VIA12H found for layer VIA12. (ZRT-021)
Information: Multiple default contact VIA12V found for layer VIA12. (ZRT-021)
Create cell instance master for ANTENNABWP7T
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA45) needs more than one tracks
Warning: Layer METAL4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIA45) needs more than one tracks
Warning: Layer METAL5 pitch 0.900 may be too small: wire/via-down 0.950, wire/via-up 0.900. (ZRT-026)
Hier-ant-prop: new = 3, old = 0
Warning: Standard cell pin ANTENNABWP7T/I has no valid via regions. (ZRT-044)
Printing options for 'set_route_zrt_common_options'
-post_detail_route_redundant_via_insertion              :	 medium              

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_port_external_gate_size                        :	 0.000000            
-diode_libcell_names                                    :	 {{ANTENNABWP7T} }   
-eco_route_use_soft_spacing_for_timing_optimization     :	 false               
-insert_diodes_during_routing                           :	 true                
-timing_driven                                          :	 true                


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	1/36 Partitions, Violations =	0
Checked	2/36 Partitions, Violations =	0
Checked	3/36 Partitions, Violations =	0
Checked	4/36 Partitions, Violations =	0
Checked	5/36 Partitions, Violations =	0
Checked	6/36 Partitions, Violations =	0
Checked	7/36 Partitions, Violations =	0
Checked	8/36 Partitions, Violations =	0
Checked	9/36 Partitions, Violations =	0
Checked	10/36 Partitions, Violations =	0
Checked	11/36 Partitions, Violations =	0
Checked	12/36 Partitions, Violations =	0
Checked	13/36 Partitions, Violations =	0
Checked	14/36 Partitions, Violations =	0
Checked	15/36 Partitions, Violations =	0
Checked	16/36 Partitions, Violations =	0
Checked	17/36 Partitions, Violations =	0
Checked	18/36 Partitions, Violations =	0
Checked	19/36 Partitions, Violations =	0
Checked	20/36 Partitions, Violations =	0
Checked	21/36 Partitions, Violations =	0
Checked	22/36 Partitions, Violations =	0
Checked	23/36 Partitions, Violations =	0
Checked	24/36 Partitions, Violations =	0
Checked	25/36 Partitions, Violations =	0
Checked	26/36 Partitions, Violations =	0
Checked	27/36 Partitions, Violations =	0
Checked	28/36 Partitions, Violations =	0
Checked	29/36 Partitions, Violations =	0
Checked	30/36 Partitions, Violations =	0
Checked	31/36 Partitions, Violations =	0
Checked	32/36 Partitions, Violations =	0
Checked	33/36 Partitions, Violations =	0
Checked	34/36 Partitions, Violations =	0
Checked	35/36 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   37  Alloctr   38  Proc 2503 
Printing options for 'set_route_zrt_common_options'
-post_detail_route_redundant_via_insertion              :	 medium              

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_port_external_gate_size                        :	 0.000000            
-diode_libcell_names                                    :	 {{ANTENNABWP7T} }   
-eco_route_use_soft_spacing_for_timing_optimization     :	 false               
-insert_diodes_during_routing                           :	 true                
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used   28  Alloctr   27  Proc    0 
[Dr init] Total (MB): Used   31  Alloctr   31  Proc 2503 
Warning: MV-aware diode insertion is not enabled because vdd or vss type diodes are not defined. (MV-546a)
[INIT LEGALITY CHECKER] Elapsed real time: 0:00:00 
[INIT LEGALITY CHECKER] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[INIT LEGALITY CHECKER] Stage (MB): Used    0  Alloctr    0  Proc    0 
[INIT LEGALITY CHECKER] Total (MB): Used   31  Alloctr   32  Proc 2503 
Total number of nets = 4368, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 2

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (METAL1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA12)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA23)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA34)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA45)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
    Antenna mode 4; diode mode 4
      Metal lay (METAL1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA12)1; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA23)2; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA34)3; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA45)4; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL5)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 30000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used   24  Alloctr   24  Proc    0 
[DR] Total (MB): Used   27  Alloctr   28  Proc 2503 

DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    280158 micron
Total Number of Contacts =             32421
Total Number of Wires =                47548
Total Number of PtConns =              9261
Total Number of Routed Wires =       47548
Total Routed Wire Length =           277897 micron
Total Number of Routed Contacts =       32421
	Layer          METAL1 :      10330 micron
	Layer          METAL2 :     110973 micron
	Layer          METAL3 :     126961 micron
	Layer          METAL4 :      31894 micron
	Layer          METAL5 :          0 micron
	Via             VIA34 :          3
	Via         VIA34_2x1 :       1876
	Via    VIA34(rot)_2x1 :          6
	Via         VIA34_1x2 :        161
	Via             VIA23 :        418
	Via         VIA23_1x2 :      11658
	Via    VIA23(rot)_2x1 :          1
	Via    VIA23(rot)_1x2 :          2
	Via         VIA23_2x1 :       3351
	Via             VIA12 :        269
	Via            VIA12V :        316
	Via       VIA12V(rot) :          2
	Via         VIA12_2x1 :       2344
	Via    VIA12(rot)_1x2 :         35
	Via    VIA12(rot)_2x1 :         32
	Via         VIA12_1x2 :        739
	Via   VIA12H(rot)_1x2 :       8315
	Via        VIA12H_2x1 :        394
	Via        VIA12H_1x2 :         32
	Via   VIA12H(rot)_2x1 :       2467

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 96.89% (31413 / 32421 vias)
 
    Layer VIA12      = 96.07% (14358  / 14945   vias)
        Weight 1     = 96.07% (14358   vias)
        Un-optimized =  3.93% (587     vias)
    Layer VIA23      = 97.29% (15012  / 15430   vias)
        Weight 1     = 97.29% (15012   vias)
        Un-optimized =  2.71% (418     vias)
    Layer VIA34      = 99.85% (2043   / 2046    vias)
        Weight 1     = 99.85% (2043    vias)
        Un-optimized =  0.15% (3       vias)
 
  Total double via conversion rate    = 96.89% (31413 / 32421 vias)
 
    Layer VIA12      = 96.07% (14358  / 14945   vias)
    Layer VIA23      = 97.29% (15012  / 15430   vias)
    Layer VIA34      = 99.85% (2043   / 2046    vias)
 
  The optimized via conversion rate based on total routed via count = 96.89% (31413 / 32421 vias)
 
    Layer VIA12      = 96.07% (14358  / 14945   vias)
        Weight 1     = 96.07% (14358   vias)
        Un-optimized =  3.93% (587     vias)
    Layer VIA23      = 97.29% (15012  / 15430   vias)
        Weight 1     = 97.29% (15012   vias)
        Un-optimized =  2.71% (418     vias)
    Layer VIA34      = 99.85% (2043   / 2046    vias)
        Weight 1     = 99.85% (2043    vias)
        Un-optimized =  0.15% (3       vias)
 

Printing options for 'set_route_zrt_common_options'
-post_detail_route_redundant_via_insertion              :	 medium              

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_port_external_gate_size                        :	 0.000000            
-diode_libcell_names                                    :	 {{ANTENNABWP7T} }   
-eco_route_use_soft_spacing_for_timing_optimization     :	 false               
-insert_diodes_during_routing                           :	 true                
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Dr init] Total (MB): Used   31  Alloctr   31  Proc 2503 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    ->  VIA12_2x1    VIA12H_2x1    VIA12H_2x1(r)  VIA12_2x1(r)
                    VIA12_1x2    VIA12H_1x2    VIA12H_1x2(r)  VIA12_1x2(r)

       VIA12(r) ->  VIA12_2x1    VIA12H_2x1    VIA12H_2x1(r)  VIA12_2x1(r)
                    VIA12_1x2    VIA12H_1x2    VIA12H_1x2(r)  VIA12_1x2(r)

      VIA12H    ->  VIA12_2x1    VIA12H_2x1    VIA12H_2x1(r)  VIA12_2x1(r)
                    VIA12_1x2    VIA12H_1x2    VIA12H_1x2(r)  VIA12_1x2(r)

      VIA12H(r) ->  VIA12_2x1    VIA12H_2x1    VIA12H_2x1(r)  VIA12_2x1(r)
                    VIA12_1x2    VIA12H_1x2    VIA12H_1x2(r)  VIA12_1x2(r)

      VIA12V    ->  VIA12_2x1    VIA12H_2x1    VIA12H_2x1(r)  VIA12_2x1(r)
                    VIA12_1x2    VIA12H_1x2    VIA12H_1x2(r)  VIA12_1x2(r)

      VIA12V(r) ->  VIA12_2x1    VIA12H_2x1    VIA12H_2x1(r)  VIA12_2x1(r)
                    VIA12_1x2    VIA12H_1x2    VIA12H_1x2(r)  VIA12_1x2(r)

       VIA23    ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA23(r) ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA34    ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA34(r) ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA45    ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA45(r) ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)



	There were 0 out of 14391 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Technology Processing] Total (MB): Used   33  Alloctr   33  Proc 2503 

Begin Redundant via insertion ...

Routed	1/36 Partitions, Violations =	0
Routed	2/36 Partitions, Violations =	0
Routed	3/36 Partitions, Violations =	0
Routed	4/36 Partitions, Violations =	0
Routed	5/36 Partitions, Violations =	0
Routed	6/36 Partitions, Violations =	0
Routed	7/36 Partitions, Violations =	0
Routed	8/36 Partitions, Violations =	1
Routed	9/36 Partitions, Violations =	1
Routed	10/36 Partitions, Violations =	1
Routed	11/36 Partitions, Violations =	1
Routed	12/36 Partitions, Violations =	1
Routed	13/36 Partitions, Violations =	1
Routed	14/36 Partitions, Violations =	1
Routed	15/36 Partitions, Violations =	1
Routed	16/36 Partitions, Violations =	1
Routed	17/36 Partitions, Violations =	1
Routed	18/36 Partitions, Violations =	1
Routed	19/36 Partitions, Violations =	1
Routed	20/36 Partitions, Violations =	1
Routed	21/36 Partitions, Violations =	1
Routed	22/36 Partitions, Violations =	1
Routed	23/36 Partitions, Violations =	1
Routed	24/36 Partitions, Violations =	1
Routed	25/36 Partitions, Violations =	1
Routed	26/36 Partitions, Violations =	1
Routed	27/36 Partitions, Violations =	1
Routed	28/36 Partitions, Violations =	1
Routed	29/36 Partitions, Violations =	1
Routed	30/36 Partitions, Violations =	1
Routed	31/36 Partitions, Violations =	1
Routed	32/36 Partitions, Violations =	1
Routed	33/36 Partitions, Violations =	1
Routed	34/36 Partitions, Violations =	1
Routed	35/36 Partitions, Violations =	1
Routed	36/36 Partitions, Violations =	1

RedundantVia finished with 1 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Same net spacing : 1


Total Wire Length =                    280133 micron
Total Number of Contacts =             32421
Total Number of Wires =                47539
Total Number of PtConns =              9250
Total Number of Routed Wires =       47539
Total Routed Wire Length =           277875 micron
Total Number of Routed Contacts =       32421
	Layer          METAL1 :      10329 micron
	Layer          METAL2 :     110958 micron
	Layer          METAL3 :     126953 micron
	Layer          METAL4 :      31894 micron
	Layer          METAL5 :          0 micron
	Via             VIA34 :          2
	Via         VIA34_2x1 :       1876
	Via    VIA34(rot)_2x1 :          6
	Via         VIA34_1x2 :        162
	Via             VIA23 :        346
	Via         VIA23_1x2 :      11693
	Via    VIA23(rot)_2x1 :          1
	Via    VIA23(rot)_1x2 :          2
	Via         VIA23_2x1 :       3388
	Via             VIA12 :        219
	Via            VIA12V :        276
	Via       VIA12V(rot) :          2
	Via         VIA12_2x1 :       2382
	Via    VIA12(rot)_1x2 :         35
	Via    VIA12(rot)_2x1 :         34
	Via         VIA12_1x2 :        766
	Via   VIA12H(rot)_1x2 :       8327
	Via        VIA12H_2x1 :        396
	Via        VIA12H_1x2 :         33
	Via   VIA12H(rot)_2x1 :       2475

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.39% (31576 / 32421 vias)
 
    Layer VIA12      = 96.67% (14448  / 14945   vias)
        Weight 1     = 96.67% (14448   vias)
        Un-optimized =  3.33% (497     vias)
    Layer VIA23      = 97.76% (15084  / 15430   vias)
        Weight 1     = 97.76% (15084   vias)
        Un-optimized =  2.24% (346     vias)
    Layer VIA34      = 99.90% (2044   / 2046    vias)
        Weight 1     = 99.90% (2044    vias)
        Un-optimized =  0.10% (2       vias)
 
  Total double via conversion rate    = 97.39% (31576 / 32421 vias)
 
    Layer VIA12      = 96.67% (14448  / 14945   vias)
    Layer VIA23      = 97.76% (15084  / 15430   vias)
    Layer VIA34      = 99.90% (2044   / 2046    vias)
 
  The optimized via conversion rate based on total routed via count = 97.39% (31576 / 32421 vias)
 
    Layer VIA12      = 96.67% (14448  / 14945   vias)
        Weight 1     = 96.67% (14448   vias)
        Un-optimized =  3.33% (497     vias)
    Layer VIA23      = 97.76% (15084  / 15430   vias)
        Weight 1     = 97.76% (15084   vias)
        Un-optimized =  2.24% (346     vias)
    Layer VIA34      = 99.90% (2044   / 2046    vias)
        Weight 1     = 99.90% (2044    vias)
        Un-optimized =  0.10% (2       vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   12  Alloctr   12  Proc    0 
[RedundantVia] Total (MB): Used   40  Alloctr   41  Proc 2503 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:04 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Dr init] Stage (MB): Used   37  Alloctr   37  Proc    0 
[Dr init] Total (MB): Used   40  Alloctr   41  Proc 2503 
Total number of nets = 4368, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 2

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (METAL1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA12)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA23)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA34)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA45)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
    Antenna mode 4; diode mode 4
      Metal lay (METAL1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA12)1; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA23)2; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA34)3; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA45)4; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL5)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 30000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 2] Elapsed real time: 0:00:04 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 2] Stage (MB): Used   44  Alloctr   44  Proc    0 
[Iter 2] Total (MB): Used   47  Alloctr   48  Proc 2503 

End DR iteration 2 with 1 parts

	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:04 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR] Stage (MB): Used   34  Alloctr   34  Proc    0 
[DR] Total (MB): Used   37  Alloctr   38  Proc 2503 
[DR: Done] Elapsed real time: 0:00:05 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used   26  Alloctr   26  Proc    0 
[DR: Done] Total (MB): Used   29  Alloctr   30  Proc 2503 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    280134 micron
Total Number of Contacts =             32421
Total Number of Wires =                47541
Total Number of PtConns =              9250
Total Number of Routed Wires =       47541
Total Routed Wire Length =           277876 micron
Total Number of Routed Contacts =       32421
	Layer          METAL1 :      10329 micron
	Layer          METAL2 :     110959 micron
	Layer          METAL3 :     126953 micron
	Layer          METAL4 :      31894 micron
	Layer          METAL5 :          0 micron
	Via             VIA34 :          2
	Via         VIA34_2x1 :       1876
	Via    VIA34(rot)_2x1 :          6
	Via         VIA34_1x2 :        162
	Via             VIA23 :        346
	Via         VIA23_1x2 :      11693
	Via    VIA23(rot)_2x1 :          1
	Via    VIA23(rot)_1x2 :          2
	Via         VIA23_2x1 :       3388
	Via             VIA12 :        219
	Via            VIA12V :        276
	Via       VIA12V(rot) :          2
	Via         VIA12_2x1 :       2382
	Via    VIA12(rot)_1x2 :         35
	Via    VIA12(rot)_2x1 :         34
	Via         VIA12_1x2 :        766
	Via   VIA12H(rot)_1x2 :       8327
	Via        VIA12H_2x1 :        396
	Via        VIA12H_1x2 :         33
	Via   VIA12H(rot)_2x1 :       2475

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.39% (31576 / 32421 vias)
 
    Layer VIA12      = 96.67% (14448  / 14945   vias)
        Weight 1     = 96.67% (14448   vias)
        Un-optimized =  3.33% (497     vias)
    Layer VIA23      = 97.76% (15084  / 15430   vias)
        Weight 1     = 97.76% (15084   vias)
        Un-optimized =  2.24% (346     vias)
    Layer VIA34      = 99.90% (2044   / 2046    vias)
        Weight 1     = 99.90% (2044    vias)
        Un-optimized =  0.10% (2       vias)
 
  Total double via conversion rate    = 97.39% (31576 / 32421 vias)
 
    Layer VIA12      = 96.67% (14448  / 14945   vias)
    Layer VIA23      = 97.76% (15084  / 15430   vias)
    Layer VIA34      = 99.90% (2044   / 2046    vias)
 
  The optimized via conversion rate based on total routed via count = 97.39% (31576 / 32421 vias)
 
    Layer VIA12      = 96.67% (14448  / 14945   vias)
        Weight 1     = 96.67% (14448   vias)
        Un-optimized =  3.33% (497     vias)
    Layer VIA23      = 97.76% (15084  / 15430   vias)
        Weight 1     = 97.76% (15084   vias)
        Un-optimized =  2.24% (346     vias)
    Layer VIA34      = 99.90% (2044   / 2046    vias)
        Weight 1     = 99.90% (2044    vias)
        Un-optimized =  0.10% (2       vias)
 

Total number of nets = 4368
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Warning: DC Notification status may be incorrect
1
#-----------------------------------------------------------------------------
# Auto Shielding
#-----------------------------------------------------------------------------
# Generate shielding wires for clocks (if not done in clock_opt_route_icc step)
# or selected signal nets.
# create_zrt_shield
# set_route_zrt_common_options -reshield_modified_nets reshield
# set_extraction_options -virtual_shield_extraction false
#-----------------------------------------------------------------------------
# Standard Cell Fillers
#-----------------------------------------------------------------------------
if {$ADD_FILLER_CELL } {

    # Stdcell filler for MultiVth designs.
    # https://solvnet.synopsys.com/retrieve/025405.html
    # 
    # set_cell_vt_type -library ./libs/cmos10lphvt -vt_type vtType0
    # set_cell_vt_type -library ./libs/cmos10lplvt -vt_type vtType1
    #
    # # use HT fillers between ST & HT cells
    # set_vt_filler_rule -threshold_voltage "vtType0 vtType1"     #     -lib_cell "STH_FILL64 STH_FILL32 STH_FILL16 STH_FILL8 STH_FILL4 STH_FILL2 STH_FILL1"      
    # 
    # # use HT fillers between HT & HT cells
    # set_vt_filler_rule -threshold_voltage "vtType0 vtType0"     #     -lib_cell "STH_FILL64 STH_FILL32 STH_FILL16 STH_FILL8 STH_FILL4 STH_FILL2 STH_FILL1"     
    # 
    # # use ST fillers between ST & ST cells
    # set_vt_filler_rule -threshold_voltage "vtType1 vtType1"     #     -lib_cell "STN_FILL64 STN_FILL32 STN_FILL16 STN_FILL8 STN_FILL4 STN_FILL2 STN_FILL1"     
    # 
    # insert_stdcell_filler -respect_overlap -connect_to_power VDD -connect_to_ground VSS
    # 
    # Constrained decoupling capacitor insertion UI:
    # insert_stdcell_filler -leakage_power <mW> -metal_filler_coverage_area <um^2>

    if {$FILLER_CELL_METAL != ""} {insert_stdcell_filler -cell_with_metal $FILLER_CELL_METAL -connect_to_power $MW_POWER_NET -connect_to_ground $MW_GROUND_NET}
    if {$FILLER_CELL != ""} {insert_stdcell_filler -cell_without_metal $FILLER_CELL -connect_to_power $MW_POWER_NET -connect_to_ground $MW_GROUND_NET}

    if {[check_error -verbose] != 0} {echo "RM-Error, flagging ..."}

    }
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
User specify 6 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 5 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    132 IO pads and 20 IO pins
    4047 placeable cells
    0 cover cells
    152 IO cells/pins
    2382 fixed core/macro cells
    132 flip chip driver cells
    6449 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 150 horizontal rows
    5028 pre-routes for placement blockage/checking
    5179 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
.... FC: add guardband ....
  Processing std cells for voltage threshold type...
... design style 2
... number of base array 1 0
... not simple design style
INFO:... use cut rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 150 row segments
  Processing filler cells...
WARNING : cell <DCAP64BWP7T> is not of std filler cell subtype
WARNING : cell <DCAP32BWP7T> is not of std filler cell subtype
WARNING : cell <DCAP16BWP7T> is not of std filler cell subtype
WARNING : cell <DCAP8BWP7T> is not of std filler cell subtype
WARNING : cell <DCAP4BWP7T> is not of std filler cell subtype
WARNING : cell <DCAPBWP7T> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <DCAP64BWP7T> and connecting PG nets...
    The first filler cell name is xofiller!DCAP64BWP7T!1
    The last filler cell name is xofiller!DCAP64BWP7T!361
    361 filler cells with master <DCAP64BWP7T> were inserted
Filling cell with master <DCAP32BWP7T> and connecting PG nets...
    The first filler cell name is xofiller!DCAP32BWP7T!1
    The last filler cell name is xofiller!DCAP32BWP7T!940
    940 filler cells with master <DCAP32BWP7T> were inserted
Filling cell with master <DCAP16BWP7T> and connecting PG nets...
    The first filler cell name is xofiller!DCAP16BWP7T!1
    The last filler cell name is xofiller!DCAP16BWP7T!1461
    1461 filler cells with master <DCAP16BWP7T> were inserted
Filling cell with master <DCAP8BWP7T> and connecting PG nets...
    The first filler cell name is xofiller!DCAP8BWP7T!1
    The last filler cell name is xofiller!DCAP8BWP7T!2754
    2754 filler cells with master <DCAP8BWP7T> were inserted
Filling cell with master <DCAP4BWP7T> and connecting PG nets...
    The first filler cell name is xofiller!DCAP4BWP7T!1
    The last filler cell name is xofiller!DCAP4BWP7T!2069
    2069 filler cells with master <DCAP4BWP7T> were inserted
Filling cell with master <DCAPBWP7T> and connecting PG nets...
    The first filler cell name is xofiller!DCAPBWP7T!1
    The last filler cell name is xofiller!DCAPBWP7T!1070
    1070 filler cells with master <DCAPBWP7T> were inserted
=== End of Filler Cell Insertion ===


Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL4
Information: Multiple default contact VIA12H found for layer VIA12. (ZRT-021)
Information: Multiple default contact VIA12V found for layer VIA12. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA45) needs more than one tracks
Warning: Layer METAL4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIA45) needs more than one tracks
Warning: Layer METAL5 pitch 0.900 may be too small: wire/via-down 0.950, wire/via-up 0.900. (ZRT-026)
Warning: Standard cell pin ANTENNABWP7T/I has no valid via regions. (ZRT-044)
Printing options for 'set_route_zrt_common_options'
-post_detail_route_redundant_via_insertion              :	 medium              
-turn_off_double_pattern                                :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_port_external_gate_size                        :	 0.000000            
-diode_libcell_names                                    :	 {{ANTENNABWP7T} }   
-eco_route_use_soft_spacing_for_timing_optimization     :	 false               
-insert_diodes_during_routing                           :	 true                
-timing_driven                                          :	 true                

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used   30  Alloctr   31  Proc 2503 

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 0
Partition 2, Fillers with Violations = 0
Partition 3, Fillers with Violations = 0
Partition 4, Fillers with Violations = 0
Partition 5, Fillers with Violations = 0
Partition 7, Fillers with Violations = 0
Partition 8, Fillers with Violations = 128
Partition 9, Fillers with Violations = 157
Partition 10, Fillers with Violations = 178
Partition 11, Fillers with Violations = 113
Partition 13, Fillers with Violations = 0
Partition 14, Fillers with Violations = 124
Partition 15, Fillers with Violations = 166
Partition 16, Fillers with Violations = 154
Partition 17, Fillers with Violations = 149
Partition 19, Fillers with Violations = 0
Partition 20, Fillers with Violations = 127
Partition 21, Fillers with Violations = 121
Partition 22, Fillers with Violations = 149
Partition 23, Fillers with Violations = 113
Partition 25, Fillers with Violations = 0
Partition 26, Fillers with Violations = 106
Partition 27, Fillers with Violations = 100
Partition 28, Fillers with Violations = 89
Partition 29, Fillers with Violations = 84
[End Removing Filler Cells] Elapsed real time: 0:00:02 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End Removing Filler Cells] Stage (MB): Used    3  Alloctr    4  Proc    0 
[End Removing Filler Cells] Total (MB): Used   34  Alloctr   35  Proc 2503 
Updating the database ...
Delete xofiller!DCAP64BWP7T!8 due to Short violation
Delete xofiller!DCAP64BWP7T!14 due to Diff net spacing violation
Delete xofiller!DCAP64BWP7T!18 due to Short violation
Delete xofiller!DCAP64BWP7T!30 due to Short violation
Delete xofiller!DCAP64BWP7T!34 due to Short violation
Delete xofiller!DCAP64BWP7T!35 due to Short violation
Delete xofiller!DCAP64BWP7T!36 due to Short violation
Delete xofiller!DCAP64BWP7T!42 due to Short violation
Delete xofiller!DCAP64BWP7T!44 due to Diff net spacing violation
Delete xofiller!DCAP64BWP7T!45 due to Short violation
Delete xofiller!DCAP64BWP7T!46 due to Short violation
Delete xofiller!DCAP64BWP7T!52 due to Short violation
Delete xofiller!DCAP64BWP7T!64 due to Diff net spacing violation
Delete xofiller!DCAP64BWP7T!67 due to Short violation
Delete xofiller!DCAP64BWP7T!69 due to Short violation
Delete xofiller!DCAP64BWP7T!73 due to Short violation
Delete xofiller!DCAP64BWP7T!75 due to Short violation
Delete xofiller!DCAP64BWP7T!76 due to Diff net spacing violation
Delete xofiller!DCAP64BWP7T!79 due to Diff net spacing violation
Delete xofiller!DCAP64BWP7T!86 due to Short violation
Delete xofiller!DCAP64BWP7T!87 due to Diff net spacing violation
Delete xofiller!DCAP64BWP7T!93 due to Short violation
Delete xofiller!DCAP64BWP7T!106 due to Short violation
Delete xofiller!DCAP64BWP7T!108 due to Short violation
Delete xofiller!DCAP64BWP7T!109 due to Short violation
Delete xofiller!DCAP64BWP7T!110 due to Short violation
Delete xofiller!DCAP64BWP7T!111 due to Diff net spacing violation
Delete xofiller!DCAP64BWP7T!114 due to Short violation
Delete xofiller!DCAP64BWP7T!121 due to Diff net spacing violation
Delete xofiller!DCAP64BWP7T!125 due to Short violation
Delete xofiller!DCAP64BWP7T!128 due to Short violation
Delete xofiller!DCAP64BWP7T!129 due to Short violation
Delete xofiller!DCAP64BWP7T!132 due to Short violation
Delete xofiller!DCAP64BWP7T!136 due to Short violation
Delete xofiller!DCAP64BWP7T!144 due to Short violation
Delete xofiller!DCAP64BWP7T!147 due to Diff net spacing violation
Delete xofiller!DCAP64BWP7T!149 due to Diff net spacing violation
Delete xofiller!DCAP64BWP7T!150 due to Diff net spacing violation
Delete xofiller!DCAP64BWP7T!161 due to Short violation
Delete xofiller!DCAP64BWP7T!163 due to Short violation
Delete xofiller!DCAP64BWP7T!189 due to Short violation
Delete xofiller!DCAP64BWP7T!191 due to Short violation
Delete xofiller!DCAP64BWP7T!192 due to Diff net spacing violation
Delete xofiller!DCAP64BWP7T!198 due to Diff net spacing violation
Delete xofiller!DCAP64BWP7T!199 due to Short violation
Delete xofiller!DCAP64BWP7T!213 due to Short violation
Delete xofiller!DCAP64BWP7T!214 due to Short violation
Delete xofiller!DCAP64BWP7T!215 due to Short violation
Delete xofiller!DCAP64BWP7T!225 due to Short violation
Delete xofiller!DCAP64BWP7T!228 due to Short violation
Reporting for the first 50 deleted cells
Deleted 2058 cell instances
Warning: The capability of decoupling capacitance was not activated. (APL-067)
Information: PG PORT PUNCHING: Number of ports connected:                13194 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  13194 (MW-339)
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
User specify 7 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 5 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    132 IO pads and 20 IO pins
    10644 placeable cells
    0 cover cells
    152 IO cells/pins
    2382 fixed core/macro cells
    132 flip chip driver cells
    13046 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 150 horizontal rows
    5028 pre-routes for placement blockage/checking
    5179 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
.... FC: add guardband ....
  Processing std cells for voltage threshold type...
... design style 2
... number of base array 1 0
... not simple design style
INFO:... use cut rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 150 row segments
  Processing filler cells...
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <FILL64BWP7T> and connecting PG nets...
    The first filler cell name is xofiller!FILL64BWP7T!1
    The last filler cell name is xofiller!FILL64BWP7T!90
    90 filler cells with master <FILL64BWP7T> were inserted
Filling cell with master <FILL32BWP7T> and connecting PG nets...
    The first filler cell name is xofiller!FILL32BWP7T!1
    The last filler cell name is xofiller!FILL32BWP7T!332
    332 filler cells with master <FILL32BWP7T> were inserted
Filling cell with master <FILL16BWP7T> and connecting PG nets...
    The first filler cell name is xofiller!FILL16BWP7T!1
    The last filler cell name is xofiller!FILL16BWP7T!376
    376 filler cells with master <FILL16BWP7T> were inserted
Filling cell with master <FILL8BWP7T> and connecting PG nets...
    The first filler cell name is xofiller!FILL8BWP7T!1
    The last filler cell name is xofiller!FILL8BWP7T!569
    569 filler cells with master <FILL8BWP7T> were inserted
Filling cell with master <FILL4BWP7T> and connecting PG nets...
    The first filler cell name is xofiller!FILL4BWP7T!1
    The last filler cell name is xofiller!FILL4BWP7T!421
    421 filler cells with master <FILL4BWP7T> were inserted
Filling cell with master <FILL2BWP7T> and connecting PG nets...
    The first filler cell name is xofiller!FILL2BWP7T!1
    The last filler cell name is xofiller!FILL2BWP7T!1573
    1573 filler cells with master <FILL2BWP7T> were inserted
Filling cell with master <FILL1BWP7T> and connecting PG nets...
    The first filler cell name is xofiller!FILL1BWP7T!1
    The last filler cell name is xofiller!FILL1BWP7T!2191
    2191 filler cells with master <FILL1BWP7T> were inserted
=== End of Filler Cell Insertion ===


Information: PG PORT PUNCHING: Number of ports connected:                11104 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  11104 (MW-339)
if {[file exists [which $CUSTOM_CHIP_FINISH_POST_SCRIPT]]} {
    echo "RM-Info: Sourcing [which $CUSTOM_CHIP_FINISH_POST_SCRIPT]"
    source $CUSTOM_CHIP_FINISH_POST_SCRIPT
    }
#-----------------------------------------------------------------------------
# Incremental Optimization
#-----------------------------------------------------------------------------
if {$ICC_FIX_ANTENNA || $ICC_REDUCE_CRITICAL_AREA || $ADD_FILLER_CELL} {
    # TIO setup for route_opt command.
    if {$ICC_IMPLEMENTATION_PHASE == "top"} {
        source -echo common_route_opt_tio_settings_icc.tcl
        }

    # Incremental timing optimization.
    route_opt -incremental -size_only

    if {[check_error -verbose] != 0} {echo "RM-Error, flagging ..."}
    }
Information: linking reference library : /soft2/eda/tech/TSMC180BCDGEN3/library/std/tcb018gbwp7t_290a/milkyway/cell_frame/tcb018gbwp7t. (PSYN-878)
Information: linking reference library : /soft2/eda/tech/TSMC180BCDGEN3/library/io/tpd018bcdnv5_160c/milkyway/mt_2/5lm/cell_frame/tpd018bcdnv5. (PSYN-878)
Information: linking reference library : /soft2/eda/tech/TSMC180BCDGEN3/library/io/tpb018v_180a/milkyway/cup/5lm/cell_frame/tpb018v. (PSYN-878)
Information: Loading local_link_library attribute {tcb018gbwp7twc_ccs.db, tpd018bcdnv5wc.db}. (MWDC-290)

  Linking design 'systolic_array'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  systolic_array              chip_finish_icc.CEL
  tcb018gbwp7twc_ccs (library)
                              /bks2/PB20000328/ic_design/apr/tech/lib/tcb018gbwp7twc_ccs.db
  tpd018bcdnv5wc (library)    /bks2/PB20000328/ic_design/apr/tech/lib/tpd018bcdnv5wc.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
# GUI Debug: Building dc for netlist invalid. -- Time: 1sec 559ms
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Size_only                             : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)

Information: The GXOR2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'systolic_array'


Information: Setting a dont_touch attribute on net 'clk_p' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'rstn_p' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'en_p' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ack_p' because it is connected to a pad cell. (PSYN-088)


Information: The design has 2250 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer POLY1. (RCEX-018)
Information: Layer METAL5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 287 Mbytes -- main task 894 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 0/25/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL1 : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer METAL1 : 0.00045 0.00031 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00037 0.00025 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00037 0.00025 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00037 0.00025 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00011 7.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00041 0.00028 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Vertical Res : 0.00037 0.00025 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.007 0.0062 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.57V) above low
                                   0.35 (0.57V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.57V) above low
                                   0.35 (0.57V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk_p' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_p' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_p' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_p' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Thu Feb  9 15:04:04 2023
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          4.71
  Critical Path Slack:          24.70
  Critical Path Clk Period:     40.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          6.77
  Critical Path Slack:          18.74
  Critical Path Clk Period:     40.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_p'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          7.13
  Critical Path Slack:          32.32
  Critical Path Clk Period:     40.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               4067
  Buf/Inv Cell Count:             542
  Buf Cell Count:                 171
  Inv Cell Count:                 371
  CT Buf/Inv Cell Count:           14
  Combinational Cell Count:      3283
  Sequential Cell Count:          784
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    52867.001585
  Noncombinational Area: 32734.823364
  Buf/Inv Area:           5207.014332
  Total Buffer Area:          2138.12
  Total Inverter Area:        3068.89
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      142720.66
  Net YLength        :      146949.72
  -----------------------------------
  Cell Area:             85601.824949
  Design Area:           85601.824949
  Net Length        :       289670.38


  Design Rules
  -----------------------------------
  Total Number of Nets:          4366
  Nets With Violations:            58
  Max Trans Violations:            34
  Max Cap Violations:               0
  Max Fanout Violations:           24
  -----------------------------------


  Hostname: c01n10

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               27.00
  -----------------------------------------
  Overall Compile Time:               42.84
  Overall Compile Wall Clock Time:    44.33

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 34
ROPT:    Number of Route Violation: 0 
ROPT:    Running Incremental Optimization Stage             Thu Feb  9 15:04:04 2023

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


Information: The GXOR2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXOR2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GXNR2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIELBWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GTIEHBWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GSDFCNQD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOR2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GOAI21D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR3D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GNR2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND3D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GND2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2ND1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GMUX2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD8BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GINVD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILLBWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL4BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GFILL10BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFQD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDFCNQD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAPBWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP4BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GDCAP10BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD8BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD3BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GBUFFD1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI22D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAOI21D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D2BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
Information: The GAN2D1BWP7T library cell is not used during optimization because it does not have a valid physical site master. (DPI-025)
  Loading design 'systolic_array'


Information: Setting a dont_touch attribute on net 'clk_p' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'rstn_p' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'en_p' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ack_p' because it is connected to a pad cell. (PSYN-088)


Information: The design has 2250 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Nets with DRC Violations: 58
  Total moveable cell area: 85145.2
  Total fixed cell area: 192456.6
  Total physical cell area: 277601.8
  Core area: (155000 155000 745240 743000)



  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Beginning On-Route Optimization 
  --------------------------------

Information: Critical range constraint is used for TNS optimization. (PSYN-308)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:01   85608.4      0.00       0.0     616.5                                0.00  
    0:00:01   85608.4      0.00       0.0     616.5                                0.00  
    0:00:01   85608.4      0.00       0.0     616.5                                0.00  
    0:00:01   85619.4      0.00       0.0     616.5                                0.00  
    0:00:01   85619.4      0.00       0.0     616.5                                0.00  
    0:00:01   85621.6      0.00       0.0     616.5                                0.00  


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_fanout)
  ------------------------------------

  Beginning Max Transition Fix
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:01   85610.6      0.00       0.0     616.5 n3638                          0.00  
    0:00:01   85612.8      0.00       0.0     616.4 n4749                          0.00  
    0:00:01   85615.0      0.00       0.0     616.4 n1838                          0.00  
    0:00:01   85615.0      0.00       0.0     616.4 n2961                          0.00  
    0:00:01   85617.2      0.00       0.0     616.4 n4673                          0.00  
    0:00:01   85623.8      0.00       0.0     616.4 SA_core_output_row_1[3]        0.00  
    0:00:01   85626.0      0.00       0.0     616.4 n3641                          0.00  
    0:00:02   85634.8      0.00       0.0     616.4 SA_core_pe_1_2_N12             0.00  
    0:00:02   85636.9      0.00       0.0     616.4 n1610                          0.00  
    0:00:02   85634.8      0.00       0.0     616.4 n1500                          0.00  
    0:00:02   85636.9      0.00       0.0     616.4 SA_core_pe_2_2_N15             0.00  
    0:00:02   85630.4      0.00       0.0     616.4 n4707                          0.00  
    0:00:02   85634.8      0.00       0.0     616.4 n3567                          0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 5 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 150 horizontal rows
    5028 pre-routes for placement blockage/checking
    5179 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 2220 pre-routes used for checking; 4228 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : systolic_array
  Version: L-2016.03-SP5-3
  Date   : Thu Feb  9 15:04:07 2023
****************************************
Std cell utilization: 24.67%  (39010/(158100-0))
(Non-fixed + Fixed)
Std cell utilization: 54.45%  (38802/(158100-86834))
(Non-fixed only)
Chip area:            158100   sites, bbox (155.00 155.00 745.24 743.00) um
Std cell area:        39010    sites, (non-fixed:38802  fixed:208)
                      4047     cells, (non-fixed:4033   fixed:14)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      86834    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       120 
Avg. std cell width:  5.41 um 
Site array:           unit     (width: 0.56 um, height: 3.92 um, rows: 150)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : systolic_array
  Version: L-2016.03-SP5-3
  Date   : Thu Feb  9 15:04:07 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL1     none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     partial     10000.00    10000.00    via additive      ---
METAL4     partial     10000.00    10000.00    via additive      ---
METAL5     none          ---         ---       via additive      ---

Total 0 (out of 4033) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : systolic_array
  Version: L-2016.03-SP5-3
  Date   : Thu Feb  9 15:04:07 2023
****************************************

No cell displacement.

Information: 15 filler cells have been removed!  (PSYN-609)
...100%

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 5 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 150 horizontal rows
    5028 pre-routes for placement blockage/checking
    5179 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 2220 pre-routes used for checking; 4228 redundant shapes removed
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3920), object's width and height(900240,900000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (560), object's width and height(900240,900000). (PSYN-523)
Warning: Cell u_pad_clk is not integer multiples of min site width (560), object's width and height(80000,120000). (PSYN-523)
Warning: Cell u_pad_clk is not integer multiples of min site height (3920), object's width and height(120000,120000). (PSYN-523)
Warning: Cell u_pad_rst_n is not integer multiples of min site width (560), object's width and height(80000,120000). (PSYN-523)
Warning: Cell u_pad_rst_n is not integer multiples of min site height (3920), object's width and height(120000,120000). (PSYN-523)
Warning: Cell u_pad_data_in_0 is not integer multiples of min site width (560), object's width and height(80000,120000). (PSYN-523)
Warning: Cell u_pad_data_in_0 is not integer multiples of min site height (3920), object's width and height(120000,120000). (PSYN-523)
Warning: Cell u_pad_data_in_1 is not integer multiples of min site width (560), object's width and height(80000,120000). (PSYN-523)
Warning: Cell u_pad_data_in_1 is not integer multiples of min site height (3920), object's width and height(120000,120000). (PSYN-523)
Warning: Cell u_pad_data_in_2 is not integer multiples of min site width (560), object's width and height(80000,120000). (PSYN-523)
Warning: Cell u_pad_data_in_2 is not integer multiples of min site height (3920), object's width and height(120000,120000). (PSYN-523)
Warning: Cell u_pad_data_in_3 is not integer multiples of min site width (560), object's width and height(80000,120000). (PSYN-523)
Warning: Cell u_pad_data_in_3 is not integer multiples of min site height (3920), object's width and height(120000,120000). (PSYN-523)
Warning: Cell u_pad_data_in_4 is not integer multiples of min site width (560), object's width and height(80000,120000). (PSYN-523)
Warning: Cell u_pad_data_in_4 is not integer multiples of min site height (3920), object's width and height(120000,120000). (PSYN-523)
Warning: Cell u_pad_data_in_5 is not integer multiples of min site width (560), object's width and height(80000,120000). (PSYN-523)
Warning: Cell u_pad_data_in_5 is not integer multiples of min site height (3920), object's width and height(120000,120000). (PSYN-523)
Warning: Cell u_pad_data_in_6 is not integer multiples of min site width (560), object's width and height(80000,120000). (PSYN-523)
Warning: Cell u_pad_data_in_6 is not integer multiples of min site height (3920), object's width and height(120000,120000). (PSYN-523)
Warning: Cell u_pad_data_in_7 is not integer multiples of min site width (560), object's width and height(80000,120000). (PSYN-523)
Warning: Cell u_pad_data_in_7 is not integer multiples of min site height (3920), object's width and height(120000,120000). (PSYN-523)
Warning: Cell u_pad_data_in_8 is not integer multiples of min site width (560), object's width and height(80000,120000). (PSYN-523)
Warning: Cell u_pad_data_in_8 is not integer multiples of min site height (3920), object's width and height(120000,120000). (PSYN-523)
Warning: Cell u_pad_data_out_0 is not integer multiples of min site width (560), object's width and height(80000,120000). (PSYN-523)
Warning: Cell u_pad_data_out_0 is not integer multiples of min site height (3920), object's width and height(120000,120000). (PSYN-523)
Warning: Cell u_pad_data_out_1 is not integer multiples of min site width (560), object's width and height(80000,120000). (PSYN-523)
Warning: Cell u_pad_data_out_1 is not integer multiples of min site height (3920), object's width and height(120000,120000). (PSYN-523)
Warning: Cell u_pad_data_out_2 is not integer multiples of min site width (560), object's width and height(80000,120000). (PSYN-523)
Warning: Cell u_pad_data_out_2 is not integer multiples of min site height (3920), object's width and height(120000,120000). (PSYN-523)
Warning: Cell u_pad_data_out_3 is not integer multiples of min site width (560), object's width and height(80000,120000). (PSYN-523)
Warning: Cell u_pad_data_out_3 is not integer multiples of min site height (3920), object's width and height(120000,120000). (PSYN-523)
Warning: Cell u_pad_data_out_4 is not integer multiples of min site width (560), object's width and height(80000,120000). (PSYN-523)
Warning: Cell u_pad_data_out_4 is not integer multiples of min site height (3920), object's width and height(120000,120000). (PSYN-523)
Warning: Cell u_pad_data_out_5 is not integer multiples of min site width (560), object's width and height(80000,120000). (PSYN-523)
Warning: Cell u_pad_data_out_5 is not integer multiples of min site height (3920), object's width and height(120000,120000). (PSYN-523)
Warning: Cell u_pad_data_out_6 is not integer multiples of min site width (560), object's width and height(80000,120000). (PSYN-523)
Warning: Cell u_pad_data_out_6 is not integer multiples of min site height (3920), object's width and height(120000,120000). (PSYN-523)
Warning: Cell u_pad_data_out_7 is not integer multiples of min site width (560), object's width and height(80000,120000). (PSYN-523)
Warning: Cell u_pad_data_out_7 is not integer multiples of min site height (3920), object's width and height(120000,120000). (PSYN-523)
Warning: Cell u_pad_data_out_8 is not integer multiples of min site width (560), object's width and height(80000,120000). (PSYN-523)
Warning: Cell u_pad_data_out_8 is not integer multiples of min site height (3920), object's width and height(120000,120000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Incremental Optimization Stage Done             Thu Feb  9 15:04:08 2023
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Thu Feb  9 15:04:08 2023

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Found antenna rule mode 1, diode mode 4:
	metal ratio 0, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer VIA12: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA12: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA23: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA23: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA34: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA34: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA45: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA45: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Found antenna rule mode 4, diode mode 4:
	metal ratio 400, cut ratio 0,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer METAL5: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 30000}
	layer METAL4: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 2200}
	layer METAL3: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 2200}
	layer METAL2: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 2200}
	layer METAL1: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 2200}
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL4
Information: Multiple default contact VIA12H found for layer VIA12. (ZRT-021)
Information: Multiple default contact VIA12V found for layer VIA12. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA45) needs more than one tracks
Warning: Layer METAL4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIA45) needs more than one tracks
Warning: Layer METAL5 pitch 0.900 may be too small: wire/via-down 0.950, wire/via-up 0.900. (ZRT-026)
Hier-ant-prop: new = 3, old = 0
Warning: Standard cell pin ANTENNABWP7T/I has no valid via regions. (ZRT-044)
[ECO: Extraction] Elapsed real time: 0:00:01 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Extraction] Stage (MB): Used   24  Alloctr   24  Proc    0 
[ECO: Extraction] Total (MB): Used   28  Alloctr   29  Proc 2506 
Num of eco nets = 4368
Num of open eco nets = 36
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   25  Alloctr   25  Proc    0 
[ECO: Init] Total (MB): Used   29  Alloctr   30  Proc 2506 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   33  Alloctr   34  Proc 2506 
Printing options for 'set_route_zrt_common_options'
-post_detail_route_redundant_via_insertion              :	 medium              

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,900.24,900.00)
Number of routing layers = 5
layer METAL1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer METAL2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METAL3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer METAL4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METAL5, dir Hor, min width = 0.44, min space = 0.46 pitch = 0.90
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   36  Alloctr   37  Proc 2506 
Net statistics:
Total number of nets     = 4368
Number of nets to route  = 36
Number of nets with min-layer-mode soft = 16
Number of nets with min-layer-mode soft-cost-medium = 16
36 nets are partially connected,
 of which 36 are detail routed and 0 are global routed.
4332 nets are fully connected,
 of which 4332 are detail routed and 0 are global routed.
6 nets have non-default rule iccrm_clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   38  Alloctr   39  Proc 2506 
Average gCell capacity  1.20	 on layer (1)	 METAL1
Average gCell capacity  3.51	 on layer (2)	 METAL2
Average gCell capacity  3.28	 on layer (3)	 METAL3
Average gCell capacity  6.23	 on layer (4)	 METAL4
Average gCell capacity  4.33	 on layer (5)	 METAL5
Average number of tracks per gCell 6.99	 on layer (1)	 METAL1
Average number of tracks per gCell 7.00	 on layer (2)	 METAL2
Average number of tracks per gCell 6.99	 on layer (3)	 METAL3
Average number of tracks per gCell 7.00	 on layer (4)	 METAL4
Average number of tracks per gCell 4.35	 on layer (5)	 METAL5
Number of gCells = 264500
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   38  Alloctr   39  Proc 2506 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used   39  Alloctr   40  Proc 2506 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   39  Alloctr   40  Proc 2506 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   39  Alloctr   40  Proc 2506 
Initial. Routing result:
Initial. Both Dirs: Overflow =     5 Max = 1 GRCs =     6 (0.01%)
Initial. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.01%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
Initial. METAL1     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. METAL2     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
Initial. METAL3     Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
Initial. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   94.4 4.67 0.02 0.22 0.00 0.23 0.00 0.00 0.00 0.00 0.42 0.00 0.00 0.00
METAL2   55.2 16.7 14.0 1.02 8.20 3.76 0.31 0.44 0.07 0.00 0.11 0.00 0.00 0.00
METAL3   54.2 16.5 11.2 3.12 7.19 4.67 1.25 1.08 0.56 0.00 0.11 0.00 0.01 0.00
METAL4   86.2 10.0 2.66 0.40 0.44 0.16 0.01 0.00 0.00 0.00 0.02 0.00 0.00 0.00
METAL5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    79.7 9.10 5.12 0.87 2.84 1.57 0.28 0.27 0.11 0.00 0.12 0.00 0.00 0.00


Initial. Total Wire Length = 10.75
Initial. Layer METAL1 wire length = 0.00
Initial. Layer METAL2 wire length = 0.00
Initial. Layer METAL3 wire length = 10.75
Initial. Layer METAL4 wire length = 0.00
Initial. Layer METAL5 wire length = 0.00
Initial. Total Number of Contacts = 20
Initial. Via VIA12 count = 9
Initial. Via VIA23 count = 11
Initial. Via VIA34 count = 0
Initial. Via VIA45 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   39  Alloctr   40  Proc 2506 
phase1. Routing result:
phase1. Both Dirs: Overflow =     5 Max = 1 GRCs =     6 (0.01%)
phase1. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.01%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
phase1. METAL1     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. METAL2     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
phase1. METAL3     Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
phase1. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   94.4 4.67 0.02 0.22 0.00 0.23 0.00 0.00 0.00 0.00 0.42 0.00 0.00 0.00
METAL2   55.2 16.7 14.0 1.02 8.20 3.76 0.31 0.44 0.07 0.00 0.11 0.00 0.00 0.00
METAL3   54.2 16.5 11.2 3.12 7.19 4.67 1.25 1.08 0.56 0.00 0.11 0.00 0.01 0.00
METAL4   86.2 10.0 2.66 0.40 0.44 0.16 0.01 0.00 0.00 0.00 0.02 0.00 0.00 0.00
METAL5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    79.7 9.10 5.12 0.87 2.84 1.57 0.28 0.27 0.11 0.00 0.12 0.00 0.00 0.00


phase1. Total Wire Length = 10.75
phase1. Layer METAL1 wire length = 0.00
phase1. Layer METAL2 wire length = 0.00
phase1. Layer METAL3 wire length = 10.75
phase1. Layer METAL4 wire length = 0.00
phase1. Layer METAL5 wire length = 0.00
phase1. Total Number of Contacts = 20
phase1. Via VIA12 count = 9
phase1. Via VIA23 count = 11
phase1. Via VIA34 count = 0
phase1. Via VIA45 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   39  Alloctr   40  Proc 2506 
phase2. Routing result:
phase2. Both Dirs: Overflow =     5 Max = 1 GRCs =     6 (0.01%)
phase2. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.01%)
phase2. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
phase2. METAL1     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. METAL2     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
phase2. METAL3     Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
phase2. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL1   94.4 4.67 0.02 0.22 0.00 0.23 0.00 0.00 0.00 0.00 0.42 0.00 0.00 0.00
METAL2   55.2 16.7 14.0 1.02 8.20 3.76 0.31 0.44 0.07 0.00 0.11 0.00 0.00 0.00
METAL3   54.2 16.5 11.2 3.12 7.19 4.67 1.25 1.08 0.56 0.00 0.11 0.00 0.01 0.00
METAL4   86.2 10.0 2.66 0.40 0.44 0.16 0.01 0.00 0.00 0.00 0.02 0.00 0.00 0.00
METAL5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    79.7 9.10 5.12 0.87 2.84 1.57 0.28 0.27 0.11 0.00 0.12 0.00 0.00 0.00


phase2. Total Wire Length = 10.75
phase2. Layer METAL1 wire length = 0.00
phase2. Layer METAL2 wire length = 0.00
phase2. Layer METAL3 wire length = 10.75
phase2. Layer METAL4 wire length = 0.00
phase2. Layer METAL5 wire length = 0.00
phase2. Total Number of Contacts = 20
phase2. Via VIA12 count = 9
phase2. Via VIA23 count = 11
phase2. Via VIA34 count = 0
phase2. Via VIA45 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    4  Alloctr    5  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   39  Alloctr   40  Proc 2506 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  8.52 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  8.82 %
Peak    horizontal track utilization = 66.67 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[GR: Done] Total (MB): Used   38  Alloctr   38  Proc 2506 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[GR: Done] Total (MB): Used   38  Alloctr   38  Proc 2506 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   34  Alloctr   35  Proc 2506 
[ECO: GR] Elapsed real time: 0:00:02 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[ECO: GR] Stage (MB): Used   30  Alloctr   30  Proc    0 
[ECO: GR] Total (MB): Used   34  Alloctr   35  Proc 2506 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-post_detail_route_redundant_via_insertion              :	 medium              

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   30  Alloctr   31  Proc 2506 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 72 of 113


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc   37 
[Track Assign: Iteration 0] Total (MB): Used   31  Alloctr   32  Proc 2544 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc   37 
[Track Assign: Iteration 1] Total (MB): Used   31  Alloctr   32  Proc 2544 

Number of wires with overlap after iteration 1 = 60 of 97


Wire length and via report:
---------------------------
Number of METAL1 wires: 48 		 CONT1: 0
Number of METAL2 wires: 31 		 VIA12: 31
Number of METAL3 wires: 18 		 VIA23: 25
Number of METAL4 wires: 0 		 VIA34: 0
Number of METAL5 wires: 0 		 VIA45: 0
Total number of wires: 97 		 vias: 56

Total METAL1 wire length: 29.5
Total METAL2 wire length: 23.0
Total METAL3 wire length: 25.9
Total METAL4 wire length: 0.0
Total METAL5 wire length: 0.0
Total wire length: 78.5

Longest METAL1 wire length: 2.2
Longest METAL2 wire length: 2.2
Longest METAL3 wire length: 5.0
Longest METAL4 wire length: 0.0
Longest METAL5 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc   37 
[Track Assign: Done] Total (MB): Used   30  Alloctr   31  Proc 2544 
[ECO: CDR] Elapsed real time: 0:00:03 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: CDR] Stage (MB): Used   26  Alloctr   26  Proc   37 
[ECO: CDR] Total (MB): Used   30  Alloctr   31  Proc 2544 
Printing options for 'set_route_zrt_common_options'
-post_detail_route_redundant_via_insertion              :	 medium              

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_port_external_gate_size                        :	 0.000000            
-diode_libcell_names                                    :	 {{ANTENNABWP7T} }   
-eco_route_use_soft_spacing_for_timing_optimization     :	 false               
-insert_diodes_during_routing                           :	 true                
-timing_driven                                          :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (METAL1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA12)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA23)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA34)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA45)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
    Antenna mode 4; diode mode 4
      Metal lay (METAL1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA12)1; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA23)2; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA34)3; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA45)4; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL5)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 30000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin ECO DRC check ...

Checked	1/36 Partitions, Violations =	0
Checked	2/36 Partitions, Violations =	0
Checked	3/36 Partitions, Violations =	0
Checked	4/36 Partitions, Violations =	0
Checked	5/36 Partitions, Violations =	0
Checked	6/36 Partitions, Violations =	0
Checked	7/36 Partitions, Violations =	0
Checked	8/36 Partitions, Violations =	30
Checked	9/36 Partitions, Violations =	46
Checked	10/36 Partitions, Violations =	46
Checked	11/36 Partitions, Violations =	47
Checked	12/36 Partitions, Violations =	47
Checked	13/36 Partitions, Violations =	47
Checked	14/36 Partitions, Violations =	51
Checked	15/36 Partitions, Violations =	56
Checked	16/36 Partitions, Violations =	106
Checked	17/36 Partitions, Violations =	107
Checked	18/36 Partitions, Violations =	107
Checked	19/36 Partitions, Violations =	107
Checked	20/36 Partitions, Violations =	142
Checked	21/36 Partitions, Violations =	204
Checked	22/36 Partitions, Violations =	204
Checked	23/36 Partitions, Violations =	204
Checked	24/36 Partitions, Violations =	204
Checked	25/36 Partitions, Violations =	204
Checked	26/36 Partitions, Violations =	214
Checked	27/36 Partitions, Violations =	256
Checked	28/36 Partitions, Violations =	268
Checked	29/36 Partitions, Violations =	268
Checked	30/36 Partitions, Violations =	268
Checked	31/36 Partitions, Violations =	268
Checked	32/36 Partitions, Violations =	268
Checked	33/36 Partitions, Violations =	268
Checked	34/36 Partitions, Violations =	268
Checked	35/36 Partitions, Violations =	268
Checked	36/36 Partitions, Violations =	268

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	268

[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   41  Alloctr   42  Proc 2544 

Total Wire Length =                    280174 micron
Total Number of Contacts =             32448
Total Number of Wires =                47584
Total Number of PtConns =              9248
Total Number of Routed Wires =       47584
Total Routed Wire Length =           277916 micron
Total Number of Routed Contacts =       32448
	Layer          METAL1 :      10351 micron
	Layer          METAL2 :     110966 micron
	Layer          METAL3 :     126964 micron
	Layer          METAL4 :      31894 micron
	Layer          METAL5 :          0 micron
	Via             VIA34 :          2
	Via         VIA34_2x1 :       1876
	Via    VIA34(rot)_2x1 :          6
	Via         VIA34_1x2 :        162
	Via             VIA23 :        370
	Via         VIA23_1x2 :      11684
	Via    VIA23(rot)_2x1 :          1
	Via    VIA23(rot)_1x2 :          2
	Via         VIA23_2x1 :       3383
	Via             VIA12 :        237
	Via            VIA12V :        287
	Via       VIA12V(rot) :          2
	Via         VIA12_2x1 :       2381
	Via    VIA12(rot)_1x2 :         35
	Via    VIA12(rot)_2x1 :         34
	Via         VIA12_1x2 :        765
	Via   VIA12H(rot)_1x2 :       8318
	Via        VIA12H_2x1 :        396
	Via        VIA12H_1x2 :         33
	Via   VIA12H(rot)_2x1 :       2474

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.23% (31550 / 32448 vias)
 
    Layer VIA12      = 96.48% (14436  / 14962   vias)
        Weight 1     = 96.48% (14436   vias)
        Un-optimized =  3.52% (526     vias)
    Layer VIA23      = 97.60% (15070  / 15440   vias)
        Weight 1     = 97.60% (15070   vias)
        Un-optimized =  2.40% (370     vias)
    Layer VIA34      = 99.90% (2044   / 2046    vias)
        Weight 1     = 99.90% (2044    vias)
        Un-optimized =  0.10% (2       vias)
 
  Total double via conversion rate    = 97.23% (31550 / 32448 vias)
 
    Layer VIA12      = 96.48% (14436  / 14962   vias)
    Layer VIA23      = 97.60% (15070  / 15440   vias)
    Layer VIA34      = 99.90% (2044   / 2046    vias)
 
  The optimized via conversion rate based on total routed via count = 97.23% (31550 / 32448 vias)
 
    Layer VIA12      = 96.48% (14436  / 14962   vias)
        Weight 1     = 96.48% (14436   vias)
        Un-optimized =  3.52% (526     vias)
    Layer VIA23      = 97.60% (15070  / 15440   vias)
        Weight 1     = 97.60% (15070   vias)
        Un-optimized =  2.40% (370     vias)
    Layer VIA34      = 99.90% (2044   / 2046    vias)
        Weight 1     = 99.90% (2044    vias)
        Un-optimized =  0.10% (2       vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   41  Alloctr   42  Proc 2544 
Warning: MV-aware diode insertion is not enabled because vdd or vss type diodes are not defined. (MV-546a)
[INIT LEGALITY CHECKER] Elapsed real time: 0:00:00 
[INIT LEGALITY CHECKER] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[INIT LEGALITY CHECKER] Stage (MB): Used    0  Alloctr    0  Proc    0 
[INIT LEGALITY CHECKER] Total (MB): Used   34  Alloctr   35  Proc 2544 
Total number of nets = 4368, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (METAL1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA12)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA23)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA34)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA45)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
    Antenna mode 4; diode mode 4
      Metal lay (METAL1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA12)1; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA23)2; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA34)3; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA45)4; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL5)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 30000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: non-uniform partition
Routed	1/20 Partitions, Violations =	244
Routed	2/20 Partitions, Violations =	206
Routed	3/20 Partitions, Violations =	181
Routed	4/20 Partitions, Violations =	159
Routed	5/20 Partitions, Violations =	145
Routed	6/20 Partitions, Violations =	129
Routed	7/20 Partitions, Violations =	117
Routed	8/20 Partitions, Violations =	101
Routed	9/20 Partitions, Violations =	85
Routed	10/20 Partitions, Violations =	67
Routed	11/20 Partitions, Violations =	57
Routed	12/20 Partitions, Violations =	47
Routed	13/20 Partitions, Violations =	38
Routed	14/20 Partitions, Violations =	26
Routed	15/20 Partitions, Violations =	21
Routed	16/20 Partitions, Violations =	17
Routed	17/20 Partitions, Violations =	7
Routed	18/20 Partitions, Violations =	3
Routed	19/20 Partitions, Violations =	2
Routed	20/20 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Same net spacing : 1

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[Iter 0] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Iter 0] Total (MB): Used   41  Alloctr   42  Proc 2544 

End DR iteration 0 with 20 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 1] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Iter 1] Total (MB): Used   41  Alloctr   42  Proc 2544 

End DR iteration 1 with 1 parts

	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)

DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    280164 micron
Total Number of Contacts =             32443
Total Number of Wires =                47582
Total Number of PtConns =              9240
Total Number of Routed Wires =       47582
Total Routed Wire Length =           277906 micron
Total Number of Routed Contacts =       32443
	Layer          METAL1 :      10330 micron
	Layer          METAL2 :     110954 micron
	Layer          METAL3 :     126960 micron
	Layer          METAL4 :      31920 micron
	Layer          METAL5 :          0 micron
	Via             VIA34 :         11
	Via         VIA34_2x1 :       1876
	Via    VIA34(rot)_2x1 :          6
	Via         VIA34_1x2 :        162
	Via             VIA23 :        392
	Via         VIA23_1x2 :      11663
	Via    VIA23(rot)_2x1 :          1
	Via    VIA23(rot)_1x2 :          2
	Via         VIA23_2x1 :       3378
	Via             VIA12 :        256
	Via            VIA12V :        306
	Via       VIA12V(rot) :          2
	Via         VIA12_2x1 :       2376
	Via    VIA12(rot)_1x2 :         34
	Via    VIA12(rot)_2x1 :         33
	Via         VIA12_1x2 :        761
	Via   VIA12H(rot)_1x2 :       8291
	Via        VIA12H_2x1 :        395
	Via        VIA12H_1x2 :         33
	Via   VIA12H(rot)_2x1 :       2465

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.02% (31476 / 32443 vias)
 
    Layer VIA12      = 96.23% (14388  / 14952   vias)
        Weight 1     = 96.23% (14388   vias)
        Un-optimized =  3.77% (564     vias)
    Layer VIA23      = 97.46% (15044  / 15436   vias)
        Weight 1     = 97.46% (15044   vias)
        Un-optimized =  2.54% (392     vias)
    Layer VIA34      = 99.46% (2044   / 2055    vias)
        Weight 1     = 99.46% (2044    vias)
        Un-optimized =  0.54% (11      vias)
 
  Total double via conversion rate    = 97.02% (31476 / 32443 vias)
 
    Layer VIA12      = 96.23% (14388  / 14952   vias)
    Layer VIA23      = 97.46% (15044  / 15436   vias)
    Layer VIA34      = 99.46% (2044   / 2055    vias)
 
  The optimized via conversion rate based on total routed via count = 97.02% (31476 / 32443 vias)
 
    Layer VIA12      = 96.23% (14388  / 14952   vias)
        Weight 1     = 96.23% (14388   vias)
        Un-optimized =  3.77% (564     vias)
    Layer VIA23      = 97.46% (15044  / 15436   vias)
        Weight 1     = 97.46% (15044   vias)
        Un-optimized =  2.54% (392     vias)
    Layer VIA34      = 99.46% (2044   / 2055    vias)
        Weight 1     = 99.46% (2044    vias)
        Un-optimized =  0.54% (11      vias)
 

Printing options for 'set_route_zrt_common_options'
-post_detail_route_redundant_via_insertion              :	 medium              

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_port_external_gate_size                        :	 0.000000            
-diode_libcell_names                                    :	 {{ANTENNABWP7T} }   
-eco_route_use_soft_spacing_for_timing_optimization     :	 false               
-insert_diodes_during_routing                           :	 true                
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Dr init] Total (MB): Used   34  Alloctr   34  Proc 2544 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    ->  VIA12_2x1    VIA12H_2x1    VIA12H_2x1(r)  VIA12_2x1(r)
                    VIA12_1x2    VIA12H_1x2    VIA12H_1x2(r)  VIA12_1x2(r)

       VIA12(r) ->  VIA12_2x1    VIA12H_2x1    VIA12H_2x1(r)  VIA12_2x1(r)
                    VIA12_1x2    VIA12H_1x2    VIA12H_1x2(r)  VIA12_1x2(r)

      VIA12H    ->  VIA12_2x1    VIA12H_2x1    VIA12H_2x1(r)  VIA12_2x1(r)
                    VIA12_1x2    VIA12H_1x2    VIA12H_1x2(r)  VIA12_1x2(r)

      VIA12H(r) ->  VIA12_2x1    VIA12H_2x1    VIA12H_2x1(r)  VIA12_2x1(r)
                    VIA12_1x2    VIA12H_1x2    VIA12H_1x2(r)  VIA12_1x2(r)

      VIA12V    ->  VIA12_2x1    VIA12H_2x1    VIA12H_2x1(r)  VIA12_2x1(r)
                    VIA12_1x2    VIA12H_1x2    VIA12H_1x2(r)  VIA12_1x2(r)

      VIA12V(r) ->  VIA12_2x1    VIA12H_2x1    VIA12H_2x1(r)  VIA12_2x1(r)
                    VIA12_1x2    VIA12H_1x2    VIA12H_1x2(r)  VIA12_1x2(r)

       VIA23    ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA23(r) ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA34    ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA34(r) ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA45    ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA45(r) ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)



	There were 0 out of 14391 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Technology Processing] Total (MB): Used   36  Alloctr   37  Proc 2544 

Begin Redundant via insertion ...

Routed	1/16 Partitions, Violations =	0
Routed	2/16 Partitions, Violations =	0
Routed	3/16 Partitions, Violations =	1
Routed	4/16 Partitions, Violations =	1
Routed	5/16 Partitions, Violations =	1
Routed	6/16 Partitions, Violations =	1
Routed	7/16 Partitions, Violations =	1
Routed	8/16 Partitions, Violations =	1
Routed	9/16 Partitions, Violations =	1
Routed	10/16 Partitions, Violations =	1
Routed	11/16 Partitions, Violations =	1
Routed	12/16 Partitions, Violations =	1
Routed	13/16 Partitions, Violations =	1
Routed	14/16 Partitions, Violations =	1
Routed	15/16 Partitions, Violations =	1
Routed	16/16 Partitions, Violations =	1

RedundantVia finished with 1 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Internal-only types : 1


Total Wire Length =                    280158 micron
Total Number of Contacts =             32443
Total Number of Wires =                47579
Total Number of PtConns =              9227
Total Number of Routed Wires =       47579
Total Routed Wire Length =           277905 micron
Total Number of Routed Contacts =       32443
	Layer          METAL1 :      10329 micron
	Layer          METAL2 :     110951 micron
	Layer          METAL3 :     126959 micron
	Layer          METAL4 :      31920 micron
	Layer          METAL5 :          0 micron
	Via             VIA34 :          2
	Via         VIA34_2x1 :       1883
	Via    VIA34(rot)_2x1 :          6
	Via         VIA34_1x2 :        164
	Via             VIA23 :        350
	Via         VIA23_1x2 :      11691
	Via    VIA23(rot)_2x1 :          1
	Via    VIA23(rot)_1x2 :          4
	Via         VIA23_2x1 :       3390
	Via             VIA12 :        222
	Via            VIA12V :        278
	Via       VIA12V(rot) :          2
	Via         VIA12_2x1 :       2381
	Via    VIA12(rot)_1x2 :         35
	Via    VIA12(rot)_2x1 :         34
	Via         VIA12_1x2 :        778
	Via   VIA12H(rot)_1x2 :       8320
	Via        VIA12H_2x1 :        397
	Via        VIA12H_1x2 :         33
	Via   VIA12H(rot)_2x1 :       2472

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
        Weight 1     = 96.64% (14450   vias)
        Un-optimized =  3.36% (502     vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
        Weight 1     = 97.73% (15086   vias)
        Un-optimized =  2.27% (350     vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
        Weight 1     = 99.90% (2053    vias)
        Un-optimized =  0.10% (2       vias)
 
  Total double via conversion rate    = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
 
  The optimized via conversion rate based on total routed via count = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
        Weight 1     = 96.64% (14450   vias)
        Un-optimized =  3.36% (502     vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
        Weight 1     = 97.73% (15086   vias)
        Un-optimized =  2.27% (350     vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
        Weight 1     = 99.90% (2053    vias)
        Un-optimized =  0.10% (2       vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   12  Alloctr   12  Proc    0 
[RedundantVia] Total (MB): Used   43  Alloctr   44  Proc 2544 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Dr init] Total (MB): Used   43  Alloctr   44  Proc 2544 
Total number of nets = 4368, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (METAL1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA12)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA23)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA34)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA45)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
    Antenna mode 4; diode mode 4
      Metal lay (METAL1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA12)1; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA23)2; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA34)3; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA45)4; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL5)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 30000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 1] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 1] Total (MB): Used   50  Alloctr   51  Proc 2544 

End DR iteration 1 with 1 parts

	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used   10  Alloctr    9  Proc    0 
[DR] Total (MB): Used   40  Alloctr   41  Proc 2544 

Nets that have been changed:
Net 1 = clk_G2B1I1
Net 2 = n4805
Net 3 = n4711
Net 4 = n4717
Net 5 = n4718
Net 6 = n4730
Net 7 = n4731
Net 8 = n4745
Net 9 = n4749
Net 10 = n4673
Net 11 = n4697
Net 12 = n4699
Net 13 = n4702
Net 14 = n4707
Net 15 = n4624
Net 16 = n4633
Net 17 = n4650
Net 18 = n4653
Net 19 = n4584
Net 20 = n4616
Net 21 = n4470
Net 22 = n4812
Net 23 = n4846
Net 24 = n4538
Net 25 = n4209
Net 26 = n4569
Net 27 = n3843
Net 28 = n3656
Net 29 = n3638
Net 30 = n3641
Net 31 = n3514
Net 32 = n3423
Net 33 = n3442
Net 34 = n3249
Net 35 = n3260
Net 36 = n3086
Net 37 = n2960
Net 38 = n2961
Net 39 = n2964
Net 40 = n2323
Net 41 = n2343
Net 42 = n2344
Net 43 = n2349
Net 44 = n2355
Net 45 = n2293
Net 46 = n2231
Net 47 = n2260
Net 48 = n2097
Net 49 = n2119
Net 50 = n1832
Net 51 = n1838
Net 52 = n1769
Net 53 = n1778
Net 54 = n1802
Net 55 = n1499
Net 56 = n1500
Net 57 = n1506
Net 58 = SA_core_pe_1_3_N13
Net 59 = SA_core_pe_1_2_N12
Net 60 = SA_core_pe_2_2_N15
Net 61 = SA_core_pe_3_0_N13
Net 62 = SA_A_2_shift_reg_5__1_
Net 63 = SA_B_0_shift_reg_2__4_
Net 64 = SA_core_output_row_2[0]
Net 65 = SA_core_shift_wire[61]
Net 66 = SA_core_shift_wire[69]
Net 67 = SA_core_shift_wire[83]
Net 68 = SA_core_shift_wire[34]
Net 69 = SA_core_shift_wire[43]
Net 70 = SA_core_connect[176]
Net 71 = SA_core_connect[153]
Net 72 = SA_core_connect[64]
Net 73 = SA_row_2[1]
Total number of changed nets = 73 (out of 4368)

[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   32  Alloctr   33  Proc 2544 
[ECO: DR] Elapsed real time: 0:00:06 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[ECO: DR] Stage (MB): Used   29  Alloctr   29  Proc   37 
[ECO: DR] Total (MB): Used   32  Alloctr   33  Proc 2544 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    280158 micron
Total Number of Contacts =             32443
Total Number of Wires =                47579
Total Number of PtConns =              9227
Total Number of Routed Wires =       47579
Total Routed Wire Length =           277905 micron
Total Number of Routed Contacts =       32443
	Layer          METAL1 :      10329 micron
	Layer          METAL2 :     110951 micron
	Layer          METAL3 :     126959 micron
	Layer          METAL4 :      31920 micron
	Layer          METAL5 :          0 micron
	Via             VIA34 :          2
	Via         VIA34_2x1 :       1883
	Via    VIA34(rot)_2x1 :          6
	Via         VIA34_1x2 :        164
	Via             VIA23 :        350
	Via         VIA23_1x2 :      11691
	Via    VIA23(rot)_2x1 :          1
	Via    VIA23(rot)_1x2 :          4
	Via         VIA23_2x1 :       3390
	Via             VIA12 :        222
	Via            VIA12V :        278
	Via       VIA12V(rot) :          2
	Via         VIA12_2x1 :       2381
	Via    VIA12(rot)_1x2 :         35
	Via    VIA12(rot)_2x1 :         34
	Via         VIA12_1x2 :        778
	Via   VIA12H(rot)_1x2 :       8320
	Via        VIA12H_2x1 :        397
	Via        VIA12H_1x2 :         33
	Via   VIA12H(rot)_2x1 :       2472

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
        Weight 1     = 96.64% (14450   vias)
        Un-optimized =  3.36% (502     vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
        Weight 1     = 97.73% (15086   vias)
        Un-optimized =  2.27% (350     vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
        Weight 1     = 99.90% (2053    vias)
        Un-optimized =  0.10% (2       vias)
 
  Total double via conversion rate    = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
 
  The optimized via conversion rate based on total routed via count = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
        Weight 1     = 96.64% (14450   vias)
        Un-optimized =  3.36% (502     vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
        Weight 1     = 97.73% (15086   vias)
        Un-optimized =  2.27% (350     vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
        Weight 1     = 99.90% (2053    vias)
        Un-optimized =  0.10% (2       vias)
 

Total number of nets = 4368
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    280158 micron
Total Number of Contacts =             32443
Total Number of Wires =                47579
Total Number of PtConns =              9227
Total Number of Routed Wires =       47579
Total Routed Wire Length =           277905 micron
Total Number of Routed Contacts =       32443
	Layer          METAL1 :      10329 micron
	Layer          METAL2 :     110951 micron
	Layer          METAL3 :     126959 micron
	Layer          METAL4 :      31920 micron
	Layer          METAL5 :          0 micron
	Via             VIA34 :          2
	Via         VIA34_2x1 :       1883
	Via    VIA34(rot)_2x1 :          6
	Via         VIA34_1x2 :        164
	Via             VIA23 :        350
	Via         VIA23_1x2 :      11691
	Via    VIA23(rot)_2x1 :          1
	Via    VIA23(rot)_1x2 :          4
	Via         VIA23_2x1 :       3390
	Via             VIA12 :        222
	Via            VIA12V :        278
	Via       VIA12V(rot) :          2
	Via         VIA12_2x1 :       2381
	Via    VIA12(rot)_1x2 :         35
	Via    VIA12(rot)_2x1 :         34
	Via         VIA12_1x2 :        778
	Via   VIA12H(rot)_1x2 :       8320
	Via        VIA12H_2x1 :        397
	Via        VIA12H_1x2 :         33
	Via   VIA12H(rot)_2x1 :       2472

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
        Weight 1     = 96.64% (14450   vias)
        Un-optimized =  3.36% (502     vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
        Weight 1     = 97.73% (15086   vias)
        Un-optimized =  2.27% (350     vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
        Weight 1     = 99.90% (2053    vias)
        Un-optimized =  0.10% (2       vias)
 
  Total double via conversion rate    = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
 
  The optimized via conversion rate based on total routed via count = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
        Weight 1     = 96.64% (14450   vias)
        Un-optimized =  3.36% (502     vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
        Weight 1     = 97.73% (15086   vias)
        Un-optimized =  2.27% (350     vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
        Weight 1     = 99.90% (2053    vias)
        Un-optimized =  0.10% (2       vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 73 nets
[ECO: End] Elapsed real time: 0:00:06 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc   37 
[ECO: End] Total (MB): Used    3  Alloctr    4  Proc 2544 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Thu Feb  9 15:04:15 2023
Skip Report QoR
# Redundant vias.
# Optionally, if DV is really a key issue, it's recommended to run a 3rd time,
# but with timing preserve on, so that any critical paths are not touched by
# this step.
if {$ICC_DBL_VIA} {
    if {$ICC_DBL_VIA_FLOW_EFFORT == "HIGH"} {
        insert_zrt_redundant_vias             -effort                                 medium             -timing_preserve_setup_slack_threshold  $TIMING_PRESERVE_SLACK_SETUP             -timing_preserve_hold_slack_threshold   $TIMING_PRESERVE_SLACK_HOLD

        if {[check_error -verbose] != 0} {echo "RM-Error, flagging ..."}
        }
    }
# Filler Cells.
if {$ADD_FILLER_CELL} {
    if {$FILLER_CELL != ""} {insert_stdcell_filler -cell_without_metal $FILLER_CELL -connect_to_power $MW_POWER_NET -connect_to_ground $MW_GROUND_NET}
    if {[check_error -verbose] != 0} {echo "RM-Error, flagging ..."}
    }
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
User specify 7 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 5 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    132 IO pads and 20 IO pins
    16181 placeable cells
    0 cover cells
    152 IO cells/pins
    2382 fixed core/macro cells
    132 flip chip driver cells
    18583 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 150 horizontal rows
    5028 pre-routes for placement blockage/checking
    5179 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
.... FC: add guardband ....
  Processing std cells for voltage threshold type...
... design style 2
... number of base array 1 0
... not simple design style
INFO:... use cut rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 150 row segments
  Processing filler cells...
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <FILL64BWP7T> and connecting PG nets...
    0 filler cells with master <FILL64BWP7T> were inserted
Filling cell with master <FILL32BWP7T> and connecting PG nets...
    0 filler cells with master <FILL32BWP7T> were inserted
Filling cell with master <FILL16BWP7T> and connecting PG nets...
    The first filler cell name is xofiller!FILL16BWP7T!144
    The last filler cell name is xofiller!FILL16BWP7T!144
    1 filler cells with master <FILL16BWP7T> were inserted
Filling cell with master <FILL8BWP7T> and connecting PG nets...
    The first filler cell name is xofiller!FILL8BWP7T!117
    The last filler cell name is xofiller!FILL8BWP7T!343
    2 filler cells with master <FILL8BWP7T> were inserted
Filling cell with master <FILL4BWP7T> and connecting PG nets...
    The first filler cell name is xofiller!FILL4BWP7T!310
    The last filler cell name is xofiller!FILL4BWP7T!427
    8 filler cells with master <FILL4BWP7T> were inserted
Filling cell with master <FILL2BWP7T> and connecting PG nets...
    The first filler cell name is xofiller!FILL2BWP7T!256
    The last filler cell name is xofiller!FILL2BWP7T!1579
    10 filler cells with master <FILL2BWP7T> were inserted
Filling cell with master <FILL1BWP7T> and connecting PG nets...
    The first filler cell name is xofiller!FILL1BWP7T!36
    The last filler cell name is xofiller!FILL1BWP7T!2204
    14 filler cells with master <FILL1BWP7T> were inserted
=== End of Filler Cell Insertion ===


Information: PG PORT PUNCHING: Number of ports connected:                70 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  70 (MW-339)
# Signal EM.
if {$ICC_FIX_SIGNAL_EM} {
    # All details of the ICC Signal EM flow can be found here:
    # https://solvnet.synopsys.com/retrieve/023849.html
    #
    # Loading EM constraint is required for EM analysis and fixing. 
    # It can be in TLUPlus, plib, ALF, or ITF format.
    # ex, set_mw_technology_file -plib plib_file_name.plib $MW_DESIGN_LIBRARY  
    # ex, set_mw_technology_file -alf alf_file_name $MW_DESIGN_LIBRARY 
    #
    # Loading and setting switching activity steps are optional.
    # ex, read_saif -input your_switching.saif
    # ex, set_switching_activity -toggle_rate <positive number> -static_probability <0to1> [get_nets -hier *]
    #
    # To fix signal EM, please uncomment the following commands after route_opt
    # is completed:
    # fix_signal_em
    }
#-----------------------------------------------------------------------------
# Connect P/G
#-----------------------------------------------------------------------------
# Connect power & ground for non-MV and MV-mode.
if {[file exists [which $CUSTOM_CONNECT_PG_NETS_SCRIPT]]} {
    echo "RM-Info: Sourcing [which $CUSTOM_CONNECT_PG_NETS_SCRIPT]"
    source -echo $CUSTOM_CONNECT_PG_NETS_SCRIPT
    } else {
    derive_pg_connection         -power_net      $MW_POWER_NET         -power_pin      $MW_POWER_PORT         -ground_net     $MW_GROUND_NET         -ground_pin     $MW_GROUND_PORT 
    if {!$ICC_TIE_CELL_FLOW} {
        derive_pg_connection -power_net $MW_POWER_NET -ground_net $MW_GROUND_NET -tie
        }
    }
Information: connected 0 power ports and 0 ground ports
reconnected total 0 tie highs and 0 tie lows
1
if {[check_error -verbose] != 0} {echo "RM-Error, flagging ..."}
# Final route clean-up, if needed:
# Once we hit minor cleanup, best to turn off ZRoute timing options.
# This avoids extraction/timing hits.
set_route_zrt_global_options -timing_driven false -crosstalk_driven false
1
set_route_zrt_track_options  -timing_driven false -crosstalk_driven false
1
set_route_zrt_detail_options -timing_driven false
1
# Catch any opens and try to re-route them, recheck DRC.
route_zrt_eco               
Found antenna rule mode 1, diode mode 4:
	metal ratio 0, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer VIA12: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA12: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA23: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA23: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA34: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA34: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA45: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA45: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Found antenna rule mode 4, diode mode 4:
	metal ratio 400, cut ratio 0,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer METAL5: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 30000}
	layer METAL4: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 2200}
	layer METAL3: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 2200}
	layer METAL2: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 2200}
	layer METAL1: max ratio 400 max pratio 2.14748e+09 max nratio 2.14748e+09	layer METAL1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 2200}
Cell Min-Routing-Layer = METAL1
Cell Max-Routing-Layer = METAL4
Information: Multiple default contact VIA12H found for layer VIA12. (ZRT-021)
Information: Multiple default contact VIA12V found for layer VIA12. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA45) needs more than one tracks
Warning: Layer METAL4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIA45) needs more than one tracks
Warning: Layer METAL5 pitch 0.900 may be too small: wire/via-down 0.950, wire/via-up 0.900. (ZRT-026)
Hier-ant-prop: new = 3, old = 0
Warning: Standard cell pin ANTENNABWP7T/I has no valid via regions. (ZRT-044)
[ECO: Extraction] Elapsed real time: 0:00:01 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Extraction] Stage (MB): Used   24  Alloctr   24  Proc    0 
[ECO: Extraction] Total (MB): Used   28  Alloctr   29  Proc 2544 
Num of eco nets = 4368
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[ECO: Init] Stage (MB): Used   25  Alloctr   25  Proc    0 
[ECO: Init] Total (MB): Used   29  Alloctr   30  Proc 2544 
Printing options for 'set_route_zrt_common_options'
-post_detail_route_redundant_via_insertion              :	 medium              

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_port_external_gate_size                        :	 0.000000            
-diode_libcell_names                                    :	 {{ANTENNABWP7T} }   
-eco_route_use_soft_spacing_for_timing_optimization     :	 false               
-insert_diodes_during_routing                           :	 true                
-timing_driven                                          :	 false               

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (METAL1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA12)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA23)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA34)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA45)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
    Antenna mode 4; diode mode 4
      Metal lay (METAL1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA12)1; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA23)2; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA34)3; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA45)4; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL5)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 30000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin ECO DRC check ...

Checked	1/36 Partitions, Violations =	0
Checked	2/36 Partitions, Violations =	0
Checked	3/36 Partitions, Violations =	0
Checked	4/36 Partitions, Violations =	0
Checked	5/36 Partitions, Violations =	0
Checked	6/36 Partitions, Violations =	0
Checked	7/36 Partitions, Violations =	0
Checked	8/36 Partitions, Violations =	0
Checked	9/36 Partitions, Violations =	0
Checked	10/36 Partitions, Violations =	0
Checked	11/36 Partitions, Violations =	0
Checked	12/36 Partitions, Violations =	0
Checked	13/36 Partitions, Violations =	0
Checked	14/36 Partitions, Violations =	0
Checked	15/36 Partitions, Violations =	0
Checked	16/36 Partitions, Violations =	0
Checked	17/36 Partitions, Violations =	0
Checked	18/36 Partitions, Violations =	0
Checked	19/36 Partitions, Violations =	0
Checked	20/36 Partitions, Violations =	0
Checked	21/36 Partitions, Violations =	0
Checked	22/36 Partitions, Violations =	0
Checked	23/36 Partitions, Violations =	0
Checked	24/36 Partitions, Violations =	0
Checked	25/36 Partitions, Violations =	0
Checked	26/36 Partitions, Violations =	0
Checked	27/36 Partitions, Violations =	0
Checked	28/36 Partitions, Violations =	0
Checked	29/36 Partitions, Violations =	0
Checked	30/36 Partitions, Violations =	0
Checked	31/36 Partitions, Violations =	0
Checked	32/36 Partitions, Violations =	0
Checked	33/36 Partitions, Violations =	0
Checked	34/36 Partitions, Violations =	0
Checked	35/36 Partitions, Violations =	0
Checked	36/36 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   40  Alloctr   41  Proc 2544 

Total Wire Length =                    280158 micron
Total Number of Contacts =             32443
Total Number of Wires =                47572
Total Number of PtConns =              9230
Total Number of Routed Wires =       47572
Total Routed Wire Length =           277904 micron
Total Number of Routed Contacts =       32443
	Layer          METAL1 :      10329 micron
	Layer          METAL2 :     110951 micron
	Layer          METAL3 :     126959 micron
	Layer          METAL4 :      31920 micron
	Layer          METAL5 :          0 micron
	Via             VIA34 :          2
	Via         VIA34_2x1 :       1883
	Via    VIA34(rot)_2x1 :          6
	Via         VIA34_1x2 :        164
	Via             VIA23 :        350
	Via         VIA23_1x2 :      11691
	Via    VIA23(rot)_2x1 :          1
	Via    VIA23(rot)_1x2 :          4
	Via         VIA23_2x1 :       3390
	Via             VIA12 :        222
	Via            VIA12V :        278
	Via       VIA12V(rot) :          2
	Via   VIA12H(rot)_1x2 :       8320
	Via        VIA12H_2x1 :        397
	Via        VIA12H_1x2 :         33
	Via   VIA12H(rot)_2x1 :       2472
	Via         VIA12_2x1 :       2381
	Via    VIA12(rot)_1x2 :         35
	Via    VIA12(rot)_2x1 :         34
	Via         VIA12_1x2 :        778

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
        Weight 1     = 96.64% (14450   vias)
        Un-optimized =  3.36% (502     vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
        Weight 1     = 97.73% (15086   vias)
        Un-optimized =  2.27% (350     vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
        Weight 1     = 99.90% (2053    vias)
        Un-optimized =  0.10% (2       vias)
 
  Total double via conversion rate    = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
 
  The optimized via conversion rate based on total routed via count = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
        Weight 1     = 96.64% (14450   vias)
        Un-optimized =  3.36% (502     vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
        Weight 1     = 97.73% (15086   vias)
        Un-optimized =  2.27% (350     vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
        Weight 1     = 99.90% (2053    vias)
        Un-optimized =  0.10% (2       vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   40  Alloctr   41  Proc 2544 

DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    280158 micron
Total Number of Contacts =             32443
Total Number of Wires =                47572
Total Number of PtConns =              9230
Total Number of Routed Wires =       47572
Total Routed Wire Length =           277904 micron
Total Number of Routed Contacts =       32443
	Layer          METAL1 :      10329 micron
	Layer          METAL2 :     110951 micron
	Layer          METAL3 :     126959 micron
	Layer          METAL4 :      31920 micron
	Layer          METAL5 :          0 micron
	Via             VIA34 :          2
	Via         VIA34_2x1 :       1883
	Via    VIA34(rot)_2x1 :          6
	Via         VIA34_1x2 :        164
	Via             VIA23 :        350
	Via         VIA23_1x2 :      11691
	Via    VIA23(rot)_2x1 :          1
	Via    VIA23(rot)_1x2 :          4
	Via         VIA23_2x1 :       3390
	Via             VIA12 :        222
	Via            VIA12V :        278
	Via       VIA12V(rot) :          2
	Via   VIA12H(rot)_1x2 :       8320
	Via        VIA12H_2x1 :        397
	Via        VIA12H_1x2 :         33
	Via   VIA12H(rot)_2x1 :       2472
	Via         VIA12_2x1 :       2381
	Via    VIA12(rot)_1x2 :         35
	Via    VIA12(rot)_2x1 :         34
	Via         VIA12_1x2 :        778

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
        Weight 1     = 96.64% (14450   vias)
        Un-optimized =  3.36% (502     vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
        Weight 1     = 97.73% (15086   vias)
        Un-optimized =  2.27% (350     vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
        Weight 1     = 99.90% (2053    vias)
        Un-optimized =  0.10% (2       vias)
 
  Total double via conversion rate    = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
 
  The optimized via conversion rate based on total routed via count = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
        Weight 1     = 96.64% (14450   vias)
        Un-optimized =  3.36% (502     vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
        Weight 1     = 97.73% (15086   vias)
        Un-optimized =  2.27% (350     vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
        Weight 1     = 99.90% (2053    vias)
        Un-optimized =  0.10% (2       vias)
 

Printing options for 'set_route_zrt_common_options'
-post_detail_route_redundant_via_insertion              :	 medium              

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_port_external_gate_size                        :	 0.000000            
-diode_libcell_names                                    :	 {{ANTENNABWP7T} }   
-eco_route_use_soft_spacing_for_timing_optimization     :	 false               
-insert_diodes_during_routing                           :	 true                
-timing_driven                                          :	 false               

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Dr init] Total (MB): Used   33  Alloctr   34  Proc 2544 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    ->  VIA12_2x1    VIA12H_2x1    VIA12H_2x1(r)  VIA12_2x1(r)
                    VIA12_1x2    VIA12H_1x2    VIA12H_1x2(r)  VIA12_1x2(r)

       VIA12(r) ->  VIA12_2x1    VIA12H_2x1    VIA12H_2x1(r)  VIA12_2x1(r)
                    VIA12_1x2    VIA12H_1x2    VIA12H_1x2(r)  VIA12_1x2(r)

      VIA12H    ->  VIA12_2x1    VIA12H_2x1    VIA12H_2x1(r)  VIA12_2x1(r)
                    VIA12_1x2    VIA12H_1x2    VIA12H_1x2(r)  VIA12_1x2(r)

      VIA12H(r) ->  VIA12_2x1    VIA12H_2x1    VIA12H_2x1(r)  VIA12_2x1(r)
                    VIA12_1x2    VIA12H_1x2    VIA12H_1x2(r)  VIA12_1x2(r)

      VIA12V    ->  VIA12_2x1    VIA12H_2x1    VIA12H_2x1(r)  VIA12_2x1(r)
                    VIA12_1x2    VIA12H_1x2    VIA12H_1x2(r)  VIA12_1x2(r)

      VIA12V(r) ->  VIA12_2x1    VIA12H_2x1    VIA12H_2x1(r)  VIA12_2x1(r)
                    VIA12_1x2    VIA12H_1x2    VIA12H_1x2(r)  VIA12_1x2(r)

       VIA23    ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA23(r) ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA34    ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA34(r) ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA45    ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA45(r) ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)



	There were 0 out of 14391 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Technology Processing] Total (MB): Used   35  Alloctr   36  Proc 2544 

Begin Redundant via insertion ...


RedundantVia finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    280158 micron
Total Number of Contacts =             32443
Total Number of Wires =                47572
Total Number of PtConns =              9230
Total Number of Routed Wires =       47572
Total Routed Wire Length =           277904 micron
Total Number of Routed Contacts =       32443
	Layer          METAL1 :      10329 micron
	Layer          METAL2 :     110951 micron
	Layer          METAL3 :     126959 micron
	Layer          METAL4 :      31920 micron
	Layer          METAL5 :          0 micron
	Via             VIA34 :          2
	Via         VIA34_2x1 :       1883
	Via    VIA34(rot)_2x1 :          6
	Via         VIA34_1x2 :        164
	Via             VIA23 :        350
	Via         VIA23_1x2 :      11691
	Via    VIA23(rot)_2x1 :          1
	Via    VIA23(rot)_1x2 :          4
	Via         VIA23_2x1 :       3390
	Via             VIA12 :        222
	Via            VIA12V :        278
	Via       VIA12V(rot) :          2
	Via   VIA12H(rot)_1x2 :       8320
	Via        VIA12H_2x1 :        397
	Via        VIA12H_1x2 :         33
	Via   VIA12H(rot)_2x1 :       2472
	Via         VIA12_2x1 :       2381
	Via    VIA12(rot)_1x2 :         35
	Via    VIA12(rot)_2x1 :         34
	Via         VIA12_1x2 :        778

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
        Weight 1     = 96.64% (14450   vias)
        Un-optimized =  3.36% (502     vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
        Weight 1     = 97.73% (15086   vias)
        Un-optimized =  2.27% (350     vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
        Weight 1     = 99.90% (2053    vias)
        Un-optimized =  0.10% (2       vias)
 
  Total double via conversion rate    = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
 
  The optimized via conversion rate based on total routed via count = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
        Weight 1     = 96.64% (14450   vias)
        Un-optimized =  3.36% (502     vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
        Weight 1     = 97.73% (15086   vias)
        Un-optimized =  2.27% (350     vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
        Weight 1     = 99.90% (2053    vias)
        Un-optimized =  0.10% (2       vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   12  Alloctr   12  Proc    0 
[RedundantVia] Total (MB): Used   42  Alloctr   43  Proc 2544 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Dr init] Total (MB): Used   42  Alloctr   43  Proc 2544 
Warning: MV-aware diode insertion is not enabled because vdd or vss type diodes are not defined. (MV-546a)
[INIT LEGALITY CHECKER] Elapsed real time: 0:00:00 
[INIT LEGALITY CHECKER] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[INIT LEGALITY CHECKER] Stage (MB): Used    0  Alloctr    0  Proc    0 
[INIT LEGALITY CHECKER] Total (MB): Used   43  Alloctr   44  Proc 2544 
Total number of nets = 4368, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (METAL1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA12)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA23)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA34)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA45)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (METAL5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
    Antenna mode 4; diode mode 4
      Metal lay (METAL1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA12)1; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA23)2; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA34)3; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 2200.000 0.000)
      Cut lay (VIA45)4; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (METAL5)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 30000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 1] Total (MB): Used   50  Alloctr   50  Proc 2544 

End DR iteration 1 with 0 parts

	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used   10  Alloctr   10  Proc    0 
[DR] Total (MB): Used   39  Alloctr   40  Proc 2544 

Nets that have been changed:
Total number of changed nets = 0 (out of 4368)

[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   32  Alloctr   33  Proc 2544 
[ECO: DR] Elapsed real time: 0:00:04 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[ECO: DR] Stage (MB): Used   28  Alloctr   28  Proc    0 
[ECO: DR] Total (MB): Used   32  Alloctr   33  Proc 2544 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    280158 micron
Total Number of Contacts =             32443
Total Number of Wires =                47572
Total Number of PtConns =              9230
Total Number of Routed Wires =       47572
Total Routed Wire Length =           277904 micron
Total Number of Routed Contacts =       32443
	Layer          METAL1 :      10329 micron
	Layer          METAL2 :     110951 micron
	Layer          METAL3 :     126959 micron
	Layer          METAL4 :      31920 micron
	Layer          METAL5 :          0 micron
	Via             VIA34 :          2
	Via         VIA34_2x1 :       1883
	Via    VIA34(rot)_2x1 :          6
	Via         VIA34_1x2 :        164
	Via             VIA23 :        350
	Via         VIA23_1x2 :      11691
	Via    VIA23(rot)_2x1 :          1
	Via    VIA23(rot)_1x2 :          4
	Via         VIA23_2x1 :       3390
	Via             VIA12 :        222
	Via            VIA12V :        278
	Via       VIA12V(rot) :          2
	Via   VIA12H(rot)_1x2 :       8320
	Via        VIA12H_2x1 :        397
	Via        VIA12H_1x2 :         33
	Via   VIA12H(rot)_2x1 :       2472
	Via         VIA12_2x1 :       2381
	Via    VIA12(rot)_1x2 :         35
	Via    VIA12(rot)_2x1 :         34
	Via         VIA12_1x2 :        778

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
        Weight 1     = 96.64% (14450   vias)
        Un-optimized =  3.36% (502     vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
        Weight 1     = 97.73% (15086   vias)
        Un-optimized =  2.27% (350     vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
        Weight 1     = 99.90% (2053    vias)
        Un-optimized =  0.10% (2       vias)
 
  Total double via conversion rate    = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
 
  The optimized via conversion rate based on total routed via count = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
        Weight 1     = 96.64% (14450   vias)
        Un-optimized =  3.36% (502     vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
        Weight 1     = 97.73% (15086   vias)
        Un-optimized =  2.27% (350     vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
        Weight 1     = 99.90% (2053    vias)
        Un-optimized =  0.10% (2       vias)
 

Total number of nets = 4368
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    280158 micron
Total Number of Contacts =             32443
Total Number of Wires =                47572
Total Number of PtConns =              9230
Total Number of Routed Wires =       47572
Total Routed Wire Length =           277904 micron
Total Number of Routed Contacts =       32443
	Layer          METAL1 :      10329 micron
	Layer          METAL2 :     110951 micron
	Layer          METAL3 :     126959 micron
	Layer          METAL4 :      31920 micron
	Layer          METAL5 :          0 micron
	Via             VIA34 :          2
	Via         VIA34_2x1 :       1883
	Via    VIA34(rot)_2x1 :          6
	Via         VIA34_1x2 :        164
	Via             VIA23 :        350
	Via         VIA23_1x2 :      11691
	Via    VIA23(rot)_2x1 :          1
	Via    VIA23(rot)_1x2 :          4
	Via         VIA23_2x1 :       3390
	Via             VIA12 :        222
	Via            VIA12V :        278
	Via       VIA12V(rot) :          2
	Via   VIA12H(rot)_1x2 :       8320
	Via        VIA12H_2x1 :        397
	Via        VIA12H_1x2 :         33
	Via   VIA12H(rot)_2x1 :       2472
	Via         VIA12_2x1 :       2381
	Via    VIA12(rot)_1x2 :         35
	Via    VIA12(rot)_2x1 :         34
	Via         VIA12_1x2 :        778

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
        Weight 1     = 96.64% (14450   vias)
        Un-optimized =  3.36% (502     vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
        Weight 1     = 97.73% (15086   vias)
        Un-optimized =  2.27% (350     vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
        Weight 1     = 99.90% (2053    vias)
        Un-optimized =  0.10% (2       vias)
 
  Total double via conversion rate    = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
 
  The optimized via conversion rate based on total routed via count = 97.37% (31589 / 32443 vias)
 
    Layer VIA12      = 96.64% (14450  / 14952   vias)
        Weight 1     = 96.64% (14450   vias)
        Un-optimized =  3.36% (502     vias)
    Layer VIA23      = 97.73% (15086  / 15436   vias)
        Weight 1     = 97.73% (15086   vias)
        Un-optimized =  2.27% (350     vias)
    Layer VIA34      = 99.90% (2053   / 2055    vias)
        Weight 1     = 99.90% (2053    vias)
        Un-optimized =  0.10% (2       vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 0 nets
[ECO: End] Elapsed real time: 0:00:04 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    4  Alloctr    5  Proc 2544 
Information: RC extraction has been freed. (PSYN-503)
1
#-----------------------------------------------------------------------------
# Saving the Cell and Snapshot Creation
#-----------------------------------------------------------------------------
save_mw_cel -as $ICC_CHIP_FINISH_CEL
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: linking reference library : /soft2/eda/tech/TSMC180BCDGEN3/library/std/tcb018gbwp7t_290a/milkyway/cell_frame/tcb018gbwp7t. (PSYN-878)
Information: linking reference library : /soft2/eda/tech/TSMC180BCDGEN3/library/io/tpd018bcdnv5_160c/milkyway/mt_2/5lm/cell_frame/tpd018bcdnv5. (PSYN-878)
Information: linking reference library : /soft2/eda/tech/TSMC180BCDGEN3/library/io/tpb018v_180a/milkyway/cup/5lm/cell_frame/tpb018v. (PSYN-878)
Information: Loading local_link_library attribute {tcb018gbwp7twc_ccs.db, tpd018bcdnv5wc.db}. (MWDC-290)

  Linking design 'systolic_array'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  systolic_array              chip_finish_icc.CEL
  tcb018gbwp7twc_ccs (library)
                              /bks2/PB20000328/ic_design/apr/tech/lib/tcb018gbwp7twc_ccs.db
  tpd018bcdnv5wc (library)    /bks2/PB20000328/ic_design/apr/tech/lib/tpd018bcdnv5wc.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
# GUI Debug: Building dc for netlist invalid. -- Time: 1sec 382ms
Information: Saved design named chip_finish_icc. (UIG-5)
1
if {$ICC_REPORTING_EFFORT == "MED"} {
    redirect -tee -file $REPORT_DIR_CHIP_FINISH/$ICC_CHIP_FINISH_CEL.qor {report_qor}
    redirect -tee -file $REPORT_DIR_CHIP_FINISH/$ICC_CHIP_FINISH_CEL.qor -append {report_qor -summary}
    redirect      -file $REPORT_DIR_CHIP_FINISH/$ICC_CHIP_FINISH_CEL.con {report_constraints}
    }

  Loading design 'systolic_array'


Information: Setting a dont_touch attribute on net 'clk_p' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'rstn_p' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'en_p' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_in[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[7]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[6]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[5]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[4]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[3]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[2]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[1]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'p_shift_out[0]' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ack_p' because it is connected to a pad cell. (PSYN-088)


Information: The design has 2250 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer POLY1. (RCEX-018)
Information: Layer METAL5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 287 Mbytes -- main task 934 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 0/25/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL1 : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer METAL1 : 0.00045 0.00031 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00037 0.00025 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00037 0.00025 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00037 0.00025 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00011 7.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00022 0.00022 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00041 0.00028 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Vertical Res : 0.00037 0.00025 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.007 0.0062 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.57V) above low
                                   0.35 (0.57V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.57V) above low
                                   0.35 (0.57V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk_p' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_p' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_p' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_p' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Thu Feb  9 15:04:30 2023
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          4.82
  Critical Path Slack:          24.60
  Critical Path Clk Period:     40.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          6.77
  Critical Path Slack:          18.74
  Critical Path Clk Period:     40.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_p'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          7.21
  Critical Path Slack:          32.24
  Critical Path Clk Period:     40.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               4067
  Buf/Inv Cell Count:             542
  Buf Cell Count:                 171
  Inv Cell Count:                 371
  CT Buf/Inv Cell Count:           14
  Combinational Cell Count:      3283
  Sequential Cell Count:          784
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    52899.929585
  Noncombinational Area: 32734.823364
  Buf/Inv Area:           5202.623932
  Total Buffer Area:          2127.15
  Total Inverter Area:        3075.48
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      142732.69
  Net YLength        :      146963.38
  -----------------------------------
  Cell Area:             85634.752949
  Design Area:           85634.752949
  Net Length        :       289696.06


  Design Rules
  -----------------------------------
  Total Number of Nets:          4366
  Nets With Violations:            40
  Max Trans Violations:            16
  Max Cap Violations:               0
  Max Fanout Violations:           24
  -----------------------------------


  Hostname: c01n10

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               28.57
  -----------------------------------------
  Overall Compile Time:               44.67
  Overall Compile Wall Clock Time:    46.24

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Nets with DRC Violations: 40
  Total moveable cell area: 85178.2
  Total fixed cell area: 192456.6
  Total physical cell area: 277634.8
  Core area: (155000 155000 745240 743000)



  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
1
if {$ICC_REPORTING_EFFORT != "OFF"} {
    redirect -tee -file $REPORT_DIR_CHIP_FINISH/$ICC_CHIP_FINISH_CEL.clock_tree {report_clock_tree -nosplit -summary}
    redirect      -file $REPORT_DIR_CHIP_FINISH/$ICC_CHIP_FINISH_CEL.clock_timing {report_clock_timing -nosplit -type skew}
    }
 
****************************************
Report : clock tree
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Thu Feb  9 15:04:30 2023
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk_p                784       14        15        0.0333    1.9670      0            456.6016
1
if {$ICC_REPORTING_EFFORT != "OFF"} {
    redirect -file $REPORT_DIR_CHIP_FINISH/$ICC_CHIP_FINISH_CEL.max.tim {report_timing -nosplit -crosstalk_delta -capacitance -transition_time -input_pins -nets -delay max} 
    redirect -file $REPORT_DIR_CHIP_FINISH/$ICC_CHIP_FINISH_CEL.min.tim {report_timing -nosplit -crosstalk_delta -capacitance -transition_time -input_pins -nets -delay min} 
    }
# verify_zrt_route -antenna true 
# verify_zrt_route -antenna false 
if {$ICC_REPORTING_EFFORT != "OFF"} {
    redirect -tee -file $REPORT_DIR_CHIP_FINISH/$ICC_CHIP_FINISH_CEL.sum {report_design_physical -all -verbose}
    }
----------------------------------------
Report  : report_design_physical
          -all
          -floorplan
          -netlist
          -route
          -utilization
          -design_setup
Date    : Thu Feb  9 15:04:30 2023
Version : L-2016.03-SP5-3
--------------------------------------------------------------------------------
                            DESIGN SETUP INFORMATION
--------------------------------------------------------------------------------
Host Name             : c01n10
Working Directory     : /bks2/PB20000328/ic_design/apr
Library Name          : systolic_array_APR
Cell Name             : chip_finish_icc.CEL;1
Library settings      :
  Search Path      : .
                     ./script
                     ./result
                     ../syn/result
                     ../milkyway
                     ../src
                     ./tech/alib
                     ./tech/icc
                     ./tech/lib
                     ./tech/tluplus
                     ../tech/TSMC180BCDGEN3
                     /soft1/synopsys/iccompiler/L-2016.03-SP5-3/libraries/syn
                     /soft1/synopsys/iccompiler/L-2016.03-SP5-3/minpower/syn
                     /soft1/synopsys/iccompiler/L-2016.03-SP5-3/dw/syn_ver
                     /soft1/synopsys/iccompiler/L-2016.03-SP5-3/dw/sim_ver
  Target Libraries : tcb018gbwp7twc_ccs.db
                     tpd018bcdnv5wc.db
  Link Libraries   : *
                     tcb018gbwp7twc_ccs.db
                     tpd018bcdnv5wc.db
  MW Ref Libraries : /soft2/eda/tech/TSMC180BCDGEN3/library/std/tcb018gbwp7t_290a/milkyway/cell_frame/tcb018gbwp7t
                     /soft2/eda/tech/TSMC180BCDGEN3/library/io/tpd018bcdnv5_160c/milkyway/mt_2/5lm/cell_frame/tpd018bcdnv5
                     /soft2/eda/tech/TSMC180BCDGEN3/library/io/tpb018v_180a/milkyway/cup/5lm/cell_frame/tpb018v

Units                 :
                   Library   Milkyway  TechFile
    Time              ns        ns        ns
    Capacitance       pF        pF        pF
    Resitance         kOhm      kOhm      kOhm
    Power             nW        -         mW
    Current           mA        mA        mA
    Voltage           V         V         V
--------------------------------------------------------------------------------
                              NETLIST INFORMATION
--------------------------------------------------------------------------------

CELL INSTANCE SECTION
---------------------
 Cell Instance Type       Count           Area     Sites
TOTAL LEAF CELLS          18598      721918.72 unit:334620 
  Standard  Cells         12894      272516.52 unit:124142 
  Antenna Cells               0           0.00 --
  STD Filler Cells         5572       74544.60 unit:33958 
  Macro Cells                 0           0.00 --
    Block                     0           0.00 --
    HardMacros                0           0.00 --
    SoftMacros                0           0.00 --
    physBlackBox              0           0.00 --
    SoftFixed IO              0           0.00 --
  IOPad  Cells              128      307257.60 unit:144832 
    Pad Filler Cells         96          57.60 unit:2976 
    FC Pad                    0           0.00 --
  Cover Cells                 0           0.00 --
  FC Driver Cells             0           0.00 --
  Chip Cells                  0           0.00 --
  Tap Cells                   0           0.00 --
  CornerPad Cells             4       67600.00 unit:31688 
  SpecialVia Cells            0           0.00 --
  StackVia Cells              0           0.00 --
  Other  Cells                0           0.00 --

  Spare Cells                 0           0.00 --
  Special cells               2          13.17 unit:6 
    Level Shifters            0           0.00 --
    Isolation                 0           0.00 --
    Switch                    0           0.00 --
    AlwaysOn                  0           0.00 --
    TieOff Cells              2          13.17 unit:6 

  NORMAL CELLS             4067      277634.75 unit:127670 
  PHYSONLY CELLS          14531      444283.97 unit:206950 
    STD Filler Cells       5572       74544.60 unit:33958 
    PGPin Only Cells       8959      369739.37 unit:172992 

  Combinational            3263       52899.93 unit:24098 
  Sequential                784       32734.82 unit:14912 
  Others                     20      192000.00 unit:88660 

  Buffers                   171        2127.15 unit:969 
  Inverters                 371        3075.48 unit:1401 
  Inverters/Buffers         542        5202.62 unit:2370 
  Latches                     0           0.00 --
  Flipflops                 784       32734.82 unit:14912 

  DoubleHeight                0           0.00 --
  TripleHeight                0           0.00 --
  MoreThanTriple              0           0.00 --

LogicalBlackBox cells         0           0.00 --

NET INFORMATION
---------------
NetType        Count FloatingNets      Vias  Nets/Cells
Signal          4350            0     29881      0.234
Power              1            0      3660      0.000
Ground             1            0      3708      0.000
TieLow             0            0         0      0.000
TieHigh            0            0         0      0.000
Others            16            0      2562      0.001
Total           4368            0     39811      0.235
Feedthru           0            0         0      0.000

NET FANOUT AND PINCOUNT STATISTICS
----------------------------------
FanOut         NetCount    NetPins        NetCount
Less than 2        2816    Less than 2           0
2                   795    2                  2825
3                   296    3                   786
4                    73    4                   296
5                    54    5                    73
6-10                224    6-10                273
11-20                78    11-20                81
21-30                 4    21-30                 6
31-50                15    31-50                15
51-100               11    51-100               11
101-500               0    101-500               0
501-1000              0    501-1000              0
>1000                 0    >1000                 0

PORT and PIN INFORMATION
------------------------
Type     Total    Input   Output    INOUT  3-st    Power   Ground  Uncon Pin/net Pin/STDcell
Leaf     51475    10156     4355       32     0    18474    18470    13   11.78      3.99
Macro        0        0        0        0     0        0        0     0    0.00      0.00
Ports       22       11        9        2     0        1        1     2       -         -

MASTER INSTANTIATION INFORMATION
--------------------------------
No. of Masters Used: 146
Name                Type  InstCnt    LKgPwr  Height   Width     PinDens SiteName
PDDW0208CDG         io_pad
                               18    12.126  120.00   80.00      0.0007 unit
PVDD2CDG            io_pad
                                4    12.970  120.00   80.00      0.0001 unit
PVSS3CDG            io_pad
                                4    12.970  120.00   80.00      0.0001 unit
PVDD1CDG            io_pad
                                4   181.500  120.00   80.00      0.0001 unit
PDUW0208SCDG        io_pad
                                1    12.397  120.00   80.00      0.0007 unit
PDDW0208SCDG        io_pad
                                1    12.367  120.00   80.00      0.0007 unit
TAPCELLBWP7T        std      2250              3.92    1.12      0.4555 unit
DCAP8BWP7T          std      2185     0.000    3.92    4.48      0.1139 unit
DCAP4BWP7T          std      1648     0.000    3.92    2.24      0.2278 unit
DCAP16BWP7T         std      1085     0.000    3.92    8.96      0.0569 unit
DCAPBWP7T           std       800     0.000    3.92    1.68      0.3037 unit
DFQD0BWP7T          std       617     0.881    3.92   10.64      0.1199 unit
DCAP32BWP7T         std       608     0.000    3.92   17.92      0.0285 unit
NR2D1BWP7T          std       514     0.209    3.92    2.24      0.5694 unit
OAI21D0BWP7T        std       434     0.153    3.92    2.80      0.5466 unit
AOI22D0BWP7T        std       387     0.183    3.92    3.36      0.5315 unit
FA1D0BWP7T          std       288     1.593    3.92   12.88      0.1386 unit
DCAP64BWP7T         std       271     0.000    3.92   35.84      0.0142 unit
ND2D1BWP7T          std       231     0.219    3.92    2.24      0.5694 unit
DFQD1BWP7T          std       151     1.058    3.92   10.64      0.1199 unit
INVD0BWP7T          std       131     0.115    3.92    1.68      0.6074 unit
INVD1BWP7T          std       117     0.204    3.92    1.68      0.6074 unit
AN2D1BWP7T          std        86     0.320    3.92    2.80      0.4555 unit
CKBD1BWP7T          std        83     0.310    3.92    2.24      0.4555 unit
MAOI22D0BWP7T       std        68     0.301    3.92    3.92      0.4555 unit
INVD2BWP7T          std        63     0.405    3.92    2.24      0.4555 unit
XOR4D0BWP7T         std        40     1.370    3.92   12.88      0.1386 unit
ND3D0BWP7T          std        40     0.106    3.92    2.80      0.5466 unit
MOAI22D0BWP7T       std        36     0.300    3.92    3.92      0.4555 unit
XNR4D0BWP7T         std        36     1.370    3.92   12.88      0.1386 unit
AOI21D0BWP7T        std        33     0.149    3.92    2.80      0.5466 unit
ND2D1P5BWP7T        std        32     0.339    3.92    3.92      0.3254 unit
NR3D1BWP7T          std        32     0.258    3.92    4.48      0.3417 unit
AOI21D1BWP7T        std        31     0.262    3.92    3.36      0.4555 unit
AN3D1BWP7T          std        28     0.297    3.92    3.36      0.4555 unit
MAOI222D1BWP7T      std        26     0.346    3.92    4.48      0.3417 unit
BUFFD1P5BWP7T       std        26     0.522    3.92    2.80      0.3644 unit
XNR3D0BWP7T         std        24     1.046    3.92    9.52      0.1608 unit
IAO21D0BWP7T        std        22     0.250    3.92    3.36      0.4555 unit
AO22D0BWP7T         std        21     0.297    3.92    4.48      0.3986 unit
CKND1BWP7T          std        21     0.155    3.92    1.68      0.6074 unit
IOA21D0BWP7T        std        19     0.257    3.92    3.36      0.4555 unit
ND2D2BWP7T          std        19     0.437    3.92    3.92      0.3254 unit
MOAI22D1BWP7T       std        19     0.526    3.92    4.48      0.3986 unit
OA21D0BWP7T         std        18     0.267    3.92    3.36      0.4555 unit
OAI31D1BWP7T        std        17     0.270    3.92    3.92      0.4555 unit
AOI22D1BWP7T        std        17     0.324    3.92    3.92      0.4555 unit
DFQD2BWP7T          std        16     1.259    3.92   11.20      0.1139 unit
BUFFD3BWP7T         std        15     0.813    3.92    3.92      0.2603 unit
NR3D0BWP7T          std        13     0.134    3.92    2.80      0.5466 unit
OAI21D1BWP7T        std        13     0.267    3.92    3.36      0.4555 unit
OAI31D2BWP7T        std        12     0.515    3.92    6.72      0.2657 unit
XOR3D0BWP7T         std        11     1.028    3.92    9.52      0.1608 unit
BUFFD0BWP7T         std        10     0.230    3.92    2.24      0.4555 unit
MAOI222D2BWP7T      std        10     0.955    3.92    7.28      0.2102 unit
AOI211D1BWP7T       std         9     0.223    3.92    3.36      0.5315 unit
BUFFD1BWP7T         std         9     0.319    3.92    2.24      0.4555 unit
OAI211D0BWP7T       std         9     0.138    3.92    3.36      0.5315 unit
NR2D0BWP7T          std         8     0.119    3.92    2.24      0.5694 unit
INR2XD2BWP7T        std         8     0.819    3.92    6.16      0.2071 unit
IAO21D1BWP7T        std         7     0.391    3.92    3.92      0.3905 unit
ND3D1BWP7T          std         7     0.186    3.92    3.36      0.4555 unit
OAI22D1BWP7T        std         7     0.318    3.92    3.92      0.4555 unit
NR2XD0BWP7T         std         6     0.161    3.92    2.24      0.5694 unit
BUFFD5BWP7T         std         6     1.419    3.92    6.16      0.1657 unit
CKND12BWP7T         std         6     1.856    3.92    8.96      0.1139 unit
CKND2D2BWP7T        std         5     0.368    3.92    3.92      0.3254 unit
AOI21D2BWP7T        std         5     0.523    3.92    5.04      0.3037 unit
INVD2P5BWP7T        std         5     0.522    3.92    2.80      0.3644 unit
OAI21D2BWP7T        std         4     0.532    3.92    5.04      0.3037 unit
INVD1P5BWP7T        std         4     0.317    3.92    2.24      0.4555 unit
CKBD0BWP7T          std         4     0.287    3.92    2.24      0.4555 unit
BUFFD2BWP7T         std         4     0.609    3.92    3.36      0.3037 unit
CKND2BWP7T          std         4     0.307    3.92    2.24      0.4555 unit
OA31D0BWP7T         std         3     0.270    3.92    4.48      0.3986 unit
OA32D0BWP7T         std         3     0.296    3.92    5.60      0.3644 unit
AO211D0BWP7T        std         3     0.249    3.92    3.92      0.4555 unit
BUFFD6BWP7T         std         3     1.621    3.92    6.72      0.1518 unit
CKND0BWP7T          std         3     0.139    3.92    1.68      0.6074 unit
BUFFD12BWP7T        std         3     3.242    3.92   12.32      0.0828 unit
INVD3BWP7T          std         3     0.609    3.92    3.36      0.3037 unit
BUFFD4BWP7T         std         3     1.216    3.92    5.04      0.2025 unit
ND2D3BWP7T          std         3     0.656    3.92    5.04      0.2531 unit
BUFFD8BWP7T         std         3     2.230    3.92    8.96      0.1139 unit
IOA22D2BWP7T        std         3     0.876    3.92    6.16      0.2899 unit
INVD4BWP7T          std         3     0.810    3.92    3.92      0.2603 unit
INVD10BWP7T         std         3     2.026    3.92    8.40      0.1215 unit
IAO22D2BWP7T        std         3     0.836    3.92    6.16      0.2899 unit
OAI211D1BWP7T       std         2     0.236    3.92    3.36      0.5315 unit
IND3D0BWP7T         std         2     0.207    3.92    3.36      0.4555 unit
OR4D1BWP7T          std         2     0.324    3.92    4.48      0.3986 unit
ND2D4BWP7T          std         2     0.874    3.92    6.72      0.1898 unit
NR2D1P5BWP7T        std         2     0.322    3.92    3.92      0.3254 unit
OAI22D2BWP7T        std         2     0.633    3.92    6.72      0.2657 unit
NR2XD3BWP7T         std         2     0.962    3.92    8.40      0.1518 unit
CKND10BWP7T         std         2     1.547    3.92    7.28      0.1402 unit
INVD12BWP7T         std         2     2.431    3.92    9.52      0.1072 unit
INR2XD4BWP7T        std         2     1.654    3.92   12.88      0.0990 unit
IAO21D2BWP7T        std         2     0.730    3.92    5.04      0.3037 unit
NR3D3BWP7T          std         2     0.802    3.92   11.76      0.1302 unit
OAI22D0BWP7T        std         1     0.181    3.92    3.36      0.5315 unit
CKND2D3BWP7T        std         1     0.551    3.92    5.04      0.2531 unit
TIEHBWP7T           std         1     0.000    3.92    1.68      0.4555 unit
TIELBWP7T           std         1     0.000    3.92    1.68      0.4555 unit
OA211D0BWP7T        std         1     0.249    3.92    4.48      0.3986 unit
AOI31D0BWP7T        std         1     0.155    3.92    3.36      0.5315 unit
CKBD10BWP7T         std         1     2.353    3.92   11.76      0.0868 unit
OA21D1BWP7T         std         1     0.466    3.92    3.92      0.3905 unit
INR2XD0BWP7T        std         1     0.276    3.92    2.80      0.4555 unit
AOI31D1BWP7T        std         1     0.269    3.92    3.92      0.4555 unit
NR4D3BWP7T          std         1     0.627    3.92   15.68      0.1139 unit
NR4D1BWP7T          std         1     0.204    3.92    5.60      0.3189 unit
CKND4BWP7T          std         1     0.610    3.92    3.92      0.2603 unit
AO21D0BWP7T         std         1     0.267    3.92    3.36      0.4555 unit
INVD8BWP7T          std         1     1.621    3.92    6.72      0.1518 unit
CKND2D1BWP7T        std         1     0.201    3.92    2.24      0.5694 unit
INVD5BWP7T          std         1     1.014    3.92    4.48      0.2278 unit
NR3D2BWP7T          std         1     0.537    3.92   10.08      0.1518 unit
AOI211XD1BWP7T      std         1     0.333    3.92    6.72      0.2657 unit
NR2XD4BWP7T         std         1     1.272    3.92   11.20      0.1139 unit
AOI211XD0BWP7T      std         1     0.172    3.92    3.36      0.5315 unit
AOI22D2BWP7T        std         1     0.645    3.92    6.72      0.2657 unit
XOR3D1BWP7T         std         1     1.294    3.92    9.52      0.1608 unit
INVD6BWP7T          std         1     1.216    3.92    5.04      0.2025 unit
AOI221D2BWP7T       std         1     0.578    3.92    8.96      0.2278 unit
ND2D0BWP7T          std         1     0.124    3.92    2.24      0.5694 unit
CKBD12BWP7T         std         1     2.671    3.92   12.32      0.0828 unit
AN3D4BWP7T          std         1     1.131    3.92    8.40      0.1822 unit
OR2D4BWP7T          std         1     1.163    3.92    6.72      0.1898 unit
NR2D3BWP7T          std         1     0.627    3.92    5.04      0.2531 unit
AOI221D1BWP7T       std         1     0.289    3.92    5.04      0.4049 unit
NR3D4BWP7T          std         1     1.070    3.92   16.24      0.0942 unit
NR4D4BWP7T          std         1     0.840    3.92   21.28      0.0839 unit
NR2XD1BWP7T         std         1     0.309    3.92    3.92      0.3254 unit
MAOI22D1BWP7T       std         1     0.532    3.92    4.48      0.3986 unit
CKAN2D0BWP7T        std         1     0.275    3.92    2.80      0.4555 unit
IOA22D1BWP7T        std         1     0.447    3.92    5.04      0.3543 unit
PCORNER             corner_pad
                                4            130.00  130.00      0.0000 unit
FILL1BWP7T          std_filler
                             2204              3.92    0.56      0.9111 unit
FILL2BWP7T          std_filler
                             1579              3.92    1.12      0.4555 unit
FILL8BWP7T          std_filler
                              565              3.92    4.48      0.1139 unit
FILL4BWP7T          std_filler
                              427              3.92    2.24      0.2278 unit
FILL16BWP7T         std_filler
                              376              3.92    8.96      0.0569 unit
FILL32BWP7T         std_filler
                              331              3.92   17.92      0.0285 unit
FILL64BWP7T         std_filler
                               90              3.92   35.84      0.0142 unit
PFILLER0005         pad_filler
                               96            120.00    0.01      0.0000 unit
--------------------------------------------------------------------------------
                             FLOORPLAN INFORMATION
--------------------------------------------------------------------------------
SITE ROW INFORMATION
--------------------
Site Type     Hrows     Vrows      Tiles        Width      Height   Row area
unit            150         0     158100         0.56        3.92    347061.12

CHIP AND CORE INFORMATION
-------------------------
               Width         Height               Area
Core         590.240        588.000         347061.120
Chip         900.240        900.000         810216.000
Pad Core     660.240        660.000         435758.400

ROUTE GUIDE SECTION
-------------------
No route guide exists

VOLTAGE AREA SECTION
--------------------
No voltage area exists

PLAN GROUP SECTION
------------------
No plan group exists

EXCL MOVEBOUND SECTION
----------------------
No exclusive movebound exists

HARD/SOFT MOVEBOUND SECTION
---------------------------
No hard/soft movebound exists

GROUP BOUND SECTION
-------------------
No group bound exists

RP GROUP SECTION
----------------
No rp group exists

POWER DOMAIN SECTION
--------------------
No power domain exists

LAYER SECTION
-------------
Name    Dir     Ign           Pitch   Spacing     Width
METAL1  Hor     NO            0.560     0.230     0.230
METAL2  Ver     NO            0.560     0.280     0.280
METAL3  Hor     NO            0.560     0.280     0.280
METAL4  Ver     NO            0.560     0.280     0.280
METAL5  Hor     YES           0.900     0.460     0.440
--------------------------------------------------------------------------------
                            UTILIZATION INFORMATION
--------------------------------------------------------------------------------
BLOCKAGES SECTION
-----------------
BLK Type           Count Islands  Area(um^2)    AreaOutsideCore(um^2)
                                                         BlockedSites            BlockedSites(unit)
Hard Placement Blockage
                       0       0        0.00        0.00 ---                     0
Soft Placement Blockage
                       0       0        0.00        0.00 ---                     ---
Partial Placement Blockage
                       0       0        0.00        0.00 ---                     ---
Macro Cell             0       0        0.00        0.00 ---                     0
Pad Cell             132       1   374857.60   374857.60 ---                     0
Fixed Standard Cell
                    2264      29    10335.00        0.00 unit:4708               4708
Hard Keepout Margin Derived
                       0       0        0.00        0.00 ---                     0
Soft Keepout Margin Derived
                       0       0        0.00        0.00 ---                     ---
Complete PNet        ---     ---        0.00        0.00 ---                     0
Partial PNet         ---     ---        0.00        0.00 ---                     ---
Voltage Area Guardband
                       0       0        0.00        0.00 ---                     0
Exclusive Movebound Guardband
                       0       0        0.00        0.00 ---                     ---
Hard Keepout Distance Blockage
                       0       0        0.00        0.00 ---                     0
Chimney Area         ---     ---        0.00        0.00 unit:1494               1494

CELL INSTANCE SECTION
---------------------

 Cell Instance Type       Count           Area
  Placed Cells            18598      721918.72
    Fixed Cells            2270      201878.40
    Soft Fixed Cells          0           0.00
  Unplaced Cells              0           0.00

UTILIZATION RATIOS
------------------
Chip area           : 810216.00
Core area           : 347061.12
  SiteRow area      : 347061.12
Pad Core area       : 435758.40
Cell/Core Ratio     : 75.6749%
Cell/Pad Core Ratio : 60.2715%
Cell/Chip Ratio     : 78.6751%
(A) Logical cell sites (non-fixed) :        38802
(B) Logical cell sites (fixed) :          208
(C) All blocked sites :         6202
(D) Total core sites :       158100
Cell Utilization(non-fixed) = 25.54% (A) / (D - C)
                                              (38802) / (158100 - 6202)
Cell Utilization(non-fixed + fixed) = 25.65% (A + B) / (D - (C - B))
                                              (38802 + 208) / (158100 - (6202 - 208))
Blockage Percentage = 3.92% (C) / (D)
                                              (6202) / (158100)

PNET OPTIONS INFORMATION
------------------------
Layer     Blockage MinWidth  MinHeight Via_additive    Density   DER minWidth
                                                                            DER minHeight
METAL1    none        ---       ---    Via additive     ---         ---        ---
METAL2    none        ---       ---    Via additive     ---         ---        ---
METAL3    partial     ---       ---    Via additive     ---        10000.00   10000.00
METAL4    partial     ---       ---    Via additive     ---        10000.00   10000.00
METAL5    none        ---       ---    Via additive     ---         ---        ---

Route types considered:
           pg ring, pg strap, pg macro io pin connection, clock ring
           clock strap, bus, path, user signal, rectangle, contact array

--------------------------------------------------------------------
--------------------------------------------------------------------------------
                               ROUTE INFORMATION
--------------------------------------------------------------------------------

Timing/Optimization Information:

Global Routing Information:
    layer METAL1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
    layer METAL2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
    layer METAL3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
    layer METAL4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
    layer METAL5, dir Hor, min width = 0.44, min space = 0.46 pitch = 0.90
     
    Average gCell capacity  1.20	 on layer (1)	 METAL1
    Average gCell capacity  3.51	 on layer (2)	 METAL2
    Average gCell capacity  3.28	 on layer (3)	 METAL3
    Average gCell capacity  6.23	 on layer (4)	 METAL4
    Average gCell capacity  4.33	 on layer (5)	 METAL5
     
    Initial. Both Dirs: Overflow =     5 Max = 1 GRCs =     6 (0.01%)
    Initial. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.01%)
    Initial. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
     
    phase1. Both Dirs: Overflow =     5 Max = 1 GRCs =     6 (0.01%)
    phase1. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.01%)
    phase1. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
     
    phase2. Both Dirs: Overflow =     5 Max = 1 GRCs =     6 (0.01%)
    phase2. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.01%)
    phase2. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
     
    Total Wire Length = 10.75
    Layer METAL1 wire length = 0.00
    Layer METAL2 wire length = 0.00
    Layer METAL3 wire length = 10.75
    Layer METAL4 wire length = 0.00
    Layer METAL5 wire length = 0.00
    Total Number of Contacts = 20
    Via VIA12 count = 9
    Via VIA23 count = 11
    Via VIA34 count = 0
    Via VIA45 count = 0
     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2506

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 72 of 113

    Number of wires with overlap after iteration 1 = 60 of 97

    Total METAL1 wire length: 29.5
    Total METAL2 wire length: 23.0
    Total METAL3 wire length: 25.9
    Total METAL4 wire length: 0.0
    Total METAL5 wire length: 0.0
    Total wire length: 78.5

    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2544

Detailed Routing Information:
    

    ---------- Detail route ----------

    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    

    ---------- Chip finish: insert redundant vias ----------

    RedundantVia finished with 1 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
    	Same net spacing : 1
     
    Begin DRC fixing ...

     
    Iteration 2: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:05
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:04 total = 0:00:04
    Total Proc Memory(MB): 2503
     
    Cumulative run time upto current stage: Elapsed = 0:00:05 CPU = 0:00:04
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 4368
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2503
     
    Cumulative run time upto current stage: Elapsed = 0:00:06 CPU = 0:00:04
    

    ---------- Eco detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    

    ---------- Chip finish: insert redundant vias ----------

    RedundantVia finished with 1 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
    	Internal-only types : 1
     
    Begin DRC fixing ...

     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:03
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:03 total = 0:00:03
    Total Proc Memory(MB): 2544
     
    Cumulative run time upto current stage: Elapsed = 0:00:09 CPU = 0:00:07
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 4368
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2544
     
    Cumulative run time upto current stage: Elapsed = 0:00:09 CPU = 0:00:07
    

    ---------- Eco detail route ----------

    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    

    ---------- Chip finish: insert redundant vias ----------

    RedundantVia finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
     
    Begin DRC fixing ...

     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:03
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:02 total = 0:00:03
    Total Proc Memory(MB): 2544
     
    Cumulative run time upto current stage: Elapsed = 0:00:12 CPU = 0:00:10
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 4368
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2544
     
    Cumulative run time upto current stage: Elapsed = 0:00:12 CPU = 0:00:10
     
    Total Wire Length =                    280158 micron
    Total Number of Contacts =             32443
    Total Number of Wires =                47572
    Total Number of PtConns =              9230
    Total Number of Routed Wires =       47572
    Total Routed Wire Length =           277904 micron
    Total Number of Routed Contacts =       32443
    	Layer          METAL1 :      10329 micron
    	Layer          METAL2 :     110951 micron
    	Layer          METAL3 :     126959 micron
    	Layer          METAL4 :      31920 micron
    	Layer          METAL5 :          0 micron
    	Via             VIA34 :          2
    	Via         VIA34_2x1 :       1883
    	Via    VIA34(rot)_2x1 :          6
    	Via         VIA34_1x2 :        164
    	Via             VIA23 :        350
    	Via         VIA23_1x2 :      11691
    	Via    VIA23(rot)_2x1 :          1
    	Via    VIA23(rot)_1x2 :          4
    	Via         VIA23_2x1 :       3390
    	Via             VIA12 :        222
    	Via            VIA12V :        278
    	Via       VIA12V(rot) :          2
    	Via   VIA12H(rot)_1x2 :       8320
    	Via        VIA12H_2x1 :        397
    	Via        VIA12H_1x2 :         33
    	Via   VIA12H(rot)_2x1 :       2472
    	Via         VIA12_2x1 :       2381
    	Via    VIA12(rot)_1x2 :         35
    	Via    VIA12(rot)_2x1 :         34
    	Via         VIA12_1x2 :        778
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 97.37% (31589 / 32443 vias)
     
        Layer VIA12      = 96.64% (14450  / 14952   vias)
            Weight 1     = 96.64% (14450   vias)
            Un-optimized =  3.36% (502     vias)
        Layer VIA23      = 97.73% (15086  / 15436   vias)
            Weight 1     = 97.73% (15086   vias)
            Un-optimized =  2.27% (350     vias)
        Layer VIA34      = 99.90% (2053   / 2055    vias)
            Weight 1     = 99.90% (2053    vias)
            Un-optimized =  0.10% (2       vias)
     
      Total double via conversion rate    = 97.37% (31589 / 32443 vias)
     
        Layer VIA12      = 96.64% (14450  / 14952   vias)
        Layer VIA23      = 97.73% (15086  / 15436   vias)
        Layer VIA34      = 99.90% (2053   / 2055    vias)
     
      The optimized via conversion rate based on total routed via count = 97.37% (31589 / 32443 vias)
     
        Layer VIA12      = 96.64% (14450  / 14952   vias)
            Weight 1     = 96.64% (14450   vias)
            Un-optimized =  3.36% (502     vias)
        Layer VIA23      = 97.73% (15086  / 15436   vias)
            Weight 1     = 97.73% (15086   vias)
            Un-optimized =  2.27% (350     vias)
        Layer VIA34      = 99.90% (2053   / 2055    vias)
            Weight 1     = 99.90% (2053    vias)
            Un-optimized =  0.10% (2       vias)
     

DRC information: 
      Total error number: 0

Ring Wiring Statistics:
    metal3 Wire Length(count):               2460.08(4)
    metal4 Wire Length(count):               2450.88(4)
  ==============================================
    Total Wire Length(count):                4910.96(8)
    Number of via3 Contacts:              8
  ==============================================
    Total Number of Contacts:        8

Stripe Wiring Statistics:
    metal4 Wire Length(count):              17408.16(28)
  ==============================================
    Total Wire Length(count):               17408.16(28)
    Number of via3 Contacts:             56
  ==============================================
    Total Number of Contacts:       56

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):              94469.83(151)
  ==============================================
    Total Wire Length(count):               94469.83(151)
    Number of via1 Contacts:           2416
    Number of via2 Contacts:           2416
    Number of via3 Contacts:           2410
  ==============================================
    Total Number of Contacts:     7242

Signal Wiring Statistics:
    metal1 Wire Length(count):              10367.36(3484)
    metal2 Wire Length(count):             110958.43(30151)
    metal3 Wire Length(count):             126962.26(21483)
    metal4 Wire Length(count):              31919.97(1767)
  ==============================================
    Total Wire Length(count):              280208.03(56885)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1           VIA12(2)               222	       1.48
        via1          VIA12V(4)               280	       1.87
        via1_1x2       VIA12(2)               812	       5.43
        via1_1x2      VIA12H(3)              2505	       16.8
        via1_2x1       VIA12(2)              2416	       16.2
        via1_2x1      VIA12H(3)              8717	       58.3
 Default via for layer via1:                   3.36%
 Yield-optmized via for layer via1:            96.6%

        via2           VIA23(5)               350	       2.27
        via2_2x1       VIA23(5)              3394	         22
        via2_1x2       VIA23(5)             11692	       75.7
 Default via for layer via2:                   2.27%
 Yield-optmized via for layer via2:            97.7%

        via3           VIA34(6)                 2	     0.0973
        via3_1x2       VIA34(6)               170	       8.27
        via3_2x1       VIA34(6)              1883	       91.6
 Default via for layer via3:                   0.0973%
 Yield-optmized via for layer via3:            99.9%


 Double Via rate for all layers:           97.4%
  ==============================================
    Total Number of Contacts:    32443

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         10232.85 ( 7.41%)           134.51 ( 0.09%)
    metal2          1067.29 ( 0.77%)        109891.15 (77.34%)
    metal3        126760.38 (91.78%)           201.88 ( 0.14%)
    metal4            50.66 ( 0.04%)         31869.31 (22.43%)
  ==============================================================
    Total         138111.18                 142096.85
--------------------------------------------------------------------------------
if {$ICC_REPORTING_EFFORT != "OFF"} {
    create_qor_snapshot -clock_tree -name $ICC_CHIP_FINISH_CEL
    redirect -file $REPORT_DIR_CHIP_FINISH/$ICC_CHIP_FINISH_CEL.qor_snapshot.rpt {report_qor_snapshot -no_display}
    }
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (chip_finish_icc)
Design          : systolic_array
Version         : L-2016.03-SP5-3
Date            : Thu Feb  9 15:04:32 2023
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : N/A
Location        : /bks2/PB20000328/ic_design/apr/snapshot
***********************************************
No. of scenario = 1
--------------------------------------------------
WNS of each timing group:                
--------------------------------------------------
--------------------------------------------------
Setup WNS:                                  18.743 
Setup TNS:                                     0.0
Number of setup violations:                      0  
Hold WNS:                                    0.000  
Hold TNS:                                    0.000  
Number of hold violations:                       0  
Number of max trans violations:                 16  
Number of max cap violations:                    0  
Number of min pulse width violations:            0  
Route drc violations:                            0
--------------------------------------------------
Area:                                        85635
Cell count:                                   4067
Buf/inv cell count:                            542
Std cell utilization:                       24.67%
CPU/ELAPSE(hr):                          0.03/0.04
Mem(Mb):                                       934
Host name:                                  c01n10
--------------------------------------------------
Histogram:           
--------------------------------------------------
Max violations:         0 
   above ~ -0.7  ---    0 
    -0.6 ~ -0.7  ---    0 
    -0.5 ~ -0.6  ---    0 
    -0.4 ~ -0.5  ---    0 
    -0.3 ~ -0.4  ---    0 
    -0.2 ~ -0.3  ---    0 
    -0.1 ~ -0.2  ---    0 
       0 ~ -0.1  ---    0 
--------------------------------------------------
Min violations:         0 
  -0.06 ~ above  ---    0 
  -0.05 ~ -0.06  ---    0 
  -0.04 ~ -0.05  ---    0 
  -0.03 ~ -0.04  ---    0 
  -0.02 ~ -0.03  ---    0 
  -0.01 ~ -0.02  ---    0 
      0 ~ -0.01  ---    0 
--------------------------------------------------
Global Skew Report:                  CT Buf    Period 
--------------------------------------------------
clk_p                0.033/1.967      14     40.0000 
--------------------------------------------------
Worst Skew                 0.033 
Worst Delay                1.967 
Max Transitions                0 
Max Caps                       0 
Max Fanouts                    0 
--------------------------------------------------
Snapshot (chip_finish_icc) is created and stored under "/bks2/PB20000328/ic_design/apr/snapshot" directory
close_mw_lib
Removing physical design 'systolic_array'
1
puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /bks2/PB20000328/ic_design/apr/script/chip_finish_icc.tcl

puts "-----------------------------------------------------------------------"
-----------------------------------------------------------------------
exit

Memory usage for main task 934 Mbytes.
Memory usage for this session 934 Mbytes.
CPU usage for this session 110 seconds ( 0.03 hours ).

Thank you...
Exit IC Compiler!
