Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Nov 24 21:01:46 2016
| Host         : DESKTOP-82NDHVB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_display_control_sets_placed.rpt
| Design       : top_display
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------+--------------------------------+------------------+----------------+
|           Clock Signal           | Enable Signal |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------------------+---------------+--------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG                   |               |                                |                1 |              1 |
|  U1/U1/clock_divider/inst/clkout |               |                                |                1 |              2 |
|  CLK_IBUF_BUFG                   |               | U1/U1/clock_divider/inst/clear |                8 |             32 |
+----------------------------------+---------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


