

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Sun Aug 13 15:36:01 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dense
* Solution:       S5
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 31.958 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37| 1.480 us | 1.480 us |   37|   37|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_dense_array  |        2|        2|         1|          -|          -|     3|    no    |
        |- Dense_Loop          |       11|       11|        10|          1|          1|     3|    yes   |
        |- Sum_Loop            |        8|        8|         5|          2|          1|     3|    yes   |
        |- Prediction_Loop     |        9|        9|         8|          1|          1|     3|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     259|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     47|    2751|    4516|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     236|    -|
|Register         |        0|      -|     624|     128|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     47|    3375|    5139|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |dense_fadd_32ns_3bkb_U1   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fadd_32ns_3bkb_U2   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fadd_32ns_3bkb_U3   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fadd_32ns_3bkb_U4   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fadd_32ns_3bkb_U5   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fadd_32ns_3bkb_U6   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fadd_32ns_3bkb_U7   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fadd_32ns_3bkb_U8   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fdiv_32ns_3dEe_U17  |dense_fdiv_32ns_3dEe  |        0|      0|  217|  779|    0|
    |dense_fexp_32ns_3eOg_U18  |dense_fexp_32ns_3eOg  |        0|      7|   94|  929|    0|
    |dense_fmul_32ns_3cud_U9   |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U10  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U11  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U12  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U13  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U14  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U15  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U16  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_mux_32_32_1_1_U19   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U20   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U21   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U22   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U23   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U24   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U25   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U26   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     47| 2751| 4516|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln26_fu_383_p2       |     +    |      0|  0|  10|           2|           1|
    |d_fu_483_p2              |     +    |      0|  0|  10|           2|           1|
    |i_fu_590_p2              |     +    |      0|  0|  10|           2|           1|
    |j_fu_615_p2              |     +    |      0|  0|  10|           2|           1|
    |icmp_ln10_fu_584_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln16_fu_609_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln26_1_fu_389_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln26_2_fu_403_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln26_fu_441_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln29_fu_477_p2      |   icmp   |      0|  0|   8|           2|           2|
    |select_ln26_1_fu_409_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_2_fu_417_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln26_3_fu_425_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_4_fu_433_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln26_fu_395_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 259|          32|         121|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter7         |   9|          2|    1|          2|
    |ap_phi_mux_d_0_phi_fu_218_p4    |   9|          2|    2|          4|
    |ap_phi_mux_i_0_i_phi_fu_242_p4  |   9|          2|    2|          4|
    |ap_phi_mux_j_0_i_phi_fu_253_p4  |   9|          2|    2|          4|
    |d_0_reg_214                     |   9|          2|    2|          4|
    |dense_array_2_1_fu_126          |   9|          2|   32|         64|
    |dense_array_2_2_fu_130          |   9|          2|   32|         64|
    |dense_array_2_fu_122            |   9|          2|   32|         64|
    |grp_fu_261_p0                   |  15|          3|   32|         96|
    |grp_fu_261_p1                   |  15|          3|   32|         96|
    |grp_fu_348_p1                   |  15|          3|   32|         96|
    |i_0_i_reg_238                   |   9|          2|    2|          4|
    |j_0_i_reg_249                   |   9|          2|    2|          4|
    |phi_ln26_reg_203                |   9|          2|    2|          4|
    |sum_0_i_reg_226                 |   9|          2|   32|         64|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 236|         51|  244|        592|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7          |   1|   0|    1|          0|
    |d_0_reg_214                      |   2|   0|    2|          0|
    |d_reg_726                        |   2|   0|    2|          0|
    |dense_array_0_0_fu_110           |  32|   0|   32|          0|
    |dense_array_1_0_fu_114           |  32|   0|   32|          0|
    |dense_array_2_0_fu_118           |  32|   0|   32|          0|
    |dense_array_2_1_fu_126           |  32|   0|   32|          0|
    |dense_array_2_2_fu_130           |  32|   0|   32|          0|
    |dense_array_2_fu_122             |  32|   0|   32|          0|
    |i_0_i_reg_238                    |   2|   0|    2|          0|
    |i_reg_837                        |   2|   0|    2|          0|
    |icmp_ln10_reg_833                |   1|   0|    1|          0|
    |icmp_ln10_reg_833_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln16_reg_847                |   1|   0|    1|          0|
    |icmp_ln29_reg_722                |   1|   0|    1|          0|
    |j_0_i_reg_249                    |   2|   0|    2|          0|
    |j_reg_851                        |   2|   0|    2|          0|
    |phi_ln26_reg_203                 |   2|   0|    2|          0|
    |reg_368                          |  32|   0|   32|          0|
    |sum_0_i_reg_226                  |  32|   0|   32|          0|
    |tmp_2_6_reg_803                  |  32|   0|   32|          0|
    |tmp_2_7_reg_818                  |  32|   0|   32|          0|
    |d_0_reg_214                      |  64|  32|    2|          0|
    |j_0_i_reg_249                    |  64|  32|    2|          0|
    |tmp_2_6_reg_803                  |  64|  32|   32|          0|
    |tmp_2_7_reg_818                  |  64|  32|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 624| 128|  436|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_done              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     dense    | return value |
|flat_array_0         |  in |   32|   ap_none  | flat_array_0 |    pointer   |
|flat_array_1         |  in |   32|   ap_none  | flat_array_1 |    pointer   |
|flat_array_2         |  in |   32|   ap_none  | flat_array_2 |    pointer   |
|flat_array_3         |  in |   32|   ap_none  | flat_array_3 |    pointer   |
|flat_array_4         |  in |   32|   ap_none  | flat_array_4 |    pointer   |
|flat_array_5         |  in |   32|   ap_none  | flat_array_5 |    pointer   |
|flat_array_6         |  in |   32|   ap_none  | flat_array_6 |    pointer   |
|flat_array_7         |  in |   32|   ap_none  | flat_array_7 |    pointer   |
|prediction_0         | out |   32|   ap_vld   | prediction_0 |    pointer   |
|prediction_0_ap_vld  | out |    1|   ap_vld   | prediction_0 |    pointer   |
|prediction_1         | out |   32|   ap_vld   | prediction_1 |    pointer   |
|prediction_1_ap_vld  | out |    1|   ap_vld   | prediction_1 |    pointer   |
|prediction_2         | out |   32|   ap_vld   | prediction_2 |    pointer   |
|prediction_2_ap_vld  | out |    1|   ap_vld   | prediction_2 |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10
  * Pipeline-1: initiation interval (II) = 2, depth = 5
  * Pipeline-2: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 3
  Pipeline-0 : II = 1, D = 10, States = { 3 4 5 6 7 8 9 10 11 12 }
  Pipeline-1 : II = 2, D = 5, States = { 14 15 16 17 18 }
  Pipeline-2 : II = 1, D = 8, States = { 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 13 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 14 
14 --> 19 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 14 
19 --> 20 
20 --> 28 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 20 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%dense_array_0_0 = alloca float"   --->   Operation 29 'alloca' 'dense_array_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%dense_array_1_0 = alloca float"   --->   Operation 30 'alloca' 'dense_array_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dense_array_2_0 = alloca float"   --->   Operation 31 'alloca' 'dense_array_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %prediction_2), !map !16"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %prediction_1), !map !22"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %prediction_0), !map !28"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_7), !map !34"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_6), !map !40"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_5), !map !46"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_4), !map !52"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_3), !map !58"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_2), !map !64"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_1), !map !68"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_0), !map !72"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @dense_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.18ns)   --->   "br label %meminst_ifconv"   --->   Operation 44 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%phi_ln26 = phi i2 [ 0, %0 ], [ %add_ln26, %meminst_ifconv ]" [dense.cpp:26]   --->   Operation 45 'phi' 'phi_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%dense_array_0_0_loa = load float* %dense_array_0_0" [dense.cpp:26]   --->   Operation 46 'load' 'dense_array_0_0_loa' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%dense_array_1_0_loa = load float* %dense_array_1_0" [dense.cpp:26]   --->   Operation 47 'load' 'dense_array_1_0_loa' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%dense_array_2_0_loa = load float* %dense_array_2_0" [dense.cpp:26]   --->   Operation 48 'load' 'dense_array_2_0_loa' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 %phi_ln26, 1" [dense.cpp:26]   --->   Operation 49 'add' 'add_ln26' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.61ns)   --->   "%icmp_ln26_1 = icmp eq i2 %phi_ln26, 1" [dense.cpp:26]   --->   Operation 50 'icmp' 'icmp_ln26_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_1)   --->   "%select_ln26 = select i1 %icmp_ln26_1, float %dense_array_2_0_loa, float 0.000000e+00" [dense.cpp:26]   --->   Operation 51 'select' 'select_ln26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.61ns)   --->   "%icmp_ln26_2 = icmp eq i2 %phi_ln26, 0" [dense.cpp:26]   --->   Operation 52 'icmp' 'icmp_ln26_2' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln26_1 = select i1 %icmp_ln26_2, float %dense_array_2_0_loa, float %select_ln26" [dense.cpp:26]   --->   Operation 53 'select' 'select_ln26_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_3)   --->   "%select_ln26_2 = select i1 %icmp_ln26_1, float 0.000000e+00, float %dense_array_1_0_loa" [dense.cpp:26]   --->   Operation 54 'select' 'select_ln26_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln26_3 = select i1 %icmp_ln26_2, float %dense_array_1_0_loa, float %select_ln26_2" [dense.cpp:26]   --->   Operation 55 'select' 'select_ln26_3' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.61ns)   --->   "%select_ln26_4 = select i1 %icmp_ln26_2, float 0.000000e+00, float %dense_array_0_0_loa" [dense.cpp:26]   --->   Operation 56 'select' 'select_ln26_4' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.61ns)   --->   "%icmp_ln26 = icmp eq i2 %phi_ln26, -2" [dense.cpp:26]   --->   Operation 57 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_dense_array_s)"   --->   Operation 58 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "store float %select_ln26_1, float* %dense_array_2_0" [dense.cpp:26]   --->   Operation 60 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "store float %select_ln26_3, float* %dense_array_1_0" [dense.cpp:26]   --->   Operation 61 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "store float %select_ln26_4, float* %dense_array_0_0" [dense.cpp:26]   --->   Operation 62 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader3.preheader, label %meminst_ifconv" [dense.cpp:26]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%dense_array_2 = alloca float"   --->   Operation 64 'alloca' 'dense_array_2' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%dense_array_2_1 = alloca float"   --->   Operation 65 'alloca' 'dense_array_2_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%dense_array_2_2 = alloca float"   --->   Operation 66 'alloca' 'dense_array_2_2' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%flat_array_0_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_0)" [dense.cpp:36]   --->   Operation 67 'read' 'flat_array_0_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%flat_array_1_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_1)" [dense.cpp:36]   --->   Operation 68 'read' 'flat_array_1_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%flat_array_2_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_2)" [dense.cpp:36]   --->   Operation 69 'read' 'flat_array_2_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%flat_array_3_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_3)" [dense.cpp:36]   --->   Operation 70 'read' 'flat_array_3_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%flat_array_4_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_4)" [dense.cpp:36]   --->   Operation 71 'read' 'flat_array_4_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%flat_array_5_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_5)" [dense.cpp:36]   --->   Operation 72 'read' 'flat_array_5_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%flat_array_6_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_6)" [dense.cpp:36]   --->   Operation 73 'read' 'flat_array_6_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%flat_array_7_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_7)" [dense.cpp:36]   --->   Operation 74 'read' 'flat_array_7_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.18ns)   --->   "store float %select_ln26_1, float* %dense_array_2_2" [dense.cpp:29]   --->   Operation 75 'store' <Predicate = (icmp_ln26)> <Delay = 1.18>
ST_2 : Operation 76 [1/1] (1.18ns)   --->   "store float %select_ln26_3, float* %dense_array_2_1" [dense.cpp:29]   --->   Operation 76 'store' <Predicate = (icmp_ln26)> <Delay = 1.18>
ST_2 : Operation 77 [1/1] (1.18ns)   --->   "store float %select_ln26_4, float* %dense_array_2" [dense.cpp:29]   --->   Operation 77 'store' <Predicate = (icmp_ln26)> <Delay = 1.18>
ST_2 : Operation 78 [1/1] (1.18ns)   --->   "br label %.preheader3" [dense.cpp:29]   --->   Operation 78 'br' <Predicate = (icmp_ln26)> <Delay = 1.18>

State 3 <SV = 2> <Delay = 11.2>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%d_0 = phi i2 [ 0, %.preheader3.preheader ], [ %d, %Dense_Loop_end ]"   --->   Operation 79 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.61ns)   --->   "%icmp_ln29 = icmp eq i2 %d_0, -1" [dense.cpp:29]   --->   Operation 80 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 81 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.00ns)   --->   "%d = add i2 %d_0, 1" [dense.cpp:29]   --->   Operation 82 'add' 'd' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.preheader.preheader, label %Dense_Loop_begin" [dense.cpp:29]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.15ns)   --->   "%tmp_2 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FEA3A63A0000000, float 0xBFD13E21C0000000, float 0x3FD08CAE40000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 84 'mux' 'tmp_2' <Predicate = (!icmp_ln29)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [2/2] (10.1ns)   --->   "%tmp_s = fmul float %tmp_2, %flat_array_0_read" [dense.cpp:36]   --->   Operation 85 'fmul' 'tmp_s' <Predicate = (!icmp_ln29)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 26.1>
ST_4 : Operation 86 [1/2] (10.1ns)   --->   "%tmp_s = fmul float %tmp_2, %flat_array_0_read" [dense.cpp:36]   --->   Operation 86 'fmul' 'tmp_s' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [2/2] (15.9ns)   --->   "%w_sum_s = fadd float %tmp_s, 0.000000e+00" [dense.cpp:36]   --->   Operation 87 'fadd' 'w_sum_s' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.15ns)   --->   "%tmp_3 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBF880C77C0000000, float 0xBFE7C6E140000000, float 0xBFE9E27DC0000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 88 'mux' 'tmp_3' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [2/2] (10.1ns)   --->   "%tmp_2_1 = fmul float %tmp_3, %flat_array_1_read" [dense.cpp:36]   --->   Operation 89 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 31.9>
ST_5 : Operation 90 [1/2] (15.9ns)   --->   "%w_sum_s = fadd float %tmp_s, 0.000000e+00" [dense.cpp:36]   --->   Operation 90 'fadd' 'w_sum_s' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/2] (10.1ns)   --->   "%tmp_2_1 = fmul float %tmp_3, %flat_array_1_read" [dense.cpp:36]   --->   Operation 91 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [2/2] (15.9ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_2_1" [dense.cpp:36]   --->   Operation 92 'fadd' 'w_sum_1' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.15ns)   --->   "%tmp_6 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FE9B31260000000, float 0x3FA38C59E0000000, float 0x3FEAFD0E60000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 93 'mux' 'tmp_6' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [2/2] (10.1ns)   --->   "%tmp_2_2 = fmul float %tmp_6, %flat_array_2_read" [dense.cpp:36]   --->   Operation 94 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 31.9>
ST_6 : Operation 95 [1/2] (15.9ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_2_1" [dense.cpp:36]   --->   Operation 95 'fadd' 'w_sum_1' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/2] (10.1ns)   --->   "%tmp_2_2 = fmul float %tmp_6, %flat_array_2_read" [dense.cpp:36]   --->   Operation 96 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [2/2] (15.9ns)   --->   "%w_sum_2 = fadd float %w_sum_1, %tmp_2_2" [dense.cpp:36]   --->   Operation 97 'fadd' 'w_sum_2' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (1.15ns)   --->   "%tmp_7 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFDCA1C3C0000000, float 0x3FDAFA0740000000, float 0xBFDE19F8C0000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 98 'mux' 'tmp_7' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [2/2] (10.1ns)   --->   "%tmp_2_3 = fmul float %tmp_7, %flat_array_3_read" [dense.cpp:36]   --->   Operation 99 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 31.9>
ST_7 : Operation 100 [1/2] (15.9ns)   --->   "%w_sum_2 = fadd float %w_sum_1, %tmp_2_2" [dense.cpp:36]   --->   Operation 100 'fadd' 'w_sum_2' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/2] (10.1ns)   --->   "%tmp_2_3 = fmul float %tmp_7, %flat_array_3_read" [dense.cpp:36]   --->   Operation 101 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [2/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_2_3" [dense.cpp:36]   --->   Operation 102 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (1.15ns)   --->   "%tmp_8 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC4CF9480000000, float 0xBFE5C21360000000, float 0xBFE3135240000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 103 'mux' 'tmp_8' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [2/2] (10.1ns)   --->   "%tmp_2_4 = fmul float %tmp_8, %flat_array_4_read" [dense.cpp:36]   --->   Operation 104 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [2/2] (10.1ns)   --->   "%tmp_2_6 = fmul float %tmp_8, %flat_array_6_read" [dense.cpp:36]   --->   Operation 105 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 31.9>
ST_8 : Operation 106 [1/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_2_3" [dense.cpp:36]   --->   Operation 106 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/2] (10.1ns)   --->   "%tmp_2_4 = fmul float %tmp_8, %flat_array_4_read" [dense.cpp:36]   --->   Operation 107 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [2/2] (15.9ns)   --->   "%w_sum_4 = fadd float %w_sum_3, %tmp_2_4" [dense.cpp:36]   --->   Operation 108 'fadd' 'w_sum_4' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (1.15ns)   --->   "%tmp_9 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD2967340000000, float 0xBF8FF1D420000000, float 0xBFC6E2E3A0000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 109 'mux' 'tmp_9' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [2/2] (10.1ns)   --->   "%tmp_2_5 = fmul float %tmp_9, %flat_array_5_read" [dense.cpp:36]   --->   Operation 110 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/2] (10.1ns)   --->   "%tmp_2_6 = fmul float %tmp_8, %flat_array_6_read" [dense.cpp:36]   --->   Operation 111 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [2/2] (10.1ns)   --->   "%tmp_2_7 = fmul float %tmp_9, %flat_array_7_read" [dense.cpp:36]   --->   Operation 112 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.86ns)   --->   "switch i2 %d_0, label %branch5 [
    i2 0, label %Dense_Loop_begin.Dense_Loop_end_crit_edge
    i2 1, label %branch4
  ]" [dense.cpp:39]   --->   Operation 113 'switch' <Predicate = true> <Delay = 0.86>

State 9 <SV = 8> <Delay = 31.9>
ST_9 : Operation 114 [1/2] (15.9ns)   --->   "%w_sum_4 = fadd float %w_sum_3, %tmp_2_4" [dense.cpp:36]   --->   Operation 114 'fadd' 'w_sum_4' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/2] (10.1ns)   --->   "%tmp_2_5 = fmul float %tmp_9, %flat_array_5_read" [dense.cpp:36]   --->   Operation 115 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [2/2] (15.9ns)   --->   "%w_sum_5 = fadd float %w_sum_4, %tmp_2_5" [dense.cpp:36]   --->   Operation 116 'fadd' 'w_sum_5' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/2] (10.1ns)   --->   "%tmp_2_7 = fmul float %tmp_9, %flat_array_7_read" [dense.cpp:36]   --->   Operation 117 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 31.9>
ST_10 : Operation 118 [1/2] (15.9ns)   --->   "%w_sum_5 = fadd float %w_sum_4, %tmp_2_5" [dense.cpp:36]   --->   Operation 118 'fadd' 'w_sum_5' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [2/2] (15.9ns)   --->   "%w_sum_6 = fadd float %w_sum_5, %tmp_2_6" [dense.cpp:36]   --->   Operation 119 'fadd' 'w_sum_6' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 31.9>
ST_11 : Operation 120 [1/2] (15.9ns)   --->   "%w_sum_6 = fadd float %w_sum_5, %tmp_2_6" [dense.cpp:36]   --->   Operation 120 'fadd' 'w_sum_6' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [2/2] (15.9ns)   --->   "%dense_array_0 = fadd float %w_sum_6, %tmp_2_7" [dense.cpp:36]   --->   Operation 121 'fadd' 'dense_array_0' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 17.1>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [dense.cpp:30]   --->   Operation 122 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [dense.cpp:30]   --->   Operation 123 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [dense.cpp:31]   --->   Operation 124 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/2] (15.9ns)   --->   "%dense_array_0 = fadd float %w_sum_6, %tmp_2_7" [dense.cpp:36]   --->   Operation 125 'fadd' 'dense_array_0' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (1.18ns)   --->   "store float %dense_array_0, float* %dense_array_2_1" [dense.cpp:39]   --->   Operation 126 'store' <Predicate = (d_0 == 1)> <Delay = 1.18>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "br label %Dense_Loop_end" [dense.cpp:39]   --->   Operation 127 'br' <Predicate = (d_0 == 1)> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (1.18ns)   --->   "store float %dense_array_0, float* %dense_array_2" [dense.cpp:39]   --->   Operation 128 'store' <Predicate = (d_0 == 0)> <Delay = 1.18>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "br label %Dense_Loop_end" [dense.cpp:39]   --->   Operation 129 'br' <Predicate = (d_0 == 0)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (1.18ns)   --->   "store float %dense_array_0, float* %dense_array_2_2" [dense.cpp:39]   --->   Operation 130 'store' <Predicate = (d_0 != 0 & d_0 != 1)> <Delay = 1.18>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "br label %Dense_Loop_end" [dense.cpp:39]   --->   Operation 131 'br' <Predicate = (d_0 != 0 & d_0 != 1)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_1) nounwind" [dense.cpp:40]   --->   Operation 132 'specregionend' 'empty_4' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "br label %.preheader3" [dense.cpp:29]   --->   Operation 133 'br' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 1.18>
ST_13 : Operation 134 [1/1] (1.18ns)   --->   "br label %.preheader" [dense.cpp:10->dense.cpp:42]   --->   Operation 134 'br' <Predicate = true> <Delay = 1.18>

State 14 <SV = 4> <Delay = 31.2>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%sum_0_i = phi float [ %sum, %Sum_Loop ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 135 'phi' 'sum_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ %i, %Sum_Loop ], [ 0, %.preheader.preheader ]"   --->   Operation 136 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.61ns)   --->   "%icmp_ln10 = icmp eq i2 %i_0_i, -1" [dense.cpp:10->dense.cpp:42]   --->   Operation 137 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 138 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (1.00ns)   --->   "%i = add i2 %i_0_i, 1" [dense.cpp:10->dense.cpp:42]   --->   Operation 139 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %.preheader.i.preheader, label %Sum_Loop" [dense.cpp:10->dense.cpp:42]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%dense_array_2_load = load float* %dense_array_2" [dense.cpp:12->dense.cpp:42]   --->   Operation 141 'load' 'dense_array_2_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%dense_array_2_1_loa = load float* %dense_array_2_1" [dense.cpp:12->dense.cpp:42]   --->   Operation 142 'load' 'dense_array_2_1_loa' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%dense_array_2_2_loa = load float* %dense_array_2_2" [dense.cpp:12->dense.cpp:42]   --->   Operation 143 'load' 'dense_array_2_2_loa' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (1.15ns)   --->   "%tmp_11 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %dense_array_2_load, float %dense_array_2_1_loa, float %dense_array_2_2_loa, i2 %i_0_i)" [dense.cpp:12->dense.cpp:42]   --->   Operation 144 'mux' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [3/3] (30.1ns)   --->   "%tmp = call float @llvm.exp.f32(float %tmp_11) nounwind" [dense.cpp:12->dense.cpp:42]   --->   Operation 145 'fexp' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 5> <Delay = 30.1>
ST_15 : Operation 146 [2/3] (30.1ns)   --->   "%tmp = call float @llvm.exp.f32(float %tmp_11) nounwind" [dense.cpp:12->dense.cpp:42]   --->   Operation 146 'fexp' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 6> <Delay = 30.1>
ST_16 : Operation 147 [1/3] (30.1ns)   --->   "%tmp = call float @llvm.exp.f32(float %tmp_11) nounwind" [dense.cpp:12->dense.cpp:42]   --->   Operation 147 'fexp' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 7> <Delay = 15.9>
ST_17 : Operation 148 [2/2] (15.9ns)   --->   "%sum = fadd float %sum_0_i, %tmp" [dense.cpp:12->dense.cpp:42]   --->   Operation 148 'fadd' 'sum' <Predicate = (!icmp_ln10)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 15.9>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [dense.cpp:11->dense.cpp:42]   --->   Operation 149 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [dense.cpp:11->dense.cpp:42]   --->   Operation 150 'specregionbegin' 'tmp_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [dense.cpp:12->dense.cpp:42]   --->   Operation 151 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 152 [1/2] (15.9ns)   --->   "%sum = fadd float %sum_0_i, %tmp" [dense.cpp:12->dense.cpp:42]   --->   Operation 152 'fadd' 'sum' <Predicate = (!icmp_ln10)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_10) nounwind" [dense.cpp:13->dense.cpp:42]   --->   Operation 153 'specregionend' 'empty_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "br label %.preheader" [dense.cpp:10->dense.cpp:42]   --->   Operation 154 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 19 <SV = 5> <Delay = 1.18>
ST_19 : Operation 155 [1/1] (1.18ns)   --->   "br label %.preheader.i" [dense.cpp:16->dense.cpp:42]   --->   Operation 155 'br' <Predicate = true> <Delay = 1.18>

State 20 <SV = 6> <Delay = 31.2>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ %j, %Prediction_Loop_end ], [ 0, %.preheader.i.preheader ]"   --->   Operation 156 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (0.61ns)   --->   "%icmp_ln16 = icmp eq i2 %j_0_i, -1" [dense.cpp:16->dense.cpp:42]   --->   Operation 157 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 158 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (1.00ns)   --->   "%j = add i2 %j_0_i, 1" [dense.cpp:16->dense.cpp:42]   --->   Operation 159 'add' 'j' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %soft_max.exit, label %Prediction_Loop_begin" [dense.cpp:16->dense.cpp:42]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "%dense_array_2_load_1 = load float* %dense_array_2" [dense.cpp:18->dense.cpp:42]   --->   Operation 161 'load' 'dense_array_2_load_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%dense_array_2_1_loa_1 = load float* %dense_array_2_1" [dense.cpp:18->dense.cpp:42]   --->   Operation 162 'load' 'dense_array_2_1_loa_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%dense_array_2_2_loa_1 = load float* %dense_array_2_2" [dense.cpp:18->dense.cpp:42]   --->   Operation 163 'load' 'dense_array_2_2_loa_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (1.15ns)   --->   "%tmp_13 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %dense_array_2_load_1, float %dense_array_2_1_loa_1, float %dense_array_2_2_loa_1, i2 %j_0_i)" [dense.cpp:18->dense.cpp:42]   --->   Operation 164 'mux' 'tmp_13' <Predicate = (!icmp_ln16)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 165 [3/3] (30.1ns)   --->   "%tmp_4 = call float @llvm.exp.f32(float %tmp_13) nounwind" [dense.cpp:18->dense.cpp:42]   --->   Operation 165 'fexp' 'tmp_4' <Predicate = (!icmp_ln16)> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 166 [1/1] (0.86ns)   --->   "switch i2 %j_0_i, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [dense.cpp:18->dense.cpp:42]   --->   Operation 166 'switch' <Predicate = (!icmp_ln16)> <Delay = 0.86>

State 21 <SV = 7> <Delay = 30.1>
ST_21 : Operation 167 [2/3] (30.1ns)   --->   "%tmp_4 = call float @llvm.exp.f32(float %tmp_13) nounwind" [dense.cpp:18->dense.cpp:42]   --->   Operation 167 'fexp' 'tmp_4' <Predicate = true> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 8> <Delay = 30.1>
ST_22 : Operation 168 [1/3] (30.1ns)   --->   "%tmp_4 = call float @llvm.exp.f32(float %tmp_13) nounwind" [dense.cpp:18->dense.cpp:42]   --->   Operation 168 'fexp' 'tmp_4' <Predicate = true> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 9> <Delay = 22.0>
ST_23 : Operation 169 [5/5] (22.0ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 169 'fdiv' 'tmp_5' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 10> <Delay = 22.0>
ST_24 : Operation 170 [4/5] (22.0ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 170 'fdiv' 'tmp_5' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 11> <Delay = 22.0>
ST_25 : Operation 171 [3/5] (22.0ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 171 'fdiv' 'tmp_5' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 12> <Delay = 22.0>
ST_26 : Operation 172 [2/5] (22.0ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 172 'fdiv' 'tmp_5' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 13> <Delay = 22.0>
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str2) nounwind" [dense.cpp:17->dense.cpp:42]   --->   Operation 173 'specloopname' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str2) nounwind" [dense.cpp:17->dense.cpp:42]   --->   Operation 174 'specregionbegin' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [dense.cpp:18->dense.cpp:42]   --->   Operation 175 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 176 [1/5] (22.0ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 176 'fdiv' 'tmp_5' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %prediction_1, float %tmp_5)" [dense.cpp:18->dense.cpp:42]   --->   Operation 177 'write' <Predicate = (j_0_i == 1)> <Delay = 0.00>
ST_27 : Operation 178 [1/1] (0.00ns)   --->   "br label %Prediction_Loop_end" [dense.cpp:18->dense.cpp:42]   --->   Operation 178 'br' <Predicate = (j_0_i == 1)> <Delay = 0.00>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %prediction_0, float %tmp_5)" [dense.cpp:18->dense.cpp:42]   --->   Operation 179 'write' <Predicate = (j_0_i == 0)> <Delay = 0.00>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "br label %Prediction_Loop_end" [dense.cpp:18->dense.cpp:42]   --->   Operation 180 'br' <Predicate = (j_0_i == 0)> <Delay = 0.00>
ST_27 : Operation 181 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %prediction_2, float %tmp_5)" [dense.cpp:18->dense.cpp:42]   --->   Operation 181 'write' <Predicate = (j_0_i != 0 & j_0_i != 1)> <Delay = 0.00>
ST_27 : Operation 182 [1/1] (0.00ns)   --->   "br label %Prediction_Loop_end" [dense.cpp:18->dense.cpp:42]   --->   Operation 182 'br' <Predicate = (j_0_i != 0 & j_0_i != 1)> <Delay = 0.00>
ST_27 : Operation 183 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str2, i32 %tmp_12) nounwind" [dense.cpp:19->dense.cpp:42]   --->   Operation 183 'specregionend' 'empty_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_27 : Operation 184 [1/1] (0.00ns)   --->   "br label %.preheader.i" [dense.cpp:16->dense.cpp:42]   --->   Operation 184 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 28 <SV = 7> <Delay = 0.00>
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "ret void" [dense.cpp:43]   --->   Operation 185 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ flat_array_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_array_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_array_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_array_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_array_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_array_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_array_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_array_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prediction_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ prediction_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ prediction_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dense_array_0_0       (alloca           ) [ 00100000000000000000000000000]
dense_array_1_0       (alloca           ) [ 00100000000000000000000000000]
dense_array_2_0       (alloca           ) [ 00100000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000]
spectopmodule_ln0     (spectopmodule    ) [ 00000000000000000000000000000]
br_ln0                (br               ) [ 01100000000000000000000000000]
phi_ln26              (phi              ) [ 00100000000000000000000000000]
dense_array_0_0_loa   (load             ) [ 00000000000000000000000000000]
dense_array_1_0_loa   (load             ) [ 00000000000000000000000000000]
dense_array_2_0_loa   (load             ) [ 00000000000000000000000000000]
add_ln26              (add              ) [ 01100000000000000000000000000]
icmp_ln26_1           (icmp             ) [ 00000000000000000000000000000]
select_ln26           (select           ) [ 00000000000000000000000000000]
icmp_ln26_2           (icmp             ) [ 00000000000000000000000000000]
select_ln26_1         (select           ) [ 00000000000000000000000000000]
select_ln26_2         (select           ) [ 00000000000000000000000000000]
select_ln26_3         (select           ) [ 00000000000000000000000000000]
select_ln26_4         (select           ) [ 00000000000000000000000000000]
icmp_ln26             (icmp             ) [ 00111111111110000000000000000]
specloopname_ln0      (specloopname     ) [ 00000000000000000000000000000]
empty                 (speclooptripcount) [ 00000000000000000000000000000]
store_ln26            (store            ) [ 00000000000000000000000000000]
store_ln26            (store            ) [ 00000000000000000000000000000]
store_ln26            (store            ) [ 00000000000000000000000000000]
br_ln26               (br               ) [ 01100000000000000000000000000]
dense_array_2         (alloca           ) [ 00111111111111111111111111110]
dense_array_2_1       (alloca           ) [ 00111111111111111111111111110]
dense_array_2_2       (alloca           ) [ 00111111111111111111111111110]
flat_array_0_read     (read             ) [ 00011111111110000000000000000]
flat_array_1_read     (read             ) [ 00011111111110000000000000000]
flat_array_2_read     (read             ) [ 00011111111110000000000000000]
flat_array_3_read     (read             ) [ 00011111111110000000000000000]
flat_array_4_read     (read             ) [ 00011111111110000000000000000]
flat_array_5_read     (read             ) [ 00011111111110000000000000000]
flat_array_6_read     (read             ) [ 00011111111110000000000000000]
flat_array_7_read     (read             ) [ 00011111111110000000000000000]
store_ln29            (store            ) [ 00000000000000000000000000000]
store_ln29            (store            ) [ 00000000000000000000000000000]
store_ln29            (store            ) [ 00000000000000000000000000000]
br_ln29               (br               ) [ 00111111111110000000000000000]
d_0                   (phi              ) [ 00011111111110000000000000000]
icmp_ln29             (icmp             ) [ 00011111111110000000000000000]
empty_3               (speclooptripcount) [ 00000000000000000000000000000]
d                     (add              ) [ 00111111111110000000000000000]
br_ln29               (br               ) [ 00000000000000000000000000000]
tmp_2                 (mux              ) [ 00011000000000000000000000000]
tmp_s                 (fmul             ) [ 00010100000000000000000000000]
tmp_3                 (mux              ) [ 00010100000000000000000000000]
w_sum_s               (fadd             ) [ 00010010000000000000000000000]
tmp_2_1               (fmul             ) [ 00010010000000000000000000000]
tmp_6                 (mux              ) [ 00010010000000000000000000000]
w_sum_1               (fadd             ) [ 00010001000000000000000000000]
tmp_2_2               (fmul             ) [ 00010001000000000000000000000]
tmp_7                 (mux              ) [ 00010001000000000000000000000]
w_sum_2               (fadd             ) [ 00010000100000000000000000000]
tmp_2_3               (fmul             ) [ 00010000100000000000000000000]
tmp_8                 (mux              ) [ 00010000100000000000000000000]
w_sum_3               (fadd             ) [ 00010000010000000000000000000]
tmp_2_4               (fmul             ) [ 00010000010000000000000000000]
tmp_9                 (mux              ) [ 00010000010000000000000000000]
tmp_2_6               (fmul             ) [ 00010000011100000000000000000]
switch_ln39           (switch           ) [ 00000000000000000000000000000]
w_sum_4               (fadd             ) [ 00010000001000000000000000000]
tmp_2_5               (fmul             ) [ 00010000001000000000000000000]
tmp_2_7               (fmul             ) [ 00010000001110000000000000000]
w_sum_5               (fadd             ) [ 00010000000100000000000000000]
w_sum_6               (fadd             ) [ 00010000000010000000000000000]
specloopname_ln30     (specloopname     ) [ 00000000000000000000000000000]
tmp_1                 (specregionbegin  ) [ 00000000000000000000000000000]
specpipeline_ln31     (specpipeline     ) [ 00000000000000000000000000000]
dense_array_0         (fadd             ) [ 00000000000000000000000000000]
store_ln39            (store            ) [ 00000000000000000000000000000]
br_ln39               (br               ) [ 00000000000000000000000000000]
store_ln39            (store            ) [ 00000000000000000000000000000]
br_ln39               (br               ) [ 00000000000000000000000000000]
store_ln39            (store            ) [ 00000000000000000000000000000]
br_ln39               (br               ) [ 00000000000000000000000000000]
empty_4               (specregionend    ) [ 00000000000000000000000000000]
br_ln29               (br               ) [ 00111111111110000000000000000]
br_ln10               (br               ) [ 00000000000001111110000000000]
sum_0_i               (phi              ) [ 00000000000000111111111111110]
i_0_i                 (phi              ) [ 00000000000000100000000000000]
icmp_ln10             (icmp             ) [ 00000000000000111110000000000]
empty_5               (speclooptripcount) [ 00000000000000000000000000000]
i                     (add              ) [ 00000000000001111110000000000]
br_ln10               (br               ) [ 00000000000000000000000000000]
dense_array_2_load    (load             ) [ 00000000000000000000000000000]
dense_array_2_1_loa   (load             ) [ 00000000000000000000000000000]
dense_array_2_2_loa   (load             ) [ 00000000000000000000000000000]
tmp_11                (mux              ) [ 00000000000000111000000000000]
tmp                   (fexp             ) [ 00000000000000110110000000000]
specloopname_ln11     (specloopname     ) [ 00000000000000000000000000000]
tmp_10                (specregionbegin  ) [ 00000000000000000000000000000]
specpipeline_ln12     (specpipeline     ) [ 00000000000000000000000000000]
sum                   (fadd             ) [ 00000000000001111110000000000]
empty_6               (specregionend    ) [ 00000000000000000000000000000]
br_ln10               (br               ) [ 00000000000001111110000000000]
br_ln16               (br               ) [ 00000000000000000001111111110]
j_0_i                 (phi              ) [ 00000000000000000000111111110]
icmp_ln16             (icmp             ) [ 00000000000000000000111111110]
empty_7               (speclooptripcount) [ 00000000000000000000000000000]
j                     (add              ) [ 00000000000000000001111111110]
br_ln16               (br               ) [ 00000000000000000000000000000]
dense_array_2_load_1  (load             ) [ 00000000000000000000000000000]
dense_array_2_1_loa_1 (load             ) [ 00000000000000000000000000000]
dense_array_2_2_loa_1 (load             ) [ 00000000000000000000000000000]
tmp_13                (mux              ) [ 00000000000000000000111000000]
switch_ln18           (switch           ) [ 00000000000000000000000000000]
tmp_4                 (fexp             ) [ 00000000000000000000100111110]
specloopname_ln17     (specloopname     ) [ 00000000000000000000000000000]
tmp_12                (specregionbegin  ) [ 00000000000000000000000000000]
specpipeline_ln18     (specpipeline     ) [ 00000000000000000000000000000]
tmp_5                 (fdiv             ) [ 00000000000000000000000000000]
write_ln18            (write            ) [ 00000000000000000000000000000]
br_ln18               (br               ) [ 00000000000000000000000000000]
write_ln18            (write            ) [ 00000000000000000000000000000]
br_ln18               (br               ) [ 00000000000000000000000000000]
write_ln18            (write            ) [ 00000000000000000000000000000]
br_ln18               (br               ) [ 00000000000000000000000000000]
empty_8               (specregionend    ) [ 00000000000000000000000000000]
br_ln16               (br               ) [ 00000000000000000001111111110]
ret_ln43              (ret              ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="flat_array_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="flat_array_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="flat_array_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="flat_array_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="flat_array_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="flat_array_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="flat_array_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="flat_array_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="prediction_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="prediction_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="prediction_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_dense_array_s"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.floatP"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="dense_array_0_0_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array_0_0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="dense_array_1_0_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array_1_0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="dense_array_2_0_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array_2_0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="dense_array_2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array_2/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="dense_array_2_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array_2_1/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="dense_array_2_2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array_2_2/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="flat_array_0_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_0_read/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="flat_array_1_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_1_read/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="flat_array_2_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_2_read/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="flat_array_3_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_3_read/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="flat_array_4_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_4_read/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="flat_array_5_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_5_read/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="flat_array_6_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_6_read/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="flat_array_7_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_7_read/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln18_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/27 "/>
</bind>
</comp>

<comp id="189" class="1004" name="write_ln18_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="32" slack="0"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/27 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln18_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/27 "/>
</bind>
</comp>

<comp id="203" class="1005" name="phi_ln26_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="1"/>
<pin id="205" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln26 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="phi_ln26_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="2" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln26/2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="d_0_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="1"/>
<pin id="216" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="d_0 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="d_0_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="2" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0/3 "/>
</bind>
</comp>

<comp id="226" class="1005" name="sum_0_i_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="sum_0_i_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="32" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i/14 "/>
</bind>
</comp>

<comp id="238" class="1005" name="i_0_i_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="1"/>
<pin id="240" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="i_0_i_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="1" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/14 "/>
</bind>
</comp>

<comp id="249" class="1005" name="j_0_i_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="1"/>
<pin id="251" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="j_0_i_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="1" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/20 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_s/4 sum/17 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_1/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_2/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_4/8 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_5/9 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="2"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_6/10 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="2"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="dense_array_0/11 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="2"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_1/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="3"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_2/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="4"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_3/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="5"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_4/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="5"/>
<pin id="330" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_6/7 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="6"/>
<pin id="334" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_5/8 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="6"/>
<pin id="339" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_7/8 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="0" index="1" bw="32" slack="5"/>
<pin id="343" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_5/23 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp/14 tmp_4/20 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_load_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="3"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_array_2_load/14 dense_array_2_load_1/20 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="3"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_array_2_1_loa/14 dense_array_2_1_loa_1/20 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="3"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_array_2_2_loa/14 dense_array_2_2_loa_1/20 "/>
</bind>
</comp>

<comp id="362" class="1005" name="reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_s sum "/>
</bind>
</comp>

<comp id="368" class="1005" name="reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="dense_array_0_0_loa_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_array_0_0_loa/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="dense_array_1_0_loa_load_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_array_1_0_loa/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="dense_array_2_0_loa_load_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_array_2_0_loa/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln26_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln26_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="0" index="1" bw="2" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_1/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="select_ln26_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="0" index="2" bw="32" slack="0"/>
<pin id="399" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln26_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="2" slack="0"/>
<pin id="405" dir="0" index="1" bw="2" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_2/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln26_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="0" index="2" bw="32" slack="0"/>
<pin id="413" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="select_ln26_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="0" index="2" bw="32" slack="0"/>
<pin id="421" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_2/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="select_ln26_3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="0" index="2" bw="32" slack="0"/>
<pin id="429" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_3/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="select_ln26_4_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="0" index="2" bw="32" slack="0"/>
<pin id="437" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_4/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln26_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="0" index="1" bw="2" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln26_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="1"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln26_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="1"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln26_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="1"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="store_ln29_store_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="store_ln29_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln29_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln29_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="2" slack="0"/>
<pin id="479" dir="0" index="1" bw="2" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="d_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="2" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="0" index="2" bw="32" slack="0"/>
<pin id="493" dir="0" index="3" bw="32" slack="0"/>
<pin id="494" dir="0" index="4" bw="2" slack="0"/>
<pin id="495" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_3_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="0" index="2" bw="32" slack="0"/>
<pin id="506" dir="0" index="3" bw="32" slack="0"/>
<pin id="507" dir="0" index="4" bw="2" slack="1"/>
<pin id="508" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_6_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="0"/>
<pin id="518" dir="0" index="2" bw="32" slack="0"/>
<pin id="519" dir="0" index="3" bw="32" slack="0"/>
<pin id="520" dir="0" index="4" bw="2" slack="2"/>
<pin id="521" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_7_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="0" index="2" bw="32" slack="0"/>
<pin id="532" dir="0" index="3" bw="32" slack="0"/>
<pin id="533" dir="0" index="4" bw="2" slack="3"/>
<pin id="534" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_8_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="0" index="2" bw="32" slack="0"/>
<pin id="545" dir="0" index="3" bw="32" slack="0"/>
<pin id="546" dir="0" index="4" bw="2" slack="4"/>
<pin id="547" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_9_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="0" index="2" bw="32" slack="0"/>
<pin id="559" dir="0" index="3" bw="32" slack="0"/>
<pin id="560" dir="0" index="4" bw="2" slack="5"/>
<pin id="561" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln39_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="10"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/12 "/>
</bind>
</comp>

<comp id="574" class="1004" name="store_ln39_store_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="10"/>
<pin id="577" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/12 "/>
</bind>
</comp>

<comp id="579" class="1004" name="store_ln39_store_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="10"/>
<pin id="582" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/12 "/>
</bind>
</comp>

<comp id="584" class="1004" name="icmp_ln10_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="0"/>
<pin id="586" dir="0" index="1" bw="2" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/14 "/>
</bind>
</comp>

<comp id="590" class="1004" name="i_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/14 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_11_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="0"/>
<pin id="599" dir="0" index="2" bw="32" slack="0"/>
<pin id="600" dir="0" index="3" bw="32" slack="0"/>
<pin id="601" dir="0" index="4" bw="2" slack="0"/>
<pin id="602" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_11/14 "/>
</bind>
</comp>

<comp id="609" class="1004" name="icmp_ln16_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="2" slack="0"/>
<pin id="611" dir="0" index="1" bw="2" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/20 "/>
</bind>
</comp>

<comp id="615" class="1004" name="j_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="2" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/20 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_13_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="0" index="2" bw="32" slack="0"/>
<pin id="625" dir="0" index="3" bw="32" slack="0"/>
<pin id="626" dir="0" index="4" bw="2" slack="0"/>
<pin id="627" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_13/20 "/>
</bind>
</comp>

<comp id="634" class="1005" name="dense_array_0_0_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_0_0 "/>
</bind>
</comp>

<comp id="640" class="1005" name="dense_array_1_0_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_1_0 "/>
</bind>
</comp>

<comp id="646" class="1005" name="dense_array_2_0_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_2_0 "/>
</bind>
</comp>

<comp id="652" class="1005" name="add_ln26_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="2" slack="0"/>
<pin id="654" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="657" class="1005" name="icmp_ln26_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="661" class="1005" name="dense_array_2_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="0"/>
<pin id="663" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dense_array_2 "/>
</bind>
</comp>

<comp id="668" class="1005" name="dense_array_2_1_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dense_array_2_1 "/>
</bind>
</comp>

<comp id="675" class="1005" name="dense_array_2_2_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="0"/>
<pin id="677" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dense_array_2_2 "/>
</bind>
</comp>

<comp id="682" class="1005" name="flat_array_0_read_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_0_read "/>
</bind>
</comp>

<comp id="687" class="1005" name="flat_array_1_read_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="2"/>
<pin id="689" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="flat_array_1_read "/>
</bind>
</comp>

<comp id="692" class="1005" name="flat_array_2_read_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="3"/>
<pin id="694" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="flat_array_2_read "/>
</bind>
</comp>

<comp id="697" class="1005" name="flat_array_3_read_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="4"/>
<pin id="699" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="flat_array_3_read "/>
</bind>
</comp>

<comp id="702" class="1005" name="flat_array_4_read_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="5"/>
<pin id="704" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="flat_array_4_read "/>
</bind>
</comp>

<comp id="707" class="1005" name="flat_array_5_read_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="6"/>
<pin id="709" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="flat_array_5_read "/>
</bind>
</comp>

<comp id="712" class="1005" name="flat_array_6_read_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="5"/>
<pin id="714" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="flat_array_6_read "/>
</bind>
</comp>

<comp id="717" class="1005" name="flat_array_7_read_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="6"/>
<pin id="719" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="flat_array_7_read "/>
</bind>
</comp>

<comp id="722" class="1005" name="icmp_ln29_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="9"/>
<pin id="724" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="726" class="1005" name="d_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="2" slack="0"/>
<pin id="728" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="731" class="1005" name="tmp_2_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="1"/>
<pin id="733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="736" class="1005" name="tmp_s_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="741" class="1005" name="tmp_3_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="746" class="1005" name="tmp_2_1_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_1 "/>
</bind>
</comp>

<comp id="751" class="1005" name="tmp_6_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="1"/>
<pin id="753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="756" class="1005" name="w_sum_1_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 "/>
</bind>
</comp>

<comp id="761" class="1005" name="tmp_2_2_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_2 "/>
</bind>
</comp>

<comp id="766" class="1005" name="tmp_7_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="771" class="1005" name="w_sum_2_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="1"/>
<pin id="773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2 "/>
</bind>
</comp>

<comp id="776" class="1005" name="tmp_2_3_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="1"/>
<pin id="778" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_3 "/>
</bind>
</comp>

<comp id="781" class="1005" name="tmp_8_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="787" class="1005" name="w_sum_3_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="1"/>
<pin id="789" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="792" class="1005" name="tmp_2_4_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="1"/>
<pin id="794" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_4 "/>
</bind>
</comp>

<comp id="797" class="1005" name="tmp_9_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="1"/>
<pin id="799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="803" class="1005" name="tmp_2_6_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="2"/>
<pin id="805" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2_6 "/>
</bind>
</comp>

<comp id="808" class="1005" name="w_sum_4_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4 "/>
</bind>
</comp>

<comp id="813" class="1005" name="tmp_2_5_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="1"/>
<pin id="815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_5 "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_2_7_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="2"/>
<pin id="820" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2_7 "/>
</bind>
</comp>

<comp id="823" class="1005" name="w_sum_5_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_5 "/>
</bind>
</comp>

<comp id="828" class="1005" name="w_sum_6_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="1"/>
<pin id="830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_6 "/>
</bind>
</comp>

<comp id="833" class="1005" name="icmp_ln10_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="837" class="1005" name="i_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="2" slack="0"/>
<pin id="839" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="842" class="1005" name="tmp_11_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="1"/>
<pin id="844" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="847" class="1005" name="icmp_ln16_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="7"/>
<pin id="849" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="851" class="1005" name="j_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="2" slack="0"/>
<pin id="853" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="856" class="1005" name="tmp_13_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="1"/>
<pin id="858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="46" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="46" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="108" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="108" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="108" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="218" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="237"><net_src comp="230" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="241"><net_src comp="30" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="260"><net_src comp="253" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="261" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="266" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="226" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="306"><net_src comp="302" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="311"><net_src comp="307" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="316"><net_src comp="312" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="321"><net_src comp="317" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="326"><net_src comp="322" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="335"><net_src comp="331" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="344"><net_src comp="340" pin="2"/><net_sink comp="182" pin=2"/></net>

<net id="345"><net_src comp="340" pin="2"/><net_sink comp="189" pin=2"/></net>

<net id="346"><net_src comp="340" pin="2"/><net_sink comp="196" pin=2"/></net>

<net id="347"><net_src comp="226" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="102" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="365"><net_src comp="261" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="371"><net_src comp="348" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="387"><net_src comp="207" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="32" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="207" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="32" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="380" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="34" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="407"><net_src comp="207" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="30" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="380" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="395" pin="3"/><net_sink comp="409" pin=2"/></net>

<net id="422"><net_src comp="389" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="34" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="377" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="430"><net_src comp="403" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="377" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="417" pin="3"/><net_sink comp="425" pin=2"/></net>

<net id="438"><net_src comp="403" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="34" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="374" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="445"><net_src comp="207" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="36" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="409" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="425" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="433" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="409" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="425" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="433" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="218" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="48" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="218" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="32" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="496"><net_src comp="50" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="52" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="54" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="499"><net_src comp="56" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="500"><net_src comp="218" pin="4"/><net_sink comp="489" pin=4"/></net>

<net id="501"><net_src comp="489" pin="5"/><net_sink comp="302" pin=0"/></net>

<net id="509"><net_src comp="50" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="58" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="60" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="512"><net_src comp="62" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="513"><net_src comp="214" pin="1"/><net_sink comp="502" pin=4"/></net>

<net id="514"><net_src comp="502" pin="5"/><net_sink comp="307" pin=0"/></net>

<net id="522"><net_src comp="50" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="64" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="66" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="525"><net_src comp="68" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="526"><net_src comp="214" pin="1"/><net_sink comp="515" pin=4"/></net>

<net id="527"><net_src comp="515" pin="5"/><net_sink comp="312" pin=0"/></net>

<net id="535"><net_src comp="50" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="70" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="72" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="538"><net_src comp="74" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="539"><net_src comp="214" pin="1"/><net_sink comp="528" pin=4"/></net>

<net id="540"><net_src comp="528" pin="5"/><net_sink comp="317" pin=0"/></net>

<net id="548"><net_src comp="50" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="76" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="78" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="551"><net_src comp="80" pin="0"/><net_sink comp="541" pin=3"/></net>

<net id="552"><net_src comp="214" pin="1"/><net_sink comp="541" pin=4"/></net>

<net id="553"><net_src comp="541" pin="5"/><net_sink comp="322" pin=0"/></net>

<net id="554"><net_src comp="541" pin="5"/><net_sink comp="327" pin=0"/></net>

<net id="562"><net_src comp="50" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="82" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="84" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="565"><net_src comp="86" pin="0"/><net_sink comp="555" pin=3"/></net>

<net id="566"><net_src comp="214" pin="1"/><net_sink comp="555" pin=4"/></net>

<net id="567"><net_src comp="555" pin="5"/><net_sink comp="331" pin=0"/></net>

<net id="568"><net_src comp="555" pin="5"/><net_sink comp="336" pin=0"/></net>

<net id="573"><net_src comp="296" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="296" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="296" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="242" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="48" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="242" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="32" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="603"><net_src comp="50" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="353" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="356" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="606"><net_src comp="359" pin="1"/><net_sink comp="596" pin=3"/></net>

<net id="607"><net_src comp="242" pin="4"/><net_sink comp="596" pin=4"/></net>

<net id="608"><net_src comp="596" pin="5"/><net_sink comp="348" pin=1"/></net>

<net id="613"><net_src comp="253" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="48" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="253" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="32" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="628"><net_src comp="50" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="353" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="356" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="631"><net_src comp="359" pin="1"/><net_sink comp="621" pin=3"/></net>

<net id="632"><net_src comp="253" pin="4"/><net_sink comp="621" pin=4"/></net>

<net id="633"><net_src comp="621" pin="5"/><net_sink comp="348" pin=1"/></net>

<net id="637"><net_src comp="110" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="643"><net_src comp="114" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="649"><net_src comp="118" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="655"><net_src comp="383" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="660"><net_src comp="441" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="122" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="667"><net_src comp="661" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="671"><net_src comp="126" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="674"><net_src comp="668" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="678"><net_src comp="130" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="681"><net_src comp="675" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="685"><net_src comp="134" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="690"><net_src comp="140" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="695"><net_src comp="146" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="700"><net_src comp="152" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="705"><net_src comp="158" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="710"><net_src comp="164" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="715"><net_src comp="170" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="720"><net_src comp="176" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="725"><net_src comp="477" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="483" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="734"><net_src comp="489" pin="5"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="739"><net_src comp="302" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="744"><net_src comp="502" pin="5"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="749"><net_src comp="307" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="754"><net_src comp="515" pin="5"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="759"><net_src comp="266" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="764"><net_src comp="312" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="769"><net_src comp="528" pin="5"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="774"><net_src comp="271" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="779"><net_src comp="317" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="784"><net_src comp="541" pin="5"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="790"><net_src comp="276" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="795"><net_src comp="322" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="800"><net_src comp="555" pin="5"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="806"><net_src comp="327" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="811"><net_src comp="281" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="816"><net_src comp="331" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="821"><net_src comp="336" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="826"><net_src comp="286" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="831"><net_src comp="291" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="836"><net_src comp="584" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="590" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="845"><net_src comp="596" pin="5"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="850"><net_src comp="609" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="615" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="859"><net_src comp="621" pin="5"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="348" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction_0 | {27 }
	Port: prediction_1 | {27 }
	Port: prediction_2 | {27 }
 - Input state : 
	Port: dense : flat_array_0 | {2 }
	Port: dense : flat_array_1 | {2 }
	Port: dense : flat_array_2 | {2 }
	Port: dense : flat_array_3 | {2 }
	Port: dense : flat_array_4 | {2 }
	Port: dense : flat_array_5 | {2 }
	Port: dense : flat_array_6 | {2 }
	Port: dense : flat_array_7 | {2 }
  - Chain level:
	State 1
	State 2
		add_ln26 : 1
		icmp_ln26_1 : 1
		select_ln26 : 2
		icmp_ln26_2 : 1
		select_ln26_1 : 3
		select_ln26_2 : 2
		select_ln26_3 : 3
		select_ln26_4 : 2
		icmp_ln26 : 1
		store_ln26 : 4
		store_ln26 : 4
		store_ln26 : 3
		br_ln26 : 2
		store_ln29 : 4
		store_ln29 : 4
		store_ln29 : 3
	State 3
		icmp_ln29 : 1
		d : 1
		br_ln29 : 2
		tmp_2 : 1
		tmp_s : 2
	State 4
		w_sum_s : 1
		tmp_2_1 : 1
	State 5
		w_sum_1 : 1
		tmp_2_2 : 1
	State 6
		w_sum_2 : 1
		tmp_2_3 : 1
	State 7
		w_sum_3 : 1
		tmp_2_4 : 1
		tmp_2_6 : 1
	State 8
		w_sum_4 : 1
		tmp_2_5 : 1
		tmp_2_7 : 1
	State 9
		w_sum_5 : 1
	State 10
		w_sum_6 : 1
	State 11
		dense_array_0 : 1
	State 12
		store_ln39 : 1
		store_ln39 : 1
		store_ln39 : 1
		empty_4 : 1
	State 13
	State 14
		icmp_ln10 : 1
		i : 1
		br_ln10 : 2
		tmp_11 : 1
		tmp : 2
	State 15
	State 16
	State 17
	State 18
		empty_6 : 1
	State 19
	State 20
		icmp_ln16 : 1
		j : 1
		br_ln16 : 2
		tmp_13 : 1
		tmp_4 : 2
		switch_ln18 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		write_ln18 : 1
		write_ln18 : 1
		write_ln18 : 1
		empty_8 : 1
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_261          |    2    |   177   |   198   |
|          |           grp_fu_266          |    2    |   177   |   198   |
|          |           grp_fu_271          |    2    |   177   |   198   |
|   fadd   |           grp_fu_276          |    2    |   177   |   198   |
|          |           grp_fu_281          |    2    |   177   |   198   |
|          |           grp_fu_286          |    2    |   177   |   198   |
|          |           grp_fu_291          |    2    |   177   |   198   |
|          |           grp_fu_296          |    2    |   177   |   198   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_302          |    3    |   128   |   138   |
|          |           grp_fu_307          |    3    |   128   |   138   |
|          |           grp_fu_312          |    3    |   128   |   138   |
|   fmul   |           grp_fu_317          |    3    |   128   |   138   |
|          |           grp_fu_322          |    3    |   128   |   138   |
|          |           grp_fu_327          |    3    |   128   |   138   |
|          |           grp_fu_331          |    3    |   128   |   138   |
|          |           grp_fu_336          |    3    |   128   |   138   |
|----------|-------------------------------|---------|---------|---------|
|   fexp   |           grp_fu_348          |    7    |    94   |   929   |
|----------|-------------------------------|---------|---------|---------|
|   fdiv   |           grp_fu_340          |    0    |   217   |   779   |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln26_fu_395      |    0    |    0    |    32   |
|          |      select_ln26_1_fu_409     |    0    |    0    |    32   |
|  select  |      select_ln26_2_fu_417     |    0    |    0    |    32   |
|          |      select_ln26_3_fu_425     |    0    |    0    |    32   |
|          |      select_ln26_4_fu_433     |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_2_fu_489         |    0    |    0    |    15   |
|          |          tmp_3_fu_502         |    0    |    0    |    15   |
|          |          tmp_6_fu_515         |    0    |    0    |    15   |
|    mux   |          tmp_7_fu_528         |    0    |    0    |    15   |
|          |          tmp_8_fu_541         |    0    |    0    |    15   |
|          |          tmp_9_fu_555         |    0    |    0    |    15   |
|          |         tmp_11_fu_596         |    0    |    0    |    15   |
|          |         tmp_13_fu_621         |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln26_1_fu_389      |    0    |    0    |    8    |
|          |       icmp_ln26_2_fu_403      |    0    |    0    |    8    |
|   icmp   |        icmp_ln26_fu_441       |    0    |    0    |    8    |
|          |        icmp_ln29_fu_477       |    0    |    0    |    8    |
|          |        icmp_ln10_fu_584       |    0    |    0    |    8    |
|          |        icmp_ln16_fu_609       |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln26_fu_383        |    0    |    0    |    10   |
|    add   |            d_fu_483           |    0    |    0    |    10   |
|          |            i_fu_590           |    0    |    0    |    10   |
|          |            j_fu_615           |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|
|          | flat_array_0_read_read_fu_134 |    0    |    0    |    0    |
|          | flat_array_1_read_read_fu_140 |    0    |    0    |    0    |
|          | flat_array_2_read_read_fu_146 |    0    |    0    |    0    |
|   read   | flat_array_3_read_read_fu_152 |    0    |    0    |    0    |
|          | flat_array_4_read_read_fu_158 |    0    |    0    |    0    |
|          | flat_array_5_read_read_fu_164 |    0    |    0    |    0    |
|          | flat_array_6_read_read_fu_170 |    0    |    0    |    0    |
|          | flat_array_7_read_read_fu_176 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    write_ln18_write_fu_182    |    0    |    0    |    0    |
|   write  |    write_ln18_write_fu_189    |    0    |    0    |    0    |
|          |    write_ln18_write_fu_196    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    47   |   2751  |   4764  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln26_reg_652    |    2   |
|       d_0_reg_214       |    2   |
|        d_reg_726        |    2   |
| dense_array_0_0_reg_634 |   32   |
| dense_array_1_0_reg_640 |   32   |
| dense_array_2_0_reg_646 |   32   |
| dense_array_2_1_reg_668 |   32   |
| dense_array_2_2_reg_675 |   32   |
|  dense_array_2_reg_661  |   32   |
|flat_array_0_read_reg_682|   32   |
|flat_array_1_read_reg_687|   32   |
|flat_array_2_read_reg_692|   32   |
|flat_array_3_read_reg_697|   32   |
|flat_array_4_read_reg_702|   32   |
|flat_array_5_read_reg_707|   32   |
|flat_array_6_read_reg_712|   32   |
|flat_array_7_read_reg_717|   32   |
|      i_0_i_reg_238      |    2   |
|        i_reg_837        |    2   |
|    icmp_ln10_reg_833    |    1   |
|    icmp_ln16_reg_847    |    1   |
|    icmp_ln26_reg_657    |    1   |
|    icmp_ln29_reg_722    |    1   |
|      j_0_i_reg_249      |    2   |
|        j_reg_851        |    2   |
|     phi_ln26_reg_203    |    2   |
|         reg_362         |   32   |
|         reg_368         |   32   |
|     sum_0_i_reg_226     |   32   |
|      tmp_11_reg_842     |   32   |
|      tmp_13_reg_856     |   32   |
|     tmp_2_1_reg_746     |   32   |
|     tmp_2_2_reg_761     |   32   |
|     tmp_2_3_reg_776     |   32   |
|     tmp_2_4_reg_792     |   32   |
|     tmp_2_5_reg_813     |   32   |
|     tmp_2_6_reg_803     |   32   |
|     tmp_2_7_reg_818     |   32   |
|      tmp_2_reg_731      |   32   |
|      tmp_3_reg_741      |   32   |
|      tmp_6_reg_751      |   32   |
|      tmp_7_reg_766      |   32   |
|      tmp_8_reg_781      |   32   |
|      tmp_9_reg_797      |   32   |
|      tmp_s_reg_736      |   32   |
|     w_sum_1_reg_756     |   32   |
|     w_sum_2_reg_771     |   32   |
|     w_sum_3_reg_787     |   32   |
|     w_sum_4_reg_808     |   32   |
|     w_sum_5_reg_823     |   32   |
|     w_sum_6_reg_828     |   32   |
+-------------------------+--------+
|          Total          |  1268  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
|   d_0_reg_214   |  p0  |   2  |   2  |    4   ||    9    |
| sum_0_i_reg_226 |  p0  |   2  |  32  |   64   ||    9    |
|  j_0_i_reg_249  |  p0  |   2  |   2  |    4   ||    9    |
|    grp_fu_261   |  p0  |   3  |  32  |   96   ||    15   |
|    grp_fu_261   |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_266   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_266   |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_271   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_271   |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_276   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_276   |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_281   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_281   |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_286   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_286   |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_291   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_296   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_302   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_307   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_312   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_317   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_322   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_327   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_331   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_336   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_348   |  p1  |   4  |  32  |   128  ||    21   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |  1640  || 30.9275 ||   252   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   47   |    -   |  2751  |  4764  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   30   |    -   |   252  |
|  Register |    -   |    -   |  1268  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   47   |   30   |  4019  |  5016  |
+-----------+--------+--------+--------+--------+
