

================================================================
== Vivado HLS Report for 'CvtColor'
================================================================
* Date:           Fri Jul 27 00:44:45 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobel_edge
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.50|     12.56|        1.69|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  925201|    1|  925201|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+
        |               |    Latency   | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  925200| 3 ~ 1285 |          -|          -|  0 ~ 720 |    no    |
        | + loop_width  |    0|    1282|         4|          1|          1| 0 ~ 1280 |    yes   |
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_i)
3 --> 
	7  / (!tmp_20_i)
	4  / (tmp_20_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	2  / true

* FSM state operations: 

 <State 1> : 3.63ns
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %p_src_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %p_src_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%p_src_cols_V_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %p_src_cols_V)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%p_src_rows_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %p_src_rows_V)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1947]

 <State 2> : 2.86ns
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_i = phi i10 [ 0, %entry ], [ %i, %3 ]"
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_cast_cast_i = zext i10 %i_i to i11" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1947]
ST_2 : Operation 21 [1/1] (1.88ns)   --->   "%tmp_i = icmp slt i11 %i_cast_cast_i, %p_src_rows_V_read" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1947]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 720, i64 0)"
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%i = add i10 %i_i, 1" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1947]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %1, label %.exit" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1947]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1947]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1947]
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1948]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void"

 <State 3> : 1.99ns
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%j_i = phi i11 [ 0, %1 ], [ %j, %"operator>>.exit.i_ifconv" ]"
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%j_cast_cast_i = zext i11 %j_i to i12" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1948]
ST_3 : Operation 31 [1/1] (1.99ns)   --->   "%tmp_20_i = icmp slt i12 %j_cast_cast_i, %p_src_cols_V_read" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1948]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1280, i64 0)"
ST_3 : Operation 33 [1/1] (1.63ns)   --->   "%j = add i11 %j_i, 1" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1948]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp_20_i, label %"operator>>.exit.i_ifconv", label %3" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1948]

 <State 4> : 10.01ns
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_42_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:617->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1951]
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:621->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1951]
ST_4 : Operation 37 [1/1] (3.63ns)   --->   "%tmp_88 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1951]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_4 : Operation 38 [1/1] (3.63ns)   --->   "%tmp_89 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1951]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_4 : Operation 39 [1/1] (3.63ns)   --->   "%tmp_90 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1951]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_42_i)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:626->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1951]
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%OP2_V_i_cast_i = zext i8 %tmp_88 to i29" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]
ST_4 : Operation 42 [1/1] (6.38ns)   --->   "%r_V_i_i = mul i29 %OP2_V_i_cast_i, 1254096" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 5> : 12.56ns
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%OP2_V_1_i_cast_i = zext i8 %tmp_89 to i30" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]
ST_5 : Operation 44 [1/1] (3.36ns)   --->   "%r_V_3_i_i = mul i30 %OP2_V_1_i_cast_i, 2462056" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%OP2_V_2_i_cast_i = zext i8 %tmp_90 to i28" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1475->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]
ST_5 : Operation 46 [1/1] (3.36ns)   --->   "%r_V = mul i28 %OP2_V_2_i_cast_i, 478150" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1475->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3_i_cast_i = zext i28 %r_V to i29" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]
ST_5 : Operation 48 [1/1] (3.02ns)   --->   "%p_Val2_12 = add i29 %r_V_i_i, %tmp_3_i_cast_i" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1_i_cast_i = zext i29 %p_Val2_12 to i30" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]
ST_5 : Operation 50 [1/1] (3.02ns)   --->   "%r_V_1 = add i30 %r_V_3_i_i, %tmp_1_i_cast_i" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%p_Val2_14 = call i8 @_ssdm_op_PartSelect.i8.i30.i32.i32(i30 %r_V_1, i32 22, i32 29)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:408->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:499->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %r_V_1, i32 21)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:408->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:499->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_3_i_i_i_i = zext i1 %tmp to i8" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:408->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:499->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %r_V_1, i32 29)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:408->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:499->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]
ST_5 : Operation 55 [1/1] (1.91ns)   --->   "%p_Val2_15 = add i8 %p_Val2_14, %tmp_3_i_i_i_i" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:408->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:499->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_15, i32 7)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:408->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:499->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%p_Result_2_i_i_i_i_1 = xor i1 %tmp_85, true" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:408->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:499->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%not_carry = or i1 %tmp_86, %p_Result_2_i_i_i_i_1" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:408->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:499->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_s = select i1 %not_carry, i8 %p_Val2_15, i8 -1" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:408->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:499->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 6> : 3.63ns
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1948]
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_41_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1948]
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1950]
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_43_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:641->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1953]
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:645->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1953]
ST_6 : Operation 65 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %p_Val2_s)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1953]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_6 : Operation 66 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %p_Val2_s)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1953]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_6 : Operation 67 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %p_Val2_s)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1953]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_43_i)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:650->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1953]
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_41_i)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1954]
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1948]

 <State 7> : 0.00ns
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_i_76)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1955]
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1947]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 13.5ns, clock uncertainty: 1.69ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'p_src_cols_V' [17]  (3.63 ns)

 <State 2>: 2.86ns
The critical path consists of the following:
	'icmp' operation ('tmp_i', E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1947) [23]  (1.88 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 1.99ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1948) [32]  (0 ns)
	'icmp' operation ('tmp_20_i', E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1948) [34]  (1.99 ns)

 <State 4>: 10ns
The critical path consists of the following:
	fifo read on port 'p_src_data_stream_0_V' (E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1951) [44]  (3.63 ns)
	'mul' operation ('r_V_i_i', E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952) [49]  (6.38 ns)

 <State 5>: 12.6ns
The critical path consists of the following:
	'mul' operation ('r.V', E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1475->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952) [53]  (3.36 ns)
	'add' operation ('__Val2__', E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952) [55]  (3.02 ns)
	'add' operation ('r.V', E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952) [57]  (3.02 ns)
	'add' operation ('__Val2__', E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:408->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:499->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952) [62]  (1.92 ns)
	'select' operation ('__Val2__', E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:408->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:499->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952) [66]  (1.25 ns)

 <State 6>: 3.63ns
The critical path consists of the following:
	fifo write on port 'p_dst_data_stream_0_V' (E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1953) [69]  (3.63 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
