<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon May  3 21:52:49 2021" VIVADOVERSION="2020.1">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:arty-a7-35:part0:1.0" DEVICE="7a35ti" NAME="ethernetlite" PACKAGE="csg324" SPEEDGRADE="-1L"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="eth_mii_col" SIGIS="undef" SIGNAME="axi_ethernetlite_0_phy_col">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="phy_col"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="eth_mii_crs" SIGIS="undef" SIGNAME="axi_ethernetlite_0_phy_crs">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="phy_crs"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="eth_mii_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="axi_ethernetlite_0_phy_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="phy_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="eth_mii_rx_clk" SIGIS="clk" SIGNAME="axi_ethernetlite_0_phy_rx_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="phy_rx_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="eth_mii_rx_dv" SIGIS="undef" SIGNAME="axi_ethernetlite_0_phy_dv">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="phy_dv"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="eth_mii_rx_er" SIGIS="undef" SIGNAME="axi_ethernetlite_0_phy_rx_er">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="phy_rx_er"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="eth_mii_rxd" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernetlite_0_phy_rx_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="phy_rx_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="eth_mii_tx_clk" SIGIS="clk" SIGNAME="axi_ethernetlite_0_phy_tx_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="phy_tx_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="eth_mii_tx_en" SIGIS="undef" SIGNAME="axi_ethernetlite_0_phy_tx_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="phy_tx_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="eth_mii_txd" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernetlite_0_phy_tx_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="phy_tx_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="eth_mdio_mdc_mdc" SIGIS="clk" SIGNAME="axi_ethernetlite_0_phy_mdc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="phy_mdc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="eth_mdio_mdc_mdio_i" SIGIS="undef" SIGNAME="axi_ethernetlite_0_phy_mdio_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="phy_mdio_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="eth_mdio_mdc_mdio_o" SIGIS="undef" SIGNAME="axi_ethernetlite_0_phy_mdio_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="phy_mdio_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="eth_mdio_mdc_mdio_t" SIGIS="undef" SIGNAME="axi_ethernetlite_0_phy_mdio_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="phy_mdio_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sys_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_sys_resetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="sys_resetn"/>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="ui_clk_sync_rst"/>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="init_calib_complete"/>
        <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_clock" SIGIS="clk" SIGNAME="External_Ports_sys_clock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="sys_clock"/>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="ui_clk"/>
        <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="address" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_address">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="address"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="wr_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_wr_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="wr_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="wr_byte_mask" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_wr_byte_mask">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="wr_byte_mask"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_cen" SIGIS="undef" SIGNAME="External_Ports_i_cen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="i_cen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_wren" SIGIS="undef" SIGNAME="External_Ports_i_wren">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="i_wren"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_valid_p" SIGIS="undef" SIGNAME="External_Ports_i_valid_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="i_valid_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="rd_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_rd_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="rd_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_ready_p" SIGIS="undef" SIGNAME="axi_ethernet_0_o_ready_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="o_ready_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="wr_ack_p" SIGIS="undef" SIGNAME="axi_ethernet_0_wr_ack_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="wr_ack_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_valid_p" SIGIS="undef" SIGNAME="axi_ethernet_0_o_valid_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="o_valid_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="eth_intr" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="axi_ethernetlite_0_ip2intc_irpt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="ip2intc_irpt"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="axi_ethernetlite_0_MII" NAME="eth_mii" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="COL" PHYSICAL="eth_mii_col"/>
        <PORTMAP LOGICAL="CRS" PHYSICAL="eth_mii_crs"/>
        <PORTMAP LOGICAL="RST_N" PHYSICAL="eth_mii_rst_n"/>
        <PORTMAP LOGICAL="RX_CLK" PHYSICAL="eth_mii_rx_clk"/>
        <PORTMAP LOGICAL="RX_DV" PHYSICAL="eth_mii_rx_dv"/>
        <PORTMAP LOGICAL="RX_ER" PHYSICAL="eth_mii_rx_er"/>
        <PORTMAP LOGICAL="RXD" PHYSICAL="eth_mii_rxd"/>
        <PORTMAP LOGICAL="TX_CLK" PHYSICAL="eth_mii_tx_clk"/>
        <PORTMAP LOGICAL="TX_EN" PHYSICAL="eth_mii_tx_en"/>
        <PORTMAP LOGICAL="TXD" PHYSICAL="eth_mii_txd"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_ethernetlite_0_MDIO" NAME="eth_mdio_mdc" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="MDC" PHYSICAL="eth_mdio_mdc_mdc"/>
        <PORTMAP LOGICAL="MDIO_I" PHYSICAL="eth_mdio_mdc_mdio_i"/>
        <PORTMAP LOGICAL="MDIO_O" PHYSICAL="eth_mdio_mdc_mdio_o"/>
        <PORTMAP LOGICAL="MDIO_T" PHYSICAL="eth_mdio_mdc_mdio_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/axi_ethernet_0" HWVERSION="1.0" INSTANCE="axi_ethernet_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_ethernet" VLNV="xilinx.com:module_ref:axi_ethernet:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ethernetlite_axi_ethernet_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="address" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wr_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_wr_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="wr_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wr_byte_mask" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_wr_byte_mask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="wr_byte_mask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_cen" SIGIS="undef" SIGNAME="External_Ports_i_cen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_cen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_wren" SIGIS="undef" SIGNAME="External_Ports_i_wren">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_wren"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_valid_p" SIGIS="undef" SIGNAME="External_Ports_i_valid_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_valid_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rd_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_rd_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rd_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ready_p" SIGIS="undef" SIGNAME="axi_ethernet_0_o_ready_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ready_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wr_ack_p" SIGIS="undef" SIGNAME="axi_ethernet_0_wr_ack_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="wr_ack_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_valid_p" SIGIS="undef" SIGNAME="axi_ethernet_0_o_valid_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_valid_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_sys_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_clock" SIGIS="clk" SIGNAME="External_Ports_sys_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ui_clk" SIGIS="clk" SIGNAME="External_Ports_sys_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ui_clk_sync_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_sys_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernetlite_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="init_calib_complete" POLARITY="ACTIVE_LOW" SIGIS="undef" SIGNAME="External_Ports_sys_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_resetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_s_axi" DATAWIDTH="32" NAME="s_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_ethernetlite_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="20" FULLNAME="/axi_ethernetlite_0" HWVERSION="3.0" INSTANCE="axi_ethernetlite_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_ethernetlite" VLNV="xilinx.com:ip:axi_ethernetlite:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernetlite;v=v3_0;d=pg135-axi-ethernetlite.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="1"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="axi_ethernetlite_inst"/>
        <PARAMETER NAME="C_S_AXI_ACLK_PERIOD_PS" VALUE="10000"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_INCLUDE_MDIO" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_INTERNAL_LOOPBACK" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_GLOBAL_BUFFERS" VALUE="1"/>
        <PARAMETER NAME="C_DUPLEX" VALUE="1"/>
        <PARAMETER NAME="C_TX_PING_PONG" VALUE="0"/>
        <PARAMETER NAME="C_RX_PING_PONG" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ethernetlite_axi_ethernetlite_0_0"/>
        <PARAMETER NAME="AXI_ACLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="Enable_Constraints" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="MII_BOARD_INTERFACE" VALUE="eth_mii"/>
        <PARAMETER NAME="MDIO_BOARD_INTERFACE" VALUE="eth_mdio_mdc"/>
        <PARAMETER NAME="C_USE_INTERNAL" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_sys_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_sys_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ip2intc_irpt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="axi_ethernetlite_0_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="eth_intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="12" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="phy_tx_clk" SIGIS="clk" SIGNAME="axi_ethernetlite_0_phy_tx_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernetlite_imp" PORT="eth_mii_tx_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="phy_rx_clk" SIGIS="clk" SIGNAME="axi_ethernetlite_0_phy_rx_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernetlite_imp" PORT="eth_mii_rx_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="phy_crs" SIGIS="undef" SIGNAME="axi_ethernetlite_0_phy_crs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernetlite_imp" PORT="eth_mii_crs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="phy_dv" SIGIS="undef" SIGNAME="axi_ethernetlite_0_phy_dv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernetlite_imp" PORT="eth_mii_rx_dv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="phy_rx_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernetlite_0_phy_rx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernetlite_imp" PORT="eth_mii_rxd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="phy_col" SIGIS="undef" SIGNAME="axi_ethernetlite_0_phy_col">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernetlite_imp" PORT="eth_mii_col"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="phy_rx_er" SIGIS="undef" SIGNAME="axi_ethernetlite_0_phy_rx_er">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernetlite_imp" PORT="eth_mii_rx_er"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="phy_rst_n" SIGIS="rst" SIGNAME="axi_ethernetlite_0_phy_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernetlite_imp" PORT="eth_mii_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="phy_tx_en" SIGIS="undef" SIGNAME="axi_ethernetlite_0_phy_tx_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernetlite_imp" PORT="eth_mii_tx_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="phy_tx_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernetlite_0_phy_tx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernetlite_imp" PORT="eth_mii_txd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="phy_mdio_i" SIGIS="undef" SIGNAME="axi_ethernetlite_0_phy_mdio_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernetlite_imp" PORT="eth_mdio_mdc_mdio_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="phy_mdio_o" SIGIS="undef" SIGNAME="axi_ethernetlite_0_phy_mdio_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernetlite_imp" PORT="eth_mdio_mdc_mdio_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="phy_mdio_t" SIGIS="undef" SIGNAME="axi_ethernetlite_0_phy_mdio_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernetlite_imp" PORT="eth_mdio_mdc_mdio_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="phy_mdc" SIGIS="clk" SIGNAME="axi_ethernetlite_0_phy_mdc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ethernetlite_imp" PORT="eth_mdio_mdc_mdc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_s_axi" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="ethernetlite_sys_clock_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernetlite_0_MII" NAME="MII" TYPE="INITIATOR" VLNV="xilinx.com:interface:mii:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="COL" PHYSICAL="phy_col"/>
            <PORTMAP LOGICAL="CRS" PHYSICAL="phy_crs"/>
            <PORTMAP LOGICAL="RST_N" PHYSICAL="phy_rst_n"/>
            <PORTMAP LOGICAL="RX_CLK" PHYSICAL="phy_rx_clk"/>
            <PORTMAP LOGICAL="RX_DV" PHYSICAL="phy_dv"/>
            <PORTMAP LOGICAL="RX_ER" PHYSICAL="phy_rx_er"/>
            <PORTMAP LOGICAL="RXD" PHYSICAL="phy_rx_data"/>
            <PORTMAP LOGICAL="TX_CLK" PHYSICAL="phy_tx_clk"/>
            <PORTMAP LOGICAL="TX_EN" PHYSICAL="phy_tx_en"/>
            <PORTMAP LOGICAL="TXD" PHYSICAL="phy_tx_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernetlite_0_MDIO" NAME="MDIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:mdio:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="MDC" PHYSICAL="phy_mdc"/>
            <PORTMAP LOGICAL="MDIO_I" PHYSICAL="phy_mdio_i"/>
            <PORTMAP LOGICAL="MDIO_O" PHYSICAL="phy_mdio_o"/>
            <PORTMAP LOGICAL="MDIO_T" PHYSICAL="phy_mdio_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
