

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_2'
================================================================
* Date:           Fri Dec 27 12:09:36 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.988|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|     8|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|     7|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|     7|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|        11|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     16|       0|   1198|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      58|     17|    -|
|Multiplexer      |        -|      -|       -|   1144|    -|
|Register         |        -|      -|     399|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     16|     457|   2359|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      7|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_2_b_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_2_b_s  |        0|  13|   2|    0|     8|   13|     1|          104|
    |SeparableConv2D_2_w_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_2_w_s  |        0|  45|  15|    0|    64|   15|     1|          960|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        0|  58|  17|    0|    72|   28|     2|         1064|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_3653_p2          |     *    |      1|  0|   6|          16|          15|
    |grp_fu_3657_p2          |     *    |      1|  0|   6|          16|           6|
    |grp_fu_3660_p2          |     *    |      1|  0|   6|          16|           6|
    |grp_fu_3662_p2          |     *    |      1|  0|   6|          16|          15|
    |grp_fu_3667_p2          |     *    |      1|  0|   6|          16|          15|
    |grp_fu_3676_p2          |     *    |      1|  0|   6|          16|          15|
    |grp_fu_3679_p2          |     *    |      1|  0|   6|          16|           6|
    |grp_fu_3682_p2          |     *    |      1|  0|   6|          16|           6|
    |grp_fu_3684_p2          |     *    |      1|  0|   7|          17|          15|
    |mul_ln23_49_fu_3656_p2  |     *    |      1|  0|   6|          16|          15|
    |mul_ln23_52_fu_3680_p2  |     *    |      1|  0|   6|          16|           6|
    |mul_ln23_59_fu_3655_p2  |     *    |      1|  0|   6|          16|          15|
    |mul_ln23_61_fu_3661_p2  |     *    |      1|  0|   6|          16|          15|
    |mul_ln23_75_fu_3670_p2  |     *    |      1|  0|   6|          16|          15|
    |mul_ln23_76_fu_3675_p2  |     *    |      1|  0|   6|          16|           6|
    |mul_ln23_77_fu_3681_p2  |     *    |      1|  0|   6|          16|          15|
    |add_ln16_fu_503_p2      |     +    |      0|  0|  15|           9|           6|
    |add_ln23_82_fu_482_p2   |     +    |      0|  0|  24|          17|          17|
    |add_ln23_92_fu_494_p2   |     +    |      0|  0|  24|          17|          17|
    |add_ln23_94_fu_473_p2   |     +    |      0|  0|  24|          17|          17|
    |add_ln23_99_fu_496_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln23_fu_500_p2      |     +    |      0|  0|  15|           7|           7|
    |grp_fu_472_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_474_p2           |     +    |      0|  0|  30|          23|          23|
    |grp_fu_475_p2           |     +    |      0|  0|  30|          23|          23|
    |grp_fu_476_p2           |     +    |      0|  0|  30|          23|          23|
    |grp_fu_477_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_478_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_479_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_480_p2           |     +    |      0|  0|  30|          23|          23|
    |grp_fu_481_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_483_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_484_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_486_p2           |     +    |      0|  0|  30|          23|          23|
    |grp_fu_487_p2           |     +    |      0|  0|  30|          23|          23|
    |grp_fu_488_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_490_p2           |     +    |      0|  0|  30|          23|          23|
    |grp_fu_491_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_492_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_493_p2           |     +    |      0|  0|  30|          23|          23|
    |grp_fu_495_p2           |     +    |      0|  0|  30|          23|          23|
    |grp_fu_497_p2           |     +    |      0|  0|  30|          23|          23|
    |grp_fu_498_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_499_p2           |     +    |      0|  0|  30|          23|          23|
    |grp_fu_502_p2           |     +    |      0|  0|  24|          17|          17|
    |out_d_fu_501_p2         |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_485_p2         |     +    |      0|  0|  12|           3|           1|
    |out_w_fu_489_p2         |     +    |      0|  0|  12|           3|           1|
    |sub_ln23_fu_7096_p2     |     -    |      0|  0|  15|           7|           7|
    |icmp_ln16_fu_7044_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln17_fu_7074_p2    |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln18_fu_7102_p2    |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln20_2_fu_7484_p2  |   icmp   |      0|  0|  13|          16|           4|
    |icmp_ln20_fu_7117_p2    |   icmp   |      0|  0|  13|          16|           4|
    |or_ln20_15_fu_7187_p2   |    or    |      0|  0|  16|          16|           2|
    |or_ln20_16_fu_7217_p2   |    or    |      0|  0|  16|          16|           2|
    |or_ln20_17_fu_7267_p2   |    or    |      0|  0|  16|          16|           3|
    |or_ln20_18_fu_7297_p2   |    or    |      0|  0|  16|          16|           3|
    |or_ln20_19_fu_7357_p2   |    or    |      0|  0|  16|          16|           3|
    |or_ln20_20_fu_7387_p2   |    or    |      0|  0|  16|          16|           3|
    |or_ln20_21_fu_7478_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_22_fu_7514_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_23_fu_7569_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_24_fu_7599_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_25_fu_7649_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_26_fu_7679_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_27_fu_7729_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_28_fu_7759_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_fu_7137_p2      |    or    |      0|  0|  16|          16|           1|
    |select_ln27_fu_7843_p3  |  select  |      0|  0|  15|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |     16|  0|1198|        1093|         796|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |SeparableConv2D_2_w_s_address0  |  44|          9|    6|         54|
    |SeparableConv2D_2_w_s_address1  |  41|          8|    6|         48|
    |ap_NS_fsm                       |  89|         18|    1|         18|
    |buffer_0_0_reg_440              |   9|          2|   16|         32|
    |grp_fu_3653_p0                  |  21|          4|   16|         64|
    |grp_fu_3653_p1                  |  21|          4|   15|         60|
    |grp_fu_3657_p0                  |  21|          4|   16|         64|
    |grp_fu_3660_p0                  |  21|          4|   16|         64|
    |grp_fu_3662_p0                  |  15|          3|   16|         48|
    |grp_fu_3662_p1                  |  15|          3|   15|         45|
    |grp_fu_3667_p0                  |  15|          3|   16|         48|
    |grp_fu_3667_p1                  |  15|          3|   15|         45|
    |grp_fu_3676_p0                  |  21|          4|   16|         64|
    |grp_fu_3676_p1                  |  21|          4|   15|         60|
    |grp_fu_3679_p0                  |  21|          4|   16|         64|
    |grp_fu_3682_p0                  |  21|          4|   16|         64|
    |grp_fu_3684_p0                  |  21|          4|   17|         68|
    |grp_fu_3684_p1                  |  15|          3|   15|         45|
    |grp_fu_472_p0                   |  15|          3|   17|         51|
    |grp_fu_472_p1                   |  15|          3|   17|         51|
    |grp_fu_474_p0                   |  15|          3|   23|         69|
    |grp_fu_474_p1                   |  15|          3|   23|         69|
    |grp_fu_475_p0                   |  15|          3|   23|         69|
    |grp_fu_475_p1                   |  15|          3|   23|         69|
    |grp_fu_476_p0                   |  15|          3|   23|         69|
    |grp_fu_476_p1                   |  15|          3|   23|         69|
    |grp_fu_477_p0                   |  15|          3|   17|         51|
    |grp_fu_477_p1                   |  15|          3|   17|         51|
    |grp_fu_478_p0                   |  15|          3|   17|         51|
    |grp_fu_478_p1                   |  15|          3|   17|         51|
    |grp_fu_479_p0                   |  15|          3|   16|         48|
    |grp_fu_479_p1                   |  15|          3|   16|         48|
    |grp_fu_481_p0                   |  15|          3|   17|         51|
    |grp_fu_481_p1                   |  15|          3|   17|         51|
    |grp_fu_483_p0                   |  15|          3|   16|         48|
    |grp_fu_483_p1                   |  15|          3|   16|         48|
    |grp_fu_484_p0                   |  15|          3|   17|         51|
    |grp_fu_484_p1                   |  15|          3|   17|         51|
    |grp_fu_487_p0                   |  15|          3|   23|         69|
    |grp_fu_488_p0                   |  15|          3|   16|         48|
    |grp_fu_488_p1                   |  15|          3|   16|         48|
    |grp_fu_490_p0                   |  15|          3|   23|         69|
    |grp_fu_490_p1                   |  15|          3|   23|         69|
    |grp_fu_491_p0                   |  15|          3|   17|         51|
    |grp_fu_491_p1                   |  15|          3|   17|         51|
    |grp_fu_492_p0                   |  15|          3|   16|         48|
    |grp_fu_492_p1                   |  15|          3|   16|         48|
    |grp_fu_493_p0                   |  15|          3|   23|         69|
    |grp_fu_493_p1                   |  15|          3|   23|         69|
    |grp_fu_498_p1                   |  15|          3|   17|         51|
    |grp_fu_499_p0                   |  15|          3|   23|         69|
    |grp_fu_499_p1                   |  15|          3|   23|         69|
    |grp_fu_502_p0                   |  15|          3|   17|         51|
    |grp_fu_502_p1                   |  15|          3|   17|         51|
    |in_d_0_0_reg_450                |   9|          2|   16|         32|
    |input_r_address0                |  44|          9|   14|        126|
    |input_r_address1                |  44|          9|   14|        126|
    |out_d_0_reg_396                 |   9|          2|    4|          8|
    |out_h_0_reg_418                 |   9|          2|    3|          6|
    |out_w_0_reg_429                 |   9|          2|    3|          6|
    |phi_mul_reg_407                 |   9|          2|    9|         18|
    |reg_2832                        |   9|          2|   16|         32|
    |reg_462                         |  15|          3|   16|         48|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |1144|        229| 1026|       3403|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln16_reg_834       |   9|   0|    9|          0|
    |add_ln23_102_reg_2424  |  16|   0|   16|          0|
    |add_ln23_104_reg_2427  |  16|   0|   16|          0|
    |add_ln23_123_reg_3117  |  16|   0|   16|          0|
    |add_ln23_124_reg_1518  |  16|   0|   16|          0|
    |add_ln23_126_reg_3376  |  16|   0|   16|          0|
    |add_ln23_98_reg_2097   |  16|   0|   16|          0|
    |add_ln23_99_reg_1827   |  16|   0|   16|          0|
    |add_ln30_reg_1824      |  10|   0|   10|          0|
    |ap_CS_fsm              |  17|   0|   17|          0|
    |buffer_0_0_reg_440     |  16|   0|   16|          0|
    |icmp_ln20_reg_7933     |   1|   0|    1|          0|
    |in_d_0_0_reg_450       |  16|   0|   16|          0|
    |input_load_reg_7952    |  16|   0|   16|          0|
    |out_d_0_reg_396        |   4|   0|    4|          0|
    |out_d_reg_839          |   4|   0|    4|          0|
    |out_h_0_reg_418        |   3|   0|    3|          0|
    |out_h_reg_1003         |   3|   0|    3|          0|
    |out_w_0_reg_429        |   3|   0|    3|          0|
    |out_w_reg_1257         |   3|   0|    3|          0|
    |phi_mul_reg_407        |   9|   0|    9|          0|
    |reg_2832               |  16|   0|   16|          0|
    |reg_462                |  16|   0|   16|          0|
    |reg_7027               |  16|   0|   16|          0|
    |reg_7034               |  16|   0|   16|          0|
    |sext_ln19_reg_7902     |  16|   0|   16|          0|
    |sext_ln23_reg_7918     |  23|   0|   23|          0|
    |sub_ln23_reg_7910      |   7|   0|    7|          0|
    |trunc_ln23_1_reg_7957  |  16|   0|   16|          0|
    |trunc_ln23_2_reg_7982  |  16|   0|   16|          0|
    |trunc_ln23_reg_7878    |   3|   0|    3|          0|
    |trunc_ln_reg_8032      |  16|   0|   16|          0|
    |zext_ln16_reg_7865     |   9|   0|   10|          1|
    |zext_ln23_reg_7883     |   3|   0|   17|         14|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 399|   0|  414|         15|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

