<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p646" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_646{left:611px;bottom:68px;letter-spacing:0.1px;}
#t2_646{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_646{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_646{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_646{left:69px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t6_646{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_646{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_646{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#t9_646{left:702px;bottom:1044px;}
#ta_646{left:717px;bottom:1037px;letter-spacing:-0.13px;word-spacing:-0.62px;}
#tb_646{left:69px;bottom:1020px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tc_646{left:69px;bottom:984px;letter-spacing:0.13px;}
#td_646{left:69px;bottom:961px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#te_646{left:365px;bottom:961px;letter-spacing:-0.11px;}
#tf_646{left:69px;bottom:943px;letter-spacing:-0.12px;}
#tg_646{left:69px;bottom:924px;letter-spacing:-0.14px;}
#th_646{left:90px;bottom:906px;letter-spacing:-0.07px;}
#ti_646{left:200px;bottom:906px;letter-spacing:-0.11px;}
#tj_646{left:117px;bottom:888px;letter-spacing:-0.12px;}
#tk_646{left:117px;bottom:869px;letter-spacing:-0.12px;}
#tl_646{left:117px;bottom:851px;letter-spacing:-0.12px;}
#tm_646{left:117px;bottom:833px;letter-spacing:-0.13px;}
#tn_646{left:90px;bottom:814px;letter-spacing:-0.11px;}
#to_646{left:200px;bottom:814px;letter-spacing:-0.11px;}
#tp_646{left:117px;bottom:796px;letter-spacing:-0.12px;}
#tq_646{left:117px;bottom:778px;letter-spacing:-0.11px;}
#tr_646{left:117px;bottom:759px;letter-spacing:-0.13px;}
#ts_646{left:90px;bottom:741px;letter-spacing:-0.09px;}
#tt_646{left:200px;bottom:741px;letter-spacing:-0.11px;}
#tu_646{left:117px;bottom:723px;letter-spacing:-0.1px;}
#tv_646{left:117px;bottom:704px;letter-spacing:-0.13px;}
#tw_646{left:90px;bottom:686px;letter-spacing:-0.08px;}
#tx_646{left:200px;bottom:686px;letter-spacing:-0.1px;}
#ty_646{left:117px;bottom:668px;letter-spacing:-0.11px;}
#tz_646{left:117px;bottom:649px;letter-spacing:-0.13px;}
#t10_646{left:69px;bottom:631px;letter-spacing:-0.13px;}
#t11_646{left:69px;bottom:594px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t12_646{left:69px;bottom:571px;letter-spacing:-0.11px;}
#t13_646{left:69px;bottom:534px;letter-spacing:0.12px;word-spacing:0.03px;}
#t14_646{left:69px;bottom:513px;letter-spacing:-0.16px;}
#t15_646{left:69px;bottom:476px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t16_646{left:69px;bottom:455px;letter-spacing:-0.16px;}
#t17_646{left:210px;bottom:455px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t18_646{left:210px;bottom:434px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_646{left:210px;bottom:412px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_646{left:210px;bottom:391px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1b_646{left:210px;bottom:370px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1c_646{left:210px;bottom:348px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1d_646{left:210px;bottom:327px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1e_646{left:210px;bottom:305px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_646{left:69px;bottom:284px;letter-spacing:-0.16px;}
#t1g_646{left:210px;bottom:284px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1h_646{left:69px;bottom:263px;letter-spacing:-0.18px;}
#t1i_646{left:210px;bottom:263px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1j_646{left:210px;bottom:241px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1k_646{left:69px;bottom:220px;letter-spacing:-0.22px;}
#t1l_646{left:210px;bottom:220px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1m_646{left:210px;bottom:199px;letter-spacing:-0.14px;word-spacing:-0.45px;}

.s1_646{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_646{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_646{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s4_646{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s5_646{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_646{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts646" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg646Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg646" style="-webkit-user-select: none;"><object width="935" height="1210" data="646/646.svg" type="image/svg+xml" id="pdf646" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_646" class="t s1_646">INVPCID—Invalidate Process-Context Identifier </span>
<span id="t2_646" class="t s2_646">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_646" class="t s1_646">3-536 </span><span id="t4_646" class="t s1_646">Vol. 2A </span>
<span id="t5_646" class="t s3_646">If CR4.PCIDE = 0, a logical processor does not cache information for any PCID other than 000H. In this case, </span>
<span id="t6_646" class="t s3_646">executions with INVPCID types 0 and 1 are allowed only if the PCID specified in the INVPCID descriptor is 000H; </span>
<span id="t7_646" class="t s3_646">executions with INVPCID types 2 and 3 invalidate mappings only for PCID 000H. Note that CR4.PCIDE must be 0 </span>
<span id="t8_646" class="t s3_646">outside IA-32e mode (see Section 4.10.1, “Process-Context Identifiers (PCIDs),” of the Intel </span>
<span id="t9_646" class="t s4_646">® </span>
<span id="ta_646" class="t s3_646">64 and IA-32 Archi- </span>
<span id="tb_646" class="t s3_646">tectures Software Developer’s Manual, Volume 3A). </span>
<span id="tc_646" class="t s5_646">Operation </span>
<span id="td_646" class="t s6_646">INVPCID_TYPE := value of register operand; </span><span id="te_646" class="t s6_646">// must be in the range of 0–3 </span>
<span id="tf_646" class="t s6_646">INVPCID_DESC := value of memory operand; </span>
<span id="tg_646" class="t s6_646">CASE INVPCID_TYPE OF </span>
<span id="th_646" class="t s6_646">0: </span><span id="ti_646" class="t s6_646">// individual-address invalidation </span>
<span id="tj_646" class="t s6_646">PCID := INVPCID_DESC[11:0]; </span>
<span id="tk_646" class="t s6_646">L_ADDR := INVPCID_DESC[127:64]; </span>
<span id="tl_646" class="t s6_646">Invalidate mappings for L_ADDR associated with PCID except global translations; </span>
<span id="tm_646" class="t s6_646">BREAK; </span>
<span id="tn_646" class="t s6_646">1: </span><span id="to_646" class="t s6_646">// single PCID invalidation </span>
<span id="tp_646" class="t s6_646">PCID := INVPCID_DESC[11:0]; </span>
<span id="tq_646" class="t s6_646">Invalidate all mappings associated with PCID except global translations; </span>
<span id="tr_646" class="t s6_646">BREAK; </span>
<span id="ts_646" class="t s6_646">2: </span><span id="tt_646" class="t s6_646">// all PCID invalidation including global translations </span>
<span id="tu_646" class="t s6_646">Invalidate all mappings for all PCIDs, including global translations; </span>
<span id="tv_646" class="t s6_646">BREAK; </span>
<span id="tw_646" class="t s6_646">3: </span><span id="tx_646" class="t s6_646">// all PCID invalidation retaining global translations </span>
<span id="ty_646" class="t s6_646">Invalidate all mappings for all PCIDs except global translations; </span>
<span id="tz_646" class="t s6_646">BREAK; </span>
<span id="t10_646" class="t s6_646">ESAC; </span>
<span id="t11_646" class="t s5_646">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="t12_646" class="t s6_646">INVPCID void _invpcid(unsigned __int32 type, void * descriptor); </span>
<span id="t13_646" class="t s5_646">SIMD Floating-Point Exceptions </span>
<span id="t14_646" class="t s3_646">None. </span>
<span id="t15_646" class="t s5_646">Protected Mode Exceptions </span>
<span id="t16_646" class="t s3_646">#GP(0) </span><span id="t17_646" class="t s3_646">If the current privilege level is not 0. </span>
<span id="t18_646" class="t s3_646">If the memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. </span>
<span id="t19_646" class="t s3_646">If the DS, ES, FS, or GS register contains an unusable segment. </span>
<span id="t1a_646" class="t s3_646">If the source operand is located in an execute-only code segment. </span>
<span id="t1b_646" class="t s3_646">If an invalid type is specified in the register operand, i.e., INVPCID_TYPE &gt; 3. </span>
<span id="t1c_646" class="t s3_646">If bits 63:12 of INVPCID_DESC are not all zero. </span>
<span id="t1d_646" class="t s3_646">If INVPCID_TYPE is either 0 or 1 and INVPCID_DESC[11:0] is not zero. </span>
<span id="t1e_646" class="t s3_646">If INVPCID_TYPE is 0 and the linear address in INVPCID_DESC[127:64] is not canonical. </span>
<span id="t1f_646" class="t s3_646">#PF(fault-code) </span><span id="t1g_646" class="t s3_646">If a page fault occurs in accessing the memory operand. </span>
<span id="t1h_646" class="t s3_646">#SS(0) </span><span id="t1i_646" class="t s3_646">If the memory operand effective address is outside the SS segment limit. </span>
<span id="t1j_646" class="t s3_646">If the SS register contains an unusable segment. </span>
<span id="t1k_646" class="t s3_646">#UD </span><span id="t1l_646" class="t s3_646">If if CPUID.(EAX=07H, ECX=0H):EBX.INVPCID (bit 10) = 0. </span>
<span id="t1m_646" class="t s3_646">If the LOCK prefix is used. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
