TRACE::2019-12-07.23:52:40::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:40::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:40::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2019-12-07.23:52:47::SCWPlatform::Opened new HwDB with name ultra96v2_top_0
TRACE::2019-12-07.23:52:47::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_top.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2019-12-07.23:52:47::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_top.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0"
		}]
}
TRACE::2019-12-07.23:52:47::SCWPlatform::Boot application domains not present, creating them
TRACE::2019-12-07.23:52:47::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-07.23:52:47::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-07.23:52:47::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-07.23:52:47::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-07.23:52:47::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:47::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:47::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:47::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:47::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:47::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:47::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:47::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:47::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:47::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:47::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:47::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:47::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:47::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:47::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2019-12-07.23:52:47::SCWPlatform::Generating the sources  .
TRACE::2019-12-07.23:52:47::SCWBDomain::Generating boot domain sources.
TRACE::2019-12-07.23:52:47::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2019-12-07.23:52:47::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:47::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:47::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:47::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:47::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:47::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:47::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:47::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2019-12-07.23:52:47::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:47::SCWMssOS::mss does not exists at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:47::SCWMssOS::Creating sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:47::SCWMssOS::Adding the swdes entry, created swdb /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:47::SCWMssOS::updating the scw layer changes to swdes at   /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:47::SCWMssOS::Writing mss at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:47::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2019-12-07.23:52:47::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2019-12-07.23:52:47::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2019-12-07.23:52:47::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2019-12-07.23:52:48::SCWPlatform::Generating sources Done.
TRACE::2019-12-07.23:52:48::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-07.23:52:48::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-07.23:52:48::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-07.23:52:48::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-07.23:52:48::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2019-12-07.23:52:48::SCWPlatform::Generating the sources  .
TRACE::2019-12-07.23:52:48::SCWBDomain::Generating boot domain sources.
TRACE::2019-12-07.23:52:48::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2019-12-07.23:52:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:48::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:48::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:48::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:48::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:48::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:48::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2019-12-07.23:52:48::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:48::SCWMssOS::mss does not exists at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:48::SCWMssOS::Creating sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:48::SCWMssOS::Adding the swdes entry, created swdb /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:48::SCWMssOS::updating the scw layer changes to swdes at   /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:48::SCWMssOS::Writing mss at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:48::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2019-12-07.23:52:48::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2019-12-07.23:52:48::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2019-12-07.23:52:48::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2019-12-07.23:52:49::SCWPlatform::Generating sources Done.
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2019-12-07.23:52:49::SCWMssOS::Could not open the swdb for /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2019-12-07.23:52:49::SCWMssOS::Could not open the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2019-12-07.23:52:49::SCWMssOS::Cleared the swdb table entry
KEYINFO::2019-12-07.23:52:49::SCWMssOS::Could not open the swdb for /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2019-12-07.23:52:49::SCWMssOS::Could not open the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2019-12-07.23:52:49::SCWMssOS::Cleared the swdb table entry
TRACE::2019-12-07.23:52:49::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2019-12-07.23:52:49::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-07.23:52:49::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-07.23:52:49::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2019-12-07.23:52:49::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-07.23:52:49::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_top.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2dc36228abb4d1f024e480fe84df5e6d",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a8e5f83ce942669b91d52335c3493f57",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-12-07.23:52:49::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-07.23:52:49::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-07.23:52:49::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-07.23:52:49::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:49::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::mss does not exists at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::Creating sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::Adding the swdes entry, created swdb /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::updating the scw layer changes to swdes at   /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::Writing mss at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2019-12-07.23:52:49::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2019-12-07.23:52:49::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_top.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2dc36228abb4d1f024e480fe84df5e6d",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a8e5f83ce942669b91d52335c3493f57",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:49::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2019-12-07.23:52:49::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2019-12-07.23:52:50::SCWPlatform::Started generating the artifacts platform ultra96v2_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Sanity checking of platform is completed
LOG::2019-12-07.23:52:50::SCWPlatform::Started generating the artifacts for system configuration ultra96v2_0
LOG::2019-12-07.23:52:50::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2019-12-07.23:52:50::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2019-12-07.23:52:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-07.23:52:50::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2019-12-07.23:52:50::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2019-12-07.23:52:50::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2019-12-07.23:52:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-07.23:52:50::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2019-12-07.23:52:50::SCWSystem::Checking the domain standalone_domain
LOG::2019-12-07.23:52:50::SCWSystem::Not a boot domain 
LOG::2019-12-07.23:52:50::SCWSystem::Started Processing the domain standalone_domain
TRACE::2019-12-07.23:52:50::SCWDomain::Generating domain artifcats
TRACE::2019-12-07.23:52:50::SCWMssOS::Generating standalone artifcats
TRACE::2019-12-07.23:52:50::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/qemu/
TRACE::2019-12-07.23:52:50::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/qemu/
TRACE::2019-12-07.23:52:50::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/standalone_domain/qemu/
TRACE::2019-12-07.23:52:50::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/standalone_domain/qemu/
TRACE::2019-12-07.23:52:50::SCWMssOS:: Copying the user libraries. 
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2019-12-07.23:52:50::SCWMssOS::Could not open the swdb for /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
KEYINFO::2019-12-07.23:52:50::SCWMssOS::Could not open the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss is not found

TRACE::2019-12-07.23:52:50::SCWMssOS::Cleared the swdb table entry
TRACE::2019-12-07.23:52:50::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-07.23:52:50::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-07.23:52:50::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2019-12-07.23:52:50::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2019-12-07.23:52:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2019-12-07.23:52:50::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2019-12-07.23:52:50::SCWMssOS::skipping the bsp build ... 
TRACE::2019-12-07.23:52:50::SCWMssOS::Copying to export directory.
TRACE::2019-12-07.23:52:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2019-12-07.23:52:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2019-12-07.23:52:50::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2019-12-07.23:52:50::SCWSystem::Completed Processing the domain standalone_domain
LOG::2019-12-07.23:52:50::SCWSystem::Completed Processing the sysconfig ultra96v2_0
LOG::2019-12-07.23:52:50::SCWPlatform::Completed generating the artifacts for system configuration ultra96v2_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Started preparing the platform 
TRACE::2019-12-07.23:52:50::SCWSystem::Writing the bif file for system config ultra96v2_0
TRACE::2019-12-07.23:52:50::SCWSystem::dir created 
TRACE::2019-12-07.23:52:50::SCWSystem::Writing the bif 
TRACE::2019-12-07.23:52:50::SCWPlatform::Started writing the spfm file 
TRACE::2019-12-07.23:52:50::SCWPlatform::Started writing the xpfm file 
TRACE::2019-12-07.23:52:50::SCWPlatform::Completed generating the platform
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_top.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2dc36228abb4d1f024e480fe84df5e6d",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a8e5f83ce942669b91d52335c3493f57",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"344493d5379a1f68bd2ff505879520f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2019-12-07.23:52:50::SCWPlatform::updated the xpfm file.
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_top.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2dc36228abb4d1f024e480fe84df5e6d",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a8e5f83ce942669b91d52335c3493f57",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"344493d5379a1f68bd2ff505879520f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_top.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2dc36228abb4d1f024e480fe84df5e6d",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a8e5f83ce942669b91d52335c3493f57",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"344493d5379a1f68bd2ff505879520f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-07.23:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_top.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2dc36228abb4d1f024e480fe84df5e6d",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a8e5f83ce942669b91d52335c3493f57",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"344493d5379a1f68bd2ff505879520f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-12-07.23:52:50::SCWPlatform::Clearing the existing platform
TRACE::2019-12-07.23:52:50::SCWSystem::Clearing the existing sysconfig
TRACE::2019-12-07.23:52:50::SCWBDomain::clearing the fsbl build
TRACE::2019-12-07.23:52:50::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWBDomain::clearing the pmufw build
TRACE::2019-12-07.23:52:50::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:50::SCWSystem::Clearing the domains completed.
TRACE::2019-12-07.23:52:50::SCWPlatform::Clearing the opened hw db.
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform location is /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Removing the HwDB with name /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened new HwDB with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWReader::Active system found as  ultra96v2_0
TRACE::2019-12-07.23:52:59::SCWReader::Handling sysconfig ultra96v2_0
TRACE::2019-12-07.23:52:59::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-07.23:52:59::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-07.23:52:59::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-07.23:52:59::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2019-12-07.23:52:59::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2019-12-07.23:52:59::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-07.23:52:59::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-07.23:52:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-07.23:52:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-07.23:52:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-07.23:52:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-07.23:52:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-07.23:52:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-07.23:52:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-07.23:52:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-07.23:52:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-07.23:52:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-07.23:52:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWReader::No isolation master present  
TRACE::2019-12-07.23:52:59::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-07.23:52:59::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-07.23:52:59::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-07.23:52:59::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-07.23:52:59::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-07.23:52:59::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2019-12-07.23:52:59::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-07.23:52:59::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2019-12-07.23:52:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-07.23:52:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWReader::No isolation master present  
TRACE::2019-12-07.23:52:59::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-07.23:52:59::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-07.23:52:59::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-07.23:52:59::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:59::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-07.23:52:59::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-07.23:52:59::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-07.23:52:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWReader::No isolation master present  
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:52:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:52:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:52:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:52:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:52:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:52:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:00::SCWMssOS::In reload Mss file.
TRACE::2019-12-07.23:53:00::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:00::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:00::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:00::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:53:00::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:53:00::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:53:00::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:53:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:53:00::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:00::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2019-12-07.23:53:00::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2019-12-07.23:53:00::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2019-12-07.23:53:00::SCWMssOS::Cleared the swdb table entry
TRACE::2019-12-07.23:53:00::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:00::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:00::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:00::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-07.23:53:00::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-07.23:53:00::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:00::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:00::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:00::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:00::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:53:00::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:53:00::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:53:00::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:53:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:53:00::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:00::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:53:00::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:00::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:01::SCWMssOS::In reload Mss file.
TRACE::2019-12-07.23:53:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:53:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:53:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:53:01::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:53:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:53:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:53:01::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:01::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:01::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:01::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-07.23:53:01::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-07.23:53:01::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:53:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:53:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:53:01::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:53:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:53:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:53:01::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:01::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:01::SCWMssOS::In reload Mss file.
TRACE::2019-12-07.23:53:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:53:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:53:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:53:01::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:53:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:53:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:53:01::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:01::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:01::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:01::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-07.23:53:01::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-07.23:53:01::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:53:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:53:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:53:01::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:53:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:53:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:53:01::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:53:01::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
LOG::2019-12-07.23:53:28::SCWPlatform::Started generating the artifacts platform ultra96v2_0
TRACE::2019-12-07.23:53:28::SCWPlatform::Sanity checking of platform is completed
LOG::2019-12-07.23:53:28::SCWPlatform::Started generating the artifacts for system configuration ultra96v2_0
LOG::2019-12-07.23:53:28::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2019-12-07.23:53:28::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2019-12-07.23:53:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-07.23:53:28::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2019-12-07.23:53:28::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:28::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:28::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:28::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:53:28::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:53:28::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:53:28::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:53:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:53:28::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:53:28::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:53:28::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:53:28::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2019-12-07.23:53:28::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2019-12-07.23:53:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-07.23:53:28::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl ; bash -c "make  " 
TRACE::2019-12-07.23:53:28::SCWBDomain::make -C zynqmp_fsbl_bsp

TRACE::2019-12-07.23:53:28::SCWBDomain::make[1]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_2/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:53:28::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-07.23:53:28::SCWBDomain::-objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/xilffs_v4_2/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/xilffs_v4_2/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-07.23:53:28::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-07.23:53:28::SCWBDomain::objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/spips_v3_3/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/spips_v3_3/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:53:28::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-07.23:53:28::SCWBDomain::-objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/scugic_v4_1/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/scugic_v4_1/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_0/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-07.23:53:28::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-07.23:53:28::SCWBDomain::objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/xilpm_v3_0/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Include files for this library have already been copied.

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/xilpm_v3_0/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:53:28::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-07.23:53:28::SCWBDomain::-objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-07.23:53:28::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-07.23:53:28::SCWBDomain::o-objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/resetps_v1_2/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/resetps_v1_2/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:53:28::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-07.23:53:28::SCWBDomain::-objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/csudma_v1_5/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/csudma_v1_5/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2019-12-07.23:53:28::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto 
TRACE::2019-12-07.23:53:28::SCWBDomain::-ffat-lto-objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/coresightps_dcc_v1_6/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-07.23:53:28::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-07.23:53:28::SCWBDomain::o-objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/axipmon_v6_7/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/axipmon_v6_7/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:53:28::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-07.23:53:28::SCWBDomain::-objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-07.23:53:28::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-07.23:53:28::SCWBDomain::objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/avbuf_v2_2/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/avbuf_v2_2/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-07.23:53:28::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-07.23:53:28::SCWBDomain::objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/dpdma_v1_1/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/dpdma_v1_1/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:53:28::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-07.23:53:28::SCWBDomain::-objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-07.23:53:28::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-07.23:53:28::SCWBDomain::bjects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/sdps_v3_8/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/sdps_v3_8/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_1/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-07.23:53:28::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2019-12-07.23:53:28::SCWBDomain::lto-objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:53:28::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-07.23:53:28::SCWBDomain::-objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/ttcps_v3_10/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/ttcps_v3_10/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-07.23:53:28::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-07.23:53:28::SCWBDomain::objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/dppsu_v1_1/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/dppsu_v1_1/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2019-12-07.23:53:28::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2019-12-07.23:53:28::SCWBDomain::at-lto-objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/video_common_v4_8/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/video_common_v4_8/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-07.23:53:28::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-07.23:53:28::SCWBDomain::o-objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/clockps_v1_1/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/clockps_v1_1/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-07.23:53:28::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2019-12-07.23:53:28::SCWBDomain::lto-objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-07.23:53:28::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-07.23:53:28::SCWBDomain::objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/wdtps_v3_2/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/wdtps_v3_2/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-07.23:53:28::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-07.23:53:28::SCWBDomain::o-objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:53:28::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-07.23:53:28::SCWBDomain::-objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/gpiops_v3_6/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/gpiops_v3_6/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:53:28::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-07.23:53:28::SCWBDomain::-objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/iicps_v3_10/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/iicps_v3_10/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-07.23:53:28::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2019-12-07.23:53:28::SCWBDomain::lto-objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/uartns550_v3_5/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/uartns550_v3_5/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-07.23:53:28::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-07.23:53:28::SCWBDomain::bjects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/bram_v4_3/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/bram_v4_3/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2019-12-07.23:53:28::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2019-12-07.23:53:28::SCWBDomain::-lto-objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/standalone_v7_1/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/standalone_v7_1/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:53:28::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-07.23:53:28::SCWBDomain::-objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/uartps_v3_8/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/uartps_v3_8/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-07.23:53:28::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-07.23:53:28::SCWBDomain::bjects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/gpio_v4_5/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/gpio_v4_5/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-07.23:53:28::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-07.23:53:28::SCWBDomain::bjects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/zdma_v1_8/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/zdma_v1_8/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2019-12-07.23:53:28::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2019-12-07.23:53:28::SCWBDomain::fat-lto-objects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:28::SCWBDomain::/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_2/src

TRACE::2019-12-07.23:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-07.23:53:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-07.23:53:28::SCWBDomain::jects"

TRACE::2019-12-07.23:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:28::SCWBDomain::0/libsrc/xilffs_v4_2/src'

TRACE::2019-12-07.23:53:28::SCWBDomain::Compiling XilFFs Library

TRACE::2019-12-07.23:53:29::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:29::SCWBDomain::/libsrc/xilffs_v4_2/src'

TRACE::2019-12-07.23:53:29::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2019-12-07.23:53:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-07.23:53:29::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-07.23:53:29::SCWBDomain::ects"

TRACE::2019-12-07.23:53:29::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:29::SCWBDomain::0/libsrc/spips_v3_3/src'

TRACE::2019-12-07.23:53:29::SCWBDomain::Compiling spips

TRACE::2019-12-07.23:53:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:30::SCWBDomain::/libsrc/spips_v3_3/src'

TRACE::2019-12-07.23:53:30::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2019-12-07.23:53:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-07.23:53:30::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-07.23:53:30::SCWBDomain::jects"

TRACE::2019-12-07.23:53:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:30::SCWBDomain::0/libsrc/scugic_v4_1/src'

TRACE::2019-12-07.23:53:30::SCWBDomain::Compiling scugic

TRACE::2019-12-07.23:53:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:30::SCWBDomain::/libsrc/scugic_v4_1/src'

TRACE::2019-12-07.23:53:30::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_0/src

TRACE::2019-12-07.23:53:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-07.23:53:30::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-07.23:53:30::SCWBDomain::ects"

TRACE::2019-12-07.23:53:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:30::SCWBDomain::0/libsrc/xilpm_v3_0/src'

TRACE::2019-12-07.23:53:30::SCWBDomain::Compiling xilpm library

TRACE::2019-12-07.23:53:31::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:31::SCWBDomain::/libsrc/xilpm_v3_0/src'

TRACE::2019-12-07.23:53:31::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-07.23:53:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-07.23:53:31::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-07.23:53:31::SCWBDomain::jects"

TRACE::2019-12-07.23:53:31::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:31::SCWBDomain::0/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-07.23:53:31::SCWBDomain::Compiling rtcpsu

TRACE::2019-12-07.23:53:31::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:31::SCWBDomain::/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-07.23:53:31::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2019-12-07.23:53:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-07.23:53:31::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-07.23:53:31::SCWBDomain::bjects"

TRACE::2019-12-07.23:53:31::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:31::SCWBDomain::0/libsrc/resetps_v1_2/src'

TRACE::2019-12-07.23:53:31::SCWBDomain::Compiling resetps

TRACE::2019-12-07.23:53:31::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:31::SCWBDomain::/libsrc/resetps_v1_2/src'

TRACE::2019-12-07.23:53:31::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2019-12-07.23:53:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-07.23:53:31::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-07.23:53:31::SCWBDomain::jects"

TRACE::2019-12-07.23:53:31::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:31::SCWBDomain::0/libsrc/csudma_v1_5/src'

TRACE::2019-12-07.23:53:31::SCWBDomain::Compiling csudma

TRACE::2019-12-07.23:53:31::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:31::SCWBDomain::/libsrc/csudma_v1_5/src'

TRACE::2019-12-07.23:53:31::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2019-12-07.23:53:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2019-12-07.23:53:31::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2019-12-07.23:53:31::SCWBDomain::at-lto-objects"

TRACE::2019-12-07.23:53:31::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:31::SCWBDomain::0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2019-12-07.23:53:31::SCWBDomain::Compiling coresightps_dcc

TRACE::2019-12-07.23:53:31::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:31::SCWBDomain::/libsrc/coresightps_dcc_v1_6/src'

TRACE::2019-12-07.23:53:31::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-07.23:53:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-07.23:53:31::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-07.23:53:31::SCWBDomain::bjects"

TRACE::2019-12-07.23:53:31::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:31::SCWBDomain::0/libsrc/axipmon_v6_7/src'

TRACE::2019-12-07.23:53:31::SCWBDomain::Compiling axipmon

TRACE::2019-12-07.23:53:32::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:32::SCWBDomain::/libsrc/axipmon_v6_7/src'

TRACE::2019-12-07.23:53:32::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-07.23:53:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-07.23:53:32::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-07.23:53:32::SCWBDomain::jects"

TRACE::2019-12-07.23:53:32::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:32::SCWBDomain::0/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-07.23:53:32::SCWBDomain::Compiling ipipsu

TRACE::2019-12-07.23:53:32::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:32::SCWBDomain::/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-07.23:53:32::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-07.23:53:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-07.23:53:32::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-07.23:53:32::SCWBDomain::ects"

TRACE::2019-12-07.23:53:32::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:32::SCWBDomain::0/libsrc/avbuf_v2_2/src'

TRACE::2019-12-07.23:53:32::SCWBDomain::Compiling avbuf

TRACE::2019-12-07.23:53:33::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:33::SCWBDomain::/libsrc/avbuf_v2_2/src'

TRACE::2019-12-07.23:53:33::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-07.23:53:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-07.23:53:33::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-07.23:53:33::SCWBDomain::ects"

TRACE::2019-12-07.23:53:33::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:33::SCWBDomain::0/libsrc/dpdma_v1_1/src'

TRACE::2019-12-07.23:53:33::SCWBDomain::Compiling dpdma

TRACE::2019-12-07.23:53:33::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:33::SCWBDomain::/libsrc/dpdma_v1_1/src'

TRACE::2019-12-07.23:53:33::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-07.23:53:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-07.23:53:33::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-07.23:53:33::SCWBDomain::jects"

TRACE::2019-12-07.23:53:33::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:33::SCWBDomain::0/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-07.23:53:33::SCWBDomain::Compiling usbpsu

TRACE::2019-12-07.23:53:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:34::SCWBDomain::/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-07.23:53:34::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2019-12-07.23:53:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-07.23:53:34::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2019-12-07.23:53:34::SCWBDomain::cts"

TRACE::2019-12-07.23:53:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:34::SCWBDomain::0/libsrc/sdps_v3_8/src'

TRACE::2019-12-07.23:53:34::SCWBDomain::Compiling sdps

TRACE::2019-12-07.23:53:35::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:35::SCWBDomain::/libsrc/sdps_v3_8/src'

TRACE::2019-12-07.23:53:35::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_1/src

TRACE::2019-12-07.23:53:35::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:53:35::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-07.23:53:35::SCWBDomain::-objects"

TRACE::2019-12-07.23:53:35::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:35::SCWBDomain::0/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-07.23:53:35::SCWBDomain::Compiling XilSecure Library

TRACE::2019-12-07.23:53:36::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:36::SCWBDomain::/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-07.23:53:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-07.23:53:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-07.23:53:36::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-07.23:53:36::SCWBDomain::jects"

TRACE::2019-12-07.23:53:36::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:36::SCWBDomain::0/libsrc/ttcps_v3_10/src'

TRACE::2019-12-07.23:53:36::SCWBDomain::Compiling ttcps

TRACE::2019-12-07.23:53:37::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:37::SCWBDomain::/libsrc/ttcps_v3_10/src'

TRACE::2019-12-07.23:53:37::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-07.23:53:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-07.23:53:37::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-07.23:53:37::SCWBDomain::ects"

TRACE::2019-12-07.23:53:37::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:37::SCWBDomain::0/libsrc/dppsu_v1_1/src'

TRACE::2019-12-07.23:53:37::SCWBDomain::Compiling dppsu

TRACE::2019-12-07.23:53:38::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:38::SCWBDomain::/libsrc/dppsu_v1_1/src'

TRACE::2019-12-07.23:53:38::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2019-12-07.23:53:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-07.23:53:38::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2019-12-07.23:53:38::SCWBDomain::lto-objects"

TRACE::2019-12-07.23:53:38::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:38::SCWBDomain::0/libsrc/video_common_v4_8/src'

TRACE::2019-12-07.23:53:38::SCWBDomain::Compiling video_common

TRACE::2019-12-07.23:53:38::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:38::SCWBDomain::/libsrc/video_common_v4_8/src'

TRACE::2019-12-07.23:53:38::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2019-12-07.23:53:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-07.23:53:38::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-07.23:53:38::SCWBDomain::bjects"

TRACE::2019-12-07.23:53:38::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:38::SCWBDomain::0/libsrc/clockps_v1_1/src'

TRACE::2019-12-07.23:53:38::SCWBDomain::Compiling clockps

TRACE::2019-12-07.23:53:39::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:39::SCWBDomain::/libsrc/clockps_v1_1/src'

TRACE::2019-12-07.23:53:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-07.23:53:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:53:39::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-07.23:53:39::SCWBDomain::-objects"

TRACE::2019-12-07.23:53:39::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:39::SCWBDomain::0/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-07.23:53:39::SCWBDomain::Compiling sysmonpsu

TRACE::2019-12-07.23:53:40::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:40::SCWBDomain::/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-07.23:53:40::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-07.23:53:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-07.23:53:40::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-07.23:53:40::SCWBDomain::ects"

TRACE::2019-12-07.23:53:40::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:40::SCWBDomain::0/libsrc/wdtps_v3_2/src'

TRACE::2019-12-07.23:53:40::SCWBDomain::Compiling wdtps

TRACE::2019-12-07.23:53:40::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:40::SCWBDomain::/libsrc/wdtps_v3_2/src'

TRACE::2019-12-07.23:53:40::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-07.23:53:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-07.23:53:40::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-07.23:53:40::SCWBDomain::bjects"

TRACE::2019-12-07.23:53:40::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:40::SCWBDomain::0/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-07.23:53:40::SCWBDomain::Compiling ddrcpsu

TRACE::2019-12-07.23:53:40::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:40::SCWBDomain::/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-07.23:53:40::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-07.23:53:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-07.23:53:40::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-07.23:53:40::SCWBDomain::jects"

TRACE::2019-12-07.23:53:40::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:40::SCWBDomain::0/libsrc/gpiops_v3_6/src'

TRACE::2019-12-07.23:53:40::SCWBDomain::Compiling gpiops

TRACE::2019-12-07.23:53:41::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:41::SCWBDomain::/libsrc/gpiops_v3_6/src'

TRACE::2019-12-07.23:53:41::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2019-12-07.23:53:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-07.23:53:41::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-07.23:53:41::SCWBDomain::jects"

TRACE::2019-12-07.23:53:41::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:41::SCWBDomain::0/libsrc/iicps_v3_10/src'

TRACE::2019-12-07.23:53:41::SCWBDomain::Compiling iicps

TRACE::2019-12-07.23:53:41::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:41::SCWBDomain::/libsrc/iicps_v3_10/src'

TRACE::2019-12-07.23:53:41::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2019-12-07.23:53:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:53:41::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-07.23:53:41::SCWBDomain::-objects"

TRACE::2019-12-07.23:53:41::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:41::SCWBDomain::0/libsrc/uartns550_v3_5/src'

TRACE::2019-12-07.23:53:41::SCWBDomain::Compiling uartns550

TRACE::2019-12-07.23:53:42::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:42::SCWBDomain::0/libsrc/uartns550_v3_5/src'

TRACE::2019-12-07.23:53:42::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:42::SCWBDomain::/libsrc/uartns550_v3_5/src'

TRACE::2019-12-07.23:53:42::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:42::SCWBDomain::/libsrc/uartns550_v3_5/src'

TRACE::2019-12-07.23:53:42::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2019-12-07.23:53:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-07.23:53:42::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2019-12-07.23:53:42::SCWBDomain::cts"

TRACE::2019-12-07.23:53:42::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:42::SCWBDomain::0/libsrc/bram_v4_3/src'

TRACE::2019-12-07.23:53:42::SCWBDomain::Compiling bram

TRACE::2019-12-07.23:53:42::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:42::SCWBDomain::0/libsrc/bram_v4_3/src'

TRACE::2019-12-07.23:53:42::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:42::SCWBDomain::/libsrc/bram_v4_3/src'

TRACE::2019-12-07.23:53:42::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:42::SCWBDomain::/libsrc/bram_v4_3/src'

TRACE::2019-12-07.23:53:42::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2019-12-07.23:53:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-07.23:53:42::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-07.23:53:42::SCWBDomain::o-objects"

TRACE::2019-12-07.23:53:42::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:42::SCWBDomain::0/libsrc/standalone_v7_1/src'

TRACE::2019-12-07.23:53:42::SCWBDomain::Compiling standalone ARMv8 64 bit

TRACE::2019-12-07.23:53:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:44::SCWBDomain::/libsrc/standalone_v7_1/src'

TRACE::2019-12-07.23:53:44::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2019-12-07.23:53:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-07.23:53:44::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-07.23:53:44::SCWBDomain::jects"

TRACE::2019-12-07.23:53:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:44::SCWBDomain::0/libsrc/uartps_v3_8/src'

TRACE::2019-12-07.23:53:44::SCWBDomain::Compiling uartps

TRACE::2019-12-07.23:53:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:44::SCWBDomain::/libsrc/uartps_v3_8/src'

TRACE::2019-12-07.23:53:44::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2019-12-07.23:53:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-07.23:53:44::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2019-12-07.23:53:44::SCWBDomain::cts"

TRACE::2019-12-07.23:53:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:44::SCWBDomain::0/libsrc/gpio_v4_5/src'

TRACE::2019-12-07.23:53:44::SCWBDomain::Compiling gpio

TRACE::2019-12-07.23:53:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:45::SCWBDomain::/libsrc/gpio_v4_5/src'

TRACE::2019-12-07.23:53:45::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2019-12-07.23:53:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-07.23:53:45::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2019-12-07.23:53:45::SCWBDomain::cts"

TRACE::2019-12-07.23:53:45::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:45::SCWBDomain::0/libsrc/zdma_v1_8/src'

TRACE::2019-12-07.23:53:45::SCWBDomain::Compiling zdma

TRACE::2019-12-07.23:53:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:45::SCWBDomain::/libsrc/zdma_v1_8/src'

TRACE::2019-12-07.23:53:45::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2019-12-07.23:53:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2019-12-07.23:53:45::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2019-12-07.23:53:45::SCWBDomain::-lto-objects"

TRACE::2019-12-07.23:53:45::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-07.23:53:45::SCWBDomain::0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2019-12-07.23:53:45::SCWBDomain::Compiling cpu_cortexa53

TRACE::2019-12-07.23:53:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-07.23:53:45::SCWBDomain::/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2019-12-07.23:53:45::SCWBDomain::Finished building libraries

TRACE::2019-12-07.23:53:45::SCWBDomain::make[1]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2019-12-07.23:53:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_authentication.
TRACE::2019-12-07.23:53:45::SCWBDomain::c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_sd.c -o xfsbl_s
TRACE::2019-12-07.23:53:45::SCWBDomain::d.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_dfu_util.c -o x
TRACE::2019-12-07.23:53:45::SCWBDomain::fsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_csu_dma.c -o xf
TRACE::2019-12-07.23:53:45::SCWBDomain::sbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_plpartition_val
TRACE::2019-12-07.23:53:45::SCWBDomain::id.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_bs.c -o xfsbl_b
TRACE::2019-12-07.23:53:45::SCWBDomain::s.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_board.c -o xfsb
TRACE::2019-12-07.23:53:46::SCWBDomain::l_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_image_header.c 
TRACE::2019-12-07.23:53:46::SCWBDomain::-o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c psu_init.c -o psu_ini
TRACE::2019-12-07.23:53:46::SCWBDomain::t.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_handoff.c -o xf
TRACE::2019-12-07.23:53:46::SCWBDomain::sbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_initialization.
TRACE::2019-12-07.23:53:46::SCWBDomain::c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_partition_load.
TRACE::2019-12-07.23:53:46::SCWBDomain::c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc.c -o xfsbl
TRACE::2019-12-07.23:53:47::SCWBDomain::_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_main.c -o xfsbl
TRACE::2019-12-07.23:53:47::SCWBDomain::_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_hooks.c -o xfsb
TRACE::2019-12-07.23:53:47::SCWBDomain::l_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc_drivers.c 
TRACE::2019-12-07.23:53:47::SCWBDomain::-o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_usb.c -o xfsbl_
TRACE::2019-12-07.23:53:47::SCWBDomain::usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_ddr_init.c -o x
TRACE::2019-12-07.23:53:47::SCWBDomain::fsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_nand.c -o xfsbl
TRACE::2019-12-07.23:53:47::SCWBDomain::_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_rsa_sha.c -o xf
TRACE::2019-12-07.23:53:47::SCWBDomain::sbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_qspi.c -o xfsbl
TRACE::2019-12-07.23:53:47::SCWBDomain::_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_exit.S -o xfsbl
TRACE::2019-12-07.23:53:47::SCWBDomain::_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_translation_tab
TRACE::2019-12-07.23:53:47::SCWBDomain::le.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-07.23:53:47::SCWBDomain::aarch64-none-elf-gcc -o executable.elf  xfsbl_authentication.o  xfsbl_sd.o  xfsbl_dfu_util.o  xfsbl_csu_dma.o  xfsbl_plpartitio
TRACE::2019-12-07.23:53:47::SCWBDomain::n_valid.o  xfsbl_bs.o  xfsbl_board.o  xfsbl_image_header.o  psu_init.o  xfsbl_handoff.o  xfsbl_initialization.o  xfsbl_partitio
TRACE::2019-12-07.23:53:47::SCWBDomain::n_load.o  xfsbl_misc.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_misc_drivers.o  xfsbl_usb.o  xfsbl_ddr_init.o  xfsbl_nand.o  xfsbl_r
TRACE::2019-12-07.23:53:47::SCWBDomain::sa_sha.o  xfsbl_qspi.o  xfsbl_exit.o  xfsbl_translation_table.o  -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -
TRACE::2019-12-07.23:53:47::SCWBDomain::ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--
TRACE::2019-12-07.23:53:47::SCWBDomain::start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                      
TRACE::2019-12-07.23:53:47::SCWBDomain::                                                                                     -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/ps
TRACE::2019-12-07.23:53:47::SCWBDomain::u_cortexa53_0/lib -Tlscript.ld

LOG::2019-12-07.23:53:49::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2019-12-07.23:53:49::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2019-12-07.23:53:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-07.23:53:49::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2019-12-07.23:53:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:53:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:53:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:53:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:53:49::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:53:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:53:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:53:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:53:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:53:49::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2019-12-07.23:53:49::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2019-12-07.23:53:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-07.23:53:49::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw ; bash -c "make  " 
TRACE::2019-12-07.23:53:49::SCWBDomain::make -C zynqmp_pmufw_bsp

TRACE::2019-12-07.23:53:49::SCWBDomain::make[1]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_1/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-07.23:53:49::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-07.23:53:49::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/clockps_v1_1/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/clockps_v1_1/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_3/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-07.23:53:49::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-07.23:53:49::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/spips_v3_3/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/spips_v3_3/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_1/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2019-12-07.23:53:49::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2019-12-07.23:53:49::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/xilsecure_v4_1/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/xilsecure_v4_1/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-07.23:53:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-07.23:53:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/rtcpsu_v1_8/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/rtcpsu_v1_8/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_2/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-07.23:53:49::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-07.23:53:49::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/resetps_v1_2/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/resetps_v1_2/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_5/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-07.23:53:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-07.23:53:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/csudma_v1_5/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/csudma_v1_5/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-07.23:53:49::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-07.23:53:49::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/axipmon_v6_7/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/axipmon_v6_7/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-07.23:53:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-07.23:53:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/ipipsu_v2_5/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/ipipsu_v2_5/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-07.23:53:49::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-07.23:53:49::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/avbuf_v2_2/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/avbuf_v2_2/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-07.23:53:49::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-07.23:53:49::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/dpdma_v1_1/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/dpdma_v1_1/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-07.23:53:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-07.23:53:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/usbpsu_v1_6/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/usbpsu_v1_6/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_8/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-07.23:53:49::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-07.23:53:49::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/sdps_v3_8/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-07.23:53:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-07.23:53:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/ttcps_v3_10/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/ttcps_v3_10/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-07.23:53:49::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-07.23:53:49::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/dppsu_v1_1/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/dppsu_v1_1/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_8/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2019-12-07.23:53:49::SCWBDomain:: "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAG
TRACE::2019-12-07.23:53:49::SCWBDomain::S=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/video_common_v4_8/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/video_common_v4_8/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_1/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-07.23:53:49::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-07.23:53:49::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/xilfpga_v5_1/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/xilfpga_v5_1/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2019-12-07.23:53:49::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2019-12-07.23:53:49::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/sysmonpsu_v2_5/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-07.23:53:49::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-07.23:53:49::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/wdtps_v3_2/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/wdtps_v3_2/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-07.23:53:49::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-07.23:53:49::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/ddrcpsu_v1_1/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-07.23:53:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-07.23:53:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/gpiops_v3_6/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_10/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-07.23:53:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-07.23:53:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/iicps_v3_10/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/iicps_v3_10/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartns550_v3_5/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/uartns550_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2019-12-07.23:53:49::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2019-12-07.23:53:49::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/uartns550_v3_5/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/uartns550_v3_5/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/bram_v4_3/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-07.23:53:49::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-07.23:53:49::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/bram_v4_3/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/bram_v4_3/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v6_8/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-07.23:53:49::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-07.23:53:49::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/xilskey_v6_8/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/xilskey_v6_8/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_1/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2019-12-07.23:53:49::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2019-12-07.23:53:49::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/standalone_v7_1/src/profile'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/standalone_v7_1/src/profile'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/standalone_v7_1/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_8/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-07.23:53:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-07.23:53:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/uartps_v3_8/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpio_v4_5/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-07.23:53:49::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-07.23:53:49::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/gpio_v4_5/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/gpio_v4_5/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_8/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-07.23:53:49::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-07.23:53:49::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/zdma_v1_8/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/zdma_v1_8/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_10/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-07.23:53:49::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-07.23:53:49::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/cpu_v2_10/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:49::SCWBDomain::src/cpu_v2_10/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_1/src

TRACE::2019-12-07.23:53:49::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-07.23:53:49::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-07.23:53:49::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:49::SCWBDomain::bsrc/clockps_v1_1/src'

TRACE::2019-12-07.23:53:49::SCWBDomain::Compiling clockps

TRACE::2019-12-07.23:53:50::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:50::SCWBDomain::src/clockps_v1_1/src'

TRACE::2019-12-07.23:53:50::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/spips_v3_3/src

TRACE::2019-12-07.23:53:50::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-07.23:53:50::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-07.23:53:50::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:50::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:50::SCWBDomain::bsrc/spips_v3_3/src'

TRACE::2019-12-07.23:53:50::SCWBDomain::Compiling spips

TRACE::2019-12-07.23:53:50::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:50::SCWBDomain::src/spips_v3_3/src'

TRACE::2019-12-07.23:53:50::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_1/src

TRACE::2019-12-07.23:53:50::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-07.23:53:50::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-07.23:53:50::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:50::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:50::SCWBDomain::bsrc/xilsecure_v4_1/src'

TRACE::2019-12-07.23:53:50::SCWBDomain::Compiling XilSecure Library

TRACE::2019-12-07.23:53:50::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:50::SCWBDomain::src/xilsecure_v4_1/src'

TRACE::2019-12-07.23:53:50::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-07.23:53:50::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-07.23:53:50::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-07.23:53:50::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:50::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:50::SCWBDomain::bsrc/rtcpsu_v1_8/src'

TRACE::2019-12-07.23:53:50::SCWBDomain::Compiling rtcpsu

TRACE::2019-12-07.23:53:51::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:51::SCWBDomain::src/rtcpsu_v1_8/src'

TRACE::2019-12-07.23:53:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_2/src

TRACE::2019-12-07.23:53:51::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-07.23:53:51::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-07.23:53:51::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:51::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:51::SCWBDomain::bsrc/resetps_v1_2/src'

TRACE::2019-12-07.23:53:51::SCWBDomain::Compiling resetps

TRACE::2019-12-07.23:53:51::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:51::SCWBDomain::src/resetps_v1_2/src'

TRACE::2019-12-07.23:53:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_5/src

TRACE::2019-12-07.23:53:51::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-07.23:53:51::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-07.23:53:51::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:51::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:51::SCWBDomain::bsrc/csudma_v1_5/src'

TRACE::2019-12-07.23:53:51::SCWBDomain::Compiling csudma

TRACE::2019-12-07.23:53:51::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:51::SCWBDomain::src/csudma_v1_5/src'

TRACE::2019-12-07.23:53:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-07.23:53:51::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-07.23:53:51::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-07.23:53:51::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:51::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:51::SCWBDomain::bsrc/axipmon_v6_7/src'

TRACE::2019-12-07.23:53:51::SCWBDomain::Compiling axipmon

TRACE::2019-12-07.23:53:51::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:51::SCWBDomain::src/axipmon_v6_7/src'

TRACE::2019-12-07.23:53:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-07.23:53:51::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-07.23:53:51::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-07.23:53:51::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:51::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:51::SCWBDomain::bsrc/ipipsu_v2_5/src'

TRACE::2019-12-07.23:53:51::SCWBDomain::Compiling ipipsu

TRACE::2019-12-07.23:53:51::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:51::SCWBDomain::src/ipipsu_v2_5/src'

TRACE::2019-12-07.23:53:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-07.23:53:51::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-07.23:53:51::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-07.23:53:51::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:51::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:51::SCWBDomain::bsrc/avbuf_v2_2/src'

TRACE::2019-12-07.23:53:51::SCWBDomain::Compiling avbuf

TRACE::2019-12-07.23:53:51::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:51::SCWBDomain::src/avbuf_v2_2/src'

TRACE::2019-12-07.23:53:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-07.23:53:51::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-07.23:53:51::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-07.23:53:51::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:51::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:51::SCWBDomain::bsrc/dpdma_v1_1/src'

TRACE::2019-12-07.23:53:51::SCWBDomain::Compiling dpdma

TRACE::2019-12-07.23:53:52::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:52::SCWBDomain::src/dpdma_v1_1/src'

TRACE::2019-12-07.23:53:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-07.23:53:52::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-07.23:53:52::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-07.23:53:52::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:52::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:52::SCWBDomain::bsrc/usbpsu_v1_6/src'

TRACE::2019-12-07.23:53:52::SCWBDomain::Compiling usbpsu

TRACE::2019-12-07.23:53:52::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:52::SCWBDomain::src/usbpsu_v1_6/src'

TRACE::2019-12-07.23:53:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_8/src

TRACE::2019-12-07.23:53:52::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2019-12-07.23:53:52::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2019-12-07.23:53:52::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:52::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:52::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2019-12-07.23:53:52::SCWBDomain::Compiling sdps

TRACE::2019-12-07.23:53:53::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:53::SCWBDomain::src/sdps_v3_8/src'

TRACE::2019-12-07.23:53:53::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-07.23:53:53::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-07.23:53:53::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-07.23:53:53::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:53::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:53::SCWBDomain::bsrc/ttcps_v3_10/src'

TRACE::2019-12-07.23:53:53::SCWBDomain::Compiling ttcps

TRACE::2019-12-07.23:53:53::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:53::SCWBDomain::src/ttcps_v3_10/src'

TRACE::2019-12-07.23:53:53::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-07.23:53:53::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-07.23:53:53::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-07.23:53:53::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:53::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:53::SCWBDomain::bsrc/dppsu_v1_1/src'

TRACE::2019-12-07.23:53:53::SCWBDomain::Compiling dppsu

TRACE::2019-12-07.23:53:53::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:53::SCWBDomain::src/dppsu_v1_1/src'

TRACE::2019-12-07.23:53:53::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_8/src

TRACE::2019-12-07.23:53:53::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2019-12-07.23:53:53::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2019-12-07.23:53:53::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:53::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:53::SCWBDomain::bsrc/video_common_v4_8/src'

TRACE::2019-12-07.23:53:53::SCWBDomain::Compiling video_common

TRACE::2019-12-07.23:53:53::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:53::SCWBDomain::src/video_common_v4_8/src'

TRACE::2019-12-07.23:53:53::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_1/src

TRACE::2019-12-07.23:53:53::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-07.23:53:53::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-07.23:53:53::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:53::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:53::SCWBDomain::bsrc/xilfpga_v5_1/src'

TRACE::2019-12-07.23:53:53::SCWBDomain::Compiling xilfpga Library

TRACE::2019-12-07.23:53:54::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:54::SCWBDomain::src/xilfpga_v5_1/src'

TRACE::2019-12-07.23:53:54::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-07.23:53:54::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-07.23:53:54::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-07.23:53:54::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:54::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:54::SCWBDomain::bsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-07.23:53:54::SCWBDomain::Compiling sysmonpsu

TRACE::2019-12-07.23:53:54::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:54::SCWBDomain::src/sysmonpsu_v2_5/src'

TRACE::2019-12-07.23:53:54::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-07.23:53:54::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-07.23:53:54::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-07.23:53:54::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:54::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:54::SCWBDomain::bsrc/wdtps_v3_2/src'

TRACE::2019-12-07.23:53:54::SCWBDomain::Compiling wdtps

TRACE::2019-12-07.23:53:54::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:54::SCWBDomain::src/wdtps_v3_2/src'

TRACE::2019-12-07.23:53:54::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-07.23:53:54::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-07.23:53:54::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-07.23:53:54::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:54::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:54::SCWBDomain::bsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-07.23:53:54::SCWBDomain::Compiling ddrcpsu

TRACE::2019-12-07.23:53:54::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:54::SCWBDomain::src/ddrcpsu_v1_1/src'

TRACE::2019-12-07.23:53:54::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-07.23:53:54::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-07.23:53:54::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-07.23:53:54::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:54::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:54::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2019-12-07.23:53:54::SCWBDomain::Compiling gpiops

TRACE::2019-12-07.23:53:54::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:54::SCWBDomain::src/gpiops_v3_6/src'

TRACE::2019-12-07.23:53:54::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_10/src

TRACE::2019-12-07.23:53:54::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-07.23:53:54::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-07.23:53:54::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:54::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:54::SCWBDomain::bsrc/iicps_v3_10/src'

TRACE::2019-12-07.23:53:54::SCWBDomain::Compiling iicps

TRACE::2019-12-07.23:53:55::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:55::SCWBDomain::src/iicps_v3_10/src'

TRACE::2019-12-07.23:53:55::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartns550_v3_5/src

TRACE::2019-12-07.23:53:55::SCWBDomain::make -C psu_pmu_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-07.23:53:55::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-07.23:53:55::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:55::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:55::SCWBDomain::bsrc/uartns550_v3_5/src'

TRACE::2019-12-07.23:53:55::SCWBDomain::Compiling uartns550

TRACE::2019-12-07.23:53:55::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:55::SCWBDomain::bsrc/uartns550_v3_5/src'

TRACE::2019-12-07.23:53:55::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:55::SCWBDomain::src/uartns550_v3_5/src'

TRACE::2019-12-07.23:53:55::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:55::SCWBDomain::src/uartns550_v3_5/src'

TRACE::2019-12-07.23:53:55::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/bram_v4_3/src

TRACE::2019-12-07.23:53:55::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2019-12-07.23:53:55::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2019-12-07.23:53:55::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:55::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:55::SCWBDomain::bsrc/bram_v4_3/src'

TRACE::2019-12-07.23:53:55::SCWBDomain::Compiling bram

TRACE::2019-12-07.23:53:55::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:55::SCWBDomain::bsrc/bram_v4_3/src'

TRACE::2019-12-07.23:53:55::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:55::SCWBDomain::src/bram_v4_3/src'

TRACE::2019-12-07.23:53:55::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:55::SCWBDomain::src/bram_v4_3/src'

TRACE::2019-12-07.23:53:55::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v6_8/src

TRACE::2019-12-07.23:53:55::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-07.23:53:55::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-07.23:53:55::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:55::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:55::SCWBDomain::bsrc/xilskey_v6_8/src'

TRACE::2019-12-07.23:53:55::SCWBDomain::Compiling Xilskey Library

TRACE::2019-12-07.23:53:56::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:56::SCWBDomain::src/xilskey_v6_8/src'

TRACE::2019-12-07.23:53:56::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_1/src

TRACE::2019-12-07.23:53:56::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-07.23:53:56::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-07.23:53:56::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:56::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:56::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2019-12-07.23:53:56::SCWBDomain::Compiling standalone

TRACE::2019-12-07.23:53:57::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:57::SCWBDomain::src/standalone_v7_1/src'

TRACE::2019-12-07.23:53:57::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_8/src

TRACE::2019-12-07.23:53:57::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-07.23:53:57::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-07.23:53:57::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:57::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:57::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2019-12-07.23:53:57::SCWBDomain::Compiling uartps

TRACE::2019-12-07.23:53:57::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:57::SCWBDomain::src/uartps_v3_8/src'

TRACE::2019-12-07.23:53:57::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpio_v4_5/src

TRACE::2019-12-07.23:53:57::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2019-12-07.23:53:57::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2019-12-07.23:53:57::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:57::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:57::SCWBDomain::bsrc/gpio_v4_5/src'

TRACE::2019-12-07.23:53:57::SCWBDomain::Compiling gpio

TRACE::2019-12-07.23:53:57::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:57::SCWBDomain::src/gpio_v4_5/src'

TRACE::2019-12-07.23:53:57::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_8/src

TRACE::2019-12-07.23:53:57::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2019-12-07.23:53:57::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2019-12-07.23:53:57::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:57::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:57::SCWBDomain::bsrc/zdma_v1_8/src'

TRACE::2019-12-07.23:53:57::SCWBDomain::Compiling zdma

TRACE::2019-12-07.23:53:57::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:57::SCWBDomain::src/zdma_v1_8/src'

TRACE::2019-12-07.23:53:57::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_10/src

TRACE::2019-12-07.23:53:57::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2019-12-07.23:53:57::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2019-12-07.23:53:57::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-07.23:53:57::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:57::SCWBDomain::bsrc/cpu_v2_10/src'

TRACE::2019-12-07.23:53:57::SCWBDomain::Compiling cpu

TRACE::2019-12-07.23:53:58::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-07.23:53:58::SCWBDomain::bsrc/cpu_v2_10/src'

TRACE::2019-12-07.23:53:58::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:58::SCWBDomain::src/cpu_v2_10/src'

TRACE::2019-12-07.23:53:58::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-07.23:53:58::SCWBDomain::src/cpu_v2_10/src'

TRACE::2019-12-07.23:53:58::SCWBDomain::Finished building libraries

TRACE::2019-12-07.23:53:58::SCWBDomain::make[1]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2019-12-07.23:53:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:58::SCWBDomain::s    -c pm_master.c -o pm_master.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:58::SCWBDomain::s    -c xpfw_error_manager.c -o xpfw_error_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:58::SCWBDomain::s    -c xpfw_restart.c -o xpfw_restart.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:58::SCWBDomain::s    -c pm_notifier.c -o pm_notifier.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:58::SCWBDomain::s    -c pm_requirement.c -o pm_requirement.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:58::SCWBDomain::s    -c pm_node_reset.c -o pm_node_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:58::SCWBDomain::s    -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:58::SCWBDomain::s    -c pm_mmio_access.c -o pm_mmio_access.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:58::SCWBDomain::s    -c pm_core.c -o pm_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:58::SCWBDomain::s    -c pm_system.c -o pm_system.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:58::SCWBDomain::s    -c pm_config.c -o pm_config.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:58::SCWBDomain::s    -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:58::SCWBDomain::s    -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:58::SCWBDomain::s    -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:58::SCWBDomain::s    -c xpfw_events.c -o xpfw_events.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:58::SCWBDomain::s    -c xpfw_scheduler.c -o xpfw_scheduler.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:58::SCWBDomain::s    -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c xpfw_interrupts.c -o xpfw_interrupts.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c xpfw_module.c -o xpfw_module.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c xpfw_resets.c -o xpfw_resets.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c xpfw_mod_sched.c -o xpfw_mod_sched.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c xpfw_user_startup.c -o xpfw_user_startup.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c xpfw_rom_interface.c -o xpfw_rom_interface.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c pm_callbacks.c -o pm_callbacks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c xpfw_ipi_manager.c -o xpfw_ipi_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c xpfw_platform.c -o xpfw_platform.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c pm_extern.c -o pm_extern.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:53:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:53:59::SCWBDomain::s    -c pm_node.c -o pm_node.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:54:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:54:00::SCWBDomain::s    -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:54:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:54:00::SCWBDomain::s    -c idle_hooks.c -o idle_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:54:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:54:00::SCWBDomain::s    -c xpfw_mod_common.c -o xpfw_mod_common.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:54:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:54:00::SCWBDomain::s    -c pm_periph.c -o pm_periph.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:54:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:54:00::SCWBDomain::s    -c pm_binding.c -o pm_binding.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:54:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:54:00::SCWBDomain::s    -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:54:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:54:00::SCWBDomain::s    -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:54:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:54:00::SCWBDomain::s    -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:54:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:54:00::SCWBDomain::s    -c pm_power.c -o pm_power.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:54:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:54:00::SCWBDomain::s    -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:54:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:54:00::SCWBDomain::s    -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:54:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:54:00::SCWBDomain::s    -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:54:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:54:00::SCWBDomain::s    -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:54:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:54:00::SCWBDomain::s    -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:54:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:54:00::SCWBDomain::s    -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:54:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:54:00::SCWBDomain::s    -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:54:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-07.23:54:00::SCWBDomain::s    -c xpfw_start.S -o xpfw_start.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-07.23:54:00::SCWBDomain::mb-gcc -o executable.elf  pm_master.o  xpfw_error_manager.o  xpfw_restart.o  pm_notifier.o  pm_requirement.o  pm_node_reset.o  
TRACE::2019-12-07.23:54:00::SCWBDomain::pm_sram.o  pm_mmio_access.o  pm_core.o  pm_system.o  pm_config.o  xpfw_xpu.o  pm_gic_proxy.o  xpfw_aib.o  xpfw_events.o  xpfw_s
TRACE::2019-12-07.23:54:00::SCWBDomain::cheduler.o  pm_slave.o  pm_pinctrl.o  xpfw_mod_pm.o  pm_ddr.o  xpfw_interrupts.o  xpfw_module.o  pm_qspi.o  xpfw_mod_dap.o  xpf
TRACE::2019-12-07.23:54:00::SCWBDomain::w_resets.o  xpfw_util.o  xpfw_mod_sched.o  xpfw_mod_rtc.o  xpfw_user_startup.o  xpfw_rom_interface.o  xpfw_mod_wdt.o  pm_reset.
TRACE::2019-12-07.23:54:00::SCWBDomain::o  pm_callbacks.o  xpfw_mod_stl.o  xpfw_crc.o  xpfw_ipi_manager.o  xpfw_mod_ultra96.o  xpfw_platform.o  pm_extern.o  pm_node.o 
TRACE::2019-12-07.23:54:00::SCWBDomain:: xpfw_core.o  idle_hooks.o  xpfw_mod_common.o  pm_periph.o  pm_binding.o  pm_hooks.o  pm_gpp.o  pm_usb.o  pm_power.o  xpfw_main
TRACE::2019-12-07.23:54:00::SCWBDomain::.o  xpfw_mod_em.o  pm_csudma.o  pm_pll.o  pm_proc.o  xpfw_mod_legacy.o  pm_clock.o  xpfw_start.o  -MMD -MP      -mlittle-endian
TRACE::2019-12-07.23:54:00::SCWBDomain:: -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-
TRACE::2019-12-07.23:54:00::SCWBDomain::lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lxilsecure,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-l
TRACE::2019-12-07.23:54:00::SCWBDomain::c,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                          
TRACE::2019-12-07.23:54:00::SCWBDomain::                                                     -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_
TRACE::2019-12-07.23:54:00::SCWBDomain::0/lib -Tlscript.ld

LOG::2019-12-07.23:54:02::SCWSystem::Checking the domain standalone_domain
LOG::2019-12-07.23:54:02::SCWSystem::Not a boot domain 
LOG::2019-12-07.23:54:02::SCWSystem::Started Processing the domain standalone_domain
TRACE::2019-12-07.23:54:02::SCWDomain::Generating domain artifcats
TRACE::2019-12-07.23:54:02::SCWMssOS::Generating standalone artifcats
TRACE::2019-12-07.23:54:02::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/qemu/
TRACE::2019-12-07.23:54:02::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/qemu/
TRACE::2019-12-07.23:54:02::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/standalone_domain/qemu/
TRACE::2019-12-07.23:54:02::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/standalone_domain/qemu/
TRACE::2019-12-07.23:54:02::SCWMssOS:: Copying the user libraries. 
TRACE::2019-12-07.23:54:02::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:54:02::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:54:02::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:54:02::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:54:02::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:54:02::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:54:02::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:54:02::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:54:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:54:02::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:54:02::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:54:02::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:54:02::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:54:02::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:54:02::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-07.23:54:02::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-07.23:54:02::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:54:02::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2019-12-07.23:54:02::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:54:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2019-12-07.23:54:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2019-12-07.23:54:02::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2019-12-07.23:54:02::SCWMssOS::doing bsp build ... 
TRACE::2019-12-07.23:54:02::SCWMssOS::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-07.23:54:02::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-07.23:54:02::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:54:02::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:54:02::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-07.23:54:02::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:54:02::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2019-12-07.23:54:02::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-07.23:54:02::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:54:02::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-07.23:54:02::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-07.23:54:02::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:54:02::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-07.23:54:02::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:54:02::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-07.23:54:02::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2019-12-07.23:54:02::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-07.23:54:02::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-07.23:54:02::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-07.23:54:02::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:54:02::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:54:02::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-07.23:54:02::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-07.23:54:02::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2019-12-07.23:54:02::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:54:02::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-07.23:54:02::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-07.23:54:02::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2019-12-07.23:54:02::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2019-12-07.23:54:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-07.23:54:02::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:02::SCWMssOS::Compiling clockps

TRACE::2019-12-07.23:54:03::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2019-12-07.23:54:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-07.23:54:03::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:03::SCWMssOS::Compiling spips

TRACE::2019-12-07.23:54:03::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2019-12-07.23:54:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-07.23:54:03::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:03::SCWMssOS::Compiling scugic

TRACE::2019-12-07.23:54:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-07.23:54:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-07.23:54:04::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:04::SCWMssOS::Compiling rtcpsu

TRACE::2019-12-07.23:54:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2019-12-07.23:54:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-07.23:54:04::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:04::SCWMssOS::Compiling resetps

TRACE::2019-12-07.23:54:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2019-12-07.23:54:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-07.23:54:04::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:04::SCWMssOS::Compiling csudma

TRACE::2019-12-07.23:54:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2019-12-07.23:54:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2019-12-07.23:54:04::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:04::SCWMssOS::Compiling coresightps_dcc

TRACE::2019-12-07.23:54:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-07.23:54:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-07.23:54:04::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:04::SCWMssOS::Compiling axipmon

TRACE::2019-12-07.23:54:05::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-07.23:54:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-07.23:54:05::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:05::SCWMssOS::Compiling ipipsu

TRACE::2019-12-07.23:54:05::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-07.23:54:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-07.23:54:05::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:05::SCWMssOS::Compiling avbuf

TRACE::2019-12-07.23:54:05::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-07.23:54:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-07.23:54:05::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:05::SCWMssOS::Compiling dpdma

TRACE::2019-12-07.23:54:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-07.23:54:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-07.23:54:06::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:06::SCWMssOS::Compiling usbpsu

TRACE::2019-12-07.23:54:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2019-12-07.23:54:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-07.23:54:07::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:07::SCWMssOS::Compiling sdps

TRACE::2019-12-07.23:54:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-07.23:54:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-07.23:54:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:07::SCWMssOS::Compiling ttcps

TRACE::2019-12-07.23:54:08::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-07.23:54:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-07.23:54:08::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:08::SCWMssOS::Compiling dppsu

TRACE::2019-12-07.23:54:09::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2019-12-07.23:54:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-07.23:54:09::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:09::SCWMssOS::Compiling video_common

TRACE::2019-12-07.23:54:09::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-07.23:54:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:54:09::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:09::SCWMssOS::Compiling sysmonpsu

TRACE::2019-12-07.23:54:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-07.23:54:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-07.23:54:10::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:10::SCWMssOS::Compiling wdtps

TRACE::2019-12-07.23:54:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-07.23:54:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-07.23:54:10::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:10::SCWMssOS::Compiling ddrcpsu

TRACE::2019-12-07.23:54:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-07.23:54:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-07.23:54:10::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:10::SCWMssOS::Compiling gpiops

TRACE::2019-12-07.23:54:11::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2019-12-07.23:54:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-07.23:54:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:11::SCWMssOS::Compiling iicps

TRACE::2019-12-07.23:54:11::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2019-12-07.23:54:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-07.23:54:11::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:11::SCWMssOS::Compiling uartns550

TRACE::2019-12-07.23:54:12::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2019-12-07.23:54:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-07.23:54:12::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:12::SCWMssOS::Compiling bram

TRACE::2019-12-07.23:54:12::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2019-12-07.23:54:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-07.23:54:12::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:12::SCWMssOS::Compiling standalone ARMv8 64 bit

TRACE::2019-12-07.23:54:14::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2019-12-07.23:54:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-07.23:54:14::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:14::SCWMssOS::Compiling uartps

TRACE::2019-12-07.23:54:14::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2019-12-07.23:54:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-07.23:54:14::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:14::SCWMssOS::Compiling gpio

TRACE::2019-12-07.23:54:14::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2019-12-07.23:54:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-07.23:54:14::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:14::SCWMssOS::Compiling zdma

TRACE::2019-12-07.23:54:15::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2019-12-07.23:54:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2019-12-07.23:54:15::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-07.23:54:15::SCWMssOS::Compiling cpu_cortexa53

TRACE::2019-12-07.23:54:15::SCWMssOS::Finished building libraries

TRACE::2019-12-07.23:54:15::SCWMssOS::Copying to export directory.
TRACE::2019-12-07.23:54:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2019-12-07.23:54:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2019-12-07.23:54:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2019-12-07.23:54:15::SCWSystem::Completed Processing the sysconfig ultra96v2_0
LOG::2019-12-07.23:54:15::SCWPlatform::Completed generating the artifacts for system configuration ultra96v2_0
TRACE::2019-12-07.23:54:15::SCWPlatform::Started preparing the platform 
TRACE::2019-12-07.23:54:15::SCWSystem::Writing the bif file for system config ultra96v2_0
TRACE::2019-12-07.23:54:15::SCWSystem::dir created 
TRACE::2019-12-07.23:54:15::SCWSystem::Writing the bif 
TRACE::2019-12-07.23:54:15::SCWPlatform::Started writing the spfm file 
TRACE::2019-12-07.23:54:15::SCWPlatform::Started writing the xpfm file 
TRACE::2019-12-07.23:54:15::SCWPlatform::Completed generating the platform
TRACE::2019-12-07.23:54:15::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:54:15::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:54:15::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:54:15::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:54:15::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:54:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:54:15::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:54:15::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:54:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:54:15::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:54:15::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:54:15::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-07.23:54:15::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:54:15::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:54:15::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:54:15::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:54:15::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:54:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:54:15::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:54:15::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:54:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:54:15::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:54:15::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:54:15::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-07.23:54:15::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:54:15::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:54:15::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:54:15::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:54:15::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:54:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:54:15::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:54:15::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:54:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:54:15::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:54:15::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:54:15::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:54:15::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_top.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2dc36228abb4d1f024e480fe84df5e6d",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a8e5f83ce942669b91d52335c3493f57",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"344493d5379a1f68bd2ff505879520f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2019-12-07.23:54:15::SCWPlatform::updated the xpfm file.
TRACE::2019-12-07.23:54:15::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:54:15::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:54:15::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:54:15::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-07.23:54:15::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-07.23:54:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-07.23:54:15::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_1
TRACE::2019-12-07.23:54:15::SCWPlatform::Opened existing hwdb ultra96v2_top_1
TRACE::2019-12-07.23:54:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-07.23:54:15::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-07.23:54:15::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-07.23:54:15::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:30::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:30::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:30::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2019-12-08.13:21:38::SCWPlatform::Opened new HwDB with name ultra96v2_top
TRACE::2019-12-08.13:21:38::SCWReader::Active system found as  ultra96v2_0
TRACE::2019-12-08.13:21:38::SCWReader::Handling sysconfig ultra96v2_0
TRACE::2019-12-08.13:21:38::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-08.13:21:38::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-08.13:21:38::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-08.13:21:38::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-08.13:21:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:38::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:38::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:38::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2019-12-08.13:21:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:38::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2019-12-08.13:21:38::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:38::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:38::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:38::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2019-12-08.13:21:38::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.13:21:39::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.13:21:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.13:21:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.13:21:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.13:21:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.13:21:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.13:21:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.13:21:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.13:21:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.13:21:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-08.13:21:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.13:21:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWReader::No isolation master present  
TRACE::2019-12-08.13:21:39::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-08.13:21:39::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-08.13:21:39::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-08.13:21:39::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-08.13:21:39::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.13:21:39::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2019-12-08.13:21:39::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.13:21:39::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.13:21:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.13:21:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.13:21:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2019-12-08.13:21:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-08.13:21:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.13:21:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWReader::No isolation master present  
TRACE::2019-12-08.13:21:39::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-08.13:21:39::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-08.13:21:39::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-08.13:21:39::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.13:21:39::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-08.13:21:39::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.13:21:39::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-08.13:21:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.13:21:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWReader::No isolation master present  
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.13:21:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.13:21:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.13:21:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::In reload Mss file.
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2019-12-08.13:21:39::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2019-12-08.13:21:39::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2019-12-08.13:21:39::SCWMssOS::Cleared the swdb table entry
TRACE::2019-12-08.13:21:39::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-08.13:21:39::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.13:21:39::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.13:21:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:39::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:40::SCWMssOS::In reload Mss file.
TRACE::2019-12-08.13:21:40::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:40::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:40::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:40::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:40::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:40::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:40::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:40::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:40::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:40::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.13:21:40::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:40::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:40::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:40::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-08.13:21:40::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.13:21:40::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:40::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:40::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:40::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:40::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:40::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:40::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:40::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:40::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:40::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:40::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.13:21:40::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:40::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:40::SCWMssOS::In reload Mss file.
TRACE::2019-12-08.13:21:40::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:40::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:40::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:40::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:40::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:40::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:40::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:40::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:40::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:40::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.13:21:40::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:40::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:40::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:40::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-08.13:21:40::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.13:21:40::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:40::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:40::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:40::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:40::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.13:21:40::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.13:21:40::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.13:21:40::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.13:21:40::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.13:21:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.13:21:40::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:40::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.13:21:40::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.13:21:40::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:26:11::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:26:11::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:26:11::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:26:11::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:26:11::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:26:11::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:26:11::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:26:11::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:26:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:26:11::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:26:11::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:26:11::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:27:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:27:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:27:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:27:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:27:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:27:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:27:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:27:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:27:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:27:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:27:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:27:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:27:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:27:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:27:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:27:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:27:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:27:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:27:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:27:39::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:27:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:27:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:27:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:27:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:09::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:09::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:09::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:09::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:32:09::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:09::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:32:09::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:32:09::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:32:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:32:09::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:09::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:32:09::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:09::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:09::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:09::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:09::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:32:09::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:09::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:32:09::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:32:09::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:32:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:32:09::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:09::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:32:09::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:32:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:32:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:32:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:32:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:32:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:32:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:32:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:32:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:32:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:32:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:32:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:32:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:35::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-08.15:32:35::SCWMssOS::Writing the mss file completed /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:32:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:32:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:32:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:32:35::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:32:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:32:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:32:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:32:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:32:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:32:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:32:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:32:35::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:32:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:32:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:32:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:32:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:32:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:32:35::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:32:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:32:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:32:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:32:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:32:35::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_top.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2dc36228abb4d1f024e480fe84df5e6d",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a8e5f83ce942669b91d52335c3493f57",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"344493d5379a1f68bd2ff505879520f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-12-08.15:32:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:32:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:32:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:32:35::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:32:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:32:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:32:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:35::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWMssOS::In reload Mss file.
TRACE::2019-12-08.15:32:36::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:32:36::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:32:36::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:32:36::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:32:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:32:36::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.15:32:36::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2019-12-08.15:32:36::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.15:32:36::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:32:36::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:32:36::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:32:36::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:32:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:32:36::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:32:36::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2019-12-08.15:32:36::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:32:36::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:32:36::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:32:36::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:32:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:32:36::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:32:36::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2019-12-08.15:32:36::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:32:36::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:32:36::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:32:36::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:32:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:32:36::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:32:36::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2019-12-08.15:32:36::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:32:36::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:32:36::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:32:36::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:32:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:32:36::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:32:36::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:32:36::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:32:36::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:32:36::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:32:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:32:36::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:32:36::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:32:36::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:32:36::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:32:36::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:32:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:32:36::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:32:36::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:32:36::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:32:36::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:32:36::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:32:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:32:36::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:32:36::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:32:36::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:32:36::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:32:36::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:32:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:32:36::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:32:36::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:32:36::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:32:36::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:32:36::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:32:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:32:36::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.15:32:36::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2019-12-08.15:32:36::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.15:32:36::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:36::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2019-12-08.15:32:36::SCWBDomain::Forcing BSP Sources regeneration.
KEYINFO::2019-12-08.15:32:37::SCWMssOS::Removing file /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system_0.mss
TRACE::2019-12-08.15:32:37::SCWBDomain::Updating the makefile used for building the Application zynqmp_pmufw
TRACE::2019-12-08.15:32:37::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:37::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:37::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:37::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:32:37::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:32:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:32:37::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:32:37::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:32:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:32:37::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:37::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2019-12-08.15:32:37::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2019-12-08.15:32:37::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2019-12-08.15:32:37::SCWMssOS::Cleared the swdb table entry
TRACE::2019-12-08.15:32:37::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:37::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:37::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:37::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2019-12-08.15:32:37::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.15:32:37::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:32:37::SCWBDomain::removing the temporary location in _platform.
TRACE::2019-12-08.15:32:37::SCWBDomain::Makefile is Updated.
TRACE::2019-12-08.15:32:37::SCWBDomain::doing clean.
TRACE::2019-12-08.15:32:37::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw ; bash -c "make  clean" 
TRACE::2019-12-08.15:32:37::SCWBDomain::rm -rf  xpfw_interrupts.o  pm_config.o  pm_mmio_access.o  pm_system.o  pm_csudma.o  xpfw_scheduler.o  pm_gic_proxy.o  xpfw_aib.
TRACE::2019-12-08.15:32:37::SCWBDomain::o  xpfw_events.o  pm_pinctrl.o  pm_ddr.o  pm_sram.o  xpfw_user_startup.o  xpfw_mod_wdt.o  pm_proc.o  pm_reset.o  xpfw_mod_dap.o
TRACE::2019-12-08.15:32:37::SCWBDomain::  xpfw_platform.o  pm_node.o  xpfw_mod_common.o  pm_binding.o  pm_usb.o  xpfw_crc.o  xpfw_ipi_manager.o  pm_master.o  xpfw_erro
TRACE::2019-12-08.15:32:37::SCWBDomain::r_manager.o  xpfw_restart.o  xpfw_module.o  pm_notifier.o  pm_requirement.o  pm_core.o  xpfw_xpu.o  pm_slave.o  xpfw_mod_pm.o  
TRACE::2019-12-08.15:32:37::SCWBDomain::pm_qspi.o  xpfw_resets.o  xpfw_util.o  xpfw_mod_sched.o  xpfw_mod_rtc.o  xpfw_rom_interface.o  pm_node_reset.o  pm_callbacks.o 
TRACE::2019-12-08.15:32:37::SCWBDomain:: xpfw_mod_stl.o  xpfw_mod_ultra96.o  pm_extern.o  pm_clock.o  xpfw_core.o  idle_hooks.o  pm_pll.o  pm_periph.o  pm_hooks.o  pm_
TRACE::2019-12-08.15:32:37::SCWBDomain::gpp.o  pm_power.o  xpfw_main.o  xpfw_mod_em.o  xpfw_mod_legacy.o  xpfw_start.o  zynqmp_pmufw_bsp/psu_pmu_0/lib/libxil.a executa
TRACE::2019-12-08.15:32:37::SCWBDomain::ble.elf *.o

LOG::2019-12-08.15:34:24::SCWPlatform::Started generating the artifacts platform ultra96v2_0
TRACE::2019-12-08.15:34:24::SCWPlatform::Sanity checking of platform is completed
LOG::2019-12-08.15:34:24::SCWPlatform::Started generating the artifacts for system configuration ultra96v2_0
LOG::2019-12-08.15:34:24::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2019-12-08.15:34:24::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2019-12-08.15:34:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-08.15:34:24::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2019-12-08.15:34:24::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2019-12-08.15:34:24::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2019-12-08.15:34:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-08.15:34:24::SCWDomain::Building the domain :  zynqmp_pmufw
TRACE::2019-12-08.15:34:24::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:24::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:24::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:24::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:34:24::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:34:24::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:34:24::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:34:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:34:24::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:34:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:34:24::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:34:24::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2019-12-08.15:34:24::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2019-12-08.15:34:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-08.15:34:24::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw ; bash -c "make  " 
TRACE::2019-12-08.15:34:24::SCWBDomain::make -C zynqmp_pmufw_bsp

TRACE::2019-12-08.15:34:24::SCWBDomain::make[1]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_1/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-08.15:34:24::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-08.15:34:24::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/clockps_v1_1/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/clockps_v1_1/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_3/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-08.15:34:24::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-08.15:34:24::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/spips_v3_3/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/spips_v3_3/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_1/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2019-12-08.15:34:24::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2019-12-08.15:34:24::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/xilsecure_v4_1/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/xilsecure_v4_1/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-08.15:34:24::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-08.15:34:24::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/rtcpsu_v1_8/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/rtcpsu_v1_8/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_2/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-08.15:34:24::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-08.15:34:24::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/resetps_v1_2/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/resetps_v1_2/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_5/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-08.15:34:24::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-08.15:34:24::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/csudma_v1_5/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/csudma_v1_5/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-08.15:34:24::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-08.15:34:24::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/axipmon_v6_7/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/axipmon_v6_7/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-08.15:34:24::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-08.15:34:24::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/ipipsu_v2_5/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/ipipsu_v2_5/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-08.15:34:24::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-08.15:34:24::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/avbuf_v2_2/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/avbuf_v2_2/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-08.15:34:24::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-08.15:34:24::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/dpdma_v1_1/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/dpdma_v1_1/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-08.15:34:24::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-08.15:34:24::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/usbpsu_v1_6/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/usbpsu_v1_6/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_8/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-08.15:34:24::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-08.15:34:24::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/sdps_v3_8/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-08.15:34:24::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-08.15:34:24::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/ttcps_v3_10/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/ttcps_v3_10/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-08.15:34:24::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-08.15:34:24::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/dppsu_v1_1/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/dppsu_v1_1/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_8/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2019-12-08.15:34:24::SCWBDomain:: "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAG
TRACE::2019-12-08.15:34:24::SCWBDomain::S=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/video_common_v4_8/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/video_common_v4_8/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_1/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-08.15:34:24::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-08.15:34:24::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/xilfpga_v5_1/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/xilfpga_v5_1/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2019-12-08.15:34:24::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2019-12-08.15:34:24::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/sysmonpsu_v2_5/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-08.15:34:24::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-08.15:34:24::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/wdtps_v3_2/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/wdtps_v3_2/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-08.15:34:24::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-08.15:34:24::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/ddrcpsu_v1_1/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-08.15:34:24::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-08.15:34:24::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/gpiops_v3_6/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_10/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-08.15:34:24::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-08.15:34:24::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/iicps_v3_10/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/iicps_v3_10/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartns550_v3_5/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/uartns550_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2019-12-08.15:34:24::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2019-12-08.15:34:24::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/uartns550_v3_5/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/uartns550_v3_5/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/bram_v4_3/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-08.15:34:24::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-08.15:34:24::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/bram_v4_3/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/bram_v4_3/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v6_8/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-08.15:34:24::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-08.15:34:24::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/xilskey_v6_8/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/xilskey_v6_8/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_1/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2019-12-08.15:34:24::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2019-12-08.15:34:24::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/standalone_v7_1/src/profile'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/standalone_v7_1/src/profile'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/standalone_v7_1/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_8/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-08.15:34:24::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-08.15:34:24::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/uartps_v3_8/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpio_v4_5/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-08.15:34:24::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-08.15:34:24::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/gpio_v4_5/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/gpio_v4_5/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_8/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-08.15:34:24::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-08.15:34:24::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/zdma_v1_8/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/zdma_v1_8/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_10/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-08.15:34:24::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-08.15:34:24::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/cpu_v2_10/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:24::SCWBDomain::src/cpu_v2_10/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_1/src

TRACE::2019-12-08.15:34:24::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-08.15:34:24::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-08.15:34:24::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:24::SCWBDomain::bsrc/clockps_v1_1/src'

TRACE::2019-12-08.15:34:24::SCWBDomain::Compiling clockps

TRACE::2019-12-08.15:34:25::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:25::SCWBDomain::src/clockps_v1_1/src'

TRACE::2019-12-08.15:34:25::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/spips_v3_3/src

TRACE::2019-12-08.15:34:25::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-08.15:34:25::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-08.15:34:25::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:25::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:25::SCWBDomain::bsrc/spips_v3_3/src'

TRACE::2019-12-08.15:34:25::SCWBDomain::Compiling spips

TRACE::2019-12-08.15:34:25::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:25::SCWBDomain::src/spips_v3_3/src'

TRACE::2019-12-08.15:34:25::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_1/src

TRACE::2019-12-08.15:34:25::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-08.15:34:25::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-08.15:34:25::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:25::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:25::SCWBDomain::bsrc/xilsecure_v4_1/src'

TRACE::2019-12-08.15:34:25::SCWBDomain::Compiling XilSecure Library

TRACE::2019-12-08.15:34:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:26::SCWBDomain::src/xilsecure_v4_1/src'

TRACE::2019-12-08.15:34:26::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-08.15:34:26::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-08.15:34:26::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-08.15:34:26::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:26::SCWBDomain::bsrc/rtcpsu_v1_8/src'

TRACE::2019-12-08.15:34:26::SCWBDomain::Compiling rtcpsu

TRACE::2019-12-08.15:34:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:26::SCWBDomain::src/rtcpsu_v1_8/src'

TRACE::2019-12-08.15:34:26::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_2/src

TRACE::2019-12-08.15:34:26::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-08.15:34:26::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-08.15:34:26::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:26::SCWBDomain::bsrc/resetps_v1_2/src'

TRACE::2019-12-08.15:34:26::SCWBDomain::Compiling resetps

TRACE::2019-12-08.15:34:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:26::SCWBDomain::src/resetps_v1_2/src'

TRACE::2019-12-08.15:34:26::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_5/src

TRACE::2019-12-08.15:34:26::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-08.15:34:26::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-08.15:34:26::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:26::SCWBDomain::bsrc/csudma_v1_5/src'

TRACE::2019-12-08.15:34:26::SCWBDomain::Compiling csudma

TRACE::2019-12-08.15:34:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:26::SCWBDomain::src/csudma_v1_5/src'

TRACE::2019-12-08.15:34:26::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-08.15:34:26::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-08.15:34:26::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-08.15:34:26::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:26::SCWBDomain::bsrc/axipmon_v6_7/src'

TRACE::2019-12-08.15:34:26::SCWBDomain::Compiling axipmon

TRACE::2019-12-08.15:34:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:27::SCWBDomain::src/axipmon_v6_7/src'

TRACE::2019-12-08.15:34:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-08.15:34:27::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-08.15:34:27::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-08.15:34:27::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:27::SCWBDomain::bsrc/ipipsu_v2_5/src'

TRACE::2019-12-08.15:34:27::SCWBDomain::Compiling ipipsu

TRACE::2019-12-08.15:34:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:27::SCWBDomain::src/ipipsu_v2_5/src'

TRACE::2019-12-08.15:34:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-08.15:34:27::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-08.15:34:27::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-08.15:34:27::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:27::SCWBDomain::bsrc/avbuf_v2_2/src'

TRACE::2019-12-08.15:34:27::SCWBDomain::Compiling avbuf

TRACE::2019-12-08.15:34:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:27::SCWBDomain::src/avbuf_v2_2/src'

TRACE::2019-12-08.15:34:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-08.15:34:27::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-08.15:34:27::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-08.15:34:27::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:27::SCWBDomain::bsrc/dpdma_v1_1/src'

TRACE::2019-12-08.15:34:27::SCWBDomain::Compiling dpdma

TRACE::2019-12-08.15:34:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:27::SCWBDomain::src/dpdma_v1_1/src'

TRACE::2019-12-08.15:34:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-08.15:34:27::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-08.15:34:27::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-08.15:34:27::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:27::SCWBDomain::bsrc/usbpsu_v1_6/src'

TRACE::2019-12-08.15:34:27::SCWBDomain::Compiling usbpsu

TRACE::2019-12-08.15:34:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:28::SCWBDomain::src/usbpsu_v1_6/src'

TRACE::2019-12-08.15:34:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_8/src

TRACE::2019-12-08.15:34:28::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2019-12-08.15:34:28::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2019-12-08.15:34:28::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:28::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2019-12-08.15:34:28::SCWBDomain::Compiling sdps

TRACE::2019-12-08.15:34:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:28::SCWBDomain::src/sdps_v3_8/src'

TRACE::2019-12-08.15:34:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-08.15:34:28::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-08.15:34:28::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-08.15:34:28::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:28::SCWBDomain::bsrc/ttcps_v3_10/src'

TRACE::2019-12-08.15:34:28::SCWBDomain::Compiling ttcps

TRACE::2019-12-08.15:34:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:28::SCWBDomain::src/ttcps_v3_10/src'

TRACE::2019-12-08.15:34:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-08.15:34:28::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-08.15:34:28::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-08.15:34:28::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:28::SCWBDomain::bsrc/dppsu_v1_1/src'

TRACE::2019-12-08.15:34:28::SCWBDomain::Compiling dppsu

TRACE::2019-12-08.15:34:29::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:29::SCWBDomain::src/dppsu_v1_1/src'

TRACE::2019-12-08.15:34:29::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_8/src

TRACE::2019-12-08.15:34:29::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2019-12-08.15:34:29::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2019-12-08.15:34:29::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:29::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:29::SCWBDomain::bsrc/video_common_v4_8/src'

TRACE::2019-12-08.15:34:29::SCWBDomain::Compiling video_common

TRACE::2019-12-08.15:34:29::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:29::SCWBDomain::src/video_common_v4_8/src'

TRACE::2019-12-08.15:34:29::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_1/src

TRACE::2019-12-08.15:34:29::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-08.15:34:29::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-08.15:34:29::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:29::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:29::SCWBDomain::bsrc/xilfpga_v5_1/src'

TRACE::2019-12-08.15:34:29::SCWBDomain::Compiling xilfpga Library

TRACE::2019-12-08.15:34:29::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:29::SCWBDomain::src/xilfpga_v5_1/src'

TRACE::2019-12-08.15:34:29::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-08.15:34:29::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-08.15:34:29::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-08.15:34:29::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:29::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:29::SCWBDomain::bsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-08.15:34:29::SCWBDomain::Compiling sysmonpsu

TRACE::2019-12-08.15:34:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:30::SCWBDomain::src/sysmonpsu_v2_5/src'

TRACE::2019-12-08.15:34:30::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-08.15:34:30::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-08.15:34:30::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-08.15:34:30::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:30::SCWBDomain::bsrc/wdtps_v3_2/src'

TRACE::2019-12-08.15:34:30::SCWBDomain::Compiling wdtps

TRACE::2019-12-08.15:34:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:30::SCWBDomain::src/wdtps_v3_2/src'

TRACE::2019-12-08.15:34:30::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-08.15:34:30::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-08.15:34:30::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-08.15:34:30::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:30::SCWBDomain::bsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-08.15:34:30::SCWBDomain::Compiling ddrcpsu

TRACE::2019-12-08.15:34:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:30::SCWBDomain::src/ddrcpsu_v1_1/src'

TRACE::2019-12-08.15:34:30::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-08.15:34:30::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-08.15:34:30::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-08.15:34:30::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:30::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2019-12-08.15:34:30::SCWBDomain::Compiling gpiops

TRACE::2019-12-08.15:34:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:30::SCWBDomain::src/gpiops_v3_6/src'

TRACE::2019-12-08.15:34:30::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_10/src

TRACE::2019-12-08.15:34:30::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-08.15:34:30::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-08.15:34:30::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:30::SCWBDomain::bsrc/iicps_v3_10/src'

TRACE::2019-12-08.15:34:30::SCWBDomain::Compiling iicps

TRACE::2019-12-08.15:34:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:30::SCWBDomain::src/iicps_v3_10/src'

TRACE::2019-12-08.15:34:30::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartns550_v3_5/src

TRACE::2019-12-08.15:34:30::SCWBDomain::make -C psu_pmu_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-08.15:34:30::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-08.15:34:30::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:30::SCWBDomain::bsrc/uartns550_v3_5/src'

TRACE::2019-12-08.15:34:30::SCWBDomain::Compiling uartns550

TRACE::2019-12-08.15:34:31::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:31::SCWBDomain::bsrc/uartns550_v3_5/src'

TRACE::2019-12-08.15:34:31::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:31::SCWBDomain::src/uartns550_v3_5/src'

TRACE::2019-12-08.15:34:31::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:31::SCWBDomain::src/uartns550_v3_5/src'

TRACE::2019-12-08.15:34:31::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/bram_v4_3/src

TRACE::2019-12-08.15:34:31::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2019-12-08.15:34:31::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2019-12-08.15:34:31::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:31::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:31::SCWBDomain::bsrc/bram_v4_3/src'

TRACE::2019-12-08.15:34:31::SCWBDomain::Compiling bram

TRACE::2019-12-08.15:34:31::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:31::SCWBDomain::bsrc/bram_v4_3/src'

TRACE::2019-12-08.15:34:31::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:31::SCWBDomain::src/bram_v4_3/src'

TRACE::2019-12-08.15:34:31::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:31::SCWBDomain::src/bram_v4_3/src'

TRACE::2019-12-08.15:34:31::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v6_8/src

TRACE::2019-12-08.15:34:31::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-08.15:34:31::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-08.15:34:31::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:31::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:31::SCWBDomain::bsrc/xilskey_v6_8/src'

TRACE::2019-12-08.15:34:31::SCWBDomain::Compiling Xilskey Library

TRACE::2019-12-08.15:34:31::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:31::SCWBDomain::src/xilskey_v6_8/src'

TRACE::2019-12-08.15:34:31::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_1/src

TRACE::2019-12-08.15:34:31::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-08.15:34:31::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-08.15:34:31::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:31::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:31::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2019-12-08.15:34:31::SCWBDomain::Compiling standalone

TRACE::2019-12-08.15:34:32::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:32::SCWBDomain::src/standalone_v7_1/src'

TRACE::2019-12-08.15:34:32::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_8/src

TRACE::2019-12-08.15:34:32::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-08.15:34:32::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-08.15:34:32::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:32::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:32::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2019-12-08.15:34:32::SCWBDomain::Compiling uartps

TRACE::2019-12-08.15:34:32::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:32::SCWBDomain::src/uartps_v3_8/src'

TRACE::2019-12-08.15:34:32::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpio_v4_5/src

TRACE::2019-12-08.15:34:32::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2019-12-08.15:34:32::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2019-12-08.15:34:32::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:32::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:32::SCWBDomain::bsrc/gpio_v4_5/src'

TRACE::2019-12-08.15:34:32::SCWBDomain::Compiling gpio

TRACE::2019-12-08.15:34:33::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:33::SCWBDomain::src/gpio_v4_5/src'

TRACE::2019-12-08.15:34:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_8/src

TRACE::2019-12-08.15:34:33::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2019-12-08.15:34:33::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2019-12-08.15:34:33::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:33::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:33::SCWBDomain::bsrc/zdma_v1_8/src'

TRACE::2019-12-08.15:34:33::SCWBDomain::Compiling zdma

TRACE::2019-12-08.15:34:33::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:33::SCWBDomain::src/zdma_v1_8/src'

TRACE::2019-12-08.15:34:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_10/src

TRACE::2019-12-08.15:34:33::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2019-12-08.15:34:33::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2019-12-08.15:34:33::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-08.15:34:33::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:33::SCWBDomain::bsrc/cpu_v2_10/src'

TRACE::2019-12-08.15:34:33::SCWBDomain::Compiling cpu

TRACE::2019-12-08.15:34:33::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2019-12-08.15:34:33::SCWBDomain::bsrc/cpu_v2_10/src'

TRACE::2019-12-08.15:34:33::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:33::SCWBDomain::src/cpu_v2_10/src'

TRACE::2019-12-08.15:34:33::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2019-12-08.15:34:33::SCWBDomain::src/cpu_v2_10/src'

TRACE::2019-12-08.15:34:33::SCWBDomain::Finished building libraries

TRACE::2019-12-08.15:34:33::SCWBDomain::make[1]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2019-12-08.15:34:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:33::SCWBDomain::s    -c pm_master.c -o pm_master.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:33::SCWBDomain::s    -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:33::SCWBDomain::s    -c xpfw_error_manager.c -o xpfw_error_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:33::SCWBDomain::s    -c xpfw_restart.c -o xpfw_restart.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:33::SCWBDomain::s    -c pm_requirement.c -o pm_requirement.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:33::SCWBDomain::s    -c pm_core.c -o pm_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:33::SCWBDomain::s    -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:33::SCWBDomain::s    -c pm_system.c -o pm_system.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:33::SCWBDomain::s    -c pm_config.c -o pm_config.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c pm_node_reset.c -o pm_node_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c pm_notifier.c -o pm_notifier.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c xpfw_events.c -o xpfw_events.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c pm_binding.c -o pm_binding.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c pm_mmio_access.c -o pm_mmio_access.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c xpfw_interrupts.c -o xpfw_interrupts.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c xpfw_module.c -o xpfw_module.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c xpfw_resets.c -o xpfw_resets.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c xpfw_mod_sched.c -o xpfw_mod_sched.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c xpfw_rom_interface.c -o xpfw_rom_interface.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:34::SCWBDomain::s    -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:35::SCWBDomain::s    -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:35::SCWBDomain::s    -c pm_callbacks.c -o pm_callbacks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:35::SCWBDomain::s    -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:35::SCWBDomain::s    -c xpfw_user_startup.c -o xpfw_user_startup.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:35::SCWBDomain::s    -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:35::SCWBDomain::s    -c xpfw_ipi_manager.c -o xpfw_ipi_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:35::SCWBDomain::s    -c xpfw_platform.c -o xpfw_platform.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:35::SCWBDomain::s    -c pm_extern.c -o pm_extern.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:35::SCWBDomain::s    -c pm_node.c -o pm_node.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:35::SCWBDomain::s    -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:35::SCWBDomain::s    -c idle_hooks.c -o idle_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:35::SCWBDomain::s    -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:35::SCWBDomain::s    -c xpfw_mod_common.c -o xpfw_mod_common.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:35::SCWBDomain::s    -c xpfw_scheduler.c -o xpfw_scheduler.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:35::SCWBDomain::s    -c pm_periph.c -o pm_periph.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:35::SCWBDomain::s    -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:35::SCWBDomain::s    -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:35::SCWBDomain::s    -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:35::SCWBDomain::s    -c pm_power.c -o pm_power.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:36::SCWBDomain::s    -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:36::SCWBDomain::s    -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:36::SCWBDomain::s    -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:36::SCWBDomain::s    -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-08.15:34:36::SCWBDomain::s    -c xpfw_start.S -o xpfw_start.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-08.15:34:36::SCWBDomain::mb-gcc -o executable.elf  pm_master.o  xpfw_util.o  xpfw_error_manager.o  xpfw_restart.o  pm_requirement.o  pm_core.o  xpfw_mod
TRACE::2019-12-08.15:34:36::SCWBDomain::_ultra96.o  pm_system.o  pm_config.o  pm_node_reset.o  xpfw_xpu.o  xpfw_mod_dap.o  pm_gic_proxy.o  pm_qspi.o  pm_notifier.o  xp
TRACE::2019-12-08.15:34:36::SCWBDomain::fw_aib.o  xpfw_events.o  pm_binding.o  pm_mmio_access.o  pm_pll.o  pm_pinctrl.o  xpfw_mod_pm.o  pm_ddr.o  xpfw_interrupts.o  xp
TRACE::2019-12-08.15:34:36::SCWBDomain::fw_module.o  xpfw_resets.o  pm_sram.o  xpfw_mod_sched.o  xpfw_mod_rtc.o  pm_csudma.o  xpfw_rom_interface.o  xpfw_mod_wdt.o  pm_
TRACE::2019-12-08.15:34:36::SCWBDomain::proc.o  pm_reset.o  pm_callbacks.o  xpfw_mod_stl.o  xpfw_user_startup.o  xpfw_crc.o  xpfw_ipi_manager.o  xpfw_platform.o  pm_ex
TRACE::2019-12-08.15:34:36::SCWBDomain::tern.o  pm_node.o  xpfw_core.o  idle_hooks.o  pm_slave.o  xpfw_mod_common.o  xpfw_scheduler.o  pm_periph.o  pm_hooks.o  pm_gpp.
TRACE::2019-12-08.15:34:36::SCWBDomain::o  pm_usb.o  pm_power.o  xpfw_main.o  xpfw_mod_em.o  xpfw_mod_legacy.o  pm_clock.o  xpfw_start.o  -MMD -MP      -mlittle-endian
TRACE::2019-12-08.15:34:36::SCWBDomain:: -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-
TRACE::2019-12-08.15:34:36::SCWBDomain::lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lxilsecure,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-l
TRACE::2019-12-08.15:34:36::SCWBDomain::c,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                          
TRACE::2019-12-08.15:34:36::SCWBDomain::                                                     -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_
TRACE::2019-12-08.15:34:36::SCWBDomain::0/lib -Tlscript.ld

LOG::2019-12-08.15:34:37::SCWSystem::Checking the domain standalone_domain
LOG::2019-12-08.15:34:37::SCWSystem::Not a boot domain 
LOG::2019-12-08.15:34:37::SCWSystem::Started Processing the domain standalone_domain
TRACE::2019-12-08.15:34:37::SCWDomain::Generating domain artifcats
TRACE::2019-12-08.15:34:37::SCWMssOS::Generating standalone artifcats
TRACE::2019-12-08.15:34:37::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/qemu/
TRACE::2019-12-08.15:34:37::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/qemu/
TRACE::2019-12-08.15:34:37::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/standalone_domain/qemu/
TRACE::2019-12-08.15:34:37::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/standalone_domain/qemu/
TRACE::2019-12-08.15:34:37::SCWMssOS:: Copying the user libraries. 
TRACE::2019-12-08.15:34:37::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:37::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:37::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:37::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:34:37::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:34:37::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:34:37::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:34:37::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:34:37::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:34:37::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:34:37::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2019-12-08.15:34:37::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:34:37::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2019-12-08.15:34:37::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2019-12-08.15:34:37::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2019-12-08.15:34:37::SCWMssOS::skipping the bsp build ... 
TRACE::2019-12-08.15:34:37::SCWMssOS::Copying to export directory.
TRACE::2019-12-08.15:34:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2019-12-08.15:34:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2019-12-08.15:34:37::SCWSystem::Completed Processing the domain standalone_domain
LOG::2019-12-08.15:34:37::SCWSystem::Completed Processing the sysconfig ultra96v2_0
LOG::2019-12-08.15:34:37::SCWPlatform::Completed generating the artifacts for system configuration ultra96v2_0
TRACE::2019-12-08.15:34:37::SCWPlatform::Started preparing the platform 
TRACE::2019-12-08.15:34:37::SCWSystem::Writing the bif file for system config ultra96v2_0
TRACE::2019-12-08.15:34:37::SCWSystem::dir created 
TRACE::2019-12-08.15:34:37::SCWSystem::Writing the bif 
TRACE::2019-12-08.15:34:37::SCWPlatform::Started writing the spfm file 
TRACE::2019-12-08.15:34:37::SCWPlatform::Started writing the xpfm file 
TRACE::2019-12-08.15:34:37::SCWPlatform::Completed generating the platform
TRACE::2019-12-08.15:34:37::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:37::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:37::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:37::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:34:37::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:34:37::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:34:37::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:34:37::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:34:37::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:34:37::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:34:37::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:37::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:37::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:37::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:34:37::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:34:37::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:34:37::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:34:37::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:34:37::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:34:37::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:34:37::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:37::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:37::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:37::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:34:37::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:34:37::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:34:37::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:34:37::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:34:37::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:34:37::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:34:37::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_top.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2dc36228abb4d1f024e480fe84df5e6d",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"83d3eacce9e85286d70c5cc773324c57",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"344493d5379a1f68bd2ff505879520f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2019-12-08.15:34:37::SCWPlatform::updated the xpfm file.
TRACE::2019-12-08.15:34:37::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:37::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:37::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:37::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:34:37::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:34:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:34:37::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:34:37::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:34:37::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:34:37::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:34:37::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:55:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:55:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:55:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:55:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:55:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:55:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:55:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:55:51::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:55:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:55:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:55:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:55:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:05::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:05::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:10::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:10::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:10::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:10::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:10::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:10::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:10::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:10::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:10::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:10::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:10::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:10::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:10::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:10::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:10::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:10::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:10::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:10::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:10::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:10::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_top.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"zynqmp_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2dc36228abb4d1f024e480fe84df5e6d",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"83d3eacce9e85286d70c5cc773324c57",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"344493d5379a1f68bd2ff505879520f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::In reload Mss file.
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:12::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2019-12-08.15:56:12::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.15:56:12::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:12::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:13::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:13::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:13::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:13::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:13::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:13::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:13::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:13::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:13::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:13::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:13::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:13::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:13::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:13::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2019-12-08.15:56:13::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.15:56:13::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:13::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2019-12-08.15:56:13::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2019-12-08.15:56:14::SCWBDomain::Updating the makefile used for building the Application zynqmp_fsbl
TRACE::2019-12-08.15:56:14::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:14::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:14::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:14::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:14::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:14::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:14::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:14::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2019-12-08.15:56:14::SCWMssOS::Could not open the swdb for system
KEYINFO::2019-12-08.15:56:14::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2019-12-08.15:56:14::SCWMssOS::Cleared the swdb table entry
TRACE::2019-12-08.15:56:14::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:14::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:14::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:14::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2019-12-08.15:56:14::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.15:56:14::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:15::SCWBDomain::removing the temporary location in _platform.
TRACE::2019-12-08.15:56:15::SCWBDomain::Makefile is Updated.
TRACE::2019-12-08.15:56:15::SCWBDomain::doing clean.
TRACE::2019-12-08.15:56:15::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl ; bash -c "make  clean" 
TRACE::2019-12-08.15:56:15::SCWBDomain::rm -rf  xfsbl_authentication.o  xfsbl_sd.o  xfsbl_dfu_util.o  xfsbl_csu_dma.o  xfsbl_plpartition_valid.o  psu_init.o  xfsbl_bs.
TRACE::2019-12-08.15:56:15::SCWBDomain::o  xfsbl_board.o  xfsbl_handoff.o  xfsbl_initialization.o  xfsbl_misc.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_misc_drivers.o  xfs
TRACE::2019-12-08.15:56:15::SCWBDomain::bl_usb.o  xfsbl_image_header.o  xfsbl_ddr_init.o  xfsbl_nand.o  xfsbl_rsa_sha.o  xfsbl_qspi.o  xfsbl_partition_load.o  xfsbl_ex
TRACE::2019-12-08.15:56:15::SCWBDomain::it.o  xfsbl_translation_table.o  zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a executable.elf *.o

TRACE::2019-12-08.15:56:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:22::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:22::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:30::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:30::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:30::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:30::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:30::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:30::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:30::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:30::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:30::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:30::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:30::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:30::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:30::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:30::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:30::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:30::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:30::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:30::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:30::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:30::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:35::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:35::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:36::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:36::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:36::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:36::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:36::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:36::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:36::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:36::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:36::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:36::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:36::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:36::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:36::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:36::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:36::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:36::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:36::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:36::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:56:36::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:36::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:56:36::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:36::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:36::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:36::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:36::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:36::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:36::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:36::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:36::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:36::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:36::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_top.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3a1d99eba2384df1542a69b57ef111ae",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"83d3eacce9e85286d70c5cc773324c57",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"344493d5379a1f68bd2ff505879520f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-12-08.15:56:36::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:36::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:36::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:36::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:36::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:36::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:36::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:36::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:36::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:36::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:36::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:37::SCWMssOS::In reload Mss file.
TRACE::2019-12-08.15:56:37::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:37::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:37::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:37::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:37::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:37::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:37::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:37::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:37::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:37::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-08.15:56:37::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.15:56:37::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:37::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:37::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:37::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:37::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:37::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:37::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:37::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:37::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:37::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:37::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:37::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:37::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:37::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:37::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:37::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:37::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:37::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:37::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:37::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:37::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:37::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:37::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:37::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:37::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:37::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:37::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:37::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:37::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:37::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:37::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:37::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:37::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:37::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:37::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:37::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:37::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:38::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:38::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:38::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:38::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:38::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-08.15:56:38::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.15:56:38::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:38::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2019-12-08.15:56:38::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2019-12-08.15:56:39::SCWMssOS::Removing file /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system_1.mss
TRACE::2019-12-08.15:56:47::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:47::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:47::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:47::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:47::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:47::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:47::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:47::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:56:47::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:47::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2019-12-08.15:56:59::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2019-12-08.15:56:59::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2019-12-08.15:56:59::SCWMssOS::Cleared the swdb table entry
TRACE::2019-12-08.15:56:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-08.15:56:59::SCWMssOS::Writing the mss file completed /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:59::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:56:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:59::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:56:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:56:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:59::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:56:59::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_top.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3a1d99eba2384df1542a69b57ef111ae",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"83d3eacce9e85286d70c5cc773324c57",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e25c7ebd3351e90fbdc8c58aae08d953",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-12-08.15:56:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:56:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:56:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:56:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:56:59::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:56:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:56:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:56:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:56:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:56:59::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:57:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:57:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:57:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:57:05::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:57:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:57:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.15:57:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:57:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2019-12-08.15:57:13::SCWMssOS::Writing the mss file completed /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:57:13::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:13::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:13::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:13::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:57:13::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:13::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:57:13::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:57:13::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:57:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:57:13::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:57:13::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:57:13::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:57:13::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:13::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:13::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:13::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:57:13::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:13::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:57:13::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:57:13::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:57:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:57:13::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:57:13::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:57:13::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:57:13::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:13::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:13::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:13::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:57:13::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:13::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:57:13::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:57:13::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:57:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:57:13::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:57:13::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:57:13::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:57:13::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_top.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"zynqmp_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3a1d99eba2384df1542a69b57ef111ae",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"83d3eacce9e85286d70c5cc773324c57",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e25c7ebd3351e90fbdc8c58aae08d953",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-12-08.15:57:13::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:13::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:13::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:13::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:57:13::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:13::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:57:13::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:57:13::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:57:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:57:13::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:57:13::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:57:13::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:57:13::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
LOG::2019-12-08.15:57:22::SCWPlatform::Started generating the artifacts platform ultra96v2_0
TRACE::2019-12-08.15:57:22::SCWPlatform::Sanity checking of platform is completed
LOG::2019-12-08.15:57:22::SCWPlatform::Started generating the artifacts for system configuration ultra96v2_0
LOG::2019-12-08.15:57:22::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2019-12-08.15:57:22::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2019-12-08.15:57:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-08.15:57:22::SCWDomain::Building the domain :  zynqmp_fsbl
TRACE::2019-12-08.15:57:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:57:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:57:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:57:22::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:57:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:57:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:57:22::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:57:22::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:57:22::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:57:22::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2019-12-08.15:57:22::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.15:57:22::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:57:22::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2019-12-08.15:57:22::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2019-12-08.15:57:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-08.15:57:22::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl ; bash -c "make  " 
TRACE::2019-12-08.15:57:22::SCWBDomain::make -C zynqmp_fsbl_bsp

TRACE::2019-12-08.15:57:22::SCWBDomain::make[1]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_2/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:22::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-08.15:57:22::SCWBDomain::-objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/xilffs_v4_2/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/xilffs_v4_2/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-08.15:57:22::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-08.15:57:22::SCWBDomain::objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/spips_v3_3/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/spips_v3_3/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:22::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-08.15:57:22::SCWBDomain::-objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/scugic_v4_1/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/scugic_v4_1/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_0/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-08.15:57:22::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-08.15:57:22::SCWBDomain::objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/xilpm_v3_0/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Include files for this library have already been copied.

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/xilpm_v3_0/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:22::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-08.15:57:22::SCWBDomain::-objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-08.15:57:22::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-08.15:57:22::SCWBDomain::o-objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/resetps_v1_2/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/resetps_v1_2/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:22::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-08.15:57:22::SCWBDomain::-objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/csudma_v1_5/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/csudma_v1_5/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2019-12-08.15:57:22::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto 
TRACE::2019-12-08.15:57:22::SCWBDomain::-ffat-lto-objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/coresightps_dcc_v1_6/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-08.15:57:22::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-08.15:57:22::SCWBDomain::o-objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/axipmon_v6_7/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/axipmon_v6_7/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:22::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-08.15:57:22::SCWBDomain::-objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-08.15:57:22::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-08.15:57:22::SCWBDomain::objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/avbuf_v2_2/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/avbuf_v2_2/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-08.15:57:22::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-08.15:57:22::SCWBDomain::objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/dpdma_v1_1/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/dpdma_v1_1/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:22::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-08.15:57:22::SCWBDomain::-objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-08.15:57:22::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-08.15:57:22::SCWBDomain::bjects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/sdps_v3_8/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/sdps_v3_8/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_1/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-08.15:57:22::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2019-12-08.15:57:22::SCWBDomain::lto-objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:22::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-08.15:57:22::SCWBDomain::-objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/ttcps_v3_10/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/ttcps_v3_10/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-08.15:57:22::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-08.15:57:22::SCWBDomain::objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/dppsu_v1_1/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/dppsu_v1_1/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2019-12-08.15:57:22::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2019-12-08.15:57:22::SCWBDomain::at-lto-objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/video_common_v4_8/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/video_common_v4_8/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-08.15:57:22::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-08.15:57:22::SCWBDomain::o-objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/clockps_v1_1/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/clockps_v1_1/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-08.15:57:22::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2019-12-08.15:57:22::SCWBDomain::lto-objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-08.15:57:22::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-08.15:57:22::SCWBDomain::objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/wdtps_v3_2/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/wdtps_v3_2/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-08.15:57:22::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-08.15:57:22::SCWBDomain::o-objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:22::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-08.15:57:22::SCWBDomain::-objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/gpiops_v3_6/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/gpiops_v3_6/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:22::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-08.15:57:22::SCWBDomain::-objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/iicps_v3_10/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/iicps_v3_10/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-08.15:57:22::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2019-12-08.15:57:22::SCWBDomain::lto-objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/uartns550_v3_5/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/uartns550_v3_5/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-08.15:57:22::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-08.15:57:22::SCWBDomain::bjects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/bram_v4_3/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/bram_v4_3/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2019-12-08.15:57:22::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2019-12-08.15:57:22::SCWBDomain::-lto-objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/standalone_v7_1/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/standalone_v7_1/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:22::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-08.15:57:22::SCWBDomain::-objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/uartps_v3_8/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/uartps_v3_8/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-08.15:57:22::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-08.15:57:22::SCWBDomain::bjects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/gpio_v4_5/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/gpio_v4_5/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-08.15:57:22::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-08.15:57:22::SCWBDomain::bjects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/zdma_v1_8/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/zdma_v1_8/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2019-12-08.15:57:22::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2019-12-08.15:57:22::SCWBDomain::fat-lto-objects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:22::SCWBDomain::/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_2/src

TRACE::2019-12-08.15:57:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-08.15:57:22::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-08.15:57:22::SCWBDomain::jects"

TRACE::2019-12-08.15:57:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:22::SCWBDomain::0/libsrc/xilffs_v4_2/src'

TRACE::2019-12-08.15:57:22::SCWBDomain::Compiling XilFFs Library

TRACE::2019-12-08.15:57:23::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:23::SCWBDomain::/libsrc/xilffs_v4_2/src'

TRACE::2019-12-08.15:57:23::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2019-12-08.15:57:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-08.15:57:23::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-08.15:57:23::SCWBDomain::ects"

TRACE::2019-12-08.15:57:23::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:23::SCWBDomain::0/libsrc/spips_v3_3/src'

TRACE::2019-12-08.15:57:23::SCWBDomain::Compiling spips

TRACE::2019-12-08.15:57:23::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:23::SCWBDomain::/libsrc/spips_v3_3/src'

TRACE::2019-12-08.15:57:23::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2019-12-08.15:57:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-08.15:57:23::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-08.15:57:23::SCWBDomain::jects"

TRACE::2019-12-08.15:57:23::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:23::SCWBDomain::0/libsrc/scugic_v4_1/src'

TRACE::2019-12-08.15:57:23::SCWBDomain::Compiling scugic

TRACE::2019-12-08.15:57:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:24::SCWBDomain::/libsrc/scugic_v4_1/src'

TRACE::2019-12-08.15:57:24::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_0/src

TRACE::2019-12-08.15:57:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-08.15:57:24::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-08.15:57:24::SCWBDomain::ects"

TRACE::2019-12-08.15:57:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:24::SCWBDomain::0/libsrc/xilpm_v3_0/src'

TRACE::2019-12-08.15:57:24::SCWBDomain::Compiling xilpm library

TRACE::2019-12-08.15:57:25::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:25::SCWBDomain::/libsrc/xilpm_v3_0/src'

TRACE::2019-12-08.15:57:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-08.15:57:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-08.15:57:25::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-08.15:57:25::SCWBDomain::jects"

TRACE::2019-12-08.15:57:25::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:25::SCWBDomain::0/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-08.15:57:25::SCWBDomain::Compiling rtcpsu

TRACE::2019-12-08.15:57:25::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:25::SCWBDomain::/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-08.15:57:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2019-12-08.15:57:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-08.15:57:25::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-08.15:57:25::SCWBDomain::bjects"

TRACE::2019-12-08.15:57:25::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:25::SCWBDomain::0/libsrc/resetps_v1_2/src'

TRACE::2019-12-08.15:57:25::SCWBDomain::Compiling resetps

TRACE::2019-12-08.15:57:25::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:25::SCWBDomain::/libsrc/resetps_v1_2/src'

TRACE::2019-12-08.15:57:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2019-12-08.15:57:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-08.15:57:25::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-08.15:57:25::SCWBDomain::jects"

TRACE::2019-12-08.15:57:25::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:25::SCWBDomain::0/libsrc/csudma_v1_5/src'

TRACE::2019-12-08.15:57:25::SCWBDomain::Compiling csudma

TRACE::2019-12-08.15:57:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:26::SCWBDomain::/libsrc/csudma_v1_5/src'

TRACE::2019-12-08.15:57:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2019-12-08.15:57:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2019-12-08.15:57:26::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2019-12-08.15:57:26::SCWBDomain::at-lto-objects"

TRACE::2019-12-08.15:57:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:26::SCWBDomain::0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2019-12-08.15:57:26::SCWBDomain::Compiling coresightps_dcc

TRACE::2019-12-08.15:57:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:26::SCWBDomain::/libsrc/coresightps_dcc_v1_6/src'

TRACE::2019-12-08.15:57:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-08.15:57:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-08.15:57:26::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-08.15:57:26::SCWBDomain::bjects"

TRACE::2019-12-08.15:57:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:26::SCWBDomain::0/libsrc/axipmon_v6_7/src'

TRACE::2019-12-08.15:57:26::SCWBDomain::Compiling axipmon

TRACE::2019-12-08.15:57:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:26::SCWBDomain::/libsrc/axipmon_v6_7/src'

TRACE::2019-12-08.15:57:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-08.15:57:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-08.15:57:26::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-08.15:57:26::SCWBDomain::jects"

TRACE::2019-12-08.15:57:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:26::SCWBDomain::0/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-08.15:57:26::SCWBDomain::Compiling ipipsu

TRACE::2019-12-08.15:57:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:27::SCWBDomain::/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-08.15:57:27::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-08.15:57:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-08.15:57:27::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-08.15:57:27::SCWBDomain::ects"

TRACE::2019-12-08.15:57:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:27::SCWBDomain::0/libsrc/avbuf_v2_2/src'

TRACE::2019-12-08.15:57:27::SCWBDomain::Compiling avbuf

TRACE::2019-12-08.15:57:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:27::SCWBDomain::/libsrc/avbuf_v2_2/src'

TRACE::2019-12-08.15:57:27::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-08.15:57:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-08.15:57:27::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-08.15:57:27::SCWBDomain::ects"

TRACE::2019-12-08.15:57:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:27::SCWBDomain::0/libsrc/dpdma_v1_1/src'

TRACE::2019-12-08.15:57:27::SCWBDomain::Compiling dpdma

TRACE::2019-12-08.15:57:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:28::SCWBDomain::/libsrc/dpdma_v1_1/src'

TRACE::2019-12-08.15:57:28::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-08.15:57:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-08.15:57:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-08.15:57:28::SCWBDomain::jects"

TRACE::2019-12-08.15:57:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:28::SCWBDomain::0/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-08.15:57:28::SCWBDomain::Compiling usbpsu

TRACE::2019-12-08.15:57:29::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:29::SCWBDomain::/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-08.15:57:29::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2019-12-08.15:57:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-08.15:57:29::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2019-12-08.15:57:29::SCWBDomain::cts"

TRACE::2019-12-08.15:57:29::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:29::SCWBDomain::0/libsrc/sdps_v3_8/src'

TRACE::2019-12-08.15:57:29::SCWBDomain::Compiling sdps

TRACE::2019-12-08.15:57:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:30::SCWBDomain::/libsrc/sdps_v3_8/src'

TRACE::2019-12-08.15:57:30::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_1/src

TRACE::2019-12-08.15:57:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:30::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-08.15:57:30::SCWBDomain::-objects"

TRACE::2019-12-08.15:57:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:30::SCWBDomain::0/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-08.15:57:30::SCWBDomain::Compiling XilSecure Library

TRACE::2019-12-08.15:57:31::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:31::SCWBDomain::/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-08.15:57:31::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-08.15:57:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-08.15:57:31::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-08.15:57:31::SCWBDomain::jects"

TRACE::2019-12-08.15:57:31::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:31::SCWBDomain::0/libsrc/ttcps_v3_10/src'

TRACE::2019-12-08.15:57:31::SCWBDomain::Compiling ttcps

TRACE::2019-12-08.15:57:31::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:31::SCWBDomain::/libsrc/ttcps_v3_10/src'

TRACE::2019-12-08.15:57:31::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-08.15:57:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-08.15:57:31::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-08.15:57:31::SCWBDomain::ects"

TRACE::2019-12-08.15:57:31::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:31::SCWBDomain::0/libsrc/dppsu_v1_1/src'

TRACE::2019-12-08.15:57:31::SCWBDomain::Compiling dppsu

TRACE::2019-12-08.15:57:32::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:32::SCWBDomain::/libsrc/dppsu_v1_1/src'

TRACE::2019-12-08.15:57:32::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2019-12-08.15:57:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-08.15:57:32::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2019-12-08.15:57:32::SCWBDomain::lto-objects"

TRACE::2019-12-08.15:57:32::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:32::SCWBDomain::0/libsrc/video_common_v4_8/src'

TRACE::2019-12-08.15:57:32::SCWBDomain::Compiling video_common

TRACE::2019-12-08.15:57:33::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:33::SCWBDomain::/libsrc/video_common_v4_8/src'

TRACE::2019-12-08.15:57:33::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2019-12-08.15:57:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-08.15:57:33::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-08.15:57:33::SCWBDomain::bjects"

TRACE::2019-12-08.15:57:33::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:33::SCWBDomain::0/libsrc/clockps_v1_1/src'

TRACE::2019-12-08.15:57:33::SCWBDomain::Compiling clockps

TRACE::2019-12-08.15:57:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:34::SCWBDomain::/libsrc/clockps_v1_1/src'

TRACE::2019-12-08.15:57:34::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-08.15:57:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:34::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-08.15:57:34::SCWBDomain::-objects"

TRACE::2019-12-08.15:57:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:34::SCWBDomain::0/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-08.15:57:34::SCWBDomain::Compiling sysmonpsu

TRACE::2019-12-08.15:57:35::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:35::SCWBDomain::/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-08.15:57:35::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-08.15:57:35::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-08.15:57:35::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-08.15:57:35::SCWBDomain::ects"

TRACE::2019-12-08.15:57:35::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:35::SCWBDomain::0/libsrc/wdtps_v3_2/src'

TRACE::2019-12-08.15:57:35::SCWBDomain::Compiling wdtps

TRACE::2019-12-08.15:57:35::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:35::SCWBDomain::/libsrc/wdtps_v3_2/src'

TRACE::2019-12-08.15:57:35::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-08.15:57:35::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-08.15:57:35::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-08.15:57:35::SCWBDomain::bjects"

TRACE::2019-12-08.15:57:35::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:35::SCWBDomain::0/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-08.15:57:35::SCWBDomain::Compiling ddrcpsu

TRACE::2019-12-08.15:57:35::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:35::SCWBDomain::/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-08.15:57:35::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-08.15:57:35::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-08.15:57:35::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-08.15:57:35::SCWBDomain::jects"

TRACE::2019-12-08.15:57:35::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:35::SCWBDomain::0/libsrc/gpiops_v3_6/src'

TRACE::2019-12-08.15:57:35::SCWBDomain::Compiling gpiops

TRACE::2019-12-08.15:57:36::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:36::SCWBDomain::/libsrc/gpiops_v3_6/src'

TRACE::2019-12-08.15:57:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2019-12-08.15:57:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-08.15:57:36::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-08.15:57:36::SCWBDomain::jects"

TRACE::2019-12-08.15:57:36::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:36::SCWBDomain::0/libsrc/iicps_v3_10/src'

TRACE::2019-12-08.15:57:36::SCWBDomain::Compiling iicps

TRACE::2019-12-08.15:57:37::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:37::SCWBDomain::/libsrc/iicps_v3_10/src'

TRACE::2019-12-08.15:57:37::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2019-12-08.15:57:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:37::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-08.15:57:37::SCWBDomain::-objects"

TRACE::2019-12-08.15:57:37::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:37::SCWBDomain::0/libsrc/uartns550_v3_5/src'

TRACE::2019-12-08.15:57:37::SCWBDomain::Compiling uartns550

TRACE::2019-12-08.15:57:37::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:37::SCWBDomain::0/libsrc/uartns550_v3_5/src'

TRACE::2019-12-08.15:57:37::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:37::SCWBDomain::/libsrc/uartns550_v3_5/src'

TRACE::2019-12-08.15:57:37::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:37::SCWBDomain::/libsrc/uartns550_v3_5/src'

TRACE::2019-12-08.15:57:37::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2019-12-08.15:57:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-08.15:57:37::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2019-12-08.15:57:37::SCWBDomain::cts"

TRACE::2019-12-08.15:57:37::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:37::SCWBDomain::0/libsrc/bram_v4_3/src'

TRACE::2019-12-08.15:57:37::SCWBDomain::Compiling bram

TRACE::2019-12-08.15:57:38::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:38::SCWBDomain::0/libsrc/bram_v4_3/src'

TRACE::2019-12-08.15:57:38::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:38::SCWBDomain::/libsrc/bram_v4_3/src'

TRACE::2019-12-08.15:57:38::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:38::SCWBDomain::/libsrc/bram_v4_3/src'

TRACE::2019-12-08.15:57:38::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2019-12-08.15:57:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-08.15:57:38::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-08.15:57:38::SCWBDomain::o-objects"

TRACE::2019-12-08.15:57:38::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:38::SCWBDomain::0/libsrc/standalone_v7_1/src'

TRACE::2019-12-08.15:57:38::SCWBDomain::Compiling standalone ARMv8 64 bit

TRACE::2019-12-08.15:57:39::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:39::SCWBDomain::/libsrc/standalone_v7_1/src'

TRACE::2019-12-08.15:57:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2019-12-08.15:57:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-08.15:57:39::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-08.15:57:39::SCWBDomain::jects"

TRACE::2019-12-08.15:57:39::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:39::SCWBDomain::0/libsrc/uartps_v3_8/src'

TRACE::2019-12-08.15:57:39::SCWBDomain::Compiling uartps

TRACE::2019-12-08.15:57:40::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:40::SCWBDomain::/libsrc/uartps_v3_8/src'

TRACE::2019-12-08.15:57:40::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2019-12-08.15:57:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-08.15:57:40::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2019-12-08.15:57:40::SCWBDomain::cts"

TRACE::2019-12-08.15:57:40::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:40::SCWBDomain::0/libsrc/gpio_v4_5/src'

TRACE::2019-12-08.15:57:40::SCWBDomain::Compiling gpio

TRACE::2019-12-08.15:57:40::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:40::SCWBDomain::/libsrc/gpio_v4_5/src'

TRACE::2019-12-08.15:57:40::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2019-12-08.15:57:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-08.15:57:40::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2019-12-08.15:57:40::SCWBDomain::cts"

TRACE::2019-12-08.15:57:40::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:40::SCWBDomain::0/libsrc/zdma_v1_8/src'

TRACE::2019-12-08.15:57:40::SCWBDomain::Compiling zdma

TRACE::2019-12-08.15:57:41::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:41::SCWBDomain::/libsrc/zdma_v1_8/src'

TRACE::2019-12-08.15:57:41::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2019-12-08.15:57:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2019-12-08.15:57:41::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2019-12-08.15:57:41::SCWBDomain::-lto-objects"

TRACE::2019-12-08.15:57:41::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2019-12-08.15:57:41::SCWBDomain::0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2019-12-08.15:57:41::SCWBDomain::Compiling cpu_cortexa53

TRACE::2019-12-08.15:57:41::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2019-12-08.15:57:41::SCWBDomain::/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2019-12-08.15:57:41::SCWBDomain::Finished building libraries

TRACE::2019-12-08.15:57:41::SCWBDomain::make[1]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2019-12-08.15:57:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_authentication.
TRACE::2019-12-08.15:57:41::SCWBDomain::c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_sd.c -o xfsbl_s
TRACE::2019-12-08.15:57:41::SCWBDomain::d.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_dfu_util.c -o x
TRACE::2019-12-08.15:57:41::SCWBDomain::fsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_csu_dma.c -o xf
TRACE::2019-12-08.15:57:41::SCWBDomain::sbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_plpartition_val
TRACE::2019-12-08.15:57:41::SCWBDomain::id.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_bs.c -o xfsbl_b
TRACE::2019-12-08.15:57:41::SCWBDomain::s.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_board.c -o xfsb
TRACE::2019-12-08.15:57:41::SCWBDomain::l_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_image_header.c 
TRACE::2019-12-08.15:57:41::SCWBDomain::-o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c psu_init.c -o psu_ini
TRACE::2019-12-08.15:57:41::SCWBDomain::t.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_handoff.c -o xf
TRACE::2019-12-08.15:57:41::SCWBDomain::sbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_initialization.
TRACE::2019-12-08.15:57:42::SCWBDomain::c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc.c -o xfsbl
TRACE::2019-12-08.15:57:42::SCWBDomain::_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_main.c -o xfsbl
TRACE::2019-12-08.15:57:42::SCWBDomain::_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_hooks.c -o xfsb
TRACE::2019-12-08.15:57:42::SCWBDomain::l_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc_drivers.c 
TRACE::2019-12-08.15:57:42::SCWBDomain::-o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_usb.c -o xfsbl_
TRACE::2019-12-08.15:57:42::SCWBDomain::usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_ddr_init.c -o x
TRACE::2019-12-08.15:57:42::SCWBDomain::fsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_nand.c -o xfsbl
TRACE::2019-12-08.15:57:42::SCWBDomain::_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_rsa_sha.c -o xf
TRACE::2019-12-08.15:57:42::SCWBDomain::sbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_qspi.c -o xfsbl
TRACE::2019-12-08.15:57:42::SCWBDomain::_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_partition_load.
TRACE::2019-12-08.15:57:42::SCWBDomain::c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_exit.S -o xfsbl
TRACE::2019-12-08.15:57:42::SCWBDomain::_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_translation_tab
TRACE::2019-12-08.15:57:42::SCWBDomain::le.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-08.15:57:42::SCWBDomain::aarch64-none-elf-gcc -o executable.elf  xfsbl_authentication.o  xfsbl_sd.o  xfsbl_dfu_util.o  xfsbl_csu_dma.o  xfsbl_plpartitio
TRACE::2019-12-08.15:57:42::SCWBDomain::n_valid.o  xfsbl_bs.o  xfsbl_board.o  xfsbl_image_header.o  psu_init.o  xfsbl_handoff.o  xfsbl_initialization.o  xfsbl_misc.o  
TRACE::2019-12-08.15:57:42::SCWBDomain::xfsbl_main.o  xfsbl_hooks.o  xfsbl_misc_drivers.o  xfsbl_usb.o  xfsbl_ddr_init.o  xfsbl_nand.o  xfsbl_rsa_sha.o  xfsbl_qspi.o  
TRACE::2019-12-08.15:57:42::SCWBDomain::xfsbl_partition_load.o  xfsbl_exit.o  xfsbl_translation_table.o  -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -
TRACE::2019-12-08.15:57:42::SCWBDomain::ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--
TRACE::2019-12-08.15:57:42::SCWBDomain::start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                      
TRACE::2019-12-08.15:57:42::SCWBDomain::                                                                                     -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/ps
TRACE::2019-12-08.15:57:42::SCWBDomain::u_cortexa53_0/lib -Tlscript.ld

LOG::2019-12-08.15:57:44::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2019-12-08.15:57:44::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2019-12-08.15:57:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-08.15:57:44::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2019-12-08.15:57:44::SCWSystem::Checking the domain standalone_domain
LOG::2019-12-08.15:57:44::SCWSystem::Not a boot domain 
LOG::2019-12-08.15:57:44::SCWSystem::Started Processing the domain standalone_domain
TRACE::2019-12-08.15:57:44::SCWDomain::Generating domain artifcats
TRACE::2019-12-08.15:57:44::SCWMssOS::Generating standalone artifcats
TRACE::2019-12-08.15:57:44::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/qemu/
TRACE::2019-12-08.15:57:44::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/qemu/
TRACE::2019-12-08.15:57:44::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/standalone_domain/qemu/
TRACE::2019-12-08.15:57:44::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/standalone_domain/qemu/
TRACE::2019-12-08.15:57:44::SCWMssOS:: Copying the user libraries. 
TRACE::2019-12-08.15:57:44::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:44::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:44::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:44::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:57:44::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:57:44::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:57:44::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:57:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:57:44::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:57:44::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:57:44::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:57:44::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2019-12-08.15:57:44::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:57:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2019-12-08.15:57:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2019-12-08.15:57:44::SCWDomain::Building the domain :  standalone_domain
TRACE::2019-12-08.15:57:44::SCWMssOS::doing bsp build ... 
TRACE::2019-12-08.15:57:44::SCWMssOS::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2019-12-08.15:57:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2019-12-08.15:57:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-08.15:57:44::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2019-12-08.15:57:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-08.15:57:44::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2019-12-08.15:57:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:44::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-08.15:57:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:44::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2019-12-08.15:57:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-08.15:57:44::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2019-12-08.15:57:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:44::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2019-12-08.15:57:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2019-12-08.15:57:44::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-08.15:57:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-08.15:57:44::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-08.15:57:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:44::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-08.15:57:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-08.15:57:44::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-08.15:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-08.15:57:45::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-08.15:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2019-12-08.15:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-08.15:57:45::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-08.15:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-08.15:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-08.15:57:45::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2019-12-08.15:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2019-12-08.15:57:45::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-08.15:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-08.15:57:45::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-08.15:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-08.15:57:45::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-08.15:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-08.15:57:45::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-08.15:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2019-12-08.15:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2019-12-08.15:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-08.15:57:45::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2019-12-08.15:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-08.15:57:45::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2019-12-08.15:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2019-12-08.15:57:45::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2019-12-08.15:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2019-12-08.15:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-08.15:57:45::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2019-12-08.15:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-08.15:57:45::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2019-12-08.15:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2019-12-08.15:57:45::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2019-12-08.15:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-08.15:57:45::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:45::SCWMssOS::Compiling clockps

TRACE::2019-12-08.15:57:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2019-12-08.15:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-08.15:57:45::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:45::SCWMssOS::Compiling spips

TRACE::2019-12-08.15:57:46::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2019-12-08.15:57:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-08.15:57:46::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:46::SCWMssOS::Compiling scugic

TRACE::2019-12-08.15:57:46::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-08.15:57:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-08.15:57:46::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:46::SCWMssOS::Compiling rtcpsu

TRACE::2019-12-08.15:57:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2019-12-08.15:57:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-08.15:57:47::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:47::SCWMssOS::Compiling resetps

TRACE::2019-12-08.15:57:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2019-12-08.15:57:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-08.15:57:47::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:47::SCWMssOS::Compiling csudma

TRACE::2019-12-08.15:57:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2019-12-08.15:57:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2019-12-08.15:57:47::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:47::SCWMssOS::Compiling coresightps_dcc

TRACE::2019-12-08.15:57:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-08.15:57:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-08.15:57:47::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:47::SCWMssOS::Compiling axipmon

TRACE::2019-12-08.15:57:48::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-08.15:57:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-08.15:57:48::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:48::SCWMssOS::Compiling ipipsu

TRACE::2019-12-08.15:57:48::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-08.15:57:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-08.15:57:48::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:48::SCWMssOS::Compiling avbuf

TRACE::2019-12-08.15:57:48::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-08.15:57:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-08.15:57:48::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:48::SCWMssOS::Compiling dpdma

TRACE::2019-12-08.15:57:49::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-08.15:57:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-08.15:57:49::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:49::SCWMssOS::Compiling usbpsu

TRACE::2019-12-08.15:57:49::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2019-12-08.15:57:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-08.15:57:49::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:49::SCWMssOS::Compiling sdps

TRACE::2019-12-08.15:57:50::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-08.15:57:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-08.15:57:50::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:50::SCWMssOS::Compiling ttcps

TRACE::2019-12-08.15:57:51::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-08.15:57:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-08.15:57:51::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:51::SCWMssOS::Compiling dppsu

TRACE::2019-12-08.15:57:51::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2019-12-08.15:57:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-08.15:57:51::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:51::SCWMssOS::Compiling video_common

TRACE::2019-12-08.15:57:52::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-08.15:57:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:52::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:52::SCWMssOS::Compiling sysmonpsu

TRACE::2019-12-08.15:57:53::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-08.15:57:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-08.15:57:53::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:53::SCWMssOS::Compiling wdtps

TRACE::2019-12-08.15:57:53::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-08.15:57:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-08.15:57:53::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:53::SCWMssOS::Compiling ddrcpsu

TRACE::2019-12-08.15:57:53::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-08.15:57:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-08.15:57:53::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:53::SCWMssOS::Compiling gpiops

TRACE::2019-12-08.15:57:53::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2019-12-08.15:57:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-08.15:57:53::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:53::SCWMssOS::Compiling iicps

TRACE::2019-12-08.15:57:54::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2019-12-08.15:57:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-08.15:57:54::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:54::SCWMssOS::Compiling uartns550

TRACE::2019-12-08.15:57:55::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2019-12-08.15:57:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-08.15:57:55::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:55::SCWMssOS::Compiling bram

TRACE::2019-12-08.15:57:55::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2019-12-08.15:57:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-08.15:57:55::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:55::SCWMssOS::Compiling standalone ARMv8 64 bit

TRACE::2019-12-08.15:57:56::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2019-12-08.15:57:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-08.15:57:56::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:56::SCWMssOS::Compiling uartps

TRACE::2019-12-08.15:57:57::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2019-12-08.15:57:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-08.15:57:57::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:57::SCWMssOS::Compiling gpio

TRACE::2019-12-08.15:57:57::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2019-12-08.15:57:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-08.15:57:57::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:57::SCWMssOS::Compiling zdma

TRACE::2019-12-08.15:57:58::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2019-12-08.15:57:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2019-12-08.15:57:58::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-08.15:57:58::SCWMssOS::Compiling cpu_cortexa53

TRACE::2019-12-08.15:57:58::SCWMssOS::Finished building libraries

TRACE::2019-12-08.15:57:58::SCWMssOS::Copying to export directory.
TRACE::2019-12-08.15:57:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2019-12-08.15:57:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2019-12-08.15:57:58::SCWSystem::Completed Processing the domain standalone_domain
LOG::2019-12-08.15:57:58::SCWSystem::Completed Processing the sysconfig ultra96v2_0
LOG::2019-12-08.15:57:58::SCWPlatform::Completed generating the artifacts for system configuration ultra96v2_0
TRACE::2019-12-08.15:57:58::SCWPlatform::Started preparing the platform 
TRACE::2019-12-08.15:57:58::SCWSystem::Writing the bif file for system config ultra96v2_0
TRACE::2019-12-08.15:57:58::SCWSystem::dir created 
TRACE::2019-12-08.15:57:58::SCWSystem::Writing the bif 
TRACE::2019-12-08.15:57:58::SCWPlatform::Started writing the spfm file 
TRACE::2019-12-08.15:57:58::SCWPlatform::Started writing the xpfm file 
TRACE::2019-12-08.15:57:58::SCWPlatform::Completed generating the platform
TRACE::2019-12-08.15:57:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:57:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:57:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:57:58::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:57:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:57:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:57:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:57:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.15:57:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:57:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:57:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:57:58::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:57:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:57:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:57:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:57:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.15:57:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:57:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:57:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:57:58::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:57:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:57:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:57:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:57:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:57:58::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_top.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"zynqmp_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3a1d99eba2384df1542a69b57ef111ae",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"83d3eacce9e85286d70c5cc773324c57",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e25c7ebd3351e90fbdc8c58aae08d953",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2019-12-08.15:57:58::SCWPlatform::updated the xpfm file.
TRACE::2019-12-08.15:57:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.15:57:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.15:57:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.15:57:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.15:57:58::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.15:57:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.15:57:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.15:57:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.15:57:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:11:55::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:11:55::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:11:55::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:11:55::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:11:55::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:11:55::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:11:55::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:11:55::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:11:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:11:55::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:11:55::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:11:55::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:12:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:12:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:12:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:12:08::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:12:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:12:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:12:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:12:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:12:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:12:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:12:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:12:08::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:12:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:12:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:12:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:12:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:12:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:12:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:12:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:12:08::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:12:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:12:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:12:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:12:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:12:08::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_top.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"zynqmp_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3a1d99eba2384df1542a69b57ef111ae",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"83d3eacce9e85286d70c5cc773324c57",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e25c7ebd3351e90fbdc8c58aae08d953",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-12-08.16:12:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:12:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:12:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:12:08::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:12:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:12:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:12:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:12:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:12:08::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:12:13::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:13::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:13::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:13::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:12:13::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:13::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:12:13::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:12:13::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:12:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:12:13::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:12:13::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:12:13::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:12:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2019-12-08.16:12:23::SCWMssOS::Writing the mss file completed /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:12:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:12:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:12:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:12:23::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:12:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:12:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:12:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:12:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:12:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:12:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:12:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:12:23::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:12:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:12:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:12:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:12:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:12:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:12:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:12:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:12:23::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:12:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:12:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:12:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:12:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:12:23::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_top.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3a1d99eba2384df1542a69b57ef111ae",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"83d3eacce9e85286d70c5cc773324c57",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e25c7ebd3351e90fbdc8c58aae08d953",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-12-08.16:12:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:12:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:12:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:12:23::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:12:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:12:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:12:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:12:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:12:23::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:12:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:12:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:12:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:12:38::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:12:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:12:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:12:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:12:50::SCWMssOS::In reload Mss file.
TRACE::2019-12-08.16:12:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:12:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:12:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:12:50::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:12:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:12:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:12:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

KEYINFO::2019-12-08.16:12:50::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2019-12-08.16:12:50::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2019-12-08.16:12:50::SCWMssOS::Cleared the swdb table entry
TRACE::2019-12-08.16:12:50::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:12:50::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:12:50::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:12:50::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2019-12-08.16:12:50::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.16:12:50::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:12:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:12:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:12:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:12:50::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:12:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:12:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:12:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:12:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:12:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:12:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:12:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:12:50::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:12:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:12:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:12:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:12:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:12:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:12:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:12:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:12:50::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:12:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:12:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:12:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:12:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:12:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:12:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:12:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:12:50::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:12:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:12:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:12:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:12:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:12:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:12:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:12:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:12:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:12:50::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:12:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:12:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:12:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:12:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:12:50::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:25::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:25::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:25::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:26::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:26::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened new HwDB with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWReader::Active system found as  ultra96v2_0
TRACE::2019-12-08.16:57:32::SCWReader::Handling sysconfig ultra96v2_0
TRACE::2019-12-08.16:57:32::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-08.16:57:32::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-08.16:57:32::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-08.16:57:32::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2019-12-08.16:57:32::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2019-12-08.16:57:32::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.16:57:32::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-08.16:57:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWReader::No isolation master present  
TRACE::2019-12-08.16:57:32::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-08.16:57:32::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-08.16:57:32::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-08.16:57:32::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-08.16:57:32::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:32::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2019-12-08.16:57:32::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.16:57:32::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-08.16:57:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWReader::No isolation master present  
TRACE::2019-12-08.16:57:32::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-08.16:57:32::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-08.16:57:32::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-08.16:57:32::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:32::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-08.16:57:32::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.16:57:32::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-08.16:57:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWReader::No isolation master present  
LOG::2019-12-08.16:57:32::SCWPlatform::Started generating the artifacts platform ultra96v2_0
TRACE::2019-12-08.16:57:32::SCWPlatform::Sanity checking of platform is completed
LOG::2019-12-08.16:57:32::SCWPlatform::Started generating the artifacts for system configuration ultra96v2_0
LOG::2019-12-08.16:57:32::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2019-12-08.16:57:32::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2019-12-08.16:57:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-08.16:57:32::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2019-12-08.16:57:32::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2019-12-08.16:57:32::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2019-12-08.16:57:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-08.16:57:32::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2019-12-08.16:57:32::SCWSystem::Checking the domain standalone_domain
LOG::2019-12-08.16:57:32::SCWSystem::Not a boot domain 
LOG::2019-12-08.16:57:32::SCWSystem::Started Processing the domain standalone_domain
TRACE::2019-12-08.16:57:32::SCWDomain::Generating domain artifcats
TRACE::2019-12-08.16:57:32::SCWMssOS::Generating standalone artifcats
TRACE::2019-12-08.16:57:32::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/qemu/
TRACE::2019-12-08.16:57:32::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/qemu/
TRACE::2019-12-08.16:57:32::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/standalone_domain/qemu/
TRACE::2019-12-08.16:57:32::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/standalone_domain/qemu/
TRACE::2019-12-08.16:57:32::SCWMssOS:: Copying the user libraries. 
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2019-12-08.16:57:32::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2019-12-08.16:57:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2019-12-08.16:57:32::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2019-12-08.16:57:32::SCWMssOS::skipping the bsp build ... 
TRACE::2019-12-08.16:57:32::SCWMssOS::Copying to export directory.
TRACE::2019-12-08.16:57:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2019-12-08.16:57:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2019-12-08.16:57:32::SCWSystem::Completed Processing the domain standalone_domain
LOG::2019-12-08.16:57:32::SCWSystem::Completed Processing the sysconfig ultra96v2_0
LOG::2019-12-08.16:57:32::SCWPlatform::Completed generating the artifacts for system configuration ultra96v2_0
TRACE::2019-12-08.16:57:32::SCWPlatform::Started preparing the platform 
TRACE::2019-12-08.16:57:32::SCWSystem::Writing the bif file for system config ultra96v2_0
TRACE::2019-12-08.16:57:32::SCWSystem::dir created 
TRACE::2019-12-08.16:57:32::SCWSystem::Writing the bif 
TRACE::2019-12-08.16:57:32::SCWPlatform::Started writing the spfm file 
TRACE::2019-12-08.16:57:32::SCWPlatform::Started writing the xpfm file 
TRACE::2019-12-08.16:57:32::SCWPlatform::Completed generating the platform
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Opened existing hwdb ultra96v2_top
TRACE::2019-12-08.16:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_top.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3a1d99eba2384df1542a69b57ef111ae",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"83d3eacce9e85286d70c5cc773324c57",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e25c7ebd3351e90fbdc8c58aae08d953",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2019-12-08.16:57:32::SCWPlatform::updated the xpfm file.
TRACE::2019-12-08.16:57:32::SCWPlatform::Clearing the existing platform
TRACE::2019-12-08.16:57:32::SCWSystem::Clearing the existing sysconfig
TRACE::2019-12-08.16:57:32::SCWBDomain::clearing the fsbl build
TRACE::2019-12-08.16:57:32::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWBDomain::clearing the pmufw build
TRACE::2019-12-08.16:57:32::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:32::SCWSystem::Clearing the domains completed.
TRACE::2019-12-08.16:57:32::SCWPlatform::Clearing the opened hw db.
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform location is /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Removing the HwDB with name /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened new HwDB with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWReader::Active system found as  ultra96v2_0
TRACE::2019-12-08.16:57:38::SCWReader::Handling sysconfig ultra96v2_0
TRACE::2019-12-08.16:57:38::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-08.16:57:38::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-08.16:57:38::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-08.16:57:38::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2019-12-08.16:57:38::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2019-12-08.16:57:38::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.16:57:38::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-08.16:57:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWReader::No isolation master present  
TRACE::2019-12-08.16:57:38::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-08.16:57:38::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-08.16:57:38::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-08.16:57:38::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-08.16:57:38::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.16:57:38::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2019-12-08.16:57:38::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.16:57:38::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-08.16:57:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWReader::No isolation master present  
TRACE::2019-12-08.16:57:38::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-08.16:57:38::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-08.16:57:38::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-08.16:57:38::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-08.16:57:38::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.16:57:38::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-08.16:57:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWReader::No isolation master present  
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::In reload Mss file.
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2019-12-08.16:57:38::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2019-12-08.16:57:38::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2019-12-08.16:57:38::SCWMssOS::Cleared the swdb table entry
TRACE::2019-12-08.16:57:38::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-08.16:57:38::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.16:57:38::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:38::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:38::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:38::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:38::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:38::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::In reload Mss file.
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:39::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-08.16:57:39::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.16:57:39::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::In reload Mss file.
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:39::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-08.16:57:39::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.16:57:39::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:57:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:57:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:57:39::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:57:39::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:57:39::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:57:39::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.16:58:00::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:00::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:00::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:00::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:58:00::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:58:00::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:58:00::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:58:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:58:00::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:00::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:58:00::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS::In reload Mss file.
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:58:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:58:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2019-12-08.16:58:08::SCWMssOS::Could not open the swdb for system
KEYINFO::2019-12-08.16:58:08::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2019-12-08.16:58:08::SCWMssOS::Cleared the swdb table entry
TRACE::2019-12-08.16:58:08::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2019-12-08.16:58:08::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.16:58:08::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:58:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:58:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:58:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:58:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:58:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:58:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:58:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:58:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:58:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:58:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:58:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:58:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:58:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:58:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:58:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:58:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:58:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:58:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:58:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:58:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:58:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:58:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:58:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:58:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:58:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:58:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:58:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:58:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:58:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:58:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:58:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:58:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:58:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:58:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:58:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:58:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:58:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:58:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:58:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.16:58:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.16:58:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.16:58:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.16:58:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.16:58:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.16:58:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.16:58:08::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:25::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:25::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened new HwDB with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWReader::Active system found as  ultra96v2_0
TRACE::2019-12-08.17:43:31::SCWReader::Handling sysconfig ultra96v2_0
TRACE::2019-12-08.17:43:31::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-08.17:43:31::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-08.17:43:31::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-08.17:43:31::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2019-12-08.17:43:31::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2019-12-08.17:43:31::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.17:43:31::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-08.17:43:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWReader::No isolation master present  
TRACE::2019-12-08.17:43:31::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-08.17:43:31::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-08.17:43:31::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-08.17:43:31::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-08.17:43:31::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-08.17:43:31::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2019-12-08.17:43:31::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.17:43:31::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-08.17:43:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:31::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWReader::No isolation master present  
TRACE::2019-12-08.17:43:31::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-08.17:43:31::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-08.17:43:31::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-08.17:43:31::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:31::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:31::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:31::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:31::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:31::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-08.17:43:31::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.17:43:32::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-08.17:43:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWReader::No isolation master present  
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWMssOS::In reload Mss file.
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2019-12-08.17:43:32::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2019-12-08.17:43:32::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2019-12-08.17:43:32::SCWMssOS::Cleared the swdb table entry
TRACE::2019-12-08.17:43:32::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-08.17:43:32::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.17:43:32::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:32::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:32::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::In reload Mss file.
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:33::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:33::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:33::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-08.17:43:33::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.17:43:33::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:33::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:33::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:33::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:33::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:33::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:33::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:33::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:33::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:33::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:33::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:33::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:33::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:33::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:33::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:33::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::In reload Mss file.
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:33::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:33::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:33::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-08.17:43:33::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-08.17:43:33::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:33::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:33::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:33::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:33::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:33::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:33::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:33::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:33::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:33::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:33::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:33::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:33::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2019-12-08.17:43:33::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_top.xsa
TRACE::2019-12-08.17:43:33::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-08.17:43:33::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Opened existing hwdb ultra96v2_top_0
TRACE::2019-12-08.17:43:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-08.17:43:33::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-08.17:43:33::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-08.17:43:33::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
