# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do vga_with_hw_test_image_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Robin/Downloads/vga_with_hw_test_image_v1_1_restored/db {C:/Users/Robin/Downloads/vga_with_hw_test_image_v1_1_restored/db/altpll0_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:42:41 on May 16,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Robin/Downloads/vga_with_hw_test_image_v1_1_restored/db" C:/Users/Robin/Downloads/vga_with_hw_test_image_v1_1_restored/db/altpll0_altpll.v 
# -- Compiling module altpll0_altpll
# 
# Top level modules:
# 	altpll0_altpll
# End time: 12:42:41 on May 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Robin/Downloads/vga_with_hw_test_image_v1_1_restored/vga_controller.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:42:41 on May 16,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Robin/Downloads/vga_with_hw_test_image_v1_1_restored/vga_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vga_controller
# -- Compiling architecture behavior of vga_controller
# End time: 12:42:42 on May 16,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Robin/Downloads/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:42:42 on May 16,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Robin/Downloads/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hw_image_generator
# -- Compiling architecture behavior of hw_image_generator
# End time: 12:42:42 on May 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Robin/Downloads/vga_with_hw_test_image_v1_1_restored/altpll0.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:42:42 on May 16,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Robin/Downloads/vga_with_hw_test_image_v1_1_restored/altpll0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity altpll0
# -- Compiling architecture SYN of altpll0
# End time: 12:42:42 on May 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Load canceled
