<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri May 23 11:40:59 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     c25x_fpga
Constraint file: c25x_fpga_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 10.000000 -name clk503 [get_nets clk_N_9599]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 10.000000 -name clk501 [get_nets \c25x_fpga_reveal_coretop_instance/jtck[0]]
            837 items scored, 98 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.890ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/shift_reg__i17  (from \c25x_fpga_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \c25x_fpga_reveal_coretop_instance/jtck[0] +)

   Delay:                  12.065ns  (13.6% logic, 86.4% route), 9 logic levels.

 Constraint Details:

     12.065ns data_path \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/shift_reg__i17 to \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/tm_crc_i0_i0 violates
     10.000ns delay constraint less
     -0.175ns L_S requirement (totaling 10.175ns) by 1.890ns

 Path Details: \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/shift_reg__i17 to \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/shift_reg__i17 (from \c25x_fpga_reveal_coretop_instance/jtck[0])
Route        77   e 1.993                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/addr[0]
LUT4        ---     0.166              A to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/equal_379_i5_2_lut_rep_4365
Route         6   e 1.378                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/n222723
LUT4        ---     0.166              B to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/i166487_4_lut
Route        16   e 1.574                                  n204299
LUT4        ---     0.166              C to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/i166488_3_lut
Route         1   e 1.020                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/n204300
LUT4        ---     0.166              C to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/rd_dout_trig_15__I_0_i1_3_lut_4_lut
Route         1   e 1.020                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/rd_dout_trig[0]
LUT4        ---     0.166              B to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/i170624_4_lut
Route         1   e 0.020                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtdo_first_bit_N_17395
MUXL5       ---     0.116           BLUT to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/i168388
Route         3   e 1.239                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtdo_N_17353
LUT4        ---     0.166              A to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/i93629_2_lut
Route         2   e 1.158                                  \c25x_fpga_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.166              D to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/i93639_4_lut
Route         1   e 1.020                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/tm_crc_15__N_17255[0]
                  --------
                   12.065  (13.6% logic, 86.4% route), 9 logic levels.


Error:  The following path violates requirements by 1.860ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/shift_reg__i18  (from \c25x_fpga_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \c25x_fpga_reveal_coretop_instance/jtck[0] +)

   Delay:                  12.035ns  (13.7% logic, 86.3% route), 9 logic levels.

 Constraint Details:

     12.035ns data_path \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/shift_reg__i18 to \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/tm_crc_i0_i0 violates
     10.000ns delay constraint less
     -0.175ns L_S requirement (totaling 10.175ns) by 1.860ns

 Path Details: \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/shift_reg__i18 to \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/shift_reg__i18 (from \c25x_fpga_reveal_coretop_instance/jtck[0])
Route        66   e 1.963                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/addr[1]
LUT4        ---     0.166              B to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/equal_379_i5_2_lut_rep_4365
Route         6   e 1.378                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/n222723
LUT4        ---     0.166              B to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/i166487_4_lut
Route        16   e 1.574                                  n204299
LUT4        ---     0.166              C to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/i166488_3_lut
Route         1   e 1.020                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/n204300
LUT4        ---     0.166              C to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/rd_dout_trig_15__I_0_i1_3_lut_4_lut
Route         1   e 1.020                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/rd_dout_trig[0]
LUT4        ---     0.166              B to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/i170624_4_lut
Route         1   e 0.020                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtdo_first_bit_N_17395
MUXL5       ---     0.116           BLUT to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/i168388
Route         3   e 1.239                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtdo_N_17353
LUT4        ---     0.166              A to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/i93629_2_lut
Route         2   e 1.158                                  \c25x_fpga_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.166              D to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/i93639_4_lut
Route         1   e 1.020                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/tm_crc_15__N_17255[0]
                  --------
                   12.035  (13.7% logic, 86.3% route), 9 logic levels.


Error:  The following path violates requirements by 1.792ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/shift_reg__i17  (from \c25x_fpga_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3DX    SP             \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_i1  (to \c25x_fpga_reveal_coretop_instance/jtck[0] +)

   Delay:                  11.871ns  (12.9% logic, 87.1% route), 8 logic levels.

 Constraint Details:

     11.871ns data_path \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/shift_reg__i17 to \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_i1 violates
     10.000ns delay constraint less
     -0.079ns LCE_S requirement (totaling 10.079ns) by 1.792ns

 Path Details: \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/shift_reg__i17 to \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/shift_reg__i17 (from \c25x_fpga_reveal_coretop_instance/jtck[0])
Route        77   e 1.993                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/addr[0]
LUT4        ---     0.166              A to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/equal_379_i5_2_lut_rep_4365
Route         6   e 1.378                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/n222723
LUT4        ---     0.166              C to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/decode_u/i159219_4_lut
Route         1   e 1.020                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/decode_u/n196963
LUT4        ---     0.166              B to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/decode_u/i1_4_lut
Route         3   e 1.239                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/n64261
LUT4        ---     0.166              B to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/i1_3_lut_rep_4367
Route         3   e 1.239                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/n222725
LUT4        ---     0.166              D to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/i1_3_lut_rep_4290_4_lut
Route         1   e 1.020                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/n222648
LUT4        ---     0.166              C to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/i1_4_lut_adj_1729
Route         2   e 1.158                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/n194169
LUT4        ---     0.166              D to Z              \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/i1_2_lut_4_lut_adj_1757
Route         4   e 1.297                                  \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/jtck_N_17035_enable_241
                  --------
                   11.871  (12.9% logic, 87.1% route), 8 logic levels.

Warning: 11.890 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 10.000000 -waveform { 0.000000 5.000000 } -name w_pll_100m [ get_nets { w_pll_100m } ]
            302 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.403ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \U4/r_window_cnt_20404__i0  (from w_pll_100m +)
   Destination:    FD1S3DX    D              \U4/r_laser_state__i5  (to w_pll_100m +)

   Delay:                   7.772ns  (15.4% logic, 84.6% route), 6 logic levels.

 Constraint Details:

      7.772ns data_path \U4/r_window_cnt_20404__i0 to \U4/r_laser_state__i5 meets
     10.000ns delay constraint less
     -0.175ns L_S requirement (totaling 10.175ns) by 2.403ns

 Path Details: \U4/r_window_cnt_20404__i0 to \U4/r_laser_state__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \U4/r_window_cnt_20404__i0 (from w_pll_100m)
Route         3   e 1.339                                  \U4/r_window_cnt[0]
LUT4        ---     0.166              A to Z              \U4/i22826_2_lut
Route         1   e 1.020                                  \U4/n4_adj_20357
LUT4        ---     0.166              B to Z              \U4/i1_4_lut
Route         1   e 1.020                                  \U4/n198533
LUT4        ---     0.166              C to Z              \U4/i22202_4_lut
Route         2   e 1.158                                  \U4/r_laser_state_7__N_3324[6]
LUT4        ---     0.166              B to Z              \U4/i22_2_lut
Route         1   e 1.020                                  \U4/n103645
LUT4        ---     0.166              B to Z              \U4/n198932_bdd_4_lut
Route         1   e 1.020                                  \U4/n221725
                  --------
                    7.772  (15.4% logic, 84.6% route), 6 logic levels.


Passed:  The following path meets requirements by 2.403ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \U4/r_window_cnt_20404__i1  (from w_pll_100m +)
   Destination:    FD1S3DX    D              \U4/r_laser_state__i5  (to w_pll_100m +)

   Delay:                   7.772ns  (15.4% logic, 84.6% route), 6 logic levels.

 Constraint Details:

      7.772ns data_path \U4/r_window_cnt_20404__i1 to \U4/r_laser_state__i5 meets
     10.000ns delay constraint less
     -0.175ns L_S requirement (totaling 10.175ns) by 2.403ns

 Path Details: \U4/r_window_cnt_20404__i1 to \U4/r_laser_state__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \U4/r_window_cnt_20404__i1 (from w_pll_100m)
Route         3   e 1.339                                  \U4/r_window_cnt[1]
LUT4        ---     0.166              B to Z              \U4/i22826_2_lut
Route         1   e 1.020                                  \U4/n4_adj_20357
LUT4        ---     0.166              B to Z              \U4/i1_4_lut
Route         1   e 1.020                                  \U4/n198533
LUT4        ---     0.166              C to Z              \U4/i22202_4_lut
Route         2   e 1.158                                  \U4/r_laser_state_7__N_3324[6]
LUT4        ---     0.166              B to Z              \U4/i22_2_lut
Route         1   e 1.020                                  \U4/n103645
LUT4        ---     0.166              B to Z              \U4/n198932_bdd_4_lut
Route         1   e 1.020                                  \U4/n221725
                  --------
                    7.772  (15.4% logic, 84.6% route), 6 logic levels.


Passed:  The following path meets requirements by 3.004ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \U4/r_laser_state__i4  (from w_pll_100m +)
   Destination:    FD1S3BX    D              \U4/r_disable_tdc_66  (to w_pll_100m +)

   Delay:                   7.171ns  (14.3% logic, 85.7% route), 5 logic levels.

 Constraint Details:

      7.171ns data_path \U4/r_laser_state__i4 to \U4/r_disable_tdc_66 meets
     10.000ns delay constraint less
     -0.175ns L_S requirement (totaling 10.175ns) by 3.004ns

 Path Details: \U4/r_laser_state__i4 to \U4/r_disable_tdc_66

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \U4/r_laser_state__i4 (from w_pll_100m)
Route        14   e 1.647                                  \U4/r_laser_state[4]
LUT4        ---     0.166              A to Z              \U4/i10_1_lut_4_lut
Route         8   e 1.435                                  \U4/n212033
LUT4        ---     0.166              B to Z              \U4/i1_3_lut_rep_4022
Route         1   e 1.020                                  \U4/n222380
LUT4        ---     0.166              A to Z              \U4/r_laser_state_7__N_3297_I_0_3_lut
Route         1   e 1.020                                  \U4/o_disable_tdc_N_3351
LUT4        ---     0.166              C to Z              \U4/i92764_4_lut
Route         1   e 1.020                                  \U4/n49035
                  --------
                    7.171  (14.3% logic, 85.7% route), 5 logic levels.

Report: 7.597 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 20.000000 -waveform { 0.000000 10.000000 } -name w_pll_50m [ get_nets { w_pll_50m_N } ]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.670ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3BX    CK             \U2/U3/r_cnt_state_low_i13  (from w_pll_50m_N +)
   Destination:    FD1P3DX    D              \U2/U3/r_pwm_value_i14  (to w_pll_50m_N +)

   Delay:                  25.845ns  (15.4% logic, 84.6% route), 25 logic levels.

 Constraint Details:

     25.845ns data_path \U2/U3/r_cnt_state_low_i13 to \U2/U3/r_pwm_value_i14 violates
     20.000ns delay constraint less
     -0.175ns L_S requirement (totaling 20.175ns) by 5.670ns

 Path Details: \U2/U3/r_cnt_state_low_i13 to \U2/U3/r_pwm_value_i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \U2/U3/r_cnt_state_low_i13 (from w_pll_50m_N)
Route        58   e 1.932                                  \U2/U3/r_cnt_state_low[13]
LUT4        ---     0.166              B to Z              \U2/U3/LessThan_166_i17_2_lut_rep_3626
Route         3   e 1.239                                  \U2/U3/n221984
LUT4        ---     0.166              C to Z              \U2/U3/i1_2_lut_4_lut_adj_1340
Route         2   e 1.158                                  \U2/U3/n91518
LUT4        ---     0.166              C to Z              \U2/U3/i1_3_lut_4_lut_adj_1345
Route         1   e 1.020                                  \U2/U3/n91519
LUT4        ---     0.166              A to Z              \U2/U3/i1_4_lut_adj_1435
Route         1   e 1.020                                  \U2/U3/n198788
LUT4        ---     0.166              A to Z              \U2/U3/i1_4_lut_adj_1434
Route         2   e 1.158                                  \U2/U3/n91529
LUT4        ---     0.166              B to Z              \U2/U3/i1_4_lut_adj_1433
Route         2   e 1.158                                  \U2/U3/n176557
LUT4        ---     0.166              C to Z              \U2/U3/i2_4_lut_adj_1444
Route         2   e 1.158                                  \U2/U3/n176556
LUT4        ---     0.166              B to Z              \U2/U3/i1_4_lut_adj_1425
Route         1   e 1.020                                  \U2/U3/n200494
LUT4        ---     0.166              C to Z              \U2/U3/LessThan_166_i40_4_lut_4_lut
Route         1   e 1.020                                  \U2/U3/n40_adj_20564
LUT4        ---     0.166              A to Z              \U2/U3/LessThan_166_i44_4_lut
Route         7   e 1.409                                  n44_adj_25827
LUT4        ---     0.166              C to Z              \U2/U3/i1_2_lut_3_lut_rep_4788
Route         2   e 1.158                                  \U2/U3/n223146
LUT4        ---     0.166              A to Z              \U2/U3/i1_4_lut_adj_1405
Route         1   e 1.020                                  \U2/U3/n202452
LUT4        ---     0.166              B to Z              \U2/U3/i1_4_lut_adj_1404
Route        18   e 1.598                                  n136647
LUT4        ---     0.166              D to Z              \U2/U3/i1_2_lut_4_lut
Route        17   e 1.586                                  n64438
MOFX0       ---     0.179             C0 to Z              i136807
Route         1   e 1.020                                  n171627
A1_TO_FCO   ---     0.329           A[2] to COUT           add_136550_3
Route         1   e 0.020                                  n174388
FCI_TO_FCO  ---     0.051            CIN to COUT           add_136550_5
Route         1   e 0.020                                  n174389
FCI_TO_FCO  ---     0.051            CIN to COUT           add_136550_7
Route         1   e 0.020                                  n174390
FCI_TO_FCO  ---     0.051            CIN to COUT           add_136550_9
Route         1   e 0.020                                  n174391
FCI_TO_FCO  ---     0.051            CIN to COUT           add_136550_11
Route         1   e 0.020                                  n174392
FCI_TO_FCO  ---     0.051            CIN to COUT           add_136550_13
Route         1   e 0.020                                  n174393
FCI_TO_FCO  ---     0.051            CIN to COUT           add_136550_15
Route         1   e 0.020                                  n174394
FCI_TO_F    ---     0.322            CIN to S[2]           add_136550_17
Route         1   e 1.020                                  n41_adj_26675
LUT4        ---     0.166              A to Z              \U2/U3/i99725_2_lut
Route         1   e 1.020                                  \U2/U3/o_pwm_value_15__N_436[14]
                  --------
                   25.845  (15.4% logic, 84.6% route), 25 logic levels.


Error:  The following path violates requirements by 5.670ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3BX    CK             \U2/U3/r_cnt_state_low_i13  (from w_pll_50m_N +)
   Destination:    FD1P3DX    D              \U2/U3/r_pwm_value_i14  (to w_pll_50m_N +)

   Delay:                  25.845ns  (15.4% logic, 84.6% route), 25 logic levels.

 Constraint Details:

     25.845ns data_path \U2/U3/r_cnt_state_low_i13 to \U2/U3/r_pwm_value_i14 violates
     20.000ns delay constraint less
     -0.175ns L_S requirement (totaling 20.175ns) by 5.670ns

 Path Details: \U2/U3/r_cnt_state_low_i13 to \U2/U3/r_pwm_value_i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \U2/U3/r_cnt_state_low_i13 (from w_pll_50m_N)
Route        58   e 1.932                                  \U2/U3/r_cnt_state_low[13]
LUT4        ---     0.166              B to Z              \U2/U3/LessThan_166_i17_2_lut_rep_3626
Route         3   e 1.239                                  \U2/U3/n221984
LUT4        ---     0.166              C to Z              \U2/U3/i1_2_lut_4_lut_adj_1340
Route         2   e 1.158                                  \U2/U3/n91518
LUT4        ---     0.166              C to Z              \U2/U3/i1_3_lut_4_lut_adj_1345
Route         1   e 1.020                                  \U2/U3/n91519
LUT4        ---     0.166              A to Z              \U2/U3/i1_4_lut_adj_1435
Route         1   e 1.020                                  \U2/U3/n198788
LUT4        ---     0.166              A to Z              \U2/U3/i1_4_lut_adj_1434
Route         2   e 1.158                                  \U2/U3/n91529
LUT4        ---     0.166              B to Z              \U2/U3/i1_4_lut_adj_1433
Route         2   e 1.158                                  \U2/U3/n176557
LUT4        ---     0.166              C to Z              \U2/U3/i2_4_lut_adj_1444
Route         2   e 1.158                                  \U2/U3/n176556
LUT4        ---     0.166              B to Z              \U2/U3/i1_4_lut_adj_1425
Route         1   e 1.020                                  \U2/U3/n200494
LUT4        ---     0.166              C to Z              \U2/U3/LessThan_166_i40_4_lut_4_lut
Route         1   e 1.020                                  \U2/U3/n40_adj_20564
LUT4        ---     0.166              A to Z              \U2/U3/LessThan_166_i44_4_lut
Route         7   e 1.409                                  n44_adj_25827
LUT4        ---     0.166              C to Z              \U2/U3/i1_2_lut_3_lut_rep_4788
Route         2   e 1.158                                  \U2/U3/n223146
LUT4        ---     0.166              A to Z              \U2/U3/i1_4_lut_adj_1405
Route         1   e 1.020                                  \U2/U3/n202452
LUT4        ---     0.166              B to Z              \U2/U3/i1_4_lut_adj_1404
Route        18   e 1.598                                  n136647
LUT4        ---     0.166              D to Z              \U2/U3/i1_2_lut_4_lut
Route        17   e 1.586                                  n64438
MOFX0       ---     0.179             C0 to Z              i136809
Route         1   e 1.020                                  n171629
A1_TO_FCO   ---     0.329           A[2] to COUT           add_136550_3
Route         1   e 0.020                                  n174388
FCI_TO_FCO  ---     0.051            CIN to COUT           add_136550_5
Route         1   e 0.020                                  n174389
FCI_TO_FCO  ---     0.051            CIN to COUT           add_136550_7
Route         1   e 0.020                                  n174390
FCI_TO_FCO  ---     0.051            CIN to COUT           add_136550_9
Route         1   e 0.020                                  n174391
FCI_TO_FCO  ---     0.051            CIN to COUT           add_136550_11
Route         1   e 0.020                                  n174392
FCI_TO_FCO  ---     0.051            CIN to COUT           add_136550_13
Route         1   e 0.020                                  n174393
FCI_TO_FCO  ---     0.051            CIN to COUT           add_136550_15
Route         1   e 0.020                                  n174394
FCI_TO_F    ---     0.322            CIN to S[2]           add_136550_17
Route         1   e 1.020                                  n41_adj_26675
LUT4        ---     0.166              A to Z              \U2/U3/i99725_2_lut
Route         1   e 1.020                                  \U2/U3/o_pwm_value_15__N_436[14]
                  --------
                   25.845  (15.4% logic, 84.6% route), 25 logic levels.


Error:  The following path violates requirements by 5.670ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3BX    CK             \U2/U3/r_cnt_state_low_i13  (from w_pll_50m_N +)
   Destination:    FD1P3DX    D              \U2/U3/r_pwm_value_i14  (to w_pll_50m_N +)

   Delay:                  25.845ns  (15.4% logic, 84.6% route), 25 logic levels.

 Constraint Details:

     25.845ns data_path \U2/U3/r_cnt_state_low_i13 to \U2/U3/r_pwm_value_i14 violates
     20.000ns delay constraint less
     -0.175ns L_S requirement (totaling 20.175ns) by 5.670ns

 Path Details: \U2/U3/r_cnt_state_low_i13 to \U2/U3/r_pwm_value_i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \U2/U3/r_cnt_state_low_i13 (from w_pll_50m_N)
Route        58   e 1.932                                  \U2/U3/r_cnt_state_low[13]
LUT4        ---     0.166              B to Z              \U2/U3/LessThan_166_i17_2_lut_rep_3626
Route         3   e 1.239                                  \U2/U3/n221984
LUT4        ---     0.166              C to Z              \U2/U3/i1_2_lut_4_lut_adj_1340
Route         2   e 1.158                                  \U2/U3/n91518
LUT4        ---     0.166              C to Z              \U2/U3/i1_3_lut_4_lut_adj_1345
Route         1   e 1.020                                  \U2/U3/n91519
LUT4        ---     0.166              A to Z              \U2/U3/i1_4_lut_adj_1435
Route         1   e 1.020                                  \U2/U3/n198788
LUT4        ---     0.166              A to Z              \U2/U3/i1_4_lut_adj_1434
Route         2   e 1.158                                  \U2/U3/n91529
LUT4        ---     0.166              B to Z              \U2/U3/i1_4_lut_adj_1433
Route         2   e 1.158                                  \U2/U3/n176557
LUT4        ---     0.166              C to Z              \U2/U3/i2_4_lut_adj_1444
Route         2   e 1.158                                  \U2/U3/n176556
LUT4        ---     0.166              B to Z              \U2/U3/i1_4_lut_adj_1425
Route         1   e 1.020                                  \U2/U3/n200494
LUT4        ---     0.166              C to Z              \U2/U3/LessThan_166_i40_4_lut_4_lut
Route         1   e 1.020                                  \U2/U3/n40_adj_20564
LUT4        ---     0.166              A to Z              \U2/U3/LessThan_166_i44_4_lut
Route         7   e 1.409                                  n44_adj_25827
LUT4        ---     0.166              C to Z              \U2/U3/i1_2_lut_3_lut_rep_4788
Route         2   e 1.158                                  \U2/U3/n223146
LUT4        ---     0.166              B to Z              \U2/U3/i1_4_lut_adj_1407
Route         1   e 1.020                                  \U2/U3/n5_adj_20589
LUT4        ---     0.166              D to Z              \U2/U3/i1_4_lut_adj_1404
Route        18   e 1.598                                  n136647
LUT4        ---     0.166              D to Z              \U2/U3/i1_2_lut_4_lut
Route        17   e 1.586                                  n64438
MOFX0       ---     0.179             C0 to Z              i136809
Route         1   e 1.020                                  n171629
A1_TO_FCO   ---     0.329           A[2] to COUT           add_136550_3
Route         1   e 0.020                                  n174388
FCI_TO_FCO  ---     0.051            CIN to COUT           add_136550_5
Route         1   e 0.020                                  n174389
FCI_TO_FCO  ---     0.051            CIN to COUT           add_136550_7
Route         1   e 0.020                                  n174390
FCI_TO_FCO  ---     0.051            CIN to COUT           add_136550_9
Route         1   e 0.020                                  n174391
FCI_TO_FCO  ---     0.051            CIN to COUT           add_136550_11
Route         1   e 0.020                                  n174392
FCI_TO_FCO  ---     0.051            CIN to COUT           add_136550_13
Route         1   e 0.020                                  n174393
FCI_TO_FCO  ---     0.051            CIN to COUT           add_136550_15
Route         1   e 0.020                                  n174394
FCI_TO_F    ---     0.322            CIN to S[2]           add_136550_17
Route         1   e 1.020                                  n41_adj_26675
LUT4        ---     0.166              A to Z              \U2/U3/i99725_2_lut
Route         1   e 1.020                                  \U2/U3/o_pwm_value_15__N_436[14]
                  --------
                   25.845  (15.4% logic, 84.6% route), 25 logic levels.

Warning: 25.670 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 20.000000 -waveform { 0.000000 10.000000 } -name i_clk_50m [ get_ports { i_clk_50m } ]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk503 [get_nets clk_N_9599]            |            -|            -|     0  
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk501 [get_nets                        |             |             |
\c25x_fpga_reveal_coretop_instance/jtck[|             |             |
0]]                                     |    10.000 ns|    11.890 ns|     9 *
                                        |             |             |
create_clock -period 10.000000          |             |             |
-waveform { 0.000000 5.000000 } -name   |             |             |
w_pll_100m [ get_nets { w_pll_100m } ]  |    10.000 ns|     7.597 ns|     6  
                                        |             |             |
create_clock -period 20.000000          |             |             |
-waveform { 0.000000 10.000000 } -name  |             |             |
w_pll_50m [ get_nets { w_pll_50m_N } ]  |    20.000 ns|    25.670 ns|    25 *
                                        |             |             |
create_clock -period 20.000000          |             |             |
-waveform { 0.000000 10.000000 } -name  |             |             |
i_clk_50m [ get_ports { i_clk_50m } ]   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\U2/U3/n40_adj_20564                    |       1|    4096|     97.66%
                                        |        |        |
\U2/U3/n91529                           |       2|    4096|     97.66%
                                        |        |        |
\U2/U3/n200494                          |       1|    4096|     97.66%
                                        |        |        |
n44_adj_25827                           |       7|    4096|     97.66%
                                        |        |        |
\U2/U3/n91518                           |       2|    4050|     96.57%
                                        |        |        |
\U2/U3/n91519                           |       1|    4050|     96.57%
                                        |        |        |
\U2/U3/n198788                          |       1|    4050|     96.57%
                                        |        |        |
\U2/U3/n223146                          |       2|    3278|     78.16%
                                        |        |        |
n64438                                  |      17|    3278|     78.16%
                                        |        |        |
n136647                                 |      18|    3278|     78.16%
                                        |        |        |
\U2/U3/n176556                          |       2|    2918|     69.58%
                                        |        |        |
\U2/U3/n176557                          |       2|    2918|     69.58%
                                        |        |        |
n174391                                 |       1|    2778|     66.24%
                                        |        |        |
n174392                                 |       1|    2656|     63.33%
                                        |        |        |
n174390                                 |       1|    2510|     59.85%
                                        |        |        |
\U2/U3/n202518                          |       2|    2438|     58.13%
                                        |        |        |
n174393                                 |       1|    2156|     51.41%
                                        |        |        |
n174389                                 |       1|    1872|     44.64%
                                        |        |        |
\U2/U3/r_cnt_state_low[13]              |      58|    1864|     44.44%
                                        |        |        |
\U2/U3/n202452                          |       1|    1640|     39.10%
                                        |        |        |
\U2/U3/n5_adj_20589                     |       1|    1638|     39.06%
                                        |        |        |
\U2/U3/n221984                          |       3|    1612|     38.44%
                                        |        |        |
n174394                                 |       1|    1264|     30.14%
                                        |        |        |
\U2/U3/n91530                           |       1|    1178|     28.09%
                                        |        |        |
\U2/U3/n91535                           |       1|    1178|     28.09%
                                        |        |        |
n174388                                 |       1|     996|     23.75%
                                        |        |        |
\U2/U3/r_cnt_state_low[21]              |      65|     938|     22.37%
                                        |        |        |
n16635                                  |       4|     818|     19.50%
                                        |        |        |
n64534                                  |       1|     818|     19.50%
                                        |        |        |
n84022                                  |       1|     818|     19.50%
                                        |        |        |
n23549                                  |      14|     698|     16.64%
                                        |        |        |
\U2/U3/o_pwm_value_15__N_436[14]        |       1|     633|     15.09%
                                        |        |        |
n41_adj_26675                           |       1|     633|     15.09%
                                        |        |        |
\U2/U3/o_pwm_value_15__N_436[15]        |       1|     631|     15.05%
                                        |        |        |
n38_adj_26674                           |       1|     631|     15.05%
                                        |        |        |
\U2/U3/r_opto_cnt1[8]                   |      22|     622|     14.83%
                                        |        |        |
n223303                                 |       1|     604|     14.40%
                                        |        |        |
n223304                                 |       1|     604|     14.40%
                                        |        |        |
n171623                                 |       1|     544|     12.97%
                                        |        |        |
n171627                                 |       1|     522|     12.45%
                                        |        |        |
\U2/U3/o_pwm_value_15__N_436[12]        |       1|     492|     11.73%
                                        |        |        |
\U2/U3/o_pwm_value_15__N_436[13]        |       1|     492|     11.73%
                                        |        |        |
n44_adj_26676                           |       1|     492|     11.73%
                                        |        |        |
n47_adj_26677                           |       1|     492|     11.73%
                                        |        |        |
n171629                                 |       1|     474|     11.30%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4194  Score: 21216157

Constraints cover  6314463 paths, 29080 nets, and 79397 connections (88.4% coverage)


Peak memory: 476663808 bytes, TRCE: 42692608 bytes, DLYMAN: 8015872 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
