{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0012368138], 0, 0.40680956840515137, 1587369774.9078507], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 654, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0030314298], 0, 0.8768808841705322, 1587369775.0926275], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 445, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0041205642], 0, 0.995495080947876, 1587369775.2953243], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0011761636], 0, 0.5839626789093018, 1587369775.5020459], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0009784096000000002], 0, 0.2632582187652588, 1587369775.6542814], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0010534846000000001], 0, 0.24396371841430664, 1587369775.8077316], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0007088836], 0, 0.31879687309265137, 1587369775.990732], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 483, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0010942648], 0, 0.41170191764831543, 1587369776.1450217], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0012200612], 0, 0.5573606491088867, 1587369778.5278132], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 507, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0035563146], 0, 0.5931942462921143, 1587369778.7212186], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0030481324], 0, 0.33967137336730957, 1587369778.9067392], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 499, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0018575594], 0, 2.303415060043335, 1587369779.1093137], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0012520184], 0, 0.36668825149536133, 1587369779.2662666], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.004948845], 0, 0.18604397773742676, 1587369779.482332], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0053719102], 0, 0.30811643600463867, 1587369779.7411773], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.009888315], 0, 0.43988823890686035, 1587369780.0412288], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0029165158], 0, 0.22384405136108398, 1587369780.9991968], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 543, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0009395624], 0, 0.6903464794158936, 1587369781.1865833], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0052436126], 0, 0.28314709663391113, 1587369781.406768], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0007539954], 0, 0.3161427974700928, 1587369781.555653], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 695, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0013032998], 0, 0.8412928581237793, 1587369781.7485216], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.001162436], 0, 0.22793269157409668, 1587369781.9038157], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0055140884000000005], 0, 0.24498629570007324, 1587369782.128454], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0026181110000000002], 0, 0.4905669689178467, 1587369782.341091], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0010875582], 0, 0.2712709903717041, 1587369783.2687845], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 505, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0037099295999999996], 0, 0.27472805976867676, 1587369783.4648907], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.001344905], 0, 0.31241369247436523, 1587369783.6569138], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0008788572], 0, 0.22981643676757812, 1587369783.8076346], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 493, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.001381003], 0, 0.7927770614624023, 1587369783.9664044], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 394, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0019527574], 0, 0.23727107048034668, 1587369784.1706424], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 457, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0023918264000000002], 0, 0.21344304084777832, 1587369784.3454218], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 520, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.003446765], 0, 0.24246573448181152, 1587369784.5373108], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 572, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0017519284], 0, 1.810741901397705, 1587369786.4679294], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0013276316], 0, 0.5631990432739258, 1587369786.6258986], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.002812109], 0, 0.14893507957458496, 1587369786.8072574], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 549, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0011493452], 0, 0.465193510055542, 1587369786.9979513], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 495, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00178377], 0, 1.4512379169464111, 1587369787.1635473], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 698, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0012757488], 0, 0.664790153503418, 1587369787.320662], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 459, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0014143842], 0, 0.2665400505065918, 1587369787.513686], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 404, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0012726754], 0, 0.1632077693939209, 1587369787.6706457], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 660, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0039710982], 0, 0.7265679836273193, 1587369789.4053507], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0112567196], 0, 0.42885589599609375, 1587369789.7593904], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 541, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0011652594], 0, 0.33612489700317383, 1587369789.9145503], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0011192522], 0, 0.6672036647796631, 1587369790.068923], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0016619617999999998], 0, 1.6047279834747314, 1587369790.2662385], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.001139541], 0, 0.3840370178222656, 1587369790.4215922], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 389, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0016800613999999998], 0, 0.33284687995910645, 1587369790.585055], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 550, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0010357378], 0, 0.5469446182250977, 1587369790.7759469], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 448, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0041603806], 0, 0.23343467712402344, 1587369792.373374], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 418, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0016069686], 0, 1.4254083633422852, 1587369792.5358975], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 555, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0012771342], 0, 0.5166463851928711, 1587369792.7277794], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 462, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.001248973], 0, 0.5934710502624512, 1587369792.8840609], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0020732618], 0, 0.32796549797058105, 1587369793.0530198], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 598, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.001926947], 0, 1.1456222534179688, 1587369793.2621372], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0013053028], 0, 0.44650816917419434, 1587369793.4197326], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 398, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0010686086], 0, 0.37424588203430176, 1587369793.573164], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 478, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0010470108], 0, 0.4591357707977295, 1587369795.0548706], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0053862568], 0, 0.2688930034637451, 1587369795.2776508], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 610, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011514192], 0, 0.2745935916900635, 1587369795.4327502], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 671, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0018827038000000002], 0, 0.45514345169067383, 1587369795.6335652], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 707, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0013913926], 0, 1.35874605178833, 1587369795.7931151], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.019225837000000003], 0, 0.4853191375732422, 1587369796.2491794], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 685, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0014192599999999999], 0, 0.5588424205780029, 1587369796.4462802], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0009192294000000001], 0, 0.19707679748535156, 1587369796.5977774], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0009241716000000001], 0, 0.2777731418609619, 1587369803.7547047], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0009289366], 0, 0.39519619941711426, 1587369803.942242], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0007615734], 0, 0.41176605224609375, 1587369804.0917711], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0007454966], 0, 0.25162291526794434, 1587369804.240614], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0007173654], 0, 0.2961392402648926, 1587369804.423027], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0007610594], 0, 0.6244187355041504, 1587369804.5722735], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.000886943], 0, 0.2152853012084961, 1587369804.7235959], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 470, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0008671130000000001], 0, 0.47550511360168457, 1587369804.9093528], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0007475766], 0, 0.316603422164917, 1587369806.0049403], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0007069738], 0, 0.9729597568511963, 1587369806.1535082], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0007578218], 0, 0.43414735794067383, 1587369806.339649], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0009262919999999999], 0, 0.6169321537017822, 1587369806.4914596], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 542, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0010752606], 0, 0.4664433002471924, 1587369806.6454637], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 471, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0008227084], 0, 0.6590492725372314, 1587369806.8326461], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0009645842], 0, 0.26201462745666504, 1587369806.985097], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0008652814], 0, 0.19847416877746582, 1587369807.1363173], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0009366661999999999], 0, 1.0183639526367188, 1587369808.2753406], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0007347032], 0, 0.23280811309814453, 1587369808.424029], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0009677852], 0, 0.3973414897918701, 1587369808.5765927], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0008886679999999999], 0, 1.0134449005126953, 1587369808.7619567], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0008193844000000001], 0, 0.273914098739624, 1587369808.912325], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0008061308], 0, 0.35703349113464355, 1587369809.0623698], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0008799552], 0, 0.5702264308929443, 1587369809.2495415], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0009684221999999999], 0, 0.3383212089538574, 1587369809.402104], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0008116184], 0, 1.0554254055023193, 1587369810.5783696], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 469, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0009032328], 0, 0.35518860816955566, 1587369810.7659254], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0006974866], 0, 0.581627607345581, 1587369810.9143083], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0006775126], 0, 0.17150282859802246, 1587369811.0624506], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 472, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0008349048], 0, 1.06687593460083, 1587369811.249042], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0009351399999999999], 0, 0.2912571430206299, 1587369811.400886], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 479, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0010151338], 0, 0.5163133144378662, 1587369811.5544477], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0008661454], 0, 0.17775559425354004, 1587369811.7413862], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 552, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.001047996], 0, 0.8000423908233643, 1587369812.9116], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0009984998], 0, 0.2238631248474121, 1587369813.0648522], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 544, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0011709968], 0, 1.0937049388885498, 1587369813.2667856], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0009872166], 0, 0.5963029861450195, 1587369813.4198678], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 473, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0008313544000000001], 0, 0.3281221389770508, 1587369813.5701852], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0010472706], 0, 0.19504547119140625, 1587369813.7602453], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 551, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.001044428], 0, 0.5702407360076904, 1587369813.9143393], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 545, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0011404114], 0, 0.2908449172973633, 1587369814.0696487], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.001103024], 0, 0.33832311630249023, 1587369815.1714296], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.000781214], 0, 0.21738433837890625, 1587369815.3210988], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 480, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.000993613], 0, 0.7294538021087646, 1587369815.474283], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 619, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011258525999999999], 0, 0.3789634704589844, 1587369815.665431], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 474, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0008241152], 0, 0.3228590488433838, 1587369815.816146], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0010338272], 0, 0.9685177803039551, 1587369815.970069], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.001013824], 0, 0.2461714744567871, 1587369816.1598341], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 548, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0010859424], 0, 0.23705315589904785, 1587369816.3139856], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0010067956], 0, 0.3877871036529541, 1587369817.0729964], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 614, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0012457022], 0, 0.5483477115631104, 1587369817.267448], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0011538698], 0, 0.3816819190979004, 1587369817.4228845], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0011345311999999999], 0, 0.6360580921173096, 1587369817.5781858], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0009602664], 0, 0.2760946750640869, 1587369817.7668493], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0009982994], 0, 0.26508045196533203, 1587369817.9200668], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0010932244], 0, 0.2788708209991455, 1587369818.0745733], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 554, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0011378752], 0, 0.4851505756378174, 1587369818.278567], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 482, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0010956364], 0, 0.4613783359527588, 1587369819.5870707], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0009989166], 0, 0.23843169212341309, 1587369819.7400563], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 553, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0011392656], 0, 1.219714641571045, 1587369819.9299514], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 615, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011862676000000002], 0, 0.6834526062011719, 1587369820.0861726], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0010932102000000001], 0, 0.29137611389160156, 1587369820.2408638], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 522, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0023286818000000003], 0, 0.2919433116912842, 1587369820.4486802], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0192346252], 0, 0.4094400405883789, 1587369820.897431], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0025958526], 0, 0.3363170623779297, 1587369821.0759962], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 475, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0008719288000000001], 0, 0.2835369110107422, 1587369823.5933301], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 476, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0008810864], 0, 0.21969079971313477, 1587369823.7445626], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0007990886000000001], 0, 0.3205442428588867, 1587369823.928363], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0008026471999999999], 0, 0.2572653293609619, 1587369824.0787644], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 406, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.000896509], 0, 0.39695286750793457, 1587369824.2304173], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0010806276], 0, 0.5903856754302979, 1587369824.4208906], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 546, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0010955286], 0, 0.3498070240020752, 1587369824.575581], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0010774404], 0, 0.335648775100708, 1587369824.7297895], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 539, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0010300704], 0, 0.22949838638305664, 1587369825.7451134], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 468, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0009052836], 0, 0.2891652584075928, 1587369825.8967426], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.001416498], 0, 0.6844818592071533, 1587369826.056627], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 538, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0011004076], 0, 0.32482337951660156, 1587369826.2452142], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0014672176], 0, 0.8944082260131836, 1587369826.405764], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0008769779999999999], 0, 0.20991063117980957, 1587369826.5571504], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 407, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0008889335999999999], 0, 0.4739949703216553, 1587369826.74571], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0012893838], 0, 0.5833070278167725, 1587369826.9036791], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 547, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0010678886000000001], 0, 0.3050715923309326, 1587369828.037301], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 537, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0010901932], 0, 0.3808906078338623, 1587369828.2430854], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0012102547999999999], 0, 1.0114731788635254, 1587369828.3994403], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0012902006], 0, 0.5184814929962158, 1587369828.5568242], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0010916998], 0, 0.33338093757629395, 1587369828.7489147], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0012487418], 0, 0.14069628715515137, 1587369828.9060824], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0011280308], 0, 0.18923020362854004, 1587369829.0611067], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0011228644], 0, 0.3258547782897949, 1587369829.253472], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 477, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.001031326], 0, 0.38522911071777344, 1587369830.0434096], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0013276730000000001], 0, 0.5779860019683838, 1587369830.2018883], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0011058016], 0, 0.24213361740112305, 1587369830.3933444], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.001000744], 0, 0.1510145664215088, 1587369830.5466752], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0013672386], 0, 0.5545628070831299, 1587369830.7058778], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014276993999999999], 0, 0.5682737827301025, 1587369830.9024553], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0010606576], 0, 0.5761709213256836, 1587369831.0564396], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 408, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0008348854], 0, 0.6490516662597656, 1587369831.207104], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014629372], 0, 0.9652960300445557, 1587369832.6686685], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0011104040000000002], 0, 1.050354242324829, 1587369832.8240652], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0014409222], 0, 1.3366641998291016, 1587369832.9845557], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0011752224], 0, 0.7300524711608887, 1587369833.1746213], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 534, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0011000332], 0, 0.6900272369384766, 1587369833.337032], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 481, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0009872058], 0, 1.1495718955993652, 1587369833.4901261], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 536, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.001104344], 0, 0.35893774032592773, 1587369833.6814547], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.001099676], 0, 0.26192164421081543, 1587369833.8366213], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0011062224000000002], 0, 1.0187034606933594, 1587369835.0100782], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 533, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0011625606], 0, 0.470958948135376, 1587369835.2021134], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0011016448], 0, 0.2910611629486084, 1587369835.3573263], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0011906643999999998], 0, 0.5927884578704834, 1587369835.5139234], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 405, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0008720532], 0, 0.35035204887390137, 1587369835.70146], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014494998], 0, 0.36037683486938477, 1587369835.8620496], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 535, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.001109658], 0, 1.0397944450378418, 1587369836.0175872], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014485088], 0, 0.2520761489868164, 1587369836.2146611], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0009961434], 0, 0.21391916275024414, 1587369837.4189668], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0011542782], 0, 0.6095950603485107, 1587369837.574537], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 484, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0010430356], 0, 0.46517109870910645, 1587369837.7681792], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 409, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0009391488], 0, 1.0746490955352783, 1587369837.9204257], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 399, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0010762118], 0, 0.5520024299621582, 1587369838.0747604], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0012956094], 0, 0.5739710330963135, 1587369838.268298], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0011573636], 0, 0.2734854221343994, 1587369838.4311326], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014511768], 0, 0.23230242729187012, 1587369838.5917754], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 488, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0012654112], 0, 0.9207274913787842, 1587369839.632436], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 611, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0012076696], 0, 0.21548247337341309, 1587369839.7888987], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.001040034], 0, 0.5679647922515869, 1587369839.942809], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0010053955999999998], 0, 0.2494056224822998, 1587369840.131592], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 540, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.001177808], 0, 0.3047785758972168, 1587369840.287383], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0012337508], 0, 0.22879528999328613, 1587369840.4442093], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0097337082], 0, 0.44350171089172363, 1587369840.7753248], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 700, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.001293464], 0, 0.7058186531066895, 1587369840.9333236], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 410, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0008755356000000001], 0, 0.34218931198120117, 1587369843.3502765], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 413, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0009170589999999999], 0, 0.2526671886444092, 1587369843.5098534], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 412, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0009883246], 0, 0.3437962532043457, 1587369843.6628418], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 411, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0008551226], 0, 0.35344696044921875, 1587369843.8490527], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 485, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0009729058000000001], 0, 0.3154175281524658, 1587369844.0017698], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 397, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0011005976], 0, 0.25586748123168945, 1587369844.1567802], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0011543242], 0, 0.24006032943725586, 1587369844.3462126], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0010743312], 0, 0.2446002960205078, 1587369844.500678], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 557, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0011497934], 0, 0.36483335494995117, 1587369845.568502], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 396, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0011319806], 0, 0.26316237449645996, 1587369845.7576182], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0010951676], 0, 0.9429781436920166, 1587369845.912742], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0010316016], 0, 0.26293325424194336, 1587369846.0666008], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.001076856], 0, 0.26863551139831543, 1587369846.2567887], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0010359348000000001], 0, 0.8766906261444092, 1587369846.4103954], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.001015166], 0, 0.2371385097503662, 1587369846.5639722], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0010521846], 0, 0.6046895980834961, 1587369846.7524326], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0010190148], 0, 0.961296558380127, 1587369847.8346105], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 556, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0012700414], 0, 0.48084330558776855, 1587369847.9922605], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0011737394], 0, 0.3301982879638672, 1587369848.1824458], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0010637844], 0, 0.4998292922973633, 1587369848.3366694], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0011393448], 0, 0.33757758140563965, 1587369848.494651], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0011522426000000001], 0, 0.46582770347595215, 1587369848.6862288], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 627, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0012449408], 0, 0.4595949649810791, 1587369848.8437257], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 630, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.001405081], 0, 0.8403959274291992, 1587369849.0038803], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0192226562], 0, 0.4909942150115967, 1587369851.2258334], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 710, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0014082226], 0, 1.2095963954925537, 1587369851.3862236], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.019349901], 0, 0.5471653938293457, 1587369851.8374205], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0015040224], 0, 1.1734254360198975, 1587369852.036202], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 446, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0043137008], 0, 0.3300135135650635, 1587369852.2424004], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0191935276], 0, 1.2256550788879395, 1587369852.6911712], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 644, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0016356168000000002], 0, 1.8377807140350342, 1587369852.8902779], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 511, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0037700402], 0, 0.25299549102783203, 1587369853.0878086], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0012389266], 0, 0.8855106830596924, 1587369855.3379934], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 706, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0013922232], 0, 2.129560947418213, 1587369855.4982915], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0011126304], 0, 0.4378361701965332, 1587369855.6533263], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0028622206], 0, 0.5873813629150391, 1587369855.8731654], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 461, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0013460738], 0, 0.37445902824401855, 1587369856.031979], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00171218], 0, 1.7753958702087402, 1587369856.1972394], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0013310234], 0, 0.5369417667388916, 1587369856.393045], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0014875838], 0, 1.2340741157531738, 1587369856.5547967], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 673, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.001860421], 0, 0.3674452304840088, 1587369859.2491508], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0016986365999999999], 0, 0.8495447635650635, 1587369859.413677], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 580, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0032715592000000003], 0, 1.2508838176727295, 1587369859.6035073], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 565, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0013940833999999999], 0, 0.9308333396911621, 1587369859.7979496], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 663, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0035860235999999996], 0, 0.3952982425689697, 1587369859.9926238], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 643, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0016447556], 0, 2.5577030181884766, 1587369860.1567025], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 667, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0025170585999999997], 0, 0.4503917694091797, 1587369860.3678327], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0107529238], 0, 0.3052551746368408, 1587369860.6766877], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0028214036000000003], 0, 0.21764731407165527, 1587369861.486099], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 623, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0012823592], 0, 0.6401627063751221, 1587369861.68022], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 617, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011305368], 0, 0.33536815643310547, 1587369861.8360085], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0106376046], 0, 0.3720691204071045, 1587369862.143657], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0018137456], 0, 0.6304678916931152, 1587369862.3446057], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 606, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0012380822], 0, 0.6479876041412354, 1587369862.5017998], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 701, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0012842898], 0, 0.5651297569274902, 1587369862.6600919], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.001217885], 0, 0.5832414627075195, 1587369862.851168], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0027678636], 0, 0.23048782348632812, 1587369864.6633928], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 687, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0012949702], 0, 0.8166599273681641, 1587369864.8215528], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0016725041999999999], 0, 0.277188777923584, 1587369865.0223806], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 581, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0032792314], 0, 0.8675704002380371, 1587369865.2121077], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 634, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0013767508], 0, 1.6590025424957275, 1587369865.3718739], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.004980316], 0, 0.3019256591796875, 1587369865.6230154], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0012288762], 0, 0.7841746807098389, 1587369865.7800324], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 447, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.004355622], 0, 0.2627553939819336, 1587369865.9867911], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0011266298], 0, 0.5471248626708984, 1587369869.0379584], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0011186342], 0, 0.17694973945617676, 1587369869.1930888], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 400, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0011618988], 0, 1.0171046257019043, 1587369869.3866563], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0010933954], 0, 0.26649951934814453, 1587369869.5412965], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0010796436], 0, 0.5756008625030518, 1587369869.7031908], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0012222758], 0, 0.23494505882263184, 1587369869.89502], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0011055354], 0, 1.2932629585266113, 1587369870.0498745], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 401, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0011100858], 0, 0.2345137596130371, 1587369870.2048903], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0010803662], 0, 0.2282874584197998, 1587369870.9346392], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0011522364], 0, 0.3500247001647949, 1587369871.0904694], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 403, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.001273792], 0, 0.22233152389526367, 1587369871.2480283], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 402, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0011666112], 0, 0.28476548194885254, 1587369871.438232], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0012942367999999999], 0, 0.31741929054260254, 1587369871.596336], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 414, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0013991662], 0, 0.6028273105621338, 1587369871.7562354], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 531, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0012912546000000001], 0, 0.3355529308319092, 1587369871.9479585], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 618, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011213154], 0, 0.36421728134155273, 1587369872.1034598], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0011874882], 0, 0.43753623962402344, 1587369873.2299232], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 417, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.001616354], 0, 1.0346500873565674, 1587369873.4298282], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 416, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0014430256000000001], 0, 0.7770285606384277, 1587369873.5904684], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0011090706], 0, 0.9973437786102295, 1587369873.7451622], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 532, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0013144236], 0, 0.362018346786499, 1587369873.9406457], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0012702899999999999], 0, 0.2518649101257324, 1587369874.098369], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0011572896], 0, 0.6069397926330566, 1587369874.2541616], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0012882486], 0, 0.2612483501434326, 1587369874.452149], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0012438758], 0, 0.4546999931335449, 1587369876.3389602], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 683, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0012197858], 0, 0.29175376892089844, 1587369876.4956534], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 616, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011488896], 0, 1.125871181488037, 1587369876.6863427], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 613, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0013062654], 0, 0.3901057243347168, 1587369876.8447363], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0010673172], 0, 0.21874260902404785, 1587369876.9991777], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 649, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.004115657], 0, 0.7473142147064209, 1587369877.2374966], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 500, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0018783084], 0, 1.762990951538086, 1587369877.4055917], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.002840194], 0, 0.7693490982055664, 1587369877.5885904], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 590, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0035903498], 0, 0.47771120071411133, 1587369878.4702632], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 577, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0037994984000000002], 0, 0.5310547351837158, 1587369878.668173], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 582, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0032656886000000003], 0, 0.659644365310669, 1587369878.8575928], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0012445508], 0, 0.7542681694030762, 1587369879.0517833], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 460, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0014039019999999998], 0, 0.2546980381011963, 1587369879.2113626], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0029807543999999997], 0, 0.6822826862335205, 1587369879.3964915], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0099462988], 0, 0.3678314685821533, 1587369879.7407897], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0014878478], 0, 0.23822999000549316, 1587369879.902009], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0096794628], 0, 0.25922632217407227, 1587369883.242003], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 709, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0013964748], 0, 1.3731179237365723, 1587369883.4022405], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 690, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0012719098], 0, 0.4952535629272461, 1587369883.5603092], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0027694475999999997], 0, 0.5835123062133789, 1587369883.7755692], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.004616732199999999], 0, 0.34708619117736816, 1587369883.9866836], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 716, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.001785891], 0, 3.0780367851257324, 1587369884.153215], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 424, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0019065038], 0, 1.2422738075256348, 1587369884.3579566], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0053173696], 0, 1.0187132358551025, 1587369884.5804641], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0015779392], 0, 0.7676780223846436, 1587369885.7495162], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 454, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.002292726], 0, 1.0425081253051758, 1587369885.9602911], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0031769532000000002], 0, 1.0367567539215088, 1587369886.148716], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.003212076], 0, 0.3624076843261719, 1587369886.3375733], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 607, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.001195495], 0, 1.0664880275726318, 1587369886.5308304], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 434, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.009181219000000001], 0, 0.464599609375, 1587369886.8150463], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 432, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.008274849800000001], 0, 0.3266286849975586, 1587369887.0847244], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0017031976], 0, 0.8929641246795654, 1587369887.2832148], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.002663161], 0, 0.3691694736480713, 1587369888.4368153], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0024404676], 0, 0.23741793632507324, 1587369888.6132247], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.011185386799999999], 0, 1.1713995933532715, 1587369888.9664207], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0016805426], 0, 1.0114631652832031, 1587369889.1309676], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 524, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0021293329999999997], 0, 0.3829820156097412, 1587369889.3023596], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 584, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0032523914], 0, 0.4478888511657715, 1587369889.5275671], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 585, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0045934372], 0, 0.42217588424682617, 1587369889.7385166], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0054099071999999995], 0, 0.28234171867370605, 1587369889.969426], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 620, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011580942], 0, 0.2760646343231201, 1587369892.6750348], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0012512798], 0, 1.1143834590911865, 1587369892.832204], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 609, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011652808000000001], 0, 0.31873607635498047, 1587369893.0222325], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 466, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0013528726], 0, 0.2210705280303955, 1587369893.1812875], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 681, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0012188714], 0, 0.3702363967895508, 1587369893.3383207], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0012359226], 0, 0.40552830696105957, 1587369893.5314713], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 464, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0012742488], 0, 0.2836294174194336, 1587369893.6892412], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 682, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0012175236], 0, 0.35968732833862305, 1587369893.8462288], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 680, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0012363724], 0, 0.3977177143096924, 1587369894.9452822], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 463, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0013401986], 0, 0.9779512882232666, 1587369895.1041813], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 692, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0012649331999999998], 0, 0.3894953727722168, 1587369895.262018], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 608, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011687424], 0, 0.3427155017852783, 1587369895.4542558], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 465, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0013161642], 0, 0.23965954780578613, 1587369895.6127012], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 691, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0012691523999999999], 0, 0.4742715358734131, 1587369895.7706232], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 467, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0012760396], 0, 0.199937105178833, 1587369895.9638515], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 689, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0012582874], 0, 0.46404242515563965, 1587369896.1212573], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0012155544000000001], 0, 0.5926945209503174, 1587369897.5605397], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.001266698], 0, 0.9596891403198242, 1587369897.7519045], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 688, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0012797385999999999], 0, 1.2285194396972656, 1587369897.9101434], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0012391466], 0, 0.2991924285888672, 1587369898.0677454], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0012745542], 0, 0.5443680286407471, 1587369898.2601705], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 679, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0012621805999999999], 0, 1.1208925247192383, 1587369898.4177675], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00121693], 0, 1.302927017211914, 1587369898.5747652], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 625, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0012379258], 0, 1.2600812911987305, 1587369898.767527], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 489, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.001337292], 0, 1.1468641757965088, 1587369900.0353267], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 669, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.002054003], 0, 0.729114294052124, 1587369900.2055523], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0039283836], 0, 0.38527989387512207, 1587369900.4422376], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 592, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0034595316000000003], 0, 0.4042184352874756, 1587369900.6350882], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0014784848], 0, 0.32190895080566406, 1587369900.7959673], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 661, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0036812320000000004], 0, 1.1880061626434326, 1587369901.0265527], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0023508924], 0, 0.26125049591064453, 1587369901.2015502], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0027578242], 0, 0.4637174606323242, 1587369901.383077], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0016222824], 0, 0.8218991756439209, 1587369905.365489], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 576, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.003372349], 0, 0.4800238609313965, 1587369905.557095], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 659, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.00433324], 0, 0.5570240020751953, 1587369905.800765], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0019867212], 0, 0.2154533863067627, 1587369905.9696372], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 715, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0017775468], 0, 3.848473072052002, 1587369906.1367981], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 497, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0018112498], 0, 1.751161813735962, 1587369906.3368855], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 569, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0017934536000000002], 0, 2.055347442626953, 1587369906.5037923], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0016696914], 0, 0.989311933517456, 1587369906.6679535], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 639, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0016631463999999998], 0, 1.6852214336395264, 1587369908.474626], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 635, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0013929644], 0, 0.9158918857574463, 1587369908.634767], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 693, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.001289331], 0, 0.6323623657226562, 1587369908.7928479], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.005533772], 0, 0.23370766639709473, 1587369909.0519621], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.001693669], 0, 1.009657859802246, 1587369909.216892], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 670, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0019592536], 0, 1.1579906940460205, 1587369909.3854458], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.005337456], 0, 0.40473079681396484, 1587369909.645065], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.004934827399999999], 0, 1.0298097133636475, 1587369909.8614233], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0016924993999999998], 0, 0.23238110542297363, 1587369910.5632524], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0038662176], 0, 0.2006211280822754, 1587369910.7972314], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.005023889], 0, 0.26087355613708496, 1587369911.01501], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.002027632], 0, 0.3533601760864258, 1587369911.1843054], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 665, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0036541824], 0, 0.340008020401001, 1587369911.4139838], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 516, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.004040303], 0, 0.6080424785614014, 1587369911.616113], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 433, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0091170658], 0, 0.3506171703338623, 1587369911.8994238], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 675, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0014572518], 0, 0.4113471508026123, 1587369912.0948088], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 647, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0016629729999999999], 0, 1.5878715515136719, 1587369913.8175898], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0015117494], 0, 1.3510348796844482, 1587369913.979511], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0017172084000000002], 0, 0.24892711639404297, 1587369914.178846], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0054720498], 0, 0.580406665802002, 1587369914.403496], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.00167587], 0, 0.22768425941467285, 1587369914.5670538], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 393, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0018396232], 0, 0.2527730464935303, 1587369914.7689497], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 621, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0012748298], 0, 0.4510006904602051, 1587369914.927197], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 437, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.007816896399999999], 0, 0.43588781356811523, 1587369915.1892552], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0012135129999999998], 0, 0.3807535171508789, 1587369917.3089154], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0012398334], 0, 0.5201876163482666, 1587369917.4664505], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0013254704000000002], 0, 0.4580690860748291, 1587369917.6251094], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 626, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0012566], 0, 0.4974958896636963, 1587369917.8197882], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0011568764], 0, 0.2722799777984619, 1587369917.975591], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0012511552], 0, 0.36790919303894043, 1587369918.133033], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 622, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0013470754], 0, 0.5898575782775879, 1587369918.3289707], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 415, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0014481414], 0, 0.6749396324157715, 1587369918.4896536], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 486, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.001313802], 0, 0.7448747158050537, 1587369919.4340606], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 612, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0012202620000000002], 0, 0.3778688907623291, 1587369919.627034], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 629, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0012587424], 0, 0.3845555782318115, 1587369919.784346], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0012795018], 0, 0.6045877933502197, 1587369919.9424913], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 678, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0013134916], 0, 0.780066967010498, 1587369920.136398], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 624, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0012541514], 0, 0.8243148326873779, 1587369920.3082612], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 587, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0044118536], 0, 0.5505795478820801, 1587369920.5164669], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 512, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0038037686], 0, 0.22869634628295898, 1587369920.748201], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0015521162], 0, 1.0812876224517822, 1587369922.6208403], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0025960154], 0, 0.21486258506774902, 1587369922.8000922], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0015081252], 0, 1.777458667755127, 1587369922.9960947], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 458, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.002152459], 0, 0.1580801010131836, 1587369923.1679118], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 436, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0082674516], 0, 1.10567307472229, 1587369923.4372334], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0029080594000000003], 0, 1.1708941459655762, 1587369923.658219], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.011480628599999999], 0, 0.49024510383605957, 1587369923.9793558], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0032801538], 0, 1.0641491413116455, 1587369924.1694884], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 496, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0017914556000000002], 0, 1.584752082824707, 1587369926.370636], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0054704504], 0, 0.35837411880493164, 1587369926.5953999], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 427, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0020179482], 0, 2.064445734024048, 1587369926.7656124], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0017869388], 0, 0.19599151611328125, 1587369926.9683082], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0036901907999999997], 0, 0.23069286346435547, 1587369927.1646245], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 628, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0012472540000000002], 0, 0.4994926452636719, 1587369927.3220685], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 653, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0032782046], 0, 0.7561209201812744, 1587369927.5481122], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0012834883999999999], 0, 0.7317776679992676, 1587369927.7060626], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 428, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.001966435], 0, 1.4449384212493896, 1587369930.7590392], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 575, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0017462128], 0, 1.6764473915100098, 1587369930.924249], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0015151594], 0, 1.5010592937469482, 1587369931.0866706], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 420, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0014898068], 0, 0.7017250061035156, 1587369931.283613], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 498, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0020473916], 0, 2.0295324325561523, 1587369931.4545531], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 567, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0017764202], 0, 1.7430260181427002, 1587369931.620562], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0013193089999999998], 0, 0.7365128993988037, 1587369931.81282], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 711, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0017731119999999999], 0, 2.912734031677246, 1587369931.9799876], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0025740026], 0, 0.19987154006958008, 1587369933.0398788], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0039125387999999995], 0, 0.46474218368530273, 1587369933.2740543], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 453, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.002272523], 0, 0.5682103633880615, 1587369933.4480414], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0018090452], 0, 0.6751999855041504, 1587369933.6149106], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 699, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0012710554], 0, 0.6969192028045654, 1587369933.8081486], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0014960834], 0, 0.9124372005462646, 1587369933.9699886], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 638, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0014039486000000001], 0, 0.7807326316833496, 1587369934.1301832], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 605, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0013333104], 0, 0.45828866958618164, 1587369934.3248465], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0018546138], 0, 1.368708848953247, 1587369937.6428304], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.005357466], 0, 0.2825288772583008, 1587369937.9050503], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 646, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0016647731999999999], 0, 1.8031103610992432, 1587369938.0698414], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 712, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0017908606], 0, 3.1776270866394043, 1587369938.2369657], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0031770241999999997], 0, 0.3712430000305176, 1587369938.4624538], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 591, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0035223722], 0, 0.4268364906311035, 1587369938.656229], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 423, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0019006924000000002], 0, 1.1004536151885986, 1587369938.824283], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00160263], 0, 0.7210450172424316, 1587369939.021351], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 562, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0013525064], 0, 1.6572651863098145, 1587369940.8006837], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.002600519], 0, 0.2154405117034912, 1587369940.9795792], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.005385143], 0, 0.3685779571533203, 1587369941.2376275], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.003015021], 0, 0.5080132484436035, 1587369941.423261], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.004317664000000001], 0, 0.32352781295776367, 1587369941.6293879], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 662, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0036189986], 0, 0.48178601264953613, 1587369941.8615448], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0049881498], 0, 0.25261855125427246, 1587369942.0789866], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0014787004], 0, 0.9476454257965088, 1587369942.2402022], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 604, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0014928824], 0, 0.32016921043395996, 1587369945.3004541], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.001340763], 0, 0.2494962215423584, 1587369945.45956], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0012901117999999999], 0, 0.635744571685791, 1587369945.6523046], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0012854304], 0, 0.9652273654937744, 1587369945.817323], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0012896572000000001], 0, 1.355147123336792, 1587369945.9759536], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0012905108], 0, 0.6469810009002686, 1587369946.168556], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0013020212], 0, 0.6766862869262695, 1587369946.3272257], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 603, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0014379371999999999], 0, 0.2847275733947754, 1587369946.487205], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 697, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0012834221999999998], 0, 1.4191336631774902, 1587369948.0286012], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0013051992], 0, 0.7489664554595947, 1587369948.1872888], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 696, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0012997344], 0, 1.0369434356689453, 1587369948.346108], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 677, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0013586714], 0, 0.5457584857940674, 1587369948.5414379], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 491, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0013712972000000001], 0, 0.9289414882659912, 1587369948.7013726], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014429512000000001], 0, 0.14568066596984863, 1587369948.8619819], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 422, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0013885899999999999], 0, 0.5804920196533203, 1587369949.0578196], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 686, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0013400378], 0, 0.642082691192627, 1587369949.2169642], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014405289999999999], 0, 0.2412712574005127, 1587369950.8880475], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 494, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0013050464], 0, 0.7137205600738525, 1587369951.0804677], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 490, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0013131996], 0, 1.543475866317749, 1587369951.2394397], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0013532417999999999], 0, 0.6816520690917969, 1587369951.3990393], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0013207353999999999], 0, 0.7437381744384766, 1587369951.592897], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 487, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0012733176000000001], 0, 0.8239285945892334, 1587369951.750973], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014682092000000001], 0, 0.2144322395324707, 1587369951.9118729], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0013032764], 0, 1.0922620296478271, 1587369952.1047535], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014449142], 0, 0.2039177417755127, 1587369953.7150614], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 558, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0014126898], 0, 0.8360340595245361, 1587369953.8748746], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 492, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0013489614], 0, 0.8732357025146484, 1587369954.0694933], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.00131539], 0, 0.7024414539337158, 1587369954.2286813], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 421, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0014775688000000001], 0, 0.6451594829559326, 1587369954.3900392], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0013048646], 0, 1.4954204559326172, 1587369954.5848446], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 564, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0013691758], 0, 0.9683165550231934, 1587369954.7449505], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 443, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0045663707999999996], 0, 0.36843442916870117, 1587369954.9557793], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0016944954000000002], 0, 1.2372889518737793, 1587369956.3518832], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 599, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0018645352000000001], 0, 0.37233757972717285, 1587369956.5192122], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0042444757999999996], 0, 0.31252193450927734, 1587369956.7238894], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 444, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0041657344], 0, 0.6075432300567627, 1587369956.9621933], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0058348098], 0, 0.2808058261871338, 1587369957.1931446], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.001519477], 0, 0.9841256141662598, 1587369957.3554265], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 633, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0013834146000000001], 0, 1.2905216217041016, 1587369957.5499878], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 593, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0036679886000000003], 0, 0.3407163619995117, 1587369957.7464755], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0014930759999999999], 0, 1.3979108333587646, 1587369959.2657318], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0017234510000000002], 0, 0.8514046669006348, 1587369959.4675457], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0027766320000000002], 0, 0.19967961311340332, 1587369959.6493094], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0029793429999999997], 0, 0.5681247711181641, 1587369959.8345377], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0057595162], 0, 0.4016594886779785, 1587369960.0999367], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 530, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0017306618], 0, 0.1814711093902588, 1587369960.2652688], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0023335188], 0, 0.2857975959777832, 1587369960.4400156], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0019560058], 0, 0.2442014217376709, 1587369960.6427312], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0012822036], 0, 1.1119892597198486, 1587369962.9269695], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 642, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.001630022], 0, 2.201831102371216, 1587369963.1263824], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 602, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0019656434], 0, 0.2562270164489746, 1587369963.295484], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00168862], 0, 0.7809402942657471, 1587369963.460038], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 656, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.003417993], 0, 0.6357934474945068, 1587369963.6864572], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0017197612], 0, 1.0327086448669434, 1587369963.8516555], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 392, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0017423477999999998], 0, 0.2539994716644287, 1587369964.0169914], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0053659224], 0, 1.0753538608551025, 1587369964.2772639], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 636, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0013817526], 0, 0.9044766426086426, 1587369965.3030412], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 521, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0031973611999999998], 0, 0.18480229377746582, 1587369965.4911559], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0015122618], 0, 0.23620915412902832, 1587369965.6874723], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0192425318], 0, 0.4559059143066406, 1587369966.136839], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 442, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0046824296], 0, 0.2809946537017822, 1587369966.3561614], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0027546660000000002], 0, 0.5257337093353271, 1587369966.5715241], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0014895626], 0, 0.21951007843017578, 1587369966.733012], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0013382084000000002], 0, 0.5863091945648193, 1587369966.892395], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 684, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0012844954], 0, 0.45441174507141113, 1587369969.8588607], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 694, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0013347408], 0, 0.7648711204528809, 1587369970.0180254], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 676, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0014452048000000001], 0, 0.4437987804412842, 1587369970.2146547], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.001474261], 0, 0.18471050262451172, 1587369970.3755019], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 563, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0013526128], 0, 0.8906512260437012, 1587369970.5349588], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 561, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0012763408], 0, 1.2947416305541992, 1587369970.7284005], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 419, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0014747972], 0, 0.7015910148620605, 1587369970.8897278], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 559, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.001300643], 0, 0.9145927429199219, 1587369971.0481408], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.001499971], 0, 0.14796972274780273, 1587369973.1703472], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0016721779999999999], 0, 0.22656011581420898, 1587369973.3347516], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0096694298], 0, 1.079303503036499, 1587369973.6267612], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0014925595999999998], 0, 1.327298641204834, 1587369973.8240063], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 503, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0017814046], 0, 1.3883817195892334, 1587369973.990223], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 664, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0035845118], 0, 0.375194787979126, 1587369974.1851132], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 440, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0065996132], 0, 0.27042531967163086, 1587369974.4649882], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 641, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0016254656], 0, 1.9856557846069336, 1587369974.6294405], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.019221256], 0, 0.7931411266326904, 1587369978.345125], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 573, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.001785378], 0, 1.955183744430542, 1587369978.5118608], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0052484692], 0, 0.3831157684326172, 1587369978.7334158], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 713, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.00176435], 0, 3.337679147720337, 1587369978.9365196], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 513, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00444251], 0, 0.26997852325439453, 1587369979.145217], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 560, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0012936884], 0, 1.021575689315796, 1587369979.3039181], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0046334689999999994], 0, 0.3338446617126465, 1587369979.5494864], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 518, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0037180382], 0, 0.3158254623413086, 1587369979.746438], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0012375548], 0, 0.8639657497406006, 1587369982.9634147], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0016506412], 0, 1.5723345279693604, 1587369983.1275852], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0032708816], 0, 0.236708402633667, 1587369983.3175826], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.009686928000000001], 0, 0.6774098873138428, 1587369983.646513], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0031419824], 0, 0.3081510066986084, 1587369983.834447], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 718, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0017942383999999998], 0, 3.0926105976104736, 1587369984.0011492], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0058406748], 0, 0.3834397792816162, 1587369984.2689703], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0024983111999999997], 0, 0.3688936233520508, 1587369984.4465432], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 529, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0019258003999999998], 0, 0.2424614429473877, 1587369986.1308894], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0016525580000000002], 0, 0.9803614616394043, 1587369986.330401], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 395, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0016633214], 0, 0.1476879119873047, 1587369986.497235], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 510, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0042730905999999996], 0, 0.3702118396759033, 1587369986.703023], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.003945149], 0, 0.28510522842407227, 1587369986.938763], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 594, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0025068212], 0, 0.33086061477661133, 1587369987.1165395], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 426, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.001889286], 0, 1.546051025390625, 1587369987.2845707], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0054315494], 0, 0.22284150123596191, 1587369987.5426147], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0023179368], 0, 0.15006065368652344, 1587369989.5153394], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 704, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0014158754000000002], 0, 1.510467767715454, 1587369989.6761785], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0099934892], 0, 0.4540557861328125, 1587369990.0073628], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0031799401999999997], 0, 0.2818765640258789, 1587369990.1956303], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 574, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0018089678000000001], 0, 1.8350045680999756, 1587369990.362297], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 674, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0018809119999999998], 0, 0.3352692127227783, 1587369990.565673], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.001458142], 0, 0.6057338714599609, 1587369990.7267132], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0014590808], 0, 0.5487418174743652, 1587369990.887462], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 655, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0031669823999999997], 0, 0.701528787612915, 1587369992.0290327], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 435, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0077172379999999995], 0, 0.658104419708252, 1587369992.2903302], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0029617546000000002], 0, 1.012639045715332, 1587369992.4753141], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 595, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0025854954], 0, 0.3997011184692383, 1587369992.6889403], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0013301198], 0, 0.7525026798248291, 1587369992.8482654], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0018350654], 0, 0.9762041568756104, 1587369993.0153863], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 519, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0037524323999999997], 0, 0.31574296951293945, 1587369993.2476337], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 586, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0051928244], 0, 0.4672667980194092, 1587369993.4681287], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0025940134], 0, 0.2523016929626465, 1587369995.6926794], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0016692789999999999], 0, 0.2557406425476074, 1587369995.8570294], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0030153598], 0, 0.4727976322174072, 1587369996.0429184], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0050236564], 0, 0.4020249843597412, 1587369996.2958632], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 515, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0041498346], 0, 0.4000539779663086, 1587369996.5139272], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0033708768], 0, 0.6078848838806152, 1587369996.7056751], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.009876061799999999], 0, 0.6946873664855957, 1587369997.037675], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0015077824], 0, 2.055346965789795, 1587369997.2000513], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0013396217999999999], 0, 0.8515007495880127, 1587370000.3682563], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0013188674], 0, 0.6605408191680908, 1587370000.5273573], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 566, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.001393517], 0, 0.7656509876251221, 1587370000.6869721], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0014952653999999999], 0, 0.23553705215454102, 1587370000.8834956], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 705, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0013962916], 0, 1.7349278926849365, 1587370001.0441465], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 708, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0013938622], 0, 1.3704237937927246, 1587370001.2046545], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 509, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.004175227], 0, 0.4246249198913574, 1587370001.4420872], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.002761464], 0, 1.0175871849060059, 1587370001.6308918], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 714, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0017748196000000002], 0, 3.4583632946014404, 1587370005.2132294], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 441, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0045870756], 0, 0.25519490242004395, 1587370005.4242957], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0017998762000000002], 0, 0.18385910987854004, 1587370005.5908844], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 666, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0025943322], 0, 0.4120290279388428, 1587370005.8050895], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0038140444], 0, 0.4031493663787842, 1587370006.0036967], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 501, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0018611218], 0, 1.6191542148590088, 1587370006.1713903], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 632, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0014416894], 0, 1.0855622291564941, 1587370006.3669581], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0025622077999999998], 0, 0.969200849533081, 1587370006.559377], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.00296805], 0, 0.3504469394683838, 1587370008.2369652], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0053268272], 0, 0.630969762802124, 1587370008.4967046], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 579, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0031710563999999995], 0, 0.8192520141601562, 1587370008.6850407], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 502, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0019374447999999998], 0, 1.5342137813568115, 1587370008.8541892], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0031853156], 0, 0.3123359680175781, 1587370009.0784962], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 504, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0033651924], 0, 0.2559936046600342, 1587370009.269996], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0036701895999999997], 0, 0.2402350902557373, 1587370009.466381], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0099724838], 0, 0.5737929344177246, 1587370009.7992253], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0014895546000000001], 0, 0.9638173580169678, 1587370011.3649569], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0055424218], 0, 0.27574801445007324, 1587370011.605501], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 588, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0038840196], 0, 0.7912225723266602, 1587370011.8418744], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0018222582], 0, 0.5450863838195801, 1587370012.008983], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 652, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0034410962000000003], 0, 1.4633193016052246, 1587370012.2021394], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0034881836], 0, 0.6761996746063232, 1587370012.4312422], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 596, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0022783563999999997], 0, 0.458759069442749, 1587370012.6055803], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 589, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0036830384], 0, 1.1759719848632812, 1587370012.8022466], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.009718094600000001], 0, 0.327312707901001, 1587370014.3192685], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 668, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0022715358], 0, 0.5148029327392578, 1587370014.4927914], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.009879844], 0, 1.0876283645629883, 1587370014.788377], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 429, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0020079966], 0, 1.2991631031036377, 1587370014.9919446], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0030641456], 0, 0.28832387924194336, 1587370015.1786296], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0034565185999999998], 0, 0.3035116195678711, 1587370015.3715405], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 506, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0040170200000000005], 0, 0.4112064838409424, 1587370015.6077688], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0031395158], 0, 0.29113078117370605, 1587370015.7957592], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0049525492], 0, 0.5816740989685059, 1587370019.0402732], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0025703294000000002], 0, 0.5629143714904785, 1587370019.218938], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.002153167], 0, 0.22917509078979492, 1587370019.3905993], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 438, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.008181652000000001], 0, 0.4588124752044678, 1587370019.6943495], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 717, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.001786921], 0, 3.0613362789154053, 1587370019.861673], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0015121898], 0, 1.1442043781280518, 1587370020.0294187], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 451, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0024773798], 0, 0.28430676460266113, 1587370020.2432957], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.01188227], 0, 0.47032713890075684, 1587370020.5707226], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0054588708], 0, 0.26695942878723145, 1587370021.9685037], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 385, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0030420802], 0, 0.24848151206970215, 1587370022.1922746], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0027684948], 0, 1.1867337226867676, 1587370022.3743362], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 450, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0025337502], 0, 0.23320651054382324, 1587370022.5527077], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 430, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0019350685999999998], 0, 1.2303810119628906, 1587370022.7547174], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0028108382], 0, 0.22043657302856445, 1587370022.9370909], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 391, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0017483146000000001], 0, 0.9666330814361572, 1587370023.1027184], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 637, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.001388148], 0, 0.9382975101470947, 1587370023.298124], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 658, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0048547880000000005], 0, 0.43322110176086426, 1587370025.6203942], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 570, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0017518018], 0, 2.182326555252075, 1587370025.8201246], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 526, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0019656526000000002], 0, 1.0324273109436035, 1587370025.9893868], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0032529038000000004], 0, 0.23075246810913086, 1587370026.1791368], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0193070626], 0, 0.5432908535003662, 1587370026.6642697], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0016023716], 0, 0.9025497436523438, 1587370026.830455], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 517, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0035790614], 0, 1.0158450603485107, 1587370027.0253186], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0022664767999999997], 0, 0.2942817211151123, 1587370027.2355654], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 631, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0014485734], 0, 0.9587361812591553, 1587370030.772966], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0016790852], 0, 0.8035972118377686, 1587370030.9745922], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 703, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0014051528], 0, 1.4297375679016113, 1587370031.1350164], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 702, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.001385432], 0, 1.2817111015319824, 1587370031.2952154], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.001553211], 0, 0.8407979011535645, 1587370031.4924324], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0015721402], 0, 1.0418100357055664, 1587370031.6557975], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0014867774], 0, 1.3136203289031982, 1587370031.831769], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0017389838000000002], 0, 1.012019157409668, 1587370032.031804], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 648, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0044196856], 0, 0.6834707260131836, 1587370033.910083], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0029409162], 0, 0.3912627696990967, 1587370034.0949383], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0061214367999999995], 0, 0.31981945037841797, 1587370034.3654592], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 455, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0023077576], 0, 0.2963414192199707, 1587370034.5399406], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0014960052], 0, 1.696976661682129, 1587370034.7022119], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 597, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0020189076], 0, 0.7017772197723389, 1587370034.9078183], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 390, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0016037007999999998], 0, 0.5631186962127686, 1587370035.0714798], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 601, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0018175822000000002], 0, 0.31474947929382324, 1587370035.2386265], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 600, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0018338534], 0, 0.3292374610900879, 1587370035.981407], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0041751692], 0, 0.22551321983337402, 1587370036.1858208], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0106663434], 0, 0.6913712024688721, 1587370036.4944892], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0020680746], 0, 0.22970986366271973, 1587370036.7003763], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 525, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0019930732], 0, 0.6186385154724121, 1587370036.8768125], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.009712132], 0, 0.3391258716583252, 1587370037.1697063], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 578, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0034942762000000002], 0, 0.6421515941619873, 1587370037.399456], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 657, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0047276756], 0, 0.3875448703765869, 1587370037.612737], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0049472808], 0, 0.23982787132263184, 1587370039.0760343], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 650, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0034994119999999995], 0, 0.8481423854827881, 1587370039.3034444], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0054189284], 0, 0.25754547119140625, 1587370039.527512], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.010058262], 0, 0.44875240325927734, 1587370039.8261998], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0054830874], 0, 0.24557209014892578, 1587370040.087439], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0016371552], 0, 0.8601486682891846, 1587370040.2515488], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0021099794000000002], 0, 0.27359867095947266, 1587370040.4230652], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0015499604], 0, 1.306983470916748, 1587370040.6205704], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 527, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0019569468], 0, 0.2965230941772461, 1587370043.5466046], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0028022208], 0, 0.3126661777496338, 1587370043.7645323], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 439, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0066232802], 0, 0.2890586853027344, 1587370044.0084748], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 514, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0045443752], 0, 0.2908976078033447, 1587370044.2187839], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 571, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0017552844], 0, 2.615767002105713, 1587370044.4200175], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 645, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0016350052], 0, 1.8147785663604736, 1587370044.5844975], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 719, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0018297542], 0, 2.78684139251709, 1587370044.7526605], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 431, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0019047382], 0, 1.0646750926971436, 1587370044.9543061], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0025999855999999997], 0, 0.23544597625732422, 1587370045.42132], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0017119492], 0, 0.2695803642272949, 1587370045.5863762], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0016902609999999998], 0, 0.33197832107543945, 1587370045.7866027], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 456, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0023432014], 0, 0.23759841918945312, 1587370045.9616232], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0025840024], 0, 0.1470491886138916, 1587370046.1405852], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0029012234000000002], 0, 0.3476238250732422, 1587370046.3578248], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0028008494], 0, 0.3318014144897461, 1587370046.5403547], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.009755348], 0, 0.33817481994628906, 1587370046.8341472], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 583, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0032954862000000003], 0, 0.5114459991455078, 1587370048.848814], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0032004032], 0, 0.5512444972991943, 1587370049.0378637], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0030639784], 0, 0.24064922332763672, 1587370049.2246418], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 508, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.003943832600000001], 0, 1.0529842376708984, 1587370049.4587572], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0106403106], 0, 0.350506067276001, 1587370049.7662978], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 651, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0034491002], 0, 1.0406935214996338, 1587370049.9590943], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 568, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.001800013], 0, 1.8891139030456543, 1587370050.1607294], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.009706175000000001], 0, 0.3120236396789551, 1587370050.4535782], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0017727016000000002], 0, 0.5638823509216309, 1587370052.4701297], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.019491295], 0, 0.6257245540618896, 1587370052.9595664], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0032580884], 0, 0.21086359024047852, 1587370053.1491768], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 528, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0020064901999999997], 0, 0.2771756649017334, 1587370053.319189], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 640, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0016459936], 0, 1.9144291877746582, 1587370053.5184553], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.009827630399999999], 0, 0.3491194248199463, 1587370053.8132455], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 672, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 2]]}], "r": [[0.0018767659999999998], 0, 0.3814406394958496, 1587370053.981107], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 523, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0024058860000000003], 0, 0.31757044792175293, 1587370054.193995], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 449, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0038861548000000004], 0, 0.17574262619018555, 1587370056.1104748], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0027841152000000003], 0, 0.3993210792541504, 1587370056.2924716], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0028662984], 0, 0.18891692161560059, 1587370056.509131], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0057208572], 0, 0.3735520839691162, 1587370056.7383516], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.010773204], 0, 0.3545396327972412, 1587370057.0483232], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0105300928], 0, 0.3295750617980957, 1587370057.4020529], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0025526348], 0, 0.4326441287994385, 1587370057.5807037], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.0020323958], 0, 0.37886571884155273, 1587370057.7512033], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0034856378], 0, 0.9868297576904297, 1587370059.2196965], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 452, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0024207486], 0, 0.3501698970794678, 1587370059.3961341], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0052886744], 0, 0.5778694152832031, 1587370059.618349], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 425, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0019103608000000001], 0, 1.339327335357666, 1587370059.8224], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["tile_oh", "ot", 1]]}], "r": [[0.002760078], 0, 0.47965025901794434, 1587370060.003946], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0050137808], 0, 0.31748104095458984, 1587370060.2219737], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0113025616], 0, 0.47379064559936523, 1587370060.5762076], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 256, 68, 68], "float32"], ["TENSOR", [128, 256, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0056803926], 0, 1.0299789905548096, 1587370060.8049986], "v": 0.1}
