Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Aug 26 20:47:16 2024
| Host         : DESKTOP-H9C91L2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_demo_dvi_timing_summary_routed.rpt -pb display_demo_dvi_timing_summary_routed.pb -rpx display_demo_dvi_timing_summary_routed.rpx -warn_on_violation
| Design       : display_demo_dvi
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
SYNTH-10   Warning   Wide multiplier                   270         
TIMING-18  Warning   Missing input or output delay     6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.106        0.000                      0               221884        0.009        0.000                      0               221884        0.538        0.000                       0                138186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk_pin   {0.000 5.000}        10.000          100.000         
  clk_1x_pre  {0.000 6.734}        13.468          74.250          
  clk_5x_pre  {0.000 1.347}        2.694           371.250         
  clk_fb      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.106        0.000                      0               219002        0.009        0.000                      0               219002        3.000        0.000                       0                137918  
  clk_1x_pre        0.858        0.000                      0                 2882        0.160        0.000                      0                 2882        6.234        0.000                       0                   256  
  clk_5x_pre                                                                                                                                                    0.538        0.000                       0                    10  
  clk_fb                                                                                                                                                       48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_5x_pre                  
(none)        clk_fb                      
(none)                      clk_1x_pre    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][33]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 0.419ns (4.478%)  route 8.938ns (95.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.747     5.432    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X41Y132        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.419     5.851 r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.938    14.789    raymarcher/ss/msdi_3/tc/tc/sc2/valid1_0
    SLICE_X38Y194        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.626    15.125    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X38Y194        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][33]/C
                         clock pessimism              0.185    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X38Y194        FDRE (Setup_fdre_C_CE)      -0.380    14.895    raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][33]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -14.789    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][34]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 0.419ns (4.478%)  route 8.938ns (95.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.747     5.432    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X41Y132        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.419     5.851 r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.938    14.789    raymarcher/ss/msdi_3/tc/tc/sc2/valid1_0
    SLICE_X38Y194        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.626    15.125    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X38Y194        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][34]/C
                         clock pessimism              0.185    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X38Y194        FDRE (Setup_fdre_C_CE)      -0.380    14.895    raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][34]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -14.789    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][35]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 0.419ns (4.478%)  route 8.938ns (95.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.747     5.432    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X41Y132        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.419     5.851 r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.938    14.789    raymarcher/ss/msdi_3/tc/tc/sc2/valid1_0
    SLICE_X38Y194        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.626    15.125    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X38Y194        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][35]/C
                         clock pessimism              0.185    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X38Y194        FDRE (Setup_fdre_C_CE)      -0.380    14.895    raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][35]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -14.789    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][36]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 0.419ns (4.478%)  route 8.938ns (95.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.747     5.432    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X41Y132        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.419     5.851 r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.938    14.789    raymarcher/ss/msdi_3/tc/tc/sc2/valid1_0
    SLICE_X38Y194        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.626    15.125    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X38Y194        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][36]/C
                         clock pessimism              0.185    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X38Y194        FDRE (Setup_fdre_C_CE)      -0.380    14.895    raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][36]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -14.789    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[17][37]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 0.419ns (4.478%)  route 8.938ns (95.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.747     5.432    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X41Y132        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.419     5.851 r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.938    14.789    raymarcher/ss/msdi_3/tc/tc/sc2/valid1_0
    SLICE_X39Y194        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[17][37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.626    15.125    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X39Y194        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[17][37]/C
                         clock pessimism              0.185    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X39Y194        FDRE (Setup_fdre_C_CE)      -0.380    14.895    raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[17][37]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -14.789    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[17][38]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 0.419ns (4.478%)  route 8.938ns (95.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.747     5.432    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X41Y132        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.419     5.851 r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.938    14.789    raymarcher/ss/msdi_3/tc/tc/sc2/valid1_0
    SLICE_X39Y194        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[17][38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.626    15.125    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X39Y194        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[17][38]/C
                         clock pessimism              0.185    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X39Y194        FDRE (Setup_fdre_C_CE)      -0.380    14.895    raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[17][38]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -14.789    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[17][39]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 0.419ns (4.478%)  route 8.938ns (95.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.747     5.432    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X41Y132        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.419     5.851 r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.938    14.789    raymarcher/ss/msdi_3/tc/tc/sc2/valid1_0
    SLICE_X39Y194        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[17][39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.626    15.125    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X39Y194        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[17][39]/C
                         clock pessimism              0.185    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X39Y194        FDRE (Setup_fdre_C_CE)      -0.380    14.895    raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[17][39]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -14.789    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[17][40]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 0.419ns (4.478%)  route 8.938ns (95.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.747     5.432    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X41Y132        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.419     5.851 r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.938    14.789    raymarcher/ss/msdi_3/tc/tc/sc2/valid1_0
    SLICE_X39Y194        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[17][40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.626    15.125    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X39Y194        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[17][40]/C
                         clock pessimism              0.185    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X39Y194        FDRE (Setup_fdre_C_CE)      -0.380    14.895    raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[17][40]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -14.789    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.355ns  (logic 0.419ns (4.479%)  route 8.936ns (95.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.747     5.432    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X41Y132        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.419     5.851 r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.936    14.787    raymarcher/ss/msdi_3/tc/tc/sc2/valid1_0
    SLICE_X38Y193        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.626    15.125    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X38Y193        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][29]/C
                         clock pessimism              0.185    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X38Y193        FDRE (Setup_fdre_C_CE)      -0.380    14.895    raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][29]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -14.787    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.355ns  (logic 0.419ns (4.479%)  route 8.936ns (95.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.747     5.432    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X41Y132        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.419     5.851 r  raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.936    14.787    raymarcher/ss/msdi_3/tc/tc/sc2/valid1_0
    SLICE_X38Y193        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.626    15.125    raymarcher/ss/msdi_3/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X38Y193        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][30]/C
                         clock pessimism              0.185    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X38Y193        FDRE (Setup_fdre_C_CE)      -0.380    14.895    raymarcher/ss/msdi_3/tc/tc/sc2/z_reg[16][30]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -14.787    
  -------------------------------------------------------------------
                         slack                                  0.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_2/tc/res_reg[march_depth][40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tp/msg_reg_reg[31][march_depth][40]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.918%)  route 0.227ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.572     1.517    raymarcher/ss/msdi_2/tc/CLK_IBUF_BUFG
    SLICE_X76Y150        FDRE                                         r  raymarcher/ss/msdi_2/tc/res_reg[march_depth][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y150        FDRE (Prop_fdre_C_Q)         0.164     1.681 r  raymarcher/ss/msdi_2/tc/res_reg[march_depth][40]/Q
                         net (fo=1, routed)           0.227     1.908    raymarcher/ss/msdi_3/tp/msg_reg_reg[63][march_depth][64]_srl32_0[40]
    SLICE_X76Y149        SRLC32E                                      r  raymarcher/ss/msdi_3/tp/msg_reg_reg[31][march_depth][40]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.845     2.038    raymarcher/ss/msdi_3/tp/CLK_IBUF_BUFG
    SLICE_X76Y149        SRLC32E                                      r  raymarcher/ss/msdi_3/tp/msg_reg_reg[31][march_depth][40]_srl32/CLK
                         clock pessimism             -0.248     1.790    
    SLICE_X76Y149        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.899    raymarcher/ss/msdi_3/tp/msg_reg_reg[31][march_depth][40]_srl32
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_3/dr_zr/msg_reg_reg[28][dr][53]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/dr_zr/res_reg[dr][53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.244ns (52.511%)  route 0.221ns (47.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.587     1.532    raymarcher/ss/msdi_3/dr_zr/CLK_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/msg_reg_reg[28][dr][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.148     1.680 r  raymarcher/ss/msdi_3/dr_zr/msg_reg_reg[28][dr][53]/Q
                         net (fo=1, routed)           0.221     1.900    raymarcher/ss/msdi_3/dr_zr/drzr/msg_reg_reg[28][dr][53]
    SLICE_X47Y99         LUT3 (Prop_lut3_I0_O)        0.096     1.996 r  raymarcher/ss/msdi_3/dr_zr/drzr/res[dr][53]_i_1__1/O
                         net (fo=1, routed)           0.000     1.996    raymarcher/ss/msdi_3/dr_zr/p_0_out[53]
    SLICE_X47Y99         FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[dr][53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.927     2.120    raymarcher/ss/msdi_3/dr_zr/CLK_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[dr][53]/C
                         clock pessimism             -0.253     1.867    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.107     1.974    raymarcher/ss/msdi_3/dr_zr/res_reg[dr][53]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 raymarcher/ss/ld/approxmult_dst2/ou_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/ld/scaled_r_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.625%)  route 0.153ns (54.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.553     1.498    raymarcher/ss/ld/approxmult_dst2/CLK_IBUF_BUFG
    SLICE_X82Y171        FDRE                                         r  raymarcher/ss/ld/approxmult_dst2/ou_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y171        FDRE (Prop_fdre_C_Q)         0.128     1.626 r  raymarcher/ss/ld/approxmult_dst2/ou_reg[1][20]/Q
                         net (fo=1, routed)           0.153     1.778    raymarcher/ss/ld/approxmult_dst2_n_150
    SLICE_X85Y173        FDRE                                         r  raymarcher/ss/ld/scaled_r_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.818     2.012    raymarcher/ss/ld/CLK_IBUF_BUFG
    SLICE_X85Y173        FDRE                                         r  raymarcher/ss/ld/scaled_r_reg[1][20]/C
                         clock pessimism             -0.253     1.759    
    SLICE_X85Y173        FDRE (Hold_fdre_C_D)        -0.008     1.751    raymarcher/ss/ld/scaled_r_reg[1][20]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_2/tp/res_reg[r][27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_2/dr_zr/msg_reg_reg[28][r][27]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.535%)  route 0.353ns (71.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.615     1.560    raymarcher/ss/msdi_2/tp/CLK_IBUF_BUFG
    SLICE_X38Y151        FDRE                                         r  raymarcher/ss/msdi_2/tp/res_reg[r][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDRE (Prop_fdre_C_Q)         0.141     1.701 r  raymarcher/ss/msdi_2/tp/res_reg[r][27]/Q
                         net (fo=4, routed)           0.353     2.054    raymarcher/ss/msdi_2/dr_zr/Q[27]
    SLICE_X22Y146        SRLC32E                                      r  raymarcher/ss/msdi_2/dr_zr/msg_reg_reg[28][r][27]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.896     2.089    raymarcher/ss/msdi_2/dr_zr/CLK_IBUF_BUFG
    SLICE_X22Y146        SRLC32E                                      r  raymarcher/ss/msdi_2/dr_zr/msg_reg_reg[28][r][27]_srl29/CLK
                         clock pessimism             -0.248     1.841    
    SLICE_X22Y146        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.024    raymarcher/ss/msdi_2/dr_zr/msg_reg_reg[28][r][27]_srl29
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_3/dr_zr/res_reg[rayd_y][47]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/msg_reg_reg[31][rayd_y][47]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.468%)  route 0.174ns (51.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.653     1.598    raymarcher/ss/msdi_3/dr_zr/CLK_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[rayd_y][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.164     1.762 r  raymarcher/ss/msdi_3/dr_zr/res_reg[rayd_y][47]/Q
                         net (fo=1, routed)           0.174     1.937    raymarcher/ss/msdi_3/tc/msg_reg_reg[63][rayd_y][64]_srl32_0[47]
    SLICE_X52Y100        SRLC32E                                      r  raymarcher/ss/msdi_3/tc/msg_reg_reg[31][rayd_y][47]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.857     2.050    raymarcher/ss/msdi_3/tc/CLK_IBUF_BUFG
    SLICE_X52Y100        SRLC32E                                      r  raymarcher/ss/msdi_3/tc/msg_reg_reg[31][rayd_y][47]_srl32/CLK
                         clock pessimism             -0.253     1.797    
    SLICE_X52Y100        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.906    raymarcher/ss/msdi_3/tc/msg_reg_reg[31][rayd_y][47]_srl32
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_3/tc/res_reg[z_iter][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_4/tp/tp/z_reg_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.648     1.593    raymarcher/ss/msdi_3/tc/CLK_IBUF_BUFG
    SLICE_X101Y91        FDRE                                         r  raymarcher/ss/msdi_3/tc/res_reg[z_iter][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y91        FDRE (Prop_fdre_C_Q)         0.141     1.734 r  raymarcher/ss/msdi_3/tc/res_reg[z_iter][28]/Q
                         net (fo=1, routed)           0.113     1.847    raymarcher/ss/msdi_4/tp/tp/z_reg_reg[36][64]_0[28]
    SLICE_X102Y90        SRLC32E                                      r  raymarcher/ss/msdi_4/tp/tp/z_reg_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.925     2.118    raymarcher/ss/msdi_4/tp/tp/CLK_IBUF_BUFG
    SLICE_X102Y90        SRLC32E                                      r  raymarcher/ss/msdi_4/tp/tp/z_reg_reg[31][28]_srl32/CLK
                         clock pessimism             -0.486     1.632    
    SLICE_X102Y90        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.815    raymarcher/ss/msdi_4/tp/tp/z_reg_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_3/tp/tp/act2/z_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tp/tp/act2/z_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.155%)  route 0.115ns (21.845%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.654     1.599    raymarcher/ss/msdi_3/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X0Y199         FDRE                                         r  raymarcher/ss/msdi_3/tp/tp/act2/z_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y199         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  raymarcher/ss/msdi_3/tp/tp/act2/z_reg[4][0]/Q
                         net (fo=2, routed)           0.115     1.855    raymarcher/ss/msdi_3/tp/tp/act2/z_reg[4]_280[0]
    SLICE_X2Y198         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     2.034 r  raymarcher/ss/msdi_3/tp/tp/act2/z_reg[5][4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     2.034    raymarcher/ss/msdi_3/tp/tp/act2/z_reg[5][4]_i_1__8_n_0
    SLICE_X2Y199         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.074 r  raymarcher/ss/msdi_3/tp/tp/act2/z_reg[5][8]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     2.074    raymarcher/ss/msdi_3/tp/tp/act2/z_reg[5][8]_i_1__8_n_0
    SLICE_X2Y200         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.127 r  raymarcher/ss/msdi_3/tp/tp/act2/z_reg[5][12]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     2.127    raymarcher/ss/msdi_3/tp/tp/act2/z_reg[5][12]_i_1__8_n_7
    SLICE_X2Y200         FDRE                                         r  raymarcher/ss/msdi_3/tp/tp/act2/z_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.021     2.215    raymarcher/ss/msdi_3/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X2Y200         FDRE                                         r  raymarcher/ss/msdi_3/tp/tp/act2/z_reg[5][9]/C
                         clock pessimism             -0.253     1.961    
    SLICE_X2Y200         FDRE (Hold_fdre_C_D)         0.134     2.095    raymarcher/ss/msdi_3/tp/tp/act2/z_reg[5][9]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_4/tc/res_reg[pos_x][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/res_reg[31][pos_x][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.553%)  route 0.207ns (59.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.662     1.607    raymarcher/ss/msdi_4/tc/CLK_IBUF_BUFG
    SLICE_X137Y98        FDRE                                         r  raymarcher/ss/msdi_4/tc/res_reg[pos_x][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y98        FDRE (Prop_fdre_C_Q)         0.141     1.748 r  raymarcher/ss/msdi_4/tc/res_reg[pos_x][20]/Q
                         net (fo=1, routed)           0.207     1.955    raymarcher/ss/msg_out2[pos_x]_54[20]
    SLICE_X136Y101       SRLC32E                                      r  raymarcher/ss/res_reg[31][pos_x][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.867     2.060    raymarcher/ss/CLK_IBUF_BUFG
    SLICE_X136Y101       SRLC32E                                      r  raymarcher/ss/res_reg[31][pos_x][20]_srl32/CLK
                         clock pessimism             -0.253     1.807    
    SLICE_X136Y101       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.922    raymarcher/ss/res_reg[31][pos_x][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_1/tp/tp/act1/z_reg[5][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_1/tp/tp/act1/z_reg[6][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.251ns (51.718%)  route 0.234ns (48.282%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.715     1.660    raymarcher/ss/msdi_1/tp/tp/act1/CLK_IBUF_BUFG
    SLICE_X160Y52        FDRE                                         r  raymarcher/ss/msdi_1/tp/tp/act1/z_reg[5][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y52        FDRE (Prop_fdre_C_Q)         0.141     1.801 r  raymarcher/ss/msdi_1/tp/tp/act1/z_reg[5][13]/Q
                         net (fo=1, routed)           0.234     2.036    raymarcher/ss/msdi_1/tp/tp/act1/z_reg[5]_92[13]
    SLICE_X161Y44        LUT2 (Prop_lut2_I0_O)        0.045     2.081 r  raymarcher/ss/msdi_1/tp/tp/act1/z[6][15]_i_4/O
                         net (fo=1, routed)           0.000     2.081    raymarcher/ss/msdi_1/tp/tp/act1/z[6][15]_i_4_n_0
    SLICE_X161Y44        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.146 r  raymarcher/ss/msdi_1/tp/tp/act1/z_reg[6][15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.146    raymarcher/ss/msdi_1/tp/tp/act1/z_reg[6][15]_i_1_n_6
    SLICE_X161Y44        FDRE                                         r  raymarcher/ss/msdi_1/tp/tp/act1/z_reg[6][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.071     2.264    raymarcher/ss/msdi_1/tp/tp/act1/CLK_IBUF_BUFG
    SLICE_X161Y44        FDRE                                         r  raymarcher/ss/msdi_1/tp/tp/act1/z_reg[6][13]/C
                         clock pessimism             -0.257     2.007    
    SLICE_X161Y44        FDRE (Hold_fdre_C_D)         0.105     2.112    raymarcher/ss/msdi_1/tp/tp/act1/z_reg[6][13]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_3/tc/res_reg[z_iter][31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_4/tp/tp/z_reg_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.648     1.593    raymarcher/ss/msdi_3/tc/CLK_IBUF_BUFG
    SLICE_X101Y91        FDRE                                         r  raymarcher/ss/msdi_3/tc/res_reg[z_iter][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y91        FDRE (Prop_fdre_C_Q)         0.141     1.734 r  raymarcher/ss/msdi_3/tc/res_reg[z_iter][31]/Q
                         net (fo=1, routed)           0.115     1.850    raymarcher/ss/msdi_4/tp/tp/z_reg_reg[36][64]_0[31]
    SLICE_X102Y92        SRLC32E                                      r  raymarcher/ss/msdi_4/tp/tp/z_reg_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.925     2.118    raymarcher/ss/msdi_4/tp/tp/CLK_IBUF_BUFG
    SLICE_X102Y92        SRLC32E                                      r  raymarcher/ss/msdi_4/tp/tp/z_reg_reg[31][31]_srl32/CLK
                         clock pessimism             -0.486     1.632    
    SLICE_X102Y92        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.815    raymarcher/ss/msdi_4/tp/tp/z_reg_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X7Y79      raymarcher/fm1/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X8Y81      raymarcher/fm1/M_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X6Y73      raymarcher/fm2/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X2Y81      raymarcher/fm2/M_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X3Y73      raymarcher/fm3/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X4Y72      raymarcher/fm3/M_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X2Y66      raymarcher/ss/ld/approxmult_dst1/fm/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X1Y64      raymarcher/ss/ld/approxmult_dst1/fm/M_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X5Y73      raymarcher/ss/ld/approxmult_dst2/fm/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X4Y64      raymarcher/ss/ld/approxmult_dst2/fm/M_reg[0]__0/CLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y200    raymarcher/msg_out_reg[7][epsilon][0]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y200    raymarcher/msg_out_reg[7][epsilon][0]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X40Y192    raymarcher/msg_out_reg[7][epsilon][10]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X40Y192    raymarcher/msg_out_reg[7][epsilon][10]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X40Y192    raymarcher/msg_out_reg[7][epsilon][11]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X40Y192    raymarcher/msg_out_reg[7][epsilon][11]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X40Y192    raymarcher/msg_out_reg[7][epsilon][12]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X40Y192    raymarcher/msg_out_reg[7][epsilon][12]_srl7/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y200    raymarcher/msg_out_reg[7][epsilon][0]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y200    raymarcher/msg_out_reg[7][epsilon][0]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X40Y192    raymarcher/msg_out_reg[7][epsilon][10]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X40Y192    raymarcher/msg_out_reg[7][epsilon][10]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X40Y192    raymarcher/msg_out_reg[7][epsilon][11]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X40Y192    raymarcher/msg_out_reg[7][epsilon][11]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X40Y192    raymarcher/msg_out_reg[7][epsilon][12]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X40Y192    raymarcher/msg_out_reg[7][epsilon][12]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre
  To Clock:  clk_1x_pre

Setup :            0  Failing Endpoints,  Worst Slack        0.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.629ns  (logic 4.767ns (40.993%)  route 6.862ns (59.007%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.887ns = ( 23.355 - 13.468 ) 
    Source Clock Delay      (SCD):    10.515ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.842    10.515    display_timings_inst/o_clk_1x
    SLICE_X94Y54         FDSE                                         r  display_timings_inst/o_sy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y54         FDSE (Prop_fdse_C_Q)         0.478    10.993 r  display_timings_inst/o_sy_reg[13]/Q
                         net (fo=7, routed)           0.906    11.899    bth/Q[13]
    DSP48_X6Y22          DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      4.012    15.911 r  bth/addrb0/P[16]
                         net (fo=1, routed)           1.137    17.048    display_timings_inst/P[16]
    SLICE_X88Y71         LUT5 (Prop_lut5_I0_O)        0.124    17.172 r  display_timings_inst/framebuffer_i_4/O
                         net (fo=17, routed)          1.521    18.693    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X107Y68        LUT4 (Prop_lut4_I3_O)        0.153    18.846 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_enb/O
                         net (fo=10, routed)          3.297    22.144    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/ENB
    RAMB36_X7Y28         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.668    23.355    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/clkb
    RAMB36_X7Y28         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.461    23.816    
                         clock uncertainty           -0.168    23.648    
    RAMB36_X7Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.646    23.002    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         23.002    
                         arrival time                         -22.144    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.462ns  (logic 4.767ns (41.588%)  route 6.695ns (58.412%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.786ns = ( 23.254 - 13.468 ) 
    Source Clock Delay      (SCD):    10.515ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.842    10.515    display_timings_inst/o_clk_1x
    SLICE_X94Y54         FDSE                                         r  display_timings_inst/o_sy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y54         FDSE (Prop_fdse_C_Q)         0.478    10.993 r  display_timings_inst/o_sy_reg[13]/Q
                         net (fo=7, routed)           0.906    11.899    bth/Q[13]
    DSP48_X6Y22          DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      4.012    15.911 r  bth/addrb0/P[16]
                         net (fo=1, routed)           1.137    17.048    display_timings_inst/P[16]
    SLICE_X88Y71         LUT5 (Prop_lut5_I0_O)        0.124    17.172 r  display_timings_inst/framebuffer_i_4/O
                         net (fo=17, routed)          1.521    18.693    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X107Y68        LUT4 (Prop_lut4_I3_O)        0.153    18.846 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_enb/O
                         net (fo=10, routed)          3.131    21.977    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/ENB
    RAMB36_X4Y28         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.567    23.254    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clkb
    RAMB36_X4Y28         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.461    23.715    
                         clock uncertainty           -0.168    23.547    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.646    22.901    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         22.901    
                         arrival time                         -21.977    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.685ns  (logic 4.738ns (40.549%)  route 6.947ns (59.451%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.878ns = ( 23.346 - 13.468 ) 
    Source Clock Delay      (SCD):    10.515ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.842    10.515    display_timings_inst/o_clk_1x
    SLICE_X94Y54         FDSE                                         r  display_timings_inst/o_sy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y54         FDSE (Prop_fdse_C_Q)         0.478    10.993 r  display_timings_inst/o_sy_reg[13]/Q
                         net (fo=7, routed)           0.906    11.899    bth/Q[13]
    DSP48_X6Y22          DSP48E1 (Prop_dsp48e1_A[13]_P[19])
                                                      4.012    15.911 r  bth/addrb0/P[19]
                         net (fo=1, routed)           0.962    16.873    display_timings_inst/P[19]
    SLICE_X97Y64         LUT5 (Prop_lut5_I0_O)        0.124    16.997 r  display_timings_inst/framebuffer_i_1/O
                         net (fo=17, routed)          1.922    18.918    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[19]
    SLICE_X112Y79        LUT4 (Prop_lut4_I3_O)        0.124    19.042 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_enb/O
                         net (fo=10, routed)          3.157    22.200    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ENB
    RAMB36_X7Y31         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.659    23.346    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X7Y31         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.453    23.799    
                         clock uncertainty           -0.168    23.631    
    RAMB36_X7Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.188    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         23.188    
                         arrival time                         -22.200    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.459ns  (logic 4.614ns (40.265%)  route 6.845ns (59.735%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.783ns = ( 23.251 - 13.468 ) 
    Source Clock Delay      (SCD):    10.515ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.842    10.515    display_timings_inst/o_clk_1x
    SLICE_X94Y54         FDSE                                         r  display_timings_inst/o_sy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y54         FDSE (Prop_fdse_C_Q)         0.478    10.993 r  display_timings_inst/o_sy_reg[13]/Q
                         net (fo=7, routed)           0.906    11.899    bth/Q[13]
    DSP48_X6Y22          DSP48E1 (Prop_dsp48e1_A[13]_P[11])
                                                      4.012    15.911 r  bth/addrb0/P[11]
                         net (fo=1, routed)           0.772    16.683    display_timings_inst/P[11]
    SLICE_X102Y58        LUT5 (Prop_lut5_I0_O)        0.124    16.807 r  display_timings_inst/framebuffer_i_9/O
                         net (fo=155, routed)         5.167    21.974    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/addrb[11]
    RAMB36_X4Y27         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.564    23.251    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clkb
    RAMB36_X4Y27         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.461    23.712    
                         clock uncertainty           -0.168    23.544    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    22.978    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         22.978    
                         arrival time                         -21.974    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.540ns  (logic 4.614ns (39.982%)  route 6.926ns (60.018%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.883ns = ( 23.351 - 13.468 ) 
    Source Clock Delay      (SCD):    10.515ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.842    10.515    display_timings_inst/o_clk_1x
    SLICE_X94Y54         FDSE                                         r  display_timings_inst/o_sy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y54         FDSE (Prop_fdse_C_Q)         0.478    10.993 r  display_timings_inst/o_sy_reg[13]/Q
                         net (fo=7, routed)           0.906    11.899    bth/Q[13]
    DSP48_X6Y22          DSP48E1 (Prop_dsp48e1_A[13]_P[4])
                                                      4.012    15.911 r  bth/addrb0/P[4]
                         net (fo=1, routed)           0.791    16.702    display_timings_inst/P[4]
    SLICE_X94Y56         LUT5 (Prop_lut5_I0_O)        0.124    16.826 r  display_timings_inst/framebuffer_i_16/O
                         net (fo=155, routed)         5.229    22.055    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addrb[4]
    RAMB36_X7Y23         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.664    23.351    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clkb
    RAMB36_X7Y23         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.461    23.812    
                         clock uncertainty           -0.168    23.644    
    RAMB36_X7Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    23.078    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         23.078    
                         arrival time                         -22.055    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.414ns  (logic 4.614ns (40.424%)  route 6.800ns (59.576%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.783ns = ( 23.251 - 13.468 ) 
    Source Clock Delay      (SCD):    10.515ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.842    10.515    display_timings_inst/o_clk_1x
    SLICE_X94Y54         FDSE                                         r  display_timings_inst/o_sy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y54         FDSE (Prop_fdse_C_Q)         0.478    10.993 r  display_timings_inst/o_sy_reg[13]/Q
                         net (fo=7, routed)           0.906    11.899    bth/Q[13]
    DSP48_X6Y22          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      4.012    15.911 r  bth/addrb0/P[1]
                         net (fo=1, routed)           0.523    16.434    display_timings_inst/P[1]
    SLICE_X98Y55         LUT5 (Prop_lut5_I0_O)        0.124    16.558 r  display_timings_inst/framebuffer_i_19/O
                         net (fo=155, routed)         5.371    21.929    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/addrb[1]
    RAMB36_X4Y27         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.564    23.251    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clkb
    RAMB36_X4Y27         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.461    23.712    
                         clock uncertainty           -0.168    23.544    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    22.978    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         22.978    
                         arrival time                         -21.929    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.414ns  (logic 4.614ns (40.424%)  route 6.800ns (59.576%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.790ns = ( 23.258 - 13.468 ) 
    Source Clock Delay      (SCD):    10.515ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.842    10.515    display_timings_inst/o_clk_1x
    SLICE_X94Y54         FDSE                                         r  display_timings_inst/o_sy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y54         FDSE (Prop_fdse_C_Q)         0.478    10.993 r  display_timings_inst/o_sy_reg[13]/Q
                         net (fo=7, routed)           0.906    11.899    bth/Q[13]
    DSP48_X6Y22          DSP48E1 (Prop_dsp48e1_A[13]_P[7])
                                                      4.012    15.911 r  bth/addrb0/P[7]
                         net (fo=1, routed)           0.936    16.847    display_timings_inst/P[7]
    SLICE_X104Y56        LUT5 (Prop_lut5_I0_O)        0.124    16.971 r  display_timings_inst/framebuffer_i_13/O
                         net (fo=155, routed)         4.958    21.929    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y24         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.571    23.258    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.461    23.719    
                         clock uncertainty           -0.168    23.551    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    22.985    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         22.985    
                         arrival time                         -21.929    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.478ns  (logic 4.614ns (40.200%)  route 6.864ns (59.800%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.878ns = ( 23.346 - 13.468 ) 
    Source Clock Delay      (SCD):    10.515ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.842    10.515    display_timings_inst/o_clk_1x
    SLICE_X94Y54         FDSE                                         r  display_timings_inst/o_sy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y54         FDSE (Prop_fdse_C_Q)         0.478    10.993 r  display_timings_inst/o_sy_reg[13]/Q
                         net (fo=7, routed)           0.906    11.899    bth/Q[13]
    DSP48_X6Y22          DSP48E1 (Prop_dsp48e1_A[13]_P[4])
                                                      4.012    15.911 r  bth/addrb0/P[4]
                         net (fo=1, routed)           0.791    16.702    display_timings_inst/P[4]
    SLICE_X94Y56         LUT5 (Prop_lut5_I0_O)        0.124    16.826 r  display_timings_inst/framebuffer_i_16/O
                         net (fo=155, routed)         5.167    21.993    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[4]
    RAMB36_X7Y31         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.659    23.346    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X7Y31         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.453    23.799    
                         clock uncertainty           -0.168    23.631    
    RAMB36_X7Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    23.065    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         23.065    
                         arrival time                         -21.993    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.388ns  (logic 4.767ns (41.860%)  route 6.621ns (58.140%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.884ns = ( 23.352 - 13.468 ) 
    Source Clock Delay      (SCD):    10.515ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.842    10.515    display_timings_inst/o_clk_1x
    SLICE_X94Y54         FDSE                                         r  display_timings_inst/o_sy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y54         FDSE (Prop_fdse_C_Q)         0.478    10.993 r  display_timings_inst/o_sy_reg[13]/Q
                         net (fo=7, routed)           0.906    11.899    bth/Q[13]
    DSP48_X6Y22          DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      4.012    15.911 r  bth/addrb0/P[16]
                         net (fo=1, routed)           1.137    17.048    display_timings_inst/P[16]
    SLICE_X88Y71         LUT5 (Prop_lut5_I0_O)        0.124    17.172 r  display_timings_inst/framebuffer_i_4/O
                         net (fo=17, routed)          1.521    18.693    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X107Y68        LUT4 (Prop_lut4_I3_O)        0.153    18.846 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_enb/O
                         net (fo=10, routed)          3.056    21.903    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/ENB
    RAMB36_X7Y27         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.665    23.352    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/clkb
    RAMB36_X7Y27         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.461    23.813    
                         clock uncertainty           -0.168    23.645    
    RAMB36_X7Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.646    22.999    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         22.999    
                         arrival time                         -21.903    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.388ns  (logic 4.614ns (40.515%)  route 6.774ns (59.485%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.807ns = ( 23.275 - 13.468 ) 
    Source Clock Delay      (SCD):    10.515ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.842    10.515    display_timings_inst/o_clk_1x
    SLICE_X94Y54         FDSE                                         r  display_timings_inst/o_sy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y54         FDSE (Prop_fdse_C_Q)         0.478    10.993 r  display_timings_inst/o_sy_reg[13]/Q
                         net (fo=7, routed)           0.906    11.899    bth/Q[13]
    DSP48_X6Y22          DSP48E1 (Prop_dsp48e1_A[13]_P[6])
                                                      4.012    15.911 r  bth/addrb0/P[6]
                         net (fo=1, routed)           0.901    16.812    display_timings_inst/P[6]
    SLICE_X108Y56        LUT5 (Prop_lut5_I0_O)        0.124    16.936 r  display_timings_inst/framebuffer_i_14/O
                         net (fo=155, routed)         4.967    21.903    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[6]
    RAMB36_X2Y20         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.588    23.275    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.461    23.736    
                         clock uncertainty           -0.168    23.568    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    23.002    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         23.002    
                         arrival time                         -21.903    
  -------------------------------------------------------------------
                         slack                                  1.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/rst_shf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/async_reset_instance/rst_shf_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.175ns
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.880ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.618     3.295    dvi_out/async_reset_instance/o_clk_1x
    SLICE_X152Y112       FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDPE (Prop_fdpe_C_Q)         0.164     3.459 r  dvi_out/async_reset_instance/rst_shf_reg[0]/Q
                         net (fo=1, routed)           0.056     3.515    dvi_out/async_reset_instance/rst_shf[0]
    SLICE_X152Y112       FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.889     4.175    dvi_out/async_reset_instance/o_clk_1x
    SLICE_X152Y112       FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/C
                         clock pessimism             -0.880     3.295    
    SLICE_X152Y112       FDPE (Hold_fdpe_C_D)         0.060     3.355    dvi_out/async_reset_instance/rst_shf_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.355    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.247ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.685     3.363    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X145Y59        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y59        FDRE (Prop_fdre_C_Q)         0.141     3.504 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=5, routed)           0.133     3.636    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg_n_0_[4]
    SLICE_X146Y59        LUT6 (Prop_lut6_I4_O)        0.045     3.681 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i[4]_i_1/O
                         net (fo=1, routed)           0.000     3.681    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[63]_1[4]
    SLICE_X146Y59        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.961     4.247    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X146Y59        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C
                         clock pessimism             -0.868     3.379    
    SLICE_X146Y59        FDRE (Hold_fdre_C_D)         0.121     3.500    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.500    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.084%)  route 0.218ns (53.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.247ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.685     3.363    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X145Y59        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y59        FDRE (Prop_fdre_C_Q)         0.141     3.504 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=5, routed)           0.218     3.721    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg_n_0_[4]
    SLICE_X146Y59        LUT6 (Prop_lut6_I4_O)        0.045     3.766 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i[3]_i_1/O
                         net (fo=1, routed)           0.000     3.766    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[63]_1[3]
    SLICE_X146Y59        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.961     4.247    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X146Y59        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/C
                         clock pessimism             -0.868     3.379    
    SLICE_X146Y59        FDRE (Hold_fdre_C_D)         0.121     3.500    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.500    
                         arrival time                           3.766    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/rst_shf_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/async_reset_instance/o_rst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.175ns
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.880ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.618     3.295    dvi_out/async_reset_instance/o_clk_1x
    SLICE_X152Y112       FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDPE (Prop_fdpe_C_Q)         0.148     3.443 r  dvi_out/async_reset_instance/rst_shf_reg[1]/Q
                         net (fo=1, routed)           0.119     3.562    dvi_out/async_reset_instance/rst_shf[1]
    SLICE_X152Y112       FDPE                                         r  dvi_out/async_reset_instance/o_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.889     4.175    dvi_out/async_reset_instance/o_clk_1x
    SLICE_X152Y112       FDPE                                         r  dvi_out/async_reset_instance/o_rst_reg/C
                         clock pessimism             -0.880     3.295    
    SLICE_X152Y112       FDPE (Hold_fdpe_C_D)        -0.001     3.294    dvi_out/async_reset_instance/o_rst_reg
  -------------------------------------------------------------------
                         required time                         -3.294    
                         arrival time                           3.562    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.970%)  route 0.219ns (54.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.247ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.685     3.363    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X145Y59        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y59        FDRE (Prop_fdre_C_Q)         0.141     3.504 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=5, routed)           0.219     3.722    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg_n_0_[4]
    SLICE_X146Y59        LUT6 (Prop_lut6_I4_O)        0.045     3.767 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i[2]_i_1/O
                         net (fo=1, routed)           0.000     3.767    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[63]_1[2]
    SLICE_X146Y59        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.961     4.247    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X146Y59        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/C
                         clock pessimism             -0.868     3.379    
    SLICE_X146Y59        FDRE (Hold_fdre_C_D)         0.120     3.499    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.499    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.667%)  route 0.130ns (34.333%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.207ns
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.646     3.324    display_timings_inst/o_clk_1x
    SLICE_X97Y57         FDSE                                         r  display_timings_inst/o_sx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y57         FDSE (Prop_fdse_C_Q)         0.141     3.465 r  display_timings_inst/o_sx_reg[11]/Q
                         net (fo=8, routed)           0.130     3.595    display_timings_inst/out[11]
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     3.703 r  display_timings_inst/o_sx_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.703    display_timings_inst/o_sx_reg[8]_i_1_n_4
    SLICE_X97Y57         FDSE                                         r  display_timings_inst/o_sx_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.921     4.207    display_timings_inst/o_clk_1x
    SLICE_X97Y57         FDSE                                         r  display_timings_inst/o_sx_reg[11]/C
                         clock pessimism             -0.883     3.324    
    SLICE_X97Y57         FDSE (Hold_fdse_C_D)         0.105     3.429    display_timings_inst/o_sx_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.429    
                         arrival time                           3.703    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.647%)  route 0.130ns (34.352%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.208ns
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.647     3.325    display_timings_inst/o_clk_1x
    SLICE_X97Y55         FDSE                                         r  display_timings_inst/o_sx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y55         FDSE (Prop_fdse_C_Q)         0.141     3.466 r  display_timings_inst/o_sx_reg[3]/Q
                         net (fo=6, routed)           0.130     3.596    display_timings_inst/out[3]
    SLICE_X97Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     3.704 r  display_timings_inst/o_sx_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     3.704    display_timings_inst/o_sx_reg[0]_i_2_n_4
    SLICE_X97Y55         FDSE                                         r  display_timings_inst/o_sx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.922     4.208    display_timings_inst/o_clk_1x
    SLICE_X97Y55         FDSE                                         r  display_timings_inst/o_sx_reg[3]/C
                         clock pessimism             -0.883     3.325    
    SLICE_X97Y55         FDSE (Hold_fdse_C_D)         0.105     3.430    display_timings_inst/o_sx_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.430    
                         arrival time                           3.704    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.256ns (66.800%)  route 0.127ns (33.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.207ns
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.646     3.324    display_timings_inst/o_clk_1x
    SLICE_X97Y58         FDSE                                         r  display_timings_inst/o_sx_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y58         FDSE (Prop_fdse_C_Q)         0.141     3.465 r  display_timings_inst/o_sx_reg[12]/Q
                         net (fo=7, routed)           0.127     3.592    display_timings_inst/out[12]
    SLICE_X97Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.707 r  display_timings_inst/o_sx_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.707    display_timings_inst/o_sx_reg[12]_i_1_n_7
    SLICE_X97Y58         FDSE                                         r  display_timings_inst/o_sx_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.921     4.207    display_timings_inst/o_clk_1x
    SLICE_X97Y58         FDSE                                         r  display_timings_inst/o_sx_reg[12]/C
                         clock pessimism             -0.883     3.324    
    SLICE_X97Y58         FDSE (Hold_fdse_C_D)         0.105     3.429    display_timings_inst/o_sx_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.429    
                         arrival time                           3.707    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.256ns (66.800%)  route 0.127ns (33.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.208ns
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.647     3.325    display_timings_inst/o_clk_1x
    SLICE_X97Y56         FDRE                                         r  display_timings_inst/o_sx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y56         FDRE (Prop_fdre_C_Q)         0.141     3.466 r  display_timings_inst/o_sx_reg[4]/Q
                         net (fo=5, routed)           0.127     3.593    display_timings_inst/out[4]
    SLICE_X97Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.708 r  display_timings_inst/o_sx_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.708    display_timings_inst/o_sx_reg[4]_i_1_n_7
    SLICE_X97Y56         FDRE                                         r  display_timings_inst/o_sx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.922     4.208    display_timings_inst/o_clk_1x
    SLICE_X97Y56         FDRE                                         r  display_timings_inst/o_sx_reg[4]/C
                         clock pessimism             -0.883     3.325    
    SLICE_X97Y56         FDRE (Hold_fdre_C_D)         0.105     3.430    display_timings_inst/o_sx_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.430    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.256ns (66.789%)  route 0.127ns (33.211%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.207ns
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.646     3.324    display_timings_inst/o_clk_1x
    SLICE_X97Y57         FDRE                                         r  display_timings_inst/o_sx_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y57         FDRE (Prop_fdre_C_Q)         0.141     3.465 r  display_timings_inst/o_sx_reg[8]/Q
                         net (fo=9, routed)           0.127     3.592    display_timings_inst/out[8]
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.707 r  display_timings_inst/o_sx_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.707    display_timings_inst/o_sx_reg[8]_i_1_n_7
    SLICE_X97Y57         FDRE                                         r  display_timings_inst/o_sx_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.921     4.207    display_timings_inst/o_clk_1x
    SLICE_X97Y57         FDRE                                         r  display_timings_inst/o_sx_reg[8]/C
                         clock pessimism             -0.883     3.324    
    SLICE_X97Y57         FDRE (Hold_fdre_C_D)         0.105     3.429    display_timings_inst/o_sx_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.429    
                         arrival time                           3.707    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_pre
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X3Y20     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X3Y21     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X7Y19     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X7Y20     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X5Y12     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X5Y13     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X7Y30     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X7Y31     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X6Y15     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X6Y16     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y69    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y69    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y70    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y70    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X146Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X146Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X146Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X146Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X146Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X146Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y69    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y69    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y70    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y70    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X146Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X146Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X146Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X146Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X146Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X146Y59    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_pre
  To Clock:  clk_5x_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_pre
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    display_clocks_inst/bufg_clk_pix_5x/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y140    dvi_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y139    dvi_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y136    dvi_out/serialize_ch1/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y135    dvi_out/serialize_ch1/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y134    dvi_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y133    dvi_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y148    dvi_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y147    dvi_out/serialize_chc/slave10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_5x_pre
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.831    10.503    dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X1Y134        OSERDESE2                                    r  dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.975 r  dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001    10.976    tmds_ch2_serial
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897    12.874 r  tmds_buf_ch2/OB
                         net (fo=0)                   0.000    12.874    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.832    10.504    dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X1Y136        OSERDESE2                                    r  dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.976 r  dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001    10.977    tmds_ch1_serial
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896    12.873 r  tmds_buf_ch1/OB
                         net (fo=0)                   0.000    12.873    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.831    10.503    dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X1Y134        OSERDESE2                                    r  dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.975 r  dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001    10.976    tmds_ch2_serial
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896    12.873 r  tmds_buf_ch2/O
                         net (fo=0)                   0.000    12.873    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.832    10.504    dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X1Y136        OSERDESE2                                    r  dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.976 r  dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001    10.977    tmds_ch1_serial
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895    12.872 r  tmds_buf_ch1/O
                         net (fo=0)                   0.000    12.872    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.835    10.507    dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X1Y140        OSERDESE2                                    r  dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.979 r  dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001    10.980    tmds_ch0_serial
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885    12.865 r  tmds_buf_ch0/OB
                         net (fo=0)                   0.000    12.865    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.835    10.507    dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X1Y140        OSERDESE2                                    r  dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.979 r  dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001    10.980    tmds_ch0_serial
    W1                   OBUFDS (Prop_obufds_I_O)     1.884    12.864 r  tmds_buf_ch0/O
                         net (fo=0)                   0.000    12.864    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.838    10.510    dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X1Y148        OSERDESE2                                    r  dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.982 r  dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001    10.983    tmds_chc_serial
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868    12.851 r  tmds_buf_chc/OB
                         net (fo=0)                   0.000    12.851    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.838    10.510    dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X1Y148        OSERDESE2                                    r  dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.982 r  dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001    10.983    tmds_chc_serial
    T1                   OBUFDS (Prop_obufds_I_O)     1.867    12.850 r  tmds_buf_chc/O
                         net (fo=0)                   0.000    12.850    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.640     3.317    dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X1Y148        OSERDESE2                                    r  dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.494 r  dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001     3.495    tmds_chc_serial
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     4.311 r  tmds_buf_chc/O
                         net (fo=0)                   0.000     4.311    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.900%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.640     3.317    dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X1Y148        OSERDESE2                                    r  dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.494 r  dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001     3.495    tmds_chc_serial
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     4.312 r  tmds_buf_chc/OB
                         net (fo=0)                   0.000     4.312    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.638     3.315    dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X1Y140        OSERDESE2                                    r  dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.492 r  dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001     3.493    tmds_ch0_serial
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     4.326 r  tmds_buf_ch0/O
                         net (fo=0)                   0.000     4.326    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.638     3.315    dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X1Y140        OSERDESE2                                    r  dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.492 r  dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001     3.493    tmds_ch0_serial
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     4.327 r  tmds_buf_ch0/OB
                         net (fo=0)                   0.000     4.327    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.636     3.313    dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X1Y136        OSERDESE2                                    r  dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.490 r  dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001     3.491    tmds_ch1_serial
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     4.335 r  tmds_buf_ch1/O
                         net (fo=0)                   0.000     4.335    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.636     3.313    dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X1Y136        OSERDESE2                                    r  dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.490 r  dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001     3.491    tmds_ch1_serial
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     4.336 r  tmds_buf_ch1/OB
                         net (fo=0)                   0.000     4.336    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.636     3.313    dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X1Y134        OSERDESE2                                    r  dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.490 r  dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001     3.491    tmds_ch2_serial
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     4.336 r  tmds_buf_ch2/O
                         net (fo=0)                   0.000     4.336    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.636     3.313    dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X1Y134        OSERDESE2                                    r  dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.490 r  dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001     3.491    tmds_ch2_serial
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     4.337 r  tmds_buf_ch2/OB
                         net (fo=0)                   0.000     4.337    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb fall edge)    25.000    25.000 f  
    R4                                                0.000    25.000 f  CLK (IN)
                         net (fo=0)                   0.000    25.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    26.475 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    28.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    28.685 f  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      2.106    30.791    display_clocks_inst/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    30.879 f  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    30.893    display_clocks_inst/clk_fb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.745    display_clocks_inst/clk_fb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_1x_pre

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/async_reset_instance/o_rst_reg/PRE
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.728ns  (logic 0.149ns (2.215%)  route 6.579ns (97.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           2.549     2.549    display_clocks_inst/o_locked
    SLICE_X160Y59        LUT1 (Prop_lut1_I0_O)        0.149     2.698 f  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          4.030     6.728    dvi_out/async_reset_instance/AS[0]
    SLICE_X152Y112       FDPE                                         f  dvi_out/async_reset_instance/o_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.632     9.852    dvi_out/async_reset_instance/o_clk_1x
    SLICE_X152Y112       FDPE                                         r  dvi_out/async_reset_instance/o_rst_reg/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/async_reset_instance/rst_shf_reg[0]/PRE
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.728ns  (logic 0.149ns (2.215%)  route 6.579ns (97.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           2.549     2.549    display_clocks_inst/o_locked
    SLICE_X160Y59        LUT1 (Prop_lut1_I0_O)        0.149     2.698 f  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          4.030     6.728    dvi_out/async_reset_instance/AS[0]
    SLICE_X152Y112       FDPE                                         f  dvi_out/async_reset_instance/rst_shf_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.632     9.852    dvi_out/async_reset_instance/o_clk_1x
    SLICE_X152Y112       FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[0]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/async_reset_instance/rst_shf_reg[1]/PRE
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.728ns  (logic 0.149ns (2.215%)  route 6.579ns (97.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           2.549     2.549    display_clocks_inst/o_locked
    SLICE_X160Y59        LUT1 (Prop_lut1_I0_O)        0.149     2.698 f  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          4.030     6.728    dvi_out/async_reset_instance/AS[0]
    SLICE_X152Y112       FDPE                                         f  dvi_out/async_reset_instance/rst_shf_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.632     9.852    dvi_out/async_reset_instance/o_clk_1x
    SLICE_X152Y112       FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sy_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.206ns  (logic 0.149ns (2.401%)  route 6.057ns (97.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           2.549     2.549    display_clocks_inst/o_locked
    SLICE_X160Y59        LUT1 (Prop_lut1_I0_O)        0.149     2.698 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          3.508     6.206    display_timings_inst/o_sy_reg[15]_7[0]
    SLICE_X94Y54         FDRE                                         r  display_timings_inst/o_sy_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.712     9.931    display_timings_inst/o_clk_1x
    SLICE_X94Y54         FDRE                                         r  display_timings_inst/o_sy_reg[0]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sy_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.206ns  (logic 0.149ns (2.401%)  route 6.057ns (97.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           2.549     2.549    display_clocks_inst/o_locked
    SLICE_X160Y59        LUT1 (Prop_lut1_I0_O)        0.149     2.698 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          3.508     6.206    display_timings_inst/o_sy_reg[15]_7[0]
    SLICE_X94Y54         FDSE                                         r  display_timings_inst/o_sy_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.712     9.931    display_timings_inst/o_clk_1x
    SLICE_X94Y54         FDSE                                         r  display_timings_inst/o_sy_reg[10]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sy_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.206ns  (logic 0.149ns (2.401%)  route 6.057ns (97.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           2.549     2.549    display_clocks_inst/o_locked
    SLICE_X160Y59        LUT1 (Prop_lut1_I0_O)        0.149     2.698 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          3.508     6.206    display_timings_inst/o_sy_reg[15]_7[0]
    SLICE_X94Y54         FDSE                                         r  display_timings_inst/o_sy_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.712     9.931    display_timings_inst/o_clk_1x
    SLICE_X94Y54         FDSE                                         r  display_timings_inst/o_sy_reg[13]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sy_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.206ns  (logic 0.149ns (2.401%)  route 6.057ns (97.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           2.549     2.549    display_clocks_inst/o_locked
    SLICE_X160Y59        LUT1 (Prop_lut1_I0_O)        0.149     2.698 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          3.508     6.206    display_timings_inst/o_sy_reg[15]_7[0]
    SLICE_X94Y54         FDRE                                         r  display_timings_inst/o_sy_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.712     9.931    display_timings_inst/o_clk_1x
    SLICE_X94Y54         FDRE                                         r  display_timings_inst/o_sy_reg[2]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sy_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.206ns  (logic 0.149ns (2.401%)  route 6.057ns (97.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           2.549     2.549    display_clocks_inst/o_locked
    SLICE_X160Y59        LUT1 (Prop_lut1_I0_O)        0.149     2.698 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          3.508     6.206    display_timings_inst/o_sy_reg[15]_7[0]
    SLICE_X94Y54         FDRE                                         r  display_timings_inst/o_sy_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.712     9.931    display_timings_inst/o_clk_1x
    SLICE_X94Y54         FDRE                                         r  display_timings_inst/o_sy_reg[3]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sy_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.206ns  (logic 0.149ns (2.401%)  route 6.057ns (97.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           2.549     2.549    display_clocks_inst/o_locked
    SLICE_X160Y59        LUT1 (Prop_lut1_I0_O)        0.149     2.698 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          3.508     6.206    display_timings_inst/o_sy_reg[15]_7[0]
    SLICE_X94Y54         FDRE                                         r  display_timings_inst/o_sy_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.712     9.931    display_timings_inst/o_clk_1x
    SLICE_X94Y54         FDRE                                         r  display_timings_inst/o_sy_reg[4]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sy_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.060ns  (logic 0.149ns (2.459%)  route 5.911ns (97.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           2.549     2.549    display_clocks_inst/o_locked
    SLICE_X160Y59        LUT1 (Prop_lut1_I0_O)        0.149     2.698 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          3.362     6.060    display_timings_inst/o_sy_reg[15]_7[0]
    SLICE_X94Y58         FDSE                                         r  display_timings_inst/o_sy_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.711     9.930    display_timings_inst/o_clk_1x
    SLICE_X94Y58         FDSE                                         r  display_timings_inst/o_sy_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/o_tmds_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.042ns (3.281%)  route 1.238ns (96.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.020     1.020    display_clocks_inst/o_locked
    SLICE_X160Y59        LUT1 (Prop_lut1_I0_O)        0.042     1.062 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          0.218     1.280    dvi_out/encode_ch0/AS[0]
    SLICE_X159Y60        FDSE                                         r  dvi_out/encode_ch0/o_tmds_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.988     4.274    dvi_out/encode_ch0/o_clk_1x
    SLICE_X159Y60        FDSE                                         r  dvi_out/encode_ch0/o_tmds_reg[2]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/o_tmds_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.042ns (3.252%)  route 1.249ns (96.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.020     1.020    display_clocks_inst/o_locked
    SLICE_X160Y59        LUT1 (Prop_lut1_I0_O)        0.042     1.062 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          0.229     1.291    dvi_out/encode_ch0/AS[0]
    SLICE_X160Y59        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.990     4.276    dvi_out/encode_ch0/o_clk_1x
    SLICE_X160Y59        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[3]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch1/o_tmds_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.042ns (3.252%)  route 1.249ns (96.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.020     1.020    display_clocks_inst/o_locked
    SLICE_X160Y59        LUT1 (Prop_lut1_I0_O)        0.042     1.062 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          0.229     1.291    dvi_out/encode_ch1/AS[0]
    SLICE_X160Y59        FDSE                                         r  dvi_out/encode_ch1/o_tmds_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.990     4.276    dvi_out/encode_ch1/o_clk_1x
    SLICE_X160Y59        FDSE                                         r  dvi_out/encode_ch1/o_tmds_reg[2]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch2/o_tmds_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.042ns (3.252%)  route 1.249ns (96.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.020     1.020    display_clocks_inst/o_locked
    SLICE_X160Y59        LUT1 (Prop_lut1_I0_O)        0.042     1.062 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          0.229     1.291    dvi_out/encode_ch2/AS[0]
    SLICE_X160Y59        FDSE                                         r  dvi_out/encode_ch2/o_tmds_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.990     4.276    dvi_out/encode_ch2/o_clk_1x
    SLICE_X160Y59        FDSE                                         r  dvi_out/encode_ch2/o_tmds_reg[2]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/bias_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.317ns  (logic 0.045ns (3.418%)  route 1.272ns (96.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.020     1.020    display_timings_inst/o_locked
    SLICE_X160Y59        LUT3 (Prop_lut3_I0_O)        0.045     1.065 r  display_timings_inst/bias[4]_i_1/O
                         net (fo=12, routed)          0.252     1.317    dvi_out/encode_ch0/SR[0]
    SLICE_X159Y58        FDRE                                         r  dvi_out/encode_ch0/bias_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.989     4.275    dvi_out/encode_ch0/o_clk_1x
    SLICE_X159Y58        FDRE                                         r  dvi_out/encode_ch0/bias_reg[1]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/o_tmds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.433ns  (logic 0.045ns (3.141%)  route 1.388ns (96.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.388     1.388    display_timings_inst/o_locked
    SLICE_X160Y68        LUT6 (Prop_lut6_I5_O)        0.045     1.433 r  display_timings_inst/o_tmds[9]_i_1/O
                         net (fo=1, routed)           0.000     1.433    dvi_out/encode_ch0/o_tmds_reg[9]_0
    SLICE_X160Y68        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.982     4.268    dvi_out/encode_ch0/o_clk_1x
    SLICE_X160Y68        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[9]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/o_tmds_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.042ns (2.889%)  route 1.412ns (97.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.020     1.020    display_clocks_inst/o_locked
    SLICE_X160Y59        LUT1 (Prop_lut1_I0_O)        0.042     1.062 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          0.392     1.454    dvi_out/encode_ch0/AS[0]
    SLICE_X160Y69        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.981     4.267    dvi_out/encode_ch0/o_clk_1x
    SLICE_X160Y69        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[5]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/o_tmds_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.526ns  (logic 0.042ns (2.752%)  route 1.484ns (97.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.020     1.020    display_clocks_inst/o_locked
    SLICE_X160Y59        LUT1 (Prop_lut1_I0_O)        0.042     1.062 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          0.464     1.526    dvi_out/encode_ch0/AS[0]
    SLICE_X160Y71        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.979     4.265    dvi_out/encode_ch0/o_clk_1x
    SLICE_X160Y71        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[0]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/o_tmds_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.526ns  (logic 0.042ns (2.752%)  route 1.484ns (97.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.020     1.020    display_clocks_inst/o_locked
    SLICE_X160Y59        LUT1 (Prop_lut1_I0_O)        0.042     1.062 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          0.464     1.526    dvi_out/encode_ch0/AS[0]
    SLICE_X160Y71        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.979     4.265    dvi_out/encode_ch0/o_clk_1x
    SLICE_X160Y71        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[1]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/o_tmds_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.526ns  (logic 0.042ns (2.752%)  route 1.484ns (97.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.020     1.020    display_clocks_inst/o_locked
    SLICE_X160Y59        LUT1 (Prop_lut1_I0_O)        0.042     1.062 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          0.464     1.526    dvi_out/encode_ch0/AS[0]
    SLICE_X160Y71        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.979     4.265    dvi_out/encode_ch0/o_clk_1x
    SLICE_X160Y71        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1529 Endpoints
Min Delay          1529 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            raymarcher/msg_reg[epsilon][33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.562ns  (logic 1.204ns (18.348%)  route 5.358ns (81.652%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw0_IBUF_inst/O
                         net (fo=54, routed)          5.358     6.438    raymarcher/sw0_IBUF
    SLICE_X11Y234        LUT5 (Prop_lut5_I0_O)        0.124     6.562 r  raymarcher/msg[epsilon][33]_i_1/O
                         net (fo=1, routed)           0.000     6.562    raymarcher/msg[epsilon][33]_i_1_n_0
    SLICE_X11Y234        FDRE                                         r  raymarcher/msg_reg[epsilon][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.823     5.323    raymarcher/CLK_IBUF_BUFG
    SLICE_X11Y234        FDRE                                         r  raymarcher/msg_reg[epsilon][33]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            raymarcher/msg_reg[epsilon][47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.542ns  (logic 1.204ns (18.404%)  route 5.338ns (81.596%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw0_IBUF_inst/O
                         net (fo=54, routed)          5.338     6.418    raymarcher/sw0_IBUF
    SLICE_X54Y193        LUT5 (Prop_lut5_I0_O)        0.124     6.542 r  raymarcher/msg[epsilon][47]_i_1/O
                         net (fo=1, routed)           0.000     6.542    raymarcher/msg[epsilon][47]_i_1_n_0
    SLICE_X54Y193        FDRE                                         r  raymarcher/msg_reg[epsilon][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.539     5.038    raymarcher/CLK_IBUF_BUFG
    SLICE_X54Y193        FDRE                                         r  raymarcher/msg_reg[epsilon][47]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            raymarcher/msg_reg[epsilon][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.540ns  (logic 1.204ns (18.410%)  route 5.336ns (81.590%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw0_IBUF_inst/O
                         net (fo=54, routed)          5.336     6.416    raymarcher/sw0_IBUF
    SLICE_X54Y190        LUT5 (Prop_lut5_I0_O)        0.124     6.540 r  raymarcher/msg[epsilon][0]_i_1/O
                         net (fo=1, routed)           0.000     6.540    raymarcher/msg[epsilon][0]_i_1_n_0
    SLICE_X54Y190        FDRE                                         r  raymarcher/msg_reg[epsilon][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.537     5.036    raymarcher/CLK_IBUF_BUFG
    SLICE_X54Y190        FDRE                                         r  raymarcher/msg_reg[epsilon][0]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            raymarcher/msg_reg[epsilon][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.532ns  (logic 1.204ns (18.431%)  route 5.329ns (81.569%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw0_IBUF_inst/O
                         net (fo=54, routed)          5.329     6.408    raymarcher/sw0_IBUF
    SLICE_X54Y190        LUT5 (Prop_lut5_I0_O)        0.124     6.532 r  raymarcher/msg[epsilon][1]_i_1/O
                         net (fo=1, routed)           0.000     6.532    raymarcher/msg[epsilon][1]_i_1_n_0
    SLICE_X54Y190        FDRE                                         r  raymarcher/msg_reg[epsilon][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.537     5.036    raymarcher/CLK_IBUF_BUFG
    SLICE_X54Y190        FDRE                                         r  raymarcher/msg_reg[epsilon][1]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            raymarcher/msg_reg[epsilon][46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.402ns  (logic 1.204ns (18.807%)  route 5.198ns (81.193%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw0_IBUF_inst/O
                         net (fo=54, routed)          5.198     6.278    raymarcher/sw0_IBUF
    SLICE_X54Y194        LUT5 (Prop_lut5_I0_O)        0.124     6.402 r  raymarcher/msg[epsilon][46]_i_1/O
                         net (fo=1, routed)           0.000     6.402    raymarcher/msg[epsilon][46]_i_1_n_0
    SLICE_X54Y194        FDRE                                         r  raymarcher/msg_reg[epsilon][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.539     5.038    raymarcher/CLK_IBUF_BUFG
    SLICE_X54Y194        FDRE                                         r  raymarcher/msg_reg[epsilon][46]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            raymarcher/debounce_BTNL/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.993ns  (logic 1.090ns (18.190%)  route 4.903ns (81.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C22                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    C22                  IBUF (Prop_ibuf_I_O)         1.090     1.090 r  btnl_IBUF_inst/O
                         net (fo=1, routed)           4.903     5.993    raymarcher/debounce_BTNL/btnl_IBUF
    SLICE_X95Y197        FDRE                                         r  raymarcher/debounce_BTNL/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.538     5.037    raymarcher/debounce_BTNL/CLK_IBUF_BUFG
    SLICE_X95Y197        FDRE                                         r  raymarcher/debounce_BTNL/PB_sync_0_reg/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            raymarcher/msg_reg[epsilon][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.867ns  (logic 1.204ns (20.523%)  route 4.663ns (79.477%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw0_IBUF_inst/O
                         net (fo=54, routed)          4.663     5.743    raymarcher/sw0_IBUF
    SLICE_X27Y233        LUT5 (Prop_lut5_I0_O)        0.124     5.867 r  raymarcher/msg[epsilon][17]_i_1/O
                         net (fo=1, routed)           0.000     5.867    raymarcher/msg[epsilon][17]_i_1_n_0
    SLICE_X27Y233        FDRE                                         r  raymarcher/msg_reg[epsilon][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.814     5.314    raymarcher/CLK_IBUF_BUFG
    SLICE_X27Y233        FDRE                                         r  raymarcher/msg_reg[epsilon][17]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            raymarcher/msg_reg[epsilon][44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.789ns  (logic 1.204ns (20.799%)  route 4.585ns (79.201%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw0_IBUF_inst/O
                         net (fo=54, routed)          4.585     5.665    raymarcher/sw0_IBUF
    SLICE_X32Y236        LUT5 (Prop_lut5_I0_O)        0.124     5.789 r  raymarcher/msg[epsilon][44]_i_1/O
                         net (fo=1, routed)           0.000     5.789    raymarcher/msg[epsilon][44]_i_1_n_0
    SLICE_X32Y236        FDRE                                         r  raymarcher/msg_reg[epsilon][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.813     5.313    raymarcher/CLK_IBUF_BUFG
    SLICE_X32Y236        FDRE                                         r  raymarcher/msg_reg[epsilon][44]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            raymarcher/msg_reg[epsilon][41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.588ns  (logic 1.204ns (21.545%)  route 4.384ns (78.455%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw0_IBUF_inst/O
                         net (fo=54, routed)          4.384     5.464    raymarcher/sw0_IBUF
    SLICE_X32Y236        LUT5 (Prop_lut5_I0_O)        0.124     5.588 r  raymarcher/msg[epsilon][41]_i_1/O
                         net (fo=1, routed)           0.000     5.588    raymarcher/msg[epsilon][41]_i_1_n_0
    SLICE_X32Y236        FDRE                                         r  raymarcher/msg_reg[epsilon][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.813     5.313    raymarcher/CLK_IBUF_BUFG
    SLICE_X32Y236        FDRE                                         r  raymarcher/msg_reg[epsilon][41]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            raymarcher/msg_reg[epsilon][37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.494ns  (logic 1.204ns (21.913%)  route 4.290ns (78.087%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw0_IBUF_inst/O
                         net (fo=54, routed)          4.290     5.370    raymarcher/sw0_IBUF
    SLICE_X30Y236        LUT5 (Prop_lut5_I0_O)        0.124     5.494 r  raymarcher/msg[epsilon][37]_i_1/O
                         net (fo=1, routed)           0.000     5.494    raymarcher/msg[epsilon][37]_i_1_n_0
    SLICE_X30Y236        FDRE                                         r  raymarcher/msg_reg[epsilon][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.814     5.314    raymarcher/CLK_IBUF_BUFG
    SLICE_X30Y236        FDRE                                         r  raymarcher/msg_reg[epsilon][37]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[0]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y62          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_53
    DSP48_X7Y63          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.831     5.515    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X7Y63          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[10]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y62          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_43
    DSP48_X7Y63          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.831     5.515    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X7Y63          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[11]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y62          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_42
    DSP48_X7Y63          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.831     5.515    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X7Y63          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[12]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y62          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_41
    DSP48_X7Y63          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.831     5.515    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X7Y63          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[13]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y62          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_40
    DSP48_X7Y63          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.831     5.515    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X7Y63          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[14]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y62          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_39
    DSP48_X7Y63          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.831     5.515    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X7Y63          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[15]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y62          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_38
    DSP48_X7Y63          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.831     5.515    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X7Y63          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[16]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y62          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_37
    DSP48_X7Y63          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.831     5.515    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X7Y63          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[17]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y62          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_36
    DSP48_X7Y63          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.831     5.515    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X7Y63          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[18]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y62          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_35
    DSP48_X7Y63          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=137917, routed)      1.831     5.515    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X7Y63          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK





