Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May  1 15:22:20 2019
| Host         : MINGJIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_top_timing_summary_routed.rpt -pb display_top_timing_summary_routed.pb -rpx display_top_timing_summary_routed.rpx -warn_on_violation
| Design       : display_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: key_detecter/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: key_detecter/uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 91 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.526        0.000                      0                  582        0.191        0.000                      0                  582        4.500        0.000                       0                   238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.526        0.000                      0                  429        0.191        0.000                      0                  429        4.500        0.000                       0                   238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.559        0.000                      0                  153        0.898        0.000                      0                  153  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 bird_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_dispaly/show/decode_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.446ns  (logic 3.480ns (36.841%)  route 5.966ns (63.159%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.630     5.151    bird_unit/clk
    SLICE_X5Y13          FDCE                                         r  bird_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  bird_unit/s_y_reg_reg[3]/Q
                         net (fo=29, routed)          0.869     6.477    score_dispaly/num2[3]
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.124     6.601 r  score_dispaly/show_i_30/O
                         net (fo=1, routed)           0.000     6.601    score_dispaly/show_i_30_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.151 r  score_dispaly/show_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.151    score_dispaly/show_i_7_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.485 r  score_dispaly/show_i_5/O[1]
                         net (fo=2, routed)           0.641     8.126    score_dispaly/show_i_5_n_6
    SLICE_X3Y13          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.735     8.861 r  score_dispaly/show_i_1/O[2]
                         net (fo=11, routed)          1.081     9.942    score_dispaly/show/ddd/binary[12]
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.302    10.244 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_5/O
                         net (fo=9, routed)           1.109    11.353    score_dispaly/show/ddd/thousands[3]_INST_0_i_5_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.124    11.477 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_3/O
                         net (fo=6, routed)           0.985    12.462    score_dispaly/show/ddd/thousands[3]_INST_0_i_3_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I2_O)        0.150    12.612 r  score_dispaly/show/ddd/thousands[0]_INST_0_i_2/O
                         net (fo=4, routed)           0.823    13.435    score_dispaly/show/ddd/thousands[0]_INST_0_i_2_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.377    13.812 r  score_dispaly/show/ddd/thousands[0]_INST_0/O
                         net (fo=1, routed)           0.458    14.269    score_dispaly/show/bcd3[0]
    SLICE_X5Y12          LUT6 (Prop_lut6_I2_O)        0.328    14.597 r  score_dispaly/show/decode_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.597    score_dispaly/show/decode_next[0]
    SLICE_X5Y12          FDRE                                         r  score_dispaly/show/decode_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.513    14.854    score_dispaly/show/clk
    SLICE_X5Y12          FDRE                                         r  score_dispaly/show/decode_reg_reg[0]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y12          FDRE (Setup_fdre_C_D)        0.031    15.123    score_dispaly/show/decode_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -14.597    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 bird_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_dispaly/show/decode_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 3.249ns (35.200%)  route 5.981ns (64.800%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.630     5.151    bird_unit/clk
    SLICE_X5Y13          FDCE                                         r  bird_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  bird_unit/s_y_reg_reg[3]/Q
                         net (fo=29, routed)          0.869     6.477    score_dispaly/num2[3]
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.124     6.601 r  score_dispaly/show_i_30/O
                         net (fo=1, routed)           0.000     6.601    score_dispaly/show_i_30_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.151 r  score_dispaly/show_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.151    score_dispaly/show_i_7_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.485 r  score_dispaly/show_i_5/O[1]
                         net (fo=2, routed)           0.641     8.126    score_dispaly/show_i_5_n_6
    SLICE_X3Y13          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.735     8.861 r  score_dispaly/show_i_1/O[2]
                         net (fo=11, routed)          1.081     9.942    score_dispaly/show/ddd/binary[12]
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.302    10.244 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_5/O
                         net (fo=9, routed)           1.109    11.353    score_dispaly/show/ddd/thousands[3]_INST_0_i_5_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.124    11.477 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_3/O
                         net (fo=6, routed)           0.985    12.462    score_dispaly/show/ddd/thousands[3]_INST_0_i_3_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I2_O)        0.124    12.586 r  score_dispaly/show/ddd/thousands[0]_INST_0_i_3/O
                         net (fo=4, routed)           0.992    13.578    score_dispaly/show/ddd/thousands[0]_INST_0_i_3_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.152    13.730 r  score_dispaly/show/ddd/hundreds[3]_INST_0/O
                         net (fo=1, routed)           0.303    14.033    score_dispaly/show/bcd2[3]
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.348    14.381 r  score_dispaly/show/decode_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.381    score_dispaly/show/decode_next[3]
    SLICE_X5Y12          FDRE                                         r  score_dispaly/show/decode_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.513    14.854    score_dispaly/show/clk
    SLICE_X5Y12          FDRE                                         r  score_dispaly/show/decode_reg_reg[3]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y12          FDRE (Setup_fdre_C_D)        0.029    15.121    score_dispaly/show/decode_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -14.381    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 bird_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_dispaly/show/decode_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 3.254ns (35.500%)  route 5.912ns (64.500%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.630     5.151    bird_unit/clk
    SLICE_X5Y13          FDCE                                         r  bird_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  bird_unit/s_y_reg_reg[3]/Q
                         net (fo=29, routed)          0.869     6.477    score_dispaly/num2[3]
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.124     6.601 r  score_dispaly/show_i_30/O
                         net (fo=1, routed)           0.000     6.601    score_dispaly/show_i_30_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.151 r  score_dispaly/show_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.151    score_dispaly/show_i_7_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.485 r  score_dispaly/show_i_5/O[1]
                         net (fo=2, routed)           0.641     8.126    score_dispaly/show_i_5_n_6
    SLICE_X3Y13          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.735     8.861 r  score_dispaly/show_i_1/O[2]
                         net (fo=11, routed)          1.081     9.942    score_dispaly/show/ddd/binary[12]
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.302    10.244 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_5/O
                         net (fo=9, routed)           1.109    11.353    score_dispaly/show/ddd/thousands[3]_INST_0_i_5_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.124    11.477 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_3/O
                         net (fo=6, routed)           0.985    12.462    score_dispaly/show/ddd/thousands[3]_INST_0_i_3_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I2_O)        0.150    12.612 r  score_dispaly/show/ddd/thousands[0]_INST_0_i_2/O
                         net (fo=4, routed)           0.823    13.435    score_dispaly/show/ddd/thousands[0]_INST_0_i_2_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.355    13.790 r  score_dispaly/show/ddd/hundreds[1]_INST_0/O
                         net (fo=1, routed)           0.404    14.193    score_dispaly/show/bcd2[1]
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124    14.317 r  score_dispaly/show/decode_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.317    score_dispaly/show/decode_next[1]
    SLICE_X3Y14          FDRE                                         r  score_dispaly/show/decode_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.514    14.855    score_dispaly/show/clk
    SLICE_X3Y14          FDRE                                         r  score_dispaly/show/decode_reg_reg[1]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.029    15.109    score_dispaly/show/decode_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -14.317    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 bird_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_dispaly/show/decode_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 2.997ns (32.944%)  route 6.100ns (67.056%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.630     5.151    bird_unit/clk
    SLICE_X5Y13          FDCE                                         r  bird_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  bird_unit/s_y_reg_reg[3]/Q
                         net (fo=29, routed)          0.869     6.477    score_dispaly/num2[3]
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.124     6.601 r  score_dispaly/show_i_30/O
                         net (fo=1, routed)           0.000     6.601    score_dispaly/show_i_30_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.151 r  score_dispaly/show_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.151    score_dispaly/show_i_7_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.485 r  score_dispaly/show_i_5/O[1]
                         net (fo=2, routed)           0.641     8.126    score_dispaly/show_i_5_n_6
    SLICE_X3Y13          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.735     8.861 r  score_dispaly/show_i_1/O[2]
                         net (fo=11, routed)          1.081     9.942    score_dispaly/show/ddd/binary[12]
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.302    10.244 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_5/O
                         net (fo=9, routed)           1.109    11.353    score_dispaly/show/ddd/thousands[3]_INST_0_i_5_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.124    11.477 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_3/O
                         net (fo=6, routed)           0.985    12.462    score_dispaly/show/ddd/thousands[3]_INST_0_i_3_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I2_O)        0.124    12.586 r  score_dispaly/show/ddd/thousands[0]_INST_0_i_3/O
                         net (fo=4, routed)           0.992    13.578    score_dispaly/show/ddd/thousands[0]_INST_0_i_3_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124    13.702 r  score_dispaly/show/ddd/hundreds[2]_INST_0/O
                         net (fo=1, routed)           0.422    14.124    score_dispaly/show/bcd2[2]
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.124    14.248 r  score_dispaly/show/decode_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.248    score_dispaly/show/decode_next[2]
    SLICE_X2Y12          FDRE                                         r  score_dispaly/show/decode_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.515    14.856    score_dispaly/show/clk
    SLICE_X2Y12          FDRE                                         r  score_dispaly/show/decode_reg_reg[2]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X2Y12          FDRE (Setup_fdre_C_D)        0.079    15.160    score_dispaly/show/decode_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -14.248    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 bird_unit/y_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_start_reg_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 1.551ns (23.587%)  route 5.025ns (76.413%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.568     5.089    bird_unit/clk
    SLICE_X9Y7           FDCE                                         r  bird_unit/y_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.419     5.508 r  bird_unit/y_state_reg_reg[1]/Q
                         net (fo=62, routed)          1.135     6.643    bird_unit/y_state_reg[1]
    SLICE_X8Y1           LUT2 (Prop_lut2_I1_O)        0.320     6.963 r  bird_unit/extra_up_reg[25]_i_6/O
                         net (fo=26, routed)          1.200     8.163    bird_unit/extra_up_reg[25]_i_6_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I5_O)        0.328     8.491 r  bird_unit/jump_t_reg[19]_i_12/O
                         net (fo=1, routed)           0.835     9.326    bird_unit/jump_t_reg[19]_i_12_n_0
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.152     9.478 r  bird_unit/jump_t_reg[19]_i_4/O
                         net (fo=2, routed)           1.027    10.506    bird_unit/jump_t_reg[19]_i_4_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I4_O)        0.332    10.838 r  bird_unit/y_start_reg[19]_i_1/O
                         net (fo=15, routed)          0.827    11.665    bird_unit/y_start_reg[19]_i_1_n_0
    SLICE_X5Y6           FDCE                                         r  bird_unit/y_start_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.517    14.858    bird_unit/clk
    SLICE_X5Y6           FDCE                                         r  bird_unit/y_start_reg_reg[19]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y6           FDCE (Setup_fdce_C_CE)      -0.205    14.878    bird_unit/y_start_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -11.665    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 bird_unit/y_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_start_reg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 1.551ns (23.590%)  route 5.024ns (76.410%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.568     5.089    bird_unit/clk
    SLICE_X9Y7           FDCE                                         r  bird_unit/y_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.419     5.508 r  bird_unit/y_state_reg_reg[1]/Q
                         net (fo=62, routed)          1.135     6.643    bird_unit/y_state_reg[1]
    SLICE_X8Y1           LUT2 (Prop_lut2_I1_O)        0.320     6.963 r  bird_unit/extra_up_reg[25]_i_6/O
                         net (fo=26, routed)          1.200     8.163    bird_unit/extra_up_reg[25]_i_6_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I5_O)        0.328     8.491 r  bird_unit/jump_t_reg[19]_i_12/O
                         net (fo=1, routed)           0.835     9.326    bird_unit/jump_t_reg[19]_i_12_n_0
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.152     9.478 r  bird_unit/jump_t_reg[19]_i_4/O
                         net (fo=2, routed)           1.027    10.506    bird_unit/jump_t_reg[19]_i_4_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I4_O)        0.332    10.838 r  bird_unit/y_start_reg[19]_i_1/O
                         net (fo=15, routed)          0.826    11.664    bird_unit/y_start_reg[19]_i_1_n_0
    SLICE_X7Y5           FDCE                                         r  bird_unit/y_start_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.517    14.858    bird_unit/clk
    SLICE_X7Y5           FDCE                                         r  bird_unit/y_start_reg_reg[18]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y5           FDCE (Setup_fdce_C_CE)      -0.205    14.878    bird_unit/y_start_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -11.664    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 bird_unit/y_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_start_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 1.551ns (23.623%)  route 5.015ns (76.377%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.568     5.089    bird_unit/clk
    SLICE_X9Y7           FDCE                                         r  bird_unit/y_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.419     5.508 r  bird_unit/y_state_reg_reg[1]/Q
                         net (fo=62, routed)          1.135     6.643    bird_unit/y_state_reg[1]
    SLICE_X8Y1           LUT2 (Prop_lut2_I1_O)        0.320     6.963 r  bird_unit/extra_up_reg[25]_i_6/O
                         net (fo=26, routed)          1.200     8.163    bird_unit/extra_up_reg[25]_i_6_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I5_O)        0.328     8.491 r  bird_unit/jump_t_reg[19]_i_12/O
                         net (fo=1, routed)           0.835     9.326    bird_unit/jump_t_reg[19]_i_12_n_0
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.152     9.478 r  bird_unit/jump_t_reg[19]_i_4/O
                         net (fo=2, routed)           1.027    10.506    bird_unit/jump_t_reg[19]_i_4_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I4_O)        0.332    10.838 r  bird_unit/y_start_reg[19]_i_1/O
                         net (fo=15, routed)          0.817    11.655    bird_unit/y_start_reg[19]_i_1_n_0
    SLICE_X4Y3           FDCE                                         r  bird_unit/y_start_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.517    14.858    bird_unit/clk
    SLICE_X4Y3           FDCE                                         r  bird_unit/y_start_reg_reg[16]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y3           FDCE (Setup_fdce_C_CE)      -0.205    14.878    bird_unit/y_start_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.235ns  (required time - arrival time)
  Source:                 bird_unit/y_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_start_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 1.551ns (23.666%)  route 5.003ns (76.334%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.568     5.089    bird_unit/clk
    SLICE_X9Y7           FDCE                                         r  bird_unit/y_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.419     5.508 r  bird_unit/y_state_reg_reg[1]/Q
                         net (fo=62, routed)          1.135     6.643    bird_unit/y_state_reg[1]
    SLICE_X8Y1           LUT2 (Prop_lut2_I1_O)        0.320     6.963 r  bird_unit/extra_up_reg[25]_i_6/O
                         net (fo=26, routed)          1.200     8.163    bird_unit/extra_up_reg[25]_i_6_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I5_O)        0.328     8.491 r  bird_unit/jump_t_reg[19]_i_12/O
                         net (fo=1, routed)           0.835     9.326    bird_unit/jump_t_reg[19]_i_12_n_0
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.152     9.478 r  bird_unit/jump_t_reg[19]_i_4/O
                         net (fo=2, routed)           1.027    10.506    bird_unit/jump_t_reg[19]_i_4_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I4_O)        0.332    10.838 r  bird_unit/y_start_reg[19]_i_1/O
                         net (fo=15, routed)          0.805    11.643    bird_unit/y_start_reg[19]_i_1_n_0
    SLICE_X5Y3           FDCE                                         r  bird_unit/y_start_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.517    14.858    bird_unit/clk
    SLICE_X5Y3           FDCE                                         r  bird_unit/y_start_reg_reg[11]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y3           FDCE (Setup_fdce_C_CE)      -0.205    14.878    bird_unit/y_start_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -11.643    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 bird_unit/y_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_start_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 1.551ns (23.765%)  route 4.975ns (76.235%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.568     5.089    bird_unit/clk
    SLICE_X9Y7           FDCE                                         r  bird_unit/y_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.419     5.508 r  bird_unit/y_state_reg_reg[1]/Q
                         net (fo=62, routed)          1.135     6.643    bird_unit/y_state_reg[1]
    SLICE_X8Y1           LUT2 (Prop_lut2_I1_O)        0.320     6.963 r  bird_unit/extra_up_reg[25]_i_6/O
                         net (fo=26, routed)          1.200     8.163    bird_unit/extra_up_reg[25]_i_6_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I5_O)        0.328     8.491 r  bird_unit/jump_t_reg[19]_i_12/O
                         net (fo=1, routed)           0.835     9.326    bird_unit/jump_t_reg[19]_i_12_n_0
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.152     9.478 r  bird_unit/jump_t_reg[19]_i_4/O
                         net (fo=2, routed)           1.027    10.506    bird_unit/jump_t_reg[19]_i_4_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I4_O)        0.332    10.838 r  bird_unit/y_start_reg[19]_i_1/O
                         net (fo=15, routed)          0.778    11.616    bird_unit/y_start_reg[19]_i_1_n_0
    SLICE_X8Y5           FDCE                                         r  bird_unit/y_start_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.450    14.791    bird_unit/clk
    SLICE_X8Y5           FDCE                                         r  bird_unit/y_start_reg_reg[14]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y5           FDCE (Setup_fdce_C_CE)      -0.169    14.861    bird_unit/y_start_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -11.616    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 bird_unit/y_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_start_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 1.551ns (23.765%)  route 4.975ns (76.235%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.568     5.089    bird_unit/clk
    SLICE_X9Y7           FDCE                                         r  bird_unit/y_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.419     5.508 r  bird_unit/y_state_reg_reg[1]/Q
                         net (fo=62, routed)          1.135     6.643    bird_unit/y_state_reg[1]
    SLICE_X8Y1           LUT2 (Prop_lut2_I1_O)        0.320     6.963 r  bird_unit/extra_up_reg[25]_i_6/O
                         net (fo=26, routed)          1.200     8.163    bird_unit/extra_up_reg[25]_i_6_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I5_O)        0.328     8.491 r  bird_unit/jump_t_reg[19]_i_12/O
                         net (fo=1, routed)           0.835     9.326    bird_unit/jump_t_reg[19]_i_12_n_0
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.152     9.478 r  bird_unit/jump_t_reg[19]_i_4/O
                         net (fo=2, routed)           1.027    10.506    bird_unit/jump_t_reg[19]_i_4_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I4_O)        0.332    10.838 r  bird_unit/y_start_reg[19]_i_1/O
                         net (fo=15, routed)          0.778    11.616    bird_unit/y_start_reg[19]_i_1_n_0
    SLICE_X8Y5           FDCE                                         r  bird_unit/y_start_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.450    14.791    bird_unit/clk
    SLICE_X8Y5           FDCE                                         r  bird_unit/y_start_reg_reg[17]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y5           FDCE (Setup_fdce_C_CE)      -0.169    14.861    bird_unit/y_start_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -11.616    
  -------------------------------------------------------------------
                         slack                                  3.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 bird_unit/extra_up_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.752%)  route 0.142ns (43.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.565     1.448    bird_unit/clk
    SLICE_X15Y8          FDCE                                         r  bird_unit/extra_up_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  bird_unit/extra_up_reg_reg[24]/Q
                         net (fo=5, routed)           0.142     1.731    bird_unit/extra_up_reg[24]
    SLICE_X12Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.776 r  bird_unit/extra_up_reg[25]_i_2/O
                         net (fo=1, routed)           0.000     1.776    bird_unit/extra_up_reg[25]_i_2_n_0
    SLICE_X12Y8          FDCE                                         r  bird_unit/extra_up_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.835     1.962    bird_unit/clk
    SLICE_X12Y8          FDCE                                         r  bird_unit/extra_up_reg_reg[25]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X12Y8          FDCE (Hold_fdce_C_D)         0.121     1.585    bird_unit/extra_up_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 bird_unit/extra_up_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.237%)  route 0.132ns (38.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.567     1.450    bird_unit/clk
    SLICE_X14Y2          FDCE                                         r  bird_unit/extra_up_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  bird_unit/extra_up_reg_reg[6]/Q
                         net (fo=5, routed)           0.132     1.746    bird_unit/extra_up_reg[6]
    SLICE_X14Y3          LUT6 (Prop_lut6_I2_O)        0.045     1.791 r  bird_unit/extra_up_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.791    bird_unit/extra_up_reg[7]_i_1_n_0
    SLICE_X14Y3          FDCE                                         r  bird_unit/extra_up_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.836     1.963    bird_unit/clk
    SLICE_X14Y3          FDCE                                         r  bird_unit/extra_up_reg_reg[7]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X14Y3          FDCE (Hold_fdce_C_D)         0.121     1.586    bird_unit/extra_up_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 bird_unit/extra_up_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.185%)  route 0.164ns (46.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.565     1.448    bird_unit/clk
    SLICE_X15Y7          FDCE                                         r  bird_unit/extra_up_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  bird_unit/extra_up_reg_reg[16]/Q
                         net (fo=5, routed)           0.164     1.753    bird_unit/extra_up_reg[16]
    SLICE_X12Y7          LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  bird_unit/extra_up_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.798    bird_unit/extra_up_reg[17]_i_1_n_0
    SLICE_X12Y7          FDCE                                         r  bird_unit/extra_up_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.835     1.962    bird_unit/clk
    SLICE_X12Y7          FDCE                                         r  bird_unit/extra_up_reg_reg[17]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X12Y7          FDCE (Hold_fdce_C_D)         0.120     1.584    bird_unit/extra_up_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 bird_unit/extra_up_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.106%)  route 0.090ns (26.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.566     1.449    bird_unit/clk
    SLICE_X12Y3          FDCE                                         r  bird_unit/extra_up_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDCE (Prop_fdce_C_Q)         0.148     1.597 r  bird_unit/extra_up_reg_reg[0]/Q
                         net (fo=5, routed)           0.090     1.688    bird_unit/extra_up_reg[0]
    SLICE_X12Y3          LUT6 (Prop_lut6_I2_O)        0.098     1.786 r  bird_unit/extra_up_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.786    bird_unit/extra_up_reg[1]_i_1_n_0
    SLICE_X12Y3          FDCE                                         r  bird_unit/extra_up_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.836     1.963    bird_unit/clk
    SLICE_X12Y3          FDCE                                         r  bird_unit/extra_up_reg_reg[1]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X12Y3          FDCE (Hold_fdce_C_D)         0.120     1.569    bird_unit/extra_up_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 bird_unit/x_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_start_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.374%)  route 0.191ns (50.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.562     1.445    bird_unit/clk
    SLICE_X9Y13          FDCE                                         r  bird_unit/x_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  bird_unit/x_state_reg_reg[0]/Q
                         net (fo=36, routed)          0.191     1.777    bird_unit/x_state_reg[0]
    SLICE_X10Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.822 r  bird_unit/x_start_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.822    bird_unit/x_start_reg[5]_i_1_n_0
    SLICE_X10Y14         FDCE                                         r  bird_unit/x_start_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.831     1.958    bird_unit/clk
    SLICE_X10Y14         FDCE                                         r  bird_unit/x_start_reg_reg[5]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X10Y14         FDCE (Hold_fdce_C_D)         0.121     1.601    bird_unit/x_start_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/start_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.039%)  route 0.139ns (45.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.596     1.479    key_detecter/space_fsm/clk
    SLICE_X2Y1           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.139     1.783    game_FSM/start
    SLICE_X2Y0           FDCE                                         r  game_FSM/start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.867     1.994    game_FSM/clk
    SLICE_X2Y0           FDCE                                         r  game_FSM/start_reg_reg/C
                         clock pessimism             -0.499     1.495    
    SLICE_X2Y0           FDCE (Hold_fdce_C_D)         0.063     1.558    game_FSM/start_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/game_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.992%)  route 0.174ns (45.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.596     1.479    key_detecter/space_fsm/clk
    SLICE_X2Y1           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.643 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.174     1.817    game_FSM/start
    SLICE_X2Y0           LUT5 (Prop_lut5_I2_O)        0.048     1.865 r  game_FSM/game_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    game_FSM/game_state_reg[0]_i_1_n_0
    SLICE_X2Y0           FDCE                                         r  game_FSM/game_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.867     1.994    game_FSM/clk
    SLICE_X2Y0           FDCE                                         r  game_FSM/game_state_reg_reg[0]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X2Y0           FDCE (Hold_fdce_C_D)         0.133     1.628    game_FSM/game_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/game_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.212ns (54.427%)  route 0.178ns (45.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.596     1.479    key_detecter/space_fsm/clk
    SLICE_X2Y1           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.643 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.178     1.821    game_FSM/start
    SLICE_X2Y0           LUT5 (Prop_lut5_I2_O)        0.048     1.869 r  game_FSM/game_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    game_FSM/game_state_reg[2]_i_1_n_0
    SLICE_X2Y0           FDCE                                         r  game_FSM/game_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.867     1.994    game_FSM/clk
    SLICE_X2Y0           FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X2Y0           FDCE (Hold_fdce_C_D)         0.131     1.626    game_FSM/game_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vsync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.434%)  route 0.150ns (44.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.592     1.475    vsync_unit/clk
    SLICE_X5Y7           FDCE                                         r  vsync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vsync_unit/v_count_reg_reg[1]/Q
                         net (fo=16, routed)          0.150     1.766    vsync_unit/y[1]
    SLICE_X5Y7           LUT6 (Prop_lut6_I2_O)        0.045     1.811 r  vsync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.811    vsync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X5Y7           FDCE                                         r  vsync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.863     1.990    vsync_unit/clk
    SLICE_X5Y7           FDCE                                         r  vsync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y7           FDCE (Hold_fdce_C_D)         0.092     1.567    vsync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/game_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (54.073%)  route 0.178ns (45.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.596     1.479    key_detecter/space_fsm/clk
    SLICE_X2Y1           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.178     1.821    game_FSM/start
    SLICE_X2Y0           LUT5 (Prop_lut5_I2_O)        0.045     1.866 r  game_FSM/game_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.866    game_FSM/game_state_reg[1]_i_1_n_0
    SLICE_X2Y0           FDCE                                         r  game_FSM/game_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.867     1.994    game_FSM/clk
    SLICE_X2Y0           FDCE                                         r  game_FSM/game_state_reg_reg[1]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X2Y0           FDCE (Hold_fdce_C_D)         0.121     1.616    game_FSM/game_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    object_rom_unit1/color_data[0]_INST_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y2    bird_unit/btnU_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y1    bird_unit/btnU_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y1    bird_unit/btnU_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y1    bird_unit/btnU_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y1    bird_unit/btnU_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y1    bird_unit/btnU_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y1    bird_unit/btnU_reg_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y1    bird_unit/btnU_reg_reg[7]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X11Y11   bird_unit/x_dir_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y14   bird_unit/x_time_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y13   bird_unit/x_time_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y12    bird_unit/s_x_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y13    bird_unit/s_x_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y13    bird_unit/s_x_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y13    bird_unit/s_x_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y13    bird_unit/s_x_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y14    bird_unit/s_x_reg_reg[5]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y14    bird_unit/s_x_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y8    bird_unit/extra_up_reg_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8    bird_unit/extra_up_reg_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8    bird_unit/extra_up_reg_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8    bird_unit/extra_up_reg_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y8    bird_unit/extra_up_reg_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y7     bird_unit/y_dir_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5     bird_unit/y_start_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6     bird_unit/y_start_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5     bird_unit/y_start_reg_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y0     game_FSM/game_state_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.898ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.559ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_time_reg_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 0.903ns (15.352%)  route 4.979ns (84.648%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.639     5.160    game_FSM/clk
    SLICE_X2Y0           FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.478     5.638 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=4, routed)           0.699     6.337    game_FSM/game_state_reg_reg_n_0_[2]
    SLICE_X2Y0           LUT5 (Prop_lut5_I4_O)        0.301     6.638 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.670     7.308    game_reset
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.124     7.432 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.610    11.042    bird_unit/reset
    SLICE_X15Y18         FDCE                                         f  bird_unit/x_time_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.440    14.781    bird_unit/clk
    SLICE_X15Y18         FDCE                                         r  bird_unit/x_time_reg_reg[15]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    bird_unit/x_time_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                  3.559    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_start_reg_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 0.903ns (15.352%)  route 4.979ns (84.648%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.639     5.160    game_FSM/clk
    SLICE_X2Y0           FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.478     5.638 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=4, routed)           0.699     6.337    game_FSM/game_state_reg_reg_n_0_[2]
    SLICE_X2Y0           LUT5 (Prop_lut5_I4_O)        0.301     6.638 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.670     7.308    game_reset
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.124     7.432 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.610    11.042    bird_unit/reset
    SLICE_X14Y18         FDCE                                         f  bird_unit/x_start_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.440    14.781    bird_unit/clk
    SLICE_X14Y18         FDCE                                         r  bird_unit/x_start_reg_reg[15]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X14Y18         FDCE (Recov_fdce_C_CLR)     -0.319    14.687    bird_unit/x_start_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_start_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.903ns (15.743%)  route 4.833ns (84.257%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.639     5.160    game_FSM/clk
    SLICE_X2Y0           FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.478     5.638 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=4, routed)           0.699     6.337    game_FSM/game_state_reg_reg_n_0_[2]
    SLICE_X2Y0           LUT5 (Prop_lut5_I4_O)        0.301     6.638 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.670     7.308    game_reset
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.124     7.432 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.464    10.896    bird_unit/reset
    SLICE_X14Y17         FDCE                                         f  bird_unit/x_start_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.442    14.783    bird_unit/clk
    SLICE_X14Y17         FDCE                                         r  bird_unit/x_start_reg_reg[11]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X14Y17         FDCE (Recov_fdce_C_CLR)     -0.319    14.689    bird_unit/x_start_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_start_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 0.903ns (16.160%)  route 4.685ns (83.840%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.639     5.160    game_FSM/clk
    SLICE_X2Y0           FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.478     5.638 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=4, routed)           0.699     6.337    game_FSM/game_state_reg_reg_n_0_[2]
    SLICE_X2Y0           LUT5 (Prop_lut5_I4_O)        0.301     6.638 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.670     7.308    game_reset
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.124     7.432 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.316    10.748    bird_unit/reset
    SLICE_X15Y16         FDCE                                         f  bird_unit/x_start_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.443    14.784    bird_unit/clk
    SLICE_X15Y16         FDCE                                         r  bird_unit/x_start_reg_reg[9]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X15Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.604    bird_unit/x_start_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             3.942ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_time_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 0.903ns (16.160%)  route 4.685ns (83.840%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.639     5.160    game_FSM/clk
    SLICE_X2Y0           FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.478     5.638 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=4, routed)           0.699     6.337    game_FSM/game_state_reg_reg_n_0_[2]
    SLICE_X2Y0           LUT5 (Prop_lut5_I4_O)        0.301     6.638 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.670     7.308    game_reset
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.124     7.432 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.316    10.748    bird_unit/reset
    SLICE_X14Y16         FDCE                                         f  bird_unit/x_time_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.443    14.784    bird_unit/clk
    SLICE_X14Y16         FDCE                                         r  bird_unit/x_time_reg_reg[11]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X14Y16         FDCE (Recov_fdce_C_CLR)     -0.319    14.690    bird_unit/x_time_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  3.942    

Slack (MET) :             3.942ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_time_reg_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 0.903ns (16.160%)  route 4.685ns (83.840%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.639     5.160    game_FSM/clk
    SLICE_X2Y0           FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.478     5.638 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=4, routed)           0.699     6.337    game_FSM/game_state_reg_reg_n_0_[2]
    SLICE_X2Y0           LUT5 (Prop_lut5_I4_O)        0.301     6.638 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.670     7.308    game_reset
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.124     7.432 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.316    10.748    bird_unit/reset
    SLICE_X14Y16         FDCE                                         f  bird_unit/x_time_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.443    14.784    bird_unit/clk
    SLICE_X14Y16         FDCE                                         r  bird_unit/x_time_reg_reg[12]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X14Y16         FDCE (Recov_fdce_C_CLR)     -0.319    14.690    bird_unit/x_time_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  3.942    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_time_reg_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 0.903ns (16.366%)  route 4.614ns (83.634%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.639     5.160    game_FSM/clk
    SLICE_X2Y0           FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.478     5.638 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=4, routed)           0.699     6.337    game_FSM/game_state_reg_reg_n_0_[2]
    SLICE_X2Y0           LUT5 (Prop_lut5_I4_O)        0.301     6.638 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.670     7.308    game_reset
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.124     7.432 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.245    10.678    bird_unit/reset
    SLICE_X12Y19         FDCE                                         f  bird_unit/x_time_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.439    14.780    bird_unit/clk
    SLICE_X12Y19         FDCE                                         r  bird_unit/x_time_reg_reg[14]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X12Y19         FDCE (Recov_fdce_C_CLR)     -0.319    14.686    bird_unit/x_time_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_time_reg_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 0.903ns (16.366%)  route 4.614ns (83.634%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.639     5.160    game_FSM/clk
    SLICE_X2Y0           FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.478     5.638 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=4, routed)           0.699     6.337    game_FSM/game_state_reg_reg_n_0_[2]
    SLICE_X2Y0           LUT5 (Prop_lut5_I4_O)        0.301     6.638 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.670     7.308    game_reset
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.124     7.432 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.245    10.678    bird_unit/reset
    SLICE_X12Y19         FDCE                                         f  bird_unit/x_time_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.439    14.780    bird_unit/clk
    SLICE_X12Y19         FDCE                                         r  bird_unit/x_time_reg_reg[19]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X12Y19         FDCE (Recov_fdce_C_CLR)     -0.319    14.686    bird_unit/x_time_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_time_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.432ns  (logic 0.903ns (16.624%)  route 4.529ns (83.376%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.639     5.160    game_FSM/clk
    SLICE_X2Y0           FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.478     5.638 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=4, routed)           0.699     6.337    game_FSM/game_state_reg_reg_n_0_[2]
    SLICE_X2Y0           LUT5 (Prop_lut5_I4_O)        0.301     6.638 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.670     7.308    game_reset
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.124     7.432 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.160    10.592    bird_unit/reset
    SLICE_X15Y15         FDCE                                         f  bird_unit/x_time_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.444    14.785    bird_unit/clk
    SLICE_X15Y15         FDCE                                         r  bird_unit/x_time_reg_reg[9]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X15Y15         FDCE (Recov_fdce_C_CLR)     -0.405    14.605    bird_unit/x_time_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.055ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_time_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.391ns  (logic 0.903ns (16.750%)  route 4.488ns (83.250%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.639     5.160    game_FSM/clk
    SLICE_X2Y0           FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.478     5.638 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=4, routed)           0.699     6.337    game_FSM/game_state_reg_reg_n_0_[2]
    SLICE_X2Y0           LUT5 (Prop_lut5_I4_O)        0.301     6.638 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.670     7.308    game_reset
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.124     7.432 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.119    10.551    bird_unit/reset
    SLICE_X13Y14         FDCE                                         f  bird_unit/x_time_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.445    14.786    bird_unit/clk
    SLICE_X13Y14         FDCE                                         r  bird_unit/x_time_reg_reg[10]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X13Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    bird_unit/x_time_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                  4.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_start_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.254ns (29.321%)  route 0.612ns (70.679%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.596     1.479    key_detecter/space_fsm/clk
    SLICE_X2Y1           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.643 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.174     1.817    game_FSM/start
    SLICE_X2Y0           LUT5 (Prop_lut5_I2_O)        0.045     1.862 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.225     2.087    game_reset
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.045     2.132 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.213     2.345    bird_unit/reset
    SLICE_X6Y0           FDCE                                         f  bird_unit/y_start_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.865     1.992    bird_unit/clk
    SLICE_X6Y0           FDCE                                         r  bird_unit/y_start_reg_reg[7]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X6Y0           FDCE (Remov_fdce_C_CLR)     -0.067     1.447    bird_unit/y_start_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/jump_t_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.254ns (29.321%)  route 0.612ns (70.679%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.596     1.479    key_detecter/space_fsm/clk
    SLICE_X2Y1           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.643 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.174     1.817    game_FSM/start
    SLICE_X2Y0           LUT5 (Prop_lut5_I2_O)        0.045     1.862 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.225     2.087    game_reset
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.045     2.132 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.213     2.345    bird_unit/reset
    SLICE_X7Y0           FDCE                                         f  bird_unit/jump_t_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.865     1.992    bird_unit/clk
    SLICE_X7Y0           FDCE                                         r  bird_unit/jump_t_reg_reg[6]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X7Y0           FDCE (Remov_fdce_C_CLR)     -0.092     1.422    bird_unit/jump_t_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_time_reg_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.254ns (29.884%)  route 0.596ns (70.116%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.596     1.479    key_detecter/space_fsm/clk
    SLICE_X2Y1           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.643 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.174     1.817    game_FSM/start
    SLICE_X2Y0           LUT5 (Prop_lut5_I2_O)        0.045     1.862 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.225     2.087    game_reset
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.045     2.132 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.197     2.329    bird_unit/reset
    SLICE_X3Y6           FDCE                                         f  bird_unit/y_time_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.866     1.993    bird_unit/clk
    SLICE_X3Y6           FDCE                                         r  bird_unit/y_time_reg_reg[17]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.402    bird_unit/y_time_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_time_reg_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.254ns (29.884%)  route 0.596ns (70.116%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.596     1.479    key_detecter/space_fsm/clk
    SLICE_X2Y1           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.643 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.174     1.817    game_FSM/start
    SLICE_X2Y0           LUT5 (Prop_lut5_I2_O)        0.045     1.862 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.225     2.087    game_reset
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.045     2.132 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.197     2.329    bird_unit/reset
    SLICE_X3Y6           FDCE                                         f  bird_unit/y_time_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.866     1.993    bird_unit/clk
    SLICE_X3Y6           FDCE                                         r  bird_unit/y_time_reg_reg[18]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.402    bird_unit/y_time_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_start_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.254ns (29.082%)  route 0.619ns (70.918%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.596     1.479    key_detecter/space_fsm/clk
    SLICE_X2Y1           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.643 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.174     1.817    game_FSM/start
    SLICE_X2Y0           LUT5 (Prop_lut5_I2_O)        0.045     1.862 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.225     2.087    game_reset
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.045     2.132 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.220     2.353    bird_unit/reset
    SLICE_X5Y0           FDCE                                         f  bird_unit/y_start_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.865     1.992    bird_unit/clk
    SLICE_X5Y0           FDCE                                         r  bird_unit/y_start_reg_reg[6]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X5Y0           FDCE (Remov_fdce_C_CLR)     -0.092     1.422    bird_unit/y_start_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_start_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.254ns (29.082%)  route 0.619ns (70.918%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.596     1.479    key_detecter/space_fsm/clk
    SLICE_X2Y1           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.643 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.174     1.817    game_FSM/start
    SLICE_X2Y0           LUT5 (Prop_lut5_I2_O)        0.045     1.862 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.225     2.087    game_reset
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.045     2.132 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.220     2.353    bird_unit/reset
    SLICE_X5Y0           FDCE                                         f  bird_unit/y_start_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.865     1.992    bird_unit/clk
    SLICE_X5Y0           FDCE                                         r  bird_unit/y_start_reg_reg[8]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X5Y0           FDCE (Remov_fdce_C_CLR)     -0.092     1.422    bird_unit/y_start_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_start_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.254ns (28.938%)  route 0.624ns (71.062%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.596     1.479    key_detecter/space_fsm/clk
    SLICE_X2Y1           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.643 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.174     1.817    game_FSM/start
    SLICE_X2Y0           LUT5 (Prop_lut5_I2_O)        0.045     1.862 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.225     2.087    game_reset
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.045     2.132 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.225     2.357    bird_unit/reset
    SLICE_X4Y0           FDCE                                         f  bird_unit/y_start_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.865     1.992    bird_unit/clk
    SLICE_X4Y0           FDCE                                         r  bird_unit/y_start_reg_reg[9]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X4Y0           FDCE (Remov_fdce_C_CLR)     -0.092     1.422    bird_unit/y_start_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_start_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.254ns (27.325%)  route 0.676ns (72.675%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.596     1.479    key_detecter/space_fsm/clk
    SLICE_X2Y1           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.643 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.174     1.817    game_FSM/start
    SLICE_X2Y0           LUT5 (Prop_lut5_I2_O)        0.045     1.862 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.225     2.087    game_reset
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.045     2.132 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.277     2.409    bird_unit/reset
    SLICE_X6Y1           FDCE                                         f  bird_unit/y_start_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.865     1.992    bird_unit/clk
    SLICE_X6Y1           FDCE                                         r  bird_unit/y_start_reg_reg[10]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X6Y1           FDCE (Remov_fdce_C_CLR)     -0.067     1.447    bird_unit/y_start_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_time_reg_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.254ns (28.117%)  route 0.649ns (71.883%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.596     1.479    key_detecter/space_fsm/clk
    SLICE_X2Y1           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.643 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.174     1.817    game_FSM/start
    SLICE_X2Y0           LUT5 (Prop_lut5_I2_O)        0.045     1.862 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.225     2.087    game_reset
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.045     2.132 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.250     2.382    bird_unit/reset
    SLICE_X3Y7           FDCE                                         f  bird_unit/y_time_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.865     1.992    bird_unit/clk
    SLICE_X3Y7           FDCE                                         r  bird_unit/y_time_reg_reg[15]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y7           FDCE (Remov_fdce_C_CLR)     -0.092     1.401    bird_unit/y_time_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_time_reg_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.254ns (27.483%)  route 0.670ns (72.517%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.596     1.479    key_detecter/space_fsm/clk
    SLICE_X2Y1           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.643 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.174     1.817    game_FSM/start
    SLICE_X2Y0           LUT5 (Prop_lut5_I2_O)        0.045     1.862 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.225     2.087    game_reset
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.045     2.132 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.271     2.403    bird_unit/reset
    SLICE_X3Y5           FDCE                                         f  bird_unit/y_time_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.866     1.993    bird_unit/clk
    SLICE_X3Y5           FDCE                                         r  bird_unit/y_time_reg_reg[14]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y5           FDCE (Remov_fdce_C_CLR)     -0.092     1.402    bird_unit/y_time_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  1.001    





