hmLoadIndex({sections:["A","B","C","D","E","F","G","H","I","J","K","L","M","N","O","P","Q","R","S","T","U","V","W","X","Y","Z"],
keywords:[{kw:"};",hrefs:["chapter-7_2-terminology-and-cl.html"],captions:["7.2 Terminology and Classification"],subkw:[]},
{kw:"16KPage",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"32-bit",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"32KPage",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"64-bit",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"64KPage",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"7.2.1 Faults",hrefs:["chapter-7_2-terminology-and-cl.html"],captions:["7.2 Terminology and Classification"],subkw:[]},
{kw:"7.2.2 Traps",hrefs:["chapter-7_2-terminology-and-cl.html"],captions:["7.2 Terminology and Classification"],subkw:[]},
{kw:"7.2.3 Interrupts",hrefs:["chapter-7_2-terminology-and-cl.html"],captions:["7.2 Terminology and Classification"],subkw:[]},
{kw:"7.2.4 PendingEventKind Enumeration",hrefs:["chapter-7_2-terminology-and-cl.html"],captions:["7.2 Terminology and Classification"],subkw:[]},
{kw:"8KPage",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"Acceleration",hrefs:["alpha_sse_fp_inl.html"],captions:["alpha_SSE_fp_inl"],subkw:[]},
{kw:"Access",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-5_7-mmio-regions.html"],captions:["4.7 MBox - Memory Box","5.7 MMIO Regions"],subkw:[]},
{kw:"AccessControl",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"AccessIntent (enum)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"Accessor",hrefs:["13_3-pipeline-structure---ring.html"],captions:["13.3 Pipeline Structure - Ring Buffer"],subkw:[]},
{kw:"AccessPerm (enum)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"AccessPermissions",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"AccessType",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"AccessValidation",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"AccessViolation",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-5_4-virtual-addressing.html","chapter-5_5-guestmemory---shar.html","chapter-5_12-memory-faults.html","7_4-exception-detection-points.html","chapter-7_6-precise-exception-.html"],captions:["4.7 MBox - Memory Box","5.4 Virtual Addressing and Translation","5.5 GuestMemory - Shared Physical Address Space","5.12 Memory Faults","7.4 Exception Detection Points","7.7 Priority Ordering"],subkw:[]},
{kw:"Accuracy",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"Acknowledge Interrupt",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"acknowledgedCpus",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"Acknowledgment",hrefs:["chapter-6_7-mb---full-memory-b.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-6_13-serialization-in-.html","chapter-7_9-interrupt-handling.html"],captions:["6.7 MB - Full Memory Barrier","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","6.13 Serialization in SMP Systems","7.10 Interrupt Handling"],subkw:[]},
{kw:"Acquisition",hrefs:["chapter-6_7-mb---full-memory-b.html"],captions:["6.7 MB - Full Memory Barrier"],subkw:[]},
{kw:"activeCpuCount",hrefs:["chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html"],captions:["6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC"],subkw:[]},
{kw:"ActiveStackPointer",hrefs:["ipr_getactivesp_inl.html"],captions:["Ipr_getActiveSP_inl"],subkw:[]},
{kw:"actualTarget",hrefs:["13_6-stage-implementations.html"],captions:["13.6 Stage Implementations"],subkw:[]},
{kw:"ACV",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"ACV_FAULT",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-5_12-memory-faults.html"],captions:["4.7 MBox - Memory Box","5.12 Memory Faults"],subkw:[]},
{kw:"Adapter",hrefs:["chapter-5_7-mmio-regions.html"],captions:["5.7 MMIO Regions"],subkw:[]},
{kw:"ADD",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"Add64",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"addCarry",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"Addition",hrefs:["alpha_alu_inl.html","alpha_fp_helpers_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_alu_inl","alpha_fp_helpers_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"ADDL",hrefs:["chapter-4_5-ebox---execution-b.html","alpha_sse_int_inl.html"],captions:["4.5 EBox - Execution Box (Integer Core)","alpha_SSE_int_inl"],subkw:[]},
{kw:"ADDLV",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"ADDL-V",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"addOverflow",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"addOverflow_fast",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"addQ",hrefs:["chapter-4_5-ebox---execution-b.html","corelib.html"],captions:["4.5 EBox - Execution Box (Integer Core)","CoreLib"],subkw:[]},
{kw:"ADDQV",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"Address",hrefs:["chapter-4_3-relationship-betwe.html","chapter-4_5-ebox---execution-b.html","appendixf-spam(ptetranslationbuffer).html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","4.5 EBox - Execution Box (Integer Core)","Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"Address Space Number",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"address space partitioning",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"address space sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"AddressCalculation",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_7---mbox---memory-bo.html","chapter-5_8-loads-and-stores.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.7 MBox - Memory Box","5.8 Loads and Stores"],subkw:[]},
{kw:"AddressComputation",hrefs:["chapter-4_10-cross-box-interac.html","chapter-5_13-interaction-with-.html"],captions:["4.10 Cross-Box Interaction Rules","5.13 Interaction with Pipeline"],subkw:[]},
{kw:"AddressRange",hrefs:["chapter-5_3-memory-layers-over.html"],captions:["5.3 Memory Layers Overview"],subkw:[]},
{kw:"AddressSpace",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-5_2-design-philosophy.html","chapter-5_3-memory-layers-over.html","chapter-5_6-safememory---phsyi.html","chapter-5_7-mmio-regions.html"],captions:["4.7 MBox - Memory Box","5.2 Design Philosophy","5.3 Memory Layers Overview","5.6 SafeMemory - Physical RAM Backend","5.7 MMIO Regions"],subkw:[]},
{kw:"address-space",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"AddressSpaceMatch",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"AddressSpaceNumber",hrefs:["appendix-c---glossary-and-acro.html","pctx_helpers.html"],captions:["Appendix I – Glossary and Acronyms","PCTX_helpers"],subkw:[]},
{kw:"AddressTranslation",hrefs:["chapter-5_4-virtual-addressing.html","iprstorage_ibox.html","permissions_helper_inl.html","pte_core.html"],captions:["5.4 Virtual Addressing and Translation","IprStorage_IBox","permissions_helper_inl","pte_core"],subkw:[]},
{kw:"ADDS",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"ADDT",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"advance",hrefs:["chapter-6_6-barrier-release-mo.html","13_5-pipeline-execution---tick.html","b_1---pipeline-cycle-mechanics.html"],captions:["6.6 Barrier Release Model","13.5 Pipeline Execution - tick() and execute()","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"Advanced Usage",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Advancement",hrefs:["chapter-5_13-interaction-with-.html","chapter-6_5-pipeline-level-beh.html"],captions:["5.13 Interaction with Pipeline","6.5 Pipeline-Level Behavior"],subkw:[]},
{kw:"advancePC",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"advanceRing",hrefs:["13_3-pipeline-structure---ring.html","13_5-pipeline-execution---tick.html","b_1---pipeline-cycle-mechanics.html"],captions:["13.3 Pipeline Structure - Ring Buffer","13.5 Pipeline Execution - tick() and execute()","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"Alignment",hrefs:["chapter-4_3-relationship-betwe.html","chapter-4_7---mbox---memory-bo.html","chapter-5_4-virtual-addressing.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","4.7 MBox - Memory Box","5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"ALIGNMENT_FAULT",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-5_12-memory-faults.html"],captions:["4.7 MBox - Memory Box","5.12 Memory Faults"],subkw:[]},
{kw:"AlignmentCheck",hrefs:["chapter-5_8-loads-and-stores.html"],captions:["5.8 Loads and Stores"],subkw:[]},
{kw:"AlignmentFault",hrefs:["chapter-5_4-virtual-addressing.html","chapter-5_12-memory-faults.html","7_4-exception-detection-points.html","chapter-7_6-precise-exception-.html"],captions:["5.4 Virtual Addressing and Translation","5.12 Memory Faults","7.4 Exception Detection Points","7.7 Priority Ordering"],subkw:[]},
{kw:"Allocation",hrefs:["chapter-5_6-safememory---phsyi.html"],captions:["5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"Alpha",hrefs:["alpha_alu_inl.html","alpha_fp_helpers_inl.html","alpha_int_byteops_inl.html","alpha_int_helpers_inl.html","alpha_operate_opcode_helper.html","alpha_sse_fp_inl.html"],captions:["alpha_alu_inl","alpha_fp_helpers_inl","alpha_int_byteops_inl","alpha_int_helpers_inl","alpha_operate_opcode_helper","alpha_SSE_fp_inl"],subkw:[]},
{kw:"Alpha AXP",hrefs:["girqcontroller_qglobalstatics.html","shard-scaffolding-ownership.html"],captions:["globalIRQController)","Shard Scaffolding Ownership"],subkw:[]},
{kw:"Alpha AXP architecture",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Alpha AXP emulator",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Alpha distinguishes multiple classes of exceptional events. The emulator models these distinctions explicitly through the PendingEventKind enumeration and the ExceptionClass_EV6 classification system.",hrefs:["chapter-7_2-terminology-and-cl.html"],captions:["7.2 Terminology and Classification"],subkw:[]},
{kw:"Alpha hardware fidelity",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"alpha_pte_core",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"alpha_pte_core.h",hrefs:["alpha.html","pagetable(pte)subsystem.html"],captions:["Alpha","SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"alpha_pte_traits",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"alpha_pte_traits.h",hrefs:["pagetable(pte)subsystem.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"alpha_pte_traits_ev6_dtb",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"alpha_pte_traits_ev6_dtb.h",hrefs:["pagetable(pte)subsystem.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"alpha_pte_traits_ev6_itb",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"alpha_pte_traits_ev6_itb.h",hrefs:["pagetable(pte)subsystem.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"alpha_pte_view",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"alpha_pte_view.h",hrefs:["pagetable(pte)subsystem.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"alpha_spam_bucket.h",hrefs:["pagetable(pte)subsystem.html","spam---policies.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem","Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"alpha_spam_manager.h",hrefs:["pagetable(pte)subsystem.html","spam---policies.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem","Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"Alpha21264",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"AlphaAXP",hrefs:["chapter-4_2-box-based-executio.html","chapter-5_2-design-philosophy.html","chapter-5_4-virtual-addressing.html","chapter-6_2-weak-ordering-as-t.html","13_2-pipeline-role-and-design.html","ps_helpers_inl.html","pte_core.html"],captions:["4.2 Box-Based Execution Model","5.2 Design Philosophy","5.4 Virtual Addressing and Translation","6.2 Weak Ordering as the Default","13.2 Pipeline Role and Design","PS_helpers_inl","pte_core"],subkw:[]},
{kw:"AlphaAXP_LL_SC",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"AlphaCPU",hrefs:["chapter-1_4---architectural-in.html","chapter-4_2-box-based-executio.html","7_4-exception-detection-points.html","chapter-7_8-pal-mode-entry.html","13_2-pipeline-role-and-design.html","13_5-pipeline-execution---tick.html","13_10-exception-precision.html","appendixd-repositorydirectorystructure.html","appendixg-instructiongrainmechanics.html","b_1---pipeline-cycle-mechanics.html","appendix-k----pipeline-retirem.html","shard-scaffolding-ownership.html"],captions:["1.4 Major Architectural Layers","4.2 Box-Based Execution Model","7.4 Exception Detection Points","7.9 Exception Delivery and PAL Mode Entry","13.2 Pipeline Role and Design","13.5 Pipeline Execution - tick() and execute()","13.10 Exception Precision","Appendix D – Repository Directory Structure","Appendix G – Instruction Grain Mechanics","Appendix L – Pipeline Cycle Mechanics","Appendix K – Pipeline Retirement Mechanics","Shard Scaffolding Ownership"],subkw:[]},
{kw:"AlphaCPU core",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"AlphaCPU Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"AlphaCPU interrupt polling, CPU Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"AlphaCPU worker",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"AlphaCPUIntegration",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"AlphaImmediate",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"AlphaPipeline",hrefs:["chapter-1_4---architectural-in.html","chapter-6_6-barrier-release-mo.html","13_2-pipeline-role-and-design.html","appendixd-repositorydirectorystructure.html","b_1---pipeline-cycle-mechanics.html","appendix-k----pipeline-retirem.html"],captions:["1.4 Major Architectural Layers","6.6 Barrier Release Model","13.2 Pipeline Role and Design","Appendix D – Repository Directory Structure","Appendix L – Pipeline Cycle Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"AlphaPlatform",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"AlphaPTE",hrefs:["appendixf-spam(ptetranslationbuffer).html","pagetable(pte)subsystem.html","trait-examples.html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics","SPAM - (Set Prediction and Access Memory) Subsystem","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"AlphaPTE (struct)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"AlphaSSE",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"AlwaysInline",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"AMASK",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"AND",hrefs:["chapter-4_5-ebox---execution-b.html","alpha_alu_inl.html"],captions:["4.5 EBox - Execution Box (Integer Core)","alpha_alu_inl"],subkw:[]},
{kw:"ANSI",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"API",hrefs:["chapter-4_10-cross-box-interac.html","chapter-5_6-safememory---phsyi.html","chapter-5_7-mmio-regions.html"],captions:["4.10 Cross-Box Interaction Rules","5.6 SafeMemory - Physical RAM Backend","5.7 MMIO Regions"],subkw:[]},
{kw:"Appendix",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"Architectural",hrefs:["13_10-exception-precision.html","appendix-k----pipeline-retirem.html"],captions:["13.10 Exception Precision","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Architectural barriers",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Architectural behavior reproduction",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Architectural correctness",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Architectural description",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Architectural fidelity",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Architectural invariants",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"Architectural invariants referenc",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Architectural semantics",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Architectural specification",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Architectural visibility",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"ArchitecturalDrift",hrefs:["chapter-4_10-cross-box-interac.html"],captions:["4.10 Cross-Box Interaction Rules"],subkw:[]},
{kw:"ArchitecturalEffect",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"ArchitecturalProfile",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"ArchitecturalSemantics",hrefs:["ipr_ic_flush_inl.html"],captions:["IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"ArchitecturalState",hrefs:["chapter-4_4-ibox---instruction.html","chapter-4_10-cross-box-interac.html","globalipr_hot_cold.html","ps_helpers_inl.html"],captions:["4.4 IBox - Instruction Box","4.10 Cross-Box Interaction Rules","globalIPR_hot_cold","PS_helpers_inl"],subkw:[]},
{kw:"Architecture",hrefs:["chapter-4_2-box-based-executio.html","chapter-5_2-design-philosophy.html","chapter-5_6-safememory---phsyi.html","chapter-5_13-interaction-with-.html","chapter-7_6-precise-exception-.html","chapter-7_8-pal-mode-entry.html","appendix-c---glossary-and-acro.html","exc_sum_helpers.html","iprstorage_ibox.html"],captions:["4.2 Box-Based Execution Model","5.2 Design Philosophy","5.6 SafeMemory - Physical RAM Backend","5.13 Interaction with Pipeline","7.7 Priority Ordering","7.9 Exception Delivery and PAL Mode Entry","Appendix I – Glossary and Acronyms","EXC_SUM_helpers","IprStorage_IBox"],subkw:[]},
{kw:"Architecture chapters (1–11)",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"ARITH",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"Arithmetic",hrefs:["chapter-4_6-fbox---floating-po.html","5_10-memory-barriers-(preview).html","chapter-6_10---trapb---trap-ba.html","chapter-7_3-exception-detectio.html","13_3-pipeline-structure---ring.html","alpha_alu_inl.html","alpha_fp_helpers_inl.html","alpha_int_helpers_inl.html","alpha_sse_fp_inl.html"],captions:["4.6 FBox - Floating-Point Box","5.10 Memory Barriers (Preview)","6.10 TRAPB - Trap Barrier","7.3 ExceptionClass Classification","13.3 Pipeline Structure - Ring Buffer","alpha_alu_inl","alpha_fp_helpers_inl","alpha_int_helpers_inl","alpha_SSE_fp_inl"],subkw:[]},
{kw:"ArithmeticException",hrefs:["7_4-exception-detection-points.html","chapter-7_6-precise-exception-.html","exc_sum_helpers.html"],captions:["7.4 Exception Detection Points","7.7 Priority Ordering","EXC_SUM_helpers"],subkw:[]},
{kw:"Arithmetic-Legacy",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"ArithmeticShift",hrefs:["alpha_alu_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_alu_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"ArithmeticTrap",hrefs:["chapter-6_10---trapb---trap-ba.html","exc_sum_helpers.html"],captions:["6.10 TRAPB - Trap Barrier","EXC_SUM_helpers"],subkw:[]},
{kw:"ASA",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"ASAEmulatr.ini",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"asL",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"ASM",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"ASN",hrefs:["chapter-5_3-memory-layers-over.html","chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html","chapter-7_5-priority-ordering.html","appendixf-spam(ptetranslationbuffer).html","appendix-c---glossary-and-acro.html","hwpcb-.html","ipr-hive.html","pctx_helpers.html"],captions:["5.3 Memory Layers Overview","5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference","7.6 PendingEvent Structure","Appendix M – SPAM TLB\/PTE Management Mechanics","Appendix I – Glossary and Acronyms","Hardware Privileged Context Block (HWPCB)","IPR Hive","PCTX_helpers"],subkw:[]},
{kw:"ASN (Address Space Number)",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"ASNChange",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"asnGenAtFill",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"ASN-scoped invalidation, IPI Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"asQ",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"Assertions",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Assignment",hrefs:["chapter-7_9-interrupt-handling.html"],captions:["7.10 Interrupt Handling"],subkw:[]},
{kw:"Assume",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"AST",hrefs:["exceptions.html","ipr-hive.html","ps_helpers_inl.html"],captions:["Exceptions Vector Map","IPR Hive","PS_helpers_inl"],subkw:[]},
{kw:"AST Enable Register",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"AST Summary Register",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"ASTDelivery",hrefs:["ps_helpers_inl.html"],captions:["PS_helpers_inl"],subkw:[]},
{kw:"ASTEN",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"ASTEnable",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"ASTER",hrefs:["ipr-hive.html","pctx_helpers.html"],captions:["IPR Hive","PCTX_helpers"],subkw:[]},
{kw:"astMode",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"ASTRequest",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"ASTRR",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"ASTSR",hrefs:["hwpcb-.html","ipr-hive.html"],captions:["Hardware Privileged Context Block (HWPCB)","IPR Hive"],subkw:[]},
{kw:"ASTState",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"ASTThreshold",hrefs:["ps_helpers_inl.html"],captions:["PS_helpers_inl"],subkw:[]},
{kw:"Asynchronous Interrupt",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"Asynchrony",hrefs:["chapter-4_2-box-based-executio.html","chapter-5_2-design-philosophy.html"],captions:["4.2 Box-Based Execution Model","5.2 Design Philosophy"],subkw:[]},
{kw:"Atomic",hrefs:["chapter-5_6-safememory---phsyi.html","appendixf-spam(ptetranslationbuffer).html"],captions:["5.6 SafeMemory - Physical RAM Backend","Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"atomic pending IPL mask, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"AtomicFence",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"Attribute",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"Attribution",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"Audience",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Authoritative reference",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Authority",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_5-guestmemory---shar.html","chapter-7_4-faultdispatcher.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.5 GuestMemory - Shared Physical Address Space","7.5 FaultDispatcher"],subkw:[]},
{kw:"AXP",hrefs:["alpha_operate_opcode_helper.html","alpha_sse_fp_inl.html","axp_attributes_core.html"],captions:["alpha_operate_opcode_helper","alpha_SSE_fp_inl","Axp_Attributes_core"],subkw:[]},
{kw:"AXP_ALWAYS_INLINE",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"AXP_HOT",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"AXPAttributes",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"Backend",hrefs:["chapter-5_5-guestmemory---shar.html","chapter-5_6-safememory---phsyi.html"],captions:["5.5 GuestMemory - Shared Physical Address Space","5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"BackingStore",hrefs:["chapter-5_5-guestmemory---shar.html","chapter-5_14-smp-consideration.html"],captions:["5.5 GuestMemory - Shared Physical Address Space","5.14 SMP Considerations"],subkw:[]},
{kw:"Backpressure",hrefs:["13_7-stall-mechanics.html"],captions:["13.7 Stall Mechanics"],subkw:[]},
{kw:"Backward",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"BAR",hrefs:["chapter-5_5-guestmemory---shar.html"],captions:["5.5 GuestMemory - Shared Physical Address Space"],subkw:[]},
{kw:"Barrier",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html","chapter-5_2-design-philosophy.html","chapter-5_6-safememory---phsyi.html","chapter-5_7-mmio-regions.html","chapter-5_8-loads-and-stores.html","chapter-5_13-interaction-with-.html","chapter-6_2-weak-ordering-as-t.html","chapter-6_5-pipeline-level-beh.html","chapter-6_6-barrier-release-mo.html","7_4-exception-detection-points.html","chapter-7_8-pal-mode-entry.html","chapter-7_9-interrupt-handling.html","13_4-pipelineslot-structure.html","13_6-stage-implementations.html","13_7-stall-mechanics.html","13_9-serialization-and-barrier.html","appendixg-instructiongrainmechanics.html","appendix-c---glossary-and-acro.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box","5.2 Design Philosophy","5.6 SafeMemory - Physical RAM Backend","5.7 MMIO Regions","5.8 Loads and Stores","5.13 Interaction with Pipeline","6.2 Weak Ordering as the Default","6.5 Pipeline-Level Behavior","6.6 Barrier Release Model","7.4 Exception Detection Points","7.9 Exception Delivery and PAL Mode Entry","7.10 Interrupt Handling","13.4 PipelineSlot Structure","13.6 Stage Implementations","13.7 Stall Mechanics","13.9 Serialization and Barriers in Pipeline","Appendix G – Instruction Grain Mechanics","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"Barrier_EXC",hrefs:["chapter-6_4-classes-of-seriali.html","chapter-6_5-pipeline-level-beh.html","chapter-6_6-barrier-release-mo.html"],captions:["6.4 Classes of Serialization Instructions","6.5 Pipeline-Level Behavior","6.6 Barrier Release Model"],subkw:[]},
{kw:"Barrier_MB",hrefs:["chapter-6_4-classes-of-seriali.html","chapter-6_5-pipeline-level-beh.html"],captions:["6.4 Classes of Serialization Instructions","6.5 Pipeline-Level Behavior"],subkw:[]},
{kw:"Barrier_NONE",hrefs:["chapter-6_4-classes-of-seriali.html"],captions:["6.4 Classes of Serialization Instructions"],subkw:[]},
{kw:"Barrier_TRAP",hrefs:["chapter-6_4-classes-of-seriali.html","chapter-6_5-pipeline-level-beh.html"],captions:["6.4 Classes of Serialization Instructions","6.5 Pipeline-Level Behavior"],subkw:[]},
{kw:"Barrier_WRITE",hrefs:["chapter-6_4-classes-of-seriali.html","chapter-6_5-pipeline-level-beh.html"],captions:["6.4 Classes of Serialization Instructions","6.5 Pipeline-Level Behavior"],subkw:[]},
{kw:"BarrierKind",hrefs:["chapter-6_6-barrier-release-mo.html"],captions:["6.6 Barrier Release Model"],subkw:[]},
{kw:"BarrierRequest",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box"],subkw:[]},
{kw:"barriers",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html","appendixd-repositorydirectorystructure.html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers","Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"BarrierType",hrefs:["5_10-memory-barriers-(preview).html"],captions:["5.10 Memory Barriers (Preview)"],subkw:[]},
{kw:"base",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"baseline policy",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"BasePageSize",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"Batch",hrefs:["alpha_sse_fp_inl.html"],captions:["alpha_SSE_fp_inl"],subkw:[]},
{kw:"Behavior",hrefs:["chapter-5_2-design-philosophy.html","chapter-6_2-weak-ordering-as-t.html"],captions:["5.2 Design Philosophy","6.2 Weak Ordering as the Default"],subkw:[]},
{kw:"Below is a consolidated architectural mnemonic list (Alpha AXP base ISA, representative full set), one mnemonic per line, no commentary.",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"BEQ",hrefs:["chapter-4_5-ebox---execution-b.html","13_11-branch-handling.html","appendixb-branchpredictionmechanics.html"],captions:["4.5 EBox - Execution Box (Integer Core)","13.11 Branch Handling","Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"BGE",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"BGT",hrefs:["chapter-4_5-ebox---execution-b.html","appendixb-branchpredictionmechanics.html"],captions:["4.5 EBox - Execution Box (Integer Core)","Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"BHT",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"BIC",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"Bimodal",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"bin",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"BIS",hrefs:["chapter-4_5-ebox---execution-b.html","appendixg-instructiongrainmechanics.html"],captions:["4.5 EBox - Execution Box (Integer Core)","Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"BIST",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"bitExtension",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"Bitfield",hrefs:["alpha-va-format-contract.html","chapter-7_4-faultdispatcher.html","iprstorage_ibox.html","pte_core.html"],captions:["5.4.4 Alpha VA Field Boundary Reference","7.5 FaultDispatcher","IprStorage_IBox","pte_core"],subkw:[]},
{kw:"Bitmap",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"BitMask",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html","chapter-7_4-faultdispatcher.html","alpha_int_byteops_inl.html","exc_sum_helpers.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box","7.5 FaultDispatcher","alpha_int_byteops_inl","EXC_SUM_helpers"],subkw:[]},
{kw:"bitScan",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"Bitset",hrefs:["chapter-7_9-interrupt-handling.html"],captions:["7.10 Interrupt Handling"],subkw:[]},
{kw:"Bitwise",hrefs:["alpha_alu_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_alu_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"BIU",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"BLBC",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"BLBS",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"BLE",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"BLT",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"BNE",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"Bookkeeping",hrefs:["chapter-5_13-interaction-with-.html"],captions:["5.13 Interaction with Pipeline"],subkw:[]},
{kw:"Boot",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"Boot sequence",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"BootService",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"Borrow",hrefs:["alpha_alu_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_alu_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"Boundaries",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Boundary",hrefs:["chapter-4_2-box-based-executio.html","chapter-4_3-relationship-betwe.html","chapter-4_10-cross-box-interac.html","chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html","chapter-5_6-safememory---phsyi.html","chapter-5_11-load-locked-_-sto.html"],captions:["4.2 Box-Based Execution Model","4.3 Execution Flow: Grains, Pipeline, and Boxes","4.10 Cross-Box Interaction Rules","5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference","5.6 SafeMemory - Physical RAM Backend","5.11 Load-Locked \/ Store-Conditional (LL\/SC)"],subkw:[]},
{kw:"BoundaryReference",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"BoundsChecking",hrefs:["chapter-5_3-memory-layers-over.html","chapter-5_6-safememory---phsyi.html"],captions:["5.3 Memory Layers Overview","5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"Box",hrefs:["chapter-4_2-box-based-executio.html","chapter-4_3-relationship-betwe.html","appendixg-instructiongrainmechanics.html"],captions:["4.2 Box-Based Execution Model","4.3 Execution Flow: Grains, Pipeline, and Boxes","Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"Boxes",hrefs:["chapter-1_4---architectural-in.html","chapter-4_2-box-based-executio.html"],captions:["1.4 Major Architectural Layers","4.2 Box-Based Execution Model"],subkw:[]},
{kw:"BoxResult",hrefs:["13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","13_7-stall-mechanics.html","13_8-flush-semantics.html","13_10-exception-precision.html","appendix-k----pipeline-retirem.html"],captions:["13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","13.7 Stall Mechanics","13.8 Flush Semantics","13.10 Exception Precision","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"BPMode",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"BP-mode",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"BR",hrefs:["chapter-4_5-ebox---execution-b.html","13_11-branch-handling.html","appendixb-branchpredictionmechanics.html"],captions:["4.5 EBox - Execution Box (Integer Core)","13.11 Branch Handling","Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"Branch",hrefs:["chapter-4_4-ibox---instruction.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","13_11-branch-handling.html","appendixb-branchpredictionmechanics.html","appendixd-repositorydirectorystructure.html","appendixg-instructiongrainmechanics.html"],captions:["4.4 IBox - Instruction Box","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","13.11 Branch Handling","Appendix B – Branch Prediction Mechanics","Appendix D – Repository Directory Structure","Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"BranchCondition",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"branchImmediate",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"BranchMisprediction",hrefs:["13_5-pipeline-execution---tick.html","13_8-flush-semantics.html"],captions:["13.5 Pipeline Execution - tick() and execute()","13.8 Flush Semantics"],subkw:[]},
{kw:"BranchPrediction",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","axp_attributes_core.html","iprstorage_ibox.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","Axp_Attributes_core","IprStorage_IBox"],subkw:[]},
{kw:"branch-prediction",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"BranchPredictor",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-4_10-cross-box-interac.html","13_6-stage-implementations.html","13_11-branch-handling.html","appendixb-branchpredictionmechanics.html","appendix-k----pipeline-retirem.html","ipr_ic_flush_inl.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","4.10 Cross-Box Interaction Rules","13.6 Stage Implementations","13.11 Branch Handling","Appendix B – Branch Prediction Mechanics","Appendix K – Pipeline Retirement Mechanics","IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"BranchPredictor.h",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"BranchStrategy",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"branchTaken",hrefs:["13_4-pipelineslot-structure.html","13_6-stage-implementations.html","13_11-branch-handling.html","appendixg-instructiongrainmechanics.html","appendix-k----pipeline-retirem.html"],captions:["13.4 PipelineSlot Structure","13.6 Stage Implementations","13.11 Branch Handling","Appendix G – Instruction Grain Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"branchTarget",hrefs:["13_4-pipelineslot-structure.html","13_11-branch-handling.html","appendixg-instructiongrainmechanics.html"],captions:["13.4 PipelineSlot Structure","13.11 Branch Handling","Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"breakAllReservations",hrefs:["chapter-5_11-load-locked-_-sto.html"],captions:["5.11 Load-Locked \/ Store-Conditional (LL\/SC)"],subkw:[]},
{kw:"BreakPoint",hrefs:["chapter-7_3-exception-detectio.html","chapter-7_6-precise-exception-.html"],captions:["7.3 ExceptionClass Classification","7.7 Priority Ordering"],subkw:[]},
{kw:"breakReservation",hrefs:["chapter-5_11-load-locked-_-sto.html","chapter-7_7-exception-delivery.html"],captions:["5.11 Load-Locked \/ Store-Conditional (LL\/SC)","7.8 Precise Exception Model"],subkw:[]},
{kw:"breakReservationsOnCacheLine",hrefs:["chapter-5_11-load-locked-_-sto.html","chapter-5_14-smp-consideration.html","13_6-stage-implementations.html","appendix-k----pipeline-retirem.html"],captions:["5.11 Load-Locked \/ Store-Conditional (LL\/SC)","5.14 SMP Considerations","13.6 Stage Implementations","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Broadcast",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"broadcast invalidation",hrefs:["sharding-mechanism---pte---spa.html","shard-scaffolding-ownership.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager","Shard Scaffolding Ownership"],subkw:[]},
{kw:"broadcast invalidation, IPI Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"broadcast IPI, IPI Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"BSR",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_7---mbox---memory-bo.html","13_11-branch-handling.html","appendixb-branchpredictionmechanics.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.7 MBox - Memory Box","13.11 Branch Handling","Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"BTB",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"Bubble",hrefs:["13_7-stall-mechanics.html","b_1---pipeline-cycle-mechanics.html"],captions:["13.7 Stall Mechanics","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"bucket",hrefs:["appendixf-spam(ptetranslationbuffer).html","sharding-mechanism---pte---spa.html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics","Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"bucket index",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"BucketCount",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"bucketed lookup",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"Buffer",hrefs:["chapter-5_7-mmio-regions.html"],captions:["5.7 MMIO Regions"],subkw:[]},
{kw:"Buffering",hrefs:["chapter-5_2-design-philosophy.html"],captions:["5.2 Design Philosophy"],subkw:[]},
{kw:"Bug",hrefs:["chapter-4_10-cross-box-interac.html"],captions:["4.10 Cross-Box Interaction Rules"],subkw:[]},
{kw:"BUGCHECK",hrefs:["chapter-7_3-exception-detectio.html","exceptions.html"],captions:["7.3 ExceptionClass Classification","Exceptions Vector Map"],subkw:[]},
{kw:"BuildConfiguration",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"BulkAccess",hrefs:["chapter-5_5-guestmemory---shar.html"],captions:["5.5 GuestMemory - Shared Physical Address Space"],subkw:[]},
{kw:"BulkOperation",hrefs:["chapter-5_5-guestmemory---shar.html"],captions:["5.5 GuestMemory - Shared Physical Address Space"],subkw:[]},
{kw:"bumpAll",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"bumpBoth",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"bumpDTB",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"bumpGlobal",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"bumpITB",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"BusError",hrefs:["chapter-5_4-virtual-addressing.html","chapter-5_12-memory-faults.html"],captions:["5.4 Virtual Addressing and Translation","5.12 Memory Faults"],subkw:[]},
{kw:"BusyState",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"BWT",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"Bypass",hrefs:["chapter-6_8-wmb---write-memory.html"],captions:["6.8 WMB - Write Memory Barrier"],subkw:[]},
{kw:"BypassMode",hrefs:["chapter-5_9-write-buffers.html"],captions:["5.9 Write Buffers"],subkw:[]},
{kw:"Byte",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"ByteAddressability",hrefs:["chapter-5_3-memory-layers-over.html","chapter-5_6-safememory---phsyi.html"],captions:["5.3 Memory Layers Overview","5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"ByteManipulation",hrefs:["chapter-4_5-ebox---execution-b.html","alpha_int_byteops_inl.html"],captions:["4.5 EBox - Execution Box (Integer Core)","alpha_int_byteops_inl"],subkw:[]},
{kw:"ByteOps",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"C++17",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"cache",hrefs:["chapter-6_4-classes-of-seriali.html","appendixd-repositorydirectorystructure.html","appendixf-spam(ptetranslationbuffer).html","appendixg-instructiongrainmechanics.html","appendix-c---glossary-and-acro.html","ipr-hive.html"],captions:["6.4 Classes of Serialization Instructions","Appendix D – Repository Directory Structure","Appendix M – SPAM TLB\/PTE Management Mechanics","Appendix G – Instruction Grain Mechanics","Appendix I – Glossary and Acronyms","IPR Hive"],subkw:[]},
{kw:"cache access pattern",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"cache configuration",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"cache consistency",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"cache entry",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"cache eviction",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"cache flags",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"cache flush sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"cache hit",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"cache invalidation sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"cache isolation",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"cache locality",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"cache management",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"cache miss",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"cache parallelism",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"cache partitioning",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"cache replacement",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"cache scalability",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"cache sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"cache subset",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"cache-eviction",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"cache-flush",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"CacheHint",hrefs:["chapter-6_4-classes-of-seriali.html"],captions:["6.4 Classes of Serialization Instructions"],subkw:[]},
{kw:"CacheHit",hrefs:["chapter-4_4-ibox---instruction.html"],captions:["4.4 IBox - Instruction Box"],subkw:[]},
{kw:"CacheLine",hrefs:["chapter-5_8-loads-and-stores.html","chapter-5_11-load-locked-_-sto.html","chapter-5_14-smp-consideration.html","appendixf-spam(ptetranslationbuffer).html"],captions:["5.8 Loads and Stores","5.11 Load-Locked \/ Store-Conditional (LL\/SC)","5.14 SMP Considerations","Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"cache-line aligned CPU state, Performance Tuning",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"CacheLineMatch",hrefs:["chapter-5_11-load-locked-_-sto.html"],captions:["5.11 Load-Locked \/ Store-Conditional (LL\/SC)"],subkw:[]},
{kw:"CacheMiss",hrefs:["chapter-4_4-ibox---instruction.html"],captions:["4.4 IBox - Instruction Box"],subkw:[]},
{kw:"CacheParameter",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"CacheTiming",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Calculation",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"CALL_CENTRY_BEG",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"CALL_CENTRY_END",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"CALL_KERNEL_BEG",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"CALL_KERNEL_END",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"CALL_PAL",hrefs:["chapter-4_4-ibox---instruction.html","chapter-4_5-ebox---execution-b.html","chapter-5_9-write-buffers.html","chapter-6_4-classes-of-seriali.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","13_6-stage-implementations.html","13_8-flush-semantics.html","13_9-serialization-and-barrier.html","appendixg-instructiongrainmechanics.html","appendix-k----pipeline-retirem.html","iprstorage_ibox.html"],captions:["4.4 IBox - Instruction Box","4.5 EBox - Execution Box (Integer Core)","5.9 Write Buffers","6.4 Classes of Serialization Instructions","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","13.6 Stage Implementations","13.8 Flush Semantics","13.9 Serialization and Barriers in Pipeline","Appendix G – Instruction Grain Mechanics","Appendix K – Pipeline Retirement Mechanics","IprStorage_IBox"],subkw:[]},
{kw:"CALL_PAL_BEG",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"CALL_PAL_END",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"CALL_PAL_INSTRUCTION",hrefs:["chapter-7_8-pal-mode-entry.html"],captions:["7.9 Exception Delivery and PAL Mode Entry"],subkw:[]},
{kw:"Callback",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_9-write-buffers.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.9 Write Buffers"],subkw:[]},
{kw:"Caller",hrefs:["13_8-flush-semantics.html"],captions:["13.8 Flush Semantics"],subkw:[]},
{kw:"CallPal",hrefs:["chapter-7_3-exception-detectio.html"],captions:["7.3 ExceptionClass Classification"],subkw:[]},
{kw:"CALLSYS",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"canDualIssue",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"CanonicalAddress",hrefs:["chapter-5_3-memory-layers-over.html","chapter-5_4-virtual-addressing.html"],captions:["5.3 Memory Layers Overview","5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"Canonicality",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"CanonicalPTE",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"Capability",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"Capacity",hrefs:["b_1---pipeline-cycle-mechanics.html"],captions:["Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"Carry",hrefs:["alpha_alu_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_alu_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"CBox",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html","chapter-4_3-relationship-betwe.html","chapter-4_4-ibox---instruction.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-4_10-cross-box-interac.html","chapter-5_8-loads-and-stores.html","chapter-5_9-write-buffers.html","chapter-5_13-interaction-with-.html","chapter-5_14-smp-consideration.html","chapter-6_4-classes-of-seriali.html","chapter-6_5-pipeline-level-beh.html","chapter-6_6-barrier-release-mo.html","chapter-6_7-mb---full-memory-b.html","chapter-6_8-wmb---write-memory.html","chapter-6_9-excb---exception-b.html","chapter-6_10---trapb---trap-ba.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-6_13-serialization-in-.html","13_6-stage-implementations.html","13_7-stall-mechanics.html","13_9-serialization-and-barrier.html","13_11-branch-handling.html","appendixb-branchpredictionmechanics.html","appendixd-repositorydirectorystructure.html","appendixg-instructiongrainmechanics.html","ipr-hive.html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers","4.3 Execution Flow: Grains, Pipeline, and Boxes","4.4 IBox - Instruction Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","4.10 Cross-Box Interaction Rules","5.8 Loads and Stores","5.9 Write Buffers","5.13 Interaction with Pipeline","5.14 SMP Considerations","6.4 Classes of Serialization Instructions","6.5 Pipeline-Level Behavior","6.6 Barrier Release Model","6.7 MB - Full Memory Barrier","6.8 WMB - Write Memory Barrier","6.9 EXCB - Exception Barrier","6.10 TRAPB - Trap Barrier","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","6.13 Serialization in SMP Systems","13.6 Stage Implementations","13.7 Stall Mechanics","13.9 Serialization and Barriers in Pipeline","13.11 Branch Handling","Appendix B – Branch Prediction Mechanics","Appendix D – Repository Directory Structure","Appendix G – Instruction Grain Mechanics","IPR Hive"],subkw:[]},
{kw:"Cbox-CSR",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"CBoxLib",hrefs:["appendixb-branchpredictionmechanics.html","appendixd-repositorydirectorystructure.html"],captions:["Appendix B – Branch Prediction Mechanics","Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"CBoxState",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-6_13-serialization-in-.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","6.13 Serialization in SMP Systems"],subkw:[]},
{kw:"C-data",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"CFLUSH",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"Chapter",hrefs:["chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html"],captions:["5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"Chapter 11 – Architectural Invariants",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Chapter 12 – AlphaCPU Core",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Check",hrefs:["chapter-5_4-virtual-addressing.html","chapter-6_5-pipeline-level-beh.html"],captions:["5.4 Virtual Addressing and Translation","6.5 Pipeline-Level Behavior"],subkw:[]},
{kw:"checkBarrierRelease",hrefs:["chapter-6_6-barrier-release-mo.html","chapter-6_9-excb---exception-b.html"],captions:["6.6 Barrier Release Model","6.9 EXCB - Exception Barrier"],subkw:[]},
{kw:"checkInterrupts",hrefs:["7_4-exception-detection-points.html","chapter-7_9-interrupt-handling.html"],captions:["7.4 Exception Detection Points","7.10 Interrupt Handling"],subkw:[]},
{kw:"checkReservation",hrefs:["chapter-5_11-load-locked-_-sto.html"],captions:["5.11 Load-Locked \/ Store-Conditional (LL\/SC)"],subkw:[]},
{kw:"ChipID",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"CIX",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"ClaimedInterrupt",hrefs:["7_4-exception-detection-points.html"],captions:["7.4 Exception Detection Points"],subkw:[]},
{kw:"claimNext",hrefs:["7_4-exception-detection-points.html","chapter-7_9-interrupt-handling.html"],captions:["7.4 Exception Detection Points","7.10 Interrupt Handling"],subkw:[]},
{kw:"Clang",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"classes",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"Classification",hrefs:["chapter-4_3-relationship-betwe.html","chapter-5_5-guestmemory---shar.html","chapter-7_3-exception-detectio.html","chapter-7_4-faultdispatcher.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","5.5 GuestMemory - Shared Physical Address Space","7.3 ExceptionClass Classification","7.5 FaultDispatcher"],subkw:[]},
{kw:"Cleanup",hrefs:["13_6-stage-implementations.html"],captions:["13.6 Stage Implementations"],subkw:[]},
{kw:"clear",hrefs:["13_4-pipelineslot-structure.html","13_6-stage-implementations.html","13_8-flush-semantics.html"],captions:["13.4 PipelineSlot Structure","13.6 Stage Implementations","13.8 Flush Semantics"],subkw:[]},
{kw:"ClearAllReservations",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"clearArithmeticTrap",hrefs:["chapter-7_4-faultdispatcher.html"],captions:["7.5 FaultDispatcher"],subkw:[]},
{kw:"clearDirty",hrefs:["13_6-stage-implementations.html","appendix-k----pipeline-retirem.html"],captions:["13.6 Stage Implementations","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"clearIPRStaging",hrefs:["13_8-flush-semantics.html","appendix-k----pipeline-retirem.html"],captions:["13.8 Flush Semantics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"clearMissStaging",hrefs:["13_8-flush-semantics.html","appendix-k----pipeline-retirem.html"],captions:["13.8 Flush Semantics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"clearPendingEvents",hrefs:["chapter-7_4-faultdispatcher.html"],captions:["7.5 FaultDispatcher"],subkw:[]},
{kw:"ClearReservation",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"Clipper",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"clock algorithm",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"clock hand",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"ClockPolicy",hrefs:["appendixf-spam(ptetranslationbuffer).html","spam---policies.html","trait-examples.html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics","Cache Replacement and Invalidation Policies","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"CM",hrefs:["chapter-7_5-priority-ordering.html","chapter-7_8-pal-mode-entry.html","appendix-c---glossary-and-acro.html","ipr_getactivesp_inl.html","ps_helpers_inl.html"],captions:["7.6 PendingEvent Structure","7.9 Exception Delivery and PAL Mode Entry","Appendix I – Glossary and Acronyms","Ipr_getActiveSP_inl","PS_helpers_inl"],subkw:[]},
{kw:"CMake",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"cmov",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"CMOVEQ",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"CMOVGE",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"CMOVGT",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"CMOVLE",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"CMOVLT",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"CMOVNE",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"CMPBGE",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"CMPEQ",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"cmpEqL",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"cmpEqQ",hrefs:["alpha_alu_inl.html","corelib.html"],captions:["alpha_alu_inl","CoreLib"],subkw:[]},
{kw:"CMPLE",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"cmpLeL",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"cmpLeQ",hrefs:["alpha_alu_inl.html","corelib.html"],captions:["alpha_alu_inl","CoreLib"],subkw:[]},
{kw:"CMPLT",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"cmpLtL",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"cmpLtQ",hrefs:["alpha_alu_inl.html","corelib.html"],captions:["alpha_alu_inl","CoreLib"],subkw:[]},
{kw:"CMPSEQ",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"CMPSLE",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"CMPSLT",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"CMPSUN",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"CMPTEQ",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"CMPTLE",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"CMPTLT",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"CMPTUN",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"CMPULE",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"CMPULT",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"CodeGeneration",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"CodeLayout",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"CodeVolume",hrefs:["chapter-4_6-fbox---floating-po.html"],captions:["4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"Coherency",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html","chapter-4_3-relationship-betwe.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","appendixf-spam(ptetranslationbuffer).html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers","4.3 Execution Flow: Grains, Pipeline, and Boxes","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"Coherency isolation",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"ColdIPR",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ColdPath",hrefs:["axp_attributes_core.html","globalipr_hot_cold.html"],captions:["Axp_Attributes_core","globalIPR_hot_cold"],subkw:[]},
{kw:"cold-path",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"Command",hrefs:["chapter-7_9-interrupt-handling.html"],captions:["7.10 Interrupt Handling"],subkw:[]},
{kw:"Comment",hrefs:["13_3-pipeline-structure---ring.html"],captions:["13.3 Pipeline Structure - Ring Buffer"],subkw:[]},
{kw:"Commit",hrefs:["chapter-4_3-relationship-betwe.html","chapter-5_8-loads-and-stores.html","chapter-5_13-interaction-with-.html","chapter-6_5-pipeline-level-beh.html","13_2-pipeline-role-and-design.html","13_3-pipeline-structure---ring.html","13_6-stage-implementations.html","13_10-exception-precision.html","appendix-k----pipeline-retirem.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","5.8 Loads and Stores","5.13 Interaction with Pipeline","6.5 Pipeline-Level Behavior","13.2 Pipeline Role and Design","13.3 Pipeline Structure - Ring Buffer","13.6 Stage Implementations","13.10 Exception Precision","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"commitInstruction",hrefs:["13_6-stage-implementations.html","appendix-k----pipeline-retirem.html"],captions:["13.6 Stage Implementations","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"commitPending",hrefs:["chapter-4_3-relationship-betwe.html","chapter-5_13-interaction-with-.html","13_2-pipeline-role-and-design.html","13_4-pipelineslot-structure.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","b_1---pipeline-cycle-mechanics.html","appendix-k----pipeline-retirem.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","5.13 Interaction with Pipeline","13.2 Pipeline Role and Design","13.4 PipelineSlot Structure","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","Appendix L – Pipeline Cycle Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"commitPrevious",hrefs:["appendix-k----pipeline-retirem.html"],captions:["Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Communication",hrefs:["chapter-4_10-cross-box-interac.html"],captions:["4.10 Cross-Box Interaction Rules"],subkw:[]},
{kw:"Comparison",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html","alpha_alu_inl.html","alpha_fp_helpers_inl.html","alpha_sse_fp_inl.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box","alpha_alu_inl","alpha_fp_helpers_inl","alpha_SSE_fp_inl"],subkw:[]},
{kw:"Comparison-Legacy",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"CompilerDetection",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"CompileTime",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"Completion",hrefs:["chapter-5_2-design-philosophy.html","5_10-memory-barriers-(preview).html","chapter-6_7-mb---full-memory-b.html","chapter-6_8-wmb---write-memory.html","chapter-6_9-excb---exception-b.html","chapter-6_10---trapb---trap-ba.html","13_7-stall-mechanics.html","13_9-serialization-and-barrier.html"],captions:["5.2 Design Philosophy","5.10 Memory Barriers (Preview)","6.7 MB - Full Memory Barrier","6.8 WMB - Write Memory Barrier","6.9 EXCB - Exception Barrier","6.10 TRAPB - Trap Barrier","13.7 Stall Mechanics","13.9 Serialization and Barriers in Pipeline"],subkw:[]},
{kw:"CompletionFlag",hrefs:["chapter-5_13-interaction-with-.html"],captions:["5.13 Interaction with Pipeline"],subkw:[]},
{kw:"Complexity",hrefs:["chapter-5_2-design-philosophy.html"],captions:["5.2 Design Philosophy"],subkw:[]},
{kw:"Component boundaries",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Component contracts",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Computation",hrefs:["chapter-4_10-cross-box-interac.html"],captions:["4.10 Cross-Box Interaction Rules"],subkw:[]},
{kw:"computeCallPalEntry",hrefs:["chapter-7_8-pal-mode-entry.html","13_6-stage-implementations.html","appendix-k----pipeline-retirem.html"],captions:["7.9 Exception Delivery and PAL Mode Entry","13.6 Stage Implementations","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Concern",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"Concurrency",hrefs:["chapter-5_11-load-locked-_-sto.html"],captions:["5.11 Load-Locked \/ Store-Conditional (LL\/SC)"],subkw:[]},
{kw:"Condition",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","5_10-memory-barriers-(preview).html","chapter-6_6-barrier-release-mo.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.10 Memory Barriers (Preview)","6.6 Barrier Release Model"],subkw:[]},
{kw:"Conditional",hrefs:["13_11-branch-handling.html","appendixb-branchpredictionmechanics.html"],captions:["13.11 Branch Handling","Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"ConditionalLogging",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"ConditionalMove",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html","alpha_alu_inl.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box","alpha_alu_inl"],subkw:[]},
{kw:"ConditionCode",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"config",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"configLib",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"Configuration",hrefs:["chapter-1_3---major-architectu.html","chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html","chapter-5_5-guestmemory---shar.html","chapter-5_9-write-buffers.html","chapter-7_9-interrupt-handling.html"],captions:["1.3 Target Architecture","5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference","5.5 GuestMemory - Shared Physical Address Space","5.9 Write Buffers","7.10 Interrupt Handling"],subkw:[]},
{kw:"ConfigurationSpace",hrefs:["chapter-5_7-mmio-regions.html"],captions:["5.7 MMIO Regions"],subkw:[]},
{kw:"Conflict",hrefs:["chapter-7_6-precise-exception-.html"],captions:["7.7 Priority Ordering"],subkw:[]},
{kw:"ConflictWrite",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"Consistency",hrefs:["chapter-5_9-write-buffers.html","chapter-6_13-serialization-in-.html","chapter-7_7-exception-delivery.html"],captions:["5.9 Write Buffers","6.13 Serialization in SMP Systems","7.8 Precise Exception Model"],subkw:[]},
{kw:"Console",hrefs:["chapter-5_7-mmio-regions.html","appendix-c---glossary-and-acro.html"],captions:["5.7 MMIO Regions","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"ConsoleControl",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"ConsoleOutput",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Constant",hrefs:["13_3-pipeline-structure---ring.html"],captions:["13.3 Pipeline Structure - Ring Buffer"],subkw:[]},
{kw:"Constexpr",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"Constraint",hrefs:["alpha-va-format-contract.html","chapter-5_13-interaction-with-.html","chapter-7_4-faultdispatcher.html"],captions:["5.4.4 Alpha VA Field Boundary Reference","5.13 Interaction with Pipeline","7.5 FaultDispatcher"],subkw:[]},
{kw:"Constraints",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"constructor injection",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"Constructor pattern",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"Context",hrefs:["chapter-7_5-priority-ordering.html","chapter-7_8-pal-mode-entry.html","appendix-c---glossary-and-acro.html"],captions:["7.6 PendingEvent Structure","7.9 Exception Delivery and PAL Mode Entry","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"ContextRestore",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ContextRevert",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ContextSave",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ContextSlot",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ContextSnapshot",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ContextSwitch",hrefs:["appendixb-branchpredictionmechanics.html","appendixf-spam(ptetranslationbuffer).html","appendixg-instructiongrainmechanics.html","appendix-c---glossary-and-acro.html","ps_helpers_inl.html","reservationmanager.html"],captions:["Appendix B – Branch Prediction Mechanics","Appendix M – SPAM TLB\/PTE Management Mechanics","Appendix G – Instruction Grain Mechanics","Appendix I – Glossary and Acronyms","PS_helpers_inl","ReservationManager"],subkw:[]},
{kw:"context-switch",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"Continuation",hrefs:["5_10-memory-barriers-(preview).html"],captions:["5.10 Memory Barriers (Preview)"],subkw:[]},
{kw:"Contract",hrefs:["chapter-5_4-virtual-addressing.html","chapter-5_13-interaction-with-.html"],captions:["5.4 Virtual Addressing and Translation","5.13 Interaction with Pipeline"],subkw:[]},
{kw:"control",hrefs:["chapter-1_4---architectural-in.html","chapter-4_2-box-based-executio.html","chapter-5_13-interaction-with-.html","13_4-pipelineslot-structure.html","appendixd-repositorydirectorystructure.html"],captions:["1.4 Major Architectural Layers","4.2 Box-Based Execution Model","5.13 Interaction with Pipeline","13.4 PipelineSlot Structure","Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"Control flow",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Controller",hrefs:["chapter-5_7-mmio-regions.html"],captions:["5.7 MMIO Regions"],subkw:[]},
{kw:"Controllers",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"ControlLogic",hrefs:["7_4-exception-detection-points.html"],captions:["7.4 Exception Detection Points"],subkw:[]},
{kw:"ControlRegister",hrefs:["ipr_ic_flush_inl.html","iprstorage_ibox.html"],captions:["IPR_IC_FLUSH_inl","IprStorage_IBox"],subkw:[]},
{kw:"ControlTransfer",hrefs:["chapter-7_7-exception-delivery.html","global_hwpcbbank_interface.html"],captions:["7.8 Precise Exception Model","Global_HWPCBBank_Interface"],subkw:[]},
{kw:"Conversion",hrefs:["chapter-4_6-fbox---floating-po.html","chapter-5_4-virtual-addressing.html","alpha_fp_helpers_inl.html"],captions:["4.6 FBox - Floating-Point Box","5.4 Virtual Addressing and Translation","alpha_fp_helpers_inl"],subkw:[]},
{kw:"Conversion-Legacy",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"ConveyorBelt",hrefs:["b_1---pipeline-cycle-mechanics.html"],captions:["Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"Coordination",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-4_10-cross-box-interac.html","chapter-5_9-write-buffers.html","chapter-5_14-smp-consideration.html","chapter-6_8-wmb---write-memory.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-6_13-serialization-in-.html","chapter-7_9-interrupt-handling.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","4.10 Cross-Box Interaction Rules","5.9 Write Buffers","5.14 SMP Considerations","6.8 WMB - Write Memory Barrier","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","6.13 Serialization in SMP Systems","7.10 Interrupt Handling"],subkw:[]},
{kw:"CopyOnWrite",hrefs:["chapter-5_4-virtual-addressing.html","appendix-c---glossary-and-acro.html"],captions:["5.4 Virtual Addressing and Translation","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"Core Interrupt Flow",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"CoreArithmeticHelpers",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"CoreLib",hrefs:["chapter-5_9-write-buffers.html","appendixd-repositorydirectorystructure.html","axp_attributes_core.html"],captions:["5.9 Write Buffers","Appendix D – Repository Directory Structure","Axp_Attributes_core"],subkw:[]},
{kw:"COROUTINE",hrefs:["13_11-branch-handling.html","appendixb-branchpredictionmechanics.html"],captions:["13.11 Branch Handling","Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"Corrected",hrefs:["13_8-flush-semantics.html"],captions:["13.8 Flush Semantics"],subkw:[]},
{kw:"Correctness",hrefs:["1_5-non-goalschapter1.html","chapter-4_6-fbox---floating-po.html","chapter-4_10-cross-box-interac.html","chapter-5_2-design-philosophy.html","13_2-pipeline-role-and-design.html","13_5-pipeline-execution---tick.html","appendix-k----pipeline-retirem.html"],captions:["1.5 Non-Goals","4.6 FBox - Floating-Point Box","4.10 Cross-Box Interaction Rules","5.2 Design Philosophy","13.2 Pipeline Role and Design","13.5 Pipeline Execution - tick() and execute()","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Correctness over speed",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Count",hrefs:["chapter-5_9-write-buffers.html","13_3-pipeline-structure---ring.html"],captions:["5.9 Write Buffers","13.3 Pipeline Structure - Ring Buffer"],subkw:[]},
{kw:"Counter",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"countTrailingZeros64",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"Coupling",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"Coverage",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"COW",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"CPU",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_3-memory-layers-over.html","chapter-5_4-virtual-addressing.html","chapter-5_5-guestmemory---shar.html","chapter-5_6-safememory---phsyi.html","chapter-5_9-write-buffers.html","chapter-5_11-load-locked-_-sto.html","chapter-5_14-smp-consideration.html","chapter-6_2-weak-ordering-as-t.html","chapter-6_7-mb---full-memory-b.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-6_13-serialization-in-.html","chapter-7_4-faultdispatcher.html","chapter-7_9-interrupt-handling.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.3 Memory Layers Overview","5.4 Virtual Addressing and Translation","5.5 GuestMemory - Shared Physical Address Space","5.6 SafeMemory - Physical RAM Backend","5.9 Write Buffers","5.11 Load-Locked \/ Store-Conditional (LL\/SC)","5.14 SMP Considerations","6.2 Weak Ordering as the Default","6.7 MB - Full Memory Barrier","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","6.13 Serialization in SMP Systems","7.5 FaultDispatcher","7.10 Interrupt Handling"],subkw:[]},
{kw:"CPU affinity routing, Device Interrupt Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"CPU IPL (Interrupt Priority Level)",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"CPU IRQ State",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"CPU run loop integration, CPU Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"CPU_EV",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"CPUContext",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"CPUContextBinding",hrefs:["currentcputls.html"],captions:["CurrentCpuTls"],subkw:[]},
{kw:"cpuCoreLib",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"cpuCoreLib\/AlphaPipeline.h",hrefs:["13_3-pipeline-structure---ring.html"],captions:["13.3 Pipeline Structure - Ring Buffer"],subkw:[]},
{kw:"CPUFamily",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"CPUId",hrefs:["chapter-1_4---architectural-in.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-7_5-priority-ordering.html","appendixf-spam(ptetranslationbuffer).html","appendixg-instructiongrainmechanics.html","currentcputls.html"],captions:["1.4 Major Architectural Layers","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","7.6 PendingEvent Structure","Appendix M – SPAM TLB\/PTE Management Mechanics","Appendix G – Instruction Grain Mechanics","CurrentCpuTls"],subkw:[]},
{kw:"CPUInterruptState",hrefs:["oniplchanged_inl.html"],captions:["onIPLChanged_inl"],subkw:[]},
{kw:"CPUIpl",hrefs:["oniplchanged_inl.html"],captions:["onIPLChanged_inl"],subkw:[]},
{kw:"CPUIRQState",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"CPUIsolation",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"cpuList",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"CPUReservation",hrefs:["chapter-5_11-load-locked-_-sto.html"],captions:["5.11 Load-Locked \/ Store-Conditional (LL\/SC)"],subkw:[]},
{kw:"CPUStateIPRInterface",hrefs:["ipr_getactivesp_inl.html","trait---ctor-usage-examples.html","trait-examples.html"],captions:["Ipr_getActiveSP_inl","Trait - CTOR Usage Examples","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"CPUStateIPRInterface CTOR",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"CPUStateIPRInterface per-CPU instantiation",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"CPUStateIPRInterface SPAMShardManager pointer",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"CPUStateIPRInterface SPAMShardManager reference",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"CPUtoIRQBoundary",hrefs:["oniplchanged_inl.html"],captions:["onIPLChanged_inl"],subkw:[]},
{kw:"Critical",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"CrossCPU",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box"],subkw:[]},
{kw:"Cross-CPU synchronization",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"CSERVE",hrefs:["chapter-5_5-guestmemory---shar.html"],captions:["5.5 GuestMemory - Shared Physical Address Space"],subkw:[]},
{kw:"C-shift",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"CSR",hrefs:["chapter-5_5-guestmemory---shar.html"],captions:["5.5 GuestMemory - Shared Physical Address Space"],subkw:[]},
{kw:"CTLZ",hrefs:["chapter-4_7---mbox---memory-bo.html"],captions:["4.7 MBox - Memory Box"],subkw:[]},
{kw:"CTPOP",hrefs:["chapter-4_7---mbox---memory-bo.html"],captions:["4.7 MBox - Memory Box"],subkw:[]},
{kw:"CTTZ",hrefs:["chapter-4_7---mbox---memory-bo.html"],captions:["4.7 MBox - Memory Box"],subkw:[]},
{kw:"ctz",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"CurrentASN",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"CurrentCpuTLS",hrefs:["currentcputls.html"],captions:["CurrentCpuTls"],subkw:[]},
{kw:"CurrentMode",hrefs:["appendix-c---glossary-and-acro.html","ipr_getactivesp_inl.html","ps_helpers_inl.html"],captions:["Appendix I – Glossary and Acronyms","Ipr_getActiveSP_inl","PS_helpers_inl"],subkw:[]},
{kw:"custom invalidation policy",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"custom replacement policy",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"custom routing policies, Advanced Topics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"CustomPlatform",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"CVTFQ",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"CVTQF",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"CVTQS",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"CVTQT",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"CVTST",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"CVTTQ",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"CVTTS",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"Cycle",hrefs:["chapter-4_2-box-based-executio.html","chapter-4_10-cross-box-interac.html","chapter-6_5-pipeline-level-beh.html","chapter-6_6-barrier-release-mo.html","chapter-7_4-faultdispatcher.html","chapter-7_9-interrupt-handling.html","13_2-pipeline-role-and-design.html","13_5-pipeline-execution---tick.html","b_1---pipeline-cycle-mechanics.html","appendix-k----pipeline-retirem.html"],captions:["4.2 Box-Based Execution Model","4.10 Cross-Box Interaction Rules","6.5 Pipeline-Level Behavior","6.6 Barrier Release Model","7.5 FaultDispatcher","7.10 Interrupt Handling","13.2 Pipeline Role and Design","13.5 Pipeline Execution - tick() and execute()","Appendix L – Pipeline Cycle Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Cycle-based emulator",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Cycle-based execution",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Cycle-based run loop",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"CycleCount",hrefs:["13_6-stage-implementations.html","b_1---pipeline-cycle-mechanics.html"],captions:["13.6 Stage Implementations","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"CycleCounter",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html","13_5-pipeline-execution---tick.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box","13.5 Pipeline Execution - tick() and execute()"],subkw:[]},
{kw:"cycle-counter",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"CycleDriven",hrefs:["13_2-pipeline-role-and-design.html"],captions:["13.2 Pipeline Role and Design"],subkw:[]},
{kw:"Data",hrefs:["chapter-5_8-loads-and-stores.html","chapter-5_9-write-buffers.html","pte_core.html"],captions:["5.8 Loads and Stores","5.9 Write Buffers","pte_core"],subkw:[]},
{kw:"Data Alignment Trap",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"Data flow",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"DataStructure",hrefs:["chapter-6_8-wmb---write-memory.html"],captions:["6.8 WMB - Write Memory Barrier"],subkw:[]},
{kw:"DataTLB",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"DataTranslation",hrefs:["chapter-4_4-ibox---instruction.html"],captions:["4.4 IBox - Instruction Box"],subkw:[]},
{kw:"DataTranslationBuffer",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"DATFX",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"D-cache",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"DE",hrefs:["13_2-pipeline-role-and-design.html","13_3-pipeline-structure---ring.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","b_1---pipeline-cycle-mechanics.html"],captions:["13.2 Pipeline Role and Design","13.3 Pipeline Structure - Ring Buffer","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"Debug",hrefs:["appendixd-repositorydirectorystructure.html","tracehelpers.html"],captions:["Appendix D – Repository Directory Structure","TraceHelpers"],subkw:[]},
{kw:"Debuggability",hrefs:["chapter-4_6-fbox---floating-po.html"],captions:["4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"Debuggable execution",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Debugging",hrefs:["chapter-5_7-mmio-regions.html"],captions:["5.7 MMIO Regions"],subkw:[]},
{kw:"Debugging & Diagnostics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"DEC Alpha fidelity",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"DEC Alpha hardware",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Decision",hrefs:["13_2-pipeline-role-and-design.html"],captions:["13.2 Pipeline Role and Design"],subkw:[]},
{kw:"Decode",hrefs:["chapter-4_3-relationship-betwe.html","chapter-4_4-ibox---instruction.html","chapter-5_4-virtual-addressing.html","13_3-pipeline-structure---ring.html","appendixd-repositorydirectorystructure.html","appendixg-instructiongrainmechanics.html","alpha_operate_opcode_helper.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","4.4 IBox - Instruction Box","5.4 Virtual Addressing and Translation","13.3 Pipeline Structure - Ring Buffer","Appendix D – Repository Directory Structure","Appendix G – Instruction Grain Mechanics","alpha_operate_opcode_helper"],subkw:[]},
{kw:"DecodeCache",hrefs:["chapter-4_4-ibox---instruction.html","appendixg-instructiongrainmechanics.html"],captions:["4.4 IBox - Instruction Box","Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"DecodedInstruction",hrefs:["chapter-4_4-ibox---instruction.html","13_4-pipelineslot-structure.html","13_6-stage-implementations.html","appendixg-instructiongrainmechanics.html"],captions:["4.4 IBox - Instruction Box","13.4 PipelineSlot Structure","13.6 Stage Implementations","Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"decodePCTX_ASN",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"decodePCTX_ASTER",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"decodePCTX_ASTRR",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"decodePCTX_FPE",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"decodePCTX_PPCE",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"decodeVAFromTag",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"Default",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"DefaultInvalidationStrategy",hrefs:["shard-scaffolding-ownership.html","spam---policies.html","trait---ctor-usage-examples.html","trait-examples.html"],captions:["Shard Scaffolding Ownership","Cache Replacement and Invalidation Policies","Trait - CTOR Usage Examples","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"Deferred",hrefs:["13_4-pipelineslot-structure.html","appendix-k----pipeline-retirem.html"],captions:["13.4 PipelineSlot Structure","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"DeferredFault",hrefs:["chapter-6_9-excb---exception-b.html"],captions:["6.9 EXCB - Exception Barrier"],subkw:[]},
{kw:"DeferredWriteback",hrefs:["chapter-5_8-loads-and-stores.html"],captions:["5.8 Loads and Stores"],subkw:[]},
{kw:"deferWriteback",hrefs:["appendixg-instructiongrainmechanics.html","appendix-k----pipeline-retirem.html"],captions:["Appendix G – Instruction Grain Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Delegation",hrefs:["chapter-4_2-box-based-executio.html","chapter-4_3-relationship-betwe.html"],captions:["4.2 Box-Based Execution Model","4.3 Execution Flow: Grains, Pipeline, and Boxes"],subkw:[]},
{kw:"deliverException",hrefs:["exceptionpreparation_inl.html"],captions:["ExceptionPreparation_inl"],subkw:[]},
{kw:"deliverInterrupt",hrefs:["7_4-exception-detection-points.html"],captions:["7.4 Exception Detection Points"],subkw:[]},
{kw:"Delivery",hrefs:["chapter-5_12-memory-faults.html","chapter-5_13-interaction-with-.html","chapter-6_5-pipeline-level-beh.html","chapter-6_9-excb---exception-b.html","chapter-7_3-exception-detectio.html","chapter-7_4-faultdispatcher.html","chapter-7_5-priority-ordering.html","chapter-7_6-precise-exception-.html","chapter-7_7-exception-delivery.html","chapter-7_9-interrupt-handling.html","13_10-exception-precision.html"],captions:["5.12 Memory Faults","5.13 Interaction with Pipeline","6.5 Pipeline-Level Behavior","6.9 EXCB - Exception Barrier","7.3 ExceptionClass Classification","7.5 FaultDispatcher","7.6 PendingEvent Structure","7.7 Priority Ordering","7.8 Precise Exception Model","7.10 Interrupt Handling","13.10 Exception Precision"],subkw:[]},
{kw:"DeliveryCondition",hrefs:["chapter-7_8-pal-mode-entry.html"],captions:["7.9 Exception Delivery and PAL Mode Entry"],subkw:[]},
{kw:"DemandPaging",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"Dependency",hrefs:["chapter-4_4-ibox---instruction.html","chapter-4_7---mbox---memory-bo.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","13_2-pipeline-role-and-design.html"],captions:["4.4 IBox - Instruction Box","4.7 MBox - Memory Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","13.2 Pipeline Role and Design"],subkw:[]},
{kw:"Design",hrefs:["13_2-pipeline-role-and-design.html"],captions:["13.2 Pipeline Role and Design"],subkw:[]},
{kw:"DesignPhilosophy",hrefs:["chapter-6_2-weak-ordering-as-t.html"],captions:["6.2 Weak Ordering as the Default"],subkw:[]},
{kw:"Detection",hrefs:["chapter-4_4-ibox---instruction.html","chapter-7_3-exception-detectio.html","7_4-exception-detection-points.html","chapter-7_4-faultdispatcher.html","chapter-7_5-priority-ordering.html","chapter-7_7-exception-delivery.html","13_10-exception-precision.html"],captions:["4.4 IBox - Instruction Box","7.3 ExceptionClass Classification","7.4 Exception Detection Points","7.5 FaultDispatcher","7.6 PendingEvent Structure","7.8 Precise Exception Model","13.10 Exception Precision"],subkw:[]},
{kw:"Determinism",hrefs:["1_5-non-goalschapter1.html","chapter-4_6-fbox---floating-po.html","chapter-5_3-memory-layers-over.html","chapter-5_6-safememory---phsyi.html"],captions:["1.5 Non-Goals","4.6 FBox - Floating-Point Box","5.3 Memory Layers Overview","5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"Deterministic",hrefs:["13_8-flush-semantics.html"],captions:["13.8 Flush Semantics"],subkw:[]},
{kw:"Deterministic execution",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Deterministic replay",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Developer orientation",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"Device",hrefs:["chapter-4_2-box-based-executio.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_3-memory-layers-over.html","chapter-5_5-guestmemory---shar.html","chapter-5_7-mmio-regions.html","chapter-5_12-memory-faults.html","chapter-6_2-weak-ordering-as-t.html","chapter-6_7-mb---full-memory-b.html","chapter-6_8-wmb---write-memory.html","chapter-7_9-interrupt-handling.html","13_7-stall-mechanics.html","appendixd-repositorydirectorystructure.html","appendix-c---glossary-and-acro.html"],captions:["4.2 Box-Based Execution Model","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.3 Memory Layers Overview","5.5 GuestMemory - Shared Physical Address Space","5.7 MMIO Regions","5.12 Memory Faults","6.2 Weak Ordering as the Default","6.7 MB - Full Memory Barrier","6.8 WMB - Write Memory Barrier","7.10 Interrupt Handling","13.7 Stall Mechanics","Appendix D – Repository Directory Structure","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"Device Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"device interrupt registration, Device Interrupt Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Device IRQ",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"Device IRQ Vector",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"Device isolation",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"device ISR dispatch, Device Interrupt Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Device models",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"DeviceEmulator",hrefs:["chapter-5_3-memory-layers-over.html"],captions:["5.3 Memory Layers Overview"],subkw:[]},
{kw:"deviceInterruptVector",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"deviceLib",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"Devices",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"DeviceTemplate",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"DevSpace Architecture (Ch.1–11)",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"DevSpace Implementation (Ch.12–22)",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"DFAULT",hrefs:["chapter-7_3-exception-detectio.html","exceptions.html"],captions:["7.3 ExceptionClass Classification","Exceptions Vector Map"],subkw:[]},
{kw:"DFAULT_ACV",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"DFAULT_FOE",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"DFAULT_FOR",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"DFAULT_FOW",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"DFloat",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"di",hrefs:["13_4-pipelineslot-structure.html"],captions:["13.4 PipelineSlot Structure"],subkw:[]},
{kw:"Diagnostics",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Discard",hrefs:["13_10-exception-precision.html","appendix-k----pipeline-retirem.html"],captions:["13.10 Exception Precision","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Dispatch",hrefs:["chapter-4_2-box-based-executio.html","chapter-4_3-relationship-betwe.html","chapter-4_4-ibox---instruction.html","chapter-5_5-guestmemory---shar.html","chapter-5_7-mmio-regions.html","chapter-7_3-exception-detectio.html","chapter-7_9-interrupt-handling.html","13_2-pipeline-role-and-design.html","13_5-pipeline-execution---tick.html","appendixg-instructiongrainmechanics.html"],captions:["4.2 Box-Based Execution Model","4.3 Execution Flow: Grains, Pipeline, and Boxes","4.4 IBox - Instruction Box","5.5 GuestMemory - Shared Physical Address Space","5.7 MMIO Regions","7.3 ExceptionClass Classification","7.10 Interrupt Handling","13.2 Pipeline Role and Design","13.5 Pipeline Execution - tick() and execute()","Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"Dispatcher",hrefs:["chapter-7_6-precise-exception-.html","alpha_int_helpers_inl.html"],captions:["7.7 Priority Ordering","alpha_int_helpers_inl"],subkw:[]},
{kw:"DispatchTable",hrefs:["chapter-7_8-pal-mode-entry.html"],captions:["7.9 Exception Delivery and PAL Mode Entry"],subkw:[]},
{kw:"Displacement",hrefs:["chapter-4_3-relationship-betwe.html","chapter-4_7---mbox---memory-bo.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","4.7 MBox - Memory Box"],subkw:[]},
{kw:"DisplacementBased",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"Distinction",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Divide",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"DivideByZero",hrefs:["7_4-exception-detection-points.html","alpha_sse_fp_inl.html","exc_sum_helpers.html"],captions:["7.4 Exception Detection Points","alpha_SSE_fp_inl","EXC_SUM_helpers"],subkw:[]},
{kw:"Division",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"DivisionByZero",hrefs:["chapter-4_6-fbox---floating-po.html"],captions:["4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"DIVL",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"DIVLV",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"DIVQ",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"DIVQV",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"DIVS",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"DIVT",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"DMA",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"DMAWrite",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"documentation",hrefs:["chapter-4_2-box-based-executio.html","appendixd-repositorydirectorystructure.html"],captions:["4.2 Box-Based Execution Model","Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"domain",hrefs:["chapter-4_2-box-based-executio.html","chapter-4_10-cross-box-interac.html","appendixd-repositorydirectorystructure.html"],captions:["4.2 Box-Based Execution Model","4.10 Cross-Box Interaction Rules","Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"Domain isolation",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Domains",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers"],subkw:[]},
{kw:"DoublePrecision",hrefs:["alpha_sse_fp_inl.html"],captions:["alpha_SSE_fp_inl"],subkw:[]},
{kw:"Drain",hrefs:["chapter-5_9-write-buffers.html","5_10-memory-barriers-(preview).html","chapter-6_5-pipeline-level-beh.html","chapter-6_6-barrier-release-mo.html","chapter-6_7-mb---full-memory-b.html","chapter-6_8-wmb---write-memory.html","chapter-6_10---trapb---trap-ba.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-6_13-serialization-in-.html","13_7-stall-mechanics.html","13_9-serialization-and-barrier.html","b_1---pipeline-cycle-mechanics.html","appendix-c---glossary-and-acro.html"],captions:["5.9 Write Buffers","5.10 Memory Barriers (Preview)","6.5 Pipeline-Level Behavior","6.6 Barrier Release Model","6.7 MB - Full Memory Barrier","6.8 WMB - Write Memory Barrier","6.10 TRAPB - Trap Barrier","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","6.13 Serialization in SMP Systems","13.7 Stall Mechanics","13.9 Serialization and Barriers in Pipeline","Appendix L – Pipeline Cycle Mechanics","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"DRAINA",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"DrainCondition",hrefs:["chapter-5_9-write-buffers.html"],captions:["5.9 Write Buffers"],subkw:[]},
{kw:"Draining",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box"],subkw:[]},
{kw:"drainWriteBuffers",hrefs:["chapter-6_5-pipeline-level-beh.html","chapter-6_6-barrier-release-mo.html"],captions:["6.5 Pipeline-Level Behavior","6.6 Barrier Release Model"],subkw:[]},
{kw:"DS10",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"DS10_V6_2.exe",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"DS20",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"DS20_V6_2.exe",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"DS20L_V6_2.exe",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"DStream",hrefs:["chapter-7_3-exception-detectio.html"],captions:["7.3 ExceptionClass Classification"],subkw:[]},
{kw:"DStreamFaultType",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"DTB",hrefs:["chapter-1_4---architectural-in.html","chapter-4_3-relationship-betwe.html","chapter-4_7---mbox---memory-bo.html","chapter-4_10-cross-box-interac.html","chapter-5_3-memory-layers-over.html","chapter-5_4-virtual-addressing.html","chapter-7_9-interrupt-handling.html","appendixf-spam(ptetranslationbuffer).html","appendix-c---glossary-and-acro.html","ipr-hive.html","permissions_helper_inl.html","pte_core.html"],captions:["1.4 Major Architectural Layers","4.3 Execution Flow: Grains, Pipeline, and Boxes","4.7 MBox - Memory Box","4.10 Cross-Box Interaction Rules","5.3 Memory Layers Overview","5.4 Virtual Addressing and Translation","7.10 Interrupt Handling","Appendix M – SPAM TLB\/PTE Management Mechanics","Appendix I – Glossary and Acronyms","IPR Hive","permissions_helper_inl","pte_core"],subkw:[]},
{kw:"DTB_MISS",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"DTB_MISS_DOUBLE_3",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"DTB_MISS_DOUBLE_4",hrefs:["chapter-7_3-exception-detectio.html","chapter-7_5-priority-ordering.html"],captions:["7.3 ExceptionClass Classification","7.6 PendingEvent Structure"],subkw:[]},
{kw:"Dtb_miss_native",hrefs:["chapter-7_3-exception-detectio.html"],captions:["7.3 ExceptionClass Classification"],subkw:[]},
{kw:"DTB_MISS_SINGLE",hrefs:["chapter-7_3-exception-detectio.html","chapter-7_5-priority-ordering.html"],captions:["7.3 ExceptionClass Classification","7.6 PendingEvent Structure"],subkw:[]},
{kw:"DTB_PTE_FAULT",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"DTB_PTE_NATIVE",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"DTB_PTE0",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"DTB_PTE1",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"DTB_TAG0",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"DTB_TAG1",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"DtbAcv",hrefs:["chapter-7_3-exception-detectio.html","chapter-7_6-precise-exception-.html"],captions:["7.3 ExceptionClass Classification","7.7 Priority Ordering"],subkw:[]},
{kw:"DTB-ASN",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"DTBInvalidation",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"DTBM_DOUBLE",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-5_12-memory-faults.html"],captions:["4.7 MBox - Memory Box","5.12 Memory Faults"],subkw:[]},
{kw:"DTBM_SINGLE",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-5_12-memory-faults.html"],captions:["4.7 MBox - Memory Box","5.12 Memory Faults"],subkw:[]},
{kw:"DTBManagerType",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"DtbMiss",hrefs:["7_4-exception-detection-points.html","chapter-7_6-precise-exception-.html"],captions:["7.4 Exception Detection Points","7.7 Priority Ordering"],subkw:[]},
{kw:"DTB-pte",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"DTB-tag",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"DTBVictimPolicy",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"DualAxis",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"DualCache",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"DualDTB",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"DualDTBManagerInterface",hrefs:["pagetable(pte)subsystem.html","trait-examples.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"DualDTBManagerInterface.h",hrefs:["pagetable(pte)subsystem.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"DualIssue",hrefs:["13_6-stage-implementations.html"],captions:["13.6 Stage Implementations"],subkw:[]},
{kw:"Duplication",hrefs:["chapter-5_6-safememory---phsyi.html"],captions:["5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"EarlyReturn",hrefs:["13_5-pipeline-execution---tick.html"],captions:["13.5 Pipeline Execution - tick() and execute()"],subkw:[]},
{kw:"EBox",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html","chapter-4_3-relationship-betwe.html","chapter-4_5-ebox---execution-b.html","chapter-4_10-cross-box-interac.html","7_4-exception-detection-points.html","13_6-stage-implementations.html","appendixd-repositorydirectorystructure.html","appendixg-instructiongrainmechanics.html","appendix-k----pipeline-retirem.html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers","4.3 Execution Flow: Grains, Pipeline, and Boxes","4.5 EBox - Execution Box (Integer Core)","4.10 Cross-Box Interaction Rules","7.4 Exception Detection Points","13.6 Stage Implementations","Appendix D – Repository Directory Structure","Appendix G – Instruction Grain Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"EBoxLib",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"EBoxVAState",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"ECB",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-6_4-classes-of-seriali.html"],captions:["4.7 MBox - Memory Box","6.4 Classes of Serialization Instructions"],subkw:[]},
{kw:"edge-triggered interrupt, Device Interrupt Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"EffectiveAddress",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_7---mbox---memory-bo.html","chapter-5_8-loads-and-stores.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.7 MBox - Memory Box","5.8 Loads and Stores"],subkw:[]},
{kw:"Emulated Interrupt",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"Emulator",hrefs:["chapter-4_10-cross-box-interac.html","chapter-5_2-design-philosophy.html","chapter-5_12-memory-faults.html","chapter-6_2-weak-ordering-as-t.html"],captions:["4.10 Cross-Box Interaction Rules","5.2 Design Philosophy","5.12 Memory Faults","6.2 Weak Ordering as the Default"],subkw:[]},
{kw:"EmulatorConfiguration",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"EmulatorManager",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"EmulatorSettings",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"EMulatR",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"EmulatR_init",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"EmulatR_init.cpp",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"emulatrLib",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"Enable",hrefs:["7_4-exception-detection-points.html"],captions:["7.4 Exception Detection Points"],subkw:[]},
{kw:"Encapsulation",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"encodePCTX",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"Encoding",hrefs:["chapter-6_7-mb---full-memory-b.html"],captions:["6.7 MB - Full Memory Barrier"],subkw:[]},
{kw:"EndPA",hrefs:["chapter-5_5-guestmemory---shar.html"],captions:["5.5 GuestMemory - Shared Physical Address Space"],subkw:[]},
{kw:"Enforcement",hrefs:["5_10-memory-barriers-(preview).html","chapter-6_13-serialization-in-.html"],captions:["5.10 Memory Barriers (Preview)","6.13 Serialization in SMP Systems"],subkw:[]},
{kw:"Enqueue",hrefs:["chapter-5_9-write-buffers.html"],captions:["5.9 Write Buffers"],subkw:[]},
{kw:"enterPal",hrefs:["13_10-exception-precision.html","appendix-k----pipeline-retirem.html"],captions:["13.10 Exception Precision","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"enterPalMode",hrefs:["chapter-7_7-exception-delivery.html","chapter-7_8-pal-mode-entry.html"],captions:["7.8 Precise Exception Model","7.9 Exception Delivery and PAL Mode Entry"],subkw:[]},
{kw:"Entry",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html","chapter-5_9-write-buffers.html","appendixb-branchpredictionmechanics.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference","5.9 Write Buffers","Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"entry invalidation",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"enum class PendingEventKind : quint8 {",hrefs:[],captions:[],subkw:[{kw:"Ast, \/\/ Asynchronous System Trap",hrefs:["chapter-7_2-terminology-and-cl.html"],captions:["7.2 Terminology and Classification"],subkw:[]},
{kw:"Exception, \/\/ Synchronous fault\/trap",hrefs:["chapter-7_2-terminology-and-cl.html"],captions:["7.2 Terminology and Classification"],subkw:[]},
{kw:"Interrupt, \/\/ Asynchronous interrupt",hrefs:["chapter-7_2-terminology-and-cl.html"],captions:["7.2 Terminology and Classification"],subkw:[]},
{kw:"MachineCheck, \/\/ Machine check",hrefs:["chapter-7_2-terminology-and-cl.html"],captions:["7.2 Terminology and Classification"],subkw:[]},
{kw:"None = 0,",hrefs:["chapter-7_2-terminology-and-cl.html"],captions:["7.2 Terminology and Classification"],subkw:[]},
{kw:"PalCall \/\/ CALL_PAL event",hrefs:["chapter-7_2-terminology-and-cl.html"],captions:["7.2 Terminology and Classification"],subkw:[]},
{kw:"Reset, \/\/ Reset\/wakeup",hrefs:["chapter-7_2-terminology-and-cl.html"],captions:["7.2 Terminology and Classification"],subkw:[]}]},
{kw:"Enumeration",hrefs:["chapter-6_4-classes-of-seriali.html"],captions:["6.4 Classes of Serialization Instructions"],subkw:[]},
{kw:"Environment",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"EnvironmentVariable",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"Epoch",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"Equality",hrefs:["alpha_alu_inl.html","alpha_fp_helpers_inl.html"],captions:["alpha_alu_inl","alpha_fp_helpers_inl"],subkw:[]},
{kw:"EQV",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"Error",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"ES40",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"ES40_V6_2.exe",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"ES45",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"ES45_V6_2.exe",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"ESP",hrefs:["hwpcb-.html","ipr_getactivesp_inl.html"],captions:["Hardware Privileged Context Block (HWPCB)","Ipr_getActiveSP_inl"],subkw:[]},
{kw:"EV4",hrefs:["appendixf-spam(ptetranslationbuffer).html","define_helpers.html","exc_sum_helpers.html","ps_helpers_inl.html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics","define_helpers","EXC_SUM_helpers","PS_helpers_inl"],subkw:[]},
{kw:"EV5",hrefs:["appendixf-spam(ptetranslationbuffer).html","define_helpers.html","exc_sum_helpers.html","ps_helpers_inl.html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics","define_helpers","EXC_SUM_helpers","PS_helpers_inl"],subkw:[]},
{kw:"EV6",hrefs:["chapter-1_3---major-architectu.html","appendixf-spam(ptetranslationbuffer).html","define_helpers.html","exc_sum_helpers.html","ipr-hive.html","iprstorage_ibox.html","pagetable(pte)subsystem.html","pctx_helpers.html","ps_helpers_inl.html","pte_core.html"],captions:["1.3 Target Architecture","Appendix M – SPAM TLB\/PTE Management Mechanics","define_helpers","EXC_SUM_helpers","IPR Hive","IprStorage_IBox","SPAM - (Set Prediction and Access Memory) Subsystem","PCTX_helpers","PS_helpers_inl","pte_core"],subkw:[]},
{kw:"EV6 (21264)",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"EV6 (21264) target",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Ev6_DtbPteTraits",hrefs:["shard-scaffolding-ownership.html","trait-examples.html"],captions:["Shard Scaffolding Ownership","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"EV67",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"EV68",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"Ev6SiliconTLB",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"Ev6Translator",hrefs:["chapter-4_3-relationship-betwe.html","chapter-4_4-ibox---instruction.html","chapter-4_7---mbox---memory-bo.html","chapter-4_10-cross-box-interac.html","chapter-5_3-memory-layers-over.html","chapter-5_4-virtual-addressing.html","chapter-5_8-loads-and-stores.html","chapter-5_12-memory-faults.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","4.4 IBox - Instruction Box","4.7 MBox - Memory Box","4.10 Cross-Box Interaction Rules","5.3 Memory Layers Overview","5.4 Virtual Addressing and Translation","5.8 Loads and Stores","5.12 Memory Faults"],subkw:[]},
{kw:"Evaluation",hrefs:["chapter-6_5-pipeline-level-beh.html","chapter-6_6-barrier-release-mo.html"],captions:["6.5 Pipeline-Level Behavior","6.6 Barrier Release Model"],subkw:[]},
{kw:"Event",hrefs:["chapter-5_4-virtual-addressing.html","chapter-6_6-barrier-release-mo.html","chapter-6_9-excb---exception-b.html","chapter-7_4-faultdispatcher.html","chapter-7_5-priority-ordering.html","chapter-7_6-precise-exception-.html"],captions:["5.4 Virtual Addressing and Translation","6.6 Barrier Release Model","6.9 EXCB - Exception Barrier","7.5 FaultDispatcher","7.6 PendingEvent Structure","7.7 Priority Ordering"],subkw:[]},
{kw:"eventClass",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"EventClearing",hrefs:["chapter-7_4-faultdispatcher.html"],captions:["7.5 FaultDispatcher"],subkw:[]},
{kw:"eventPending",hrefs:["chapter-6_6-barrier-release-mo.html","chapter-6_9-excb---exception-b.html","chapter-7_4-faultdispatcher.html"],captions:["6.6 Barrier Release Model","6.9 EXCB - Exception Barrier","7.5 FaultDispatcher"],subkw:[]},
{kw:"EventPriority",hrefs:["chapter-7_6-precise-exception-.html"],captions:["7.7 Priority Ordering"],subkw:[]},
{kw:"Every event entering the FaultDispatcher is classified by PendingEventKind:",hrefs:["chapter-7_2-terminology-and-cl.html"],captions:["7.2 Terminology and Classification"],subkw:[]},
{kw:"Eviction",hrefs:["chapter-6_4-classes-of-seriali.html","appendixf-spam(ptetranslationbuffer).html"],captions:["6.4 Classes of Serialization Instructions","Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"EX",hrefs:["chapter-4_4-ibox---instruction.html","chapter-4_7---mbox---memory-bo.html","chapter-5_2-design-philosophy.html","chapter-7_7-exception-delivery.html","13_2-pipeline-role-and-design.html","13_3-pipeline-structure---ring.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","13_7-stall-mechanics.html","13_9-serialization-and-barrier.html","13_10-exception-precision.html","13_11-branch-handling.html","b_1---pipeline-cycle-mechanics.html","appendix-k----pipeline-retirem.html"],captions:["4.4 IBox - Instruction Box","4.7 MBox - Memory Box","5.2 Design Philosophy","7.8 Precise Exception Model","13.2 Pipeline Role and Design","13.3 Pipeline Structure - Ring Buffer","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","13.7 Stall Mechanics","13.9 Serialization and Barriers in Pipeline","13.10 Exception Precision","13.11 Branch Handling","Appendix L – Pipeline Cycle Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Examples: arithmetic traps (overflow, divide by zero), certain FP exceptions (depending on FPCR trap-enable qualifiers).",hrefs:["chapter-7_2-terminology-and-cl.html"],captions:["7.2 Terminology and Classification"],subkw:[]},
{kw:"Examples: hardware IRQs, timer interrupts, inter-processor interrupts (IPIs), device completion interrupts, ASTs (Asynchronous System Traps).",hrefs:["chapter-7_2-terminology-and-cl.html"],captions:["7.2 Terminology and Classification"],subkw:[]},
{kw:"Examples: ITB\/DTB miss, access violation, alignment fault, privileged instruction violation, illegal instruction, arithmetic exception, floating-point exception.",hrefs:["chapter-7_2-terminology-and-cl.html"],captions:["7.2 Terminology and Classification"],subkw:[]},
{kw:"EXC_ADDR",hrefs:["chapter-6_9-excb---exception-b.html","chapter-7_7-exception-delivery.html","chapter-7_8-pal-mode-entry.html","13_10-exception-precision.html","appendix-k----pipeline-retirem.html","exceptionstateupdate_inl.html"],captions:["6.9 EXCB - Exception Barrier","7.8 Precise Exception Model","7.9 Exception Delivery and PAL Mode Entry","13.10 Exception Precision","Appendix K – Pipeline Retirement Mechanics","ExceptionStateUpdate_inl"],subkw:[]},
{kw:"exc_Mask",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"EXC_SUM",hrefs:["chapter-6_9-excb---exception-b.html","chapter-7_5-priority-ordering.html","chapter-7_8-pal-mode-entry.html","exc_sum_helpers.html","exceptionstateupdate_inl.html"],captions:["6.9 EXCB - Exception Barrier","7.6 PendingEvent Structure","7.9 Exception Delivery and PAL Mode Entry","EXC_SUM_helpers","ExceptionStateUpdate_inl"],subkw:[]},
{kw:"exc-addr",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"EXCB",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_2-design-philosophy.html","chapter-5_9-write-buffers.html","5_10-memory-barriers-(preview).html","chapter-6_4-classes-of-seriali.html","chapter-6_6-barrier-release-mo.html","chapter-6_9-excb---exception-b.html","13_7-stall-mechanics.html","13_9-serialization-and-barrier.html","appendixg-instructiongrainmechanics.html","appendix-c---glossary-and-acro.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.2 Design Philosophy","5.9 Write Buffers","5.10 Memory Barriers (Preview)","6.4 Classes of Serialization Instructions","6.6 Barrier Release Model","6.9 EXCB - Exception Barrier","13.7 Stall Mechanics","13.9 Serialization and Barriers in Pipeline","Appendix G – Instruction Grain Mechanics","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"EXCB barrier",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"exception",hrefs:["chapter-4_6-fbox---floating-po.html","chapter-5_9-write-buffers.html","chapter-5_11-load-locked-_-sto.html","chapter-5_13-interaction-with-.html","chapter-6_2-weak-ordering-as-t.html","chapter-6_5-pipeline-level-beh.html","chapter-7_5-priority-ordering.html","chapter-7_7-exception-delivery.html","chapter-7_8-pal-mode-entry.html","13_2-pipeline-role-and-design.html","13_4-pipelineslot-structure.html","13_8-flush-semantics.html","13_10-exception-precision.html","appendix-k----pipeline-retirem.html","appendix-c---glossary-and-acro.html","alpha_fp_helpers_inl.html","alpha_sse_fp_inl.html","ipr-hive.html"],captions:["4.6 FBox - Floating-Point Box","5.9 Write Buffers","5.11 Load-Locked \/ Store-Conditional (LL\/SC)","5.13 Interaction with Pipeline","6.2 Weak Ordering as the Default","6.5 Pipeline-Level Behavior","7.6 PendingEvent Structure","7.8 Precise Exception Model","7.9 Exception Delivery and PAL Mode Entry","13.2 Pipeline Role and Design","13.4 PipelineSlot Structure","13.8 Flush Semantics","13.10 Exception Precision","Appendix K – Pipeline Retirement Mechanics","Appendix I – Glossary and Acronyms","alpha_fp_helpers_inl","alpha_SSE_fp_inl","IPR Hive"],subkw:[]},
{kw:"Exception semantics",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"Exception Vector Map",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"ExceptionAccounting",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"ExceptionBarrier",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_9-write-buffers.html","5_10-memory-barriers-(preview).html","chapter-6_9-excb---exception-b.html","appendix-c---glossary-and-acro.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.9 Write Buffers","5.10 Memory Barriers (Preview)","6.9 EXCB - Exception Barrier","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"exceptionClass",hrefs:["chapter-7_4-faultdispatcher.html","chapter-7_5-priority-ordering.html"],captions:["7.5 FaultDispatcher","7.6 PendingEvent Structure"],subkw:[]},
{kw:"ExceptionClass_EV6",hrefs:["chapter-7_3-exception-detectio.html"],captions:["7.3 ExceptionClass Classification"],subkw:[]},
{kw:"ExceptionContext",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ExceptionDelivery",hrefs:["chapter-6_9-excb---exception-b.html"],captions:["6.9 EXCB - Exception Barrier"],subkw:[]},
{kw:"ExceptionDispatch",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"ExceptionEntry",hrefs:["ipr_getactivesp_inl.html","ps_helpers_inl.html"],captions:["Ipr_getActiveSP_inl","PS_helpers_inl"],subkw:[]},
{kw:"ExceptionFactory",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"ExceptionFactory_inl",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"ExceptionFactory_inl.h",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"ExceptionHandler",hrefs:["chapter-5_12-memory-faults.html"],captions:["5.12 Memory Faults"],subkw:[]},
{kw:"ExceptionHandling",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"exceptionLib",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"ExceptionMapping",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"ExceptionMapping_inl",hrefs:["exceptionmapping_inl.html"],captions:["ExceptionMapping_inl"],subkw:[]},
{kw:"ExceptionModel",hrefs:["chapter-5_12-memory-faults.html"],captions:["5.12 Memory Faults"],subkw:[]},
{kw:"ExceptionPreparation_inl",hrefs:["exceptionpreparation_inl.html"],captions:["ExceptionPreparation_inl"],subkw:[]},
{kw:"ExceptionRegister",hrefs:["chapter-6_9-excb---exception-b.html","exc_sum_helpers.html"],captions:["6.9 EXCB - Exception Barrier","EXC_SUM_helpers"],subkw:[]},
{kw:"ExceptionReturn",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ExceptionSafety",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"ExceptionState",hrefs:["chapter-6_9-excb---exception-b.html"],captions:["6.9 EXCB - Exception Barrier"],subkw:[]},
{kw:"ExceptionStateUpdate_inl",hrefs:["exceptionstateupdate_inl.html"],captions:["ExceptionStateUpdate_inl"],subkw:[]},
{kw:"ExceptionStatus",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"ExceptionSummary",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"exc-mask",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"exc-sum",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"ExecTrace",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"EXECTRACE_PIPELINE_FLUSH",hrefs:["13_8-flush-semantics.html"],captions:["13.8 Flush Semantics"],subkw:[]},
{kw:"EXECTRACE_WB_RETIRE",hrefs:["13_6-stage-implementations.html","appendix-k----pipeline-retirem.html"],captions:["13.6 Stage Implementations","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"ExecUnit",hrefs:["chapter-4_3-relationship-betwe.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes"],subkw:[]},
{kw:"execute",hrefs:["chapter-4_2-box-based-executio.html","chapter-4_3-relationship-betwe.html","13_3-pipeline-structure---ring.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","13_7-stall-mechanics.html","13_11-branch-handling.html","appendixg-instructiongrainmechanics.html","b_1---pipeline-cycle-mechanics.html"],captions:["4.2 Box-Based Execution Model","4.3 Execution Flow: Grains, Pipeline, and Boxes","13.3 Pipeline Structure - Ring Buffer","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","13.7 Stall Mechanics","13.11 Branch Handling","Appendix G – Instruction Grain Mechanics","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"ExecuteDisable",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"executeEXCB",hrefs:["chapter-6_5-pipeline-level-beh.html","chapter-6_9-excb---exception-b.html"],captions:["6.5 Pipeline-Level Behavior","6.9 EXCB - Exception Barrier"],subkw:[]},
{kw:"executeMB",hrefs:["chapter-6_5-pipeline-level-beh.html","chapter-6_7-mb---full-memory-b.html"],captions:["6.5 Pipeline-Level Behavior","6.7 MB - Full Memory Barrier"],subkw:[]},
{kw:"ExecuteMethod",hrefs:["chapter-4_5-ebox---execution-b.html","appendix-c---glossary-and-acro.html"],captions:["4.5 EBox - Execution Box (Integer Core)","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"ExecutePermission",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"executeREI",hrefs:["13_8-flush-semantics.html"],captions:["13.8 Flush Semantics"],subkw:[]},
{kw:"ExecuteStage",hrefs:["chapter-5_4-virtual-addressing.html","chapter-5_8-loads-and-stores.html","chapter-5_12-memory-faults.html","chapter-5_13-interaction-with-.html","chapter-6_5-pipeline-level-beh.html","7_4-exception-detection-points.html"],captions:["5.4 Virtual Addressing and Translation","5.8 Loads and Stores","5.12 Memory Faults","5.13 Interaction with Pipeline","6.5 Pipeline-Level Behavior","7.4 Exception Detection Points"],subkw:[]},
{kw:"executeTRAPB",hrefs:["chapter-6_5-pipeline-level-beh.html","chapter-6_10---trapb---trap-ba.html"],captions:["6.5 Pipeline-Level Behavior","6.10 TRAPB - Trap Barrier"],subkw:[]},
{kw:"executeWMB",hrefs:["chapter-6_5-pipeline-level-beh.html","chapter-6_8-wmb---write-memory.html"],captions:["6.5 Pipeline-Level Behavior","6.8 WMB - Write Memory Barrier"],subkw:[]},
{kw:"execution",hrefs:["chapter-1_4---architectural-in.html","chapter-4_3-relationship-betwe.html","chapter-4_4-ibox---instruction.html","chapter-4_6-fbox---floating-po.html","5_10-memory-barriers-(preview).html","chapter-5_13-interaction-with-.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-7_4-faultdispatcher.html","13_2-pipeline-role-and-design.html","13_4-pipelineslot-structure.html","appendixd-repositorydirectorystructure.html"],captions:["1.4 Major Architectural Layers","4.3 Execution Flow: Grains, Pipeline, and Boxes","4.4 IBox - Instruction Box","4.6 FBox - Floating-Point Box","5.10 Memory Barriers (Preview)","5.13 Interaction with Pipeline","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","7.5 FaultDispatcher","13.2 Pipeline Role and Design","13.4 PipelineSlot Structure","Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"Execution interaction",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Execution isolation",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Execution model",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Execution model definition",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"ExecutionBox",hrefs:["chapter-4_2-box-based-executio.html","appendixg-instructiongrainmechanics.html"],captions:["4.2 Box-Based Execution Model","Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"executionBoxDecoder",hrefs:["chapter-4_3-relationship-betwe.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes"],subkw:[]},
{kw:"ExecutionContext",hrefs:["currentcputls.html"],captions:["CurrentCpuTls"],subkw:[]},
{kw:"ExecutionCoordinator",hrefs:["chapter-1_4---architectural-in.html","chapter-5_14-smp-consideration.html","chapter-6_7-mb---full-memory-b.html","appendixd-repositorydirectorystructure.html"],captions:["1.4 Major Architectural Layers","5.14 SMP Considerations","6.7 MB - Full Memory Barrier","Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"ExecutionEngine",hrefs:["chapter-7_8-pal-mode-entry.html"],captions:["7.9 Exception Delivery and PAL Mode Entry"],subkw:[]},
{kw:"ExecutionFlow",hrefs:["chapter-5_13-interaction-with-.html"],captions:["5.13 Interaction with Pipeline"],subkw:[]},
{kw:"ExecutionOrder",hrefs:["13_2-pipeline-role-and-design.html"],captions:["13.2 Pipeline Role and Design"],subkw:[]},
{kw:"ExecutionState",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ExecutionUnit",hrefs:["chapter-4_2-box-based-executio.html","appendix-c---glossary-and-acro.html"],captions:["4.2 Box-Based Execution Model","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"Executive Stack Pointer",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"ExecutiveMode",hrefs:["chapter-5_4-virtual-addressing.html","ipr_getactivesp_inl.html","ps_helpers_inl.html"],captions:["5.4 Virtual Addressing and Translation","Ipr_getActiveSP_inl","PS_helpers_inl"],subkw:[]},
{kw:"executive-stack",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"Expansion",hrefs:["chapter-5_5-guestmemory---shar.html"],captions:["5.5 GuestMemory - Shared Physical Address Space"],subkw:[]},
{kw:"Explicit barrier coordination",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Explicit serialization",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"ExplicitSerialization",hrefs:["chapter-5_2-design-philosophy.html"],captions:["5.2 Design Philosophy"],subkw:[]},
{kw:"EXT",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"EXTBL",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"EXTLH",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"EXTLL",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"EXTQH",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"EXTQL",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"extract",hrefs:["alpha_int_byteops_inl.html","pte_core.html"],captions:["alpha_int_byteops_inl","pte_core"],subkw:[]},
{kw:"extractField",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"extractFunction",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"extractOpcode",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"extractRA",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"extractRB",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"extractRC",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"EXTWH",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"EXTWL",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"Failure",hrefs:["chapter-6_2-weak-ordering-as-t.html"],captions:["6.2 Weak Ordering as the Default"],subkw:[]},
{kw:"Fallback",hrefs:["alpha_sse_fp_inl.html"],captions:["alpha_SSE_fp_inl"],subkw:[]},
{kw:"FastPath",hrefs:["chapter-5_4-virtual-addressing.html","chapter-7_4-faultdispatcher.html"],captions:["5.4 Virtual Addressing and Translation","7.5 FaultDispatcher"],subkw:[]},
{kw:"Fatal",hrefs:["13_8-flush-semantics.html"],captions:["13.8 Flush Semantics"],subkw:[]},
{kw:"Fault",hrefs:["chapter-4_4-ibox---instruction.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_9-write-buffers.html","chapter-5_13-interaction-with-.html","chapter-6_7-mb---full-memory-b.html","7_4-exception-detection-points.html","chapter-7_8-pal-mode-entry.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","13_8-flush-semantics.html","13_10-exception-precision.html","appendixg-instructiongrainmechanics.html","appendix-k----pipeline-retirem.html"],captions:["4.4 IBox - Instruction Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.9 Write Buffers","5.13 Interaction with Pipeline","6.7 MB - Full Memory Barrier","7.4 Exception Detection Points","7.9 Exception Delivery and PAL Mode Entry","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","13.8 Flush Semantics","13.10 Exception Precision","Appendix G – Instruction Grain Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Fault dispatch",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"fault sink integration, CPU Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"FaultBit",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"FaultDetection",hrefs:["chapter-4_7---mbox---memory-bo.html","permissions_helper_inl.html"],captions:["4.7 MBox - Memory Box","permissions_helper_inl"],subkw:[]},
{kw:"faultDispatched",hrefs:["13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","13_10-exception-precision.html","appendix-k----pipeline-retirem.html"],captions:["13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","13.10 Exception Precision","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"FaultDispatcher",hrefs:["chapter-1_4---architectural-in.html","chapter-4_7---mbox---memory-bo.html","chapter-4_10-cross-box-interac.html","chapter-6_6-barrier-release-mo.html","chapter-6_9-excb---exception-b.html","chapter-7_3-exception-detectio.html","chapter-7_4-faultdispatcher.html","chapter-7_5-priority-ordering.html","appendixd-repositorydirectorystructure.html"],captions:["1.4 Major Architectural Layers","4.7 MBox - Memory Box","4.10 Cross-Box Interaction Rules","6.6 Barrier Release Model","6.9 EXCB - Exception Barrier","7.3 ExceptionClass Classification","7.5 FaultDispatcher","7.6 PendingEvent Structure","Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"FaultHandling",hrefs:["chapter-5_12-memory-faults.html","exc_sum_helpers.html"],captions:["5.12 Memory Faults","EXC_SUM_helpers"],subkw:[]},
{kw:"FaultingInstruction",hrefs:["chapter-7_7-exception-delivery.html"],captions:["7.8 Precise Exception Model"],subkw:[]},
{kw:"FaultOnExecute",hrefs:["chapter-5_4-virtual-addressing.html","chapter-5_12-memory-faults.html","7_4-exception-detection-points.html","trait-examples.html"],captions:["5.4 Virtual Addressing and Translation","5.12 Memory Faults","7.4 Exception Detection Points","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"FaultOnRead",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-5_4-virtual-addressing.html","chapter-5_12-memory-faults.html","7_4-exception-detection-points.html","trait-examples.html"],captions:["4.7 MBox - Memory Box","5.4 Virtual Addressing and Translation","5.12 Memory Faults","7.4 Exception Detection Points","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"FaultOnWrite",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-5_4-virtual-addressing.html","chapter-5_12-memory-faults.html","7_4-exception-detection-points.html","trait-examples.html"],captions:["4.7 MBox - Memory Box","5.4 Virtual Addressing and Translation","5.12 Memory Faults","7.4 Exception Detection Points","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"faultPC",hrefs:["chapter-7_4-faultdispatcher.html","chapter-7_5-priority-ordering.html","chapter-7_8-pal-mode-entry.html","13_4-pipelineslot-structure.html","13_6-stage-implementations.html","13_10-exception-precision.html","appendix-k----pipeline-retirem.html"],captions:["7.5 FaultDispatcher","7.6 PendingEvent Structure","7.9 Exception Delivery and PAL Mode Entry","13.4 PipelineSlot Structure","13.6 Stage Implementations","13.10 Exception Precision","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"faultPending",hrefs:["chapter-5_12-memory-faults.html","7_4-exception-detection-points.html","chapter-7_7-exception-delivery.html","13_4-pipelineslot-structure.html","13_6-stage-implementations.html","13_10-exception-precision.html","appendixg-instructiongrainmechanics.html","appendix-k----pipeline-retirem.html"],captions:["5.12 Memory Faults","7.4 Exception Detection Points","7.8 Precise Exception Model","13.4 PipelineSlot Structure","13.6 Stage Implementations","13.10 Exception Precision","Appendix G – Instruction Grain Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"FaultReporting",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Faults are synchronous events caused by instruction execution. They are detected during execution, associated with a specific instruction, prevent instruction completion, and are delivered precisely.",hrefs:["chapter-7_2-terminology-and-cl.html"],captions:["7.2 Terminology and Classification"],subkw:[]},
{kw:"FaultType",hrefs:["chapter-5_12-memory-faults.html","chapter-7_5-priority-ordering.html"],captions:["5.12 Memory Faults","7.6 PendingEvent Structure"],subkw:[]},
{kw:"faultVA",hrefs:["chapter-5_12-memory-faults.html","7_4-exception-detection-points.html","chapter-7_4-faultdispatcher.html","chapter-7_5-priority-ordering.html","chapter-7_7-exception-delivery.html","13_4-pipelineslot-structure.html","13_6-stage-implementations.html","13_10-exception-precision.html","appendix-k----pipeline-retirem.html","exceptionstateupdate_inl.html"],captions:["5.12 Memory Faults","7.4 Exception Detection Points","7.5 FaultDispatcher","7.6 PendingEvent Structure","7.8 Precise Exception Model","13.4 PipelineSlot Structure","13.6 Stage Implementations","13.10 Exception Precision","Appendix K – Pipeline Retirement Mechanics","ExceptionStateUpdate_inl"],subkw:[]},
{kw:"FBEQ",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"FBGE",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"FBGT",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"FBLE",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"FBLT",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"FBNE",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"FBox",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html","chapter-4_3-relationship-betwe.html","chapter-4_6-fbox---floating-po.html","7_4-exception-detection-points.html","13_6-stage-implementations.html","appendixd-repositorydirectorystructure.html","appendixg-instructiongrainmechanics.html","appendix-k----pipeline-retirem.html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers","4.3 Execution Flow: Grains, Pipeline, and Boxes","4.6 FBox - Floating-Point Box","7.4 Exception Detection Points","13.6 Stage Implementations","Appendix D – Repository Directory Structure","Appendix G – Instruction Grain Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"FBoxLib",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"FCMOVEQ",hrefs:["chapter-4_6-fbox---floating-po.html"],captions:["4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"FCMOVGE",hrefs:["chapter-4_6-fbox---floating-po.html"],captions:["4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"FCMOVGT",hrefs:["chapter-4_6-fbox---floating-po.html"],captions:["4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"FCMOVLE",hrefs:["chapter-4_6-fbox---floating-po.html"],captions:["4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"FCMOVLT",hrefs:["chapter-4_6-fbox---floating-po.html"],captions:["4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"FCMOVNE",hrefs:["chapter-4_6-fbox---floating-po.html"],captions:["4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"FEN",hrefs:["chapter-7_3-exception-detectio.html","exceptions.html","hwpcb-.html"],captions:["7.3 ExceptionClass Classification","Exceptions Vector Map","Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"Fence",hrefs:["chapter-6_4-classes-of-seriali.html","appendix-c---glossary-and-acro.html"],captions:["6.4 Classes of Serialization Instructions","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"Fetch",hrefs:["chapter-4_4-ibox---instruction.html","chapter-4_5-ebox---execution-b.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_4-virtual-addressing.html","chapter-5_13-interaction-with-.html","chapter-6_4-classes-of-seriali.html","chapter-6_5-pipeline-level-beh.html","chapter-6_6-barrier-release-mo.html","13_3-pipeline-structure---ring.html","13_6-stage-implementations.html","13_8-flush-semantics.html","13_11-branch-handling.html","appendixd-repositorydirectorystructure.html","b_1---pipeline-cycle-mechanics.html","appendix-c---glossary-and-acro.html"],captions:["4.4 IBox - Instruction Box","4.5 EBox - Execution Box (Integer Core)","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.4 Virtual Addressing and Translation","5.13 Interaction with Pipeline","6.4 Classes of Serialization Instructions","6.5 Pipeline-Level Behavior","6.6 Barrier Release Model","13.3 Pipeline Structure - Ring Buffer","13.6 Stage Implementations","13.8 Flush Semantics","13.11 Branch Handling","Appendix D – Repository Directory Structure","Appendix L – Pipeline Cycle Mechanics","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"FETCH_M",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-6_4-classes-of-seriali.html"],captions:["4.5 EBox - Execution Box (Integer Core)","6.4 Classes of Serialization Instructions"],subkw:[]},
{kw:"fetchAndDecode",hrefs:["chapter-4_4-ibox---instruction.html"],captions:["4.4 IBox - Instruction Box"],subkw:[]},
{kw:"fetchNext",hrefs:["chapter-4_4-ibox---instruction.html"],captions:["4.4 IBox - Instruction Box"],subkw:[]},
{kw:"FetchResult",hrefs:["chapter-4_4-ibox---instruction.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","appendixg-instructiongrainmechanics.html","b_1---pipeline-cycle-mechanics.html"],captions:["4.4 IBox - Instruction Box","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","Appendix G – Instruction Grain Mechanics","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"FFloat",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"Fidelity",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"Field",hrefs:["chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html","13_4-pipelineslot-structure.html","appendix-c---glossary-and-acro.html"],captions:["5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference","13.4 PipelineSlot Structure","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"FieldSelect",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"FIFO",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"Figure",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"find",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"fine-grained sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"Firmware",hrefs:["chapter-1_3---major-architectu.html","chapter-5_5-guestmemory---shar.html","appendixd-repositorydirectorystructure.html","appendix-c---glossary-and-acro.html"],captions:["1.3 Target Architecture","5.5 GuestMemory - Shared Physical Address Space","Appendix D – Repository Directory Structure","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"FIXED_CPU routing, Device Interrupt Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Flag",hrefs:["chapter-6_5-pipeline-level-beh.html","chapter-6_6-barrier-release-mo.html","chapter-6_8-wmb---write-memory.html","chapter-7_4-faultdispatcher.html"],captions:["6.5 Pipeline-Level Behavior","6.6 Barrier Release Model","6.8 WMB - Write Memory Barrier","7.5 FaultDispatcher"],subkw:[]},
{kw:"FLAG_ARITHMETIC_TRAP",hrefs:["chapter-7_4-faultdispatcher.html","chapter-7_6-precise-exception-.html"],captions:["7.5 FaultDispatcher","7.7 Priority Ordering"],subkw:[]},
{kw:"FLAG_DTB_MISS",hrefs:["chapter-7_4-faultdispatcher.html","chapter-7_6-precise-exception-.html"],captions:["7.5 FaultDispatcher","7.7 Priority Ordering"],subkw:[]},
{kw:"FLAG_EXCEPTION",hrefs:["chapter-7_4-faultdispatcher.html"],captions:["7.5 FaultDispatcher"],subkw:[]},
{kw:"FLAG_INTERRUPT",hrefs:["chapter-7_4-faultdispatcher.html","chapter-7_6-precise-exception-.html"],captions:["7.5 FaultDispatcher","7.7 Priority Ordering"],subkw:[]},
{kw:"FLAG_ITB_MISS",hrefs:["chapter-7_4-faultdispatcher.html","chapter-7_6-precise-exception-.html"],captions:["7.5 FaultDispatcher","7.7 Priority Ordering"],subkw:[]},
{kw:"FLAG_MACHINE_CHECK",hrefs:["chapter-7_4-faultdispatcher.html","chapter-7_6-precise-exception-.html"],captions:["7.5 FaultDispatcher","7.7 Priority Ordering"],subkw:[]},
{kw:"FLAG_NONE",hrefs:["chapter-7_4-faultdispatcher.html"],captions:["7.5 FaultDispatcher"],subkw:[]},
{kw:"flags",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"FloatingOverflow",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"FloatingPoint",hrefs:["chapter-4_3-relationship-betwe.html","chapter-4_6-fbox---floating-po.html","chapter-6_9-excb---exception-b.html","chapter-7_3-exception-detectio.html","13_7-stall-mechanics.html","appendixg-instructiongrainmechanics.html","alpha_fp_helpers_inl.html","alpha_sse_fp_inl.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","4.6 FBox - Floating-Point Box","6.9 EXCB - Exception Barrier","7.3 ExceptionClass Classification","13.7 Stall Mechanics","Appendix G – Instruction Grain Mechanics","alpha_fp_helpers_inl","alpha_SSE_fp_inl"],subkw:[]},
{kw:"floating-point",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"Floating-Point Enable",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"Floating-Point Exception",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"FloatingPointControlRegister",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"FloatingPointEnable",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"FloatingPointException",hrefs:["7_4-exception-detection-points.html","chapter-7_6-precise-exception-.html"],captions:["7.4 Exception Detection Points","7.7 Priority Ordering"],subkw:[]},
{kw:"FloatingPointOps",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"Flow",hrefs:["chapter-4_3-relationship-betwe.html","13_3-pipeline-structure---ring.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","13.3 Pipeline Structure - Ring Buffer"],subkw:[]},
{kw:"Flush",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_9-write-buffers.html","chapter-5_13-interaction-with-.html","chapter-6_4-classes-of-seriali.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-7_7-exception-delivery.html","chapter-7_8-pal-mode-entry.html","chapter-7_9-interrupt-handling.html","13_5-pipeline-execution---tick.html","13_8-flush-semantics.html","13_9-serialization-and-barrier.html","13_11-branch-handling.html","b_1---pipeline-cycle-mechanics.html","appendix-k----pipeline-retirem.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.9 Write Buffers","5.13 Interaction with Pipeline","6.4 Classes of Serialization Instructions","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","7.8 Precise Exception Model","7.9 Exception Delivery and PAL Mode Entry","7.10 Interrupt Handling","13.5 Pipeline Execution - tick() and execute()","13.8 Flush Semantics","13.9 Serialization and Barriers in Pipeline","13.11 Branch Handling","Appendix L – Pipeline Cycle Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Flushing",hrefs:["chapter-7_7-exception-delivery.html"],captions:["7.8 Precise Exception Model"],subkw:[]},
{kw:"flushPipeline",hrefs:["13_4-pipelineslot-structure.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","13_8-flush-semantics.html","13_11-branch-handling.html"],captions:["13.4 PipelineSlot Structure","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","13.8 Flush Semantics","13.11 Branch Handling"],subkw:[]},
{kw:"flushPredictionState",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"flushYoungerSlots",hrefs:["13_8-flush-semantics.html","13_10-exception-precision.html","13_11-branch-handling.html","appendix-k----pipeline-retirem.html"],captions:["13.8 Flush Semantics","13.10 Exception Precision","13.11 Branch Handling","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Flyweight",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"FOE",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"FOR",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"Format",hrefs:["chapter-4_6-fbox---floating-po.html"],captions:["4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"Forward",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"Forwarding",hrefs:["13_2-pipeline-role-and-design.html","13_5-pipeline-execution---tick.html","b_1---pipeline-cycle-mechanics.html"],captions:["13.2 Pipeline Role and Design","13.5 Pipeline Execution - tick() and execute()","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"ForwardProgress",hrefs:["13_7-stall-mechanics.html"],captions:["13.7 Stall Mechanics"],subkw:[]},
{kw:"FOW",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"FP32",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"FP64",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"fpClearDirty",hrefs:["appendix-k----pipeline-retirem.html"],captions:["Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"FPCR",hrefs:["chapter-4_6-fbox---floating-po.html","chapter-4_10-cross-box-interac.html","chapter-7_3-exception-detectio.html","7_4-exception-detection-points.html","chapter-7_6-precise-exception-.html","appendix-c---glossary-and-acro.html","alpha_fp_helpers_inl.html","alpha_sse_fp_inl.html","ipr-hive.html"],captions:["4.6 FBox - Floating-Point Box","4.10 Cross-Box Interaction Rules","7.3 ExceptionClass Classification","7.4 Exception Detection Points","7.7 Priority Ordering","Appendix I – Glossary and Acronyms","alpha_fp_helpers_inl","alpha_SSE_fp_inl","IPR Hive"],subkw:[]},
{kw:"FPE",hrefs:["hwpcb-.html","ipr-hive.html","pctx_helpers.html"],captions:["Hardware Privileged Context Block (HWPCB)","IPR Hive","PCTX_helpers"],subkw:[]},
{kw:"fpReg",hrefs:["13_4-pipelineslot-structure.html","appendix-k----pipeline-retirem.html"],captions:["13.4 PipelineSlot Structure","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"FPRegisterFile",hrefs:["chapter-4_10-cross-box-interac.html"],captions:["4.10 Cross-Box Interaction Rules"],subkw:[]},
{kw:"fpValid",hrefs:["13_4-pipelineslot-structure.html","appendix-k----pipeline-retirem.html"],captions:["13.4 PipelineSlot Structure","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"fpValue",hrefs:["13_4-pipelineslot-structure.html","appendix-k----pipeline-retirem.html"],captions:["13.4 PipelineSlot Structure","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"FPVariant",hrefs:["chapter-4_6-fbox---floating-po.html"],captions:["4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"Frame",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"Freeze",hrefs:["chapter-6_5-pipeline-level-beh.html","13_7-stall-mechanics.html"],captions:["6.5 Pipeline-Level Behavior","13.7 Stall Mechanics"],subkw:[]},
{kw:"fromDtbPteWrite",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"fromItbPteWrite",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"Frontend",hrefs:["chapter-4_3-relationship-betwe.html","chapter-4_4-ibox---instruction.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-4_10-cross-box-interac.html","chapter-6_5-pipeline-level-beh.html","chapter-6_6-barrier-release-mo.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","4.4 IBox - Instruction Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","4.10 Cross-Box Interaction Rules","6.5 Pipeline-Level Behavior","6.6 Barrier Release Model"],subkw:[]},
{kw:"FrontendInvalidation",hrefs:["ipr_ic_flush_inl.html"],captions:["IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"FullBarrier",hrefs:["5_10-memory-barriers-(preview).html"],captions:["5.10 Memory Barriers (Preview)"],subkw:[]},
{kw:"FullFlush",hrefs:["13_8-flush-semantics.html"],captions:["13.8 Flush Semantics"],subkw:[]},
{kw:"FullPath",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"Function",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"Functional Boxes",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html","chapter-1_2---design-goals-and.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience","1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"FunctionalDomain",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"functionCode",hrefs:["chapter-4_4-ibox---instruction.html","chapter-6_4-classes-of-seriali.html","appendixg-instructiongrainmechanics.html"],captions:["4.4 IBox - Instruction Box","6.4 Classes of Serialization Instructions","Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"FunctionField",hrefs:["alpha_operate_opcode_helper.html"],captions:["alpha_operate_opcode_helper"],subkw:[]},
{kw:"fuzzing",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"GateLevel",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"GCC",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"General",hrefs:["chapter-7_3-exception-detectio.html"],captions:["7.3 ExceptionClass Classification"],subkw:[]},
{kw:"generate_all_grains",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"generate_all_grains.py",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"GENTRAP",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"getActiveSP",hrefs:["ipr_getactivesp_inl.html"],captions:["Ipr_getActiveSP_inl"],subkw:[]},
{kw:"getAsm",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"getPredictedTarget",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"GFloat",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"GH",hrefs:["chapter-5_4-virtual-addressing.html","appendixf-spam(ptetranslationbuffer).html"],captions:["5.4 Virtual Addressing and Translation","Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"ghCoverage",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"Global",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"Global IRQ Controller",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"Global_HWPCBBank_Interface.h",hrefs:["ghwpcbbank_globalstatics.html"],captions:["globalHWPCBManager)"],subkw:[]},
{kw:"Global_IPLBank_Interface.h",hrefs:["giprbank-(iprbank)_qglobalstatics.html"],captions:["globalIprRegistry)"],subkw:[]},
{kw:"Global_IRQController.h\/CPP",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"Global_PALVectorTable.h",hrefs:["pal-vector-table-(gpalvectorta.html"],captions:["globalPalVectorTable))"],subkw:[]},
{kw:"GlobalBarrier",hrefs:["chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-6_13-serialization-in-.html"],captions:["6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","6.13 Serialization in SMP Systems"],subkw:[]},
{kw:"GlobalCoordination",hrefs:["chapter-6_7-mb---full-memory-b.html"],captions:["6.7 MB - Full Memory Barrier"],subkw:[]},
{kw:"globalDtbManager",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"globalEpoch",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"globalFaultDispatcher",hrefs:["chapter-7_4-faultdispatcher.html"],captions:["7.5 FaultDispatcher"],subkw:[]},
{kw:"GlobalFlag",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"globalGenAtFill",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"GlobalHistory",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"GlobalHWPCBBank",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"GlobalHWPCBController",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"globalIPR",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"globalIPRCold",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"globalIPRHot",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"globalIPRIbox",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"GlobalIPRInterface",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"globalItbManager",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"GlobalOrdering",hrefs:["chapter-6_7-mb---full-memory-b.html"],captions:["6.7 MB - Full Memory Barrier"],subkw:[]},
{kw:"GlobalVisibility",hrefs:["13_9-serialization-and-barrier.html"],captions:["13.9 Serialization and Barriers in Pipeline"],subkw:[]},
{kw:"Grain",hrefs:["chapter-4_2-box-based-executio.html","chapter-4_3-relationship-betwe.html","chapter-4_4-ibox---instruction.html","chapter-5_13-interaction-with-.html","chapter-6_5-pipeline-level-beh.html","7_4-exception-detection-points.html","13_4-pipelineslot-structure.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","13_9-serialization-and-barrier.html","13_11-branch-handling.html","appendixg-instructiongrainmechanics.html","appendix-c---glossary-and-acro.html"],captions:["4.2 Box-Based Execution Model","4.3 Execution Flow: Grains, Pipeline, and Boxes","4.4 IBox - Instruction Box","5.13 Interaction with Pipeline","6.5 Pipeline-Level Behavior","7.4 Exception Detection Points","13.4 PipelineSlot Structure","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","13.9 Serialization and Barriers in Pipeline","13.11 Branch Handling","Appendix G – Instruction Grain Mechanics","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"GrainAutoRegistrar",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"GrainFactoryLib",hrefs:["appendixd-repositorydirectorystructure.html","appendixg-instructiongrainmechanics.html"],captions:["Appendix D – Repository Directory Structure","Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"GrainMaster",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"GrainMaster.tsv",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"GrainPlatform",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"GrainRegistrationCore",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"GrainResolver",hrefs:["chapter-4_3-relationship-betwe.html","chapter-4_4-ibox---instruction.html","chapter-4_10-cross-box-interac.html","appendixd-repositorydirectorystructure.html","appendixg-instructiongrainmechanics.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","4.4 IBox - Instruction Box","4.10 Cross-Box Interaction Rules","Appendix D – Repository Directory Structure","Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"Grains",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"GrainType",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"Granularity",hrefs:["chapter-5_11-load-locked-_-sto.html"],captions:["5.11 Load-Locked \/ Store-Conditional (LL\/SC)"],subkw:[]},
{kw:"GranularityHint",hrefs:["chapter-5_4-virtual-addressing.html","appendixf-spam(ptetranslationbuffer).html","trait-examples.html"],captions:["5.4 Virtual Addressing and Translation","Appendix M – SPAM TLB\/PTE Management Mechanics","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"GS160",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"GS320",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"GS320_V62.exe",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"GS80",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"Gshare",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"Guarantee",hrefs:["chapter-7_7-exception-delivery.html"],captions:["7.8 Precise Exception Model"],subkw:[]},
{kw:"GuestMemory",hrefs:["chapter-1_4---architectural-in.html","chapter-4_3-relationship-betwe.html","chapter-4_4-ibox---instruction.html","chapter-4_7---mbox---memory-bo.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-4_10-cross-box-interac.html","chapter-5_2-design-philosophy.html","chapter-5_3-memory-layers-over.html","chapter-5_5-guestmemory---shar.html","chapter-5_8-loads-and-stores.html","chapter-5_9-write-buffers.html","chapter-5_13-interaction-with-.html","chapter-5_14-smp-consideration.html","chapter-6_5-pipeline-level-beh.html","13_6-stage-implementations.html","appendixd-repositorydirectorystructure.html","appendix-k----pipeline-retirem.html"],captions:["1.4 Major Architectural Layers","4.3 Execution Flow: Grains, Pipeline, and Boxes","4.4 IBox - Instruction Box","4.7 MBox - Memory Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","4.10 Cross-Box Interaction Rules","5.2 Design Philosophy","5.3 Memory Layers Overview","5.5 GuestMemory - Shared Physical Address Space","5.8 Loads and Stores","5.9 Write Buffers","5.13 Interaction with Pipeline","5.14 SMP Considerations","6.5 Pipeline-Level Behavior","13.6 Stage Implementations","Appendix D – Repository Directory Structure","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"HALT",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-5_9-write-buffers.html","exceptions.html"],captions:["4.5 EBox - Execution Box (Integer Core)","5.9 Write Buffers","Exceptions Vector Map"],subkw:[]},
{kw:"HALTED",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box"],subkw:[]},
{kw:"handleFPTrap",hrefs:["7_4-exception-detection-points.html"],captions:["7.4 Exception Detection Points"],subkw:[]},
{kw:"handleInterrupt",hrefs:["13_8-flush-semantics.html"],captions:["13.8 Flush Semantics"],subkw:[]},
{kw:"Handler",hrefs:["chapter-7_9-interrupt-handling.html"],captions:["7.10 Interrupt Handling"],subkw:[]},
{kw:"handleRead",hrefs:["chapter-5_7-mmio-regions.html"],captions:["5.7 MMIO Regions"],subkw:[]},
{kw:"handleTLBShootdownIPI",hrefs:["chapter-7_9-interrupt-handling.html"],captions:["7.10 Interrupt Handling"],subkw:[]},
{kw:"handleWrite",hrefs:["chapter-5_7-mmio-regions.html"],captions:["5.7 MMIO Regions"],subkw:[]},
{kw:"Hardware",hrefs:["chapter-6_2-weak-ordering-as-t.html"],captions:["6.2 Weak Ordering as the Default"],subkw:[]},
{kw:"Hardware Interrupt",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"HardwareBehavior",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"HardwarePrivilegedContextBlock",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"HardwareRegister",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"HardwareRestartParameterBlock",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"HardwareWriteEnable",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"hasDeliverable",hrefs:["7_4-exception-detection-points.html","chapter-7_9-interrupt-handling.html"],captions:["7.4 Exception Detection Points","7.10 Interrupt Handling"],subkw:[]},
{kw:"Hash",hrefs:["appendixb-branchpredictionmechanics.html","appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix B – Branch Prediction Mechanics","Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"hash bucket",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"hasPendingArithmeticTraps",hrefs:["chapter-7_4-faultdispatcher.html"],captions:["7.5 FaultDispatcher"],subkw:[]},
{kw:"hasPendingInterrupt",hrefs:["chapter-7_4-faultdispatcher.html"],captions:["7.5 FaultDispatcher"],subkw:[]},
{kw:"hasPendingMachineCheck",hrefs:["chapter-7_4-faultdispatcher.html"],captions:["7.5 FaultDispatcher"],subkw:[]},
{kw:"hasPendingTLBFaults",hrefs:["chapter-7_4-faultdispatcher.html"],captions:["7.5 FaultDispatcher"],subkw:[]},
{kw:"Hazard",hrefs:["13_2-pipeline-role-and-design.html","13_6-stage-implementations.html"],captions:["13.2 Pipeline Role and Design","13.6 Stage Implementations"],subkw:[]},
{kw:"HazardDetection",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"Header",hrefs:["chapter-5_5-guestmemory---shar.html","chapter-5_6-safememory---phsyi.html","chapter-5_9-write-buffers.html","chapter-7_4-faultdispatcher.html","13_2-pipeline-role-and-design.html"],captions:["5.5 GuestMemory - Shared Physical Address Space","5.6 SafeMemory - Physical RAM Backend","5.9 Write Buffers","7.5 FaultDispatcher","13.2 Pipeline Role and Design"],subkw:[]},
{kw:"HeaderFile",hrefs:["13_3-pipeline-structure---ring.html"],captions:["13.3 Pipeline Structure - Ring Buffer"],subkw:[]},
{kw:"HeadPointer",hrefs:["b_1---pipeline-cycle-mechanics.html"],captions:["Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"Helper",hrefs:["chapter-6_6-barrier-release-mo.html"],captions:["6.6 Barrier Release Model"],subkw:[]},
{kw:"helpers",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"Heuristics",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Hierarchical navigation",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Hierarchical structure",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"highestPendingLevel",hrefs:["chapter-7_9-interrupt-handling.html"],captions:["7.10 Interrupt Handling"],subkw:[]},
{kw:"HighPosition",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"Hint",hrefs:["chapter-6_4-classes-of-seriali.html"],captions:["6.4 Classes of Serialization Instructions"],subkw:[]},
{kw:"HistoryTable",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"Hit",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"HitRate",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"HostOptimizations",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"HostOrdering",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"HostThreadContext",hrefs:["currentcputls.html"],captions:["CurrentCpuTls"],subkw:[]},
{kw:"hot path optimization, Performance Tuning",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"HotIPR",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"HotPath",hrefs:["alpha_int_byteops_inl.html","alpha_sse_fp_inl.html","alpha_sse_int_inl.html","axp_attributes_core.html","globalipr_hot_cold.html"],captions:["alpha_int_byteops_inl","alpha_SSE_fp_inl","alpha_SSE_int_inl","Axp_Attributes_core","globalIPR_hot_cold"],subkw:[]},
{kw:"hot-path",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"HotPathLogging",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"HW_LD",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"HW_MFPR",hrefs:["chapter-4_5-ebox---execution-b.html","appendixg-instructiongrainmechanics.html","pctx_helpers.html"],captions:["4.5 EBox - Execution Box (Integer Core)","Appendix G – Instruction Grain Mechanics","PCTX_helpers"],subkw:[]},
{kw:"HW_MTPR",hrefs:["chapter-4_5-ebox---execution-b.html","appendixg-instructiongrainmechanics.html","pctx_helpers.html"],captions:["4.5 EBox - Execution Box (Integer Core)","Appendix G – Instruction Grain Mechanics","PCTX_helpers"],subkw:[]},
{kw:"HW_REI",hrefs:["13_8-flush-semantics.html","13_9-serialization-and-barrier.html","appendixg-instructiongrainmechanics.html","appendix-k----pipeline-retirem.html"],captions:["13.8 Flush Semantics","13.9 Serialization and Barriers in Pipeline","Appendix G – Instruction Grain Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"HW_REI return path, PAL Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"HW_ST",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"HWE",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"HWINT",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"hwIPL",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"HWPCB",hrefs:["appendix-c---glossary-and-acro.html","exceptionstateupdate_inl.html","global_hwpcbbank_interface.html","ipr_getactivesp_inl.html"],captions:["Appendix I – Glossary and Acronyms","ExceptionStateUpdate_inl","Global_HWPCBBank_Interface","Ipr_getActiveSP_inl"],subkw:[]},
{kw:"HWPCB_core",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"HWPCB_core.h",hrefs:["ghwpcbbank_globalstatics.html"],captions:["globalHWPCBManager)"],subkw:[]},
{kw:"HWPCBBank",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"HWPCBSlot",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"HWRPB",hrefs:["chapter-5_5-guestmemory---shar.html","chapter-5_6-safememory---phsyi.html","appendix-c---glossary-and-acro.html"],captions:["5.5 GuestMemory - Shared Physical Address Space","5.6 SafeMemory - Physical RAM Backend","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"hwVector",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"I_CTL",hrefs:["ipr_ic_flush_inl.html","iprstorage_ibox.html"],captions:["IPR_IC_FLUSH_inl","IprStorage_IBox"],subkw:[]},
{kw:"IACV",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"IBox",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html","chapter-4_3-relationship-betwe.html","chapter-4_4-ibox---instruction.html","chapter-4_10-cross-box-interac.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","13_11-branch-handling.html","appendixd-repositorydirectorystructure.html","appendixg-instructiongrainmechanics.html","b_1---pipeline-cycle-mechanics.html","globalipr_hot_cold.html","ipr_ic_flush_inl.html","ipr-hive.html","iprstorage_ibox.html","registers-ibox.html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers","4.3 Execution Flow: Grains, Pipeline, and Boxes","4.4 IBox - Instruction Box","4.10 Cross-Box Interaction Rules","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","13.11 Branch Handling","Appendix D – Repository Directory Structure","Appendix G – Instruction Grain Mechanics","Appendix L – Pipeline Cycle Mechanics","globalIPR_hot_cold","IPR_IC_FLUSH_inl","IPR Hive","IprStorage_IBox","Registers"],subkw:[]},
{kw:"IBoxBase",hrefs:["chapter-4_4-ibox---instruction.html"],captions:["4.4 IBox - Instruction Box"],subkw:[]},
{kw:"IBoxIPR",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"IBoxLib",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"ICache",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"I-cache",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"ICacheFlush",hrefs:["ipr_ic_flush_inl.html"],captions:["IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"ICCSR",hrefs:["appendixb-branchpredictionmechanics.html","ipr-hive.html"],captions:["Appendix B – Branch Prediction Mechanics","IPR Hive"],subkw:[]},
{kw:"ICEnable",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"ICFlush",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"ICtl",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"ICtlRegister",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"Identifier",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"Identity",hrefs:["13_4-pipelineslot-structure.html"],captions:["13.4 PipelineSlot Structure"],subkw:[]},
{kw:"IDeviceEmulator",hrefs:["chapter-1_4---architectural-in.html","chapter-4_7---mbox---memory-bo.html","chapter-5_3-memory-layers-over.html","chapter-5_7-mmio-regions.html"],captions:["1.4 Major Architectural Layers","4.7 MBox - Memory Box","5.3 Memory Layers Overview","5.7 MMIO Regions"],subkw:[]},
{kw:"IEEE",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"IEEE754",hrefs:["chapter-4_6-fbox---floating-po.html","appendix-c---glossary-and-acro.html"],captions:["4.6 FBox - Floating-Point Box","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"IEEEIdentity",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"IER",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"IF",hrefs:["13_2-pipeline-role-and-design.html","13_3-pipeline-structure---ring.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","13_11-branch-handling.html","b_1---pipeline-cycle-mechanics.html"],captions:["13.2 Pipeline Role and Design","13.3 Pipeline Structure - Ring Buffer","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","13.11 Branch Handling","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"IFAULT",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"ILLEGAL_INSTRUCTION",hrefs:["chapter-4_4-ibox---instruction.html","13_6-stage-implementations.html","appendixg-instructiongrainmechanics.html","appendix-k----pipeline-retirem.html"],captions:["4.4 IBox - Instruction Box","13.6 Stage Implementations","Appendix G – Instruction Grain Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"IllegalInstruction",hrefs:["chapter-7_3-exception-detectio.html","7_4-exception-detection-points.html","chapter-7_6-precise-exception-.html"],captions:["7.3 ExceptionClass Classification","7.4 Exception Detection Points","7.7 Priority Ordering"],subkw:[]},
{kw:"IMB",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"immediate",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"immediateDecode",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"Implementation",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html","chapter-4_7---mbox---memory-bo.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","alpha-va-format-contract.html","chapter-5_5-guestmemory---shar.html","chapter-5_6-safememory---phsyi.html","chapter-5_9-write-buffers.html","chapter-6_7-mb---full-memory-b.html","chapter-6_8-wmb---write-memory.html","chapter-6_9-excb---exception-b.html","chapter-6_10---trapb---trap-ba.html","chapter-7_4-faultdispatcher.html","13_3-pipeline-structure---ring.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box","4.7 MBox - Memory Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.4.4 Alpha VA Field Boundary Reference","5.5 GuestMemory - Shared Physical Address Space","5.6 SafeMemory - Physical RAM Backend","5.9 Write Buffers","6.7 MB - Full Memory Barrier","6.8 WMB - Write Memory Barrier","6.9 EXCB - Exception Barrier","6.10 TRAPB - Trap Barrier","7.5 FaultDispatcher","13.3 Pipeline Structure - Ring Buffer"],subkw:[]},
{kw:"Implementation chapters (12–22)",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Implementation separation",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"ImplicitOrdering",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"ImplicitSequencing",hrefs:["chapter-5_2-design-philosophy.html"],captions:["5.2 Design Philosophy"],subkw:[]},
{kw:"IMPLVER",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"Index",hrefs:["chapter-5_4-virtual-addressing.html","13_3-pipeline-structure---ring.html"],captions:["5.4 Virtual Addressing and Translation","13.3 Pipeline Structure - Ring Buffer"],subkw:[]},
{kw:"Indexed IRQ",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"Indirect",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"Inexact",hrefs:["chapter-4_6-fbox---floating-po.html","7_4-exception-detection-points.html","alpha_fp_helpers_inl.html","exc_sum_helpers.html"],captions:["4.6 FBox - Floating-Point Box","7.4 Exception Detection Points","alpha_fp_helpers_inl","EXC_SUM_helpers"],subkw:[]},
{kw:"InFlight",hrefs:["b_1---pipeline-cycle-mechanics.html"],captions:["Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"INFRASTRUCTURE",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"Initialization",hrefs:["chapter-4_3-relationship-betwe.html","chapter-5_5-guestmemory---shar.html","chapter-5_6-safememory---phsyi.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","5.5 GuestMemory - Shared Physical Address Space","5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"initiatingCpu",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"Injection",hrefs:["chapter-4_3-relationship-betwe.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes"],subkw:[]},
{kw:"Inlining",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"InOrder",hrefs:["13_2-pipeline-role-and-design.html","b_1---pipeline-cycle-mechanics.html","appendix-k----pipeline-retirem.html"],captions:["13.2 Pipeline Role and Design","Appendix L – Pipeline Cycle Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Input",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"INS",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"INSBL",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"insert",hrefs:["alpha_int_byteops_inl.html","pte_core.html"],captions:["alpha_int_byteops_inl","pte_core"],subkw:[]},
{kw:"insertDTB",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"insertField",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"insertITB",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"inServiceMask",hrefs:["chapter-7_9-interrupt-handling.html"],captions:["7.10 Interrupt Handling"],subkw:[]},
{kw:"INSLH",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"INSLL",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"Inspectable state",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"INSQH",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"INSQL",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"Instance",hrefs:["chapter-5_5-guestmemory---shar.html","chapter-5_7-mmio-regions.html","chapter-5_14-smp-consideration.html"],captions:["5.5 GuestMemory - Shared Physical Address Space","5.7 MMIO Regions","5.14 SMP Considerations"],subkw:[]},
{kw:"Instruction",hrefs:["chapter-4_3-relationship-betwe.html","chapter-4_4-ibox---instruction.html","chapter-5_4-virtual-addressing.html","chapter-5_13-interaction-with-.html","chapter-6_2-weak-ordering-as-t.html","chapter-6_10---trapb---trap-ba.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-7_7-exception-delivery.html","chapter-7_8-pal-mode-entry.html","13_2-pipeline-role-and-design.html","13_3-pipeline-structure---ring.html","appendixd-repositorydirectorystructure.html","appendix-c---glossary-and-acro.html","pte_core.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","4.4 IBox - Instruction Box","5.4 Virtual Addressing and Translation","5.13 Interaction with Pipeline","6.2 Weak Ordering as the Default","6.10 TRAPB - Trap Barrier","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","7.8 Precise Exception Model","7.9 Exception Delivery and PAL Mode Entry","13.2 Pipeline Role and Design","13.3 Pipeline Structure - Ring Buffer","Appendix D – Repository Directory Structure","Appendix I – Glossary and Acronyms","pte_core"],subkw:[]},
{kw:"Instruction decode isolation",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"InstructionBoundary",hrefs:["7_4-exception-detection-points.html"],captions:["7.4 Exception Detection Points"],subkw:[]},
{kw:"InstructionBox",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"InstructionCache",hrefs:["ipr_ic_flush_inl.html","iprstorage_ibox.html"],captions:["IPR_IC_FLUSH_inl","IprStorage_IBox"],subkw:[]},
{kw:"InstructionControl",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"InstructionDecode",hrefs:["alpha_operate_opcode_helper.html"],captions:["alpha_operate_opcode_helper"],subkw:[]},
{kw:"InstructionExtensions",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"InstructionFetch",hrefs:["ipr_ic_flush_inl.html"],captions:["IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"InstructionGrain",hrefs:["13_4-pipelineslot-structure.html","appendixg-instructiongrainmechanics.html"],captions:["13.4 PipelineSlot Structure","Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"InstructionGrainRegistry",hrefs:["chapter-4_4-ibox---instruction.html","appendixg-instructiongrainmechanics.html","appendix-c---glossary-and-acro.html"],captions:["4.4 IBox - Instruction Box","Appendix G – Instruction Grain Mechanics","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"InstructionGrains",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"InstructionSemantics",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"InstructionStream",hrefs:["ipr_ic_flush_inl.html"],captions:["IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"InstructionTLB",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"InstructionTranslationBuffer",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"InstructionWord",hrefs:["chapter-4_4-ibox---instruction.html"],captions:["4.4 IBox - Instruction Box"],subkw:[]},
{kw:"Instrumentation",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"INSWH",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"INSWL",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"intClearDirty",hrefs:["appendix-k----pipeline-retirem.html"],captions:["Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Integer",hrefs:["chapter-4_3-relationship-betwe.html","appendixd-repositorydirectorystructure.html","appendixg-instructiongrainmechanics.html","alpha_alu_inl.html","alpha_int_byteops_inl.html","alpha_int_helpers_inl.html","alpha_operate_opcode_helper.html","alpha_sse_fp_inl.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","Appendix D – Repository Directory Structure","Appendix G – Instruction Grain Mechanics","alpha_alu_inl","alpha_int_byteops_inl","alpha_int_helpers_inl","alpha_operate_opcode_helper","alpha_SSE_fp_inl"],subkw:[]},
{kw:"IntegerArithmetic",hrefs:["chapter-4_5-ebox---execution-b.html","alpha_sse_int_inl.html"],captions:["4.5 EBox - Execution Box (Integer Core)","alpha_SSE_int_inl"],subkw:[]},
{kw:"IntegerConversion",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"IntegerOperate",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"IntegerOverflow",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"Intentionality",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Interaction",hrefs:["chapter-4_3-relationship-betwe.html","chapter-4_10-cross-box-interac.html","chapter-5_11-load-locked-_-sto.html","chapter-5_13-interaction-with-.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","4.10 Cross-Box Interaction Rules","5.11 Load-Locked \/ Store-Conditional (LL\/SC)","5.13 Interaction with Pipeline"],subkw:[]},
{kw:"Interface",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html"],captions:["4.7 MBox - Memory Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box"],subkw:[]},
{kw:"InternalError",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"InternalProcessorError",hrefs:["chapter-7_3-exception-detectio.html"],captions:["7.3 ExceptionClass Classification"],subkw:[]},
{kw:"InternalProcessorRegister",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"inter-processor interrupt (IPI), IPI Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"InterProcessorInterrupt",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"interrupt",hrefs:["chapter-5_11-load-locked-_-sto.html","chapter-6_5-pipeline-level-beh.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-7_3-exception-detectio.html","7_4-exception-detection-points.html","chapter-7_5-priority-ordering.html","chapter-7_6-precise-exception-.html","chapter-7_8-pal-mode-entry.html","chapter-7_9-interrupt-handling.html","13_8-flush-semantics.html","appendix-c---glossary-and-acro.html","exceptions.html","ipr-hive.html"],captions:["5.11 Load-Locked \/ Store-Conditional (LL\/SC)","6.5 Pipeline-Level Behavior","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","7.3 ExceptionClass Classification","7.4 Exception Detection Points","7.6 PendingEvent Structure","7.7 Priority Ordering","7.9 Exception Delivery and PAL Mode Entry","7.10 Interrupt Handling","13.8 Flush Semantics","Appendix I – Glossary and Acronyms","Exceptions Vector Map","IPR Hive"],subkw:[]},
{kw:"Interrupt Acknowledge",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"interrupt acknowledgement, Device Interrupt Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt affinity optimization, Advanced Topics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt coalescing, Advanced Topics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt controller, Overview",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Interrupt Delivery",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"interrupt delivery, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt dispatch, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt eligibility report, Debugging and Diagnostics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt eligibility, Debugging and Diagnostics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt fairness, Performance Tuning",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt fast path, Performance Tuning",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt latency reduction, Performance Tuning",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Interrupt Masking",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"interrupt masking, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Interrupt Pending",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"Interrupt Posting",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"Interrupt Priority",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"interrupt priority level (IPL), Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Interrupt Queue",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"interrupt queue sharding, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Interrupt Register",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"Interrupt Reset",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"interrupt routing policy, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Interrupt Service Routine (ISR)",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"interrupt state dump, Debugging and Diagnostics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt statistics counters, Debugging and Diagnostics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt trace logging, Debugging and Diagnostics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Interrupt Vector",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"interrupt vector, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"InterruptController",hrefs:["ps_helpers_inl.html"],captions:["PS_helpers_inl"],subkw:[]},
{kw:"InterruptDelivery",hrefs:["oniplchanged_inl.html"],captions:["onIPLChanged_inl"],subkw:[]},
{kw:"InterruptEligibility",hrefs:["oniplchanged_inl.html"],captions:["onIPLChanged_inl"],subkw:[]},
{kw:"InterruptHandling",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"InterruptMask",hrefs:["chapter-7_8-pal-mode-entry.html"],captions:["7.9 Exception Delivery and PAL Mode Entry"],subkw:[]},
{kw:"InterruptMasking",hrefs:["oniplchanged_inl.html","ps_helpers_inl.html"],captions:["onIPLChanged_inl","PS_helpers_inl"],subkw:[]},
{kw:"InterruptPending",hrefs:["ps_helpers_inl.html"],captions:["PS_helpers_inl"],subkw:[]},
{kw:"InterruptPriority",hrefs:["ps_helpers_inl.html"],captions:["PS_helpers_inl"],subkw:[]},
{kw:"InterruptPriorityLevel",hrefs:["appendix-c---glossary-and-acro.html","oniplchanged_inl.html"],captions:["Appendix I – Glossary and Acronyms","onIPLChanged_inl"],subkw:[]},
{kw:"InterruptRouter",hrefs:["chapter-4_10-cross-box-interac.html","chapter-7_9-interrupt-handling.html","appendixd-repositorydirectorystructure.html"],captions:["4.10 Cross-Box Interaction Rules","7.10 Interrupt Handling","Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"Interrupts are asynchronous events originating outside the instruction stream. They are sampled between instructions, masked by processor state (IPL, CM), may be deferred, and do not invalidate the current instruction.",hrefs:["chapter-7_2-terminology-and-cl.html"],captions:["7.2 Terminology and Classification"],subkw:[]},
{kw:"IntraCycle",hrefs:["13_2-pipeline-role-and-design.html"],captions:["13.2 Pipeline Role and Design"],subkw:[]},
{kw:"intReg",hrefs:["13_4-pipelineslot-structure.html","appendix-k----pipeline-retirem.html"],captions:["13.4 PipelineSlot Structure","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"intValid",hrefs:["13_4-pipelineslot-structure.html","appendix-k----pipeline-retirem.html"],captions:["13.4 PipelineSlot Structure","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"intValue",hrefs:["13_4-pipelineslot-structure.html","appendix-k----pipeline-retirem.html"],captions:["13.4 PipelineSlot Structure","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Invalidate",hrefs:["13_5-pipeline-execution---tick.html","13_8-flush-semantics.html"],captions:["13.5 Pipeline Execution - tick() and execute()","13.8 Flush Semantics"],subkw:[]},
{kw:"invalidate entry",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"invalidate method",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"invalidateAllDTB",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"invalidateAllITB",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"invalidateAllTLBs",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"invalidateASN",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"invalidateNonASM",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"InvalidateRange",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"invalidateTLBsByASN",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"Invalidation",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_4-virtual-addressing.html","chapter-5_11-load-locked-_-sto.html","chapter-5_13-interaction-with-.html","chapter-5_14-smp-consideration.html","chapter-6_13-serialization-in-.html","chapter-7_7-exception-delivery.html","chapter-7_9-interrupt-handling.html","appendixf-spam(ptetranslationbuffer).html","appendixg-instructiongrainmechanics.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.4 Virtual Addressing and Translation","5.11 Load-Locked \/ Store-Conditional (LL\/SC)","5.13 Interaction with Pipeline","5.14 SMP Considerations","6.13 Serialization in SMP Systems","7.8 Precise Exception Model","7.10 Interrupt Handling","Appendix M – SPAM TLB\/PTE Management Mechanics","Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"invalidation strategy",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"InvalidationPolicy",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"InvalidOperation",hrefs:["chapter-4_6-fbox---floating-po.html","7_4-exception-detection-points.html","alpha_fp_helpers_inl.html","alpha_sse_fp_inl.html","exc_sum_helpers.html"],captions:["4.6 FBox - Floating-Point Box","7.4 Exception Detection Points","alpha_fp_helpers_inl","alpha_SSE_fp_inl","EXC_SUM_helpers"],subkw:[]},
{kw:"Invariant",hrefs:["chapter-4_4-ibox---instruction.html","chapter-4_5-ebox---execution-b.html","chapter-4_7---mbox---memory-bo.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-4_10-cross-box-interac.html","chapter-5_5-guestmemory---shar.html","13_2-pipeline-role-and-design.html","13_10-exception-precision.html","appendix-k----pipeline-retirem.html"],captions:["4.4 IBox - Instruction Box","4.5 EBox - Execution Box (Integer Core)","4.7 MBox - Memory Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","4.10 Cross-Box Interaction Rules","5.5 GuestMemory - Shared Physical Address Space","13.2 Pipeline Role and Design","13.10 Exception Precision","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Invocation",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"IPBit",hrefs:["ps_helpers_inl.html"],captions:["PS_helpers_inl"],subkw:[]},
{kw:"IPI",hrefs:["chapter-1_3---major-architectu.html","chapter-5_14-smp-consideration.html","chapter-6_7-mb---full-memory-b.html","chapter-6_13-serialization-in-.html","appendixf-spam(ptetranslationbuffer).html","appendix-c---glossary-and-acro.html"],captions:["1.3 Target Architecture","5.14 SMP Considerations","6.7 MB - Full Memory Barrier","6.13 Serialization in SMP Systems","Appendix M – SPAM TLB\/PTE Management Mechanics","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"IPI (Inter-Processor Interrupts)",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"IPI delivery",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"IPI dequeue processing, CPU Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"IPI queue handling, IPI Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"IPI_core",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"IPI-based invalidation",hrefs:["sharding-mechanism---pte---spa.html","shard-scaffolding-ownership.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager","Shard Scaffolding Ownership"],subkw:[]},
{kw:"IPIManager",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"IPIs",hrefs:["chapter-1_4---architectural-in.html","chapter-7_9-interrupt-handling.html"],captions:["1.4 Major Architectural Layers","7.10 Interrupt Handling"],subkw:[]},
{kw:"IPL",hrefs:["7_4-exception-detection-points.html","chapter-7_6-precise-exception-.html","chapter-7_8-pal-mode-entry.html","chapter-7_9-interrupt-handling.html","appendix-c---glossary-and-acro.html","ipr-hive.html","oniplchanged_inl.html","ps_helpers_inl.html"],captions:["7.4 Exception Detection Points","7.7 Priority Ordering","7.9 Exception Delivery and PAL Mode Entry","7.10 Interrupt Handling","Appendix I – Glossary and Acronyms","IPR Hive","onIPLChanged_inl","PS_helpers_inl"],subkw:[]},
{kw:"IPLCanonical",hrefs:["ps_helpers_inl.html"],captions:["PS_helpers_inl"],subkw:[]},
{kw:"IPR",hrefs:["chapter-5_4-virtual-addressing.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-7_7-exception-delivery.html","appendix-c---glossary-and-acro.html","exc_sum_helpers.html","exceptionstateupdate_inl.html","globalipr_hot_cold.html","ipr_ic_flush_inl.html","ipr-hive.html","iprstorage_ibox.html","pctx_helpers.html"],captions:["5.4 Virtual Addressing and Translation","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","7.8 Precise Exception Model","Appendix I – Glossary and Acronyms","EXC_SUM_helpers","ExceptionStateUpdate_inl","globalIPR_hot_cold","IPR_IC_FLUSH_inl","IPR Hive","IprStorage_IBox","PCTX_helpers"],subkw:[]},
{kw:"IPR (Internal Processor Register)",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"IPRAccess",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"IPRBank",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"IPRIndex",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"IPRInteraction",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"IPRs",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"IPRStaging",hrefs:["13_8-flush-semantics.html"],captions:["13.8 Flush Semantics"],subkw:[]},
{kw:"IPRStorage",hrefs:["ipr-hive.html","iprstorage_ibox.html","trait-examples.html"],captions:["IPR Hive","IprStorage_IBox","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"IPRStorage_Cold",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"IPRStorage_core.h",hrefs:["giprbank-(iprbank)_qglobalstatics.html"],captions:["globalIprRegistry)"],subkw:[]},
{kw:"IPRStorage_Hot",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"IPRStorage-Cold",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"IPRStorage-Hot",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"IPRStorage-IBox",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"IRQ",hrefs:["oniplchanged_inl.html"],captions:["onIPLChanged_inl"],subkw:[]},
{kw:"IRQ (Interrupt Request)",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"IRQ Bank",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"IRQ Controller",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"IRQ Handler",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"IRQ Mask",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"IRQ Priority",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"IRQ Vector Table",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"IRQController",hrefs:["oniplchanged_inl.html"],captions:["onIPLChanged_inl"],subkw:[]},
{kw:"IRQPendingState",hrefs:["chapter-4_10-cross-box-interac.html","7_4-exception-detection-points.html","chapter-7_9-interrupt-handling.html","appendixd-repositorydirectorystructure.html"],captions:["4.10 Cross-Box Interaction Rules","7.4 Exception Detection Points","7.10 Interrupt Handling","Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"IrqTemplate",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"Irreversible",hrefs:["appendix-k----pipeline-retirem.html"],captions:["Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"IS",hrefs:["13_2-pipeline-role-and-design.html","13_3-pipeline-structure---ring.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","b_1---pipeline-cycle-mechanics.html"],captions:["13.2 Pipeline Role and Design","13.3 Pipeline Structure - Ring Buffer","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"ISA",hrefs:["chapter-1_3---major-architectu.html","alpha_alu_inl.html"],captions:["1.3 Target Architecture","alpha_alu_inl"],subkw:[]},
{kw:"ISAExtensions",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"isAlive",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"isBranchFormat",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"isGlobal",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"isMemoryException",hrefs:["exceptionmapping_inl.html"],captions:["ExceptionMapping_inl"],subkw:[]},
{kw:"isMemoryFormat",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"isNegL",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"isNegQ",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"Isolation",hrefs:["chapter-4_2-box-based-executio.html","chapter-4_3-relationship-betwe.html"],captions:["4.2 Box-Based Execution Model","4.3 Execution Flow: Grains, Pipeline, and Boxes"],subkw:[]},
{kw:"isOperateFormat",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"isPipelineStalled",hrefs:["13_7-stall-mechanics.html"],captions:["13.7 Stall Mechanics"],subkw:[]},
{kw:"Issue",hrefs:["13_3-pipeline-structure---ring.html"],captions:["13.3 Pipeline Structure - Ring Buffer"],subkw:[]},
{kw:"issueMemoryBarrier",hrefs:["chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-6_13-serialization-in-.html"],captions:["6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","6.13 Serialization in SMP Systems"],subkw:[]},
{kw:"isSynchronousException",hrefs:["exceptionmapping_inl.html"],captions:["ExceptionMapping_inl"],subkw:[]},
{kw:"isValid",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"isZeroL",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"isZeroQ",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"ITB",hrefs:["chapter-1_4---architectural-in.html","chapter-4_7---mbox---memory-bo.html","chapter-4_10-cross-box-interac.html","chapter-5_3-memory-layers-over.html","chapter-5_4-virtual-addressing.html","chapter-7_9-interrupt-handling.html","appendixf-spam(ptetranslationbuffer).html","appendix-c---glossary-and-acro.html","ipr-hive.html","permissions_helper_inl.html","pte_core.html"],captions:["1.4 Major Architectural Layers","4.7 MBox - Memory Box","4.10 Cross-Box Interaction Rules","5.3 Memory Layers Overview","5.4 Virtual Addressing and Translation","7.10 Interrupt Handling","Appendix M – SPAM TLB\/PTE Management Mechanics","Appendix I – Glossary and Acronyms","IPR Hive","permissions_helper_inl","pte_core"],subkw:[]},
{kw:"ITB_MISS",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"ITB_PTE",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"ITB_PTE_FAULT",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"ITB_TAG",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"ItbAcv",hrefs:["chapter-7_3-exception-detectio.html","chapter-7_6-precise-exception-.html"],captions:["7.3 ExceptionClass Classification","7.7 Priority Ordering"],subkw:[]},
{kw:"ITB-ASN",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"ITBInvalidation",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"ITBManagerType",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"ItbMiss",hrefs:["chapter-7_3-exception-detectio.html","7_4-exception-detection-points.html","chapter-7_6-precise-exception-.html"],captions:["7.3 ExceptionClass Classification","7.4 Exception Detection Points","7.7 Priority Ordering"],subkw:[]},
{kw:"ITB-pte",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"ITB-tag",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"ITBVictimPolicy",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"ITMISS",hrefs:["chapter-5_12-memory-faults.html"],captions:["5.12 Memory Faults"],subkw:[]},
{kw:"JIT",hrefs:["1_5-non-goalschapter1.html","chapter-4_2-box-based-executio.html"],captions:["1.5 Non-Goals","4.2 Box-Based Execution Model"],subkw:[]},
{kw:"JMP",hrefs:["chapter-4_5-ebox---execution-b.html","13_11-branch-handling.html","appendixb-branchpredictionmechanics.html"],captions:["4.5 EBox - Execution Box (Integer Core)","13.11 Branch Handling","Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"JSR",hrefs:["chapter-4_5-ebox---execution-b.html","13_11-branch-handling.html","appendixb-branchpredictionmechanics.html"],captions:["4.5 EBox - Execution Box (Integer Core)","13.11 Branch Handling","Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"JSR_COROUTINE",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"Jump",hrefs:["13_11-branch-handling.html"],captions:["13.11 Branch Handling"],subkw:[]},
{kw:"Kernel",hrefs:["chapter-7_8-pal-mode-entry.html"],captions:["7.9 Exception Delivery and PAL Mode Entry"],subkw:[]},
{kw:"Kernel Stack Pointer",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"KernelMode",hrefs:["chapter-5_4-virtual-addressing.html","ipr_getactivesp_inl.html","permissions_helper_inl.html","ps_helpers_inl.html"],captions:["5.4 Virtual Addressing and Translation","Ipr_getActiveSP_inl","permissions_helper_inl","PS_helpers_inl"],subkw:[]},
{kw:"KernelReadEnable",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"kernel-stack",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"KernelWriteEnable",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"kind",hrefs:["chapter-7_4-faultdispatcher.html","chapter-7_5-priority-ordering.html"],captions:["7.5 FaultDispatcher","7.6 PendingEvent Structure"],subkw:[]},
{kw:"kRealmCount (static)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"KSEG",hrefs:["chapter-5_3-memory-layers-over.html","chapter-5_4-virtual-addressing.html"],captions:["5.3 Memory Layers Overview","5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"kSizeClassCount (static)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"KSP",hrefs:["hwpcb-.html","ipr_getactivesp_inl.html"],captions:["Hardware Privileged Context Block (HWPCB)","Ipr_getActiveSP_inl"],subkw:[]},
{kw:"L1",hrefs:["chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html"],captions:["5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"L2",hrefs:["chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html"],captions:["5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"L3",hrefs:["chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html"],captions:["5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"Latency",hrefs:["chapter-4_6-fbox---floating-po.html","chapter-5_9-write-buffers.html","appendixg-instructiongrainmechanics.html","b_1---pipeline-cycle-mechanics.html"],captions:["4.6 FBox - Floating-Point Box","5.9 Write Buffers","Appendix G – Instruction Grain Mechanics","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"LatencyModeling",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Layer",hrefs:["chapter-5_3-memory-layers-over.html"],captions:["5.3 Memory Layers Overview"],subkw:[]},
{kw:"Layers",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"Layout",hrefs:["alpha-va-format-contract.html","chapter-5_6-safememory---phsyi.html"],captions:["5.4.4 Alpha VA Field Boundary Reference","5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"Lazy",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"LazyDecode",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"LDA",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"LDAH",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"LDBU",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"LDF",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"LDG",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"LDL",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_7---mbox---memory-bo.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.7 MBox - Memory Box"],subkw:[]},
{kw:"LDL_L",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_7---mbox---memory-bo.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.7 MBox - Memory Box"],subkw:[]},
{kw:"LDQ",hrefs:["chapter-4_3-relationship-betwe.html","chapter-4_5-ebox---execution-b.html","chapter-4_7---mbox---memory-bo.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","4.5 EBox - Execution Box (Integer Core)","4.7 MBox - Memory Box"],subkw:[]},
{kw:"LDQ_L",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_7---mbox---memory-bo.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.7 MBox - Memory Box"],subkw:[]},
{kw:"LDQ_U",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_7---mbox---memory-bo.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.7 MBox - Memory Box"],subkw:[]},
{kw:"LDS",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"LDT",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"LDWU",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"LDx_L",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"Least Recently Used (LRU)",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"Legacy",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"LessOrEqual",hrefs:["alpha_alu_inl.html","alpha_fp_helpers_inl.html"],captions:["alpha_alu_inl","alpha_fp_helpers_inl"],subkw:[]},
{kw:"LessThan",hrefs:["alpha_alu_inl.html","alpha_fp_helpers_inl.html"],captions:["alpha_alu_inl","alpha_fp_helpers_inl"],subkw:[]},
{kw:"LetterBox",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"Level",hrefs:["chapter-5_4-virtual-addressing.html","chapter-7_9-interrupt-handling.html","appendix-c---glossary-and-acro.html"],captions:["5.4 Virtual Addressing and Translation","7.10 Interrupt Handling","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"LevelBits",hrefs:["chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html"],captions:["5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"level-triggered interrupt, Device Interrupt Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"LFU",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"License",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"Lifecycle",hrefs:["chapter-4_3-relationship-betwe.html","chapter-4_4-ibox---instruction.html","chapter-5_4-virtual-addressing.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","4.4 IBox - Instruction Box","5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"Likely",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"Line",hrefs:["13_3-pipeline-structure---ring.html"],captions:["13.3 Pipeline Structure - Ring Buffer"],subkw:[]},
{kw:"Linux",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"LiteralLogging",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"LLSC",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_3-memory-layers-over.html","chapter-5_11-load-locked-_-sto.html","chapter-5_14-smp-consideration.html","chapter-6_2-weak-ordering-as-t.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","13_10-exception-precision.html","appendix-k----pipeline-retirem.html","appendix-c---glossary-and-acro.html","reservationmanager.html"],captions:["4.7 MBox - Memory Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.3 Memory Layers Overview","5.11 Load-Locked \/ Store-Conditional (LL\/SC)","5.14 SMP Considerations","6.2 Weak Ordering as the Default","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","13.10 Exception Precision","Appendix K – Pipeline Retirement Mechanics","Appendix I – Glossary and Acronyms","ReservationManager"],subkw:[]},
{kw:"Load",hrefs:["chapter-4_3-relationship-betwe.html","chapter-4_7---mbox---memory-bo.html","chapter-5_2-design-philosophy.html","chapter-5_5-guestmemory---shar.html","chapter-5_6-safememory---phsyi.html","chapter-5_8-loads-and-stores.html","5_10-memory-barriers-(preview).html","chapter-5_13-interaction-with-.html","chapter-6_2-weak-ordering-as-t.html","chapter-6_7-mb---full-memory-b.html","chapter-6_8-wmb---write-memory.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","4.7 MBox - Memory Box","5.2 Design Philosophy","5.5 GuestMemory - Shared Physical Address Space","5.6 SafeMemory - Physical RAM Backend","5.8 Loads and Stores","5.10 Memory Barriers (Preview)","5.13 Interaction with Pipeline","6.2 Weak Ordering as the Default","6.7 MB - Full Memory Barrier","6.8 WMB - Write Memory Barrier"],subkw:[]},
{kw:"LoadLinked",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"LOADLOAD",hrefs:["chapter-6_4-classes-of-seriali.html"],captions:["6.4 Classes of Serialization Instructions"],subkw:[]},
{kw:"LoadLocked",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-5_11-load-locked-_-sto.html","appendix-c---glossary-and-acro.html"],captions:["4.7 MBox - Memory Box","5.11 Load-Locked \/ Store-Conditional (LL\/SC)","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"LoadPattern",hrefs:["chapter-4_7---mbox---memory-bo.html"],captions:["4.7 MBox - Memory Box"],subkw:[]},
{kw:"LocalBuffer",hrefs:["chapter-6_13-serialization-in-.html"],captions:["6.13 Serialization in SMP Systems"],subkw:[]},
{kw:"LocalDrain",hrefs:["chapter-6_7-mb---full-memory-b.html","chapter-6_8-wmb---write-memory.html"],captions:["6.7 MB - Full Memory Barrier","6.8 WMB - Write Memory Barrier"],subkw:[]},
{kw:"Lock",hrefs:["chapter-6_7-mb---full-memory-b.html","chapter-6_8-wmb---write-memory.html"],captions:["6.7 MB - Full Memory Barrier","6.8 WMB - Write Memory Barrier"],subkw:[]},
{kw:"LockFree",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"lock-free hot path, Key Design Principles",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"lock-free polling, Key Design Principles",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"lock-free sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"Logging",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Logical",hrefs:["alpha_alu_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_alu_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"logicalAnd",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"LogicalIndex",hrefs:["13_3-pipeline-structure---ring.html"],captions:["13.3 Pipeline Structure - Ring Buffer"],subkw:[]},
{kw:"logicalNand",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"logicalNor",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"LogicalOperation",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"logicalOr",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"logicalXor",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"logs",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"Longword",hrefs:["chapter-4_7---mbox---memory-bo.html","alpha_alu_inl.html","alpha_fp_helpers_inl.html","alpha_int_byteops_inl.html","alpha_int_helpers_inl.html"],captions:["4.7 MBox - Memory Box","alpha_alu_inl","alpha_fp_helpers_inl","alpha_int_byteops_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"lookup",hrefs:["chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html","chapter-5_5-guestmemory---shar.html","appendixf-spam(ptetranslationbuffer).html","appendixg-instructiongrainmechanics.html"],captions:["5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference","5.5 GuestMemory - Shared Physical Address Space","Appendix M – SPAM TLB\/PTE Management Mechanics","Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"lookupDTB",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"lookupITB",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"Loop",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"LOWEST_IPL routing, Advanced Topics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"LowMemory",hrefs:["chapter-5_5-guestmemory---shar.html","chapter-5_6-safememory---phsyi.html"],captions:["5.5 GuestMemory - Shared Physical Address Space","5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"LowPosition",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"LRU",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"m_cBox",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"m_cycleCount",hrefs:["13_6-stage-implementations.html","b_1---pipeline-cycle-mechanics.html"],captions:["13.6 Stage Implementations","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"m_eBox",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"m_fBox",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"m_head",hrefs:["13_3-pipeline-structure---ring.html","b_1---pipeline-cycle-mechanics.html"],captions:["13.3 Pipeline Structure - Ring Buffer","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"m_instructionsRetired",hrefs:["13_6-stage-implementations.html","appendix-k----pipeline-retirem.html"],captions:["13.6 Stage Implementations","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"m_mBox",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"m_nextSequence",hrefs:["13_6-stage-implementations.html"],captions:["13.6 Stage Implementations"],subkw:[]},
{kw:"m_occ",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"m_palBox",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"m_pending",hrefs:["13_4-pipelineslot-structure.html","13_6-stage-implementations.html","13_10-exception-precision.html","appendix-k----pipeline-retirem.html"],captions:["13.4 PipelineSlot Structure","13.6 Stage Implementations","13.10 Exception Precision","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"m_pendingFetch",hrefs:["13_6-stage-implementations.html"],captions:["13.6 Stage Implementations"],subkw:[]},
{kw:"m_shards",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"m_slots",hrefs:["13_3-pipeline-structure---ring.html","b_1---pipeline-cycle-mechanics.html"],captions:["13.3 Pipeline Structure - Ring Buffer","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"m_totalCycles",hrefs:["appendix-k----pipeline-retirem.html"],captions:["Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"m_ver",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"MachineCheck",hrefs:["chapter-7_3-exception-detectio.html","chapter-7_5-priority-ordering.html","chapter-7_6-precise-exception-.html","iprstorage_ibox.html"],captions:["7.3 ExceptionClass Classification","7.6 PendingEvent Structure","7.7 Priority Ordering","IprStorage_IBox"],subkw:[]},
{kw:"machine-check",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"MachineCheckReason",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"MainRAM",hrefs:["chapter-5_5-guestmemory---shar.html","chapter-5_6-safememory---phsyi.html"],captions:["5.5 GuestMemory - Shared Physical Address Space","5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"Maintainability",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Maintainer guidance",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"maintenanceTick",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"Major subsystems",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"makeArithmeticEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeBreakpointEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeBugcheckEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeCallPalEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeDTBAccessViolationEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeDTBFaultEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeDTBMissDouble3Event",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeDTBMissDouble4Event",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeDTBMissSingleEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeFENEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeGrainKey",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"makeIllegalOpcodeEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeInterruptEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeITBAccessViolationEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeITBMissEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeMachineCheckEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeMTFPCREvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeResetEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeSoftwareTrapEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeTag",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"makeUnalignedEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"Management",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html"],captions:["4.7 MBox - Memory Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box"],subkw:[]},
{kw:"manager",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"Manager pattern",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"manual",hrefs:["chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html","appendixd-repositorydirectorystructure.html"],captions:["5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference","Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"Map",hrefs:["chapter-5_5-guestmemory---shar.html"],captions:["5.5 GuestMemory - Shared Physical Address Space"],subkw:[]},
{kw:"mapClassToPalVector",hrefs:["exceptionmapping_inl.html"],captions:["ExceptionMapping_inl"],subkw:[]},
{kw:"Mapping",hrefs:["chapter-5_3-memory-layers-over.html","13_3-pipeline-structure---ring.html"],captions:["5.3 Memory Layers Overview","13.3 Pipeline Structure - Ring Buffer"],subkw:[]},
{kw:"Mask",hrefs:["chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-7_6-precise-exception-.html","appendix-c---glossary-and-acro.html","alpha_int_byteops_inl.html"],captions:["6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","7.7 Priority Ordering","Appendix I – Glossary and Acronyms","alpha_int_byteops_inl"],subkw:[]},
{kw:"Masking",hrefs:["chapter-7_9-interrupt-handling.html"],captions:["7.10 Interrupt Handling"],subkw:[]},
{kw:"MaxASN",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"Maximum",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"MB",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_2-design-philosophy.html","chapter-5_8-loads-and-stores.html","chapter-5_9-write-buffers.html","5_10-memory-barriers-(preview).html","chapter-6_4-classes-of-seriali.html","chapter-6_7-mb---full-memory-b.html","chapter-6_13-serialization-in-.html","13_7-stall-mechanics.html","13_9-serialization-and-barrier.html","appendixg-instructiongrainmechanics.html","appendix-c---glossary-and-acro.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.2 Design Philosophy","5.8 Loads and Stores","5.9 Write Buffers","5.10 Memory Barriers (Preview)","6.4 Classes of Serialization Instructions","6.7 MB - Full Memory Barrier","6.13 Serialization in SMP Systems","13.7 Stall Mechanics","13.9 Serialization and Barriers in Pipeline","Appendix G – Instruction Grain Mechanics","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"MB barrier",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"MB2",hrefs:["chapter-6_4-classes-of-seriali.html","chapter-6_7-mb---full-memory-b.html"],captions:["6.4 Classes of Serialization Instructions","6.7 MB - Full Memory Barrier"],subkw:[]},
{kw:"MBox",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html","chapter-4_3-relationship-betwe.html","chapter-4_4-ibox---instruction.html","chapter-4_7---mbox---memory-bo.html","chapter-4_10-cross-box-interac.html","chapter-5_4-virtual-addressing.html","chapter-5_8-loads-and-stores.html","chapter-5_11-load-locked-_-sto.html","chapter-5_12-memory-faults.html","chapter-5_13-interaction-with-.html","7_4-exception-detection-points.html","13_6-stage-implementations.html","13_8-flush-semantics.html","appendixd-repositorydirectorystructure.html","appendixg-instructiongrainmechanics.html","appendix-k----pipeline-retirem.html","ipr-hive.html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers","4.3 Execution Flow: Grains, Pipeline, and Boxes","4.4 IBox - Instruction Box","4.7 MBox - Memory Box","4.10 Cross-Box Interaction Rules","5.4 Virtual Addressing and Translation","5.8 Loads and Stores","5.11 Load-Locked \/ Store-Conditional (LL\/SC)","5.12 Memory Faults","5.13 Interaction with Pipeline","7.4 Exception Detection Points","13.6 Stage Implementations","13.8 Flush Semantics","Appendix D – Repository Directory Structure","Appendix G – Instruction Grain Mechanics","Appendix K – Pipeline Retirement Mechanics","IPR Hive"],subkw:[]},
{kw:"MBoxLib_EV6",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"MCES",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"MCHK",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"mchkAddr",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"mchkCode",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"Meaning",hrefs:["chapter-4_2-box-based-executio.html","chapter-4_10-cross-box-interac.html"],captions:["4.2 Box-Based Execution Model","4.10 Cross-Box Interaction Rules"],subkw:[]},
{kw:"Mechanism",hrefs:["5_10-memory-barriers-(preview).html","chapter-5_11-load-locked-_-sto.html","appendix-c---glossary-and-acro.html"],captions:["5.10 Memory Barriers (Preview)","5.11 Load-Locked \/ Store-Conditional (LL\/SC)","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"MEM",hrefs:["chapter-4_4-ibox---instruction.html","chapter-4_7---mbox---memory-bo.html","13_2-pipeline-role-and-design.html","13_3-pipeline-structure---ring.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","13_7-stall-mechanics.html","13_9-serialization-and-barrier.html","13_10-exception-precision.html","b_1---pipeline-cycle-mechanics.html","appendix-k----pipeline-retirem.html"],captions:["4.4 IBox - Instruction Box","4.7 MBox - Memory Box","13.2 Pipeline Role and Design","13.3 Pipeline Structure - Ring Buffer","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","13.7 Stall Mechanics","13.9 Serialization and Barriers in Pipeline","13.10 Exception Precision","Appendix L – Pipeline Cycle Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"MEM_STATUS",hrefs:["chapter-5_6-safememory---phsyi.html"],captions:["5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"Memory",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html","chapter-4_3-relationship-betwe.html","chapter-4_7---mbox---memory-bo.html","chapter-7_7-exception-delivery.html","13_2-pipeline-role-and-design.html","13_3-pipeline-structure---ring.html","appendixd-repositorydirectorystructure.html","appendixg-instructiongrainmechanics.html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers","4.3 Execution Flow: Grains, Pipeline, and Boxes","4.7 MBox - Memory Box","7.8 Precise Exception Model","13.2 Pipeline Role and Design","13.3 Pipeline Structure - Ring Buffer","Appendix D – Repository Directory Structure","Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"Memory isolation",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Memory ordering",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Memory ordering rules",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Memory subsystem",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"MemoryAccess",hrefs:["chapter-4_10-cross-box-interac.html","chapter-5_13-interaction-with-.html"],captions:["4.10 Cross-Box Interaction Rules","5.13 Interaction with Pipeline"],subkw:[]},
{kw:"MemoryBarrier",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_9-write-buffers.html","5_10-memory-barriers-(preview).html","chapter-5_11-load-locked-_-sto.html","chapter-5_14-smp-consideration.html","chapter-6_6-barrier-release-mo.html","chapter-6_7-mb---full-memory-b.html","appendix-c---glossary-and-acro.html","corelib.html","define_helpers.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.9 Write Buffers","5.10 Memory Barriers (Preview)","5.11 Load-Locked \/ Store-Conditional (LL\/SC)","5.14 SMP Considerations","6.6 Barrier Release Model","6.7 MB - Full Memory Barrier","Appendix I – Glossary and Acronyms","CoreLib","define_helpers"],subkw:[]},
{kw:"memoryBarrierCompleted",hrefs:["chapter-6_5-pipeline-level-beh.html","13_4-pipelineslot-structure.html","13_6-stage-implementations.html","13_7-stall-mechanics.html","13_9-serialization-and-barrier.html"],captions:["6.5 Pipeline-Level Behavior","13.4 PipelineSlot Structure","13.6 Stage Implementations","13.7 Stall Mechanics","13.9 Serialization and Barriers in Pipeline"],subkw:[]},
{kw:"MemoryBarrierCoordinator",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-4_10-cross-box-interac.html","chapter-5_14-smp-consideration.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-6_13-serialization-in-.html","13_7-stall-mechanics.html","13_9-serialization-and-barrier.html","appendixd-repositorydirectorystructure.html","appendix-c---glossary-and-acro.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","4.10 Cross-Box Interaction Rules","5.14 SMP Considerations","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","6.13 Serialization in SMP Systems","13.7 Stall Mechanics","13.9 Serialization and Barriers in Pipeline","Appendix D – Repository Directory Structure","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"MemoryBarrierKind",hrefs:["chapter-6_4-classes-of-seriali.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-6_13-serialization-in-.html"],captions:["6.4 Classes of Serialization Instructions","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","6.13 Serialization in SMP Systems"],subkw:[]},
{kw:"MemoryConsumption",hrefs:["chapter-5_6-safememory---phsyi.html"],captions:["5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"MemoryEffect",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"MemoryFault",hrefs:["chapter-7_3-exception-detectio.html"],captions:["7.3 ExceptionClass Classification"],subkw:[]},
{kw:"MemoryIO",hrefs:["chapter-4_10-cross-box-interac.html"],captions:["4.10 Cross-Box Interaction Rules"],subkw:[]},
{kw:"memoryLib",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"MemoryMap",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box"],subkw:[]},
{kw:"MemoryMappedIO",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"MemoryModel",hrefs:["chapter-5_2-design-philosophy.html","chapter-5_14-smp-consideration.html","chapter-6_2-weak-ordering-as-t.html"],captions:["5.2 Design Philosophy","5.14 SMP Considerations","6.2 Weak Ordering as the Default"],subkw:[]},
{kw:"MemoryOperation",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_10-cross-box-interac.html","chapter-6_7-mb---full-memory-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.10 Cross-Box Interaction Rules","6.7 MB - Full Memory Barrier"],subkw:[]},
{kw:"MemoryProtection",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"MemoryRegion",hrefs:["chapter-5_6-safememory---phsyi.html"],captions:["5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"MemorySize",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"MemorySpan",hrefs:["chapter-5_5-guestmemory---shar.html","chapter-5_6-safememory---phsyi.html"],captions:["5.5 GuestMemory - Shared Physical Address Space","5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"MemorySystem",hrefs:["chapter-5_3-memory-layers-over.html","chapter-5_12-memory-faults.html","chapter-5_13-interaction-with-.html"],captions:["5.3 Memory Layers Overview","5.12 Memory Faults","5.13 Interaction with Pipeline"],subkw:[]},
{kw:"MemoryView",hrefs:["chapter-6_13-serialization-in-.html"],captions:["6.13 Serialization in SMP Systems"],subkw:[]},
{kw:"MemoryWrite",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"MEMStage",hrefs:["chapter-5_8-loads-and-stores.html","chapter-5_12-memory-faults.html","chapter-5_13-interaction-with-.html","chapter-6_5-pipeline-level-beh.html","chapter-6_6-barrier-release-mo.html"],captions:["5.8 Loads and Stores","5.12 Memory Faults","5.13 Interaction with Pipeline","6.5 Pipeline-Level Behavior","6.6 Barrier Release Model"],subkw:[]},
{kw:"Metadata",hrefs:["chapter-4_4-ibox---instruction.html","chapter-7_5-priority-ordering.html"],captions:["4.4 IBox - Instruction Box","7.6 PendingEvent Structure"],subkw:[]},
{kw:"Method",hrefs:["chapter-4_6-fbox---floating-po.html","chapter-4_7---mbox---memory-bo.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html"],captions:["4.6 FBox - Floating-Point Box","4.7 MBox - Memory Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box"],subkw:[]},
{kw:"MF_FPCR",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"Microarchitecture",hrefs:["1_5-non-goalschapter1.html","chapter-4_2-box-based-executio.html","ipr_ic_flush_inl.html"],captions:["1.5 Non-Goals","4.2 Box-Based Execution Model","IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"mini-cache",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"Minimum",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"Misprediction",hrefs:["13_6-stage-implementations.html","13_11-branch-handling.html","appendixb-branchpredictionmechanics.html"],captions:["13.6 Stage Implementations","13.11 Branch Handling","Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"Miss",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"MissDetection",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"MissStaging",hrefs:["13_8-flush-semantics.html"],captions:["13.8 Flush Semantics"],subkw:[]},
{kw:"mmAccessType",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"mmFaultReason",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"MMIO",hrefs:["chapter-1_4---architectural-in.html","chapter-4_7---mbox---memory-bo.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_2-design-philosophy.html","chapter-5_3-memory-layers-over.html","chapter-5_5-guestmemory---shar.html","chapter-5_7-mmio-regions.html","chapter-5_12-memory-faults.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","appendix-c---glossary-and-acro.html"],captions:["1.4 Major Architectural Layers","4.7 MBox - Memory Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.2 Design Philosophy","5.3 Memory Layers Overview","5.5 GuestMemory - Shared Physical Address Space","5.7 MMIO Regions","5.12 Memory Faults","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"mmio_DMACoherencyManager",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"mmio_Manager",hrefs:["chapter-1_4---architectural-in.html","chapter-4_7---mbox---memory-bo.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-4_10-cross-box-interac.html"],captions:["1.4 Major Architectural Layers","4.7 MBox - Memory Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","4.10 Cross-Box Interaction Rules"],subkw:[]},
{kw:"MMIOIndicator",hrefs:["chapter-5_9-write-buffers.html"],captions:["5.9 Write Buffers"],subkw:[]},
{kw:"mmioLib",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"MMIOManager",hrefs:["chapter-5_3-memory-layers-over.html","chapter-5_5-guestmemory---shar.html","chapter-5_7-mmio-regions.html","appendixd-repositorydirectorystructure.html","appendix-c---glossary-and-acro.html"],captions:["5.3 Memory Layers Overview","5.5 GuestMemory - Shared Physical Address Space","5.7 MMIO Regions","Appendix D – Repository Directory Structure","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"MMU",hrefs:["axp_attributes_core.html","currentcputls.html","ipr-hive.html","permissions_helper_inl.html","pte_core.html"],captions:["Axp_Attributes_core","CurrentCpuTls","IPR Hive","permissions_helper_inl","pte_core"],subkw:[]},
{kw:"MMU (Memory Management Unit)",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"MMUInvalidation",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"mnemonic",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"Mode",hrefs:["chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html","chapter-7_8-pal-mode-entry.html","chapter-7_9-interrupt-handling.html"],captions:["5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference","7.9 Exception Delivery and PAL Mode Entry","7.10 Interrupt Handling"],subkw:[]},
{kw:"ModeDependentState",hrefs:["ipr_getactivesp_inl.html"],captions:["Ipr_getActiveSP_inl"],subkw:[]},
{kw:"Model",hrefs:["chapter-4_2-box-based-executio.html","alpha-va-format-contract.html","5_10-memory-barriers-(preview).html","chapter-7_7-exception-delivery.html","13_2-pipeline-role-and-design.html"],captions:["4.2 Box-Based Execution Model","5.4.4 Alpha VA Field Boundary Reference","5.10 Memory Barriers (Preview)","7.8 Precise Exception Model","13.2 Pipeline Role and Design"],subkw:[]},
{kw:"ModeTransition",hrefs:["chapter-6_4-classes-of-seriali.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html"],captions:["6.4 Classes of Serialization Instructions","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC"],subkw:[]},
{kw:"Modularity",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"Modulo",hrefs:["13_3-pipeline-structure---ring.html"],captions:["13.3 Pipeline Structure - Ring Buffer"],subkw:[]},
{kw:"Monolith",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"MRU",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"MSK",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"MSKBL",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"MSKLH",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"MSKLL",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"MSKQH",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"MSKQL",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"MSKWH",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"MSKWL",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"MSVC",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"MT_FPCR",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html","chapter-7_3-exception-detectio.html","exceptions.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box","7.3 ExceptionClass Classification","Exceptions Vector Map"],subkw:[]},
{kw:"MTPR_SIRR, Software Interrupts",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Mul64",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"MULL",hrefs:["chapter-4_5-ebox---execution-b.html","alpha_sse_int_inl.html"],captions:["4.5 EBox - Execution Box (Integer Core)","alpha_SSE_int_inl"],subkw:[]},
{kw:"MULLV",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"MULL-V",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"mulQ",hrefs:["chapter-4_5-ebox---execution-b.html","corelib.html"],captions:["4.5 EBox - Execution Box (Integer Core)","CoreLib"],subkw:[]},
{kw:"MULQV",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"MULS",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"MULT",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"multicore sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"MultiCPU",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"Multi-CPU Interrupts",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"MultiCycle",hrefs:["13_6-stage-implementations.html","13_7-stall-mechanics.html","b_1---pipeline-cycle-mechanics.html"],captions:["13.6 Stage Implementations","13.7 Stall Mechanics","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"Multiplication",hrefs:["alpha_fp_helpers_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_fp_helpers_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"Multiply",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"Multiprocessor correctness",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"mustComplete",hrefs:["chapter-6_10---trapb---trap-ba.html"],captions:["6.10 TRAPB - Trap Barrier"],subkw:[]},
{kw:"Mutex",hrefs:["chapter-5_11-load-locked-_-sto.html"],captions:["5.11 Load-Locked \/ Store-Conditional (LL\/SC)"],subkw:[]},
{kw:"MVI",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"MyDTBTraits",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"MyITBTraits",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"NaN",hrefs:["chapter-4_6-fbox---floating-po.html","alpha_fp_helpers_inl.html"],captions:["4.6 FBox - Floating-Point Box","alpha_fp_helpers_inl"],subkw:[]},
{kw:"NAND",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"needsMemoryBarrier",hrefs:["chapter-5_13-interaction-with-.html","chapter-6_5-pipeline-level-beh.html","chapter-6_6-barrier-release-mo.html","13_4-pipelineslot-structure.html","13_6-stage-implementations.html","13_7-stall-mechanics.html","13_9-serialization-and-barrier.html"],captions:["5.13 Interaction with Pipeline","6.5 Pipeline-Level Behavior","6.6 Barrier Release Model","13.4 PipelineSlot Structure","13.6 Stage Implementations","13.7 Stall Mechanics","13.9 Serialization and Barriers in Pipeline"],subkw:[]},
{kw:"needsWriteback",hrefs:["chapter-4_3-relationship-betwe.html","13_4-pipelineslot-structure.html","appendixg-instructiongrainmechanics.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","13.4 PipelineSlot Structure","Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"needsWriteBufferDrain",hrefs:["chapter-5_13-interaction-with-.html","chapter-6_5-pipeline-level-beh.html","chapter-6_6-barrier-release-mo.html","13_4-pipelineslot-structure.html","13_6-stage-implementations.html","13_7-stall-mechanics.html","13_9-serialization-and-barrier.html"],captions:["5.13 Interaction with Pipeline","6.5 Pipeline-Level Behavior","6.6 Barrier Release Model","13.4 PipelineSlot Structure","13.6 Stage Implementations","13.7 Stall Mechanics","13.9 Serialization and Barriers in Pipeline"],subkw:[]},
{kw:"Negative",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"NeverInline",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"NeverTaken",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"nextPC",hrefs:["13_4-pipelineslot-structure.html","13_11-branch-handling.html"],captions:["13.4 PipelineSlot Structure","13.11 Branch Handling"],subkw:[]},
{kw:"No cross-domain state access",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"No implicit ordering",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"NoDiscard",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"NON_DETERMINISTIC",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"NonCanonical",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"NonCanonicalAddress",hrefs:["chapter-5_12-memory-faults.html"],captions:["5.12 Memory Faults"],subkw:[]},
{kw:"NonFPCR",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"NonGoals",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Non-goals reference",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"NOR",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"Normative chapter",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Normative specification",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"NoSideEffects",hrefs:["alpha_int_helpers_inl.html"],captions:["alpha_int_helpers_inl"],subkw:[]},
{kw:"Notification",hrefs:["chapter-6_8-wmb---write-memory.html","appendix-c---glossary-and-acro.html"],captions:["6.8 WMB - Write Memory Barrier","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"Observability",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Observation",hrefs:["chapter-5_14-smp-consideration.html","chapter-6_2-weak-ordering-as-t.html","chapter-6_13-serialization-in-.html"],captions:["5.14 SMP Considerations","6.2 Weak Ordering as the Default","6.13 Serialization in SMP Systems"],subkw:[]},
{kw:"Occupancy",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"Offset",hrefs:["chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html","chapter-5_6-safememory---phsyi.html","chapter-7_8-pal-mode-entry.html","alpha_int_byteops_inl.html"],captions:["5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference","5.6 SafeMemory - Physical RAM Backend","7.9 Exception Delivery and PAL Mode Entry","alpha_int_byteops_inl"],subkw:[]},
{kw:"OffsetBase",hrefs:["chapter-5_5-guestmemory---shar.html"],captions:["5.5 GuestMemory - Shared Physical Address Space"],subkw:[]},
{kw:"OffsetMask",hrefs:["chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html"],captions:["5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"One cycle per iteration",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"OneInOneOut",hrefs:["b_1---pipeline-cycle-mechanics.html"],captions:["Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"One-way dependency flow",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"onIPLChanged",hrefs:["oniplchanged_inl.html"],captions:["onIPLChanged_inl"],subkw:[]},
{kw:"OPCDEC",hrefs:["chapter-7_3-exception-detectio.html","chapter-7_6-precise-exception-.html","exceptions.html"],captions:["7.3 ExceptionClass Classification","7.7 Priority Ordering","Exceptions Vector Map"],subkw:[]},
{kw:"OpcDecFault",hrefs:["chapter-7_3-exception-detectio.html"],captions:["7.3 ExceptionClass Classification"],subkw:[]},
{kw:"Opcode",hrefs:["chapter-4_3-relationship-betwe.html","chapter-4_4-ibox---instruction.html","chapter-6_4-classes-of-seriali.html","appendixg-instructiongrainmechanics.html","alpha_operate_opcode_helper.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","4.4 IBox - Instruction Box","6.4 Classes of Serialization Instructions","Appendix G – Instruction Grain Mechanics","alpha_operate_opcode_helper"],subkw:[]},
{kw:"OpenVMS",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"Operand",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"Operate",hrefs:["alpha_operate_opcode_helper.html"],captions:["alpha_operate_opcode_helper"],subkw:[]},
{kw:"Operation",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-5_9-write-buffers.html","5_10-memory-barriers-(preview).html","chapter-5_11-load-locked-_-sto.html"],captions:["4.7 MBox - Memory Box","5.9 Write Buffers","5.10 Memory Barriers (Preview)","5.11 Load-Locked \/ Store-Conditional (LL\/SC)"],subkw:[]},
{kw:"operations",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"Optimization",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"Optimization constraints",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Optimization safety",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"OptimizationHints",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"Option",hrefs:["chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html"],captions:["5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"OptionA",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"OptionB",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"OptionC",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"OptionD",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"OR",hrefs:["chapter-4_5-ebox---execution-b.html","alpha_alu_inl.html"],captions:["4.5 EBox - Execution Box (Integer Core)","alpha_alu_inl"],subkw:[]},
{kw:"Ordering",hrefs:["chapter-1_3---major-architectu.html","1_5-non-goalschapter1.html","chapter-4_2-box-based-executio.html","chapter-4_6-fbox---floating-po.html","chapter-4_7---mbox---memory-bo.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-4_10-cross-box-interac.html","chapter-5_2-design-philosophy.html","chapter-5_3-memory-layers-over.html","chapter-5_6-safememory---phsyi.html","chapter-5_7-mmio-regions.html","chapter-5_8-loads-and-stores.html","5_10-memory-barriers-(preview).html","chapter-5_14-smp-consideration.html","chapter-6_2-weak-ordering-as-t.html","chapter-6_13-serialization-in-.html","chapter-7_6-precise-exception-.html","13_2-pipeline-role-and-design.html","13_9-serialization-and-barrier.html","appendix-k----pipeline-retirem.html","appendix-c---glossary-and-acro.html"],captions:["1.3 Target Architecture","1.5 Non-Goals","4.2 Box-Based Execution Model","4.6 FBox - Floating-Point Box","4.7 MBox - Memory Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","4.10 Cross-Box Interaction Rules","5.2 Design Philosophy","5.3 Memory Layers Overview","5.6 SafeMemory - Physical RAM Backend","5.7 MMIO Regions","5.8 Loads and Stores","5.10 Memory Barriers (Preview)","5.14 SMP Considerations","6.2 Weak Ordering as the Default","6.13 Serialization in SMP Systems","7.7 Priority Ordering","13.2 Pipeline Role and Design","13.9 Serialization and Barriers in Pipeline","Appendix K – Pipeline Retirement Mechanics","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"OrderingGuarantee",hrefs:["chapter-6_4-classes-of-seriali.html"],captions:["6.4 Classes of Serialization Instructions"],subkw:[]},
{kw:"OrderingStrength",hrefs:["chapter-6_4-classes-of-seriali.html"],captions:["6.4 Classes of Serialization Instructions"],subkw:[]},
{kw:"OrderOfOperations",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"ORNOR",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"ORNOT",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"Outcome",hrefs:["chapter-6_2-weak-ordering-as-t.html"],captions:["6.2 Weak Ordering as the Default"],subkw:[]},
{kw:"OutOfOrder",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"output",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"Overflow",hrefs:["chapter-4_6-fbox---floating-po.html","7_4-exception-detection-points.html","alpha_alu_inl.html","alpha_fp_helpers_inl.html","alpha_int_helpers_inl.html","alpha_operate_opcode_helper.html","alpha_sse_fp_inl.html"],captions:["4.6 FBox - Floating-Point Box","7.4 Exception Detection Points","alpha_alu_inl","alpha_fp_helpers_inl","alpha_int_helpers_inl","alpha_operate_opcode_helper","alpha_SSE_fp_inl"],subkw:[]},
{kw:"OverflowDetection",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"Overhead",hrefs:["chapter-5_5-guestmemory---shar.html"],captions:["5.5 GuestMemory - Shared Physical Address Space"],subkw:[]},
{kw:"Ownership",hrefs:["chapter-4_7---mbox---memory-bo.html"],captions:["4.7 MBox - Memory Box"],subkw:[]},
{kw:"ownership hierarchy",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"PA",hrefs:["chapter-4_7---mbox---memory-bo.html"],captions:["4.7 MBox - Memory Box"],subkw:[]},
{kw:"PACache",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"PaDecodeCache",hrefs:["chapter-4_4-ibox---instruction.html"],captions:["4.4 IBox - Instruction Box"],subkw:[]},
{kw:"Page",hrefs:["chapter-5_6-safememory---phsyi.html"],captions:["5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"Page Table Base Register",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"PageAlignment",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"PageAllocation",hrefs:["chapter-5_3-memory-layers-over.html"],captions:["5.3 Memory Layers Overview"],subkw:[]},
{kw:"PageBoundary",hrefs:["chapter-5_5-guestmemory---shar.html"],captions:["5.5 GuestMemory - Shared Physical Address Space"],subkw:[]},
{kw:"PageDirectoryEntry",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"PageDuplication",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"PageFrameNumber",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"PageGeometry",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"PageIndex",hrefs:["chapter-5_6-safememory---phsyi.html"],captions:["5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"PageMask",hrefs:["chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html"],captions:["5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"PageNotPresent",hrefs:["chapter-5_4-virtual-addressing.html","chapter-5_12-memory-faults.html"],captions:["5.4 Virtual Addressing and Translation","5.12 Memory Faults"],subkw:[]},
{kw:"PageShift",hrefs:["chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html","appendixf-spam(ptetranslationbuffer).html","permissions_helper_inl.html"],captions:["5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference","Appendix M – SPAM TLB\/PTE Management Mechanics","permissions_helper_inl"],subkw:[]},
{kw:"PageSize",hrefs:["chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html","appendixf-spam(ptetranslationbuffer).html","permissions_helper_inl.html"],captions:["5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference","Appendix M – SPAM TLB\/PTE Management Mechanics","permissions_helper_inl"],subkw:[]},
{kw:"PageSizeCode (enum)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"PageSizeHelpers (class)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"PageTable",hrefs:["chapter-5_3-memory-layers-over.html","chapter-5_4-virtual-addressing.html","chapter-5_14-smp-consideration.html","appendix-c---glossary-and-acro.html","pte_core.html"],captions:["5.3 Memory Layers Overview","5.4 Virtual Addressing and Translation","5.14 SMP Considerations","Appendix I – Glossary and Acronyms","pte_core"],subkw:[]},
{kw:"PageTableEntry",hrefs:["appendix-c---glossary-and-acro.html","trait-examples.html"],captions:["Appendix I – Glossary and Acronyms","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"PageTableWalker",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"PageWalk",hrefs:["chapter-5_3-memory-layers-over.html","pte_core.html"],captions:["5.3 Memory Layers Overview","pte_core"],subkw:[]},
{kw:"PaKey",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"PAL",hrefs:["chapter-1_4---architectural-in.html","chapter-5_6-safememory---phsyi.html","chapter-5_12-memory-faults.html","chapter-6_4-classes-of-seriali.html","chapter-6_13-serialization-in-.html","chapter-7_7-exception-delivery.html","chapter-7_8-pal-mode-entry.html","chapter-7_9-interrupt-handling.html","13_10-exception-precision.html","appendixd-repositorydirectorystructure.html","appendixg-instructiongrainmechanics.html","appendix-c---glossary-and-acro.html","currentcputls.html","ipr-hive.html"],captions:["1.4 Major Architectural Layers","5.6 SafeMemory - Physical RAM Backend","5.12 Memory Faults","6.4 Classes of Serialization Instructions","6.13 Serialization in SMP Systems","7.8 Precise Exception Model","7.9 Exception Delivery and PAL Mode Entry","7.10 Interrupt Handling","13.10 Exception Precision","Appendix D – Repository Directory Structure","Appendix G – Instruction Grain Mechanics","Appendix I – Glossary and Acronyms","CurrentCpuTls","IPR Hive"],subkw:[]},
{kw:"PAL entry on interrupt, PAL Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"PAL entry serialization",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"PAL interrupt blocking, PAL Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"PAL interrupt entry, PAL Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"PAL mode awareness, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"PAL Scratch Area",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"PAL Semantics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"PAL_BASE",hrefs:["chapter-7_8-pal-mode-entry.html"],captions:["7.9 Exception Delivery and PAL Mode Entry"],subkw:[]},
{kw:"PAL_CALL",hrefs:["13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","13_8-flush-semantics.html","13_9-serialization-and-barrier.html","appendix-k----pipeline-retirem.html"],captions:["13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","13.8 Flush Semantics","13.9 Serialization and Barriers in Pipeline","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"PAL_core",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"PAL_core.h",hrefs:["pal-vector-table-(gpalvectorta.html"],captions:["globalPalVectorTable))"],subkw:[]},
{kw:"PAL_SCRATCH[8]",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"PAL-base",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"PalBox",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html","chapter-4_3-relationship-betwe.html","chapter-4_4-ibox---instruction.html","chapter-4_10-cross-box-interac.html","13_6-stage-implementations.html","appendixd-repositorydirectorystructure.html","appendixg-instructiongrainmechanics.html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers","4.3 Execution Flow: Grains, Pipeline, and Boxes","4.4 IBox - Instruction Box","4.10 Cross-Box Interaction Rules","13.6 Stage Implementations","Appendix D – Repository Directory Structure","Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"PalBoxLib",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"PALcode",hrefs:["exc_sum_helpers.html","global_hwpcbbank_interface.html","ipr-hive.html","iprstorage_ibox.html","permissions_helper_inl.html"],captions:["EXC_SUM_helpers","Global_HWPCBBank_Interface","IPR Hive","IprStorage_IBox","permissions_helper_inl"],subkw:[]},
{kw:"PALContext",hrefs:["ipr_getactivesp_inl.html"],captions:["Ipr_getActiveSP_inl"],subkw:[]},
{kw:"PAL-end",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"PALEntry",hrefs:["chapter-5_9-write-buffers.html","chapter-5_11-load-locked-_-sto.html","chapter-6_9-excb---exception-b.html"],captions:["5.9 Write Buffers","5.11 Load-Locked \/ Store-Conditional (LL\/SC)","6.9 EXCB - Exception Barrier"],subkw:[]},
{kw:"PalEntryReason",hrefs:["chapter-7_8-pal-mode-entry.html"],captions:["7.9 Exception Delivery and PAL Mode Entry"],subkw:[]},
{kw:"palFunction",hrefs:["appendix-k----pipeline-retirem.html"],captions:["Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"palLib_EV6",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"PALmode",hrefs:["7_4-exception-detection-points.html","appendix-c---glossary-and-acro.html","global_hwpcbbank_interface.html","ipr-hive.html"],captions:["7.4 Exception Detection Points","Appendix I – Glossary and Acronyms","Global_HWPCBBank_Interface","IPR Hive"],subkw:[]},
{kw:"PALReservationClear",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"PalService",hrefs:["chapter-4_10-cross-box-interac.html","7_4-exception-detection-points.html","chapter-7_9-interrupt-handling.html","appendixd-repositorydirectorystructure.html"],captions:["4.10 Cross-Box Interaction Rules","7.4 Exception Detection Points","7.10 Interrupt Handling","Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"PALStyle",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"PALtemp",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"PALTransition",hrefs:["chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","ps_helpers_inl.html"],captions:["6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","PS_helpers_inl"],subkw:[]},
{kw:"palVector",hrefs:["chapter-7_3-exception-detectio.html","appendix-k----pipeline-retirem.html"],captions:["7.3 ExceptionClass Classification","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"PalVectorId",hrefs:["chapter-7_5-priority-ordering.html","appendixd-repositorydirectorystructure.html","exceptionmapping_inl.html"],captions:["7.6 PendingEvent Structure","Appendix D – Repository Directory Structure","ExceptionMapping_inl"],subkw:[]},
{kw:"PalVectorId_EV6",hrefs:["chapter-7_3-exception-detectio.html"],captions:["7.3 ExceptionClass Classification"],subkw:[]},
{kw:"PalVectorTable",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"Panic",hrefs:["chapter-7_3-exception-detectio.html"],captions:["7.3 ExceptionClass Classification"],subkw:[]},
{kw:"parallel cache",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"PARouteEntry",hrefs:["chapter-5_5-guestmemory---shar.html"],captions:["5.5 GuestMemory - Shared Physical Address Space"],subkw:[]},
{kw:"parser",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"PartialFlush",hrefs:["13_8-flush-semantics.html"],captions:["13.8 Flush Semantics"],subkw:[]},
{kw:"participatingCpus",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"partitioned cache",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"partitioned data structure",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"Partitioning",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"payLoad",hrefs:["chapter-4_3-relationship-betwe.html","chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html","chapter-4_7---mbox---memory-bo.html","chapter-5_8-loads-and-stores.html","13_4-pipelineslot-structure.html","13_6-stage-implementations.html","appendixg-instructiongrainmechanics.html","appendix-k----pipeline-retirem.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box","4.7 MBox - Memory Box","5.8 Loads and Stores","13.4 PipelineSlot Structure","13.6 Stage Implementations","Appendix G – Instruction Grain Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"PC",hrefs:["chapter-4_4-ibox---instruction.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-7_8-pal-mode-entry.html","chapter-7_9-interrupt-handling.html","13_4-pipelineslot-structure.html","13_8-flush-semantics.html","13_11-branch-handling.html","appendix-c---glossary-and-acro.html"],captions:["4.4 IBox - Instruction Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","7.9 Exception Delivery and PAL Mode Entry","7.10 Interrupt Handling","13.4 PipelineSlot Structure","13.8 Flush Semantics","13.11 Branch Handling","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"PCBB",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"PCCache",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"PcDecodeCache",hrefs:["chapter-4_4-ibox---instruction.html"],captions:["4.4 IBox - Instruction Box"],subkw:[]},
{kw:"PCI",hrefs:["chapter-1_4---architectural-in.html","chapter-5_5-guestmemory---shar.html","chapter-5_7-mmio-regions.html"],captions:["1.4 Major Architectural Layers","5.5 GuestMemory - Shared Physical Address Space","5.7 MMIO Regions"],subkw:[]},
{kw:"PcKey",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"pcReason",hrefs:["13_4-pipelineslot-structure.html","13_11-branch-handling.html"],captions:["13.4 PipelineSlot Structure","13.11 Branch Handling"],subkw:[]},
{kw:"PCTX",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"pctx_hw_mtpr_write",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"PDE",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"Penalty",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"PendingCommit",hrefs:["13_4-pipelineslot-structure.html","13_6-stage-implementations.html","13_8-flush-semantics.html","13_10-exception-precision.html","appendix-k----pipeline-retirem.html"],captions:["13.4 PipelineSlot Structure","13.6 Stage Implementations","13.8 Flush Semantics","13.10 Exception Precision","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"PendingEvent",hrefs:["chapter-7_4-faultdispatcher.html","chapter-7_5-priority-ordering.html","corelib.html","exceptionfactory_inl.html"],captions:["7.5 FaultDispatcher","7.6 PendingEvent Structure","CoreLib","ExceptionFactory_inl"],subkw:[]},
{kw:"PendingEventKind",hrefs:["chapter-7_3-exception-detectio.html"],captions:["7.3 ExceptionClass Classification"],subkw:[]},
{kw:"PendingInterrupts",hrefs:["oniplchanged_inl.html"],captions:["onIPLChanged_inl"],subkw:[]},
{kw:"pendingLevelsMask",hrefs:["chapter-7_9-interrupt-handling.html"],captions:["7.10 Interrupt Handling"],subkw:[]},
{kw:"PendingPropertyInfo",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"pendingSourcesByLevel",hrefs:["chapter-7_9-interrupt-handling.html"],captions:["7.10 Interrupt Handling"],subkw:[]},
{kw:"per-bucket state",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"PerCPU",hrefs:["globalipr_hot_cold.html"],captions:["globalIPR_hot_cold"],subkw:[]},
{kw:"per-CPU",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"per-CPU interrupt queue, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Per-CPU Interrupt State",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"per-CPU interrupt state, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"per-CPU invalidation",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"per-CPU IPL tracking, CPU Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"per-CPU shard",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"per-CPU shard, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"per-CPU TLB",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"per-CPU TLB invalidation, IPI Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"per-CPU TLB slice",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"PerCPUEpochTable",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"PerCPUReservation",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"PerCPUState",hrefs:["global_hwpcbbank_interface.html","iprstorage_ibox.html"],captions:["Global_HWPCBBank_Interface","IprStorage_IBox"],subkw:[]},
{kw:"per-entry state",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"Performance & Hot Path",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Performance secondary",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"PerformanceCounter",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"performance-counter",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"PerformanceCounterEnable",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"PerformanceHints",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"PerformanceMonitor",hrefs:["chapter-7_3-exception-detectio.html"],captions:["7.3 ExceptionClass Classification"],subkw:[]},
{kw:"PerformanceOptimization",hrefs:["chapter-6_4-classes-of-seriali.html"],captions:["6.4 Classes of Serialization Instructions"],subkw:[]},
{kw:"Permission",hrefs:["chapter-5_4-virtual-addressing.html","chapter-5_12-memory-faults.html","appendix-c---glossary-and-acro.html"],captions:["5.4 Virtual Addressing and Translation","5.12 Memory Faults","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"PermissionBit",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"PermissionMask",hrefs:["chapter-5_4-virtual-addressing.html","permissions_helper_inl.html"],captions:["5.4 Virtual Addressing and Translation","permissions_helper_inl"],subkw:[]},
{kw:"Permissions",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"permMask",hrefs:["appendixf-spam(ptetranslationbuffer).html","trait-examples.html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"PermMask (static)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"per-realm shard",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"per-size-class shard",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"PerThreadState",hrefs:["currentcputls.html"],captions:["CurrentCpuTls"],subkw:[]},
{kw:"pfn",hrefs:["chapter-5_4-virtual-addressing.html","appendixf-spam(ptetranslationbuffer).html","appendix-c---glossary-and-acro.html","trait-examples.html"],captions:["5.4 Virtual Addressing and Translation","Appendix M – SPAM TLB\/PTE Management Mechanics","Appendix I – Glossary and Acronyms","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"PFN (Page Frame Number)",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"PhysicalAddress",hrefs:["chapter-4_4-ibox---instruction.html","chapter-4_7---mbox---memory-bo.html","chapter-5_3-memory-layers-over.html","chapter-5_4-virtual-addressing.html","chapter-5_7-mmio-regions.html","chapter-5_8-loads-and-stores.html","chapter-5_9-write-buffers.html","chapter-5_11-load-locked-_-sto.html","chapter-5_12-memory-faults.html","chapter-5_14-smp-consideration.html","chapter-7_5-priority-ordering.html","appendix-c---glossary-and-acro.html"],captions:["4.4 IBox - Instruction Box","4.7 MBox - Memory Box","5.3 Memory Layers Overview","5.4 Virtual Addressing and Translation","5.7 MMIO Regions","5.8 Loads and Stores","5.9 Write Buffers","5.11 Load-Locked \/ Store-Conditional (LL\/SC)","5.12 Memory Faults","5.14 SMP Considerations","7.6 PendingEvent Structure","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"PhysicalAddressSpace",hrefs:["chapter-5_5-guestmemory---shar.html"],captions:["5.5 GuestMemory - Shared Physical Address Space"],subkw:[]},
{kw:"PhysicalFrame",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"PhysicalRAM",hrefs:["chapter-5_5-guestmemory---shar.html","chapter-5_6-safememory---phsyi.html"],captions:["5.5 GuestMemory - Shared Physical Address Space","5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"Pipeline",hrefs:["chapter-1_3---major-architectu.html","chapter-4_2-box-based-executio.html","chapter-4_3-relationship-betwe.html","chapter-4_4-ibox---instruction.html","chapter-4_6-fbox---floating-po.html","chapter-4_7---mbox---memory-bo.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-4_10-cross-box-interac.html","chapter-5_8-loads-and-stores.html","5_10-memory-barriers-(preview).html","chapter-5_11-load-locked-_-sto.html","chapter-5_13-interaction-with-.html","chapter-6_4-classes-of-seriali.html","chapter-6_5-pipeline-level-beh.html","chapter-6_6-barrier-release-mo.html","chapter-6_8-wmb---write-memory.html","chapter-6_9-excb---exception-b.html","chapter-6_10---trapb---trap-ba.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","7_4-exception-detection-points.html","chapter-7_4-faultdispatcher.html","chapter-7_5-priority-ordering.html","chapter-7_7-exception-delivery.html","chapter-7_8-pal-mode-entry.html","13_2-pipeline-role-and-design.html","13_3-pipeline-structure---ring.html","13_5-pipeline-execution---tick.html","13_7-stall-mechanics.html","13_8-flush-semantics.html","13_10-exception-precision.html","appendixg-instructiongrainmechanics.html","b_1---pipeline-cycle-mechanics.html","appendix-k----pipeline-retirem.html"],captions:["1.3 Target Architecture","4.2 Box-Based Execution Model","4.3 Execution Flow: Grains, Pipeline, and Boxes","4.4 IBox - Instruction Box","4.6 FBox - Floating-Point Box","4.7 MBox - Memory Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","4.10 Cross-Box Interaction Rules","5.8 Loads and Stores","5.10 Memory Barriers (Preview)","5.11 Load-Locked \/ Store-Conditional (LL\/SC)","5.13 Interaction with Pipeline","6.4 Classes of Serialization Instructions","6.5 Pipeline-Level Behavior","6.6 Barrier Release Model","6.8 WMB - Write Memory Barrier","6.9 EXCB - Exception Barrier","6.10 TRAPB - Trap Barrier","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","7.4 Exception Detection Points","7.5 FaultDispatcher","7.6 PendingEvent Structure","7.8 Precise Exception Model","7.9 Exception Delivery and PAL Mode Entry","13.2 Pipeline Role and Design","13.3 Pipeline Structure - Ring Buffer","13.5 Pipeline Execution - tick() and execute()","13.7 Stall Mechanics","13.8 Flush Semantics","13.10 Exception Precision","Appendix G – Instruction Grain Mechanics","Appendix L – Pipeline Cycle Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Pipeline contract",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"pipeline flush on interrupt, CPU Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Pipeline mechanics",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"PipelineAction",hrefs:["13_6-stage-implementations.html","13_9-serialization-and-barrier.html","13_10-exception-precision.html","appendix-k----pipeline-retirem.html"],captions:["13.6 Stage Implementations","13.9 Serialization and Barriers in Pipeline","13.10 Exception Precision","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"pipelineDelay",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"PipelineFlush",hrefs:["chapter-5_11-load-locked-_-sto.html","chapter-5_12-memory-faults.html"],captions:["5.11 Load-Locked \/ Store-Conditional (LL\/SC)","5.12 Memory Faults"],subkw:[]},
{kw:"PipelineReset",hrefs:["ipr_ic_flush_inl.html"],captions:["IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"PipelineSlot",hrefs:["chapter-1_4---architectural-in.html","chapter-4_2-box-based-executio.html","chapter-4_3-relationship-betwe.html","chapter-4_10-cross-box-interac.html","chapter-5_8-loads-and-stores.html","chapter-5_12-memory-faults.html","chapter-6_7-mb---full-memory-b.html","chapter-6_9-excb---exception-b.html","chapter-6_10---trapb---trap-ba.html","7_4-exception-detection-points.html","13_4-pipelineslot-structure.html","13_6-stage-implementations.html","appendixg-instructiongrainmechanics.html","b_1---pipeline-cycle-mechanics.html","appendix-k----pipeline-retirem.html"],captions:["1.4 Major Architectural Layers","4.2 Box-Based Execution Model","4.3 Execution Flow: Grains, Pipeline, and Boxes","4.10 Cross-Box Interaction Rules","5.8 Loads and Stores","5.12 Memory Faults","6.7 MB - Full Memory Barrier","6.9 EXCB - Exception Barrier","6.10 TRAPB - Trap Barrier","7.4 Exception Detection Points","13.4 PipelineSlot Structure","13.6 Stage Implementations","Appendix G – Instruction Grain Mechanics","Appendix L – Pipeline Cycle Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"PipeLineSlot.h",hrefs:["13_4-pipelineslot-structure.html"],captions:["13.4 PipelineSlot Structure"],subkw:[]},
{kw:"PipelineStage",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"PipelineState",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"PipelineStepResult",hrefs:["appendix-k----pipeline-retirem.html"],captions:["Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"platform",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"Platform arthitecture",hrefs:["pagetable(pte)subsystem.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"PlatformCapabilities",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"PlatformConfig",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"PlatformDetection",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"PlatformPolicy",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"Platforms",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"Pointer",hrefs:["chapter-4_3-relationship-betwe.html","chapter-5_5-guestmemory---shar.html","chapter-5_6-safememory---phsyi.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","5.5 GuestMemory - Shared Physical Address Space","5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"policy code sample",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"policy design decision",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"policy extensibility",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"policy implementation",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"policy interface",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"policy limitations",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"policy state",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"policy template parameter",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"policy usage",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"PolicyEvaluation",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"Polymorphic",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"Portability",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"Position",hrefs:["alpha-va-format-contract.html","13_3-pipeline-structure---ring.html"],captions:["5.4.4 Alpha VA Field Boundary Reference","13.3 Pipeline Structure - Ring Buffer"],subkw:[]},
{kw:"Post Interrupt",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"PPCE",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"PRBR",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"Precise",hrefs:["13_8-flush-semantics.html","13_10-exception-precision.html","appendix-k----pipeline-retirem.html"],captions:["13.8 Flush Semantics","13.10 Exception Precision","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Precise exceptions",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"precise interrupt delivery, PAL Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"PreciseException",hrefs:["chapter-7_7-exception-delivery.html","13_2-pipeline-role-and-design.html"],captions:["7.8 Precise Exception Model","13.2 Pipeline Role and Design"],subkw:[]},
{kw:"Precision",hrefs:["1_5-non-goalschapter1.html","chapter-5_12-memory-faults.html","chapter-6_10---trapb---trap-ba.html","7_4-exception-detection-points.html","13_10-exception-precision.html"],captions:["1.5 Non-Goals","5.12 Memory Faults","6.10 TRAPB - Trap Barrier","7.4 Exception Detection Points","13.10 Exception Precision"],subkw:[]},
{kw:"predictedTarget",hrefs:["13_6-stage-implementations.html"],captions:["13.6 Stage Implementations"],subkw:[]},
{kw:"prediction",hrefs:["chapter-4_4-ibox---instruction.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","appendixb-branchpredictionmechanics.html","appendixd-repositorydirectorystructure.html"],captions:["4.4 IBox - Instruction Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","Appendix B – Branch Prediction Mechanics","Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"predictionTarget",hrefs:["13_11-branch-handling.html"],captions:["13.11 Branch Handling"],subkw:[]},
{kw:"predictionValid",hrefs:["13_11-branch-handling.html"],captions:["13.11 Branch Handling"],subkw:[]},
{kw:"predictTaken",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"predTaken",hrefs:["13_11-branch-handling.html"],captions:["13.11 Branch Handling"],subkw:[]},
{kw:"predTarget",hrefs:["13_11-branch-handling.html"],captions:["13.11 Branch Handling"],subkw:[]},
{kw:"Prefetch",hrefs:["chapter-6_4-classes-of-seriali.html","ipr_ic_flush_inl.html"],captions:["6.4 Classes of Serialization Instructions","IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"Preparation",hrefs:["chapter-7_3-exception-detectio.html","chapter-7_5-priority-ordering.html"],captions:["7.3 ExceptionClass Classification","7.6 PendingEvent Structure"],subkw:[]},
{kw:"prepareAndDeliverException",hrefs:["exceptionpreparation_inl.html"],captions:["ExceptionPreparation_inl"],subkw:[]},
{kw:"preparePendingEventForDelivery",hrefs:["exceptionpreparation_inl.html"],captions:["ExceptionPreparation_inl"],subkw:[]},
{kw:"Primary design goals",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Primitive",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"Priority",hrefs:["chapter-7_4-faultdispatcher.html","chapter-7_5-priority-ordering.html","chapter-7_6-precise-exception-.html","chapter-7_8-pal-mode-entry.html"],captions:["7.5 FaultDispatcher","7.6 PendingEvent Structure","7.7 Priority Ordering","7.9 Exception Delivery and PAL Mode Entry"],subkw:[]},
{kw:"PriorityLevel",hrefs:["chapter-7_4-faultdispatcher.html"],captions:["7.5 FaultDispatcher"],subkw:[]},
{kw:"Privilege",hrefs:["chapter-1_4---architectural-in.html","chapter-4_3-relationship-betwe.html","ps_helpers_inl.html"],captions:["1.4 Major Architectural Layers","4.3 Execution Flow: Grains, Pipeline, and Boxes","PS_helpers_inl"],subkw:[]},
{kw:"Privilege boundaries",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"Privilege isolation",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"PrivilegeBoundary",hrefs:["chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html"],captions:["6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC"],subkw:[]},
{kw:"PrivilegedArchitectureLibrary",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"PrivilegedBoundary",hrefs:["chapter-7_8-pal-mode-entry.html"],captions:["7.9 Exception Delivery and PAL Mode Entry"],subkw:[]},
{kw:"PrivilegedMode",hrefs:["chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html"],captions:["6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC"],subkw:[]},
{kw:"PrivilegedSerialization",hrefs:["chapter-6_4-classes-of-seriali.html"],captions:["6.4 Classes of Serialization Instructions"],subkw:[]},
{kw:"PrivilegeEnforcement",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"PrivilegeLevel",hrefs:["chapter-5_12-memory-faults.html","appendix-c---glossary-and-acro.html","permissions_helper_inl.html"],captions:["5.12 Memory Faults","Appendix I – Glossary and Acronyms","permissions_helper_inl"],subkw:[]},
{kw:"PrivilegeViolation",hrefs:["chapter-7_3-exception-detectio.html","7_4-exception-detection-points.html"],captions:["7.3 ExceptionClass Classification","7.4 Exception Detection Points"],subkw:[]},
{kw:"probe",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"Process",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"Process Region Base Register",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"ProcessContextRegister",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"Processor",hrefs:["chapter-4_4-ibox---instruction.html","chapter-7_9-interrupt-handling.html"],captions:["4.4 IBox - Instruction Box","7.10 Interrupt Handling"],subkw:[]},
{kw:"ProcessorMode",hrefs:["ipr_getactivesp_inl.html"],captions:["Ipr_getActiveSP_inl"],subkw:[]},
{kw:"ProcessorStatus",hrefs:["appendix-c---glossary-and-acro.html","global_hwpcbbank_interface.html","ps_helpers_inl.html"],captions:["Appendix I – Glossary and Acronyms","Global_HWPCBBank_Interface","PS_helpers_inl"],subkw:[]},
{kw:"processor-status",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"ProcessorType",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"ProgramCounter",hrefs:["chapter-4_3-relationship-betwe.html","chapter-5_12-memory-faults.html","chapter-7_7-exception-delivery.html","global_hwpcbbank_interface.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","5.12 Memory Faults","7.8 Precise Exception Model","Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ProgramOrder",hrefs:["chapter-5_7-mmio-regions.html"],captions:["5.7 MMIO Regions"],subkw:[]},
{kw:"Progress",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box"],subkw:[]},
{kw:"project",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"Prompt",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"Propagation",hrefs:["chapter-4_6-fbox---floating-po.html","13_7-stall-mechanics.html"],captions:["4.6 FBox - Floating-Point Box","13.7 Stall Mechanics"],subkw:[]},
{kw:"Property",hrefs:["chapter-5_2-design-philosophy.html","chapter-5_11-load-locked-_-sto.html"],captions:["5.2 Design Philosophy","5.11 Load-Locked \/ Store-Conditional (LL\/SC)"],subkw:[]},
{kw:"ProtectionHelpers (class)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"Protocol",hrefs:["chapter-5_7-mmio-regions.html","chapter-6_2-weak-ordering-as-t.html"],captions:["5.7 MMIO Regions","6.2 Weak Ordering as the Default"],subkw:[]},
{kw:"PS",hrefs:["chapter-7_8-pal-mode-entry.html","chapter-7_9-interrupt-handling.html","appendix-c---glossary-and-acro.html","ipr-hive.html","ps_helpers_inl.html"],captions:["7.9 Exception Delivery and PAL Mode Entry","7.10 Interrupt Handling","Appendix I – Glossary and Acronyms","IPR Hive","PS_helpers_inl"],subkw:[]},
{kw:"PSRegister",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"PTBR",hrefs:["hwpcb-.html","ipr-hive.html"],captions:["Hardware Privileged Context Block (HWPCB)","IPR Hive"],subkw:[]},
{kw:"PTE",hrefs:["chapter-1_4---architectural-in.html","chapter-7_5-priority-ordering.html","appendixd-repositorydirectorystructure.html","appendixf-spam(ptetranslationbuffer).html","appendix-c---glossary-and-acro.html","pagetable(pte)subsystem.html","pte_core.html"],captions:["1.4 Major Architectural Layers","7.6 PendingEvent Structure","Appendix D – Repository Directory Structure","Appendix M – SPAM TLB\/PTE Management Mechanics","Appendix I – Glossary and Acronyms","SPAM - (Set Prediction and Access Memory) Subsystem","pte_core"],subkw:[]},
{kw:"PTE Subsystem",hrefs:["pagetable(pte)subsystem.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"PTECache",hrefs:["appendix-c---glossary-and-acro.html","trait-examples.html"],captions:["Appendix I – Glossary and Acronyms","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"pteLib",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"PTETraits",hrefs:["appendixf-spam(ptetranslationbuffer).html","pagetable(pte)subsystem.html","shard-scaffolding-ownership.html","trait-examples.html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics","SPAM - (Set Prediction and Access Memory) Subsystem","Shard Scaffolding Ownership","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"PTETraits<CPUFamily>",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"PTEView",hrefs:["pagetable(pte)subsystem.html","trait-examples.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"PTW",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"Publish",hrefs:["chapter-6_8-wmb---write-memory.html"],captions:["6.8 WMB - Write Memory Barrier"],subkw:[]},
{kw:"PureFunction",hrefs:["alpha_int_helpers_inl.html"],captions:["alpha_int_helpers_inl"],subkw:[]},
{kw:"Purpose",hrefs:["chapter-1_.html","chapter-5_9-write-buffers.html"],captions:["Chapter 1 - System Overview","5.9 Write Buffers"],subkw:[]},
{kw:"Python",hrefs:["chapter-1_3---major-architectu.html","appendixg-instructiongrainmechanics.html"],captions:["1.3 Target Architecture","Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"Q_EMULATR_RANDOM_INT",hrefs:["arithextender_helpers.html","qtrandomcompat.html"],captions:["arithExtender_helpers","QtRandomCompat"],subkw:[]},
{kw:"Q_GLOBAL_STATIC",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"qrand",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"QRandomGenerator",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"QStringLogging",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Qt",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"QT_COMPAT",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"QtBitUtilities",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"QtRandom",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"Quadrant",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"Quadword",hrefs:["chapter-4_7---mbox---memory-bo.html","alpha_alu_inl.html","alpha_fp_helpers_inl.html","alpha_int_byteops_inl.html","alpha_int_helpers_inl.html","alpha_sse_fp_inl.html"],captions:["4.7 MBox - Memory Box","alpha_alu_inl","alpha_fp_helpers_inl","alpha_int_byteops_inl","alpha_int_helpers_inl","alpha_SSE_fp_inl"],subkw:[]},
{kw:"QuadwordReservation",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"Qualifier",hrefs:["chapter-6_9-excb---exception-b.html"],captions:["6.9 EXCB - Exception Barrier"],subkw:[]},
{kw:"Query",hrefs:["chapter-5_9-write-buffers.html","chapter-7_4-faultdispatcher.html"],captions:["5.9 Write Buffers","7.5 FaultDispatcher"],subkw:[]},
{kw:"queryPrediction",hrefs:["13_11-branch-handling.html","appendixb-branchpredictionmechanics.html"],captions:["13.11 Branch Handling","Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"Queue",hrefs:["chapter-5_9-write-buffers.html","chapter-5_14-smp-consideration.html","chapter-7_4-faultdispatcher.html","chapter-7_6-precise-exception-.html"],captions:["5.9 Write Buffers","5.14 SMP Considerations","7.5 FaultDispatcher","7.7 Priority Ordering"],subkw:[]},
{kw:"QVarLengthArray",hrefs:["13_3-pipeline-structure---ring.html"],captions:["13.3 Pipeline Structure - Ring Buffer"],subkw:[]},
{kw:"R1",hrefs:["chapter-4_3-relationship-betwe.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes"],subkw:[]},
{kw:"R2",hrefs:["chapter-4_3-relationship-betwe.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes"],subkw:[]},
{kw:"RaceFreedom",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"raiseOpcodeFault",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"raiseTrap",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"RAM",hrefs:["chapter-5_3-memory-layers-over.html","chapter-5_7-mmio-regions.html"],captions:["5.3 Memory Layers Overview","5.7 MMIO Regions"],subkw:[]},
{kw:"RANDOM",hrefs:["arithextender_helpers.html","pte_core.html"],captions:["arithExtender_helpers","pte_core"],subkw:[]},
{kw:"random victim policy",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"RANDOMNESS",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"RandomPolicy",hrefs:["appendixf-spam(ptetranslationbuffer).html","spam---policies.html","trait-examples.html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics","Cache Replacement and Invalidation Policies","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"Range",hrefs:["alpha-va-format-contract.html","chapter-5_6-safememory---phsyi.html","chapter-5_7-mmio-regions.html"],captions:["5.4.4 Alpha VA Field Boundary Reference","5.6 SafeMemory - Physical RAM Backend","5.7 MMIO Regions"],subkw:[]},
{kw:"RAS",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"RAW",hrefs:["13_2-pipeline-role-and-design.html","b_1---pipeline-cycle-mechanics.html"],captions:["13.2 Pipeline Role and Design","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"rawBits",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"RC",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"RDMCES",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"Read",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-5_7-mmio-regions.html"],captions:["4.7 MBox - Memory Box","5.7 MMIO Regions"],subkw:[]},
{kw:"read64",hrefs:["chapter-4_3-relationship-betwe.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes"],subkw:[]},
{kw:"ReadAPI",hrefs:["chapter-5_5-guestmemory---shar.html"],captions:["5.5 GuestMemory - Shared Physical Address Space"],subkw:[]},
{kw:"ReadBarrier",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"ReadCompletion",hrefs:["chapter-5_7-mmio-regions.html"],captions:["5.7 MMIO Regions"],subkw:[]},
{kw:"ReadOnlyMasking",hrefs:["ipr_ic_flush_inl.html"],captions:["IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"ReadPermission",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"ReadQueue",hrefs:["chapter-6_7-mb---full-memory-b.html"],captions:["6.7 MB - Full Memory Barrier"],subkw:[]},
{kw:"Realm",hrefs:["chapter-5_4-virtual-addressing.html","appendixf-spam(ptetranslationbuffer).html","pte_core.html","trait-examples.html"],captions:["5.4 Virtual Addressing and Translation","Appendix M – SPAM TLB\/PTE Management Mechanics","pte_core","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"Realm (enum)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"Recommendation",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"recordAccess",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"recordBranchResolution",hrefs:["13_11-branch-handling.html","appendixb-branchpredictionmechanics.html"],captions:["13.11 Branch Handling","Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"recordPrediction",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"Refactor constraints",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Refactor safety",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Reference",hrefs:["chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html"],captions:["5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"reference bit",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"Refill",hrefs:["b_1---pipeline-cycle-mechanics.html","appendix-c---glossary-and-acro.html"],captions:["Appendix L – Pipeline Cycle Mechanics","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"Region",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_2-design-philosophy.html","chapter-5_5-guestmemory---shar.html","chapter-5_6-safememory---phsyi.html","chapter-5_7-mmio-regions.html"],captions:["4.7 MBox - Memory Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.2 Design Philosophy","5.5 GuestMemory - Shared Physical Address Space","5.6 SafeMemory - Physical RAM Backend","5.7 MMIO Regions"],subkw:[]},
{kw:"Register",hrefs:["chapter-4_3-relationship-betwe.html","chapter-4_4-ibox---instruction.html","chapter-4_10-cross-box-interac.html","alpha-va-format-contract.html","chapter-5_13-interaction-with-.html","chapter-6_2-weak-ordering-as-t.html","chapter-6_7-mb---full-memory-b.html","chapter-7_8-pal-mode-entry.html","13_2-pipeline-role-and-design.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","b_1---pipeline-cycle-mechanics.html","appendix-k----pipeline-retirem.html","appendix-c---glossary-and-acro.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","4.4 IBox - Instruction Box","4.10 Cross-Box Interaction Rules","5.4.4 Alpha VA Field Boundary Reference","5.13 Interaction with Pipeline","6.2 Weak Ordering as the Default","6.7 MB - Full Memory Barrier","7.9 Exception Delivery and PAL Mode Entry","13.2 Pipeline Role and Design","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","Appendix L – Pipeline Cycle Mechanics","Appendix K – Pipeline Retirement Mechanics","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"Register IRQ Vector",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"REGISTER_GRAIN",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"RegisterFile",hrefs:["chapter-4_3-relationship-betwe.html","chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html","chapter-4_10-cross-box-interac.html","chapter-5_8-loads-and-stores.html","chapter-7_7-exception-delivery.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box","4.10 Cross-Box Interaction Rules","5.8 Loads and Stores","7.8 Precise Exception Model"],subkw:[]},
{kw:"RegisterScoreboard",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"Registration",hrefs:["chapter-5_7-mmio-regions.html"],captions:["5.7 MMIO Regions"],subkw:[]},
{kw:"Registry",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"REI",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"Release",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","5_10-memory-barriers-(preview).html","chapter-6_5-pipeline-level-beh.html","chapter-6_6-barrier-release-mo.html","chapter-6_7-mb---full-memory-b.html","chapter-6_13-serialization-in-.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.10 Memory Barriers (Preview)","6.5 Pipeline-Level Behavior","6.6 Barrier Release Model","6.7 MB - Full Memory Barrier","6.13 Serialization in SMP Systems"],subkw:[]},
{kw:"ReleaseCondition",hrefs:["chapter-6_4-classes-of-seriali.html","chapter-6_7-mb---full-memory-b.html","chapter-6_8-wmb---write-memory.html","chapter-6_9-excb---exception-b.html","chapter-6_10---trapb---trap-ba.html"],captions:["6.4 Classes of Serialization Instructions","6.7 MB - Full Memory Barrier","6.8 WMB - Write Memory Barrier","6.9 EXCB - Exception Barrier","6.10 TRAPB - Trap Barrier"],subkw:[]},
{kw:"ReleaseLogic",hrefs:["chapter-6_4-classes-of-seriali.html","chapter-6_6-barrier-release-mo.html"],captions:["6.4 Classes of Serialization Instructions","6.6 Barrier Release Model"],subkw:[]},
{kw:"ReleasePattern",hrefs:["chapter-6_8-wmb---write-memory.html"],captions:["6.8 WMB - Write Memory Barrier"],subkw:[]},
{kw:"RendezvousFailure",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"Reordering",hrefs:["chapter-5_2-design-philosophy.html","chapter-5_7-mmio-regions.html","chapter-5_8-loads-and-stores.html","chapter-6_2-weak-ordering-as-t.html","chapter-6_13-serialization-in-.html"],captions:["5.2 Design Philosophy","5.7 MMIO Regions","5.8 Loads and Stores","6.2 Weak Ordering as the Default","6.13 Serialization in SMP Systems"],subkw:[]},
{kw:"Replacement",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"replacement policy",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"ReplacementPolicy",hrefs:["appendix-c---glossary-and-acro.html","pte_core.html"],captions:["Appendix I – Glossary and Acronyms","pte_core"],subkw:[]},
{kw:"replacement-policy",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"ReplacementPolicyBase",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"ReplacementPolicyEnum",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"REPLAY_SENSITIVE",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"Reproducible behavior",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"RequestMemoryBarrier",hrefs:["chapter-6_6-barrier-release-mo.html","chapter-6_7-mb---full-memory-b.html","chapter-6_13-serialization-in-.html"],captions:["6.6 Barrier Release Model","6.7 MB - Full Memory Barrier","6.13 Serialization in SMP Systems"],subkw:[]},
{kw:"requiresCallPalCalculation",hrefs:["exceptionmapping_inl.html"],captions:["ExceptionMapping_inl"],subkw:[]},
{kw:"re-reference prediction value",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"Reservation",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_3-memory-layers-over.html","chapter-5_5-guestmemory---shar.html","chapter-5_6-safememory---phsyi.html","chapter-5_8-loads-and-stores.html","chapter-5_11-load-locked-_-sto.html","chapter-5_13-interaction-with-.html","chapter-5_14-smp-consideration.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-7_7-exception-delivery.html","13_10-exception-precision.html","appendix-k----pipeline-retirem.html","reservationmanager.html"],captions:["4.7 MBox - Memory Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.3 Memory Layers Overview","5.5 GuestMemory - Shared Physical Address Space","5.6 SafeMemory - Physical RAM Backend","5.8 Loads and Stores","5.11 Load-Locked \/ Store-Conditional (LL\/SC)","5.13 Interaction with Pipeline","5.14 SMP Considerations","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","7.8 Precise Exception Model","13.10 Exception Precision","Appendix K – Pipeline Retirement Mechanics","ReservationManager"],subkw:[]},
{kw:"Reservation tracking",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"ReservationAlignment",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"ReservationCallback",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"ReservationGranularity",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"ReservationInvalidation",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"ReservationManager",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-4_10-cross-box-interac.html","chapter-5_5-guestmemory---shar.html","chapter-5_8-loads-and-stores.html","chapter-5_11-load-locked-_-sto.html","chapter-7_7-exception-delivery.html","13_6-stage-implementations.html","appendixd-repositorydirectorystructure.html","reservationmanager.html"],captions:["4.7 MBox - Memory Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","4.10 Cross-Box Interaction Rules","5.5 GuestMemory - Shared Physical Address Space","5.8 Loads and Stores","5.11 Load-Locked \/ Store-Conditional (LL\/SC)","7.8 Precise Exception Model","13.6 Stage Implementations","Appendix D – Repository Directory Structure","ReservationManager"],subkw:[]},
{kw:"ReservationModel",hrefs:["chapter-5_11-load-locked-_-sto.html"],captions:["5.11 Load-Locked \/ Store-Conditional (LL\/SC)"],subkw:[]},
{kw:"Reservations",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"ReservationSlot",hrefs:["chapter-5_11-load-locked-_-sto.html"],captions:["5.11 Load-Locked \/ Store-Conditional (LL\/SC)"],subkw:[]},
{kw:"ReservationStats",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"ReservationTimestamp",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"ReservationTracking",hrefs:["chapter-5_3-memory-layers-over.html"],captions:["5.3 Memory Layers Overview"],subkw:[]},
{kw:"ReservedOperand",hrefs:["chapter-7_3-exception-detectio.html"],captions:["7.3 ExceptionClass Classification"],subkw:[]},
{kw:"RESET",hrefs:["chapter-7_3-exception-detectio.html","chapter-7_5-priority-ordering.html","chapter-7_6-precise-exception-.html","exceptions.html"],captions:["7.3 ExceptionClass Classification","7.6 PendingEvent Structure","7.7 Priority Ordering","Exceptions Vector Map"],subkw:[]},
{kw:"Resolution",hrefs:["chapter-6_10---trapb---trap-ba.html","chapter-7_5-priority-ordering.html","chapter-7_6-precise-exception-.html","13_2-pipeline-role-and-design.html","13_11-branch-handling.html","appendix-c---glossary-and-acro.html"],captions:["6.10 TRAPB - Trap Barrier","7.6 PendingEvent Structure","7.7 Priority Ordering","13.2 Pipeline Role and Design","13.11 Branch Handling","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"resolveGrain",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"Responsibility",hrefs:["chapter-4_2-box-based-executio.html","chapter-5_3-memory-layers-over.html"],captions:["4.2 Box-Based Execution Model","5.3 Memory Layers Overview"],subkw:[]},
{kw:"Restart",hrefs:["13_8-flush-semantics.html"],captions:["13.8 Flush Semantics"],subkw:[]},
{kw:"Result",hrefs:["chapter-4_3-relationship-betwe.html","chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html","chapter-4_10-cross-box-interac.html","chapter-5_13-interaction-with-.html","13_4-pipelineslot-structure.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box","4.10 Cross-Box Interaction Rules","5.13 Interaction with Pipeline","13.4 PipelineSlot Structure"],subkw:[]},
{kw:"resultL",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"ResultNormalization",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"resultQ",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"Resumption",hrefs:["chapter-6_6-barrier-release-mo.html"],captions:["6.6 Barrier Release Model"],subkw:[]},
{kw:"RET",hrefs:["chapter-4_5-ebox---execution-b.html","13_11-branch-handling.html","appendixb-branchpredictionmechanics.html"],captions:["4.5 EBox - Execution Box (Integer Core)","13.11 Branch Handling","Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"Retire",hrefs:["13_2-pipeline-role-and-design.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","b_1---pipeline-cycle-mechanics.html","appendix-k----pipeline-retirem.html"],captions:["13.2 Pipeline Role and Design","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","Appendix L – Pipeline Cycle Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Retirement",hrefs:["chapter-4_3-relationship-betwe.html","chapter-4_7---mbox---memory-bo.html","chapter-6_9-excb---exception-b.html","chapter-6_10---trapb---trap-ba.html","chapter-7_7-exception-delivery.html","13_2-pipeline-role-and-design.html","13_3-pipeline-structure---ring.html","13_6-stage-implementations.html","13_11-branch-handling.html","b_1---pipeline-cycle-mechanics.html","appendix-k----pipeline-retirem.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","4.7 MBox - Memory Box","6.9 EXCB - Exception Barrier","6.10 TRAPB - Trap Barrier","7.8 Precise Exception Model","13.2 Pipeline Role and Design","13.3 Pipeline Structure - Ring Buffer","13.6 Stage Implementations","13.11 Branch Handling","Appendix L – Pipeline Cycle Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Retry",hrefs:["13_7-stall-mechanics.html"],captions:["13.7 Stall Mechanics"],subkw:[]},
{kw:"ReturnAddressStack",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"ReverseOrder",hrefs:["13_2-pipeline-role-and-design.html","13_5-pipeline-execution---tick.html","b_1---pipeline-cycle-mechanics.html"],captions:["13.2 Pipeline Role and Design","13.5 Pipeline Execution - tick() and execute()","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"Reviewer guidance",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"RingBuffer",hrefs:["13_3-pipeline-structure---ring.html","13_5-pipeline-execution---tick.html","13_7-stall-mechanics.html","b_1---pipeline-cycle-mechanics.html"],captions:["13.3 Pipeline Structure - Ring Buffer","13.5 Pipeline Execution - tick() and execute()","13.7 Stall Mechanics","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"RISC",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"Rollback",hrefs:["13_2-pipeline-role-and-design.html"],captions:["13.2 Pipeline Role and Design"],subkw:[]},
{kw:"ROM",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"Rotation",hrefs:["13_3-pipeline-structure---ring.html","13_5-pipeline-execution---tick.html","b_1---pipeline-cycle-mechanics.html"],captions:["13.3 Pipeline Structure - Ring Buffer","13.5 Pipeline Execution - tick() and execute()","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"ROUND_ROBIN routing, Device Interrupt Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Rounding",hrefs:["chapter-4_6-fbox---floating-po.html"],captions:["4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"Rounding-Legacy",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"RoundingMode",hrefs:["appendix-c---glossary-and-acro.html","alpha_fp_helpers_inl.html"],captions:["Appendix I – Glossary and Acronyms","alpha_fp_helpers_inl"],subkw:[]},
{kw:"Router",hrefs:["chapter-5_3-memory-layers-over.html"],captions:["5.3 Memory Layers Overview"],subkw:[]},
{kw:"RouteTarget",hrefs:["chapter-5_5-guestmemory---shar.html"],captions:["5.5 GuestMemory - Shared Physical Address Space"],subkw:[]},
{kw:"Routing",hrefs:["chapter-4_3-relationship-betwe.html","chapter-4_7---mbox---memory-bo.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_7-mmio-regions.html","appendixd-repositorydirectorystructure.html","appendixg-instructiongrainmechanics.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","4.7 MBox - Memory Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.7 MMIO Regions","Appendix D – Repository Directory Structure","Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"routing affinity hints, Advanced Topics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Routing Policies",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"RoutingTable",hrefs:["chapter-5_3-memory-layers-over.html","chapter-5_5-guestmemory---shar.html","chapter-5_14-smp-consideration.html"],captions:["5.3 Memory Layers Overview","5.5 GuestMemory - Shared Physical Address Space","5.14 SMP Considerations"],subkw:[]},
{kw:"RPCC",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"RRPV",hrefs:["appendixf-spam(ptetranslationbuffer).html","spam---policies.html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics","Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"RS",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-6_4-classes-of-seriali.html"],captions:["4.5 EBox - Execution Box (Integer Core)","6.4 Classes of Serialization Instructions"],subkw:[]},
{kw:"Rule",hrefs:["chapter-4_10-cross-box-interac.html","chapter-7_6-precise-exception-.html"],captions:["4.10 Cross-Box Interaction Rules","7.7 Priority Ordering"],subkw:[]},
{kw:"Rule R31-DST-1",hrefs:["r31-usage.html"],captions:["R31 Usage"],subkw:[]},
{kw:"Rule WB-R31-5",hrefs:["r31-usage.html"],captions:["R31 Usage"],subkw:[]},
{kw:"RunLoop",hrefs:["7_4-exception-detection-points.html"],captions:["7.4 Exception Detection Points"],subkw:[]},
{kw:"RUNNING",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-6_13-serialization-in-.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","6.13 Serialization in SMP Systems"],subkw:[]},
{kw:"runOneInstruction",hrefs:["13_5-pipeline-execution---tick.html","13_8-flush-semantics.html","b_1---pipeline-cycle-mechanics.html"],captions:["13.5 Pipeline Execution - tick() and execute()","13.8 Flush Semantics","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"RuntimeLogging",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"S_Store",hrefs:["13_6-stage-implementations.html","appendix-k----pipeline-retirem.html"],captions:["13.6 Stage Implementations","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"SafeMemory",hrefs:["chapter-1_4---architectural-in.html","chapter-5_3-memory-layers-over.html","chapter-5_5-guestmemory---shar.html","chapter-5_6-safememory---phsyi.html","13_10-exception-precision.html","appendixd-repositorydirectorystructure.html","appendix-k----pipeline-retirem.html"],captions:["1.4 Major Architectural Layers","5.3 Memory Layers Overview","5.5 GuestMemory - Shared Physical Address Space","5.6 SafeMemory - Physical RAM Backend","13.10 Exception Precision","Appendix D – Repository Directory Structure","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"SafeMemoryIntegration",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"Safety",hrefs:["chapter-7_9-interrupt-handling.html"],captions:["7.10 Interrupt Handling"],subkw:[]},
{kw:"Sampling",hrefs:["chapter-6_5-pipeline-level-beh.html","7_4-exception-detection-points.html"],captions:["6.5 Pipeline-Level Behavior","7.4 Exception Detection Points"],subkw:[]},
{kw:"Saturating",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"saveContext",hrefs:["chapter-7_8-pal-mode-entry.html"],captions:["7.9 Exception Delivery and PAL Mode Entry"],subkw:[]},
{kw:"Saved PC",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"Saved Processor Status",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"SAVED_PC",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"SAVED_PS",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"saveExceptionAddress",hrefs:["exceptionstateupdate_inl.html"],captions:["ExceptionStateUpdate_inl"],subkw:[]},
{kw:"saveFaultVirtualAddress",hrefs:["exceptionstateupdate_inl.html"],captions:["ExceptionStateUpdate_inl"],subkw:[]},
{kw:"saveProcessorState",hrefs:["exceptionstateupdate_inl.html"],captions:["ExceptionStateUpdate_inl"],subkw:[]},
{kw:"Scalability",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"Scalar",hrefs:["alpha_sse_fp_inl.html"],captions:["alpha_SSE_fp_inl"],subkw:[]},
{kw:"ScalarFallback",hrefs:["alpha_int_byteops_inl.html","alpha_sse_int_inl.html"],captions:["alpha_int_byteops_inl","alpha_SSE_int_inl"],subkw:[]},
{kw:"SCB",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"SCBB",hrefs:["appendix-c---glossary-and-acro.html","hwpcb-.html","ipr-hive.html"],captions:["Appendix I – Glossary and Acronyms","Hardware Privileged Context Block (HWPCB)","IPR Hive"],subkw:[]},
{kw:"scheduler",hrefs:["ps_helpers_inl.html","qtrandomcompat.html"],captions:["PS_helpers_inl","QtRandomCompat"],subkw:[]},
{kw:"SchedulerSupport",hrefs:["currentcputls.html"],captions:["CurrentCpuTls"],subkw:[]},
{kw:"Scheduling",hrefs:["chapter-4_2-box-based-executio.html","chapter-4_6-fbox---floating-po.html"],captions:["4.2 Box-Based Execution Model","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"Scope",hrefs:["chapter-6_4-classes-of-seriali.html"],captions:["6.4 Classes of Serialization Instructions"],subkw:[]},
{kw:"Scoreboard",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html","appendix-k----pipeline-retirem.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Scratch",hrefs:["chapter-5_5-guestmemory---shar.html"],captions:["5.5 GuestMemory - Shared Physical Address Space"],subkw:[]},
{kw:"SCSI",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"SDE",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"SecurityBoundary",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"See Also: exceptionLib\/PendingEventKind.h; exceptionLib\/ExceptionClass_EV6.h.",hrefs:["chapter-7_2-terminology-and-cl.html"],captions:["7.2 Terminology and Classification"],subkw:[]},
{kw:"seedEmulatrRandom",hrefs:["arithextender_helpers.html","qtrandomcompat.html"],captions:["arithExtender_helpers","QtRandomCompat"],subkw:[]},
{kw:"Segment",hrefs:["chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html"],captions:["5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"Selection",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"selectVictim",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"Semantic",hrefs:["chapter-4_7---mbox---memory-bo.html"],captions:["4.7 MBox - Memory Box"],subkw:[]},
{kw:"SemanticDomain",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"Semantics",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_8-loads-and-stores.html","5_10-memory-barriers-(preview).html","chapter-6_7-mb---full-memory-b.html","chapter-6_8-wmb---write-memory.html","chapter-6_9-excb---exception-b.html","chapter-6_10---trapb---trap-ba.html","chapter-7_3-exception-detectio.html","chapter-7_7-exception-delivery.html","13_4-pipelineslot-structure.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.8 Loads and Stores","5.10 Memory Barriers (Preview)","6.7 MB - Full Memory Barrier","6.8 WMB - Write Memory Barrier","6.9 EXCB - Exception Barrier","6.10 TRAPB - Trap Barrier","7.3 ExceptionClass Classification","7.8 Precise Exception Model","13.4 PipelineSlot Structure"],subkw:[]},
{kw:"Separation",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"Separation of concerns",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Seqlock",hrefs:["appendixf-spam(ptetranslationbuffer).html","appendixg-instructiongrainmechanics.html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics","Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"sequence",hrefs:["chapter-5_4-virtual-addressing.html","chapter-6_2-weak-ordering-as-t.html","chapter-7_9-interrupt-handling.html","13_6-stage-implementations.html","appendixd-repositorydirectorystructure.html"],captions:["5.4 Virtual Addressing and Translation","6.2 Weak Ordering as the Default","7.10 Interrupt Handling","13.6 Stage Implementations","Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"Sequencing",hrefs:["chapter-5_2-design-philosophy.html","chapter-6_7-mb---full-memory-b.html"],captions:["5.2 Design Philosophy","6.7 MB - Full Memory Barrier"],subkw:[]},
{kw:"serialization",hrefs:["chapter-4_2-box-based-executio.html","chapter-4_3-relationship-betwe.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-4_10-cross-box-interac.html","chapter-5_2-design-philosophy.html","chapter-5_8-loads-and-stores.html","chapter-5_9-write-buffers.html","5_10-memory-barriers-(preview).html","chapter-5_14-smp-consideration.html","chapter-6_2-weak-ordering-as-t.html","chapter-6_8-wmb---write-memory.html","chapter-6_10---trapb---trap-ba.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-6_13-serialization-in-.html","13_4-pipelineslot-structure.html","13_7-stall-mechanics.html","13_9-serialization-and-barrier.html","appendix-k----pipeline-retirem.html","ipr-hive.html"],captions:["4.2 Box-Based Execution Model","4.3 Execution Flow: Grains, Pipeline, and Boxes","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","4.10 Cross-Box Interaction Rules","5.2 Design Philosophy","5.8 Loads and Stores","5.9 Write Buffers","5.10 Memory Barriers (Preview)","5.14 SMP Considerations","6.2 Weak Ordering as the Default","6.8 WMB - Write Memory Barrier","6.10 TRAPB - Trap Barrier","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","6.13 Serialization in SMP Systems","13.4 PipelineSlot Structure","13.7 Stall Mechanics","13.9 Serialization and Barriers in Pipeline","Appendix K – Pipeline Retirement Mechanics","IPR Hive"],subkw:[]},
{kw:"SerializationPrimitive",hrefs:["chapter-6_4-classes-of-seriali.html"],captions:["6.4 Classes of Serialization Instructions"],subkw:[]},
{kw:"SerializationType",hrefs:["chapter-6_4-classes-of-seriali.html","chapter-6_5-pipeline-level-beh.html","chapter-6_6-barrier-release-mo.html"],captions:["6.4 Classes of Serialization Instructions","6.5 Pipeline-Level Behavior","6.6 Barrier Release Model"],subkw:[]},
{kw:"SERIALIZING",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-6_13-serialization-in-.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","6.13 Serialization in SMP Systems"],subkw:[]},
{kw:"SerialLine",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"Set Prediction and Access Memory",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"SetAssociative",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"setPC",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"SetPredictionAndAccessMemory",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"setReservation",hrefs:["chapter-5_11-load-locked-_-sto.html"],captions:["5.11 Load-Locked \/ Store-Conditional (LL\/SC)"],subkw:[]},
{kw:"sext32",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"SFloat",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"ShadowRegisters",hrefs:["chapter-7_8-pal-mode-entry.html"],captions:["7.9 Exception Delivery and PAL Mode Entry"],subkw:[]},
{kw:"shard",hrefs:["appendixf-spam(ptetranslationbuffer).html","sharding-mechanism---pte---spa.html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics","Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"shard dimensioning",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"shard index",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"ShardBySize",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"Sharded",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"sharded cache benefits",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"sharded cache requirements",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"Sharding & Lock-Free Design",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"sharding concurrency",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"sharding consistency",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"sharding implementation",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"sharding isolation",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"sharding locality",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"sharding mechanism",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"sharding parallelism",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"sharding scalability",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"shards",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"shareable interrupt, Device Interrupt Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"SharedGlobal",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"Shift",hrefs:["chapter-5_4-virtual-addressing.html","alpha_alu_inl.html","alpha_int_byteops_inl.html","alpha_int_helpers_inl.html"],captions:["5.4 Virtual Addressing and Translation","alpha_alu_inl","alpha_int_byteops_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"ShiftLeft",hrefs:["alpha_alu_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_alu_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"ShiftRight",hrefs:["alpha_alu_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_alu_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"Shootdown",hrefs:["chapter-5_14-smp-consideration.html"],captions:["5.14 SMP Considerations"],subkw:[]},
{kw:"Shutdown",hrefs:["chapter-5_9-write-buffers.html"],captions:["5.9 Write Buffers"],subkw:[]},
{kw:"SideEffect",hrefs:["chapter-4_7---mbox---memory-bo.html"],captions:["4.7 MBox - Memory Box"],subkw:[]},
{kw:"SideEffects",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"Signal",hrefs:["chapter-7_9-interrupt-handling.html"],captions:["7.10 Interrupt Handling"],subkw:[]},
{kw:"Signaling",hrefs:["chapter-5_14-smp-consideration.html","chapter-6_7-mb---full-memory-b.html"],captions:["5.14 SMP Considerations","6.7 MB - Full Memory Barrier"],subkw:[]},
{kw:"signBit",hrefs:["alpha_alu_inl.html","arithextender_helpers.html"],captions:["alpha_alu_inl","arithExtender_helpers"],subkw:[]},
{kw:"signBitL",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"signBitQ",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"Signed",hrefs:["alpha_int_helpers_inl.html"],captions:["alpha_int_helpers_inl"],subkw:[]},
{kw:"SignedArithmetic",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"signExtend",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"signExtend16",hrefs:["arithextender_helpers.html","corelib.html"],captions:["arithExtender_helpers","CoreLib"],subkw:[]},
{kw:"signExtend21",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"signExtend32",hrefs:["arithextender_helpers.html","corelib.html"],captions:["arithExtender_helpers","CoreLib"],subkw:[]},
{kw:"signExtend8",hrefs:["arithextender_helpers.html","corelib.html"],captions:["arithExtender_helpers","CoreLib"],subkw:[]},
{kw:"SignExtension",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html","alpha_alu_inl.html"],captions:["4.7 MBox - Memory Box","5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference","alpha_alu_inl"],subkw:[]},
{kw:"SIMD",hrefs:["1_5-non-goalschapter1.html","alpha_int_byteops_inl.html","alpha_sse_fp_inl.html","alpha_sse_int_inl.html"],captions:["1.5 Non-Goals","alpha_int_byteops_inl","alpha_SSE_fp_inl","alpha_SSE_int_inl"],subkw:[]},
{kw:"Simulation",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"SingleIssue",hrefs:["13_2-pipeline-role-and-design.html","b_1---pipeline-cycle-mechanics.html","iprstorage_ibox.html"],captions:["13.2 Pipeline Role and Design","Appendix L – Pipeline Cycle Mechanics","IprStorage_IBox"],subkw:[]},
{kw:"Singleton",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"SIRR",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"SISR",hrefs:["chapter-7_9-interrupt-handling.html"],captions:["7.10 Interrupt Handling"],subkw:[]},
{kw:"Size",hrefs:["chapter-5_6-safememory---phsyi.html","chapter-5_9-write-buffers.html"],captions:["5.6 SafeMemory - Physical RAM Backend","5.9 Write Buffers"],subkw:[]},
{kw:"SizeClass",hrefs:["chapter-5_4-virtual-addressing.html","appendixf-spam(ptetranslationbuffer).html"],captions:["5.4 Virtual Addressing and Translation","Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"SizeClassId (enum)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"sll",hrefs:["chapter-4_5-ebox---execution-b.html","alpha_alu_inl.html"],captions:["4.5 EBox - Execution Box (Integer Core)","alpha_alu_inl"],subkw:[]},
{kw:"Slot",hrefs:["chapter-4_3-relationship-betwe.html","chapter-6_4-classes-of-seriali.html","chapter-6_5-pipeline-level-beh.html","chapter-6_6-barrier-release-mo.html","chapter-7_7-exception-delivery.html","13_3-pipeline-structure---ring.html","13_8-flush-semantics.html","appendixg-instructiongrainmechanics.html","b_1---pipeline-cycle-mechanics.html"],captions:["4.3 Execution Flow: Grains, Pipeline, and Boxes","6.4 Classes of Serialization Instructions","6.5 Pipeline-Level Behavior","6.6 Barrier Release Model","7.8 Precise Exception Model","13.3 Pipeline Structure - Ring Buffer","13.8 Flush Semantics","Appendix G – Instruction Grain Mechanics","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"slotSequence",hrefs:["13_4-pipelineslot-structure.html","13_10-exception-precision.html","appendix-k----pipeline-retirem.html"],captions:["13.4 PipelineSlot Structure","13.10 Exception Precision","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"SMP",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_11-load-locked-_-sto.html","chapter-5_14-smp-consideration.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-6_13-serialization-in-.html","chapter-7_5-priority-ordering.html","chapter9-smparchitecture.html","13_9-serialization-and-barrier.html","appendixf-spam(ptetranslationbuffer).html","appendix-k----pipeline-retirem.html","currentcputls.html","global_hwpcbbank_interface.html","ipr-hive.html","iprstorage_ibox.html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.11 Load-Locked \/ Store-Conditional (LL\/SC)","5.14 SMP Considerations","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","6.13 Serialization in SMP Systems","7.6 PendingEvent Structure","Chapter 9 - SMP Architecture","13.9 Serialization and Barriers in Pipeline","Appendix M – SPAM TLB\/PTE Management Mechanics","Appendix K – Pipeline Retirement Mechanics","CurrentCpuTls","Global_HWPCBBank_Interface","IPR Hive","IprStorage_IBox"],subkw:[]},
{kw:"SMP & Per-CPU Design",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"SMP first-class design",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"SMP guarantees",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"SMP interrupt delivery, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"SMP Interrupt Handling",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"SMP sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"SMP-aware subsystems",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"SMP-capable",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"SMP-capable design",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"SMPCoordination",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"SMPInterrupts",hrefs:["oniplchanged_inl.html"],captions:["onIPLChanged_inl"],subkw:[]},
{kw:"SMPManager",hrefs:["chapter-1_4---architectural-in.html","shard-scaffolding-ownership.html"],captions:["1.4 Major Architectural Layers","Shard Scaffolding Ownership"],subkw:[]},
{kw:"SMPReservation",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"SMPSynchronization",hrefs:["chapter-6_7-mb---full-memory-b.html"],captions:["6.7 MB - Full Memory Barrier"],subkw:[]},
{kw:"SnapshotSlot",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"Software",hrefs:["chapter-5_2-design-philosophy.html"],captions:["5.2 Design Philosophy"],subkw:[]},
{kw:"Software Interrupt",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"software interrupt IPL, Software Interrupts",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"software interrupt request, Software Interrupts",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"software interrupt routing, Software Interrupts",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"software interrupt vector, Software Interrupts",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Software Interrupts",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"SOFTWARE_IRQ",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"SoftwareCompletion",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"SoftwareTLB",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"SoftwareTrap",hrefs:["chapter-7_3-exception-detectio.html","chapter-7_6-precise-exception-.html"],captions:["7.3 ExceptionClass Classification","7.7 Priority Ordering"],subkw:[]},
{kw:"Source",hrefs:["chapter-5_5-guestmemory---shar.html","chapter-5_6-safememory---phsyi.html","7_4-exception-detection-points.html","chapter-7_4-faultdispatcher.html","chapter-7_9-interrupt-handling.html"],captions:["5.5 GuestMemory - Shared Physical Address Space","5.6 SafeMemory - Physical RAM Backend","7.4 Exception Detection Points","7.5 FaultDispatcher","7.10 Interrupt Handling"],subkw:[]},
{kw:"SP",hrefs:["ipr_getactivesp_inl.html"],captions:["Ipr_getActiveSP_inl"],subkw:[]},
{kw:"Space",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"Space Management Pages, PTE",hrefs:["pagetable(pte)subsystem.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"SPAlign",hrefs:["ps_helpers_inl.html"],captions:["PS_helpers_inl"],subkw:[]},
{kw:"SPAM",hrefs:["chapter-1_4---architectural-in.html","chapter-5_4-virtual-addressing.html","appendixd-repositorydirectorystructure.html","appendixf-spam(ptetranslationbuffer).html","appendix-c---glossary-and-acro.html","axp_attributes_core.html","currentcputls.html","pagetable(pte)subsystem.html"],captions:["1.4 Major Architectural Layers","5.4 Virtual Addressing and Translation","Appendix D – Repository Directory Structure","Appendix M – SPAM TLB\/PTE Management Mechanics","Appendix I – Glossary and Acronyms","Axp_Attributes_core","CurrentCpuTls","SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"SPAM manager shards",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"SPAM sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"SPAMBucket",hrefs:["appendixf-spam(ptetranslationbuffer).html","shard-scaffolding-ownership.html","spam---policies.html","trait-examples.html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics","Shard Scaffolding Ownership","Cache Replacement and Invalidation Policies","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"SPAMEntry",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"SPAMEpoch",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"SPAMShardIPRManager",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager",hrefs:["appendixf-spam(ptetranslationbuffer).html","pagetable(pte)subsystem.html","shard-scaffolding-ownership.html","spam---policies.html","trait---ctor-usage-examples.html","trait-examples.html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics","SPAM - (Set Prediction and Access Memory) Subsystem","Shard Scaffolding Ownership","Cache Replacement and Invalidation Policies","Trait - CTOR Usage Examples","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"SPAMShardManager AlphaCPU",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager best practice",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager code sample",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager concrete type",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager configuration",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager constructor",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager constructor injection",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager cpuCount",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager CPUStateIPRInterface",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager CTOR",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager dependent class",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager direct pass",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager DTB",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager dynamic allocation",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager example",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager fast lookup",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager global instance",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager global manager",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager idiom",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager index",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager initialization",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager instantiation",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager interface",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager invalidation policy",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager ITB",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager lifetime",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager manager vector",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager member variable",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager ownership",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager per-CPU",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager per-realm",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager per-size-class",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager per-system",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager pointer",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager pointer passing",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager reference",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager reference passing",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager retrieval",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"SPAMShardManager shared_ptr",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager SMP",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager SMP support",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager SMPManager",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager storage",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager system manager",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager system-level storage",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager template alias",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager template parameters",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager TLB manager",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager traits",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager traits specialization",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager type alias",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager unique_ptr",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager usage",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager victim policy",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager wiring",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMTag",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"Span",hrefs:["chapter-5_5-guestmemory---shar.html","chapter-5_6-safememory---phsyi.html","chapter-5_7-mmio-regions.html"],captions:["5.5 GuestMemory - Shared Physical Address Space","5.6 SafeMemory - Physical RAM Backend","5.7 MMIO Regions"],subkw:[]},
{kw:"SparseMemoryBacking",hrefs:["chapter-5_3-memory-layers-over.html","chapter-5_6-safememory---phsyi.html","appendixd-repositorydirectorystructure.html"],captions:["5.3 Memory Layers Overview","5.6 SafeMemory - Physical RAM Backend","Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"SPE",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"Specification",hrefs:["chapter-5_2-design-philosophy.html","chapter-5_14-smp-consideration.html","chapter-6_2-weak-ordering-as-t.html","chapter-6_13-serialization-in-.html","chapter-7_6-precise-exception-.html","13_2-pipeline-role-and-design.html"],captions:["5.2 Design Philosophy","5.14 SMP Considerations","6.2 Weak Ordering as the Default","6.13 Serialization in SMP Systems","7.7 Priority Ordering","13.2 Pipeline Role and Design"],subkw:[]},
{kw:"Specification vs implementation",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Speculation",hrefs:["1_5-non-goalschapter1.html","chapter-5_2-design-philosophy.html","chapter-5_7-mmio-regions.html","chapter-5_12-memory-faults.html","chapter-6_5-pipeline-level-beh.html","chapter-6_9-excb---exception-b.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","7_4-exception-detection-points.html","chapter-7_7-exception-delivery.html","ipr_ic_flush_inl.html"],captions:["1.5 Non-Goals","5.2 Design Philosophy","5.7 MMIO Regions","5.12 Memory Faults","6.5 Pipeline-Level Behavior","6.9 EXCB - Exception Barrier","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","7.4 Exception Detection Points","7.8 Precise Exception Model","IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"Speculation restraint",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Speculative",hrefs:["13_11-branch-handling.html"],captions:["13.11 Branch Handling"],subkw:[]},
{kw:"SpeculativeExecution",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"Splitmix",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"spurious interrupt detection, Debugging and Diagnostics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"SQRTS",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"SQRTT",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"SquareRoot",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"Squash",hrefs:["13_6-stage-implementations.html","appendix-k----pipeline-retirem.html"],captions:["13.6 Stage Implementations","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"sra",hrefs:["chapter-4_5-ebox---execution-b.html","alpha_alu_inl.html"],captions:["4.5 EBox - Execution Box (Integer Core)","alpha_alu_inl"],subkw:[]},
{kw:"srl",hrefs:["chapter-4_5-ebox---execution-b.html","alpha_alu_inl.html"],captions:["4.5 EBox - Execution Box (Integer Core)","alpha_alu_inl"],subkw:[]},
{kw:"SRM",hrefs:["chapter-1_3---major-architectu.html","chapter-5_5-guestmemory---shar.html","appendix-c---glossary-and-acro.html","define_helpers.html"],captions:["1.3 Target Architecture","5.5 GuestMemory - Shared Physical Address Space","Appendix I – Glossary and Acronyms","define_helpers"],subkw:[]},
{kw:"SRM console firmware",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"SRM firmware",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"SRRIPPolicy",hrefs:["appendixf-spam(ptetranslationbuffer).html","shard-scaffolding-ownership.html","spam---policies.html","trait---ctor-usage-examples.html","trait-examples.html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics","Shard Scaffolding Ownership","Cache Replacement and Invalidation Policies","Trait - CTOR Usage Examples","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"SSE",hrefs:["alpha_int_byteops_inl.html","alpha_sse_fp_inl.html"],captions:["alpha_int_byteops_inl","alpha_SSE_fp_inl"],subkw:[]},
{kw:"SSE2",hrefs:["alpha_sse_fp_inl.html","alpha_sse_int_inl.html"],captions:["alpha_SSE_fp_inl","alpha_SSE_int_inl"],subkw:[]},
{kw:"SSE3",hrefs:["alpha_sse_fp_inl.html"],captions:["alpha_SSE_fp_inl"],subkw:[]},
{kw:"SSP",hrefs:["hwpcb-.html","ipr_getactivesp_inl.html"],captions:["Hardware Privileged Context Block (HWPCB)","Ipr_getActiveSP_inl"],subkw:[]},
{kw:"SSSE3",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"StackAlignment",hrefs:["ps_helpers_inl.html"],captions:["PS_helpers_inl"],subkw:[]},
{kw:"StackLimits",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"StackPointer",hrefs:["appendix-c---glossary-and-acro.html","ipr_getactivesp_inl.html"],captions:["Appendix I – Glossary and Acronyms","Ipr_getActiveSP_inl"],subkw:[]},
{kw:"stack-pointer",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"Stage",hrefs:["chapter-4_2-box-based-executio.html","chapter-4_3-relationship-betwe.html","chapter-5_2-design-philosophy.html","chapter-6_5-pipeline-level-beh.html","chapter-6_6-barrier-release-mo.html","chapter-6_9-excb---exception-b.html","13_2-pipeline-role-and-design.html","13_3-pipeline-structure---ring.html","b_1---pipeline-cycle-mechanics.html"],captions:["4.2 Box-Based Execution Model","4.3 Execution Flow: Grains, Pipeline, and Boxes","5.2 Design Philosophy","6.5 Pipeline-Level Behavior","6.6 Barrier Release Model","6.9 EXCB - Exception Barrier","13.2 Pipeline Role and Design","13.3 Pipeline Structure - Ring Buffer","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"STAGE_COUNT",hrefs:["13_8-flush-semantics.html","b_1---pipeline-cycle-mechanics.html"],captions:["13.8 Flush Semantics","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"stage_DE",hrefs:["13_5-pipeline-execution---tick.html","13_6-stage-implementations.html"],captions:["13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations"],subkw:[]},
{kw:"stage_EX",hrefs:["13_2-pipeline-role-and-design.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","13_8-flush-semantics.html","13_9-serialization-and-barrier.html","13_10-exception-precision.html","13_11-branch-handling.html","appendix-k----pipeline-retirem.html"],captions:["13.2 Pipeline Role and Design","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","13.8 Flush Semantics","13.9 Serialization and Barriers in Pipeline","13.10 Exception Precision","13.11 Branch Handling","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"stage_IF",hrefs:["13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","13_11-branch-handling.html"],captions:["13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","13.11 Branch Handling"],subkw:[]},
{kw:"stage_IS",hrefs:["13_5-pipeline-execution---tick.html","13_6-stage-implementations.html"],captions:["13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations"],subkw:[]},
{kw:"stage_MEM",hrefs:["13_2-pipeline-role-and-design.html","13_4-pipelineslot-structure.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","13_9-serialization-and-barrier.html","appendix-k----pipeline-retirem.html"],captions:["13.2 Pipeline Role and Design","13.4 PipelineSlot Structure","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","13.9 Serialization and Barriers in Pipeline","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"stage_WB",hrefs:["13_2-pipeline-role-and-design.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","13_8-flush-semantics.html","13_9-serialization-and-barrier.html","13_10-exception-precision.html","13_11-branch-handling.html","appendix-k----pipeline-retirem.html"],captions:["13.2 Pipeline Role and Design","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","13.8 Flush Semantics","13.9 Serialization and Barriers in Pipeline","13.10 Exception Precision","13.11 Branch Handling","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"stageDTB0PTE",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"stageDTB1PTE",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"stageDTBCommon",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"stageITBPTE",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"StaleData",hrefs:["chapter-6_2-weak-ordering-as-t.html"],captions:["6.2 Weak Ordering as the Default"],subkw:[]},
{kw:"Stall",hrefs:["chapter-4_2-box-based-executio.html","chapter-4_5-ebox---execution-b.html","5_10-memory-barriers-(preview).html","chapter-5_13-interaction-with-.html","chapter-6_5-pipeline-level-beh.html","chapter-6_6-barrier-release-mo.html","13_2-pipeline-role-and-design.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","13_7-stall-mechanics.html","13_9-serialization-and-barrier.html","b_1---pipeline-cycle-mechanics.html"],captions:["4.2 Box-Based Execution Model","4.5 EBox - Execution Box (Integer Core)","5.10 Memory Barriers (Preview)","5.13 Interaction with Pipeline","6.5 Pipeline-Level Behavior","6.6 Barrier Release Model","13.2 Pipeline Role and Design","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","13.7 Stall Mechanics","13.9 Serialization and Barriers in Pipeline","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"stalled",hrefs:["13_4-pipelineslot-structure.html","13_7-stall-mechanics.html","appendixg-instructiongrainmechanics.html"],captions:["13.4 PipelineSlot Structure","13.7 Stall Mechanics","Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"stallPipeline",hrefs:["13_7-stall-mechanics.html"],captions:["13.7 Stall Mechanics"],subkw:[]},
{kw:"StartPA",hrefs:["chapter-5_5-guestmemory---shar.html"],captions:["5.5 GuestMemory - Shared Physical Address Space"],subkw:[]},
{kw:"State",hrefs:["chapter-4_2-box-based-executio.html","chapter-6_2-weak-ordering-as-t.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-7_4-faultdispatcher.html","chapter-7_7-exception-delivery.html","chapter-7_8-pal-mode-entry.html","chapter-7_9-interrupt-handling.html","13_2-pipeline-role-and-design.html"],captions:["4.2 Box-Based Execution Model","6.2 Weak Ordering as the Default","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","7.5 FaultDispatcher","7.8 Precise Exception Model","7.9 Exception Delivery and PAL Mode Entry","7.10 Interrupt Handling","13.2 Pipeline Role and Design"],subkw:[]},
{kw:"stateless policy",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"StateMachine",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-6_13-serialization-in-.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","6.13 Serialization in SMP Systems"],subkw:[]},
{kw:"StatePreservation",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"StateRestore",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"StateTransitions",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Static Re-Reference Interval Prediction",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"Statistics",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"Status",hrefs:["alpha_int_helpers_inl.html"],captions:["alpha_int_helpers_inl"],subkw:[]},
{kw:"StatusBit",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"StatusRegister",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"STB",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"StdStringLogging",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"SteadyState",hrefs:["b_1---pipeline-cycle-mechanics.html"],captions:["Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"Step",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"STF",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"STG",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"STL",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_7---mbox---memory-bo.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.7 MBox - Memory Box"],subkw:[]},
{kw:"STL_C",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_7---mbox---memory-bo.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.7 MBox - Memory Box"],subkw:[]},
{kw:"STOLOAD",hrefs:["chapter-6_4-classes-of-seriali.html"],captions:["6.4 Classes of Serialization Instructions"],subkw:[]},
{kw:"Storage",hrefs:["chapter-1_4---architectural-in.html","chapter-5_3-memory-layers-over.html","chapter-5_6-safememory---phsyi.html"],captions:["1.4 Major Architectural Layers","5.3 Memory Layers Overview","5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"Store",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-5_2-design-philosophy.html","chapter-5_5-guestmemory---shar.html","chapter-5_6-safememory---phsyi.html","chapter-5_8-loads-and-stores.html","5_10-memory-barriers-(preview).html","chapter-5_13-interaction-with-.html","chapter-5_14-smp-consideration.html","chapter-6_2-weak-ordering-as-t.html","chapter-6_7-mb---full-memory-b.html","chapter-6_8-wmb---write-memory.html","13_2-pipeline-role-and-design.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","13_10-exception-precision.html","appendix-k----pipeline-retirem.html"],captions:["4.7 MBox - Memory Box","5.2 Design Philosophy","5.5 GuestMemory - Shared Physical Address Space","5.6 SafeMemory - Physical RAM Backend","5.8 Loads and Stores","5.10 Memory Barriers (Preview)","5.13 Interaction with Pipeline","5.14 SMP Considerations","6.2 Weak Ordering as the Default","6.7 MB - Full Memory Barrier","6.8 WMB - Write Memory Barrier","13.2 Pipeline Role and Design","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","13.10 Exception Precision","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"StoreCommit",hrefs:["chapter-5_11-load-locked-_-sto.html"],captions:["5.11 Load-Locked \/ Store-Conditional (LL\/SC)"],subkw:[]},
{kw:"StoreConditional",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-5_11-load-locked-_-sto.html","appendix-c---glossary-and-acro.html","reservationmanager.html"],captions:["4.7 MBox - Memory Box","5.11 Load-Locked \/ Store-Conditional (LL\/SC)","Appendix I – Glossary and Acronyms","ReservationManager"],subkw:[]},
{kw:"StoreData",hrefs:["chapter-5_13-interaction-with-.html"],captions:["5.13 Interaction with Pipeline"],subkw:[]},
{kw:"StoreOrdering",hrefs:["chapter-6_8-wmb---write-memory.html"],captions:["6.8 WMB - Write Memory Barrier"],subkw:[]},
{kw:"STOSTO",hrefs:["chapter-6_4-classes-of-seriali.html"],captions:["6.4 Classes of Serialization Instructions"],subkw:[]},
{kw:"STQ",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_7---mbox---memory-bo.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.7 MBox - Memory Box"],subkw:[]},
{kw:"STQ_C",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_7---mbox---memory-bo.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.7 MBox - Memory Box"],subkw:[]},
{kw:"STQ_U",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_7---mbox---memory-bo.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.7 MBox - Memory Box"],subkw:[]},
{kw:"Strategy",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"Strict priority ordering",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"StronglyNotTaken",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"StronglyTaken",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"Structure",hrefs:["chapter-7_4-faultdispatcher.html","chapter-7_5-priority-ordering.html","chapter-7_9-interrupt-handling.html","13_4-pipelineslot-structure.html"],captions:["7.5 FaultDispatcher","7.6 PendingEvent Structure","7.10 Interrupt Handling","13.4 PipelineSlot Structure"],subkw:[]},
{kw:"STS",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"STT",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"STW",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"STx_C",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"SUB",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"Sub64",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"subBorrow",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"SUBL",hrefs:["chapter-4_5-ebox---execution-b.html","alpha_sse_int_inl.html"],captions:["4.5 EBox - Execution Box (Integer Core)","alpha_SSE_int_inl"],subkw:[]},
{kw:"SUBLV",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"SUBL-V",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"subOverflow",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"subQ",hrefs:["chapter-4_5-ebox---execution-b.html","corelib.html"],captions:["4.5 EBox - Execution Box (Integer Core)","CoreLib"],subkw:[]},
{kw:"SUBQV",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"SUBS",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"Subset",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"SubsettedInstruction",hrefs:["chapter-7_3-exception-detectio.html"],captions:["7.3 ExceptionClass Classification"],subkw:[]},
{kw:"Subsystem",hrefs:["chapter-4_2-box-based-executio.html","chapter-4_10-cross-box-interac.html","chapter-5_3-memory-layers-over.html","chapter-5_5-guestmemory---shar.html"],captions:["4.2 Box-Based Execution Model","4.10 Cross-Box Interaction Rules","5.3 Memory Layers Overview","5.5 GuestMemory - Shared Physical Address Space"],subkw:[]},
{kw:"Subsystem responsibilities",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"SUBT",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"Subtraction",hrefs:["alpha_alu_inl.html","alpha_fp_helpers_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_alu_inl","alpha_fp_helpers_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"Success",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"Summary",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"superpage",hrefs:["chapter-5_4-virtual-addressing.html","appendixf-spam(ptetranslationbuffer).html","ipr-hive.html"],captions:["5.4 Virtual Addressing and Translation","Appendix M – SPAM TLB\/PTE Management Mechanics","IPR Hive"],subkw:[]},
{kw:"Supervisor Stack Pointer",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"SupervisorMode",hrefs:["chapter-5_4-virtual-addressing.html","ipr_getactivesp_inl.html","ps_helpers_inl.html"],captions:["5.4 Virtual Addressing and Translation","Ipr_getActiveSP_inl","PS_helpers_inl"],subkw:[]},
{kw:"supplyFetchResult",hrefs:["13_6-stage-implementations.html"],captions:["13.6 Stage Implementations"],subkw:[]},
{kw:"Sweep",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"sweepDeadForASN",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"swiLevel",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"Synchronization",hrefs:["chapter-5_6-safememory---phsyi.html","chapter-5_14-smp-consideration.html","appendix-c---glossary-and-acro.html"],captions:["5.6 SafeMemory - Physical RAM Backend","5.14 SMP Considerations","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"Synchronous",hrefs:["13_10-exception-precision.html"],captions:["13.10 Exception Precision"],subkw:[]},
{kw:"syncMemoryBarrier",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"SyntheticStack",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"Syscalls",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"system architecture",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"System contracts",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"System Control Block Base",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"System execution",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"System Interrupt",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"System shape",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"SystemBusError",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"SystemConfiguration",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"SystemControlBlock",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"SystemDataError",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"SystemEvent",hrefs:["chapter-7_5-priority-ordering.html"],captions:["7.6 PendingEvent Structure"],subkw:[]},
{kw:"SystemManager",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SystemParityError",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"SystemReferenceManual",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"SystemReset",hrefs:["chapter-5_11-load-locked-_-sto.html"],captions:["5.11 Load-Locked \/ Store-Conditional (LL\/SC)"],subkw:[]},
{kw:"SystemService",hrefs:["chapter-7_3-exception-detectio.html"],captions:["7.3 ExceptionClass Classification"],subkw:[]},
{kw:"system-wide sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"system-wide TLB manager",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"Table",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"Tag",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"Target",hrefs:["chapter-4_4-ibox---instruction.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html"],captions:["4.4 IBox - Instruction Box","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box"],subkw:[]},
{kw:"TBCHK",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"TBIA",hrefs:["appendixf-spam(ptetranslationbuffer).html","reservationmanager.html","trait-examples.html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics","ReservationManager","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"TBIAP",hrefs:["appendixf-spam(ptetranslationbuffer).html","trait-examples.html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"TBIS",hrefs:["appendixf-spam(ptetranslationbuffer).html","trait-examples.html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"TBISD",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"TBISI",hrefs:["appendixf-spam(ptetranslationbuffer).html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"TBMissBuffer",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"Technology",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"Telemetry",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"template instantiation",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"template policy",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"TemplatePolicyBase",hrefs:["pagetable(pte)subsystem.html","trait-examples.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"TemplatePolicyBase.h",hrefs:["pagetable(pte)subsystem.html","spam---policies.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem","Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"temporal locality",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"TerminalControl",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"Testability",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"testing",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"TFloat",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"Thread",hrefs:["chapter-7_9-interrupt-handling.html"],captions:["7.10 Interrupt Handling"],subkw:[]},
{kw:"thread safety",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"thread sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"ThreadContext",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ThreadLocalStorage",hrefs:["currentcputls.html"],captions:["CurrentCpuTls"],subkw:[]},
{kw:"Thread-safe Interrupt",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"ThreadSafety",hrefs:["chapter-5_3-memory-layers-over.html","chapter-5_6-safememory---phsyi.html"],captions:["5.3 Memory Layers Overview","5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"Throughput",hrefs:["chapter-5_9-write-buffers.html","appendixg-instructiongrainmechanics.html","b_1---pipeline-cycle-mechanics.html"],captions:["5.9 Write Buffers","Appendix G – Instruction Grain Mechanics","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"tick",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_6-fbox---floating-po.html","chapter-4_10-cross-box-interac.html","13_3-pipeline-structure---ring.html","13_5-pipeline-execution---tick.html","13_7-stall-mechanics.html","b_1---pipeline-cycle-mechanics.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.6 FBox - Floating-Point Box","4.10 Cross-Box Interaction Rules","13.3 Pipeline Structure - Ring Buffer","13.5 Pipeline Execution - tick() and execute()","13.7 Stall Mechanics","Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"Time",hrefs:["chapter-6_2-weak-ordering-as-t.html"],captions:["6.2 Weak Ordering as the Default"],subkw:[]},
{kw:"Timer",hrefs:["chapter-5_7-mmio-regions.html"],captions:["5.7 MMIO Regions"],subkw:[]},
{kw:"Timestamp",hrefs:["chapter-5_9-write-buffers.html"],captions:["5.9 Write Buffers"],subkw:[]},
{kw:"Timing",hrefs:["chapter-4_2-box-based-executio.html","chapter-4_10-cross-box-interac.html","chapter-7_4-faultdispatcher.html"],captions:["4.2 Box-Based Execution Model","4.10 Cross-Box Interaction Rules","7.5 FaultDispatcher"],subkw:[]},
{kw:"TLB",hrefs:["chapter-1_4---architectural-in.html","chapter-5_3-memory-layers-over.html","chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html","chapter-5_14-smp-consideration.html","chapter-6_13-serialization-in-.html","appendixd-repositorydirectorystructure.html","appendixf-spam(ptetranslationbuffer).html","appendix-c---glossary-and-acro.html","axp_attributes_core.html","ipr-hive.html","pagetable(pte)subsystem.html","permissions_helper_inl.html","pte_core.html"],captions:["1.4 Major Architectural Layers","5.3 Memory Layers Overview","5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference","5.14 SMP Considerations","6.13 Serialization in SMP Systems","Appendix D – Repository Directory Structure","Appendix M – SPAM TLB\/PTE Management Mechanics","Appendix I – Glossary and Acronyms","Axp_Attributes_core","IPR Hive","SPAM - (Set Prediction and Access Memory) Subsystem","permissions_helper_inl","pte_core"],subkw:[]},
{kw:"TLB & Coherency",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"TLB (Translation Lookaside Buffer)",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"TLB cache",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"TLB interface wiring",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"TLB isolation",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"TLB manager instantiation",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"TLB manager pattern",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"TLB parallelism",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"TLB sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"TLB shootdown IPI, IPI Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"TLB shootdown, IPI Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"TLBEntry",hrefs:["chapter-5_4-virtual-addressing.html","appendix-c---glossary-and-acro.html"],captions:["5.4 Virtual Addressing and Translation","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"tlb-eviction",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"TLBFill",hrefs:["13_8-flush-semantics.html"],captions:["13.8 Flush Semantics"],subkw:[]},
{kw:"TLB-fill",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"TLBFlush",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"TLBIndexing",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"tlbInsert",hrefs:["appendixf-spam(ptetranslationbuffer).html","trait-examples.html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"TLBInvalidate",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"TLB-invalidate",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"tlbLookup",hrefs:["appendixf-spam(ptetranslationbuffer).html","trait-examples.html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"TLBMiss",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-5_3-memory-layers-over.html","chapter-5_4-virtual-addressing.html","chapter-5_12-memory-faults.html","13_7-stall-mechanics.html","appendix-c---glossary-and-acro.html"],captions:["4.7 MBox - Memory Box","5.3 Memory Layers Overview","5.4 Virtual Addressing and Translation","5.12 Memory Faults","13.7 Stall Mechanics","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"TLBShootdown",hrefs:["chapter-7_9-interrupt-handling.html","appendix-c---glossary-and-acro.html"],captions:["7.10 Interrupt Handling","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"TLB-shootdown",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"tlbTBIS",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"TLS",hrefs:["currentcputls.html"],captions:["CurrentCpuTls"],subkw:[]},
{kw:"toDtbPteRead",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"toItbPteRead",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"Top-level architecture",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"TotalSize",hrefs:["chapter-5_6-safememory---phsyi.html"],captions:["5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"Tournament",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"Trace",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"TraceCore",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Tracing",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Tracking",hrefs:["chapter-5_11-load-locked-_-sto.html"],captions:["5.11 Load-Locked \/ Store-Conditional (LL\/SC)"],subkw:[]},
{kw:"Training",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"Traits",hrefs:["appendixd-repositorydirectorystructure.html","pagetable(pte)subsystem.html"],captions:["Appendix D – Repository Directory Structure","SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"Traits template",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"Traits type alias",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"Traits-based manager",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"Translation",hrefs:["chapter-1_4---architectural-in.html","chapter-4_3-relationship-betwe.html","chapter-4_4-ibox---instruction.html","chapter-4_7---mbox---memory-bo.html","chapter-5_3-memory-layers-over.html","chapter-5_6-safememory---phsyi.html","chapter-5_8-loads-and-stores.html","appendixf-spam(ptetranslationbuffer).html","appendix-c---glossary-and-acro.html"],captions:["1.4 Major Architectural Layers","4.3 Execution Flow: Grains, Pipeline, and Boxes","4.4 IBox - Instruction Box","4.7 MBox - Memory Box","5.3 Memory Layers Overview","5.6 SafeMemory - Physical RAM Backend","5.8 Loads and Stores","Appendix M – SPAM TLB\/PTE Management Mechanics","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"Translation Buffer",hrefs:["pagetable(pte)subsystem.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"TranslationBuffer",hrefs:["chapter-4_7---mbox---memory-bo.html","trait-examples.html"],captions:["4.7 MBox - Memory Box","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"TranslationEngine",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"TranslationFault",hrefs:["chapter-5_4-virtual-addressing.html","chapter-5_12-memory-faults.html","7_4-exception-detection-points.html"],captions:["5.4 Virtual Addressing and Translation","5.12 Memory Faults","7.4 Exception Detection Points"],subkw:[]},
{kw:"TranslationLookasideBuffer",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"TranslationResult",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"Trap",hrefs:["chapter-4_6-fbox---floating-po.html","5_10-memory-barriers-(preview).html","chapter-6_10---trapb---trap-ba.html","chapter-7_8-pal-mode-entry.html","appendix-c---glossary-and-acro.html","alpha_operate_opcode_helper.html"],captions:["4.6 FBox - Floating-Point Box","5.10 Memory Barriers (Preview)","6.10 TRAPB - Trap Barrier","7.9 Exception Delivery and PAL Mode Entry","Appendix I – Glossary and Acronyms","alpha_operate_opcode_helper"],subkw:[]},
{kw:"TRAPB",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_2-design-philosophy.html","5_10-memory-barriers-(preview).html","chapter-6_4-classes-of-seriali.html","chapter-6_10---trapb---trap-ba.html","13_7-stall-mechanics.html","13_9-serialization-and-barrier.html","appendix-c---glossary-and-acro.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.2 Design Philosophy","5.10 Memory Barriers (Preview)","6.4 Classes of Serialization Instructions","6.10 TRAPB - Trap Barrier","13.7 Stall Mechanics","13.9 Serialization and Barriers in Pipeline","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"TRAPB barrier",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"TrapBarrier",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","5_10-memory-barriers-(preview).html","chapter-6_10---trapb---trap-ba.html","appendix-c---glossary-and-acro.html","define_helpers.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.10 Memory Barriers (Preview)","6.10 TRAPB - Trap Barrier","Appendix I – Glossary and Acronyms","define_helpers"],subkw:[]},
{kw:"trapCode",hrefs:["chapter-5_12-memory-faults.html","7_4-exception-detection-points.html","chapter-7_4-faultdispatcher.html","chapter-7_7-exception-delivery.html","13_4-pipelineslot-structure.html","13_6-stage-implementations.html","13_10-exception-precision.html","appendixg-instructiongrainmechanics.html","appendix-k----pipeline-retirem.html"],captions:["5.12 Memory Faults","7.4 Exception Detection Points","7.5 FaultDispatcher","7.8 Precise Exception Model","13.4 PipelineSlot Structure","13.6 Stage Implementations","13.10 Exception Precision","Appendix G – Instruction Grain Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"TrapCode_Class",hrefs:["13_4-pipelineslot-structure.html"],captions:["13.4 PipelineSlot Structure"],subkw:[]},
{kw:"TrapContext",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"TrapDelivery",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"TrapEnable",hrefs:["chapter-6_9-excb---exception-b.html","7_4-exception-detection-points.html","appendix-c---glossary-and-acro.html"],captions:["6.9 EXCB - Exception Barrier","7.4 Exception Detection Points","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"TrapEntry",hrefs:["ps_helpers_inl.html","reservationmanager.html"],captions:["PS_helpers_inl","ReservationManager"],subkw:[]},
{kw:"TrapHandling",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"TrapMask",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"Trapping",hrefs:["alpha_int_helpers_inl.html","alpha_operate_opcode_helper.html"],captions:["alpha_int_helpers_inl","alpha_operate_opcode_helper"],subkw:[]},
{kw:"TrappingVariantSupport",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"TrapRecording",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"TrapResolution",hrefs:["chapter-6_10---trapb---trap-ba.html"],captions:["6.10 TRAPB - Trap Barrier"],subkw:[]},
{kw:"Traps",hrefs:["currentcputls.html"],captions:["CurrentCpuTls"],subkw:[]},
{kw:"Traps are synchronous, instruction-related events that occur after instruction completion. They occur at instruction retirement boundaries, require TRAPB for precise ordering, and are architecturally visible after the instruction commits.",hrefs:["chapter-7_2-terminology-and-cl.html"],captions:["7.2 Terminology and Classification"],subkw:[]},
{kw:"TrapSummary",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"Trigger",hrefs:["chapter-7_9-interrupt-handling.html"],captions:["7.10 Interrupt Handling"],subkw:[]},
{kw:"Tru64",hrefs:["chapter-1_3---major-architectu.html","define_helpers.html"],captions:["1.3 Target Architecture","define_helpers"],subkw:[]},
{kw:"Tru64 UNIX",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Tru64 UNIX compatibility",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Tsunami",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"TSV",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"twoComplement",hrefs:["alpha_sse_int_inl.html","arithextender_helpers.html"],captions:["alpha_SSE_int_inl","arithExtender_helpers"],subkw:[]},
{kw:"TwoPhaseModel",hrefs:["chapter-5_8-loads-and-stores.html"],captions:["5.8 Loads and Stores"],subkw:[]},
{kw:"type alias",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"TypeConversion",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"typedef",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"types",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"UMULH",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"Unalign",hrefs:["chapter-7_3-exception-detectio.html","chapter-7_5-priority-ordering.html","chapter-7_6-precise-exception-.html"],captions:["7.3 ExceptionClass Classification","7.6 PendingEvent Structure","7.7 Priority Ordering"],subkw:[]},
{kw:"Unaligned",hrefs:["chapter-4_7---mbox---memory-bo.html"],captions:["4.7 MBox - Memory Box"],subkw:[]},
{kw:"UNALIGNED_",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"Unconditional",hrefs:["13_11-branch-handling.html","appendixb-branchpredictionmechanics.html"],captions:["13.11 Branch Handling","Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"Underflow",hrefs:["chapter-4_6-fbox---floating-po.html","7_4-exception-detection-points.html","alpha_fp_helpers_inl.html","alpha_sse_fp_inl.html","exc_sum_helpers.html"],captions:["4.6 FBox - Floating-Point Box","7.4 Exception Detection Points","alpha_fp_helpers_inl","alpha_SSE_fp_inl","EXC_SUM_helpers"],subkw:[]},
{kw:"Uniform",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"Unique Value",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"unit",hrefs:["appendixd-repositorydirectorystructure.html"],captions:["Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"Unlikely",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"Unordered",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"UNQ",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"Unreachable",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"Unsigned",hrefs:["alpha_int_helpers_inl.html"],captions:["alpha_int_helpers_inl"],subkw:[]},
{kw:"Update",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box"],subkw:[]},
{kw:"updateExceptionIPRs",hrefs:["exceptionstateupdate_inl.html"],captions:["ExceptionStateUpdate_inl"],subkw:[]},
{kw:"updateExceptionSummary",hrefs:["exceptionstateupdate_inl.html"],captions:["ExceptionStateUpdate_inl"],subkw:[]},
{kw:"updateMemoryManagementStatus",hrefs:["exceptionstateupdate_inl.html"],captions:["ExceptionStateUpdate_inl"],subkw:[]},
{kw:"updatePrediction",hrefs:["13_6-stage-implementations.html","13_11-branch-handling.html","appendixb-branchpredictionmechanics.html","appendix-k----pipeline-retirem.html"],captions:["13.6 Stage Implementations","13.11 Branch Handling","Appendix B – Branch Prediction Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"URTI",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"Usage",hrefs:["chapter-6_9-excb---exception-b.html"],captions:["6.9 EXCB - Exception Barrier"],subkw:[]},
{kw:"Usage Guide",hrefs:["pagetable(pte)subsystem.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"User Stack Pointer",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"UserMode",hrefs:["chapter-5_4-virtual-addressing.html","global_hwpcbbank_interface.html","ipr_getactivesp_inl.html","permissions_helper_inl.html","ps_helpers_inl.html"],captions:["5.4 Virtual Addressing and Translation","Global_HWPCBBank_Interface","Ipr_getActiveSP_inl","permissions_helper_inl","PS_helpers_inl"],subkw:[]},
{kw:"UserReadEnable",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"user-stack",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"UserWriteEnable",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"using",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"USP",hrefs:["hwpcb-.html","ipr_getactivesp_inl.html"],captions:["Hardware Privileged Context Block (HWPCB)","Ipr_getActiveSP_inl"],subkw:[]},
{kw:"Utf8Logging",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"UTILITY",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"VA",hrefs:["chapter-4_7---mbox---memory-bo.html","appendixf-spam(ptetranslationbuffer).html","ipr-hive.html"],captions:["4.7 MBox - Memory Box","Appendix M – SPAM TLB\/PTE Management Mechanics","IPR Hive"],subkw:[]},
{kw:"VA (Virtual Address)",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"VA32",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"VA-32",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"VA48",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"VA-48",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"VABits",hrefs:["chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html"],captions:["5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"VA-form",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"VAFormat",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"valid",hrefs:["13_4-pipelineslot-structure.html","13_6-stage-implementations.html","13_8-flush-semantics.html","b_1---pipeline-cycle-mechanics.html","appendix-k----pipeline-retirem.html"],captions:["13.4 PipelineSlot Structure","13.6 Stage Implementations","13.8 Flush Semantics","Appendix L – Pipeline Cycle Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"valid flag",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"ValidBit",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"Validity",hrefs:["chapter-6_6-barrier-release-mo.html","chapter-6_9-excb---exception-b.html"],captions:["6.6 Barrier Release Model","6.9 EXCB - Exception Barrier"],subkw:[]},
{kw:"ValidityFlag",hrefs:["chapter-5_9-write-buffers.html"],captions:["5.9 Write Buffers"],subkw:[]},
{kw:"Variant",hrefs:["alpha_fp_helpers_inl.html","alpha_int_helpers_inl.html","alpha_operate_opcode_helper.html"],captions:["alpha_fp_helpers_inl","alpha_int_helpers_inl","alpha_operate_opcode_helper"],subkw:[]},
{kw:"vaTop",hrefs:["alpha-va-format-contract.html"],captions:["5.4.4 Alpha VA Field Boundary Reference"],subkw:[]},
{kw:"VAX",hrefs:["chapter-4_6-fbox---floating-po.html"],captions:["4.6 FBox - Floating-Point Box"],subkw:[]},
{kw:"VAXCompatibility",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"Vector",hrefs:["7_4-exception-detection-points.html","chapter-7_8-pal-mode-entry.html","chapter-7_9-interrupt-handling.html","appendix-c---glossary-and-acro.html"],captions:["7.4 Exception Detection Points","7.9 Exception Delivery and PAL Mode Entry","7.10 Interrupt Handling","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"Vectorization",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"Vectorized",hrefs:["alpha_sse_fp_inl.html"],captions:["alpha_SSE_fp_inl"],subkw:[]},
{kw:"VectorResolution",hrefs:["chapter-7_3-exception-detectio.html"],captions:["7.3 ExceptionClass Classification"],subkw:[]},
{kw:"VendorBehavior",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Verifiability",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Verification",hrefs:["chapter-4_2-box-based-executio.html"],captions:["4.2 Box-Based Execution Model"],subkw:[]},
{kw:"victim policy selection",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"victim selection policy",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"VictimPolicy",hrefs:["appendixf-spam(ptetranslationbuffer).html","trait---ctor-usage-examples.html"],captions:["Appendix M – SPAM TLB\/PTE Management Mechanics","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"Violation",hrefs:["chapter-4_10-cross-box-interac.html"],captions:["4.10 Cross-Box Interaction Rules"],subkw:[]},
{kw:"Virtual",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"Virtual Interrupt",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"Virtual Page Table Base",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"VirtualAddress",hrefs:["chapter-4_4-ibox---instruction.html","chapter-5_3-memory-layers-over.html","chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html","chapter-5_8-loads-and-stores.html"],captions:["4.4 IBox - Instruction Box","5.3 Memory Layers Overview","5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference","5.8 Loads and Stores"],subkw:[]},
{kw:"VirtualAddressSpace",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"VirtualMemory",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"VirtualPage",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"VirtualPageTableBase",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"Visibility",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-4_10-cross-box-interac.html","chapter-5_2-design-philosophy.html","chapter-5_3-memory-layers-over.html","chapter-5_5-guestmemory---shar.html","chapter-5_8-loads-and-stores.html","chapter-5_9-write-buffers.html","5_10-memory-barriers-(preview).html","chapter-5_11-load-locked-_-sto.html","chapter-5_13-interaction-with-.html","chapter-6_2-weak-ordering-as-t.html","chapter-6_7-mb---full-memory-b.html","chapter-6_8-wmb---write-memory.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","4.10 Cross-Box Interaction Rules","5.2 Design Philosophy","5.3 Memory Layers Overview","5.5 GuestMemory - Shared Physical Address Space","5.8 Loads and Stores","5.9 Write Buffers","5.10 Memory Barriers (Preview)","5.11 Load-Locked \/ Store-Conditional (LL\/SC)","5.13 Interaction with Pipeline","6.2 Weak Ordering as the Default","6.7 MB - Full Memory Barrier","6.8 WMB - Write Memory Barrier"],subkw:[]},
{kw:"VMM",hrefs:["ps_helpers_inl.html"],captions:["PS_helpers_inl"],subkw:[]},
{kw:"VMS Interrupt Model",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"VPN",hrefs:["chapter-5_4-virtual-addressing.html","alpha-va-format-contract.html","appendixf-spam(ptetranslationbuffer).html"],captions:["5.4 Virtual Addressing and Translation","5.4.4 Alpha VA Field Boundary Reference","Appendix M – SPAM TLB\/PTE Management Mechanics"],subkw:[]},
{kw:"VPTB",hrefs:["hwpcb-.html","ipr-hive.html","iprstorage_ibox.html"],captions:["Hardware Privileged Context Block (HWPCB)","IPR Hive","IprStorage_IBox"],subkw:[]},
{kw:"VT100",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"Vtable",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"Warmup",hrefs:["b_1---pipeline-cycle-mechanics.html"],captions:["Appendix L – Pipeline Cycle Mechanics"],subkw:[]},
{kw:"Warning",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"WB",hrefs:["chapter-4_4-ibox---instruction.html","chapter-4_7---mbox---memory-bo.html","chapter-7_7-exception-delivery.html","chapter-7_8-pal-mode-entry.html","13_2-pipeline-role-and-design.html","13_3-pipeline-structure---ring.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","13_9-serialization-and-barrier.html","13_10-exception-precision.html","13_11-branch-handling.html","b_1---pipeline-cycle-mechanics.html","appendix-k----pipeline-retirem.html"],captions:["4.4 IBox - Instruction Box","4.7 MBox - Memory Box","7.8 Precise Exception Model","7.9 Exception Delivery and PAL Mode Entry","13.2 Pipeline Role and Design","13.3 Pipeline Structure - Ring Buffer","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","13.9 Serialization and Barriers in Pipeline","13.10 Exception Precision","13.11 Branch Handling","Appendix L – Pipeline Cycle Mechanics","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"WBStage",hrefs:["chapter-5_11-load-locked-_-sto.html","chapter-5_12-memory-faults.html","chapter-5_13-interaction-with-.html","chapter-6_5-pipeline-level-beh.html","chapter-6_6-barrier-release-mo.html"],captions:["5.11 Load-Locked \/ Store-Conditional (LL\/SC)","5.12 Memory Faults","5.13 Interaction with Pipeline","6.5 Pipeline-Level Behavior","6.6 Barrier Release Model"],subkw:[]},
{kw:"WeaklyNotTaken",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"WeaklyTaken",hrefs:["appendixb-branchpredictionmechanics.html"],captions:["Appendix B – Branch Prediction Mechanics"],subkw:[]},
{kw:"WeakOrdering",hrefs:["chapter-5_2-design-philosophy.html","chapter-5_8-loads-and-stores.html","chapter-5_9-write-buffers.html","chapter-5_14-smp-consideration.html","chapter-6_2-weak-ordering-as-t.html","13_2-pipeline-role-and-design.html"],captions:["5.2 Design Philosophy","5.8 Loads and Stores","5.9 Write Buffers","5.14 SMP Considerations","6.2 Weak Ordering as the Default","13.2 Pipeline Role and Design"],subkw:[]},
{kw:"WH64",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_7---mbox---memory-bo.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.7 MBox - Memory Box"],subkw:[]},
{kw:"WH64EN",hrefs:["chapter-4_5-ebox---execution-b.html"],captions:["4.5 EBox - Execution Box (Integer Core)"],subkw:[]},
{kw:"Width",hrefs:["alpha-va-format-contract.html","chapter-5_5-guestmemory---shar.html","chapter-5_6-safememory---phsyi.html"],captions:["5.4.4 Alpha VA Field Boundary Reference","5.5 GuestMemory - Shared Physical Address Space","5.6 SafeMemory - Physical RAM Backend"],subkw:[]},
{kw:"Wildcard",hrefs:["appendixg-instructiongrainmechanics.html"],captions:["Appendix G – Instruction Grain Mechanics"],subkw:[]},
{kw:"Wildfire",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"Windows",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"WindowsNT",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"WMB",hrefs:["chapter-4_5-ebox---execution-b.html","chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_2-design-philosophy.html","chapter-5_8-loads-and-stores.html","chapter-5_9-write-buffers.html","5_10-memory-barriers-(preview).html","chapter-6_4-classes-of-seriali.html","chapter-6_8-wmb---write-memory.html","chapter-6_13-serialization-in-.html","13_7-stall-mechanics.html","13_9-serialization-and-barrier.html","appendixg-instructiongrainmechanics.html","appendix-c---glossary-and-acro.html"],captions:["4.5 EBox - Execution Box (Integer Core)","4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.2 Design Philosophy","5.8 Loads and Stores","5.9 Write Buffers","5.10 Memory Barriers (Preview)","6.4 Classes of Serialization Instructions","6.8 WMB - Write Memory Barrier","6.13 Serialization in SMP Systems","13.7 Stall Mechanics","13.9 Serialization and Barriers in Pipeline","Appendix G – Instruction Grain Mechanics","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"WMB barrier",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Word",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"Work",hrefs:["chapter-4_2-box-based-executio.html","chapter-5_3-memory-layers-over.html","13_3-pipeline-structure---ring.html"],captions:["4.2 Box-Based Execution Model","5.3 Memory Layers Overview","13.3 Pipeline Structure - Ring Buffer"],subkw:[]},
{kw:"Workload",hrefs:["chapter-5_4-virtual-addressing.html"],captions:["5.4 Virtual Addressing and Translation"],subkw:[]},
{kw:"Write",hrefs:["chapter-4_7---mbox---memory-bo.html","chapter-5_7-mmio-regions.html","chapter-5_11-load-locked-_-sto.html"],captions:["4.7 MBox - Memory Box","5.7 MMIO Regions","5.11 Load-Locked \/ Store-Conditional (LL\/SC)"],subkw:[]},
{kw:"WriteAPI",hrefs:["chapter-5_5-guestmemory---shar.html"],captions:["5.5 GuestMemory - Shared Physical Address Space"],subkw:[]},
{kw:"Writeback",hrefs:["chapter-4_2-box-based-executio.html","chapter-4_4-ibox---instruction.html","chapter-4_5-ebox---execution-b.html","chapter-5_4-virtual-addressing.html","chapter-5_8-loads-and-stores.html","13_2-pipeline-role-and-design.html","13_3-pipeline-structure---ring.html","13_4-pipelineslot-structure.html","13_5-pipeline-execution---tick.html","13_6-stage-implementations.html","appendix-k----pipeline-retirem.html"],captions:["4.2 Box-Based Execution Model","4.4 IBox - Instruction Box","4.5 EBox - Execution Box (Integer Core)","5.4 Virtual Addressing and Translation","5.8 Loads and Stores","13.2 Pipeline Role and Design","13.3 Pipeline Structure - Ring Buffer","13.4 PipelineSlot Structure","13.5 Pipeline Execution - tick() and execute()","13.6 Stage Implementations","Appendix K – Pipeline Retirement Mechanics"],subkw:[]},
{kw:"Writeback commit point",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"WriteBarrier",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"WriteBuffer",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-5_2-design-philosophy.html","chapter-5_8-loads-and-stores.html","chapter-5_9-write-buffers.html","5_10-memory-barriers-(preview).html","chapter-5_14-smp-consideration.html","chapter-6_2-weak-ordering-as-t.html","chapter-6_5-pipeline-level-beh.html","chapter-6_6-barrier-release-mo.html","chapter-6_7-mb---full-memory-b.html","chapter-6_8-wmb---write-memory.html","chapter-6_10---trapb---trap-ba.html","chapter-6_11-call_pal-as-a-ser.html","chapter-6_12-interaction-with-.html","chapter-6_13-serialization-in-.html","chapter-7_7-exception-delivery.html","13_7-stall-mechanics.html","13_9-serialization-and-barrier.html","appendix-c---glossary-and-acro.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","5.2 Design Philosophy","5.8 Loads and Stores","5.9 Write Buffers","5.10 Memory Barriers (Preview)","5.14 SMP Considerations","6.2 Weak Ordering as the Default","6.5 Pipeline-Level Behavior","6.6 Barrier Release Model","6.7 MB - Full Memory Barrier","6.8 WMB - Write Memory Barrier","6.10 TRAPB - Trap Barrier","6.11 CALL_PAL as a Serialization Point","6.12 Interaction with LL\/SC","6.13 Serialization in SMP Systems","7.8 Precise Exception Model","13.7 Stall Mechanics","13.9 Serialization and Barriers in Pipeline","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"writeBufferDrained",hrefs:["chapter-6_5-pipeline-level-beh.html","13_4-pipelineslot-structure.html","13_6-stage-implementations.html","13_7-stall-mechanics.html","13_9-serialization-and-barrier.html"],captions:["6.5 Pipeline-Level Behavior","13.4 PipelineSlot Structure","13.6 Stage Implementations","13.7 Stall Mechanics","13.9 Serialization and Barriers in Pipeline"],subkw:[]},
{kw:"WriteBufferEntry",hrefs:["chapter-5_9-write-buffers.html"],captions:["5.9 Write Buffers"],subkw:[]},
{kw:"WriteBufferManager",hrefs:["chapter-4_8---cbox---cache-_-c.html","chapter-4_9-palbox---privilege.html","chapter-4_10-cross-box-interac.html","chapter-5_9-write-buffers.html","chapter-5_14-smp-consideration.html","appendixd-repositorydirectorystructure.html"],captions:["4.8 CBox - Cache \/ Coherency \/ Coordination Box","4.9 PalBox - Privileged Architecture Library Box","4.10 Cross-Box Interaction Rules","5.9 Write Buffers","5.14 SMP Considerations","Appendix D – Repository Directory Structure"],subkw:[]},
{kw:"WriteCompletion",hrefs:["chapter-5_7-mmio-regions.html"],captions:["5.7 MMIO Regions"],subkw:[]},
{kw:"WriteFault",hrefs:["appendix-c---glossary-and-acro.html"],captions:["Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"writeFpReg",hrefs:["13_6-stage-implementations.html"],captions:["13.6 Stage Implementations"],subkw:[]},
{kw:"writeIntReg",hrefs:["13_6-stage-implementations.html"],captions:["13.6 Stage Implementations"],subkw:[]},
{kw:"WriteMemoryBarrier",hrefs:["chapter-6_8-wmb---write-memory.html","appendix-c---glossary-and-acro.html"],captions:["6.8 WMB - Write Memory Barrier","Appendix I – Glossary and Acronyms"],subkw:[]},
{kw:"WriteOnlyBarrier",hrefs:["5_10-memory-barriers-(preview).html"],captions:["5.10 Memory Barriers (Preview)"],subkw:[]},
{kw:"WritePermission",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"WriteSemantics",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"XOR",hrefs:["chapter-4_5-ebox---execution-b.html","alpha_alu_inl.html"],captions:["4.5 EBox - Execution Box (Integer Core)","alpha_alu_inl"],subkw:[]},
{kw:"ZAP",hrefs:["chapter-4_5-ebox---execution-b.html","alpha_int_byteops_inl.html"],captions:["4.5 EBox - Execution Box (Integer Core)","alpha_int_byteops_inl"],subkw:[]},
{kw:"ZAPNOT",hrefs:["chapter-4_5-ebox---execution-b.html","alpha_int_byteops_inl.html"],captions:["4.5 EBox - Execution Box (Integer Core)","alpha_int_byteops_inl"],subkw:[]},
{kw:"Zero",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"zeroExtend",hrefs:["alpha_int_byteops_inl.html","arithextender_helpers.html"],captions:["alpha_int_byteops_inl","arithExtender_helpers"],subkw:[]},
{kw:"zeroExtend16",hrefs:["arithextender_helpers.html","corelib.html"],captions:["arithExtender_helpers","CoreLib"],subkw:[]},
{kw:"zeroExtend32",hrefs:["arithextender_helpers.html","corelib.html"],captions:["arithExtender_helpers","CoreLib"],subkw:[]},
{kw:"zeroExtend8",hrefs:["arithextender_helpers.html","corelib.html"],captions:["arithExtender_helpers","CoreLib"],subkw:[]}]}
)
