#-----------------------------------------------------------
# xsim v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Dec 11 09:21:10 2022
# Process ID: 13880
# Current directory: D:/Labs/3sem/FPGA/lab5_z1/1/lab5_z1/lab5_z1/sol2/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/foo_m/xsim_script.tcl}
# Log file: D:/Labs/3sem/FPGA/lab5_z1/1/lab5_z1/lab5_z1/sol2/sim/verilog/xsim.log
# Journal file: D:/Labs/3sem/FPGA/lab5_z1/1/lab5_z1/lab5_z1/sol2/sim/verilog\xsim.jou
# Running On: DESKTOP-D9BK5M4, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 34046 MB
#-----------------------------------------------------------
source xsim.dir/foo_m/xsim_script.tcl
# xsim {foo_m} -view {{foo_m_dataflow_ana.wcfg}} -tclbatch {foo_m.tcl} -protoinst {foo_m.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file foo_m.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_foo_m_top/AESL_inst_foo_m//AESL_inst_foo_m_activity
Time resolution is 1 ps
open_wave_config foo_m_dataflow_ana.wcfg
source foo_m.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_foo_m_top/AESL_inst_foo_m/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_out2_d0 -into $return_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_out2_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_out2_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_out2_address0 -into $return_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_out1_d0 -into $return_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_out1_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_out1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_out1_address0 -into $return_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/scale -into $return_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_in_q0 -into $return_group -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_in_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/data_in_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/ap_start -into $blocksiggroup
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/ap_done -into $blocksiggroup
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/ap_idle -into $blocksiggroup
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_foo_m_top/AESL_inst_foo_m/ap_clk -into $clockgroup
## save_wave_config foo_m.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "125000"
// RTL Simulation : 1 / 2 [100.00%] @ "2130105000"
// RTL Simulation : 2 / 2 [100.00%] @ "4260075000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 4260135 ns : File "D:/Labs/3sem/FPGA/lab5_z1/1/lab5_z1/lab5_z1/sol2/sim/verilog/foo_m.autotb.v" Line 388
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1180.461 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Sun Dec 11 09:21:25 2022...
