// Seed: 2470929003
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output logic id_3
);
  assign id_3 = 1 != 1;
  type_6(
      id_3 == id_0, 1
  );
endmodule
