INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
