
interrupt_elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_start>:
   0:	ea000005 	b	1c <Reset>

00000004 <Undefine_instruct>:
   4:	eafffffe 	b	4 <Undefine_instruct>

00000008 <Software_interrupt>:
   8:	eafffffe 	b	8 <Software_interrupt>

0000000c <Prefetch_abort>:
   c:	eafffffe 	b	c <Prefetch_abort>

00000010 <Data_abort>:
  10:	eafffffe 	b	10 <Data_abort>
  14:	ea00000c 	b	4c <Handle_irq>

00000018 <Fiq>:
  18:	eafffffe 	b	18 <Fiq>

0000001c <Reset>:
  1c:	e3a0da01 	mov	sp, #4096	; 0x1000
  20:	eb000012 	bl	70 <disable_watch_dog>
  24:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
  28:	e3a0db03 	mov	sp, #3072	; 0xc00
  2c:	e321f0d3 	msr	CPSR_c, #211	; 0xd3
  30:	e3a0da01 	mov	sp, #4096	; 0x1000
  34:	eb000015 	bl	90 <led_init>
  38:	eb000024 	bl	d0 <interrupt_init>
  3c:	e321f05f 	msr	CPSR_c, #95	; 0x5f
  40:	e59fe018 	ldr	lr, [pc, #24]	; 60 <eint_return+0x4>
  44:	e59ff018 	ldr	pc, [pc, #24]	; 64 <eint_return+0x8>

00000048 <loop_main>:
  48:	eafffffe 	b	48 <loop_main>

0000004c <Handle_irq>:
  4c:	e24ee004 	sub	lr, lr, #4
  50:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  54:	e59fe00c 	ldr	lr, [pc, #12]	; 68 <eint_return+0xc>
  58:	e59ff00c 	ldr	pc, [pc, #12]	; 6c <eint_return+0x10>

0000005c <eint_return>:
  5c:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  60:	00000048 	andeq	r0, r0, r8, asr #32
  64:	00000184 	andeq	r0, r0, r4, lsl #3
  68:	0000005c 	andeq	r0, r0, ip, asr r0
  6c:	00000190 	muleq	r0, r0, r1

00000070 <disable_watch_dog>:
  70:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
  74:	e28db000 	add	fp, sp, #0
  78:	e3a03453 	mov	r3, #1392508928	; 0x53000000
  7c:	e3a02000 	mov	r2, #0
  80:	e5832000 	str	r2, [r3]
  84:	e28bd000 	add	sp, fp, #0
  88:	e8bd0800 	pop	{fp}
  8c:	e12fff1e 	bx	lr

00000090 <led_init>:
  90:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
  94:	e28db000 	add	fp, sp, #0
  98:	e59f302c 	ldr	r3, [pc, #44]	; cc <led_init+0x3c>
  9c:	e59f2028 	ldr	r2, [pc, #40]	; cc <led_init+0x3c>
  a0:	e5922000 	ldr	r2, [r2]
  a4:	e3c22c3f 	bic	r2, r2, #16128	; 0x3f00
  a8:	e5832000 	str	r2, [r3]
  ac:	e59f3018 	ldr	r3, [pc, #24]	; cc <led_init+0x3c>
  b0:	e59f2014 	ldr	r2, [pc, #20]	; cc <led_init+0x3c>
  b4:	e5922000 	ldr	r2, [r2]
  b8:	e3822c15 	orr	r2, r2, #5376	; 0x1500
  bc:	e5832000 	str	r2, [r3]
  c0:	e28bd000 	add	sp, fp, #0
  c4:	e8bd0800 	pop	{fp}
  c8:	e12fff1e 	bx	lr
  cc:	56000050 	undefined instruction 0x56000050

000000d0 <interrupt_init>:
  d0:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
  d4:	e28db000 	add	fp, sp, #0
  d8:	e59f3090 	ldr	r3, [pc, #144]	; 170 <interrupt_init+0xa0>
  dc:	e59f208c 	ldr	r2, [pc, #140]	; 170 <interrupt_init+0xa0>
  e0:	e5922000 	ldr	r2, [r2]
  e4:	e3c22033 	bic	r2, r2, #51	; 0x33
  e8:	e5832000 	str	r2, [r3]
  ec:	e59f307c 	ldr	r3, [pc, #124]	; 170 <interrupt_init+0xa0>
  f0:	e59f2078 	ldr	r2, [pc, #120]	; 170 <interrupt_init+0xa0>
  f4:	e5922000 	ldr	r2, [r2]
  f8:	e3822022 	orr	r2, r2, #34	; 0x22
  fc:	e5832000 	str	r2, [r3]
 100:	e59f306c 	ldr	r3, [pc, #108]	; 174 <interrupt_init+0xa4>
 104:	e59f2068 	ldr	r2, [pc, #104]	; 174 <interrupt_init+0xa4>
 108:	e5922000 	ldr	r2, [r2]
 10c:	e3c220c0 	bic	r2, r2, #192	; 0xc0
 110:	e5832000 	str	r2, [r3]
 114:	e59f3058 	ldr	r3, [pc, #88]	; 174 <interrupt_init+0xa4>
 118:	e59f2054 	ldr	r2, [pc, #84]	; 174 <interrupt_init+0xa4>
 11c:	e5922000 	ldr	r2, [r2]
 120:	e3822080 	orr	r2, r2, #128	; 0x80
 124:	e5832000 	str	r2, [r3]
 128:	e59f3048 	ldr	r3, [pc, #72]	; 178 <interrupt_init+0xa8>
 12c:	e59f2044 	ldr	r2, [pc, #68]	; 178 <interrupt_init+0xa8>
 130:	e5922000 	ldr	r2, [r2]
 134:	e3c22b02 	bic	r2, r2, #2048	; 0x800
 138:	e5832000 	str	r2, [r3]
 13c:	e59f3038 	ldr	r3, [pc, #56]	; 17c <interrupt_init+0xac>
 140:	e59f2034 	ldr	r2, [pc, #52]	; 17c <interrupt_init+0xac>
 144:	e5922000 	ldr	r2, [r2]
 148:	e3c22025 	bic	r2, r2, #37	; 0x25
 14c:	e5832000 	str	r2, [r3]
 150:	e59f3028 	ldr	r3, [pc, #40]	; 180 <interrupt_init+0xb0>
 154:	e59f2024 	ldr	r2, [pc, #36]	; 180 <interrupt_init+0xb0>
 158:	e5922000 	ldr	r2, [r2]
 15c:	e3c22001 	bic	r2, r2, #1
 160:	e5832000 	str	r2, [r3]
 164:	e28bd000 	add	sp, fp, #0
 168:	e8bd0800 	pop	{fp}
 16c:	e12fff1e 	bx	lr
 170:	56000050 	undefined instruction 0x56000050
 174:	56000060 	strpl	r0, [r0], -r0, rrx
 178:	560000a4 	strpl	r0, [r0], -r4, lsr #1
 17c:	4a000008 	bmi	1a4 <eint_interrupt+0x14>
 180:	4a00000c 	bmi	1b8 <eint_interrupt+0x28>

00000184 <main>:
 184:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 188:	e28db000 	add	fp, sp, #0
 18c:	eafffffe 	b	18c <main+0x8>

00000190 <eint_interrupt>:
 190:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 194:	e28db000 	add	fp, sp, #0
 198:	e24dd00c 	sub	sp, sp, #12
 19c:	e59f30ec 	ldr	r3, [pc, #236]	; 290 <eint_interrupt+0x100>
 1a0:	e5933000 	ldr	r3, [r3]
 1a4:	e50b3008 	str	r3, [fp, #-8]
 1a8:	e51b3008 	ldr	r3, [fp, #-8]
 1ac:	e3530002 	cmp	r3, #2
 1b0:	0a00000e 	beq	1f0 <eint_interrupt+0x60>
 1b4:	e3530005 	cmp	r3, #5
 1b8:	0a000017 	beq	21c <eint_interrupt+0x8c>
 1bc:	e3530000 	cmp	r3, #0
 1c0:	1a00001f 	bne	244 <eint_interrupt+0xb4>
 1c4:	e59f30c8 	ldr	r3, [pc, #200]	; 294 <eint_interrupt+0x104>
 1c8:	e59f20c4 	ldr	r2, [pc, #196]	; 294 <eint_interrupt+0x104>
 1cc:	e5922000 	ldr	r2, [r2]
 1d0:	e3822070 	orr	r2, r2, #112	; 0x70
 1d4:	e5832000 	str	r2, [r3]
 1d8:	e59f30b4 	ldr	r3, [pc, #180]	; 294 <eint_interrupt+0x104>
 1dc:	e59f20b0 	ldr	r2, [pc, #176]	; 294 <eint_interrupt+0x104>
 1e0:	e5922000 	ldr	r2, [r2]
 1e4:	e3c22010 	bic	r2, r2, #16
 1e8:	e5832000 	str	r2, [r3]
 1ec:	ea000014 	b	244 <eint_interrupt+0xb4>
 1f0:	e59f309c 	ldr	r3, [pc, #156]	; 294 <eint_interrupt+0x104>
 1f4:	e59f2098 	ldr	r2, [pc, #152]	; 294 <eint_interrupt+0x104>
 1f8:	e5922000 	ldr	r2, [r2]
 1fc:	e3822070 	orr	r2, r2, #112	; 0x70
 200:	e5832000 	str	r2, [r3]
 204:	e59f3088 	ldr	r3, [pc, #136]	; 294 <eint_interrupt+0x104>
 208:	e59f2084 	ldr	r2, [pc, #132]	; 294 <eint_interrupt+0x104>
 20c:	e5922000 	ldr	r2, [r2]
 210:	e3c22020 	bic	r2, r2, #32
 214:	e5832000 	str	r2, [r3]
 218:	ea000009 	b	244 <eint_interrupt+0xb4>
 21c:	e59f3070 	ldr	r3, [pc, #112]	; 294 <eint_interrupt+0x104>
 220:	e59f206c 	ldr	r2, [pc, #108]	; 294 <eint_interrupt+0x104>
 224:	e5922000 	ldr	r2, [r2]
 228:	e3822070 	orr	r2, r2, #112	; 0x70
 22c:	e5832000 	str	r2, [r3]
 230:	e59f305c 	ldr	r3, [pc, #92]	; 294 <eint_interrupt+0x104>
 234:	e59f2058 	ldr	r2, [pc, #88]	; 294 <eint_interrupt+0x104>
 238:	e5922000 	ldr	r2, [r2]
 23c:	e3c22040 	bic	r2, r2, #64	; 0x40
 240:	e5832000 	str	r2, [r3]
 244:	e51b3008 	ldr	r3, [fp, #-8]
 248:	e3530005 	cmp	r3, #5
 24c:	1a000002 	bne	25c <eint_interrupt+0xcc>
 250:	e59f3040 	ldr	r3, [pc, #64]	; 298 <eint_interrupt+0x108>
 254:	e3a02000 	mov	r2, #0
 258:	e5832000 	str	r2, [r3]
 25c:	e3a0344a 	mov	r3, #1241513984	; 0x4a000000
 260:	e51b2008 	ldr	r2, [fp, #-8]
 264:	e3a01001 	mov	r1, #1
 268:	e1a02211 	lsl	r2, r1, r2
 26c:	e5832000 	str	r2, [r3]
 270:	e59f3024 	ldr	r3, [pc, #36]	; 29c <eint_interrupt+0x10c>
 274:	e51b2008 	ldr	r2, [fp, #-8]
 278:	e3a01001 	mov	r1, #1
 27c:	e1a02211 	lsl	r2, r1, r2
 280:	e5832000 	str	r2, [r3]
 284:	e28bd000 	add	sp, fp, #0
 288:	e8bd0800 	pop	{fp}
 28c:	e12fff1e 	bx	lr
 290:	4a000014 	bmi	2e8 <__exidx_end+0x48>
 294:	56000054 	undefined instruction 0x56000054
 298:	560000a8 	strpl	r0, [r0], -r8, lsr #1
 29c:	4a000010 	bmi	2e4 <__exidx_end+0x44>

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002541 	andeq	r2, r0, r1, asr #10
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001b 	andeq	r0, r0, fp, lsl r0
  10:	00543405 	subseq	r3, r4, r5, lsl #8
  14:	01080206 	tsteq	r8, r6, lsl #4
  18:	04120109 	ldreq	r0, [r2], #-265	; 0x109
  1c:	01150114 	tsteq	r5, r4, lsl r1
  20:	01180317 	tsteq	r8, r7, lsl r3
  24:	Address 0x00000024 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__bss_end__+0x10c8a84>
   4:	74632820 	strbtvc	r2, [r3], #-2080	; 0x820
   8:	312d676e 	teqcc	sp, lr, ror #14
   c:	312e362e 	teqcc	lr, lr, lsr #12
  10:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  14:	00332e34 	eorseq	r2, r3, r4, lsr lr
