[12/05 01:00:54      0s] 
[12/05 01:00:54      0s] Cadence Innovus(TM) Implementation System.
[12/05 01:00:54      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/05 01:00:54      0s] 
[12/05 01:00:54      0s] Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
[12/05 01:00:54      0s] Options:	
[12/05 01:00:54      0s] Date:		Thu Dec  5 01:00:54 2024
[12/05 01:00:54      0s] Host:		ee23 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (64cores*256cpus*AMD EPYC 7763 64-Core Processor 512KB)
[12/05 01:00:54      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[12/05 01:00:54      0s] 
[12/05 01:00:54      0s] License:
[12/05 01:00:54      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/05 01:00:54      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/05 01:01:16     12s] @(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/05 01:01:16     12s] @(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
[12/05 01:01:16     12s] @(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/05 01:01:16     12s] @(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
[12/05 01:01:16     12s] @(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
[12/05 01:01:16     12s] @(#)CDS: CPE v20.15-s071
[12/05 01:01:16     12s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/05 01:01:16     12s] @(#)CDS: OA 22.60-p058 Tue Jun 15 18:38:04 2021
[12/05 01:01:16     12s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/05 01:01:16     12s] @(#)CDS: RCDB 11.15.0
[12/05 01:01:16     12s] @(#)CDS: STYLUS 20.10-p029_1 (06/24/2021 01:33 PDT)
[12/05 01:01:16     12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_126035_ee23_iclab131_6u6PC7.

[12/05 01:01:16     12s] Change the soft stacksize limit to 0.2%RAM (2063 mbytes). Set global soft_stack_size_limit to change the value.
[12/05 01:01:20     14s] 
[12/05 01:01:20     14s] **INFO:  MMMC transition support version v31-84 
[12/05 01:01:20     14s] 
[12/05 01:01:20     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/05 01:01:20     14s] <CMD> suppressMessage ENCEXT-2799
[12/05 01:01:20     14s] <CMD> getVersion
[12/05 01:01:21     14s] [INFO] Loading Pegasus 21.21 fill procedures
[12/05 01:01:21     14s] <CMD> win
[12/05 01:02:09     16s] <CMD> set init_design_uniquify 1
[12/05 01:02:09     16s] <CMD> setDesignMode -process 180
[12/05 01:02:09     16s] ##  Process: 180           (User Set)               
[12/05 01:02:09     16s] ##     Node: (not set)                           
[12/05 01:02:09     16s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/05 01:02:09     16s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[12/05 01:02:09     16s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/05 01:02:09     16s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[12/05 01:02:09     16s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/05 01:02:09     16s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/05 01:02:09     16s] <CMD> suppressMessage TECHLIB 1318
[12/05 01:02:09     16s] <CMD> suppressMessage ENCEXT-2799
[12/05 01:07:37     38s] <CMD> save_global CHIP.globals
[12/05 01:07:40     38s] <CMD> set init_gnd_net GND
[12/05 01:07:40     38s] <CMD> set init_lef_file {LEF/header6_V55_20ka_cic.lef LEF/fsa0m_a_generic_core.lef LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef LEF/fsa0m_a_t33_generic_io.lef LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef LEF/BONDPAD.lef}
[12/05 01:07:40     38s] <CMD> set init_verilog CHIP_SYN.v
[12/05 01:07:40     38s] <CMD> set init_mmmc_file CHIP_mmmc.view
[12/05 01:07:40     38s] <CMD> set init_io_file CHIP.io
[12/05 01:07:40     38s] <CMD> set init_top_cell CHIP
[12/05 01:07:40     38s] <CMD> set init_pwr_net VCC
[12/05 01:07:40     38s] <CMD> init_design
[12/05 01:07:40     38s] #% Begin Load MMMC data ... (date=12/05 01:07:40, mem=719.9M)
[12/05 01:07:40     38s] #% End Load MMMC data ... (date=12/05 01:07:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=720.4M, current mem=720.4M)
[12/05 01:07:40     38s] 
[12/05 01:07:40     38s] Loading LEF file LEF/header6_V55_20ka_cic.lef ...
[12/05 01:07:40     38s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[12/05 01:07:40     38s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[12/05 01:07:40     38s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/header6_V55_20ka_cic.lef at line 1290.
[12/05 01:07:40     38s] 
[12/05 01:07:40     38s] Loading LEF file LEF/fsa0m_a_generic_core.lef ...
[12/05 01:07:40     38s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/05 01:07:40     38s] The LEF parser will ignore this statement.
[12/05 01:07:40     38s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file LEF/fsa0m_a_generic_core.lef at line 1.
[12/05 01:07:40     38s] Set DBUPerIGU to M2 pitch 620.
[12/05 01:07:40     38s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file LEF/fsa0m_a_generic_core.lef at line 40071.
[12/05 01:07:40     38s] 
[12/05 01:07:40     38s] Loading LEF file LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
[12/05 01:07:40     38s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-119' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-119' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-119' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-119' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-119' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-119' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-58' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-58' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-58' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-58' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-58' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-58' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-58' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-58' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-58' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-58' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-58' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-58' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-58' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-58' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-58' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-58' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-58' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-58' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-58' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-58' for more detail.
[12/05 01:07:40     38s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[12/05 01:07:40     38s] To increase the message display limit, refer to the product command reference manual.
[12/05 01:07:40     38s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[12/05 01:07:40     38s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[12/05 01:07:40     38s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[12/05 01:07:40     38s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[12/05 01:07:40     38s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[12/05 01:07:40     38s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[12/05 01:07:40     38s] 
[12/05 01:07:40     38s] Loading LEF file LEF/fsa0m_a_t33_generic_io.lef ...
[12/05 01:07:40     38s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/05 01:07:40     38s] The LEF parser will ignore this statement.
[12/05 01:07:40     38s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file LEF/fsa0m_a_t33_generic_io.lef at line 1.
[12/05 01:07:40     38s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file LEF/fsa0m_a_t33_generic_io.lef at line 2034.
[12/05 01:07:40     38s] 
[12/05 01:07:40     38s] Loading LEF file LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef ...
[12/05 01:07:40     38s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-119' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-119' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-119' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-119' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-119' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-119' for more detail.
[12/05 01:07:40     38s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[12/05 01:07:40     38s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[12/05 01:07:40     38s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
[12/05 01:07:40     38s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[12/05 01:07:40     38s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[12/05 01:07:40     38s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
[12/05 01:07:40     38s] 
[12/05 01:07:40     38s] Loading LEF file LEF/BONDPAD.lef ...
[12/05 01:07:40     38s] WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
[12/05 01:07:40     38s] Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
[12/05 01:07:40     38s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/BONDPAD.lef at line 123.
[12/05 01:07:40     38s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[12/05 01:07:40     38s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[12/05 01:07:40     38s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/BONDPAD.lef at line 123.
[12/05 01:07:40     38s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[12/05 01:07:40     38s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[12/05 01:07:40     38s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/BONDPAD.lef at line 123.
[12/05 01:07:40     38s] **WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/05 01:07:40     38s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 01:07:40     38s] Type 'man IMPLF-61' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/05 01:07:40     38s] Type 'man IMPLF-200' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/05 01:07:40     38s] Type 'man IMPLF-200' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/05 01:07:40     38s] Type 'man IMPLF-200' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/05 01:07:40     38s] Type 'man IMPLF-200' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/05 01:07:40     38s] Type 'man IMPLF-200' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/05 01:07:40     38s] Type 'man IMPLF-200' for more detail.
[12/05 01:07:40     38s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/05 01:07:40     38s] Type 'man IMPLF-200' for more detail.
[12/05 01:07:40     38s] 
[12/05 01:07:40     38s] viaInitial starts at Thu Dec  5 01:07:40 2024
viaInitial ends at Thu Dec  5 01:07:40 2024

##  Check design process and node:  
##  Design tech node is not set.

[12/05 01:07:40     38s] Loading view definition file from CHIP_mmmc.view
[12/05 01:07:40     38s] Reading lib_max timing library '/RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LIB/fsa0m_a_generic_core_ss1p62v125c.lib' ...
[12/05 01:07:41     39s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LIB/fsa0m_a_generic_core_ss1p62v125c.lib)
[12/05 01:07:41     39s] Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
[12/05 01:07:41     39s] Reading lib_max timing library '/RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LIB/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
[12/05 01:07:41     39s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
[12/05 01:07:41     39s] Reading lib_min timing library '/RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LIB/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
[12/05 01:07:42     40s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LIB/fsa0m_a_generic_core_ff1p98vm40c.lib)
[12/05 01:07:42     40s] Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
[12/05 01:07:42     40s] Reading lib_min timing library '/RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LIB/fsa0m_a_t33_generic_io_ff1p98vm40c.lib' ...
[12/05 01:07:42     40s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ff1p98vm40c' 
[12/05 01:07:42     40s] Ending "PreSetAnalysisView" (total cpu=0:00:01.4, real=0:00:02.0, peak res=821.4M, current mem=742.7M)
[12/05 01:07:42     40s] *** End library_loading (cpu=0.02min, real=0.03min, mem=22.9M, fe_cpu=0.67min, fe_real=6.80min, fe_mem=954.5M) ***
[12/05 01:07:42     40s] #% Begin Load netlist data ... (date=12/05 01:07:42, mem=742.7M)
[12/05 01:07:42     40s] *** Begin netlist parsing (mem=954.5M) ***
[12/05 01:07:42     40s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[12/05 01:07:42     40s] Type 'man IMPVL-159' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[12/05 01:07:42     40s] Type 'man IMPVL-159' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[12/05 01:07:42     40s] Type 'man IMPVL-159' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[12/05 01:07:42     40s] Type 'man IMPVL-159' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[12/05 01:07:42     40s] Type 'man IMPVL-159' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[12/05 01:07:42     40s] Type 'man IMPVL-159' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[12/05 01:07:42     40s] Type 'man IMPVL-159' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[12/05 01:07:42     40s] Type 'man IMPVL-159' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[12/05 01:07:42     40s] Type 'man IMPVL-159' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[12/05 01:07:42     40s] Type 'man IMPVL-159' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[12/05 01:07:42     40s] Type 'man IMPVL-159' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[12/05 01:07:42     40s] Type 'man IMPVL-159' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[12/05 01:07:42     40s] Type 'man IMPVL-159' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[12/05 01:07:42     40s] Type 'man IMPVL-159' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[12/05 01:07:42     40s] Type 'man IMPVL-159' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[12/05 01:07:42     40s] Type 'man IMPVL-159' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[12/05 01:07:42     40s] Type 'man IMPVL-159' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[12/05 01:07:42     40s] Type 'man IMPVL-159' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[12/05 01:07:42     40s] Type 'man IMPVL-159' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[12/05 01:07:42     40s] Type 'man IMPVL-159' for more detail.
[12/05 01:07:42     40s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/05 01:07:42     40s] To increase the message display limit, refer to the product command reference manual.
[12/05 01:07:42     40s] Created 388 new cells from 4 timing libraries.
[12/05 01:07:42     40s] Reading netlist ...
[12/05 01:07:42     40s] Backslashed names will retain backslash and a trailing blank character.
[12/05 01:07:42     40s] Reading verilog netlist 'CHIP_SYN.v'
[12/05 01:07:42     40s] 
[12/05 01:07:42     40s] *** Memory Usage v#1 (Current mem = 954.523M, initial mem = 292.375M) ***
[12/05 01:07:42     40s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=954.5M) ***
[12/05 01:07:42     40s] #% End Load netlist data ... (date=12/05 01:07:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=751.6M, current mem=751.6M)
[12/05 01:07:42     40s] Set top cell to CHIP.
[12/05 01:07:42     40s] Hooked 776 DB cells to tlib cells.
[12/05 01:07:42     40s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=777.8M, current mem=777.8M)
[12/05 01:07:42     40s] Starting recursive module instantiation check.
[12/05 01:07:42     40s] No recursion found.
[12/05 01:07:42     40s] Building hierarchical netlist for Cell CHIP ...
[12/05 01:07:42     40s] *** Netlist is unique.
[12/05 01:07:42     40s] Setting Std. cell height to 5040 DBU (smallest netlist inst).
[12/05 01:07:42     40s] ** info: there are 817 modules.
[12/05 01:07:42     40s] ** info: there are 1226 stdCell insts.
[12/05 01:07:42     40s] ** info: there are 104 Pad insts.
[12/05 01:07:42     40s] 
[12/05 01:07:42     40s] *** Memory Usage v#1 (Current mem = 998.449M, initial mem = 292.375M) ***
[12/05 01:07:42     40s] Reading IO assignment file "CHIP.io" ...
[12/05 01:07:42     40s] Adjusting Core to Bottom to: 0.4400.
[12/05 01:07:42     40s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 01:07:42     40s] Type 'man IMPFP-3961' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 01:07:42     40s] Type 'man IMPFP-3961' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 01:07:42     40s] Type 'man IMPFP-3961' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 01:07:42     40s] Type 'man IMPFP-3961' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 01:07:42     40s] Type 'man IMPFP-3961' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 01:07:42     40s] Type 'man IMPFP-3961' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 01:07:42     40s] Type 'man IMPFP-3961' for more detail.
[12/05 01:07:42     40s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 01:07:42     40s] Type 'man IMPFP-3961' for more detail.
[12/05 01:07:42     40s] Start create_tracks
[12/05 01:07:42     40s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[12/05 01:07:42     40s] Set Default Net Delay as 1000 ps.
[12/05 01:07:42     40s] Set Default Net Load as 0.5 pF. 
[12/05 01:07:42     40s] Set Default Input Pin Transition as 0.1 ps.
[12/05 01:07:42     40s] Extraction setup Started 
[12/05 01:07:42     40s] 
[12/05 01:07:42     40s] Trim Metal Layers:
[12/05 01:07:42     40s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/05 01:07:42     40s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[12/05 01:07:42     40s] Type 'man IMPEXT-6202' for more detail.
[12/05 01:07:42     40s] Reading Capacitance Table File RC/u18_Faraday.CapTbl ...
[12/05 01:07:42     40s] Cap table was created using Encounter 13.13-s017_1.
[12/05 01:07:42     40s] Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
[12/05 01:07:42     40s] Importing multi-corner RC tables ... 
[12/05 01:07:42     40s] Summary of Active RC-Corners : 
[12/05 01:07:42     40s]  
[12/05 01:07:42     40s]  Analysis View: av_func_mode_max
[12/05 01:07:42     40s]     RC-Corner Name        : RC_Corner
[12/05 01:07:42     40s]     RC-Corner Index       : 0
[12/05 01:07:42     40s]     RC-Corner Temperature : 25 Celsius
[12/05 01:07:42     40s]     RC-Corner Cap Table   : 'RC/u18_Faraday.CapTbl'
[12/05 01:07:42     40s]     RC-Corner PreRoute Res Factor         : 1
[12/05 01:07:42     40s]     RC-Corner PreRoute Cap Factor         : 1
[12/05 01:07:42     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/05 01:07:42     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/05 01:07:42     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/05 01:07:42     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/05 01:07:42     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/05 01:07:42     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/05 01:07:42     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/05 01:07:42     40s]     RC-Corner Technology file: 'RC/icecaps.tch'
[12/05 01:07:42     40s]  
[12/05 01:07:42     40s]  Analysis View: av_func_mode_min
[12/05 01:07:42     40s]     RC-Corner Name        : RC_Corner
[12/05 01:07:42     40s]     RC-Corner Index       : 0
[12/05 01:07:42     40s]     RC-Corner Temperature : 25 Celsius
[12/05 01:07:42     40s]     RC-Corner Cap Table   : 'RC/u18_Faraday.CapTbl'
[12/05 01:07:42     40s]     RC-Corner PreRoute Res Factor         : 1
[12/05 01:07:42     40s]     RC-Corner PreRoute Cap Factor         : 1
[12/05 01:07:42     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/05 01:07:42     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/05 01:07:42     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/05 01:07:42     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/05 01:07:42     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/05 01:07:42     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/05 01:07:42     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/05 01:07:42     40s]     RC-Corner Technology file: 'RC/icecaps.tch'
[12/05 01:07:42     40s] 
[12/05 01:07:42     40s] Trim Metal Layers:
[12/05 01:07:42     40s] LayerId::1 widthSet size::4
[12/05 01:07:42     40s] LayerId::2 widthSet size::4
[12/05 01:07:42     40s] LayerId::3 widthSet size::4
[12/05 01:07:42     40s] LayerId::4 widthSet size::4
[12/05 01:07:42     40s] LayerId::5 widthSet size::4
[12/05 01:07:42     40s] LayerId::6 widthSet size::2
[12/05 01:07:42     40s] Updating RC grid for preRoute extraction ...
[12/05 01:07:42     40s] eee: pegSigSF::1.070000
[12/05 01:07:42     40s] Initializing multi-corner capacitance tables ... 
[12/05 01:07:42     40s] Initializing multi-corner resistance tables ...
[12/05 01:07:42     40s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/05 01:07:42     40s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/05 01:07:42     40s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/05 01:07:42     40s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/05 01:07:42     40s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/05 01:07:42     40s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/05 01:07:42     40s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 01:07:42     40s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/05 01:07:42     40s] *Info: initialize multi-corner CTS.
[12/05 01:07:42     40s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1008.9M, current mem=785.8M)
[12/05 01:07:43     41s] Reading timing constraints file 'CHIP.sdc' ...
[12/05 01:07:43     41s] Current (total cpu=0:00:41.0, real=0:06:49, peak res=1020.4M, current mem=1020.4M)
[12/05 01:07:43     41s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File CHIP.sdc, Line 8).
[12/05 01:07:43     41s] 
[12/05 01:07:43     41s] **ERROR: (TCLCMD-290):	Could not find technology library 'fsa0m_a_generic_core_ss1p62v125c' (File CHIP.sdc, Line 10).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CHIP.sdc, Line 118).
[12/05 01:07:43     41s] 
[12/05 01:07:43     41s] INFO (CTE): Reading of timing constraints file CHIP.sdc completed, with 2 Warnings and 1 Errors.
[12/05 01:07:43     41s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1041.8M, current mem=1041.8M)
[12/05 01:07:43     41s] Current (total cpu=0:00:41.1, real=0:06:49, peak res=1041.8M, current mem=1041.8M)
[12/05 01:07:43     41s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/05 01:07:43     41s] 
[12/05 01:07:43     41s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/05 01:07:43     41s] Summary for sequential cells identification: 
[12/05 01:07:43     41s]   Identified SBFF number: 42
[12/05 01:07:43     41s]   Identified MBFF number: 0
[12/05 01:07:43     41s]   Identified SB Latch number: 0
[12/05 01:07:43     41s]   Identified MB Latch number: 0
[12/05 01:07:43     41s]   Not identified SBFF number: 10
[12/05 01:07:43     41s]   Not identified MBFF number: 0
[12/05 01:07:43     41s]   Not identified SB Latch number: 0
[12/05 01:07:43     41s]   Not identified MB Latch number: 0
[12/05 01:07:43     41s]   Number of sequential cells which are not FFs: 27
[12/05 01:07:43     41s] Total number of combinational cells: 290
[12/05 01:07:43     41s] Total number of sequential cells: 79
[12/05 01:07:43     41s] Total number of tristate cells: 13
[12/05 01:07:43     41s] Total number of level shifter cells: 0
[12/05 01:07:43     41s] Total number of power gating cells: 0
[12/05 01:07:43     41s] Total number of isolation cells: 0
[12/05 01:07:43     41s] Total number of power switch cells: 0
[12/05 01:07:43     41s] Total number of pulse generator cells: 0
[12/05 01:07:43     41s] Total number of always on buffers: 0
[12/05 01:07:43     41s] Total number of retention cells: 0
[12/05 01:07:43     41s] List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
[12/05 01:07:43     41s] Total number of usable buffers: 14
[12/05 01:07:43     41s] List of unusable buffers:
[12/05 01:07:43     41s] Total number of unusable buffers: 0
[12/05 01:07:43     41s] List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
[12/05 01:07:43     41s] Total number of usable inverters: 15
[12/05 01:07:43     41s] List of unusable inverters:
[12/05 01:07:43     41s] Total number of unusable inverters: 0
[12/05 01:07:43     41s] List of identified usable delay cells: DELA DELC DELB
[12/05 01:07:43     41s] Total number of identified usable delay cells: 3
[12/05 01:07:43     41s] List of identified unusable delay cells:
[12/05 01:07:43     41s] Total number of identified unusable delay cells: 0
[12/05 01:07:43     41s] 
[12/05 01:07:43     41s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/05 01:07:43     41s] 
[12/05 01:07:43     41s] TimeStamp Deleting Cell Server Begin ...
[12/05 01:07:43     41s] 
[12/05 01:07:43     41s] TimeStamp Deleting Cell Server End ...
[12/05 01:07:43     41s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1063.5M, current mem=1063.4M)
[12/05 01:07:43     41s] 
[12/05 01:07:43     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/05 01:07:43     41s] Summary for sequential cells identification: 
[12/05 01:07:43     41s]   Identified SBFF number: 42
[12/05 01:07:43     41s]   Identified MBFF number: 0
[12/05 01:07:43     41s]   Identified SB Latch number: 0
[12/05 01:07:43     41s]   Identified MB Latch number: 0
[12/05 01:07:43     41s]   Not identified SBFF number: 10
[12/05 01:07:43     41s]   Not identified MBFF number: 0
[12/05 01:07:43     41s]   Not identified SB Latch number: 0
[12/05 01:07:43     41s]   Not identified MB Latch number: 0
[12/05 01:07:43     41s]   Number of sequential cells which are not FFs: 27
[12/05 01:07:43     41s]  Visiting view : av_func_mode_max
[12/05 01:07:43     41s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/05 01:07:43     41s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/05 01:07:43     41s]  Visiting view : av_func_mode_min
[12/05 01:07:43     41s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[12/05 01:07:43     41s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[12/05 01:07:43     41s] TLC MultiMap info (StdDelay):
[12/05 01:07:43     41s]   : Delay_Corner_min + lib_min + 1 + no RcCorner := 20.6ps
[12/05 01:07:43     41s]   : Delay_Corner_min + lib_min + 1 + RC_Corner := 22.5ps
[12/05 01:07:43     41s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/05 01:07:43     41s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/05 01:07:43     41s]  Setting StdDelay to: 53.6ps
[12/05 01:07:43     41s] 
[12/05 01:07:43     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/05 01:07:43     41s] **WARN: (IMPSYC-2):	Timing information is not defined for cell VCCKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/05 01:07:43     41s] Type 'man IMPSYC-2' for more detail.
[12/05 01:07:43     41s] **WARN: (IMPSYC-2):	Timing information is not defined for cell VCC3IOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/05 01:07:43     41s] Type 'man IMPSYC-2' for more detail.
[12/05 01:07:43     41s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GNDKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/05 01:07:43     41s] Type 'man IMPSYC-2' for more detail.
[12/05 01:07:43     41s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GNDIOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/05 01:07:43     41s] Type 'man IMPSYC-2' for more detail.
[12/05 01:07:43     41s] 
[12/05 01:07:43     41s] *** Summary of all messages that are not suppressed in this session:
[12/05 01:07:43     41s] Severity  ID               Count  Summary                                  
[12/05 01:07:43     41s] WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
[12/05 01:07:43     41s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/05 01:07:43     41s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/05 01:07:43     41s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[12/05 01:07:43     41s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[12/05 01:07:43     41s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[12/05 01:07:43     41s] WARNING   IMPSYC-2             4  Timing information is not defined for ce...
[12/05 01:07:43     41s] WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
[12/05 01:07:43     41s] ERROR     TCLCMD-290           1  Could not find technology library '%s'   
[12/05 01:07:43     41s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/05 01:07:43     41s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[12/05 01:07:43     41s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[12/05 01:07:43     41s] *** Message Summary: 1193 warning(s), 1 error(s)
[12/05 01:07:43     41s] 
[12/05 01:07:49     41s] <CMD> getIoFlowFlag
[12/05 01:08:07     42s] <CMD> setIoFlowFlag 0
[12/05 01:08:07     42s] <CMD> floorPlan -site core_5040 -r 0.999772830532 0.7 100 100 100 100
[12/05 01:08:07     42s] Adjusting Core to Bottom to: 100.6800.
[12/05 01:08:07     42s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 01:08:07     42s] Type 'man IMPFP-3961' for more detail.
[12/05 01:08:07     42s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 01:08:07     42s] Type 'man IMPFP-3961' for more detail.
[12/05 01:08:07     42s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 01:08:07     42s] Type 'man IMPFP-3961' for more detail.
[12/05 01:08:07     42s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 01:08:07     42s] Type 'man IMPFP-3961' for more detail.
[12/05 01:08:07     42s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 01:08:07     42s] Type 'man IMPFP-3961' for more detail.
[12/05 01:08:07     42s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 01:08:07     42s] Type 'man IMPFP-3961' for more detail.
[12/05 01:08:07     42s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 01:08:07     42s] Type 'man IMPFP-3961' for more detail.
[12/05 01:08:07     42s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 01:08:07     42s] Type 'man IMPFP-3961' for more detail.
[12/05 01:08:07     42s] Start create_tracks
[12/05 01:08:07     42s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[12/05 01:08:07     42s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/05 01:08:07     42s] <CMD> uiSetTool select
[12/05 01:08:07     42s] <CMD> getIoFlowFlag
[12/05 01:08:07     42s] <CMD> fit
[12/05 01:08:28     43s] <CMD> saveDesign CHIP_floorplan.inn
[12/05 01:08:28     43s] #% Begin save design ... (date=12/05 01:08:28, mem=1285.0M)
[12/05 01:08:28     43s] % Begin Save ccopt configuration ... (date=12/05 01:08:28, mem=1287.0M)
[12/05 01:08:28     43s] % End Save ccopt configuration ... (date=12/05 01:08:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1287.8M, current mem=1287.8M)
[12/05 01:08:28     43s] % Begin Save netlist data ... (date=12/05 01:08:28, mem=1287.8M)
[12/05 01:08:28     43s] Writing Binary DB to CHIP_floorplan.inn.dat/CHIP.v.bin in single-threaded mode...
[12/05 01:08:28     43s] % End Save netlist data ... (date=12/05 01:08:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1288.0M, current mem=1288.0M)
[12/05 01:08:28     43s] Saving symbol-table file ...
[12/05 01:08:28     43s] Saving congestion map file CHIP_floorplan.inn.dat/CHIP.route.congmap.gz ...
[12/05 01:08:29     43s] % Begin Save AAE data ... (date=12/05 01:08:29, mem=1288.6M)
[12/05 01:08:29     43s] Saving AAE Data ...
[12/05 01:08:29     43s] % End Save AAE data ... (date=12/05 01:08:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1288.6M, current mem=1288.6M)
[12/05 01:08:29     43s] Saving preference file CHIP_floorplan.inn.dat/gui.pref.tcl ...
[12/05 01:08:29     43s] Saving mode setting ...
[12/05 01:08:29     43s] Saving global file ...
[12/05 01:08:29     43s] % Begin Save floorplan data ... (date=12/05 01:08:29, mem=1292.1M)
[12/05 01:08:29     43s] Saving floorplan file ...
[12/05 01:08:29     43s] % End Save floorplan data ... (date=12/05 01:08:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1292.1M, current mem=1292.1M)
[12/05 01:08:29     43s] Saving Drc markers ...
[12/05 01:08:29     43s] ... No Drc file written since there is no markers found.
[12/05 01:08:29     43s] % Begin Save placement data ... (date=12/05 01:08:29, mem=1292.2M)
[12/05 01:08:29     43s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/05 01:08:29     43s] Save Adaptive View Pruning View Names to Binary file
[12/05 01:08:29     43s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1946.1M) ***
[12/05 01:08:29     43s] % End Save placement data ... (date=12/05 01:08:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1292.4M, current mem=1292.4M)
[12/05 01:08:29     43s] % Begin Save routing data ... (date=12/05 01:08:29, mem=1292.4M)
[12/05 01:08:29     43s] Saving route file ...
[12/05 01:08:29     43s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1943.1M) ***
[12/05 01:08:29     43s] % End Save routing data ... (date=12/05 01:08:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1292.6M, current mem=1292.6M)
[12/05 01:08:29     43s] Saving property file CHIP_floorplan.inn.dat/CHIP.prop
[12/05 01:08:29     43s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1946.1M) ***
[12/05 01:08:30     43s] % Begin Save power constraints data ... (date=12/05 01:08:30, mem=1293.2M)
[12/05 01:08:30     43s] % End Save power constraints data ... (date=12/05 01:08:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1293.3M, current mem=1293.3M)
[12/05 01:08:30     43s] Generated self-contained design CHIP_floorplan.inn.dat
[12/05 01:08:30     43s] #% End save design ... (date=12/05 01:08:30, total cpu=0:00:00.4, real=0:00:02.0, peak res=1322.9M, current mem=1295.8M)
[12/05 01:08:30     43s] *** Message Summary: 0 warning(s), 0 error(s)
[12/05 01:08:30     43s] 
[12/05 01:09:09     45s] <CMD> clearGlobalNets
[12/05 01:09:09     45s] <CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
[12/05 01:09:09     45s] <CMD> globalNetConnect VCC -type net -net VCC
[12/05 01:09:09     45s] <CMD> globalNetConnect VCC -type tiehi -pin VCC -instanceBasename *
[12/05 01:09:09     45s] <CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
[12/05 01:09:09     45s] <CMD> globalNetConnect GND -type net -net GND
[12/05 01:09:09     45s] <CMD> globalNetConnect GND -type tielo -pin GND -instanceBasename *
[12/05 01:09:10     45s] Warning: term PU of inst I_CLK is not connect to global special net.
[12/05 01:09:10     45s] Warning: term PD of inst I_CLK is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SMT of inst I_CLK is not connect to global special net.
[12/05 01:09:10     45s] Warning: term PU of inst I_RST is not connect to global special net.
[12/05 01:09:10     45s] Warning: term PD of inst I_RST is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SMT of inst I_RST is not connect to global special net.
[12/05 01:09:10     45s] Warning: term PU of inst I_IN_VALID is not connect to global special net.
[12/05 01:09:10     45s] Warning: term PD of inst I_IN_VALID is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SMT of inst I_IN_VALID is not connect to global special net.
[12/05 01:09:10     45s] Warning: term PU of inst I_TET0 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term PD of inst I_TET0 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SMT of inst I_TET0 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term PU of inst I_TET1 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term PD of inst I_TET1 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SMT of inst I_TET1 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term PU of inst I_TET2 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term PD of inst I_TET2 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SMT of inst I_TET2 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term PU of inst I_POSITION0 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term PD of inst I_POSITION0 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SMT of inst I_POSITION0 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term PU of inst I_POSITION1 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term PD of inst I_POSITION1 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SMT of inst I_POSITION1 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term PU of inst I_POSITION2 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term PD of inst I_POSITION2 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SMT of inst I_POSITION2 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TVALID is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TVALID is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TVALID is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TVALID is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TVALID is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_SVALID is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_SVALID is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_SVALID is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_SVALID is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_SVALID is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_FAIL is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_FAIL is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_FAIL is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_FAIL is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_FAIL is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_SCORE0 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_SCORE0 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_SCORE0 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_SCORE0 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_SCORE0 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_SCORE1 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_SCORE1 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_SCORE1 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_SCORE1 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_SCORE1 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_SCORE2 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_SCORE2 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_SCORE2 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_SCORE2 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_SCORE2 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_SCORE3 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_SCORE3 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_SCORE3 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_SCORE3 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_SCORE3 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS0 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS0 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS0 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS0 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS0 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS1 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS1 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS1 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS1 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS1 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS2 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS2 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS2 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS2 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS2 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS3 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS3 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS3 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS3 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS3 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS4 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS4 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS4 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS4 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS4 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS5 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS5 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS5 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS5 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS5 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS6 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS6 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS6 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS6 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS6 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS7 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS7 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS7 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS7 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS7 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS8 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS8 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS8 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS8 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS8 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS9 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS9 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS9 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS9 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS9 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS10 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS10 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS10 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS10 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS10 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS11 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS11 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS11 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS11 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS11 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS12 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS12 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS12 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS12 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS12 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS13 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS13 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS13 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS13 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS13 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS14 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS14 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS14 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS14 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS14 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS15 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS15 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS15 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS15 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS15 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS16 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS16 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS16 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS16 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS16 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS17 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS17 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS17 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS17 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS17 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS18 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS18 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS18 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS18 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS18 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS19 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS19 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS19 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS19 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS19 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS20 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS20 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS20 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS20 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS20 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS21 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS21 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS21 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS21 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS21 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS22 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS22 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS22 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS22 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS22 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS23 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS23 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS23 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS23 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS23 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS24 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS24 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS24 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS24 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS24 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS25 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS25 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS25 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS25 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS25 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS26 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS26 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS26 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS26 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS26 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS27 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS27 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS27 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS27 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS27 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS28 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS28 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS28 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS28 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS28 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS29 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS29 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS29 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS29 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS29 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS30 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS30 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS30 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS30 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS30 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS31 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS31 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS31 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS31 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS31 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS32 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS32 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS32 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS32 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS32 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS33 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS33 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS33 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS33 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS33 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS34 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS34 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS34 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS34 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS34 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS35 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS35 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS35 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS35 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS35 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS36 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS36 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS36 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS36 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS36 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS37 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS37 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS37 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS37 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS37 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS38 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS38 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS38 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS38 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS38 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS39 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS39 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS39 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS39 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS39 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS40 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS40 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS40 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS40 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS40 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS41 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS41 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS41 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS41 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS41 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS42 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS42 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS42 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS42 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS42 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS43 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS43 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS43 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS43 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS43 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS44 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS44 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS44 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS44 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS44 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS45 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS45 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS45 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS45 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS45 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS46 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS46 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS46 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS46 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS46 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS47 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS47 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS47 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS47 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS47 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS48 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS48 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS48 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS48 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS48 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS49 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS49 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS49 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS49 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS49 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS50 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS50 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS50 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS50 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS50 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS51 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS51 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS51 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS51 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS51 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS52 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS52 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS52 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS52 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS52 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS53 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS53 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS53 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS53 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS53 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS54 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS54 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS54 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS54 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS54 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS55 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS55 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS55 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS55 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS55 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS56 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS56 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS56 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS56 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS56 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS57 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS57 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS57 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS57 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS57 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS58 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS58 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS58 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS58 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS58 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS59 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS59 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS59 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS59 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS59 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS60 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS60 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS60 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS60 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS60 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS61 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS61 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS61 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS61 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS61 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS62 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS62 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS62 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS62 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS62 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS63 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS63 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS63 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS63 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS63 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS64 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS64 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS64 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS64 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS64 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS65 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS65 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS65 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS65 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS65 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS66 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS66 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS66 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS66 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS66 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS67 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS67 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS67 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS67 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS67 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS68 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS68 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS68 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS68 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS68 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS69 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS69 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS69 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS69 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS69 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS70 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS70 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS70 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS70 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS70 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E of inst O_TETRIS71 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E2 of inst O_TETRIS71 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E4 of inst O_TETRIS71 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term E8 of inst O_TETRIS71 is not connect to global special net.
[12/05 01:09:10     45s] Warning: term SR of inst O_TETRIS71 is not connect to global special net.
[12/05 01:09:31     46s] <CMD> set sprCreateIeRingOffset 1.0
[12/05 01:09:31     46s] <CMD> set sprCreateIeRingThreshold 1.0
[12/05 01:09:31     46s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/05 01:09:31     46s] <CMD> set sprCreateIeRingLayers {}
[12/05 01:09:31     46s] <CMD> set sprCreateIeRingOffset 1.0
[12/05 01:09:31     46s] <CMD> set sprCreateIeRingThreshold 1.0
[12/05 01:09:31     46s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/05 01:09:31     46s] <CMD> set sprCreateIeRingLayers {}
[12/05 01:09:31     46s] <CMD> set sprCreateIeStripeWidth 10.0
[12/05 01:09:31     46s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/05 01:09:31     46s] <CMD> set sprCreateIeStripeWidth 10.0
[12/05 01:09:31     46s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/05 01:09:31     46s] <CMD> set sprCreateIeRingOffset 1.0
[12/05 01:09:31     46s] <CMD> set sprCreateIeRingThreshold 1.0
[12/05 01:09:31     46s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/05 01:09:31     46s] <CMD> set sprCreateIeRingLayers {}
[12/05 01:09:31     46s] <CMD> set sprCreateIeStripeWidth 10.0
[12/05 01:09:31     46s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/05 01:10:05     47s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/05 01:10:05     47s] The ring targets are set to core/block ring wires.
[12/05 01:10:05     47s] addRing command will consider rows while creating rings.
[12/05 01:10:05     47s] addRing command will disallow rings to go over rows.
[12/05 01:10:05     47s] addRing command will ignore shorts while creating rings.
[12/05 01:10:05     47s] <CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal2 right metal2} -width {top 9 bottom 9 left 9 right 9} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 5 -use_interleaving_wire_group 1
[12/05 01:10:05     47s] 
[12/05 01:10:05     47s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1994.6M)
[12/05 01:10:05     47s] Ring generation is complete.
[12/05 01:10:05     47s] vias are now being generated.
[12/05 01:10:05     47s] addRing created 40 wires.
[12/05 01:10:05     47s] ViaGen created 200 vias, deleted 0 via to avoid violation.
[12/05 01:10:05     47s] +--------+----------------+----------------+
[12/05 01:10:05     47s] |  Layer |     Created    |     Deleted    |
[12/05 01:10:05     47s] +--------+----------------+----------------+
[12/05 01:10:05     47s] | metal2 |       20       |       NA       |
[12/05 01:10:05     47s] |  via2  |       200      |        0       |
[12/05 01:10:05     47s] | metal3 |       20       |       NA       |
[12/05 01:10:05     47s] +--------+----------------+----------------+
[12/05 01:10:50     49s] <CMD> setSrouteMode -viaConnectToShape { ring blockring }
[12/05 01:10:50     49s] <CMD> sroute -connect { blockPin padPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
[12/05 01:10:50     49s] *** Begin SPECIAL ROUTE on Thu Dec  5 01:10:50 2024 ***
[12/05 01:10:50     49s] SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR
[12/05 01:10:50     49s] SPECIAL ROUTE ran on machine: ee23 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 2.00Ghz)
[12/05 01:10:50     49s] 
[12/05 01:10:50     49s] Begin option processing ...
[12/05 01:10:50     49s] srouteConnectPowerBump set to false
[12/05 01:10:50     49s] routeSelectNet set to "GND VCC"
[12/05 01:10:50     49s] routeSpecial set to true
[12/05 01:10:50     49s] srouteBlockPin set to "useLef"
[12/05 01:10:50     49s] srouteBottomLayerLimit set to 1
[12/05 01:10:50     49s] srouteBottomTargetLayerLimit set to 1
[12/05 01:10:50     49s] srouteConnectConverterPin set to false
[12/05 01:10:50     49s] srouteConnectCorePin set to false
[12/05 01:10:50     49s] srouteConnectStripe set to false
[12/05 01:10:50     49s] srouteCrossoverViaBottomLayer set to 1
[12/05 01:10:50     49s] srouteCrossoverViaTopLayer set to 6
[12/05 01:10:50     49s] srouteFollowCorePinEnd set to 3
[12/05 01:10:50     49s] srouteFollowPadPin set to false
[12/05 01:10:50     49s] srouteJogControl set to "preferWithChanges differentLayer"
[12/05 01:10:50     49s] srouteNoViaOnWireShape set to "padring stripe blockpin coverpin noshape blockwire corewire followpin iowire"
[12/05 01:10:50     49s] sroutePadPinAllPorts set to true
[12/05 01:10:50     49s] sroutePreserveExistingRoutes set to true
[12/05 01:10:50     49s] srouteRoutePowerBarPortOnBothDir set to true
[12/05 01:10:50     49s] srouteStopBlockPin set to "nearestTarget"
[12/05 01:10:50     49s] srouteTopLayerLimit set to 6
[12/05 01:10:50     49s] srouteTopTargetLayerLimit set to 6
[12/05 01:10:50     49s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3120.00 megs.
[12/05 01:10:50     49s] 
[12/05 01:10:50     49s] Reading DB technology information...
[12/05 01:10:50     49s] Finished reading DB technology information.
[12/05 01:10:50     49s] Reading floorplan and netlist information...
[12/05 01:10:50     49s] Finished reading floorplan and netlist information.
[12/05 01:10:50     49s] Read in 12 layers, 6 routing layers, 1 overlap layer
[12/05 01:10:50     49s] Read in 42 macros, 42 used
[12/05 01:10:50     49s] Read in 143 components
[12/05 01:10:50     49s]   35 core components: 35 unplaced, 0 placed, 0 fixed
[12/05 01:10:50     49s]   108 pad components: 0 unplaced, 104 placed, 4 fixed
[12/05 01:10:50     49s] Read in 88 logical pins
[12/05 01:10:50     49s] Read in 88 nets
[12/05 01:10:50     49s] Read in 2 special nets, 2 routed
[12/05 01:10:50     49s] Read in 78 terminals
[12/05 01:10:50     49s] 2 nets selected.
[12/05 01:10:50     49s] 
[12/05 01:10:50     49s] Begin power routing ...
[12/05 01:10:50     49s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VCC net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/05 01:10:50     49s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the GND net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/05 01:10:50     49s]   Number of IO ports routed: 24
[12/05 01:10:50     49s]   Number of Block ports routed: 0
[12/05 01:10:50     49s]   Number of Power Bump ports routed: 0
[12/05 01:10:50     49s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3135.00 megs.
[12/05 01:10:50     49s] 
[12/05 01:10:50     49s] 
[12/05 01:10:50     49s] 
[12/05 01:10:50     49s]  Begin updating DB with routing results ...
[12/05 01:10:50     49s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/05 01:10:50     49s] Pin and blockage extraction finished
[12/05 01:10:50     49s] 
[12/05 01:10:50     49s] sroute created 24 wires.
[12/05 01:10:50     49s] ViaGen created 120 vias, deleted 0 via to avoid violation.
[12/05 01:10:50     49s] +--------+----------------+----------------+
[12/05 01:10:50     49s] |  Layer |     Created    |     Deleted    |
[12/05 01:10:50     49s] +--------+----------------+----------------+
[12/05 01:10:50     49s] | metal1 |       12       |       NA       |
[12/05 01:10:50     49s] |   via  |       60       |        0       |
[12/05 01:10:50     49s] | metal2 |       12       |       NA       |
[12/05 01:10:50     49s] |  via2  |       60       |        0       |
[12/05 01:10:50     49s] +--------+----------------+----------------+
[12/05 01:10:59     49s] <CMD> set sprCreateIeRingOffset 1.0
[12/05 01:10:59     49s] <CMD> set sprCreateIeRingThreshold 1.0
[12/05 01:10:59     49s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/05 01:10:59     49s] <CMD> set sprCreateIeRingLayers {}
[12/05 01:10:59     49s] <CMD> set sprCreateIeRingOffset 1.0
[12/05 01:10:59     49s] <CMD> set sprCreateIeRingThreshold 1.0
[12/05 01:10:59     49s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/05 01:10:59     49s] <CMD> set sprCreateIeRingLayers {}
[12/05 01:10:59     50s] <CMD> set sprCreateIeStripeWidth 10.0
[12/05 01:10:59     50s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/05 01:10:59     50s] <CMD> set sprCreateIeStripeWidth 10.0
[12/05 01:10:59     50s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/05 01:10:59     50s] <CMD> set sprCreateIeRingOffset 1.0
[12/05 01:10:59     50s] <CMD> set sprCreateIeRingThreshold 1.0
[12/05 01:10:59     50s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/05 01:10:59     50s] <CMD> set sprCreateIeRingLayers {}
[12/05 01:10:59     50s] <CMD> set sprCreateIeStripeWidth 10.0
[12/05 01:10:59     50s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/05 01:11:29     51s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/05 01:11:29     51s] addStripe will allow jog to connect padcore ring and block ring.
[12/05 01:11:29     51s] 
[12/05 01:11:29     51s] Stripes will stop at the boundary of the specified area.
[12/05 01:11:29     51s] When breaking rings, the power planner will consider the existence of blocks.
[12/05 01:11:29     51s] Stripes will not extend to closest target.
[12/05 01:11:29     51s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/05 01:11:29     51s] Stripes will not be created over regions without power planning wires.
[12/05 01:11:29     51s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/05 01:11:29     51s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/05 01:11:29     51s] Offset for stripe breaking is set to 0.
[12/05 01:11:29     51s] <CMD> addStripe -nets {GND VCC} -layer metal2 -direction vertical -width 4 -spacing 0.28 -set_to_set_distance 100 -start_from left -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/05 01:11:29     51s] 
[12/05 01:11:29     51s] Initialize fgc environment(mem: 2020.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:29     51s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:29     51s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:29     51s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:29     51s] Starting stripe generation ...
[12/05 01:11:29     51s] Non-Default Mode Option Settings :
[12/05 01:11:29     51s]   NONE
[12/05 01:11:29     51s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:29     51s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:29     51s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:29     51s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:29     51s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:29     51s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:29     51s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:29     51s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:29     51s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:29     51s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:29     51s] Stripe generation is complete.
[12/05 01:11:29     51s] vias are now being generated.
[12/05 01:11:29     51s] addStripe created 45 wires.
[12/05 01:11:29     51s] ViaGen created 450 vias, deleted 0 via to avoid violation.
[12/05 01:11:29     51s] +--------+----------------+----------------+
[12/05 01:11:29     51s] |  Layer |     Created    |     Deleted    |
[12/05 01:11:29     51s] +--------+----------------+----------------+
[12/05 01:11:29     51s] | metal2 |       45       |       NA       |
[12/05 01:11:29     51s] |  via2  |       450      |        0       |
[12/05 01:11:29     51s] +--------+----------------+----------------+
[12/05 01:11:44     52s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/05 01:11:44     52s] addStripe will allow jog to connect padcore ring and block ring.
[12/05 01:11:44     52s] 
[12/05 01:11:44     52s] Stripes will stop at the boundary of the specified area.
[12/05 01:11:44     52s] When breaking rings, the power planner will consider the existence of blocks.
[12/05 01:11:44     52s] Stripes will not extend to closest target.
[12/05 01:11:44     52s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/05 01:11:44     52s] Stripes will not be created over regions without power planning wires.
[12/05 01:11:44     52s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/05 01:11:44     52s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/05 01:11:44     52s] Offset for stripe breaking is set to 0.
[12/05 01:11:44     52s] <CMD> addStripe -nets {GND VCC} -layer metal3 -direction horizontal -width 4 -spacing 0.28 -set_to_set_distance 100 -start_from bottom -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/05 01:11:44     52s] 
[12/05 01:11:44     52s] Initialize fgc environment(mem: 2020.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:44     52s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:44     52s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:44     52s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:44     52s] Starting stripe generation ...
[12/05 01:11:44     52s] Non-Default Mode Option Settings :
[12/05 01:11:44     52s]   NONE
[12/05 01:11:44     52s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:44     52s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:44     52s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:44     52s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:44     52s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:44     52s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:44     52s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:44     52s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:44     52s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:44     52s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2020.8M)
[12/05 01:11:44     52s] Stripe generation is complete.
[12/05 01:11:44     52s] vias are now being generated.
[12/05 01:11:44     52s] addStripe created 44 wires.
[12/05 01:11:44     52s] ViaGen created 1430 vias, deleted 0 via to avoid violation.
[12/05 01:11:44     52s] +--------+----------------+----------------+
[12/05 01:11:44     52s] |  Layer |     Created    |     Deleted    |
[12/05 01:11:44     52s] +--------+----------------+----------------+
[12/05 01:11:44     52s] |  via2  |      1430      |        0       |
[12/05 01:11:44     52s] | metal3 |       44       |       NA       |
[12/05 01:11:44     52s] +--------+----------------+----------------+
[12/05 01:12:02     52s] <CMD> setSrouteMode -viaConnectToShape { ring stripe blockring }
[12/05 01:12:02     52s] <CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
[12/05 01:12:02     52s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/05 01:12:02     52s] *** Begin SPECIAL ROUTE on Thu Dec  5 01:12:02 2024 ***
[12/05 01:12:02     52s] SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR
[12/05 01:12:02     52s] SPECIAL ROUTE ran on machine: ee23 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 2.00Ghz)
[12/05 01:12:02     52s] 
[12/05 01:12:02     52s] Begin option processing ...
[12/05 01:12:02     52s] srouteConnectPowerBump set to false
[12/05 01:12:02     52s] routeSelectNet set to "GND VCC"
[12/05 01:12:02     52s] routeSpecial set to true
[12/05 01:12:02     52s] srouteBottomLayerLimit set to 1
[12/05 01:12:02     52s] srouteBottomTargetLayerLimit set to 1
[12/05 01:12:02     52s] srouteConnectBlockPin set to false
[12/05 01:12:02     52s] srouteConnectConverterPin set to false
[12/05 01:12:02     52s] srouteConnectPadPin set to false
[12/05 01:12:02     52s] srouteConnectStripe set to false
[12/05 01:12:02     52s] srouteCrossoverViaBottomLayer set to 1
[12/05 01:12:02     52s] srouteCrossoverViaTopLayer set to 6
[12/05 01:12:02     52s] srouteFollowCorePinEnd set to 3
[12/05 01:12:02     52s] srouteFollowPadPin set to false
[12/05 01:12:02     52s] srouteJogControl set to "preferWithChanges differentLayer"
[12/05 01:12:02     52s] srouteNoViaOnWireShape set to "padring blockpin coverpin noshape blockwire corewire followpin iowire"
[12/05 01:12:02     52s] sroutePadPinAllPorts set to true
[12/05 01:12:02     52s] sroutePreserveExistingRoutes set to true
[12/05 01:12:02     52s] srouteRoutePowerBarPortOnBothDir set to true
[12/05 01:12:02     52s] srouteStopBlockPin set to "nearestTarget"
[12/05 01:12:02     52s] srouteTopLayerLimit set to 6
[12/05 01:12:02     52s] srouteTopTargetLayerLimit set to 6
[12/05 01:12:02     52s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3137.00 megs.
[12/05 01:12:02     52s] 
[12/05 01:12:02     52s] Reading DB technology information...
[12/05 01:12:02     52s] Finished reading DB technology information.
[12/05 01:12:02     52s] Reading floorplan and netlist information...
[12/05 01:12:02     52s] Finished reading floorplan and netlist information.
[12/05 01:12:02     52s] Read in 12 layers, 6 routing layers, 1 overlap layer
[12/05 01:12:02     52s] Read in 402 macros, 43 used
[12/05 01:12:02     52s] Read in 143 components
[12/05 01:12:02     52s]   35 core components: 35 unplaced, 0 placed, 0 fixed
[12/05 01:12:02     52s]   108 pad components: 0 unplaced, 104 placed, 4 fixed
[12/05 01:12:02     52s] Read in 88 logical pins
[12/05 01:12:02     52s] Read in 88 nets
[12/05 01:12:02     52s] Read in 2 special nets, 2 routed
[12/05 01:12:02     52s] Read in 78 terminals
[12/05 01:12:02     52s] 2 nets selected.
[12/05 01:12:02     52s] 
[12/05 01:12:02     52s] Begin power routing ...
[12/05 01:12:03     53s] CPU time for FollowPin 0 seconds
[12/05 01:12:03     53s] CPU time for FollowPin 0 seconds
[12/05 01:12:03     53s]   Number of Core ports routed: 900
[12/05 01:12:03     53s]   Number of Followpin connections: 450
[12/05 01:12:03     53s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 3147.00 megs.
[12/05 01:12:03     53s] 
[12/05 01:12:03     53s] 
[12/05 01:12:03     53s] 
[12/05 01:12:03     53s]  Begin updating DB with routing results ...
[12/05 01:12:03     53s]  Updating DB with 0 via definition ...
[12/05 01:12:03     53s] sroute created 1376 wires.
[12/05 01:12:03     53s] ViaGen created 14575 vias, deleted 10 vias to avoid violation.
[12/05 01:12:03     53s] +--------+----------------+----------------+
[12/05 01:12:03     53s] |  Layer |     Created    |     Deleted    |
[12/05 01:12:03     53s] +--------+----------------+----------------+
[12/05 01:12:03     53s] | metal1 |      1350      |       NA       |
[12/05 01:12:03     53s] |   via  |      14431     |       10       |
[12/05 01:12:03     53s] |  via2  |       144      |        0       |
[12/05 01:12:03     53s] | metal3 |       26       |       NA       |
[12/05 01:12:03     53s] +--------+----------------+----------------+
[12/05 01:12:29     54s] <CMD> getMultiCpuUsage -localCpu
[12/05 01:12:29     54s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/05 01:12:29     54s] <CMD> get_verify_drc_mode -quiet -area
[12/05 01:12:29     54s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/05 01:12:29     54s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/05 01:12:29     54s] <CMD> get_verify_drc_mode -check_only -quiet
[12/05 01:12:29     54s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/05 01:12:29     54s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/05 01:12:29     54s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/05 01:12:29     54s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/05 01:12:29     54s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/05 01:12:29     54s] <CMD> get_verify_drc_mode -limit -quiet
[12/05 01:12:31     54s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[12/05 01:12:31     54s] <CMD> verify_drc
[12/05 01:12:31     54s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/05 01:12:31     54s] #-report CHIP.drc.rpt                    # string, default="", user setting
[12/05 01:12:31     54s]  *** Starting Verify DRC (MEM: 2161.6) ***
[12/05 01:12:31     54s] 
[12/05 01:12:31     54s] #create default rule from bind_ndr_rule rule=0x7f5a4a2d0740 0x7f5a09334018
[12/05 01:12:32     54s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[12/05 01:12:32     54s]   VERIFY DRC ...... Starting Verification
[12/05 01:12:32     54s]   VERIFY DRC ...... Initializing
[12/05 01:12:32     54s]   VERIFY DRC ...... Deleting Existing Violations
[12/05 01:12:32     54s]   VERIFY DRC ...... Creating Sub-Areas
[12/05 01:12:32     54s]   VERIFY DRC ...... Using new threading
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 249.600 249.600} 1 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {249.600 0.000 499.200 249.600} 2 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {499.200 0.000 748.800 249.600} 3 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {748.800 0.000 998.400 249.600} 4 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {998.400 0.000 1248.000 249.600} 5 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1248.000 0.000 1497.600 249.600} 6 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1497.600 0.000 1747.200 249.600} 7 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1747.200 0.000 1996.800 249.600} 8 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1996.800 0.000 2246.400 249.600} 9 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {2246.400 0.000 2496.000 249.600} 10 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {2496.000 0.000 2745.360 249.600} 11 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {0.000 249.600 249.600 499.200} 12 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {249.600 249.600 499.200 499.200} 13 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {499.200 249.600 748.800 499.200} 14 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {748.800 249.600 998.400 499.200} 15 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {998.400 249.600 1248.000 499.200} 16 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1248.000 249.600 1497.600 499.200} 17 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1497.600 249.600 1747.200 499.200} 18 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1747.200 249.600 1996.800 499.200} 19 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1996.800 249.600 2246.400 499.200} 20 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {2246.400 249.600 2496.000 499.200} 21 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {2496.000 249.600 2745.360 499.200} 22 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {0.000 499.200 249.600 748.800} 23 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {249.600 499.200 499.200 748.800} 24 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {499.200 499.200 748.800 748.800} 25 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {748.800 499.200 998.400 748.800} 26 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {998.400 499.200 1248.000 748.800} 27 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1248.000 499.200 1497.600 748.800} 28 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1497.600 499.200 1747.200 748.800} 29 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1747.200 499.200 1996.800 748.800} 30 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1996.800 499.200 2246.400 748.800} 31 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {2246.400 499.200 2496.000 748.800} 32 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {2496.000 499.200 2745.360 748.800} 33 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {0.000 748.800 249.600 998.400} 34 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {249.600 748.800 499.200 998.400} 35 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {499.200 748.800 748.800 998.400} 36 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {748.800 748.800 998.400 998.400} 37 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {998.400 748.800 1248.000 998.400} 38 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1248.000 748.800 1497.600 998.400} 39 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1497.600 748.800 1747.200 998.400} 40 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1747.200 748.800 1996.800 998.400} 41 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1996.800 748.800 2246.400 998.400} 42 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {2246.400 748.800 2496.000 998.400} 43 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {2496.000 748.800 2745.360 998.400} 44 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {0.000 998.400 249.600 1248.000} 45 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {249.600 998.400 499.200 1248.000} 46 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {499.200 998.400 748.800 1248.000} 47 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {748.800 998.400 998.400 1248.000} 48 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {998.400 998.400 1248.000 1248.000} 49 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1248.000 998.400 1497.600 1248.000} 50 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1497.600 998.400 1747.200 1248.000} 51 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1747.200 998.400 1996.800 1248.000} 52 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1996.800 998.400 2246.400 1248.000} 53 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {2246.400 998.400 2496.000 1248.000} 54 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {2496.000 998.400 2745.360 1248.000} 55 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {0.000 1248.000 249.600 1497.600} 56 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {249.600 1248.000 499.200 1497.600} 57 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {499.200 1248.000 748.800 1497.600} 58 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {748.800 1248.000 998.400 1497.600} 59 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {998.400 1248.000 1248.000 1497.600} 60 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1248.000 1248.000 1497.600 1497.600} 61 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1497.600 1248.000 1747.200 1497.600} 62 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1747.200 1248.000 1996.800 1497.600} 63 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1996.800 1248.000 2246.400 1497.600} 64 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {2246.400 1248.000 2496.000 1497.600} 65 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {2496.000 1248.000 2745.360 1497.600} 66 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {0.000 1497.600 249.600 1747.200} 67 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {249.600 1497.600 499.200 1747.200} 68 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {499.200 1497.600 748.800 1747.200} 69 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {748.800 1497.600 998.400 1747.200} 70 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {998.400 1497.600 1248.000 1747.200} 71 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1248.000 1497.600 1497.600 1747.200} 72 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1497.600 1497.600 1747.200 1747.200} 73 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1747.200 1497.600 1996.800 1747.200} 74 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1996.800 1497.600 2246.400 1747.200} 75 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {2246.400 1497.600 2496.000 1747.200} 76 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {2496.000 1497.600 2745.360 1747.200} 77 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {0.000 1747.200 249.600 1996.800} 78 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {249.600 1747.200 499.200 1996.800} 79 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {499.200 1747.200 748.800 1996.800} 80 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {748.800 1747.200 998.400 1996.800} 81 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {998.400 1747.200 1248.000 1996.800} 82 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1248.000 1747.200 1497.600 1996.800} 83 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1497.600 1747.200 1747.200 1996.800} 84 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1747.200 1747.200 1996.800 1996.800} 85 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1996.800 1747.200 2246.400 1996.800} 86 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {2246.400 1747.200 2496.000 1996.800} 87 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {2496.000 1747.200 2745.360 1996.800} 88 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {0.000 1996.800 249.600 2246.400} 89 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {249.600 1996.800 499.200 2246.400} 90 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {499.200 1996.800 748.800 2246.400} 91 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {748.800 1996.800 998.400 2246.400} 92 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {998.400 1996.800 1248.000 2246.400} 93 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1248.000 1996.800 1497.600 2246.400} 94 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1497.600 1996.800 1747.200 2246.400} 95 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1747.200 1996.800 1996.800 2246.400} 96 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1996.800 1996.800 2246.400 2246.400} 97 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {2246.400 1996.800 2496.000 2246.400} 98 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {2496.000 1996.800 2745.360 2246.400} 99 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {0.000 2246.400 249.600 2496.000} 100 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {249.600 2246.400 499.200 2496.000} 101 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {499.200 2246.400 748.800 2496.000} 102 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {748.800 2246.400 998.400 2496.000} 103 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {998.400 2246.400 1248.000 2496.000} 104 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1248.000 2246.400 1497.600 2496.000} 105 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1497.600 2246.400 1747.200 2496.000} 106 of 121
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[12/05 01:12:32     54s]   VERIFY DRC ...... Sub-Area: {1747.200 2246.400 1996.800 2496.000} 107 of 121
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area: {1996.800 2246.400 2246.400 2496.000} 108 of 121
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area: {2246.400 2246.400 2496.000 2496.000} 109 of 121
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area: {2496.000 2246.400 2745.360 2496.000} 110 of 121
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area: {0.000 2496.000 249.600 2745.360} 111 of 121
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area: {249.600 2496.000 499.200 2745.360} 112 of 121
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area: {499.200 2496.000 748.800 2745.360} 113 of 121
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area: {748.800 2496.000 998.400 2745.360} 114 of 121
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area: {998.400 2496.000 1248.000 2745.360} 115 of 121
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area: {1248.000 2496.000 1497.600 2745.360} 116 of 121
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area: {1497.600 2496.000 1747.200 2745.360} 117 of 121
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area: {1747.200 2496.000 1996.800 2745.360} 118 of 121
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area: {1996.800 2496.000 2246.400 2745.360} 119 of 121
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area: {2246.400 2496.000 2496.000 2745.360} 120 of 121
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area: {2496.000 2496.000 2745.360 2745.360} 121 of 121
[12/05 01:12:32     55s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[12/05 01:12:32     55s] 
[12/05 01:12:32     55s]   Verification Complete : 0 Viols.
[12/05 01:12:32     55s] 
[12/05 01:12:32     55s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 4.0M) ***
[12/05 01:12:32     55s] 
[12/05 01:12:32     55s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/05 01:12:48     55s] <CMD> verifyConnectivity -net {GND VCC} -type special -error 1000 -warning 50
[12/05 01:12:48     55s] VERIFY_CONNECTIVITY use new engine.
[12/05 01:12:48     55s] 
[12/05 01:12:48     55s] ******** Start: VERIFY CONNECTIVITY ********
[12/05 01:12:48     55s] Start Time: Thu Dec  5 01:12:48 2024
[12/05 01:12:48     55s] 
[12/05 01:12:48     55s] Design Name: CHIP
[12/05 01:12:48     55s] Database Units: 1000
[12/05 01:12:48     55s] Design Boundary: (0.0000, 0.0000) (2745.3600, 2745.3600)
[12/05 01:12:48     55s] Error Limit = 1000; Warning Limit = 50
[12/05 01:12:48     55s] Check specified nets
[12/05 01:12:48     55s] *** Checking Net VCC
[12/05 01:12:48     55s] *** Checking Net GND
[12/05 01:12:48     55s] 
[12/05 01:12:48     55s] Begin Summary 
[12/05 01:12:48     55s]   Found no problems or warnings.
[12/05 01:12:48     55s] End Summary
[12/05 01:12:48     55s] 
[12/05 01:12:48     55s] End Time: Thu Dec  5 01:12:48 2024
[12/05 01:12:48     55s] Time Elapsed: 0:00:00.0
[12/05 01:12:48     55s] 
[12/05 01:12:48     55s] ******** End: VERIFY CONNECTIVITY ********
[12/05 01:12:48     55s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/05 01:12:48     55s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[12/05 01:12:48     55s] 
[12/05 01:13:11     56s] <CMD> saveDesign CHIP_powerplan.inn
[12/05 01:13:11     56s] #% Begin save design ... (date=12/05 01:13:11, mem=1386.9M)
[12/05 01:13:11     56s] % Begin Save ccopt configuration ... (date=12/05 01:13:11, mem=1386.9M)
[12/05 01:13:11     56s] % End Save ccopt configuration ... (date=12/05 01:13:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1386.9M, current mem=1386.5M)
[12/05 01:13:11     56s] % Begin Save netlist data ... (date=12/05 01:13:11, mem=1386.5M)
[12/05 01:13:11     56s] Writing Binary DB to CHIP_powerplan.inn.dat/CHIP.v.bin in single-threaded mode...
[12/05 01:13:11     56s] % End Save netlist data ... (date=12/05 01:13:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1386.5M, current mem=1386.5M)
[12/05 01:13:11     56s] Saving symbol-table file ...
[12/05 01:13:11     56s] Saving congestion map file CHIP_powerplan.inn.dat/CHIP.route.congmap.gz ...
[12/05 01:13:11     56s] % Begin Save AAE data ... (date=12/05 01:13:11, mem=1386.5M)
[12/05 01:13:11     56s] Saving AAE Data ...
[12/05 01:13:11     56s] % End Save AAE data ... (date=12/05 01:13:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1386.5M, current mem=1386.5M)
[12/05 01:13:11     56s] Saving preference file CHIP_powerplan.inn.dat/gui.pref.tcl ...
[12/05 01:13:11     56s] Saving mode setting ...
[12/05 01:13:11     56s] Saving global file ...
[12/05 01:13:12     56s] % Begin Save floorplan data ... (date=12/05 01:13:12, mem=1386.8M)
[12/05 01:13:12     56s] Saving floorplan file ...
[12/05 01:13:12     56s] % End Save floorplan data ... (date=12/05 01:13:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1386.9M, current mem=1386.9M)
[12/05 01:13:12     56s] Saving PG file CHIP_powerplan.inn.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  5 01:13:12 2024)
[12/05 01:13:12     56s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2091.4M) ***
[12/05 01:13:12     56s] Saving Drc markers ...
[12/05 01:13:12     56s] ... No Drc file written since there is no markers found.
[12/05 01:13:12     56s] % Begin Save placement data ... (date=12/05 01:13:12, mem=1387.0M)
[12/05 01:13:12     56s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/05 01:13:12     56s] Save Adaptive View Pruning View Names to Binary file
[12/05 01:13:12     56s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2094.4M) ***
[12/05 01:13:12     56s] % End Save placement data ... (date=12/05 01:13:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1387.0M, current mem=1387.0M)
[12/05 01:13:12     56s] % Begin Save routing data ... (date=12/05 01:13:12, mem=1387.0M)
[12/05 01:13:12     56s] Saving route file ...
[12/05 01:13:13     56s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2091.4M) ***
[12/05 01:13:13     56s] % End Save routing data ... (date=12/05 01:13:13, total cpu=0:00:00.0, real=0:00:01.0, peak res=1387.0M, current mem=1387.0M)
[12/05 01:13:13     56s] Saving property file CHIP_powerplan.inn.dat/CHIP.prop
[12/05 01:13:13     56s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2094.4M) ***
[12/05 01:13:13     56s] % Begin Save power constraints data ... (date=12/05 01:13:13, mem=1387.0M)
[12/05 01:13:13     56s] % End Save power constraints data ... (date=12/05 01:13:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1387.0M, current mem=1387.0M)
[12/05 01:13:13     56s] Generated self-contained design CHIP_powerplan.inn.dat
[12/05 01:13:13     56s] #% End save design ... (date=12/05 01:13:13, total cpu=0:00:00.5, real=0:00:02.0, peak res=1387.0M, current mem=1386.6M)
[12/05 01:13:13     56s] *** Message Summary: 0 warning(s), 0 error(s)
[12/05 01:13:13     56s] 
[12/05 01:13:31     57s] <CMD> setPlaceMode -prerouteAsObs {2 3}
[12/05 01:13:42     57s] <CMD> setPlaceMode -fp false
[12/05 01:13:42     57s] <CMD> place_design -noPrePlaceOpt
[12/05 01:13:42     57s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 258, percentage of missing scan cell = 0.00% (0 / 258)
[12/05 01:13:42     57s] ### Time Record (colorize_geometry) is installed.
[12/05 01:13:42     57s] #Start colorize_geometry on Thu Dec  5 01:13:42 2024
[12/05 01:13:42     57s] #
[12/05 01:13:42     57s] ### Time Record (Pre Callback) is installed.
[12/05 01:13:42     57s] ### Time Record (Pre Callback) is uninstalled.
[12/05 01:13:42     57s] ### Time Record (DB Import) is installed.
[12/05 01:13:42     57s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP does not have physical port.
[12/05 01:13:42     57s] #WARNING (NRDB-733) PIN fail in CELL_VIEW CHIP does not have physical port.
[12/05 01:13:42     57s] #WARNING (NRDB-733) PIN in_valid in CELL_VIEW CHIP does not have physical port.
[12/05 01:13:42     57s] #WARNING (NRDB-733) PIN position[0] in CELL_VIEW CHIP does not have physical port.
[12/05 01:13:42     57s] #WARNING (NRDB-733) PIN position[1] in CELL_VIEW CHIP does not have physical port.
[12/05 01:13:42     57s] #WARNING (NRDB-733) PIN position[2] in CELL_VIEW CHIP does not have physical port.
[12/05 01:13:42     57s] #WARNING (NRDB-733) PIN rst_n in CELL_VIEW CHIP does not have physical port.
[12/05 01:13:42     57s] #WARNING (NRDB-733) PIN score[0] in CELL_VIEW CHIP does not have physical port.
[12/05 01:13:42     57s] #WARNING (NRDB-733) PIN score[1] in CELL_VIEW CHIP does not have physical port.
[12/05 01:13:42     57s] #WARNING (NRDB-733) PIN score[2] in CELL_VIEW CHIP does not have physical port.
[12/05 01:13:42     57s] #WARNING (NRDB-733) PIN score[3] in CELL_VIEW CHIP does not have physical port.
[12/05 01:13:42     57s] #WARNING (NRDB-733) PIN score_valid in CELL_VIEW CHIP does not have physical port.
[12/05 01:13:42     57s] #WARNING (NRDB-733) PIN tetris[0] in CELL_VIEW CHIP does not have physical port.
[12/05 01:13:42     57s] #WARNING (NRDB-733) PIN tetris[10] in CELL_VIEW CHIP does not have physical port.
[12/05 01:13:42     57s] #WARNING (NRDB-733) PIN tetris[11] in CELL_VIEW CHIP does not have physical port.
[12/05 01:13:42     57s] #WARNING (NRDB-733) PIN tetris[12] in CELL_VIEW CHIP does not have physical port.
[12/05 01:13:42     57s] #WARNING (NRDB-733) PIN tetris[13] in CELL_VIEW CHIP does not have physical port.
[12/05 01:13:42     57s] #WARNING (NRDB-733) PIN tetris[14] in CELL_VIEW CHIP does not have physical port.
[12/05 01:13:42     57s] #WARNING (NRDB-733) PIN tetris[15] in CELL_VIEW CHIP does not have physical port.
[12/05 01:13:42     57s] #WARNING (NRDB-733) PIN tetris[16] in CELL_VIEW CHIP does not have physical port.
[12/05 01:13:42     57s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/05 01:13:42     57s] #To increase the message display limit, refer to the product command reference manual.
[12/05 01:13:42     57s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2064418083 placement=122489534 pin_access=1 inst_pattern=1 halo=0
[12/05 01:13:42     57s] ### Time Record (DB Import) is uninstalled.
[12/05 01:13:42     57s] ### Time Record (DB Export) is installed.
[12/05 01:13:42     57s] Extracting standard cell pins and blockage ...... 
[12/05 01:13:42     57s] Pin and blockage extraction finished
[12/05 01:13:42     57s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2064418083 placement=122489534 pin_access=1 inst_pattern=1 halo=0
[12/05 01:13:42     57s] ### Time Record (DB Export) is uninstalled.
[12/05 01:13:42     57s] ### Time Record (Post Callback) is installed.
[12/05 01:13:42     57s] ### Time Record (Post Callback) is uninstalled.
[12/05 01:13:42     57s] #
[12/05 01:13:42     57s] #colorize_geometry statistics:
[12/05 01:13:42     57s] #Cpu time = 00:00:00
[12/05 01:13:42     57s] #Elapsed time = 00:00:00
[12/05 01:13:42     57s] #Increased memory = -7.05 (MB)
[12/05 01:13:42     57s] #Total memory = 1385.73 (MB)
[12/05 01:13:42     57s] #Peak memory = 1480.69 (MB)
[12/05 01:13:42     57s] #Number of warnings = 21
[12/05 01:13:42     57s] #Total number of warnings = 21
[12/05 01:13:42     57s] #Number of fails = 0
[12/05 01:13:42     57s] #Total number of fails = 0
[12/05 01:13:42     57s] #Complete colorize_geometry on Thu Dec  5 01:13:42 2024
[12/05 01:13:42     57s] #
[12/05 01:13:42     57s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[12/05 01:13:42     57s] ### Time Record (colorize_geometry) is uninstalled.
[12/05 01:13:42     57s] ### 
[12/05 01:13:42     57s] ###   Scalability Statistics
[12/05 01:13:42     57s] ### 
[12/05 01:13:42     57s] ### ------------------------+----------------+----------------+----------------+
[12/05 01:13:42     57s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/05 01:13:42     57s] ### ------------------------+----------------+----------------+----------------+
[12/05 01:13:42     57s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/05 01:13:42     57s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/05 01:13:42     57s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/05 01:13:42     57s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/05 01:13:42     57s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/05 01:13:42     57s] ### ------------------------+----------------+----------------+----------------+
[12/05 01:13:42     57s] ### 
[12/05 01:13:42     57s] *** Starting placeDesign default flow ***
[12/05 01:13:42     57s] **INFO: Enable pre-place timing setting for timing analysis
[12/05 01:13:42     57s] Set Using Default Delay Limit as 101.
[12/05 01:13:42     57s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/05 01:13:42     57s] Set Default Net Delay as 0 ps.
[12/05 01:13:42     57s] Set Default Net Load as 0 pF. 
[12/05 01:13:42     57s] **INFO: Analyzing IO path groups for slack adjustment
[12/05 01:13:43     58s] Effort level <high> specified for reg2reg_tmp.126035 path_group
[12/05 01:13:43     58s] AAE DB initialization (MEM=2131.08 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/05 01:13:43     58s] #################################################################################
[12/05 01:13:43     58s] # Design Stage: PreRoute
[12/05 01:13:43     58s] # Design Name: CHIP
[12/05 01:13:43     58s] # Design Mode: 180nm
[12/05 01:13:43     58s] # Analysis Mode: MMMC Non-OCV 
[12/05 01:13:43     58s] # Parasitics Mode: No SPEF/RCDB 
[12/05 01:13:43     58s] # Signoff Settings: SI Off 
[12/05 01:13:43     58s] #################################################################################
[12/05 01:13:43     58s] Calculate delays in BcWc mode...
[12/05 01:13:43     58s] Topological Sorting (REAL = 0:00:00.0, MEM = 2142.6M, InitMEM = 2142.6M)
[12/05 01:13:43     58s] Start delay calculation (fullDC) (1 T). (MEM=2142.6)
[12/05 01:13:43     58s] AAE_INFO: Cdb files are: 
[12/05 01:13:43     58s]  	CeltIC/u18_ss.cdb
[12/05 01:13:43     58s] 	CeltIC/u18_ff.cdb
[12/05 01:13:43     58s]  
[12/05 01:13:43     58s] Start AAE Lib Loading. (MEM=2142.6)
[12/05 01:13:44     58s] End AAE Lib Loading. (MEM=2190.29 CPU=0:00:00.6 Real=0:00:01.0)
[12/05 01:13:44     58s] End AAE Lib Interpolated Model. (MEM=2190.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:13:44     58s] First Iteration Infinite Tw... 
[12/05 01:13:44     58s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/05 01:13:44     58s] Type 'man IMPESI-3086' for more detail.
[12/05 01:13:44     59s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/05 01:13:44     59s] Type 'man IMPESI-3086' for more detail.
[12/05 01:13:44     59s] Total number of fetched objects 1347
[12/05 01:13:44     59s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:13:44     59s] End delay calculation. (MEM=2195.83 CPU=0:00:00.2 REAL=0:00:00.0)
[12/05 01:13:44     59s] End delay calculation (fullDC). (MEM=2159.21 CPU=0:00:00.9 REAL=0:00:01.0)
[12/05 01:13:44     59s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2159.2M) ***
[12/05 01:13:44     59s] **INFO: Disable pre-place timing setting for timing analysis
[12/05 01:13:44     59s] Set Using Default Delay Limit as 1000.
[12/05 01:13:44     59s] Set Default Net Delay as 1000 ps.
[12/05 01:13:44     59s] Set Default Net Load as 0.5 pF. 
[12/05 01:13:44     59s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2149.7M
[12/05 01:13:44     59s] Deleted 0 physical inst  (cell - / prefix -).
[12/05 01:13:44     59s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2149.7M
[12/05 01:13:44     59s] INFO: #ExclusiveGroups=0
[12/05 01:13:44     59s] INFO: There are no Exclusive Groups.
[12/05 01:13:44     59s] *** Starting "NanoPlace(TM) placement v#7 (mem=2149.7M)" ...
[12/05 01:13:44     59s] Wait...
[12/05 01:13:47     62s] *** Build Buffered Sizing Timing Model
[12/05 01:13:47     62s] (cpu=0:00:03.0 mem=2157.7M) ***
[12/05 01:13:47     62s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[12/05 01:13:47     62s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[12/05 01:13:47     62s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[12/05 01:13:47     62s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[12/05 01:13:47     62s] *** Build Virtual Sizing Timing Model
[12/05 01:13:47     62s] (cpu=0:00:03.3 mem=2176.7M) ***
[12/05 01:13:47     62s] No user-set net weight.
[12/05 01:13:47     62s] Net fanout histogram:
[12/05 01:13:47     62s] 2		: 816 (61.3%) nets
[12/05 01:13:47     62s] 3		: 117 (8.8%) nets
[12/05 01:13:47     62s] 4     -	14	: 375 (28.2%) nets
[12/05 01:13:47     62s] 15    -	39	: 18 (1.4%) nets
[12/05 01:13:47     62s] 40    -	79	: 5 (0.4%) nets
[12/05 01:13:47     62s] 80    -	159	: 0 (0.0%) nets
[12/05 01:13:47     62s] 160   -	319	: 1 (0.1%) nets
[12/05 01:13:47     62s] 320   -	639	: 0 (0.0%) nets
[12/05 01:13:47     62s] 640   -	1279	: 0 (0.0%) nets
[12/05 01:13:47     62s] 1280  -	2559	: 0 (0.0%) nets
[12/05 01:13:47     62s] 2560  -	5119	: 0 (0.0%) nets
[12/05 01:13:47     62s] 5120+		: 0 (0.0%) nets
[12/05 01:13:47     62s] no activity file in design. spp won't run.
[12/05 01:13:47     62s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/05 01:13:47     62s] Scan chains were not defined.
[12/05 01:13:47     62s] z: 2, totalTracks: 1
[12/05 01:13:47     62s] z: 4, totalTracks: 1
[12/05 01:13:47     62s] z: 6, totalTracks: 1
[12/05 01:13:47     62s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/05 01:13:47     62s] # Building CHIP llgBox search-tree.
[12/05 01:13:47     62s] #std cell=1226 (0 fixed + 1226 movable) #buf cell=11 #inv cell=145 #block=0 (0 floating + 0 preplaced)
[12/05 01:13:47     62s] #ioInst=108 #net=1332 #term=5097 #term/net=3.83, #fixedIo=112, #floatIo=0, #fixedPin=88, #floatPin=0
[12/05 01:13:47     62s] stdCell: 1226 single + 0 double + 0 multi
[12/05 01:13:47     62s] Total standard cell length = 5.9328 (mm), area = 0.0299 (mm^2)
[12/05 01:13:47     62s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2181.7M
[12/05 01:13:47     62s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2181.7M
[12/05 01:13:47     62s] Core basic site is core_5040
[12/05 01:13:47     62s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2181.7M
[12/05 01:13:47     62s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2181.7M
[12/05 01:13:47     62s] Use non-trimmed site array because memory saving is not enough.
[12/05 01:13:47     62s] SiteArray: non-trimmed site array dimensions = 449 x 3652
[12/05 01:13:47     62s] SiteArray: use 6,897,664 bytes
[12/05 01:13:47     62s] SiteArray: current memory after site array memory allocation 2188.3M
[12/05 01:13:47     62s] SiteArray: FP blocked sites are writable
[12/05 01:13:47     62s] Estimated cell power/ground rail width = 0.866 um
[12/05 01:13:47     62s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/05 01:13:47     62s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2188.3M
[12/05 01:13:47     62s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.013, MEM:2188.3M
[12/05 01:13:47     62s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:2188.3M
[12/05 01:13:47     62s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.160, REAL:0.157, MEM:2190.3M
[12/05 01:13:47     62s] OPERPROF: Starting pre-place ADS at level 1, MEM:2190.3M
[12/05 01:13:47     62s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2190.3M
[12/05 01:13:47     62s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2190.3M
[12/05 01:13:47     62s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2190.3M
[12/05 01:13:47     62s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2190.3M
[12/05 01:13:47     62s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2190.3M
[12/05 01:13:47     62s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.002, MEM:2191.3M
[12/05 01:13:47     62s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2191.3M
[12/05 01:13:47     62s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.001, MEM:2191.3M
[12/05 01:13:47     62s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.004, MEM:2191.3M
[12/05 01:13:47     62s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.004, MEM:2191.3M
[12/05 01:13:47     62s] ADSU 0.007 -> 0.007. site 1298310.000 -> 1298306.400. GS 40.320
[12/05 01:13:47     62s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.040, REAL:0.043, MEM:2191.3M
[12/05 01:13:47     62s] Average module density = 0.007.
[12/05 01:13:47     62s] Density for the design = 0.007.
[12/05 01:13:47     62s]        = stdcell_area 9569 sites (29901 um^2) / alloc_area 1298306 sites (4056948 um^2).
[12/05 01:13:47     62s] Pin Density = 0.003108.
[12/05 01:13:47     62s]             = total # of pins 5097 / total area 1639748.
[12/05 01:13:47     62s] OPERPROF: Starting spMPad at level 1, MEM:2191.3M
[12/05 01:13:47     62s] OPERPROF:   Starting spContextMPad at level 2, MEM:2191.3M
[12/05 01:13:47     62s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2191.3M
[12/05 01:13:47     62s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2191.3M
[12/05 01:13:47     62s] Initial padding reaches pin density 0.480 for top
[12/05 01:13:47     62s] InitPadU 0.007 -> 0.011 for top
[12/05 01:13:47     62s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2191.3M
[12/05 01:13:47     62s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2191.3M
[12/05 01:13:47     62s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2191.3M
[12/05 01:13:47     62s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.020, REAL:0.013, MEM:2193.3M
[12/05 01:13:47     62s] === lastAutoLevel = 10 
[12/05 01:13:47     62s] OPERPROF: Starting spInitNetWt at level 1, MEM:2193.3M
[12/05 01:13:47     62s] no activity file in design. spp won't run.
[12/05 01:13:47     62s] [spp] 0
[12/05 01:13:47     62s] [adp] 0:1:1:3
[12/05 01:13:48     63s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.180, REAL:0.179, MEM:2224.4M
[12/05 01:13:48     63s] Clock gating cells determined by native netlist tracing.
[12/05 01:13:48     63s] no activity file in design. spp won't run.
[12/05 01:13:48     63s] no activity file in design. spp won't run.
[12/05 01:13:48     63s] Effort level <high> specified for reg2reg path_group
[12/05 01:13:48     63s] OPERPROF: Starting npMain at level 1, MEM:2227.4M
[12/05 01:13:49     63s] OPERPROF:   Starting npPlace at level 2, MEM:2235.4M
[12/05 01:13:49     63s] Iteration  1: Total net bbox = 1.895e+05 (9.15e+04 9.81e+04)
[12/05 01:13:49     63s]               Est.  stn bbox = 2.041e+05 (9.83e+04 1.06e+05)
[12/05 01:13:49     63s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2265.4M
[12/05 01:13:49     63s] Iteration  2: Total net bbox = 1.895e+05 (9.15e+04 9.81e+04)
[12/05 01:13:49     63s]               Est.  stn bbox = 2.041e+05 (9.83e+04 1.06e+05)
[12/05 01:13:49     63s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2265.4M
[12/05 01:13:49     63s] exp_mt_sequential is set from setPlaceMode option to 1
[12/05 01:13:49     63s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/05 01:13:49     63s] place_exp_mt_interval set to default 32
[12/05 01:13:49     63s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/05 01:13:49     63s] Iteration  3: Total net bbox = 2.334e+05 (1.15e+05 1.18e+05)
[12/05 01:13:49     63s]               Est.  stn bbox = 2.793e+05 (1.37e+05 1.42e+05)
[12/05 01:13:49     63s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2269.6M
[12/05 01:13:49     63s] Total number of setup views is 1.
[12/05 01:13:49     63s] Total number of active setup views is 1.
[12/05 01:13:49     63s] Active setup views:
[12/05 01:13:49     63s]     av_func_mode_max
[12/05 01:13:49     63s] Iteration  4: Total net bbox = 2.237e+05 (1.11e+05 1.13e+05)
[12/05 01:13:49     63s]               Est.  stn bbox = 2.655e+05 (1.31e+05 1.34e+05)
[12/05 01:13:49     63s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2269.6M
[12/05 01:13:49     63s] Iteration  5: Total net bbox = 1.967e+05 (9.84e+04 9.83e+04)
[12/05 01:13:49     63s]               Est.  stn bbox = 2.251e+05 (1.13e+05 1.12e+05)
[12/05 01:13:49     63s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2270.6M
[12/05 01:13:49     63s] OPERPROF:   Finished npPlace at level 2, CPU:0.660, REAL:0.670, MEM:2270.6M
[12/05 01:13:49     63s] OPERPROF: Finished npMain at level 1, CPU:0.670, REAL:1.675, MEM:2270.6M
[12/05 01:13:49     63s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2270.6M
[12/05 01:13:49     63s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/05 01:13:49     63s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2270.6M
[12/05 01:13:49     63s] OPERPROF: Starting npMain at level 1, MEM:2270.6M
[12/05 01:13:49     63s] OPERPROF:   Starting npPlace at level 2, MEM:2270.6M
[12/05 01:13:50     64s] Iteration  6: Total net bbox = 1.781e+05 (8.91e+04 8.89e+04)
[12/05 01:13:50     64s]               Est.  stn bbox = 1.961e+05 (9.84e+04 9.77e+04)
[12/05 01:13:50     64s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2270.6M
[12/05 01:13:50     64s] OPERPROF:   Finished npPlace at level 2, CPU:0.380, REAL:0.384, MEM:2270.6M
[12/05 01:13:50     64s] OPERPROF: Finished npMain at level 1, CPU:0.390, REAL:0.392, MEM:2270.6M
[12/05 01:13:50     64s] Iteration  7: Total net bbox = 1.793e+05 (9.02e+04 8.91e+04)
[12/05 01:13:50     64s]               Est.  stn bbox = 1.975e+05 (9.96e+04 9.80e+04)
[12/05 01:13:50     64s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2270.6M
[12/05 01:13:50     64s] nrCritNet: 0.00% ( 0 / 1332 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/05 01:13:50     64s] nrCritNet: 0.00% ( 0 / 1332 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/05 01:13:50     64s] Iteration  8: Total net bbox = 1.793e+05 (9.02e+04 8.91e+04)
[12/05 01:13:50     64s]               Est.  stn bbox = 1.975e+05 (9.96e+04 9.80e+04)
[12/05 01:13:50     64s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2270.6M
[12/05 01:13:50     64s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2270.6M
[12/05 01:13:50     64s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/05 01:13:50     64s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2270.6M
[12/05 01:13:50     64s] OPERPROF: Starting npMain at level 1, MEM:2270.6M
[12/05 01:13:50     64s] OPERPROF:   Starting npPlace at level 2, MEM:2270.6M
[12/05 01:13:51     65s] OPERPROF:   Finished npPlace at level 2, CPU:0.430, REAL:0.436, MEM:2270.6M
[12/05 01:13:51     65s] OPERPROF: Finished npMain at level 1, CPU:0.440, REAL:0.443, MEM:2270.6M
[12/05 01:13:51     65s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2270.6M
[12/05 01:13:51     65s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/05 01:13:51     65s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2270.6M
[12/05 01:13:51     65s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2270.6M
[12/05 01:13:51     65s] Starting Early Global Route rough congestion estimation: mem = 2270.6M
[12/05 01:13:51     65s] (I)       Started Import and model ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Started Create place DB ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Started Import place data ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Started Read instances and placement ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Started Read nets ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Started Create route DB ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       == Non-default Options ==
[12/05 01:13:51     65s] (I)       Print mode                                         : 2
[12/05 01:13:51     65s] (I)       Stop if highly congested                           : false
[12/05 01:13:51     65s] (I)       Maximum routing layer                              : 6
[12/05 01:13:51     65s] (I)       Assign partition pins                              : false
[12/05 01:13:51     65s] (I)       Support large GCell                                : true
[12/05 01:13:51     65s] (I)       Number of threads                                  : 1
[12/05 01:13:51     65s] (I)       Number of rows per GCell                           : 15
[12/05 01:13:51     65s] (I)       Max num rows per GCell                             : 32
[12/05 01:13:51     65s] (I)       Method to set GCell size                           : row
[12/05 01:13:51     65s] (I)       Counted 18300 PG shapes. We will not process PG shapes layer by layer.
[12/05 01:13:51     65s] (I)       Started Import route data (1T) ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       ============== Pin Summary ==============
[12/05 01:13:51     65s] (I)       +-------+--------+---------+------------+
[12/05 01:13:51     65s] (I)       | Layer | # pins | % total |      Group |
[12/05 01:13:51     65s] (I)       +-------+--------+---------+------------+
[12/05 01:13:51     65s] (I)       |     1 |   5097 |  100.00 |        Pin |
[12/05 01:13:51     65s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 01:13:51     65s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 01:13:51     65s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 01:13:51     65s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 01:13:51     65s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 01:13:51     65s] (I)       +-------+--------+---------+------------+
[12/05 01:13:51     65s] (I)       Use row-based GCell size
[12/05 01:13:51     65s] (I)       Use row-based GCell align
[12/05 01:13:51     65s] (I)       GCell unit size   : 5040
[12/05 01:13:51     65s] (I)       GCell multiplier  : 15
[12/05 01:13:51     65s] (I)       GCell row height  : 5040
[12/05 01:13:51     65s] (I)       Actual row height : 5040
[12/05 01:13:51     65s] (I)       GCell align ref   : 240560 240800
[12/05 01:13:51     65s] [NR-eGR] Track table information for default rule: 
[12/05 01:13:51     65s] [NR-eGR] metal1 has no routable track
[12/05 01:13:51     65s] [NR-eGR] metal2 has single uniform track structure
[12/05 01:13:51     65s] [NR-eGR] metal3 has single uniform track structure
[12/05 01:13:51     65s] [NR-eGR] metal4 has single uniform track structure
[12/05 01:13:51     65s] [NR-eGR] metal5 has single uniform track structure
[12/05 01:13:51     65s] [NR-eGR] metal6 has single uniform track structure
[12/05 01:13:51     65s] (I)       =================== Default via ====================
[12/05 01:13:51     65s] (I)       +---+------------------+---------------------------+
[12/05 01:13:51     65s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/05 01:13:51     65s] (I)       +---+------------------+---------------------------+
[12/05 01:13:51     65s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/05 01:13:51     65s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/05 01:13:51     65s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/05 01:13:51     65s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/05 01:13:51     65s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/05 01:13:51     65s] (I)       +---+------------------+---------------------------+
[12/05 01:13:51     65s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Started Read routing blockages ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Started Read instance blockages ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Started Read PG blockages ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] [NR-eGR] Read 19228 PG shapes
[12/05 01:13:51     65s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Started Read boundary cut boxes ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] [NR-eGR] #Routing Blockages  : 0
[12/05 01:13:51     65s] [NR-eGR] #Instance Blockages : 5480
[12/05 01:13:51     65s] [NR-eGR] #PG Blockages       : 19228
[12/05 01:13:51     65s] [NR-eGR] #Halo Blockages     : 0
[12/05 01:13:51     65s] [NR-eGR] #Boundary Blockages : 0
[12/05 01:13:51     65s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Started Read blackboxes ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 01:13:51     65s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Started Read prerouted ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/05 01:13:51     65s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Started Read unlegalized nets ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Started Read nets ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] [NR-eGR] Read numTotalNets=1332  numIgnoredNets=0
[12/05 01:13:51     65s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Started Set up via pillars ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       early_global_route_priority property id does not exist.
[12/05 01:13:51     65s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Model blockages into capacity
[12/05 01:13:51     65s] (I)       Read Num Blocks=24708  Num Prerouted Wires=0  Num CS=0
[12/05 01:13:51     65s] (I)       Started Initialize 3D capacity ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Layer 1 (V) : #blockages 18862 : #preroutes 0
[12/05 01:13:51     65s] (I)       Layer 2 (H) : #blockages 4394 : #preroutes 0
[12/05 01:13:51     65s] (I)       Layer 3 (V) : #blockages 484 : #preroutes 0
[12/05 01:13:51     65s] (I)       Layer 4 (H) : #blockages 484 : #preroutes 0
[12/05 01:13:51     65s] (I)       Layer 5 (V) : #blockages 484 : #preroutes 0
[12/05 01:13:51     65s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       -- layer congestion ratio --
[12/05 01:13:51     65s] (I)       Layer 1 : 0.100000
[12/05 01:13:51     65s] (I)       Layer 2 : 0.700000
[12/05 01:13:51     65s] (I)       Layer 3 : 0.700000
[12/05 01:13:51     65s] (I)       Layer 4 : 0.700000
[12/05 01:13:51     65s] (I)       Layer 5 : 0.700000
[12/05 01:13:51     65s] (I)       Layer 6 : 0.700000
[12/05 01:13:51     65s] (I)       ----------------------------
[12/05 01:13:51     65s] (I)       Number of ignored nets                =      0
[12/05 01:13:51     65s] (I)       Number of connected nets              =      0
[12/05 01:13:51     65s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/05 01:13:51     65s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/05 01:13:51     65s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 01:13:51     65s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 01:13:51     65s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 01:13:51     65s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 01:13:51     65s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 01:13:51     65s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 01:13:51     65s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 01:13:51     65s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Started Read aux data ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Started Others data preparation ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/05 01:13:51     65s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Started Create route kernel ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Ndr track 0 does not exist
[12/05 01:13:51     65s] (I)       ---------------------Grid Graph Info--------------------
[12/05 01:13:51     65s] (I)       Routing area        : (0, 0) - (2745360, 2745360)
[12/05 01:13:51     65s] (I)       Core area           : (240560, 240800) - (2504800, 2503760)
[12/05 01:13:51     65s] (I)       Site width          :   620  (dbu)
[12/05 01:13:51     65s] (I)       Row height          :  5040  (dbu)
[12/05 01:13:51     65s] (I)       GCell row height    :  5040  (dbu)
[12/05 01:13:51     65s] (I)       GCell width         : 75600  (dbu)
[12/05 01:13:51     65s] (I)       GCell height        : 75600  (dbu)
[12/05 01:13:51     65s] (I)       Grid                :    37    37     6
[12/05 01:13:51     65s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 01:13:51     65s] (I)       Vertical capacity   :     0 75600     0 75600     0 75600
[12/05 01:13:51     65s] (I)       Horizontal capacity :     0     0 75600     0 75600     0
[12/05 01:13:51     65s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 01:13:51     65s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 01:13:51     65s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 01:13:51     65s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 01:13:51     65s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 01:13:51     65s] (I)       Num tracks per GCell: 157.50 121.94 135.00 121.94 135.00 30.48
[12/05 01:13:51     65s] (I)       Total num of tracks :     0  4428  4902  4428  4902  1106
[12/05 01:13:51     65s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 01:13:51     65s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 01:13:51     65s] (I)       --------------------------------------------------------
[12/05 01:13:51     65s] 
[12/05 01:13:51     65s] [NR-eGR] ============ Routing rule table ============
[12/05 01:13:51     65s] [NR-eGR] Rule id: 0  Nets: 1244 
[12/05 01:13:51     65s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 01:13:51     65s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 01:13:51     65s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:13:51     65s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:13:51     65s] [NR-eGR] ========================================
[12/05 01:13:51     65s] [NR-eGR] 
[12/05 01:13:51     65s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 01:13:51     65s] (I)       blocked tracks on layer2 : = 51246 / 163836 (31.28%)
[12/05 01:13:51     65s] (I)       blocked tracks on layer3 : = 55905 / 181374 (30.82%)
[12/05 01:13:51     65s] (I)       blocked tracks on layer4 : = 30123 / 163836 (18.39%)
[12/05 01:13:51     65s] (I)       blocked tracks on layer5 : = 33209 / 181374 (18.31%)
[12/05 01:13:51     65s] (I)       blocked tracks on layer6 : = 7660 / 40922 (18.72%)
[12/05 01:13:51     65s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Reset routing kernel
[12/05 01:13:51     65s] (I)       Started Initialization ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       numLocalWires=5570  numGlobalNetBranches=1593  numLocalNetBranches=1201
[12/05 01:13:51     65s] (I)       totalPins=4921  totalGlobalPin=1498 (30.44%)
[12/05 01:13:51     65s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Started Generate topology ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       total 2D Cap : 574056 = (283900 H, 290156 V)
[12/05 01:13:51     65s] (I)       
[12/05 01:13:51     65s] (I)       ============  Phase 1a Route ============
[12/05 01:13:51     65s] (I)       Started Phase 1a ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Started Pattern routing (1T) ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/05 01:13:51     65s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Usage: 2693 = (1368 H, 1325 V) = (0.48% H, 0.46% V) = (1.034e+05um H, 1.002e+05um V)
[12/05 01:13:51     65s] (I)       Started Add via demand to 2D ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       
[12/05 01:13:51     65s] (I)       ============  Phase 1b Route ============
[12/05 01:13:51     65s] (I)       Started Phase 1b ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Usage: 2693 = (1368 H, 1325 V) = (0.48% H, 0.46% V) = (1.034e+05um H, 1.002e+05um V)
[12/05 01:13:51     65s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/05 01:13:51     65s] 
[12/05 01:13:51     65s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] (I)       Started Export 2D cong map ( Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 01:13:51     65s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:51     65s] Finished Early Global Route rough congestion estimation: mem = 2270.6M
[12/05 01:13:51     65s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:0.033, MEM:2270.6M
[12/05 01:13:51     65s] earlyGlobalRoute rough estimation gcell size 15 row height
[12/05 01:13:51     65s] OPERPROF: Starting CDPad at level 1, MEM:2270.6M
[12/05 01:13:51     65s] CDPadU 0.011 -> 0.010. R=0.007, N=1226, GS=75.600
[12/05 01:13:51     65s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.046, MEM:2270.6M
[12/05 01:13:51     65s] OPERPROF: Starting npMain at level 1, MEM:2270.6M
[12/05 01:13:51     65s] OPERPROF:   Starting npPlace at level 2, MEM:2270.6M
[12/05 01:13:51     65s] OPERPROF:   Finished npPlace at level 2, CPU:0.120, REAL:0.115, MEM:2270.6M
[12/05 01:13:51     65s] OPERPROF: Finished npMain at level 1, CPU:0.120, REAL:0.123, MEM:2270.6M
[12/05 01:13:51     65s] Global placement CDP skipped at cutLevel 9.
[12/05 01:13:51     65s] Iteration  9: Total net bbox = 1.921e+05 (1.02e+05 9.00e+04)
[12/05 01:13:51     65s]               Est.  stn bbox = 2.114e+05 (1.13e+05 9.79e+04)
[12/05 01:13:51     65s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 2270.6M
[12/05 01:13:51     65s] nrCritNet: 0.00% ( 0 / 1332 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/05 01:13:51     65s] nrCritNet: 0.00% ( 0 / 1332 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/05 01:13:51     65s] Iteration 10: Total net bbox = 1.921e+05 (1.02e+05 9.00e+04)
[12/05 01:13:51     65s]               Est.  stn bbox = 2.114e+05 (1.13e+05 9.79e+04)
[12/05 01:13:51     65s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2270.6M
[12/05 01:13:51     65s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2270.6M
[12/05 01:13:51     65s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/05 01:13:51     65s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2270.6M
[12/05 01:13:51     65s] OPERPROF: Starting npMain at level 1, MEM:2270.6M
[12/05 01:13:51     65s] OPERPROF:   Starting npPlace at level 2, MEM:2270.6M
[12/05 01:13:52     66s] OPERPROF:   Finished npPlace at level 2, CPU:0.780, REAL:0.784, MEM:2270.6M
[12/05 01:13:52     66s] OPERPROF: Finished npMain at level 1, CPU:0.780, REAL:0.791, MEM:2270.6M
[12/05 01:13:52     66s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2270.6M
[12/05 01:13:52     66s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/05 01:13:52     66s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2270.6M
[12/05 01:13:52     66s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2270.6M
[12/05 01:13:52     66s] Starting Early Global Route rough congestion estimation: mem = 2270.6M
[12/05 01:13:52     66s] (I)       Started Import and model ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Started Create place DB ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Started Import place data ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Started Read instances and placement ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Started Read nets ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Started Create route DB ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       == Non-default Options ==
[12/05 01:13:52     66s] (I)       Print mode                                         : 2
[12/05 01:13:52     66s] (I)       Stop if highly congested                           : false
[12/05 01:13:52     66s] (I)       Maximum routing layer                              : 6
[12/05 01:13:52     66s] (I)       Assign partition pins                              : false
[12/05 01:13:52     66s] (I)       Support large GCell                                : true
[12/05 01:13:52     66s] (I)       Number of threads                                  : 1
[12/05 01:13:52     66s] (I)       Number of rows per GCell                           : 8
[12/05 01:13:52     66s] (I)       Max num rows per GCell                             : 32
[12/05 01:13:52     66s] (I)       Method to set GCell size                           : row
[12/05 01:13:52     66s] (I)       Counted 18300 PG shapes. We will not process PG shapes layer by layer.
[12/05 01:13:52     66s] (I)       Started Import route data (1T) ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       ============== Pin Summary ==============
[12/05 01:13:52     66s] (I)       +-------+--------+---------+------------+
[12/05 01:13:52     66s] (I)       | Layer | # pins | % total |      Group |
[12/05 01:13:52     66s] (I)       +-------+--------+---------+------------+
[12/05 01:13:52     66s] (I)       |     1 |   5097 |  100.00 |        Pin |
[12/05 01:13:52     66s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 01:13:52     66s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 01:13:52     66s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 01:13:52     66s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 01:13:52     66s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 01:13:52     66s] (I)       +-------+--------+---------+------------+
[12/05 01:13:52     66s] (I)       Use row-based GCell size
[12/05 01:13:52     66s] (I)       Use row-based GCell align
[12/05 01:13:52     66s] (I)       GCell unit size   : 5040
[12/05 01:13:52     66s] (I)       GCell multiplier  : 8
[12/05 01:13:52     66s] (I)       GCell row height  : 5040
[12/05 01:13:52     66s] (I)       Actual row height : 5040
[12/05 01:13:52     66s] (I)       GCell align ref   : 240560 240800
[12/05 01:13:52     66s] [NR-eGR] Track table information for default rule: 
[12/05 01:13:52     66s] [NR-eGR] metal1 has no routable track
[12/05 01:13:52     66s] [NR-eGR] metal2 has single uniform track structure
[12/05 01:13:52     66s] [NR-eGR] metal3 has single uniform track structure
[12/05 01:13:52     66s] [NR-eGR] metal4 has single uniform track structure
[12/05 01:13:52     66s] [NR-eGR] metal5 has single uniform track structure
[12/05 01:13:52     66s] [NR-eGR] metal6 has single uniform track structure
[12/05 01:13:52     66s] (I)       =================== Default via ====================
[12/05 01:13:52     66s] (I)       +---+------------------+---------------------------+
[12/05 01:13:52     66s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/05 01:13:52     66s] (I)       +---+------------------+---------------------------+
[12/05 01:13:52     66s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/05 01:13:52     66s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/05 01:13:52     66s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/05 01:13:52     66s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/05 01:13:52     66s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/05 01:13:52     66s] (I)       +---+------------------+---------------------------+
[12/05 01:13:52     66s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Started Read routing blockages ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Started Read instance blockages ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Started Read PG blockages ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] [NR-eGR] Read 19228 PG shapes
[12/05 01:13:52     66s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Started Read boundary cut boxes ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] [NR-eGR] #Routing Blockages  : 0
[12/05 01:13:52     66s] [NR-eGR] #Instance Blockages : 5480
[12/05 01:13:52     66s] [NR-eGR] #PG Blockages       : 19228
[12/05 01:13:52     66s] [NR-eGR] #Halo Blockages     : 0
[12/05 01:13:52     66s] [NR-eGR] #Boundary Blockages : 0
[12/05 01:13:52     66s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Started Read blackboxes ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 01:13:52     66s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Started Read prerouted ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/05 01:13:52     66s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Started Read unlegalized nets ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Started Read nets ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] [NR-eGR] Read numTotalNets=1332  numIgnoredNets=0
[12/05 01:13:52     66s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Started Set up via pillars ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       early_global_route_priority property id does not exist.
[12/05 01:13:52     66s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Model blockages into capacity
[12/05 01:13:52     66s] (I)       Read Num Blocks=24708  Num Prerouted Wires=0  Num CS=0
[12/05 01:13:52     66s] (I)       Started Initialize 3D capacity ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Layer 1 (V) : #blockages 18862 : #preroutes 0
[12/05 01:13:52     66s] (I)       Layer 2 (H) : #blockages 4394 : #preroutes 0
[12/05 01:13:52     66s] (I)       Layer 3 (V) : #blockages 484 : #preroutes 0
[12/05 01:13:52     66s] (I)       Layer 4 (H) : #blockages 484 : #preroutes 0
[12/05 01:13:52     66s] (I)       Layer 5 (V) : #blockages 484 : #preroutes 0
[12/05 01:13:52     66s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       -- layer congestion ratio --
[12/05 01:13:52     66s] (I)       Layer 1 : 0.100000
[12/05 01:13:52     66s] (I)       Layer 2 : 0.700000
[12/05 01:13:52     66s] (I)       Layer 3 : 0.700000
[12/05 01:13:52     66s] (I)       Layer 4 : 0.700000
[12/05 01:13:52     66s] (I)       Layer 5 : 0.700000
[12/05 01:13:52     66s] (I)       Layer 6 : 0.700000
[12/05 01:13:52     66s] (I)       ----------------------------
[12/05 01:13:52     66s] (I)       Number of ignored nets                =      0
[12/05 01:13:52     66s] (I)       Number of connected nets              =      0
[12/05 01:13:52     66s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/05 01:13:52     66s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/05 01:13:52     66s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 01:13:52     66s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 01:13:52     66s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 01:13:52     66s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 01:13:52     66s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 01:13:52     66s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 01:13:52     66s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 01:13:52     66s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Started Read aux data ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Started Others data preparation ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/05 01:13:52     66s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Started Create route kernel ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Ndr track 0 does not exist
[12/05 01:13:52     66s] (I)       ---------------------Grid Graph Info--------------------
[12/05 01:13:52     66s] (I)       Routing area        : (0, 0) - (2745360, 2745360)
[12/05 01:13:52     66s] (I)       Core area           : (240560, 240800) - (2504800, 2503760)
[12/05 01:13:52     66s] (I)       Site width          :   620  (dbu)
[12/05 01:13:52     66s] (I)       Row height          :  5040  (dbu)
[12/05 01:13:52     66s] (I)       GCell row height    :  5040  (dbu)
[12/05 01:13:52     66s] (I)       GCell width         : 40320  (dbu)
[12/05 01:13:52     66s] (I)       GCell height        : 40320  (dbu)
[12/05 01:13:52     66s] (I)       Grid                :    68    68     6
[12/05 01:13:52     66s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 01:13:52     66s] (I)       Vertical capacity   :     0 40320     0 40320     0 40320
[12/05 01:13:52     66s] (I)       Horizontal capacity :     0     0 40320     0 40320     0
[12/05 01:13:52     66s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 01:13:52     66s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 01:13:52     66s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 01:13:52     66s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 01:13:52     66s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 01:13:52     66s] (I)       Num tracks per GCell: 84.00 65.03 72.00 65.03 72.00 16.26
[12/05 01:13:52     66s] (I)       Total num of tracks :     0  4428  4902  4428  4902  1106
[12/05 01:13:52     66s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 01:13:52     66s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 01:13:52     66s] (I)       --------------------------------------------------------
[12/05 01:13:52     66s] 
[12/05 01:13:52     66s] [NR-eGR] ============ Routing rule table ============
[12/05 01:13:52     66s] [NR-eGR] Rule id: 0  Nets: 1244 
[12/05 01:13:52     66s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 01:13:52     66s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 01:13:52     66s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:13:52     66s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:13:52     66s] [NR-eGR] ========================================
[12/05 01:13:52     66s] [NR-eGR] 
[12/05 01:13:52     66s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 01:13:52     66s] (I)       blocked tracks on layer2 : = 91262 / 301104 (30.31%)
[12/05 01:13:52     66s] (I)       blocked tracks on layer3 : = 99626 / 333336 (29.89%)
[12/05 01:13:52     66s] (I)       blocked tracks on layer4 : = 52172 / 301104 (17.33%)
[12/05 01:13:52     66s] (I)       blocked tracks on layer5 : = 57528 / 333336 (17.26%)
[12/05 01:13:52     66s] (I)       blocked tracks on layer6 : = 13250 / 75208 (17.62%)
[12/05 01:13:52     66s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Reset routing kernel
[12/05 01:13:52     66s] (I)       Started Initialization ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       numLocalWires=4464  numGlobalNetBranches=1577  numLocalNetBranches=662
[12/05 01:13:52     66s] (I)       totalPins=4921  totalGlobalPin=2239 (45.50%)
[12/05 01:13:52     66s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Started Generate topology ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       total 2D Cap : 1059746 = (524211 H, 535535 V)
[12/05 01:13:52     66s] (I)       
[12/05 01:13:52     66s] (I)       ============  Phase 1a Route ============
[12/05 01:13:52     66s] (I)       Started Phase 1a ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Started Pattern routing (1T) ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/05 01:13:52     66s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Usage: 5206 = (2616 H, 2590 V) = (0.50% H, 0.48% V) = (1.055e+05um H, 1.044e+05um V)
[12/05 01:13:52     66s] (I)       Started Add via demand to 2D ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       
[12/05 01:13:52     66s] (I)       ============  Phase 1b Route ============
[12/05 01:13:52     66s] (I)       Started Phase 1b ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Usage: 5206 = (2616 H, 2590 V) = (0.50% H, 0.48% V) = (1.055e+05um H, 1.044e+05um V)
[12/05 01:13:52     66s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/05 01:13:52     66s] 
[12/05 01:13:52     66s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] (I)       Started Export 2D cong map ( Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 01:13:52     66s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.60 MB )
[12/05 01:13:52     66s] Finished Early Global Route rough congestion estimation: mem = 2270.6M
[12/05 01:13:52     66s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:0.031, MEM:2270.6M
[12/05 01:13:52     66s] earlyGlobalRoute rough estimation gcell size 8 row height
[12/05 01:13:52     66s] OPERPROF: Starting CDPad at level 1, MEM:2270.6M
[12/05 01:13:52     66s] CDPadU 0.010 -> 0.010. R=0.007, N=1226, GS=40.320
[12/05 01:13:52     66s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.042, MEM:2270.6M
[12/05 01:13:52     66s] OPERPROF: Starting npMain at level 1, MEM:2270.6M
[12/05 01:13:52     66s] OPERPROF:   Starting npPlace at level 2, MEM:2270.6M
[12/05 01:13:52     66s] OPERPROF:   Finished npPlace at level 2, CPU:0.110, REAL:0.115, MEM:2272.6M
[12/05 01:13:52     66s] OPERPROF: Finished npMain at level 1, CPU:0.120, REAL:0.121, MEM:2272.6M
[12/05 01:13:52     66s] Global placement CDP skipped at cutLevel 11.
[12/05 01:13:52     66s] Iteration 11: Total net bbox = 2.000e+05 (1.01e+05 9.94e+04)
[12/05 01:13:52     66s]               Est.  stn bbox = 2.201e+05 (1.11e+05 1.09e+05)
[12/05 01:13:52     66s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 2272.6M
[12/05 01:13:53     66s] nrCritNet: 0.00% ( 0 / 1332 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/05 01:13:53     67s] nrCritNet: 0.00% ( 0 / 1332 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/05 01:13:53     67s] Iteration 12: Total net bbox = 2.000e+05 (1.01e+05 9.94e+04)
[12/05 01:13:53     67s]               Est.  stn bbox = 2.201e+05 (1.11e+05 1.09e+05)
[12/05 01:13:53     67s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 2272.6M
[12/05 01:13:53     67s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2272.6M
[12/05 01:13:53     67s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/05 01:13:53     67s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2272.6M
[12/05 01:13:53     67s] OPERPROF: Starting npMain at level 1, MEM:2272.6M
[12/05 01:13:53     67s] OPERPROF:   Starting npPlace at level 2, MEM:2272.6M
[12/05 01:13:53     67s] OPERPROF:   Finished npPlace at level 2, CPU:0.590, REAL:0.600, MEM:2275.0M
[12/05 01:13:53     67s] OPERPROF: Finished npMain at level 1, CPU:0.600, REAL:0.607, MEM:2275.0M
[12/05 01:13:53     67s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2275.0M
[12/05 01:13:53     67s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/05 01:13:53     67s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2275.0M
[12/05 01:13:53     67s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2275.0M
[12/05 01:13:53     67s] Starting Early Global Route rough congestion estimation: mem = 2275.0M
[12/05 01:13:53     67s] (I)       Started Import and model ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Started Create place DB ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Started Import place data ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Started Read instances and placement ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Started Read nets ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Started Create route DB ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       == Non-default Options ==
[12/05 01:13:53     67s] (I)       Print mode                                         : 2
[12/05 01:13:53     67s] (I)       Stop if highly congested                           : false
[12/05 01:13:53     67s] (I)       Maximum routing layer                              : 6
[12/05 01:13:53     67s] (I)       Assign partition pins                              : false
[12/05 01:13:53     67s] (I)       Support large GCell                                : true
[12/05 01:13:53     67s] (I)       Number of threads                                  : 1
[12/05 01:13:53     67s] (I)       Number of rows per GCell                           : 4
[12/05 01:13:53     67s] (I)       Max num rows per GCell                             : 32
[12/05 01:13:53     67s] (I)       Method to set GCell size                           : row
[12/05 01:13:53     67s] (I)       Counted 18300 PG shapes. We will not process PG shapes layer by layer.
[12/05 01:13:53     67s] (I)       Started Import route data (1T) ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       ============== Pin Summary ==============
[12/05 01:13:53     67s] (I)       +-------+--------+---------+------------+
[12/05 01:13:53     67s] (I)       | Layer | # pins | % total |      Group |
[12/05 01:13:53     67s] (I)       +-------+--------+---------+------------+
[12/05 01:13:53     67s] (I)       |     1 |   5097 |  100.00 |        Pin |
[12/05 01:13:53     67s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 01:13:53     67s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 01:13:53     67s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 01:13:53     67s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 01:13:53     67s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 01:13:53     67s] (I)       +-------+--------+---------+------------+
[12/05 01:13:53     67s] (I)       Use row-based GCell size
[12/05 01:13:53     67s] (I)       Use row-based GCell align
[12/05 01:13:53     67s] (I)       GCell unit size   : 5040
[12/05 01:13:53     67s] (I)       GCell multiplier  : 4
[12/05 01:13:53     67s] (I)       GCell row height  : 5040
[12/05 01:13:53     67s] (I)       Actual row height : 5040
[12/05 01:13:53     67s] (I)       GCell align ref   : 240560 240800
[12/05 01:13:53     67s] [NR-eGR] Track table information for default rule: 
[12/05 01:13:53     67s] [NR-eGR] metal1 has no routable track
[12/05 01:13:53     67s] [NR-eGR] metal2 has single uniform track structure
[12/05 01:13:53     67s] [NR-eGR] metal3 has single uniform track structure
[12/05 01:13:53     67s] [NR-eGR] metal4 has single uniform track structure
[12/05 01:13:53     67s] [NR-eGR] metal5 has single uniform track structure
[12/05 01:13:53     67s] [NR-eGR] metal6 has single uniform track structure
[12/05 01:13:53     67s] (I)       =================== Default via ====================
[12/05 01:13:53     67s] (I)       +---+------------------+---------------------------+
[12/05 01:13:53     67s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/05 01:13:53     67s] (I)       +---+------------------+---------------------------+
[12/05 01:13:53     67s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/05 01:13:53     67s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/05 01:13:53     67s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/05 01:13:53     67s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/05 01:13:53     67s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/05 01:13:53     67s] (I)       +---+------------------+---------------------------+
[12/05 01:13:53     67s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Started Read routing blockages ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Started Read instance blockages ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Started Read PG blockages ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] [NR-eGR] Read 19228 PG shapes
[12/05 01:13:53     67s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Started Read boundary cut boxes ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] [NR-eGR] #Routing Blockages  : 0
[12/05 01:13:53     67s] [NR-eGR] #Instance Blockages : 5480
[12/05 01:13:53     67s] [NR-eGR] #PG Blockages       : 19228
[12/05 01:13:53     67s] [NR-eGR] #Halo Blockages     : 0
[12/05 01:13:53     67s] [NR-eGR] #Boundary Blockages : 0
[12/05 01:13:53     67s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Started Read blackboxes ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 01:13:53     67s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Started Read prerouted ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/05 01:13:53     67s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Started Read unlegalized nets ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Started Read nets ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] [NR-eGR] Read numTotalNets=1332  numIgnoredNets=0
[12/05 01:13:53     67s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Started Set up via pillars ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       early_global_route_priority property id does not exist.
[12/05 01:13:53     67s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Model blockages into capacity
[12/05 01:13:53     67s] (I)       Read Num Blocks=24708  Num Prerouted Wires=0  Num CS=0
[12/05 01:13:53     67s] (I)       Started Initialize 3D capacity ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Layer 1 (V) : #blockages 18862 : #preroutes 0
[12/05 01:13:53     67s] (I)       Layer 2 (H) : #blockages 4394 : #preroutes 0
[12/05 01:13:53     67s] (I)       Layer 3 (V) : #blockages 484 : #preroutes 0
[12/05 01:13:53     67s] (I)       Layer 4 (H) : #blockages 484 : #preroutes 0
[12/05 01:13:53     67s] (I)       Layer 5 (V) : #blockages 484 : #preroutes 0
[12/05 01:13:53     67s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       -- layer congestion ratio --
[12/05 01:13:53     67s] (I)       Layer 1 : 0.100000
[12/05 01:13:53     67s] (I)       Layer 2 : 0.700000
[12/05 01:13:53     67s] (I)       Layer 3 : 0.700000
[12/05 01:13:53     67s] (I)       Layer 4 : 0.700000
[12/05 01:13:53     67s] (I)       Layer 5 : 0.700000
[12/05 01:13:53     67s] (I)       Layer 6 : 0.700000
[12/05 01:13:53     67s] (I)       ----------------------------
[12/05 01:13:53     67s] (I)       Number of ignored nets                =      0
[12/05 01:13:53     67s] (I)       Number of connected nets              =      0
[12/05 01:13:53     67s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/05 01:13:53     67s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/05 01:13:53     67s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 01:13:53     67s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 01:13:53     67s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 01:13:53     67s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 01:13:53     67s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 01:13:53     67s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 01:13:53     67s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 01:13:53     67s] (I)       Finished Import route data (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Finished Create route DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Started Read aux data ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Started Others data preparation ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/05 01:13:53     67s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Started Create route kernel ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Ndr track 0 does not exist
[12/05 01:13:53     67s] (I)       ---------------------Grid Graph Info--------------------
[12/05 01:13:53     67s] (I)       Routing area        : (0, 0) - (2745360, 2745360)
[12/05 01:13:53     67s] (I)       Core area           : (240560, 240800) - (2504800, 2503760)
[12/05 01:13:53     67s] (I)       Site width          :   620  (dbu)
[12/05 01:13:53     67s] (I)       Row height          :  5040  (dbu)
[12/05 01:13:53     67s] (I)       GCell row height    :  5040  (dbu)
[12/05 01:13:53     67s] (I)       GCell width         : 20160  (dbu)
[12/05 01:13:53     67s] (I)       GCell height        : 20160  (dbu)
[12/05 01:13:53     67s] (I)       Grid                :   136   136     6
[12/05 01:13:53     67s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 01:13:53     67s] (I)       Vertical capacity   :     0 20160     0 20160     0 20160
[12/05 01:13:53     67s] (I)       Horizontal capacity :     0     0 20160     0 20160     0
[12/05 01:13:53     67s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 01:13:53     67s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 01:13:53     67s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 01:13:53     67s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 01:13:53     67s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 01:13:53     67s] (I)       Num tracks per GCell: 42.00 32.52 36.00 32.52 36.00  8.13
[12/05 01:13:53     67s] (I)       Total num of tracks :     0  4428  4902  4428  4902  1106
[12/05 01:13:53     67s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 01:13:53     67s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 01:13:53     67s] (I)       --------------------------------------------------------
[12/05 01:13:53     67s] 
[12/05 01:13:53     67s] [NR-eGR] ============ Routing rule table ============
[12/05 01:13:53     67s] [NR-eGR] Rule id: 0  Nets: 1244 
[12/05 01:13:53     67s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 01:13:53     67s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 01:13:53     67s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:13:53     67s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:13:53     67s] [NR-eGR] ========================================
[12/05 01:13:53     67s] [NR-eGR] 
[12/05 01:13:53     67s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 01:13:53     67s] (I)       blocked tracks on layer2 : = 176499 / 602208 (29.31%)
[12/05 01:13:53     67s] (I)       blocked tracks on layer3 : = 192943 / 666672 (28.94%)
[12/05 01:13:53     67s] (I)       blocked tracks on layer4 : = 98042 / 602208 (16.28%)
[12/05 01:13:53     67s] (I)       blocked tracks on layer5 : = 108603 / 666672 (16.29%)
[12/05 01:13:53     67s] (I)       blocked tracks on layer6 : = 25349 / 150416 (16.85%)
[12/05 01:13:53     67s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Reset routing kernel
[12/05 01:13:53     67s] (I)       Started Initialization ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       numLocalWires=3124  numGlobalNetBranches=1240  numLocalNetBranches=329
[12/05 01:13:53     67s] (I)       totalPins=4921  totalGlobalPin=3072 (62.43%)
[12/05 01:13:53     67s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Started Generate topology ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       total 2D Cap : 2131986 = (1054633 H, 1077353 V)
[12/05 01:13:53     67s] (I)       
[12/05 01:13:53     67s] (I)       ============  Phase 1a Route ============
[12/05 01:13:53     67s] (I)       Started Phase 1a ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Started Pattern routing (1T) ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/05 01:13:53     67s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Usage: 10474 = (5249 H, 5225 V) = (0.50% H, 0.48% V) = (1.058e+05um H, 1.053e+05um V)
[12/05 01:13:53     67s] (I)       Started Add via demand to 2D ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       
[12/05 01:13:53     67s] (I)       ============  Phase 1b Route ============
[12/05 01:13:53     67s] (I)       Started Phase 1b ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Usage: 10474 = (5249 H, 5225 V) = (0.50% H, 0.48% V) = (1.058e+05um H, 1.053e+05um V)
[12/05 01:13:53     67s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/05 01:13:53     67s] 
[12/05 01:13:53     67s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] (I)       Started Export 2D cong map ( Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 01:13:53     67s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2275.02 MB )
[12/05 01:13:53     67s] Finished Early Global Route rough congestion estimation: mem = 2275.0M
[12/05 01:13:53     67s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.050, REAL:0.045, MEM:2275.0M
[12/05 01:13:53     67s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/05 01:13:53     67s] OPERPROF: Starting CDPad at level 1, MEM:2275.0M
[12/05 01:13:54     67s] CDPadU 0.010 -> 0.010. R=0.007, N=1226, GS=20.160
[12/05 01:13:54     67s] OPERPROF: Finished CDPad at level 1, CPU:0.070, REAL:0.068, MEM:2275.0M
[12/05 01:13:54     67s] OPERPROF: Starting npMain at level 1, MEM:2275.0M
[12/05 01:13:54     67s] OPERPROF:   Starting npPlace at level 2, MEM:2275.0M
[12/05 01:13:54     68s] OPERPROF:   Finished npPlace at level 2, CPU:0.120, REAL:0.118, MEM:2280.4M
[12/05 01:13:54     68s] OPERPROF: Finished npMain at level 1, CPU:0.120, REAL:0.124, MEM:2280.4M
[12/05 01:13:54     68s] Global placement CDP skipped at cutLevel 13.
[12/05 01:13:54     68s] Iteration 13: Total net bbox = 2.013e+05 (1.01e+05 9.99e+04)
[12/05 01:13:54     68s]               Est.  stn bbox = 2.212e+05 (1.12e+05 1.10e+05)
[12/05 01:13:54     68s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 2280.4M
[12/05 01:13:54     68s] Iteration 14: Total net bbox = 2.013e+05 (1.01e+05 9.99e+04)
[12/05 01:13:54     68s]               Est.  stn bbox = 2.212e+05 (1.12e+05 1.10e+05)
[12/05 01:13:54     68s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2280.4M
[12/05 01:13:54     68s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2280.4M
[12/05 01:13:54     68s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/05 01:13:54     68s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2280.4M
[12/05 01:13:54     68s] OPERPROF: Starting npMain at level 1, MEM:2280.4M
[12/05 01:13:54     68s] OPERPROF:   Starting npPlace at level 2, MEM:2280.4M
[12/05 01:13:57     71s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2286.8M
[12/05 01:13:57     71s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.010, REAL:0.013, MEM:2298.8M
[12/05 01:13:57     71s] OPERPROF:   Finished npPlace at level 2, CPU:3.160, REAL:3.152, MEM:2298.8M
[12/05 01:13:57     71s] OPERPROF: Finished npMain at level 1, CPU:3.180, REAL:3.160, MEM:2298.8M
[12/05 01:13:57     71s] Iteration 15: Total net bbox = 2.053e+05 (1.03e+05 1.02e+05)
[12/05 01:13:57     71s]               Est.  stn bbox = 2.256e+05 (1.14e+05 1.12e+05)
[12/05 01:13:57     71s]               cpu = 0:00:03.2 real = 0:00:03.0 mem = 2298.8M
[12/05 01:13:57     71s] Iteration 16: Total net bbox = 2.053e+05 (1.03e+05 1.02e+05)
[12/05 01:13:57     71s]               Est.  stn bbox = 2.256e+05 (1.14e+05 1.12e+05)
[12/05 01:13:57     71s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2298.8M
[12/05 01:13:57     71s] [adp] clock
[12/05 01:13:57     71s] [adp] weight, nr nets, wire length
[12/05 01:13:57     71s] [adp]      0        2  2626.026000
[12/05 01:13:57     71s] [adp] data
[12/05 01:13:57     71s] [adp] weight, nr nets, wire length
[12/05 01:13:57     71s] [adp]      0     1330  202714.148000
[12/05 01:13:57     71s] [adp] 0.000000|0.000000|0.000000
[12/05 01:13:57     71s] Iteration 17: Total net bbox = 2.053e+05 (1.03e+05 1.02e+05)
[12/05 01:13:57     71s]               Est.  stn bbox = 2.256e+05 (1.14e+05 1.12e+05)
[12/05 01:13:57     71s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2298.8M
[12/05 01:13:57     71s] *** cost = 2.053e+05 (1.03e+05 1.02e+05) (cpu for global=0:00:08.2) real=0:00:09.0***
[12/05 01:13:57     71s] Info: 1 clock gating cells identified, 0 (on average) moved 0/8
[12/05 01:13:57     71s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2298.8M
[12/05 01:13:57     71s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:2298.8M
[12/05 01:13:57     71s] Solver runtime cpu: 0:00:04.9 real: 0:00:04.9
[12/05 01:13:57     71s] Core Placement runtime cpu: 0:00:06.4 real: 0:00:07.0
[12/05 01:13:57     71s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/05 01:13:57     71s] Type 'man IMPSP-9025' for more detail.
[12/05 01:13:57     71s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2298.8M
[12/05 01:13:57     71s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2298.8M
[12/05 01:13:57     71s] z: 2, totalTracks: 1
[12/05 01:13:57     71s] z: 4, totalTracks: 1
[12/05 01:13:57     71s] z: 6, totalTracks: 1
[12/05 01:13:57     71s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/05 01:13:57     71s] All LLGs are deleted
[12/05 01:13:57     71s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2298.8M
[12/05 01:13:57     71s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2298.8M
[12/05 01:13:57     71s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2298.8M
[12/05 01:13:57     71s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2298.8M
[12/05 01:13:57     71s] Core basic site is core_5040
[12/05 01:13:57     71s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2298.8M
[12/05 01:13:57     71s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.002, MEM:2298.8M
[12/05 01:13:57     71s] Fast DP-INIT is on for default
[12/05 01:13:57     71s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/05 01:13:57     71s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.021, MEM:2298.8M
[12/05 01:13:57     71s] OPERPROF:       Starting CMU at level 4, MEM:2298.8M
[12/05 01:13:57     71s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2298.8M
[12/05 01:13:57     71s] 
[12/05 01:13:57     71s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 01:13:57     71s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.027, MEM:2298.8M
[12/05 01:13:57     71s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2298.8M
[12/05 01:13:57     71s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2298.8M
[12/05 01:13:57     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2298.8MB).
[12/05 01:13:57     71s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.040, MEM:2298.8M
[12/05 01:13:57     71s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.040, MEM:2298.8M
[12/05 01:13:57     71s] TDRefine: refinePlace mode is spiral
[12/05 01:13:57     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.126035.1
[12/05 01:13:57     71s] OPERPROF: Starting RefinePlace at level 1, MEM:2298.8M
[12/05 01:13:57     71s] *** Starting refinePlace (0:01:11 mem=2298.8M) ***
[12/05 01:13:57     71s] Total net bbox length = 2.053e+05 (1.035e+05 1.019e+05) (ext = 1.392e+05)
[12/05 01:13:57     71s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 01:13:57     71s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2298.8M
[12/05 01:13:57     71s] Starting refinePlace ...
[12/05 01:13:57     71s]   Spread Effort: high, standalone mode, useDDP on.
[12/05 01:13:57     71s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2298.8MB) @(0:01:11 - 0:01:11).
[12/05 01:13:57     71s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 01:13:57     71s] wireLenOptFixPriorityInst 0 inst fixed
[12/05 01:13:57     71s] Placement tweakage begins.
[12/05 01:13:57     71s] wire length = 2.211e+05
[12/05 01:13:57     71s] wire length = 2.181e+05
[12/05 01:13:57     71s] Placement tweakage ends.
[12/05 01:13:57     71s] Move report: tweak moves 141 insts, mean move: 9.93 um, max move: 32.80 um 
[12/05 01:13:57     71s] 	Max move on inst (CORE/U1201): (1575.27, 1582.20) --> (1571.93, 1611.67)
[12/05 01:13:57     71s] 
[12/05 01:13:57     71s] Running Spiral with 1 thread in Normal Mode  fetchWidth=484 
[12/05 01:13:57     71s] Move report: legalization moves 1226 insts, mean move: 2.57 um, max move: 11.09 um spiral
[12/05 01:13:57     71s] 	Max move on inst (CORE/U1050): (1405.23, 1651.54) --> (1398.72, 1646.96)
[12/05 01:13:57     71s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2306.8MB) @(0:01:11 - 0:01:11).
[12/05 01:13:57     71s] Move report: Detail placement moves 1226 insts, mean move: 3.45 um, max move: 33.09 um 
[12/05 01:13:57     71s] 	Max move on inst (CORE/U1232): (1571.93, 1611.67) --> (1574.80, 1581.44)
[12/05 01:13:57     71s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2306.8MB
[12/05 01:13:57     71s] Statistics of distance of Instance movement in refine placement:
[12/05 01:13:57     71s]   maximum (X+Y) =        33.09 um
[12/05 01:13:57     71s]   inst (CORE/U1232) with max move: (1571.93, 1611.67) -> (1574.8, 1581.44)
[12/05 01:13:57     71s]   mean    (X+Y) =         3.45 um
[12/05 01:13:57     71s] Summary Report:
[12/05 01:13:57     71s] Instances move: 1226 (out of 1226 movable)
[12/05 01:13:57     71s] Instances flipped: 0
[12/05 01:13:57     71s] Mean displacement: 3.45 um
[12/05 01:13:57     71s] Max displacement: 33.09 um (Instance: CORE/U1232) (1571.93, 1611.67) -> (1574.8, 1581.44)
[12/05 01:13:57     71s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2S
[12/05 01:13:57     71s] 	Violation at original loc: Placement Blockage Violation
[12/05 01:13:57     71s] Total instances moved : 1226
[12/05 01:13:57     71s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.057, MEM:2306.8M
[12/05 01:13:57     71s] Total net bbox length = 2.029e+05 (1.009e+05 1.020e+05) (ext = 1.387e+05)
[12/05 01:13:57     71s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2306.8MB
[12/05 01:13:57     71s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2306.8MB) @(0:01:11 - 0:01:11).
[12/05 01:13:57     71s] *** Finished refinePlace (0:01:11 mem=2306.8M) ***
[12/05 01:13:57     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.126035.1
[12/05 01:13:57     71s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.062, MEM:2306.8M
[12/05 01:13:57     71s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2306.8M
[12/05 01:13:57     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2306.8M
[12/05 01:13:57     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2306.8M
[12/05 01:13:57     71s] All LLGs are deleted
[12/05 01:13:57     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2306.8M
[12/05 01:13:57     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2306.8M
[12/05 01:13:57     71s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:2270.8M
[12/05 01:13:57     71s] *** End of Placement (cpu=0:00:12.1, real=0:00:13.0, mem=2270.8M) ***
[12/05 01:13:57     71s] z: 2, totalTracks: 1
[12/05 01:13:57     71s] z: 4, totalTracks: 1
[12/05 01:13:57     71s] z: 6, totalTracks: 1
[12/05 01:13:57     71s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/05 01:13:57     71s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2270.8M
[12/05 01:13:57     71s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2270.8M
[12/05 01:13:57     71s] Core basic site is core_5040
[12/05 01:13:57     71s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2270.8M
[12/05 01:13:57     71s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2270.8M
[12/05 01:13:57     71s] Fast DP-INIT is on for default
[12/05 01:13:57     71s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/05 01:13:57     71s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:2270.8M
[12/05 01:13:57     71s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.026, MEM:2270.8M
[12/05 01:13:57     71s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2270.8M
[12/05 01:13:57     71s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2270.8M
[12/05 01:13:57     71s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.010, REAL:0.016, MEM:2270.8M
[12/05 01:13:57     71s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2070 )
[12/05 01:13:57     71s] Density distribution unevenness ratio = 98.001%
[12/05 01:13:57     71s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.017, MEM:2270.8M
[12/05 01:13:57     71s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2270.8M
[12/05 01:13:57     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2270.8M
[12/05 01:13:57     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:2270.8M
[12/05 01:13:57     71s] All LLGs are deleted
[12/05 01:13:57     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2270.8M
[12/05 01:13:57     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2270.8M
[12/05 01:13:57     71s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:2270.8M
[12/05 01:13:57     71s] *** Free Virtual Timing Model ...(mem=2270.8M)
[12/05 01:13:57     71s] **INFO: Enable pre-place timing setting for timing analysis
[12/05 01:13:57     71s] Set Using Default Delay Limit as 101.
[12/05 01:13:57     71s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/05 01:13:57     71s] Set Default Net Delay as 0 ps.
[12/05 01:13:57     71s] Set Default Net Load as 0 pF. 
[12/05 01:13:57     71s] **INFO: Analyzing IO path groups for slack adjustment
[12/05 01:13:57     71s] Effort level <high> specified for reg2reg_tmp.126035 path_group
[12/05 01:13:57     71s] #################################################################################
[12/05 01:13:57     71s] # Design Stage: PreRoute
[12/05 01:13:57     71s] # Design Name: CHIP
[12/05 01:13:57     71s] # Design Mode: 180nm
[12/05 01:13:57     71s] # Analysis Mode: MMMC Non-OCV 
[12/05 01:13:57     71s] # Parasitics Mode: No SPEF/RCDB 
[12/05 01:13:57     71s] # Signoff Settings: SI Off 
[12/05 01:13:57     71s] #################################################################################
[12/05 01:13:57     71s] Calculate delays in BcWc mode...
[12/05 01:13:57     71s] Topological Sorting (REAL = 0:00:00.0, MEM = 2270.8M, InitMEM = 2270.8M)
[12/05 01:13:57     71s] Start delay calculation (fullDC) (1 T). (MEM=2270.85)
[12/05 01:13:57     71s] End AAE Lib Interpolated Model. (MEM=2270.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:13:57     71s] Total number of fetched objects 1347
[12/05 01:13:57     71s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:13:57     71s] End delay calculation. (MEM=2310.54 CPU=0:00:00.2 REAL=0:00:00.0)
[12/05 01:13:57     71s] End delay calculation (fullDC). (MEM=2310.54 CPU=0:00:00.3 REAL=0:00:00.0)
[12/05 01:13:57     71s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2310.5M) ***
[12/05 01:13:57     71s] **INFO: Disable pre-place timing setting for timing analysis
[12/05 01:13:58     71s] Set Using Default Delay Limit as 1000.
[12/05 01:13:58     71s] Set Default Net Delay as 1000 ps.
[12/05 01:13:58     71s] Set Default Net Load as 0.5 pF. 
[12/05 01:13:58     71s] Info: Disable timing driven in postCTS congRepair.
[12/05 01:13:58     71s] 
[12/05 01:13:58     71s] Starting congRepair ...
[12/05 01:13:58     71s] User Input Parameters:
[12/05 01:13:58     71s] - Congestion Driven    : On
[12/05 01:13:58     71s] - Timing Driven        : Off
[12/05 01:13:58     71s] - Area-Violation Based : On
[12/05 01:13:58     71s] - Start Rollback Level : -5
[12/05 01:13:58     71s] - Legalized            : On
[12/05 01:13:58     71s] - Window Based         : Off
[12/05 01:13:58     71s] - eDen incr mode       : Off
[12/05 01:13:58     71s] - Small incr mode      : Off
[12/05 01:13:58     71s] 
[12/05 01:13:58     71s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2301.0M
[12/05 01:13:58     71s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.013, MEM:2301.0M
[12/05 01:13:58     71s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2301.0M
[12/05 01:13:58     71s] Starting Early Global Route congestion estimation: mem = 2301.0M
[12/05 01:13:58     71s] (I)       Started Import and model ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Started Create place DB ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Started Import place data ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Started Read instances and placement ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Started Read nets ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Started Create route DB ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       == Non-default Options ==
[12/05 01:13:58     71s] (I)       Maximum routing layer                              : 6
[12/05 01:13:58     71s] (I)       Number of threads                                  : 1
[12/05 01:13:58     71s] (I)       Use non-blocking free Dbs wires                    : false
[12/05 01:13:58     71s] (I)       Method to set GCell size                           : row
[12/05 01:13:58     71s] (I)       Counted 18300 PG shapes. We will not process PG shapes layer by layer.
[12/05 01:13:58     71s] (I)       Started Import route data (1T) ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       ============== Pin Summary ==============
[12/05 01:13:58     71s] (I)       +-------+--------+---------+------------+
[12/05 01:13:58     71s] (I)       | Layer | # pins | % total |      Group |
[12/05 01:13:58     71s] (I)       +-------+--------+---------+------------+
[12/05 01:13:58     71s] (I)       |     1 |   5097 |  100.00 |        Pin |
[12/05 01:13:58     71s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 01:13:58     71s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 01:13:58     71s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 01:13:58     71s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 01:13:58     71s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 01:13:58     71s] (I)       +-------+--------+---------+------------+
[12/05 01:13:58     71s] (I)       Use row-based GCell size
[12/05 01:13:58     71s] (I)       Use row-based GCell align
[12/05 01:13:58     71s] (I)       GCell unit size   : 5040
[12/05 01:13:58     71s] (I)       GCell multiplier  : 1
[12/05 01:13:58     71s] (I)       GCell row height  : 5040
[12/05 01:13:58     71s] (I)       Actual row height : 5040
[12/05 01:13:58     71s] (I)       GCell align ref   : 240560 240800
[12/05 01:13:58     71s] [NR-eGR] Track table information for default rule: 
[12/05 01:13:58     71s] [NR-eGR] metal1 has no routable track
[12/05 01:13:58     71s] [NR-eGR] metal2 has single uniform track structure
[12/05 01:13:58     71s] [NR-eGR] metal3 has single uniform track structure
[12/05 01:13:58     71s] [NR-eGR] metal4 has single uniform track structure
[12/05 01:13:58     71s] [NR-eGR] metal5 has single uniform track structure
[12/05 01:13:58     71s] [NR-eGR] metal6 has single uniform track structure
[12/05 01:13:58     71s] (I)       =================== Default via ====================
[12/05 01:13:58     71s] (I)       +---+------------------+---------------------------+
[12/05 01:13:58     71s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/05 01:13:58     71s] (I)       +---+------------------+---------------------------+
[12/05 01:13:58     71s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/05 01:13:58     71s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/05 01:13:58     71s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/05 01:13:58     71s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/05 01:13:58     71s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/05 01:13:58     71s] (I)       +---+------------------+---------------------------+
[12/05 01:13:58     71s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Started Read routing blockages ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Started Read instance blockages ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Started Read PG blockages ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] [NR-eGR] Read 19228 PG shapes
[12/05 01:13:58     71s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Started Read boundary cut boxes ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] [NR-eGR] #Routing Blockages  : 0
[12/05 01:13:58     71s] [NR-eGR] #Instance Blockages : 5480
[12/05 01:13:58     71s] [NR-eGR] #PG Blockages       : 19228
[12/05 01:13:58     71s] [NR-eGR] #Halo Blockages     : 0
[12/05 01:13:58     71s] [NR-eGR] #Boundary Blockages : 0
[12/05 01:13:58     71s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Started Read blackboxes ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 01:13:58     71s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Started Read prerouted ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/05 01:13:58     71s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Started Read unlegalized nets ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Started Read nets ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] [NR-eGR] Read numTotalNets=1332  numIgnoredNets=0
[12/05 01:13:58     71s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Started Set up via pillars ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       early_global_route_priority property id does not exist.
[12/05 01:13:58     71s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Model blockages into capacity
[12/05 01:13:58     71s] (I)       Read Num Blocks=24708  Num Prerouted Wires=0  Num CS=0
[12/05 01:13:58     71s] (I)       Started Initialize 3D capacity ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     71s] (I)       Layer 1 (V) : #blockages 18862 : #preroutes 0
[12/05 01:13:58     71s] (I)       Layer 2 (H) : #blockages 4394 : #preroutes 0
[12/05 01:13:58     71s] (I)       Layer 3 (V) : #blockages 484 : #preroutes 0
[12/05 01:13:58     72s] (I)       Layer 4 (H) : #blockages 484 : #preroutes 0
[12/05 01:13:58     72s] (I)       Layer 5 (V) : #blockages 484 : #preroutes 0
[12/05 01:13:58     72s] (I)       Finished Initialize 3D capacity ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       -- layer congestion ratio --
[12/05 01:13:58     72s] (I)       Layer 1 : 0.100000
[12/05 01:13:58     72s] (I)       Layer 2 : 0.700000
[12/05 01:13:58     72s] (I)       Layer 3 : 0.700000
[12/05 01:13:58     72s] (I)       Layer 4 : 0.700000
[12/05 01:13:58     72s] (I)       Layer 5 : 0.700000
[12/05 01:13:58     72s] (I)       Layer 6 : 0.700000
[12/05 01:13:58     72s] (I)       ----------------------------
[12/05 01:13:58     72s] (I)       Number of ignored nets                =      0
[12/05 01:13:58     72s] (I)       Number of connected nets              =      0
[12/05 01:13:58     72s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/05 01:13:58     72s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/05 01:13:58     72s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 01:13:58     72s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 01:13:58     72s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 01:13:58     72s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 01:13:58     72s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 01:13:58     72s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 01:13:58     72s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 01:13:58     72s] (I)       Finished Import route data (1T) ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Finished Create route DB ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Started Read aux data ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Started Others data preparation ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/05 01:13:58     72s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Started Create route kernel ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Ndr track 0 does not exist
[12/05 01:13:58     72s] (I)       ---------------------Grid Graph Info--------------------
[12/05 01:13:58     72s] (I)       Routing area        : (0, 0) - (2745360, 2745360)
[12/05 01:13:58     72s] (I)       Core area           : (240560, 240800) - (2504800, 2503760)
[12/05 01:13:58     72s] (I)       Site width          :   620  (dbu)
[12/05 01:13:58     72s] (I)       Row height          :  5040  (dbu)
[12/05 01:13:58     72s] (I)       GCell row height    :  5040  (dbu)
[12/05 01:13:58     72s] (I)       GCell width         :  5040  (dbu)
[12/05 01:13:58     72s] (I)       GCell height        :  5040  (dbu)
[12/05 01:13:58     72s] (I)       Grid                :   544   544     6
[12/05 01:13:58     72s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 01:13:58     72s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/05 01:13:58     72s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/05 01:13:58     72s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 01:13:58     72s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 01:13:58     72s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 01:13:58     72s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 01:13:58     72s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 01:13:58     72s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/05 01:13:58     72s] (I)       Total num of tracks :     0  4428  4902  4428  4902  1106
[12/05 01:13:58     72s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 01:13:58     72s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 01:13:58     72s] (I)       --------------------------------------------------------
[12/05 01:13:58     72s] 
[12/05 01:13:58     72s] [NR-eGR] ============ Routing rule table ============
[12/05 01:13:58     72s] [NR-eGR] Rule id: 0  Nets: 1244 
[12/05 01:13:58     72s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 01:13:58     72s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 01:13:58     72s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:13:58     72s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:13:58     72s] [NR-eGR] ========================================
[12/05 01:13:58     72s] [NR-eGR] 
[12/05 01:13:58     72s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 01:13:58     72s] (I)       blocked tracks on layer2 : = 663318 / 2408832 (27.54%)
[12/05 01:13:58     72s] (I)       blocked tracks on layer3 : = 722731 / 2666688 (27.10%)
[12/05 01:13:58     72s] (I)       blocked tracks on layer4 : = 349326 / 2408832 (14.50%)
[12/05 01:13:58     72s] (I)       blocked tracks on layer5 : = 385135 / 2666688 (14.44%)
[12/05 01:13:58     72s] (I)       blocked tracks on layer6 : = 89704 / 601664 (14.91%)
[12/05 01:13:58     72s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Finished Import and model ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Reset routing kernel
[12/05 01:13:58     72s] (I)       Started Global Routing ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Started Initialization ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       totalPins=4921  totalGlobalPin=4846 (98.48%)
[12/05 01:13:58     72s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Started Net group 1 ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Started Generate topology ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       total 2D Cap : 8593065 = (4250571 H, 4342494 V)
[12/05 01:13:58     72s] [NR-eGR] Layer group 1: route 1244 net(s) in layer range [2, 6]
[12/05 01:13:58     72s] (I)       
[12/05 01:13:58     72s] (I)       ============  Phase 1a Route ============
[12/05 01:13:58     72s] (I)       Started Phase 1a ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Started Pattern routing (1T) ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Usage: 42671 = (21306 H, 21365 V) = (0.50% H, 0.49% V) = (1.074e+05um H, 1.077e+05um V)
[12/05 01:13:58     72s] (I)       Started Add via demand to 2D ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       
[12/05 01:13:58     72s] (I)       ============  Phase 1b Route ============
[12/05 01:13:58     72s] (I)       Started Phase 1b ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Usage: 42671 = (21306 H, 21365 V) = (0.50% H, 0.49% V) = (1.074e+05um H, 1.077e+05um V)
[12/05 01:13:58     72s] (I)       Overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 2.150618e+05um
[12/05 01:13:58     72s] (I)       Congestion metric : 0.01%H 0.01%V, 0.02%HV
[12/05 01:13:58     72s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/05 01:13:58     72s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       
[12/05 01:13:58     72s] (I)       ============  Phase 1c Route ============
[12/05 01:13:58     72s] (I)       Started Phase 1c ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Usage: 42671 = (21306 H, 21365 V) = (0.50% H, 0.49% V) = (1.074e+05um H, 1.077e+05um V)
[12/05 01:13:58     72s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       
[12/05 01:13:58     72s] (I)       ============  Phase 1d Route ============
[12/05 01:13:58     72s] (I)       Started Phase 1d ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Usage: 42671 = (21306 H, 21365 V) = (0.50% H, 0.49% V) = (1.074e+05um H, 1.077e+05um V)
[12/05 01:13:58     72s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       
[12/05 01:13:58     72s] (I)       ============  Phase 1e Route ============
[12/05 01:13:58     72s] (I)       Started Phase 1e ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Started Route legalization ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Usage: 42671 = (21306 H, 21365 V) = (0.50% H, 0.49% V) = (1.074e+05um H, 1.077e+05um V)
[12/05 01:13:58     72s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 2.150618e+05um
[12/05 01:13:58     72s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       
[12/05 01:13:58     72s] (I)       ============  Phase 1l Route ============
[12/05 01:13:58     72s] (I)       Started Phase 1l ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Started Layer assignment (1T) ( Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2301.02 MB )
[12/05 01:13:58     72s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] (I)       Finished Net group 1 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] (I)       Started Clean cong LA ( Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/05 01:13:58     72s] (I)       Layer  2:    1756438     18180         1      537003     1864247    (22.36%) 
[12/05 01:13:58     72s] (I)       Layer  3:    1955859     19474         0      583272     2075256    (21.94%) 
[12/05 01:13:58     72s] (I)       Layer  4:    2070707      5159         0      308098     2093152    (12.83%) 
[12/05 01:13:58     72s] (I)       Layer  5:    2293788      2069         0      338940     2319588    (12.75%) 
[12/05 01:13:58     72s] (I)       Layer  6:     514521        57         0       81274      519038    (13.54%) 
[12/05 01:13:58     72s] (I)       Total:       8591313     44939         1     1848587     8871281    (17.24%) 
[12/05 01:13:58     72s] (I)       
[12/05 01:13:58     72s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/05 01:13:58     72s] [NR-eGR]                        OverCon            
[12/05 01:13:58     72s] [NR-eGR]                         #Gcell     %Gcell
[12/05 01:13:58     72s] [NR-eGR]       Layer                (1)    OverCon 
[12/05 01:13:58     72s] [NR-eGR] ----------------------------------------------
[12/05 01:13:58     72s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/05 01:13:58     72s] [NR-eGR]  metal2  (2)         1( 0.00%)   ( 0.00%) 
[12/05 01:13:58     72s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[12/05 01:13:58     72s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/05 01:13:58     72s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/05 01:13:58     72s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/05 01:13:58     72s] [NR-eGR] ----------------------------------------------
[12/05 01:13:58     72s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[12/05 01:13:58     72s] [NR-eGR] 
[12/05 01:13:58     72s] (I)       Finished Global Routing ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] (I)       Started Export 3D cong map ( Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] (I)       total 2D Cap : 8597624 = (4252850 H, 4344774 V)
[12/05 01:13:58     72s] (I)       Started Export 2D cong map ( Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 01:13:58     72s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/05 01:13:58     72s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] Early Global Route congestion estimation runtime: 0.22 seconds, mem = 2309.0M
[12/05 01:13:58     72s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.220, REAL:0.219, MEM:2309.0M
[12/05 01:13:58     72s] OPERPROF: Starting HotSpotCal at level 1, MEM:2309.0M
[12/05 01:13:58     72s] [hotspot] +------------+---------------+---------------+
[12/05 01:13:58     72s] [hotspot] |            |   max hotspot | total hotspot |
[12/05 01:13:58     72s] [hotspot] +------------+---------------+---------------+
[12/05 01:13:58     72s] [hotspot] | normalized |          0.00 |          0.00 |
[12/05 01:13:58     72s] [hotspot] +------------+---------------+---------------+
[12/05 01:13:58     72s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/05 01:13:58     72s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/05 01:13:58     72s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.007, MEM:2309.0M
[12/05 01:13:58     72s] Skipped repairing congestion.
[12/05 01:13:58     72s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2309.0M
[12/05 01:13:58     72s] Starting Early Global Route wiring: mem = 2309.0M
[12/05 01:13:58     72s] (I)       ============= Track Assignment ============
[12/05 01:13:58     72s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] (I)       Started Track Assignment (1T) ( Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/05 01:13:58     72s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] (I)       Run Multi-thread track assignment
[12/05 01:13:58     72s] (I)       Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] (I)       Started Export ( Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] [NR-eGR] Started Export DB wires ( Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] [NR-eGR] Started Export all nets ( Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] [NR-eGR] Started Set wire vias ( Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:13:58     72s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 4921
[12/05 01:13:58     72s] [NR-eGR] metal2  (2V) length: 8.348558e+04um, number of vias: 7369
[12/05 01:13:58     72s] [NR-eGR] metal3  (3H) length: 9.772925e+04um, number of vias: 742
[12/05 01:13:58     72s] [NR-eGR] metal4  (4V) length: 2.576756e+04um, number of vias: 161
[12/05 01:13:58     72s] [NR-eGR] metal5  (5H) length: 1.041124e+04um, number of vias: 12
[12/05 01:13:58     72s] [NR-eGR] metal6  (6V) length: 2.962400e+02um, number of vias: 0
[12/05 01:13:58     72s] [NR-eGR] Total length: 2.176899e+05um, number of vias: 13205
[12/05 01:13:58     72s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:13:58     72s] [NR-eGR] Total eGR-routed clock nets wire length: 5.180510e+03um 
[12/05 01:13:58     72s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:13:58     72s] (I)       Started Update net boxes ( Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] (I)       Started Update timing ( Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] (I)       Started Postprocess design ( Curr Mem: 2309.03 MB )
[12/05 01:13:58     72s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2248.03 MB )
[12/05 01:13:58     72s] Early Global Route wiring runtime: 0.08 seconds, mem = 2248.0M
[12/05 01:13:58     72s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.070, REAL:0.083, MEM:2248.0M
[12/05 01:13:58     72s] Tdgp not successfully inited but do clear! skip clearing
[12/05 01:13:58     72s] End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
[12/05 01:13:58     72s] *** Finishing placeDesign default flow ***
[12/05 01:13:58     72s] **placeDesign ... cpu = 0: 0:14, real = 0: 0:16, mem = 2238.0M **
[12/05 01:13:58     72s] Tdgp not successfully inited but do clear! skip clearing
[12/05 01:13:58     72s] 
[12/05 01:13:58     72s] *** Summary of all messages that are not suppressed in this session:
[12/05 01:13:58     72s] Severity  ID               Count  Summary                                  
[12/05 01:13:58     72s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/05 01:13:58     72s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/05 01:13:58     72s] WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
[12/05 01:13:58     72s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/05 01:13:58     72s] *** Message Summary: 9 warning(s), 0 error(s)
[12/05 01:13:58     72s] 
[12/05 01:14:35     73s] <CMD> saveDesign CHIP_placement.inn
[12/05 01:14:35     74s] #% Begin save design ... (date=12/05 01:14:35, mem=1466.5M)
[12/05 01:14:35     74s] % Begin Save ccopt configuration ... (date=12/05 01:14:35, mem=1466.5M)
[12/05 01:14:35     74s] % End Save ccopt configuration ... (date=12/05 01:14:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1466.6M, current mem=1466.6M)
[12/05 01:14:35     74s] % Begin Save netlist data ... (date=12/05 01:14:35, mem=1466.6M)
[12/05 01:14:35     74s] Writing Binary DB to CHIP_placement.inn.dat/CHIP.v.bin in single-threaded mode...
[12/05 01:14:35     74s] % End Save netlist data ... (date=12/05 01:14:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1466.6M, current mem=1466.6M)
[12/05 01:14:35     74s] Saving symbol-table file ...
[12/05 01:14:35     74s] Saving congestion map file CHIP_placement.inn.dat/CHIP.route.congmap.gz ...
[12/05 01:14:36     74s] % Begin Save AAE data ... (date=12/05 01:14:36, mem=1467.0M)
[12/05 01:14:36     74s] Saving AAE Data ...
[12/05 01:14:36     74s] % End Save AAE data ... (date=12/05 01:14:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.0M, current mem=1467.0M)
[12/05 01:14:36     74s] Saving preference file CHIP_placement.inn.dat/gui.pref.tcl ...
[12/05 01:14:36     74s] Saving mode setting ...
[12/05 01:14:36     74s] Saving global file ...
[12/05 01:14:36     74s] % Begin Save floorplan data ... (date=12/05 01:14:36, mem=1467.4M)
[12/05 01:14:36     74s] Saving floorplan file ...
[12/05 01:14:36     74s] % End Save floorplan data ... (date=12/05 01:14:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1467.4M, current mem=1467.4M)
[12/05 01:14:36     74s] Saving PG file CHIP_placement.inn.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  5 01:14:36 2024)
[12/05 01:14:36     74s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2240.8M) ***
[12/05 01:14:37     74s] Saving Drc markers ...
[12/05 01:14:37     74s] ... No Drc file written since there is no markers found.
[12/05 01:14:37     74s] % Begin Save placement data ... (date=12/05 01:14:37, mem=1467.4M)
[12/05 01:14:37     74s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/05 01:14:37     74s] Save Adaptive View Pruning View Names to Binary file
[12/05 01:14:37     74s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2243.8M) ***
[12/05 01:14:37     74s] % End Save placement data ... (date=12/05 01:14:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.4M, current mem=1467.4M)
[12/05 01:14:37     74s] % Begin Save routing data ... (date=12/05 01:14:37, mem=1467.4M)
[12/05 01:14:37     74s] Saving route file ...
[12/05 01:14:37     74s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2240.8M) ***
[12/05 01:14:37     74s] % End Save routing data ... (date=12/05 01:14:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.6M, current mem=1467.6M)
[12/05 01:14:37     74s] Saving property file CHIP_placement.inn.dat/CHIP.prop
[12/05 01:14:37     74s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2243.8M) ***
[12/05 01:14:37     74s] % Begin Save power constraints data ... (date=12/05 01:14:37, mem=1467.6M)
[12/05 01:14:37     74s] % End Save power constraints data ... (date=12/05 01:14:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.6M, current mem=1467.6M)
[12/05 01:14:37     74s] Generated self-contained design CHIP_placement.inn.dat
[12/05 01:14:38     74s] #% End save design ... (date=12/05 01:14:37, total cpu=0:00:00.6, real=0:00:03.0, peak res=1468.2M, current mem=1468.2M)
[12/05 01:14:38     74s] *** Message Summary: 0 warning(s), 0 error(s)
[12/05 01:14:38     74s] 
[12/05 01:14:49     74s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/05 01:14:49     74s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[12/05 01:14:49     74s] AAE DB initialization (MEM=2239.96 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/05 01:14:49     74s] #optDebug: fT-S <1 1 0 0 0>
[12/05 01:14:49     74s] *** timeDesign #1 [begin] : totSession cpu/real = 0:01:14.9/0:13:45.9 (0.1), mem = 2240.0M
[12/05 01:14:49     74s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/05 01:14:49     74s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/05 01:14:49     74s] 
[12/05 01:14:49     74s] TimeStamp Deleting Cell Server Begin ...
[12/05 01:14:49     74s] 
[12/05 01:14:49     74s] TimeStamp Deleting Cell Server End ...
[12/05 01:14:49     74s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2236.0M
[12/05 01:14:49     74s] All LLGs are deleted
[12/05 01:14:49     74s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2236.0M
[12/05 01:14:49     74s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2236.0M
[12/05 01:14:49     74s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2236.0M
[12/05 01:14:49     74s] Start to check current routing status for nets...
[12/05 01:14:49     74s] **WARN: (IMPTR-2325):	There are 88 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
[12/05 01:14:49     74s] Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
[12/05 01:14:49     74s] Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
[12/05 01:14:49     74s] Type 'man IMPTR-2325' for more detail.
[12/05 01:14:49     74s] All nets are already routed correctly.
[12/05 01:14:49     74s] End to check current routing status for nets (mem=2236.0M)
[12/05 01:14:49     74s] Extraction called for design 'CHIP' of instances=1334 and nets=1334 using extraction engine 'preRoute' .
[12/05 01:14:49     74s] PreRoute RC Extraction called for design CHIP.
[12/05 01:14:49     74s] RC Extraction called in multi-corner(1) mode.
[12/05 01:14:49     74s] RCMode: PreRoute
[12/05 01:14:49     74s]       RC Corner Indexes            0   
[12/05 01:14:49     74s] Capacitance Scaling Factor   : 1.00000 
[12/05 01:14:49     74s] Resistance Scaling Factor    : 1.00000 
[12/05 01:14:49     74s] Clock Cap. Scaling Factor    : 1.00000 
[12/05 01:14:49     74s] Clock Res. Scaling Factor    : 1.00000 
[12/05 01:14:49     74s] Shrink Factor                : 1.00000
[12/05 01:14:49     74s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/05 01:14:49     74s] Using capacitance table file ...
[12/05 01:14:49     74s] 
[12/05 01:14:49     74s] Trim Metal Layers:
[12/05 01:14:49     74s] LayerId::1 widthSet size::4
[12/05 01:14:49     74s] LayerId::2 widthSet size::4
[12/05 01:14:49     74s] LayerId::3 widthSet size::4
[12/05 01:14:49     74s] LayerId::4 widthSet size::4
[12/05 01:14:49     74s] LayerId::5 widthSet size::4
[12/05 01:14:49     74s] LayerId::6 widthSet size::2
[12/05 01:14:49     74s] Updating RC grid for preRoute extraction ...
[12/05 01:14:49     74s] eee: pegSigSF::1.070000
[12/05 01:14:49     74s] Initializing multi-corner capacitance tables ... 
[12/05 01:14:49     74s] Initializing multi-corner resistance tables ...
[12/05 01:14:49     75s] eee: l::1 avDens::0.107001 usedTrk::21840.773413 availTrk::204118.196247 sigTrk::21840.773413
[12/05 01:14:49     75s] eee: l::2 avDens::0.031388 usedTrk::5425.963095 availTrk::172868.174682 sigTrk::5425.963095
[12/05 01:14:49     75s] eee: l::3 avDens::0.028866 usedTrk::5725.499019 availTrk::198349.488659 sigTrk::5725.499019
[12/05 01:14:49     75s] eee: l::4 avDens::0.023584 usedTrk::511.261111 availTrk::21678.159856 sigTrk::511.261111
[12/05 01:14:49     75s] eee: l::5 avDens::0.013957 usedTrk::206.572222 availTrk::14801.096174 sigTrk::206.572222
[12/05 01:14:49     75s] eee: l::6 avDens::0.072306 usedTrk::5.877778 availTrk::81.290323 sigTrk::5.877778
[12/05 01:14:49     75s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 01:14:49     75s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.264101 ; uaWl: 1.000000 ; uaWlH: 0.167555 ; aWlH: 0.000000 ; Pmax: 0.827400 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/05 01:14:49     75s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2235.965M)
[12/05 01:14:49     75s] Effort level <high> specified for reg2reg path_group
[12/05 01:14:49     75s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2244.0M
[12/05 01:14:49     75s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2244.0M
[12/05 01:14:49     75s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2244.0M
[12/05 01:14:49     75s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.004, MEM:2244.0M
[12/05 01:14:49     75s] Fast DP-INIT is on for default
[12/05 01:14:49     75s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.023, MEM:2244.0M
[12/05 01:14:49     75s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.029, MEM:2244.0M
[12/05 01:14:49     75s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2244.0M
[12/05 01:14:49     75s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2244.0M
[12/05 01:14:49     75s] Starting delay calculation for Setup views
[12/05 01:14:49     75s] #################################################################################
[12/05 01:14:49     75s] # Design Stage: PreRoute
[12/05 01:14:49     75s] # Design Name: CHIP
[12/05 01:14:49     75s] # Design Mode: 180nm
[12/05 01:14:49     75s] # Analysis Mode: MMMC Non-OCV 
[12/05 01:14:49     75s] # Parasitics Mode: No SPEF/RCDB 
[12/05 01:14:49     75s] # Signoff Settings: SI Off 
[12/05 01:14:49     75s] #################################################################################
[12/05 01:14:49     75s] Calculate delays in BcWc mode...
[12/05 01:14:49     75s] Topological Sorting (REAL = 0:00:00.0, MEM = 2253.5M, InitMEM = 2253.5M)
[12/05 01:14:49     75s] Start delay calculation (fullDC) (1 T). (MEM=2253.51)
[12/05 01:14:49     75s] AAE_INFO: Cdb files are: 
[12/05 01:14:49     75s]  	CeltIC/u18_ss.cdb
[12/05 01:14:49     75s] 	CeltIC/u18_ff.cdb
[12/05 01:14:49     75s]  
[12/05 01:14:49     75s] Start AAE Lib Loading. (MEM=2253.51)
[12/05 01:14:50     75s] End AAE Lib Loading. (MEM=2333.21 CPU=0:00:00.7 Real=0:00:01.0)
[12/05 01:14:50     75s] End AAE Lib Interpolated Model. (MEM=2333.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:14:50     75s] First Iteration Infinite Tw... 
[12/05 01:14:50     75s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/05 01:14:50     75s] Type 'man IMPESI-3086' for more detail.
[12/05 01:14:50     75s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/05 01:14:50     75s] Type 'man IMPESI-3086' for more detail.
[12/05 01:14:50     76s] Total number of fetched objects 1347
[12/05 01:14:50     76s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:14:50     76s] End delay calculation. (MEM=2361.83 CPU=0:00:00.3 REAL=0:00:00.0)
[12/05 01:14:50     76s] End delay calculation (fullDC). (MEM=2325.21 CPU=0:00:01.0 REAL=0:00:01.0)
[12/05 01:14:50     76s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 2325.2M) ***
[12/05 01:14:50     76s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:01:16 mem=2325.2M)
[12/05 01:14:52     76s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.894  | 31.215  | 15.894  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   595   |   247   |   366   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.036   |      6 (6)       |
|   max_tran     |     3 (120)      |   -0.074   |     3 (120)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/05 01:14:52     76s] Density: 0.737%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
[12/05 01:14:52     76s] Total CPU time: 1.65 sec
[12/05 01:14:52     76s] Total Real time: 3.0 sec
[12/05 01:14:52     76s] Total Memory Usage: 2290.46875 Mbytes
[12/05 01:14:52     76s] *** timeDesign #1 [finish] : cpu/real = 0:00:01.6/0:00:03.5 (0.5), totSession cpu/real = 0:01:16.5/0:13:49.4 (0.1), mem = 2290.5M
[12/05 01:14:52     76s] 
[12/05 01:14:52     76s] =============================================================================================
[12/05 01:14:52     76s]  Final TAT Report for timeDesign #1                                             20.15-s105_1
[12/05 01:14:52     76s] =============================================================================================
[12/05 01:14:52     76s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 01:14:52     76s] ---------------------------------------------------------------------------------------------
[12/05 01:14:52     76s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:14:52     76s] [ ExtractRC              ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    0.9
[12/05 01:14:52     76s] [ TimingUpdate           ]      1   0:00:00.0  (   1.4 % )     0:00:01.3 /  0:00:01.1    0.9
[12/05 01:14:52     76s] [ FullDelayCalc          ]      1   0:00:01.2  (  34.1 % )     0:00:01.2 /  0:00:01.1    0.9
[12/05 01:14:52     76s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.4 % )     0:00:03.3 /  0:00:01.3    0.4
[12/05 01:14:52     76s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[12/05 01:14:52     76s] [ DrvReport              ]      1   0:00:01.8  (  51.5 % )     0:00:01.8 /  0:00:00.1    0.0
[12/05 01:14:52     76s] [ GenerateReports        ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    0.7
[12/05 01:14:52     76s] [ MISC                   ]          0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    0.9
[12/05 01:14:52     76s] ---------------------------------------------------------------------------------------------
[12/05 01:14:52     76s]  timeDesign #1 TOTAL                0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:01.6    0.5
[12/05 01:14:52     76s] ---------------------------------------------------------------------------------------------
[12/05 01:14:52     76s] 
[12/05 01:14:52     76s] Info: pop threads available for lower-level modules during optimization.
[12/05 01:16:05     79s] <CMD> update_constraint_mode -name func_mode -sdc_files CHIP_cts.sdc
[12/05 01:16:05     80s] Reading timing constraints file 'CHIP_cts.sdc' ...
[12/05 01:16:05     80s] Current (total cpu=0:01:20, real=0:15:11, peak res=1612.8M, current mem=1569.4M)
[12/05 01:16:05     80s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File CHIP_cts.sdc, Line 8).
[12/05 01:16:05     80s] 
[12/05 01:16:05     80s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File CHIP_cts.sdc, Line 10).
[12/05 01:16:05     80s] 
[12/05 01:16:05     80s] INFO (CTE): Reading of timing constraints file CHIP_cts.sdc completed, with 2 WARNING
[12/05 01:16:05     80s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1580.0M, current mem=1580.0M)
[12/05 01:16:05     80s] Current (total cpu=0:01:20, real=0:15:11, peak res=1612.8M, current mem=1580.0M)
[12/05 01:16:05     80s] <CMD> set_ccopt_property update_io_latency false
[12/05 01:16:05     80s] <CMD> create_ccopt_clock_tree_spec -file CHIP.CCOPT.spec -keep_all_sdc_clocks
[12/05 01:16:05     80s] Creating clock tree spec for modes (timing configs): func_mode
[12/05 01:16:05     80s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/05 01:16:05     80s] 
[12/05 01:16:05     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/05 01:16:05     80s] Summary for sequential cells identification: 
[12/05 01:16:05     80s]   Identified SBFF number: 42
[12/05 01:16:05     80s]   Identified MBFF number: 0
[12/05 01:16:05     80s]   Identified SB Latch number: 0
[12/05 01:16:05     80s]   Identified MB Latch number: 0
[12/05 01:16:05     80s]   Not identified SBFF number: 10
[12/05 01:16:05     80s]   Not identified MBFF number: 0
[12/05 01:16:05     80s]   Not identified SB Latch number: 0
[12/05 01:16:05     80s]   Not identified MB Latch number: 0
[12/05 01:16:05     80s]   Number of sequential cells which are not FFs: 27
[12/05 01:16:05     80s]  Visiting view : av_func_mode_max
[12/05 01:16:05     80s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/05 01:16:05     80s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/05 01:16:05     80s]  Visiting view : av_func_mode_min
[12/05 01:16:05     80s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[12/05 01:16:05     80s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[12/05 01:16:05     80s] TLC MultiMap info (StdDelay):
[12/05 01:16:05     80s]   : Delay_Corner_min + lib_min + 1 + no RcCorner := 20.6ps
[12/05 01:16:05     80s]   : Delay_Corner_min + lib_min + 1 + RC_Corner := 22.5ps
[12/05 01:16:05     80s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/05 01:16:05     80s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/05 01:16:05     80s]  Setting StdDelay to: 53.6ps
[12/05 01:16:05     80s] 
[12/05 01:16:05     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/05 01:16:05     80s] Reset timing graph...
[12/05 01:16:05     80s] Ignoring AAE DB Resetting ...
[12/05 01:16:05     80s] Reset timing graph done.
[12/05 01:16:05     80s] Ignoring AAE DB Resetting ...
[12/05 01:16:05     80s] Analyzing clock structure...
[12/05 01:16:05     80s] Analyzing clock structure done.
[12/05 01:16:05     80s] Reset timing graph...
[12/05 01:16:05     80s] Ignoring AAE DB Resetting ...
[12/05 01:16:05     80s] Reset timing graph done.
[12/05 01:16:05     80s] Wrote: CHIP.CCOPT.spec
[12/05 01:16:05     80s] <CMD> get_ccopt_clock_trees
[12/05 01:16:05     80s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[12/05 01:16:05     80s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[12/05 01:16:05     80s] <CMD> set_ccopt_property case_analysis -pin I_CLK/PD 0
[12/05 01:16:05     80s] <CMD> set_ccopt_property case_analysis -pin I_CLK/PU 0
[12/05 01:16:05     80s] <CMD> set_ccopt_property case_analysis -pin I_CLK/SMT 0
[12/05 01:16:05     80s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[12/05 01:16:05     80s] Extracting original clock gating for clk...
[12/05 01:16:05     80s]   clock_tree clk contains 258 sinks and 0 clock gates.
[12/05 01:16:05     80s]   Extraction for clk complete.
[12/05 01:16:05     80s] Extracting original clock gating for clk done.
[12/05 01:16:05     80s] <CMD> set_ccopt_property clock_period -pin clk 40
[12/05 01:16:05     80s] <CMD> create_ccopt_skew_group -name clk/func_mode -sources clk -auto_sinks
[12/05 01:16:05     80s] The skew group clk/func_mode was created. It contains 258 sinks and 1 sources.
[12/05 01:16:05     80s] <CMD> set_ccopt_property include_source_latency -skew_group clk/func_mode true
[12/05 01:16:05     80s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/func_mode clk
[12/05 01:16:05     80s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/func_mode func_mode
[12/05 01:16:05     80s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/func_mode {Delay_Corner_max Delay_Corner_min}
[12/05 01:16:05     80s] <CMD> check_ccopt_clock_tree_convergence
[12/05 01:16:05     80s] Checking clock tree convergence...
[12/05 01:16:05     80s] Checking clock tree convergence done.
[12/05 01:16:05     80s] <CMD> get_ccopt_property auto_design_state_for_ilms
[12/05 01:16:05     80s] <CMD> ccopt_design
[12/05 01:16:05     80s] #% Begin ccopt_design (date=12/05 01:16:05, mem=1533.7M)
[12/05 01:16:05     80s] Turning off fast DC mode.
[12/05 01:16:05     80s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:01:20.4/0:15:02.3 (0.1), mem = 2269.2M
[12/05 01:16:05     80s] Runtime...
[12/05 01:16:05     80s] **INFO: User's settings:
[12/05 01:16:05     80s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[12/05 01:16:05     80s] setNanoRouteMode -extractThirdPartyCompatible       false
[12/05 01:16:05     80s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[12/05 01:16:05     80s] setDesignMode -process                              180
[12/05 01:16:05     80s] setExtractRCMode -coupling_c_th                     3
[12/05 01:16:05     80s] setExtractRCMode -engine                            preRoute
[12/05 01:16:05     80s] setExtractRCMode -relative_c_th                     0.03
[12/05 01:16:05     80s] setExtractRCMode -total_c_th                        5
[12/05 01:16:05     80s] setDelayCalMode -enable_high_fanout                 true
[12/05 01:16:05     80s] setDelayCalMode -eng_copyNetPropToNewNet            true
[12/05 01:16:05     80s] setDelayCalMode -engine                             aae
[12/05 01:16:05     80s] setDelayCalMode -ignoreNetLoad                      false
[12/05 01:16:05     80s] setDelayCalMode -socv_accuracy_mode                 low
[12/05 01:16:05     80s] setOptMode -preserveAllSequential                   true
[12/05 01:16:05     80s] setPlaceMode -place_design_floorplan_mode           false
[12/05 01:16:05     80s] setPlaceMode -place_detail_preroute_as_obs          {2 3}
[12/05 01:16:05     80s] 
[12/05 01:16:05     80s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[12/05 01:16:05     80s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/05 01:16:05     80s] Set place::cacheFPlanSiteMark to 1
[12/05 01:16:05     80s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/05 01:16:05     80s] Using CCOpt effort standard.
[12/05 01:16:05     80s] CCOpt::Phase::Initialization...
[12/05 01:16:05     80s] Check Prerequisites...
[12/05 01:16:05     80s] Leaving CCOpt scope - CheckPlace...
[12/05 01:16:05     80s] OPERPROF: Starting checkPlace at level 1, MEM:2269.2M
[12/05 01:16:05     80s] z: 2, totalTracks: 1
[12/05 01:16:05     80s] z: 4, totalTracks: 1
[12/05 01:16:05     80s] z: 6, totalTracks: 1
[12/05 01:16:05     80s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/05 01:16:05     80s] All LLGs are deleted
[12/05 01:16:05     80s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2269.2M
[12/05 01:16:05     80s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:2269.2M
[12/05 01:16:05     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2269.2M
[12/05 01:16:05     80s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2269.2M
[12/05 01:16:05     80s] Core basic site is core_5040
[12/05 01:16:05     80s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2269.2M
[12/05 01:16:05     80s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2269.2M
[12/05 01:16:05     80s] SiteArray: non-trimmed site array dimensions = 449 x 3652
[12/05 01:16:05     80s] SiteArray: use 6,897,664 bytes
[12/05 01:16:05     80s] SiteArray: current memory after site array memory allocation 2269.2M
[12/05 01:16:05     80s] SiteArray: FP blocked sites are writable
[12/05 01:16:05     80s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:2269.2M
[12/05 01:16:05     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2269.2M
[12/05 01:16:05     80s] Begin checking placement ... (start mem=2269.2M, init mem=2269.2M)
[12/05 01:16:05     80s] Begin checking exclusive groups violation ...
[12/05 01:16:05     80s] There are 0 groups to check, max #box is 0, total #box is 0
[12/05 01:16:05     80s] Finished checking exclusive groups violations. Found 0 Vio.
[12/05 01:16:05     80s] 
[12/05 01:16:05     80s] Running CheckPlace using 1 thread in normal mode...
[12/05 01:16:05     80s] 
[12/05 01:16:05     80s] ...checkPlace normal is done!
[12/05 01:16:05     80s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2269.2M
[12/05 01:16:05     80s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2269.2M
[12/05 01:16:05     80s] *info: Placed = 1226          
[12/05 01:16:05     80s] *info: Unplaced = 0           
[12/05 01:16:05     80s] Placement Density:0.58%(29901/5123885)
[12/05 01:16:05     80s] Placement Density (including fixed std cells):0.58%(29901/5123885)
[12/05 01:16:05     80s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2269.2M
[12/05 01:16:05     80s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2269.2M
[12/05 01:16:05     80s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2269.2M)
[12/05 01:16:05     80s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.043, MEM:2269.2M
[12/05 01:16:05     80s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:05     80s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[12/05 01:16:05     80s]  * CCOpt property update_io_latency is false
[12/05 01:16:05     80s] 
[12/05 01:16:05     80s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/05 01:16:05     80s] 
[12/05 01:16:05     80s] 
[12/05 01:16:05     80s] 
[12/05 01:16:05     80s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:05     80s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:05     80s] Executing ccopt post-processing.
[12/05 01:16:05     80s] Synthesizing clock trees with CCOpt...
[12/05 01:16:05     80s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/05 01:16:05     80s] CCOpt::Phase::PreparingToBalance...
[12/05 01:16:05     80s] Leaving CCOpt scope - Initializing power interface...
[12/05 01:16:05     80s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:05     80s] 
[12/05 01:16:05     80s] Positive (advancing) pin insertion delays
[12/05 01:16:05     80s] =========================================
[12/05 01:16:05     80s] 
[12/05 01:16:05     80s] Found 0 advancing pin insertion delay (0.000% of 258 clock tree sinks)
[12/05 01:16:05     80s] 
[12/05 01:16:05     80s] Negative (delaying) pin insertion delays
[12/05 01:16:05     80s] ========================================
[12/05 01:16:05     80s] 
[12/05 01:16:05     80s] Found 0 delaying pin insertion delay (0.000% of 258 clock tree sinks)
[12/05 01:16:05     80s] Notify start of optimization...
[12/05 01:16:05     80s] Notify start of optimization done.
[12/05 01:16:05     80s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/05 01:16:05     80s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2269.2M
[12/05 01:16:05     80s] All LLGs are deleted
[12/05 01:16:05     80s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2269.2M
[12/05 01:16:05     80s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2269.2M
[12/05 01:16:05     80s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2269.2M
[12/05 01:16:05     80s] ### Creating LA Mngr. totSessionCpu=0:01:20 mem=2269.2M
[12/05 01:16:05     80s] ### Creating LA Mngr, finished. totSessionCpu=0:01:20 mem=2269.2M
[12/05 01:16:05     80s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Started Import and model ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Started Create place DB ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Started Import place data ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Started Read instances and placement ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Started Read nets ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Started Create route DB ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       == Non-default Options ==
[12/05 01:16:05     80s] (I)       Maximum routing layer                              : 6
[12/05 01:16:05     80s] (I)       Number of threads                                  : 1
[12/05 01:16:05     80s] (I)       Method to set GCell size                           : row
[12/05 01:16:05     80s] (I)       Counted 18300 PG shapes. We will not process PG shapes layer by layer.
[12/05 01:16:05     80s] (I)       Started Import route data (1T) ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       ============== Pin Summary ==============
[12/05 01:16:05     80s] (I)       +-------+--------+---------+------------+
[12/05 01:16:05     80s] (I)       | Layer | # pins | % total |      Group |
[12/05 01:16:05     80s] (I)       +-------+--------+---------+------------+
[12/05 01:16:05     80s] (I)       |     1 |   5097 |  100.00 |        Pin |
[12/05 01:16:05     80s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 01:16:05     80s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 01:16:05     80s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 01:16:05     80s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 01:16:05     80s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 01:16:05     80s] (I)       +-------+--------+---------+------------+
[12/05 01:16:05     80s] (I)       Use row-based GCell size
[12/05 01:16:05     80s] (I)       Use row-based GCell align
[12/05 01:16:05     80s] (I)       GCell unit size   : 5040
[12/05 01:16:05     80s] (I)       GCell multiplier  : 1
[12/05 01:16:05     80s] (I)       GCell row height  : 5040
[12/05 01:16:05     80s] (I)       Actual row height : 5040
[12/05 01:16:05     80s] (I)       GCell align ref   : 240560 240800
[12/05 01:16:05     80s] [NR-eGR] Track table information for default rule: 
[12/05 01:16:05     80s] [NR-eGR] metal1 has no routable track
[12/05 01:16:05     80s] [NR-eGR] metal2 has single uniform track structure
[12/05 01:16:05     80s] [NR-eGR] metal3 has single uniform track structure
[12/05 01:16:05     80s] [NR-eGR] metal4 has single uniform track structure
[12/05 01:16:05     80s] [NR-eGR] metal5 has single uniform track structure
[12/05 01:16:05     80s] [NR-eGR] metal6 has single uniform track structure
[12/05 01:16:05     80s] (I)       =================== Default via ====================
[12/05 01:16:05     80s] (I)       +---+------------------+---------------------------+
[12/05 01:16:05     80s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/05 01:16:05     80s] (I)       +---+------------------+---------------------------+
[12/05 01:16:05     80s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/05 01:16:05     80s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/05 01:16:05     80s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/05 01:16:05     80s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/05 01:16:05     80s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/05 01:16:05     80s] (I)       +---+------------------+---------------------------+
[12/05 01:16:05     80s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Started Read routing blockages ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Started Read instance blockages ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Started Read PG blockages ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] [NR-eGR] Read 19228 PG shapes
[12/05 01:16:05     80s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Started Read boundary cut boxes ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] [NR-eGR] #Routing Blockages  : 0
[12/05 01:16:05     80s] [NR-eGR] #Instance Blockages : 5480
[12/05 01:16:05     80s] [NR-eGR] #PG Blockages       : 19228
[12/05 01:16:05     80s] [NR-eGR] #Halo Blockages     : 0
[12/05 01:16:05     80s] [NR-eGR] #Boundary Blockages : 0
[12/05 01:16:05     80s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Started Read blackboxes ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 01:16:05     80s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Started Read prerouted ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/05 01:16:05     80s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Started Read unlegalized nets ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Started Read nets ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] [NR-eGR] Read numTotalNets=1332  numIgnoredNets=0
[12/05 01:16:05     80s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Started Set up via pillars ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       early_global_route_priority property id does not exist.
[12/05 01:16:05     80s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Model blockages into capacity
[12/05 01:16:05     80s] (I)       Read Num Blocks=24708  Num Prerouted Wires=0  Num CS=0
[12/05 01:16:05     80s] (I)       Started Initialize 3D capacity ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Layer 1 (V) : #blockages 18862 : #preroutes 0
[12/05 01:16:05     80s] (I)       Layer 2 (H) : #blockages 4394 : #preroutes 0
[12/05 01:16:05     80s] (I)       Layer 3 (V) : #blockages 484 : #preroutes 0
[12/05 01:16:05     80s] (I)       Layer 4 (H) : #blockages 484 : #preroutes 0
[12/05 01:16:05     80s] (I)       Layer 5 (V) : #blockages 484 : #preroutes 0
[12/05 01:16:05     80s] (I)       Finished Initialize 3D capacity ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       -- layer congestion ratio --
[12/05 01:16:05     80s] (I)       Layer 1 : 0.100000
[12/05 01:16:05     80s] (I)       Layer 2 : 0.700000
[12/05 01:16:05     80s] (I)       Layer 3 : 0.700000
[12/05 01:16:05     80s] (I)       Layer 4 : 0.700000
[12/05 01:16:05     80s] (I)       Layer 5 : 0.700000
[12/05 01:16:05     80s] (I)       Layer 6 : 0.700000
[12/05 01:16:05     80s] (I)       ----------------------------
[12/05 01:16:05     80s] (I)       Number of ignored nets                =      0
[12/05 01:16:05     80s] (I)       Number of connected nets              =      0
[12/05 01:16:05     80s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/05 01:16:05     80s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/05 01:16:05     80s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 01:16:05     80s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 01:16:05     80s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 01:16:05     80s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 01:16:05     80s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 01:16:05     80s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 01:16:05     80s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 01:16:05     80s] (I)       Finished Import route data (1T) ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Finished Create route DB ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Started Read aux data ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Started Others data preparation ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/05 01:16:05     80s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Started Create route kernel ( Curr Mem: 2269.23 MB )
[12/05 01:16:05     80s] (I)       Ndr track 0 does not exist
[12/05 01:16:05     80s] (I)       ---------------------Grid Graph Info--------------------
[12/05 01:16:05     80s] (I)       Routing area        : (0, 0) - (2745360, 2745360)
[12/05 01:16:05     80s] (I)       Core area           : (240560, 240800) - (2504800, 2503760)
[12/05 01:16:05     80s] (I)       Site width          :   620  (dbu)
[12/05 01:16:05     80s] (I)       Row height          :  5040  (dbu)
[12/05 01:16:05     80s] (I)       GCell row height    :  5040  (dbu)
[12/05 01:16:05     80s] (I)       GCell width         :  5040  (dbu)
[12/05 01:16:05     80s] (I)       GCell height        :  5040  (dbu)
[12/05 01:16:05     80s] (I)       Grid                :   544   544     6
[12/05 01:16:05     80s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 01:16:05     80s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/05 01:16:05     80s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/05 01:16:05     80s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 01:16:05     80s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 01:16:05     80s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 01:16:05     80s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 01:16:05     80s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 01:16:05     80s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/05 01:16:05     80s] (I)       Total num of tracks :     0  4428  4902  4428  4902  1106
[12/05 01:16:05     80s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 01:16:05     80s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 01:16:05     80s] (I)       --------------------------------------------------------
[12/05 01:16:05     80s] 
[12/05 01:16:05     80s] [NR-eGR] ============ Routing rule table ============
[12/05 01:16:05     80s] [NR-eGR] Rule id: 0  Nets: 1244 
[12/05 01:16:05     80s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 01:16:05     80s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 01:16:05     80s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:16:05     80s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:16:05     80s] [NR-eGR] ========================================
[12/05 01:16:05     80s] [NR-eGR] 
[12/05 01:16:05     80s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 01:16:05     80s] (I)       blocked tracks on layer2 : = 663318 / 2408832 (27.54%)
[12/05 01:16:05     80s] (I)       blocked tracks on layer3 : = 722731 / 2666688 (27.10%)
[12/05 01:16:05     80s] (I)       blocked tracks on layer4 : = 349326 / 2408832 (14.50%)
[12/05 01:16:05     80s] (I)       blocked tracks on layer5 : = 385135 / 2666688 (14.44%)
[12/05 01:16:05     80s] (I)       blocked tracks on layer6 : = 89704 / 601664 (14.91%)
[12/05 01:16:05     80s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2285.60 MB )
[12/05 01:16:05     80s] (I)       Finished Import and model ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2285.60 MB )
[12/05 01:16:05     80s] (I)       Reset routing kernel
[12/05 01:16:05     80s] (I)       Started Global Routing ( Curr Mem: 2285.60 MB )
[12/05 01:16:05     80s] (I)       Started Initialization ( Curr Mem: 2285.60 MB )
[12/05 01:16:05     80s] (I)       totalPins=4921  totalGlobalPin=4846 (98.48%)
[12/05 01:16:05     80s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2285.60 MB )
[12/05 01:16:05     80s] (I)       Started Net group 1 ( Curr Mem: 2285.60 MB )
[12/05 01:16:05     80s] (I)       Started Generate topology ( Curr Mem: 2285.60 MB )
[12/05 01:16:05     80s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2285.60 MB )
[12/05 01:16:05     80s] (I)       total 2D Cap : 8593065 = (4250571 H, 4342494 V)
[12/05 01:16:05     80s] [NR-eGR] Layer group 1: route 1244 net(s) in layer range [2, 6]
[12/05 01:16:05     80s] (I)       
[12/05 01:16:05     80s] (I)       ============  Phase 1a Route ============
[12/05 01:16:05     80s] (I)       Started Phase 1a ( Curr Mem: 2285.60 MB )
[12/05 01:16:05     80s] (I)       Started Pattern routing (1T) ( Curr Mem: 2285.60 MB )
[12/05 01:16:05     80s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2285.60 MB )
[12/05 01:16:05     80s] (I)       Usage: 42671 = (21306 H, 21365 V) = (0.50% H, 0.49% V) = (1.074e+05um H, 1.077e+05um V)
[12/05 01:16:05     80s] (I)       Started Add via demand to 2D ( Curr Mem: 2285.60 MB )
[12/05 01:16:05     80s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:05     80s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:05     80s] (I)       
[12/05 01:16:05     80s] (I)       ============  Phase 1b Route ============
[12/05 01:16:05     80s] (I)       Started Phase 1b ( Curr Mem: 2290.12 MB )
[12/05 01:16:05     80s] (I)       Usage: 42671 = (21306 H, 21365 V) = (0.50% H, 0.49% V) = (1.074e+05um H, 1.077e+05um V)
[12/05 01:16:05     80s] (I)       Overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 2.150618e+05um
[12/05 01:16:05     80s] (I)       Congestion metric : 0.01%H 0.01%V, 0.02%HV
[12/05 01:16:05     80s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/05 01:16:05     80s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:05     80s] (I)       
[12/05 01:16:05     80s] (I)       ============  Phase 1c Route ============
[12/05 01:16:05     80s] (I)       Started Phase 1c ( Curr Mem: 2290.12 MB )
[12/05 01:16:05     80s] (I)       Usage: 42671 = (21306 H, 21365 V) = (0.50% H, 0.49% V) = (1.074e+05um H, 1.077e+05um V)
[12/05 01:16:05     80s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:05     80s] (I)       
[12/05 01:16:05     80s] (I)       ============  Phase 1d Route ============
[12/05 01:16:05     80s] (I)       Started Phase 1d ( Curr Mem: 2290.12 MB )
[12/05 01:16:05     80s] (I)       Usage: 42671 = (21306 H, 21365 V) = (0.50% H, 0.49% V) = (1.074e+05um H, 1.077e+05um V)
[12/05 01:16:05     80s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:05     80s] (I)       
[12/05 01:16:05     80s] (I)       ============  Phase 1e Route ============
[12/05 01:16:05     80s] (I)       Started Phase 1e ( Curr Mem: 2290.12 MB )
[12/05 01:16:05     80s] (I)       Started Route legalization ( Curr Mem: 2290.12 MB )
[12/05 01:16:05     80s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2290.12 MB )
[12/05 01:16:05     80s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:05     80s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:05     80s] (I)       Usage: 42671 = (21306 H, 21365 V) = (0.50% H, 0.49% V) = (1.074e+05um H, 1.077e+05um V)
[12/05 01:16:05     80s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 2.150618e+05um
[12/05 01:16:05     80s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:05     80s] (I)       
[12/05 01:16:05     80s] (I)       ============  Phase 1l Route ============
[12/05 01:16:05     80s] (I)       Started Phase 1l ( Curr Mem: 2290.12 MB )
[12/05 01:16:05     80s] (I)       Started Layer assignment (1T) ( Curr Mem: 2290.12 MB )
[12/05 01:16:05     80s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] (I)       Finished Layer assignment (1T) ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] (I)       Started Clean cong LA ( Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/05 01:16:06     80s] (I)       Layer  2:    1756438     18180         1      537003     1864247    (22.36%) 
[12/05 01:16:06     80s] (I)       Layer  3:    1955859     19474         0      583272     2075256    (21.94%) 
[12/05 01:16:06     80s] (I)       Layer  4:    2070707      5159         0      308098     2093152    (12.83%) 
[12/05 01:16:06     80s] (I)       Layer  5:    2293788      2069         0      338940     2319588    (12.75%) 
[12/05 01:16:06     80s] (I)       Layer  6:     514521        57         0       81274      519038    (13.54%) 
[12/05 01:16:06     80s] (I)       Total:       8591313     44939         1     1848587     8871281    (17.24%) 
[12/05 01:16:06     80s] (I)       
[12/05 01:16:06     80s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/05 01:16:06     80s] [NR-eGR]                        OverCon            
[12/05 01:16:06     80s] [NR-eGR]                         #Gcell     %Gcell
[12/05 01:16:06     80s] [NR-eGR]       Layer                (1)    OverCon 
[12/05 01:16:06     80s] [NR-eGR] ----------------------------------------------
[12/05 01:16:06     80s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:06     80s] [NR-eGR]  metal2  (2)         1( 0.00%)   ( 0.00%) 
[12/05 01:16:06     80s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:06     80s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:06     80s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:06     80s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:06     80s] [NR-eGR] ----------------------------------------------
[12/05 01:16:06     80s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[12/05 01:16:06     80s] [NR-eGR] 
[12/05 01:16:06     80s] (I)       Finished Global Routing ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] (I)       Started Export 3D cong map ( Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] (I)       total 2D Cap : 8597624 = (4252850 H, 4344774 V)
[12/05 01:16:06     80s] (I)       Started Export 2D cong map ( Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 01:16:06     80s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/05 01:16:06     80s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] (I)       ============= Track Assignment ============
[12/05 01:16:06     80s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] (I)       Started Track Assignment (1T) ( Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/05 01:16:06     80s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] (I)       Run Multi-thread track assignment
[12/05 01:16:06     80s] (I)       Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] (I)       Started Export ( Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] [NR-eGR] Started Export DB wires ( Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] [NR-eGR] Started Export all nets ( Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] [NR-eGR] Started Set wire vias ( Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:06     80s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 4921
[12/05 01:16:06     80s] [NR-eGR] metal2  (2V) length: 8.348558e+04um, number of vias: 7369
[12/05 01:16:06     80s] [NR-eGR] metal3  (3H) length: 9.772925e+04um, number of vias: 742
[12/05 01:16:06     80s] [NR-eGR] metal4  (4V) length: 2.576756e+04um, number of vias: 161
[12/05 01:16:06     80s] [NR-eGR] metal5  (5H) length: 1.041124e+04um, number of vias: 12
[12/05 01:16:06     80s] [NR-eGR] metal6  (6V) length: 2.962400e+02um, number of vias: 0
[12/05 01:16:06     80s] [NR-eGR] Total length: 2.176899e+05um, number of vias: 13205
[12/05 01:16:06     80s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:06     80s] [NR-eGR] Total eGR-routed clock nets wire length: 5.180510e+03um 
[12/05 01:16:06     80s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:06     80s] (I)       Started Update net boxes ( Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] (I)       Started Update timing ( Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] (I)       Started Postprocess design ( Curr Mem: 2290.12 MB )
[12/05 01:16:06     80s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2270.12 MB )
[12/05 01:16:06     80s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2270.12 MB )
[12/05 01:16:06     80s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/05 01:16:06     80s] Rebuilding timing graph...
[12/05 01:16:06     80s] Rebuilding timing graph done.
[12/05 01:16:06     80s] Legalization setup...
[12/05 01:16:06     80s] Using cell based legalization.
[12/05 01:16:06     80s] Initializing placement interface...
[12/05 01:16:06     80s]   Use check_library -place or consult logv if problems occur.
[12/05 01:16:06     80s]   Leaving CCOpt scope - Initializing placement interface...
[12/05 01:16:06     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:2279.4M
[12/05 01:16:06     80s] z: 2, totalTracks: 1
[12/05 01:16:06     80s] z: 4, totalTracks: 1
[12/05 01:16:06     80s] z: 6, totalTracks: 1
[12/05 01:16:06     80s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/05 01:16:06     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2279.4M
[12/05 01:16:06     80s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2279.4M
[12/05 01:16:06     80s] Core basic site is core_5040
[12/05 01:16:06     80s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2279.4M
[12/05 01:16:06     80s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:2279.4M
[12/05 01:16:06     80s] SiteArray: non-trimmed site array dimensions = 449 x 3652
[12/05 01:16:06     80s] SiteArray: use 6,897,664 bytes
[12/05 01:16:06     80s] SiteArray: current memory after site array memory allocation 2279.4M
[12/05 01:16:06     80s] SiteArray: FP blocked sites are writable
[12/05 01:16:06     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/05 01:16:06     80s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2279.4M
[12/05 01:16:06     80s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.013, MEM:2279.4M
[12/05 01:16:06     80s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.035, MEM:2279.4M
[12/05 01:16:06     80s] OPERPROF:     Starting CMU at level 3, MEM:2279.4M
[12/05 01:16:06     80s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2279.4M
[12/05 01:16:06     80s] 
[12/05 01:16:06     80s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 01:16:06     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:2279.4M
[12/05 01:16:06     80s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2279.4M
[12/05 01:16:06     80s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2279.4M
[12/05 01:16:06     80s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2279.4MB).
[12/05 01:16:06     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.055, MEM:2279.4M
[12/05 01:16:06     80s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 01:16:06     80s] Initializing placement interface done.
[12/05 01:16:06     80s] Leaving CCOpt scope - Cleaning up placement interface...
[12/05 01:16:06     80s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2279.4M
[12/05 01:16:06     80s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:2279.4M
[12/05 01:16:06     80s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:06     80s] Leaving CCOpt scope - Initializing placement interface...
[12/05 01:16:06     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:2279.4M
[12/05 01:16:06     80s] z: 2, totalTracks: 1
[12/05 01:16:06     80s] z: 4, totalTracks: 1
[12/05 01:16:06     80s] z: 6, totalTracks: 1
[12/05 01:16:06     80s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/05 01:16:06     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2279.4M
[12/05 01:16:06     80s] OPERPROF:     Starting CMU at level 3, MEM:2279.4M
[12/05 01:16:06     80s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2279.4M
[12/05 01:16:06     80s] 
[12/05 01:16:06     80s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 01:16:06     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:2279.4M
[12/05 01:16:06     80s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2279.4M
[12/05 01:16:06     80s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2279.4M
[12/05 01:16:06     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2279.4MB).
[12/05 01:16:06     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2279.4M
[12/05 01:16:06     80s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:06     80s] (I)       Load db... (mem=2279.4M)
[12/05 01:16:06     80s] (I)       Read data from FE... (mem=2279.4M)
[12/05 01:16:06     80s] (I)       Started Read instances and placement ( Curr Mem: 2279.41 MB )
[12/05 01:16:06     80s] (I)       Number of ignored instance 0
[12/05 01:16:06     80s] (I)       Number of inbound cells 0
[12/05 01:16:06     80s] (I)       Number of opened ILM blockages 0
[12/05 01:16:06     80s] (I)       Number of instances temporarily fixed by detailed placement 4
[12/05 01:16:06     80s] (I)       numMoveCells=1226, numMacros=108  numPads=88  numMultiRowHeightInsts=0
[12/05 01:16:06     80s] (I)       cell height: 5040, count: 1226
[12/05 01:16:06     80s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2279.41 MB )
[12/05 01:16:06     80s] (I)       Read rows... (mem=2279.4M)
[12/05 01:16:06     80s] (I)       Done Read rows (cpu=0.000s, mem=2279.4M)
[12/05 01:16:06     80s] (I)       Done Read data from FE (cpu=0.000s, mem=2279.4M)
[12/05 01:16:06     80s] (I)       Done Load db (cpu=0.000s, mem=2279.4M)
[12/05 01:16:06     80s] (I)       Constructing placeable region... (mem=2279.4M)
[12/05 01:16:06     80s] (I)       Constructing bin map
[12/05 01:16:06     80s] (I)       Initialize bin information with width=50400 height=50400
[12/05 01:16:06     80s] (I)       Done constructing bin map
[12/05 01:16:06     80s] (I)       Compute region effective width... (mem=2279.4M)
[12/05 01:16:06     80s] (I)       Done Compute region effective width (cpu=0.000s, mem=2279.4M)
[12/05 01:16:06     80s] (I)       Done Constructing placeable region (cpu=0.010s, mem=2279.4M)
[12/05 01:16:06     80s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 01:16:06     80s] Validating CTS configuration...
[12/05 01:16:06     80s] Checking module port directions...
[12/05 01:16:06     80s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:06     80s] Non-default CCOpt properties:
[12/05 01:16:06     80s] cts_merge_clock_gates is set for at least one object
[12/05 01:16:06     80s] cts_merge_clock_logic is set for at least one object
[12/05 01:16:06     80s] route_type is set for at least one object
[12/05 01:16:06     80s] update_io_latency: 0 (default: true)
[12/05 01:16:06     80s] Route type trimming info:
[12/05 01:16:06     80s]   No route type modifications were made.
[12/05 01:16:06     80s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[12/05 01:16:06     80s] Accumulated time to calculate placeable region: 0
[12/05 01:16:06     80s] (I)       Initializing Steiner engine. 
[12/05 01:16:06     81s] 
[12/05 01:16:06     81s] Trim Metal Layers:
[12/05 01:16:06     81s] LayerId::1 widthSet size::4
[12/05 01:16:06     81s] LayerId::2 widthSet size::4
[12/05 01:16:06     81s] LayerId::3 widthSet size::4
[12/05 01:16:06     81s] LayerId::4 widthSet size::4
[12/05 01:16:06     81s] LayerId::5 widthSet size::4
[12/05 01:16:06     81s] LayerId::6 widthSet size::2
[12/05 01:16:06     81s] Updating RC grid for preRoute extraction ...
[12/05 01:16:06     81s] eee: pegSigSF::1.070000
[12/05 01:16:06     81s] Initializing multi-corner capacitance tables ... 
[12/05 01:16:06     81s] Initializing multi-corner resistance tables ...
[12/05 01:16:06     81s] eee: l::1 avDens::0.107001 usedTrk::21840.773413 availTrk::204118.196247 sigTrk::21840.773413
[12/05 01:16:06     81s] eee: l::2 avDens::0.031388 usedTrk::5425.963095 availTrk::172868.174682 sigTrk::5425.963095
[12/05 01:16:06     81s] eee: l::3 avDens::0.028866 usedTrk::5725.499019 availTrk::198349.488659 sigTrk::5725.499019
[12/05 01:16:06     81s] eee: l::4 avDens::0.023584 usedTrk::511.261111 availTrk::21678.159856 sigTrk::511.261111
[12/05 01:16:06     81s] eee: l::5 avDens::0.013957 usedTrk::206.572222 availTrk::14801.096174 sigTrk::206.572222
[12/05 01:16:06     81s] eee: l::6 avDens::0.072306 usedTrk::5.877778 availTrk::81.290323 sigTrk::5.877778
[12/05 01:16:06     81s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 01:16:06     81s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.264101 ; uaWl: 1.000000 ; uaWlH: 0.167555 ; aWlH: 0.000000 ; Pmax: 0.827400 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/05 01:16:06     81s] End AAE Lib Interpolated Model. (MEM=2338.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:16:06     81s] Library trimming inverters in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 7 cells
[12/05 01:16:06     81s] Original list had 7 cells:
[12/05 01:16:06     81s] INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[12/05 01:16:06     81s] Library trimming was not able to trim any cells:
[12/05 01:16:06     81s] INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[12/05 01:16:06     81s] Accumulated time to calculate placeable region: 0
[12/05 01:16:06     81s] Accumulated time to calculate placeable region: 0
[12/05 01:16:07     81s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[12/05 01:16:07     81s] Clock tree balancer configuration for clock_tree clk:
[12/05 01:16:07     81s] Non-default CCOpt properties:
[12/05 01:16:07     81s]   cts_merge_clock_gates: true (default: false)
[12/05 01:16:07     81s]   cts_merge_clock_logic: true (default: false)
[12/05 01:16:07     81s]   route_type (leaf): default_route_type_leaf (default: default)
[12/05 01:16:07     81s]   route_type (trunk): default_route_type_nonleaf (default: default)
[12/05 01:16:07     81s]   route_type (top): default_route_type_nonleaf (default: default)
[12/05 01:16:07     81s] For power domain auto-default:
[12/05 01:16:07     81s]   Buffers:     
[12/05 01:16:07     81s]   Inverters:   INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[12/05 01:16:07     81s]   Clock gates: GCKETF GCKETT GCKETP GCKETN 
[12/05 01:16:07     81s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 5123884.550um^2
[12/05 01:16:07     81s] Top Routing info:
[12/05 01:16:07     81s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[12/05 01:16:07     81s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/05 01:16:07     81s] Trunk Routing info:
[12/05 01:16:07     81s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[12/05 01:16:07     81s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/05 01:16:07     81s] Leaf Routing info:
[12/05 01:16:07     81s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[12/05 01:16:07     81s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/05 01:16:07     81s] For timing_corner Delay_Corner_max:setup, late and power domain auto-default:
[12/05 01:16:07     81s]   Slew time target (leaf):    0.222ns
[12/05 01:16:07     81s]   Slew time target (trunk):   0.222ns
[12/05 01:16:07     81s]   Slew time target (top):     0.222ns (Note: no nets are considered top nets in this clock tree)
[12/05 01:16:07     81s]   Buffer unit delay: 0.134ns
[12/05 01:16:07     81s]   Buffer max distance: 863.030um
[12/05 01:16:07     81s] Fastest wire driving cells and distances:
[12/05 01:16:07     81s]   Inverter  : {lib_cell:INV12CK, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=863.030um, saturatedSlew=0.200ns, speed=6378.640um per ns, cellArea=57.932um^2 per 1000um}
[12/05 01:16:07     81s]   Clock gate: {lib_cell:GCKETF, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=426.560um, saturatedSlew=0.203ns, speed=1646.314um per ns, cellArea=183.140um^2 per 1000um}
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] Logic Sizing Table:
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] ---------------------------------------------------------------
[12/05 01:16:07     81s] Cell    Instance count    Source         Eligible library cells
[12/05 01:16:07     81s] ---------------------------------------------------------------
[12/05 01:16:07     81s] XMD           1           library set    {XMD}
[12/05 01:16:07     81s] ---------------------------------------------------------------
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[12/05 01:16:07     81s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/05 01:16:07     81s] Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/05 01:16:07     81s] Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:07     81s] Clock tree clk has 1 max_capacitance violation.
[12/05 01:16:07     81s] Clock tree balancer configuration for skew_group clk/func_mode:
[12/05 01:16:07     81s]   Sources:                     pin clk
[12/05 01:16:07     81s]   Total number of sinks:       258
[12/05 01:16:07     81s]   Delay constrained sinks:     258
[12/05 01:16:07     81s]   Non-leaf sinks:              0
[12/05 01:16:07     81s]   Ignore pins:                 0
[12/05 01:16:07     81s]  Timing corner Delay_Corner_max:setup.late:
[12/05 01:16:07     81s]   Skew target:                 0.134ns
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] Clock Tree Violations Report
[12/05 01:16:07     81s] ============================
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[12/05 01:16:07     81s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[12/05 01:16:07     81s] Consider reviewing your design and relaunching CCOpt.
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] Max Capacitance Violations
[12/05 01:16:07     81s] --------------------------
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (202.430,2743.860), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 0.004pF.
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] Primary reporting skew groups are:
[12/05 01:16:07     81s] skew_group clk/func_mode with 258 clock sinks
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] Clock DAG stats initial state:
[12/05 01:16:07     81s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[12/05 01:16:07     81s]   misc counts      : r=1, pp=0
[12/05 01:16:07     81s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8774.314um^2
[12/05 01:16:07     81s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2654.570um, total=2654.570um
[12/05 01:16:07     81s] Clock DAG library cell distribution initial state {count}:
[12/05 01:16:07     81s]  Logics: XMD: 1 
[12/05 01:16:07     81s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[12/05 01:16:07     81s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] Layer information for route type default_route_type_leaf:
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] ---------------------------------------------------------------------
[12/05 01:16:07     81s] Layer     Preferred    Route    Res.          Cap.          RC
[12/05 01:16:07     81s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/05 01:16:07     81s] ---------------------------------------------------------------------
[12/05 01:16:07     81s] metal1    N            H          0.327         0.166         0.054
[12/05 01:16:07     81s] metal2    N            V          0.236         0.183         0.043
[12/05 01:16:07     81s] metal3    Y            H          0.236         0.191         0.045
[12/05 01:16:07     81s] metal4    Y            V          0.236         0.184         0.043
[12/05 01:16:07     81s] metal5    N            H          0.236         0.309         0.073
[12/05 01:16:07     81s] metal6    N            V          0.016         0.568         0.009
[12/05 01:16:07     81s] ---------------------------------------------------------------------
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[12/05 01:16:07     81s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] Layer information for route type default_route_type_nonleaf:
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] ---------------------------------------------------------------------
[12/05 01:16:07     81s] Layer     Preferred    Route    Res.          Cap.          RC
[12/05 01:16:07     81s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/05 01:16:07     81s] ---------------------------------------------------------------------
[12/05 01:16:07     81s] metal1    N            H          0.327         0.237         0.078
[12/05 01:16:07     81s] metal2    N            V          0.236         0.260         0.061
[12/05 01:16:07     81s] metal3    Y            H          0.236         0.281         0.066
[12/05 01:16:07     81s] metal4    Y            V          0.236         0.261         0.062
[12/05 01:16:07     81s] metal5    N            H          0.236         0.377         0.089
[12/05 01:16:07     81s] metal6    N            V          0.016         0.581         0.009
[12/05 01:16:07     81s] ---------------------------------------------------------------------
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[12/05 01:16:07     81s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] Layer information for route type default_route_type_nonleaf:
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] ---------------------------------------------------------------------
[12/05 01:16:07     81s] Layer     Preferred    Route    Res.          Cap.          RC
[12/05 01:16:07     81s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/05 01:16:07     81s] ---------------------------------------------------------------------
[12/05 01:16:07     81s] metal1    N            H          0.327         0.166         0.054
[12/05 01:16:07     81s] metal2    N            V          0.236         0.183         0.043
[12/05 01:16:07     81s] metal3    Y            H          0.236         0.191         0.045
[12/05 01:16:07     81s] metal4    Y            V          0.236         0.184         0.043
[12/05 01:16:07     81s] metal5    N            H          0.236         0.309         0.073
[12/05 01:16:07     81s] metal6    N            V          0.016         0.568         0.009
[12/05 01:16:07     81s] ---------------------------------------------------------------------
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] Via selection for estimated routes (rule default):
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] -------------------------------------------------------------------------------
[12/05 01:16:07     81s] Layer            Via Cell               Res.     Cap.     RC       Top of Stack
[12/05 01:16:07     81s] Range                                   (Ohm)    (fF)     (fs)     Only
[12/05 01:16:07     81s] -------------------------------------------------------------------------------
[12/05 01:16:07     81s] metal1-metal2    VIA12_VV               6.500    0.038    0.245    false
[12/05 01:16:07     81s] metal2-metal3    VIA23_VH               6.500    0.031    0.201    false
[12/05 01:16:07     81s] metal2-metal3    VIA23_stack_HAMMER1    6.500    0.049    0.319    true
[12/05 01:16:07     81s] metal3-metal4    VIA34_VH               6.500    0.031    0.201    false
[12/05 01:16:07     81s] metal3-metal4    VIA34_stack_HAMMER1    6.500    0.049    0.319    true
[12/05 01:16:07     81s] metal4-metal5    VIA45_VH               6.500    0.031    0.201    false
[12/05 01:16:07     81s] metal4-metal5    VIA45_stack_HAMMER1    6.500    0.049    0.320    true
[12/05 01:16:07     81s] metal5-metal6    VIA56_HH               6.500    0.067    0.438    false
[12/05 01:16:07     81s] metal5-metal6    VIA56_stack_HAMMER1    6.500    0.083    0.539    true
[12/05 01:16:07     81s] -------------------------------------------------------------------------------
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] No ideal or dont_touch nets found in the clock tree
[12/05 01:16:07     81s] No dont_touch hnets found in the clock tree
[12/05 01:16:07     81s] No dont_touch hpins found in the clock network.
[12/05 01:16:07     81s] Checking for illegal sizes of clock logic instances...
[12/05 01:16:07     81s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] Filtering reasons for cell type: buffer
[12/05 01:16:07     81s] =======================================
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] -----------------------------------------------------------------------------------------------------------------------------------------
[12/05 01:16:07     81s] Clock trees    Power domain    Reason                         Library cells
[12/05 01:16:07     81s] -----------------------------------------------------------------------------------------------------------------------------------------
[12/05 01:16:07     81s] all            auto-default    Unbalanced rise/fall delays    { BUF1 BUF12CK BUF1CK BUF1S BUF2 BUF2CK BUF3 BUF3CK BUF4 BUF4CK BUF6 BUF6CK
[12/05 01:16:07     81s]                                                                 BUF8 BUF8CK }
[12/05 01:16:07     81s] -----------------------------------------------------------------------------------------------------------------------------------------
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] Filtering reasons for cell type: inverter
[12/05 01:16:07     81s] =========================================
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] -----------------------------------------------------------------------------------------------------------
[12/05 01:16:07     81s] Clock trees    Power domain    Reason                         Library cells
[12/05 01:16:07     81s] -----------------------------------------------------------------------------------------------------------
[12/05 01:16:07     81s] all            auto-default    Unbalanced rise/fall delays    { INV1 INV12 INV1S INV2 INV3 INV4 INV6 INV8 }
[12/05 01:16:07     81s] -----------------------------------------------------------------------------------------------------------
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] Filtering reasons for cell type: logic cell
[12/05 01:16:07     81s] ===========================================
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] -------------------------------------------------------------------
[12/05 01:16:07     81s] Clock trees    Power domain    Reason                 Library cells
[12/05 01:16:07     81s] -------------------------------------------------------------------
[12/05 01:16:07     81s] all            auto-default    Cannot be legalized    { XMD }
[12/05 01:16:07     81s] -------------------------------------------------------------------
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/05 01:16:07     81s] CCOpt configuration status: all checks passed.
[12/05 01:16:07     81s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/05 01:16:07     81s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/05 01:16:07     81s]   No exclusion drivers are needed.
[12/05 01:16:07     81s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/05 01:16:07     81s] Antenna diode management...
[12/05 01:16:07     81s]   Found 0 antenna diodes in the clock trees.
[12/05 01:16:07     81s]   
[12/05 01:16:07     81s] Antenna diode management done.
[12/05 01:16:07     81s] Adding driver cells for primary IOs...
[12/05 01:16:07     81s]   
[12/05 01:16:07     81s]   ----------------------------------------------------------------------------------------------
[12/05 01:16:07     81s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/05 01:16:07     81s]   ----------------------------------------------------------------------------------------------
[12/05 01:16:07     81s]     (empty table)
[12/05 01:16:07     81s]   ----------------------------------------------------------------------------------------------
[12/05 01:16:07     81s]   
[12/05 01:16:07     81s]   
[12/05 01:16:07     81s] Adding driver cells for primary IOs done.
[12/05 01:16:07     81s] Adding driver cell for primary IO roots...
[12/05 01:16:07     81s] Adding driver cell for primary IO roots done.
[12/05 01:16:07     81s] Maximizing clock DAG abstraction...
[12/05 01:16:07     81s] Maximizing clock DAG abstraction done.
[12/05 01:16:07     81s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.4 real=0:00:01.5)
[12/05 01:16:07     81s] Synthesizing clock trees...
[12/05 01:16:07     81s]   Preparing To Balance...
[12/05 01:16:07     81s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/05 01:16:07     81s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2396.2M
[12/05 01:16:07     81s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:2392.2M
[12/05 01:16:07     81s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:07     81s]   Leaving CCOpt scope - Initializing placement interface...
[12/05 01:16:07     81s] OPERPROF: Starting DPlace-Init at level 1, MEM:2382.6M
[12/05 01:16:07     81s] z: 2, totalTracks: 1
[12/05 01:16:07     81s] z: 4, totalTracks: 1
[12/05 01:16:07     81s] z: 6, totalTracks: 1
[12/05 01:16:07     81s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/05 01:16:07     81s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2382.6M
[12/05 01:16:07     81s] OPERPROF:     Starting CMU at level 3, MEM:2382.6M
[12/05 01:16:07     81s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2382.6M
[12/05 01:16:07     81s] 
[12/05 01:16:07     81s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 01:16:07     81s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2382.6M
[12/05 01:16:07     81s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2382.6M
[12/05 01:16:07     81s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2382.6M
[12/05 01:16:07     81s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2382.6MB).
[12/05 01:16:07     81s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2382.6M
[12/05 01:16:07     81s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:07     81s]   Merging duplicate siblings in DAG...
[12/05 01:16:07     81s]     Clock DAG stats before merging:
[12/05 01:16:07     81s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[12/05 01:16:07     81s]       misc counts      : r=1, pp=0
[12/05 01:16:07     81s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8774.314um^2
[12/05 01:16:07     81s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2654.570um, total=2654.570um
[12/05 01:16:07     81s]     Clock DAG library cell distribution before merging {count}:
[12/05 01:16:07     81s]      Logics: XMD: 1 
[12/05 01:16:07     81s]     Resynthesising clock tree into netlist...
[12/05 01:16:07     81s]       Reset timing graph...
[12/05 01:16:07     81s] Ignoring AAE DB Resetting ...
[12/05 01:16:07     81s]       Reset timing graph done.
[12/05 01:16:07     81s]     Resynthesising clock tree into netlist done.
[12/05 01:16:07     81s]     
[12/05 01:16:07     81s]     Clock logic merging summary:
[12/05 01:16:07     81s]     
[12/05 01:16:07     81s]     -----------------------------------------------------------
[12/05 01:16:07     81s]     Description                           Number of occurrences
[12/05 01:16:07     81s]     -----------------------------------------------------------
[12/05 01:16:07     81s]     Total clock logics                              1
[12/05 01:16:07     81s]     Globally unique logic expressions               1
[12/05 01:16:07     81s]     Potentially mergeable clock logics              0
[12/05 01:16:07     81s]     Actually merged clock logics                    0
[12/05 01:16:07     81s]     -----------------------------------------------------------
[12/05 01:16:07     81s]     
[12/05 01:16:07     81s]     --------------------------------------------
[12/05 01:16:07     81s]     Cannot merge reason    Number of occurrences
[12/05 01:16:07     81s]     --------------------------------------------
[12/05 01:16:07     81s]     GloballyUnique                   1
[12/05 01:16:07     81s]     --------------------------------------------
[12/05 01:16:07     81s]     
[12/05 01:16:07     81s]     Disconnecting clock tree from netlist...
[12/05 01:16:07     81s]     Disconnecting clock tree from netlist done.
[12/05 01:16:07     81s]   Merging duplicate siblings in DAG done.
[12/05 01:16:07     81s]   Applying movement limits...
[12/05 01:16:07     81s]   Applying movement limits done.
[12/05 01:16:07     81s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:07     81s]   CCOpt::Phase::Construction...
[12/05 01:16:07     81s]   Stage::Clustering...
[12/05 01:16:07     81s]   Clustering...
[12/05 01:16:07     81s]     Initialize for clustering...
[12/05 01:16:07     81s]     Clock DAG stats before clustering:
[12/05 01:16:07     81s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[12/05 01:16:07     81s]       misc counts      : r=1, pp=0
[12/05 01:16:07     81s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8774.314um^2
[12/05 01:16:07     81s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2654.570um, total=2654.570um
[12/05 01:16:07     81s]     Clock DAG library cell distribution before clustering {count}:
[12/05 01:16:07     81s]      Logics: XMD: 1 
[12/05 01:16:07     81s]     Computing max distances from locked parents...
[12/05 01:16:07     81s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/05 01:16:07     81s]     Computing max distances from locked parents done.
[12/05 01:16:07     81s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:07     81s]     Bottom-up phase...
[12/05 01:16:07     81s]     Clustering clock_tree clk...
[12/05 01:16:07     81s] End AAE Lib Interpolated Model. (MEM=2382.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:16:07     82s]         Accumulated time to calculate placeable region: 0
[12/05 01:16:07     82s]         Accumulated time to calculate placeable region: 0
[12/05 01:16:07     82s]     Clustering clock_tree clk done.
[12/05 01:16:07     82s]     Clock DAG stats after bottom-up phase:
[12/05 01:16:07     82s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:07     82s]       misc counts      : r=1, pp=0
[12/05 01:16:07     82s]       cell areas       : b=0.000um^2, i=534.341um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9308.655um^2
[12/05 01:16:07     82s]       hp wire lengths  : top=0.000um, trunk=2627.980um, leaf=2073.070um, total=4701.050um
[12/05 01:16:07     82s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/05 01:16:07     82s]        Invs: INV12CK: 10 INV8CK: 1 
[12/05 01:16:07     82s]      Logics: XMD: 1 
[12/05 01:16:07     82s]     Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/05 01:16:07     82s]     Legalizing clock trees...
[12/05 01:16:07     82s]     Resynthesising clock tree into netlist...
[12/05 01:16:07     82s]       Reset timing graph...
[12/05 01:16:07     82s] Ignoring AAE DB Resetting ...
[12/05 01:16:07     82s]       Reset timing graph done.
[12/05 01:16:07     82s]     Resynthesising clock tree into netlist done.
[12/05 01:16:07     82s]     Commiting net attributes....
[12/05 01:16:07     82s]     Commiting net attributes. done.
[12/05 01:16:07     82s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 01:16:07     82s]     Leaving CCOpt scope - ClockRefiner...
[12/05 01:16:07     82s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2382.6M
[12/05 01:16:07     82s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:2335.6M
[12/05 01:16:07     82s]     Assigned high priority to 270 instances.
[12/05 01:16:07     82s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/05 01:16:07     82s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/05 01:16:07     82s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2335.6M
[12/05 01:16:07     82s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2335.6M
[12/05 01:16:07     82s] z: 2, totalTracks: 1
[12/05 01:16:07     82s] z: 4, totalTracks: 1
[12/05 01:16:07     82s] z: 6, totalTracks: 1
[12/05 01:16:07     82s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/05 01:16:07     82s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2335.6M
[12/05 01:16:07     82s] OPERPROF:       Starting CMU at level 4, MEM:2335.6M
[12/05 01:16:07     82s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2335.6M
[12/05 01:16:07     82s] 
[12/05 01:16:07     82s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 01:16:07     82s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:2335.6M
[12/05 01:16:07     82s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2335.6M
[12/05 01:16:07     82s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2335.6M
[12/05 01:16:07     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2335.6MB).
[12/05 01:16:07     82s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.020, MEM:2335.6M
[12/05 01:16:07     82s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.020, MEM:2335.6M
[12/05 01:16:07     82s] TDRefine: refinePlace mode is spiral
[12/05 01:16:07     82s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.126035.2
[12/05 01:16:07     82s] OPERPROF: Starting RefinePlace at level 1, MEM:2335.6M
[12/05 01:16:07     82s] *** Starting refinePlace (0:01:22 mem=2335.6M) ***
[12/05 01:16:07     82s] Total net bbox length = 2.050e+05 (1.017e+05 1.033e+05) (ext = 1.374e+05)
[12/05 01:16:07     82s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 01:16:07     82s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2335.6M
[12/05 01:16:07     82s] Starting refinePlace ...
[12/05 01:16:07     82s] One DDP V2 for no tweak run.
[12/05 01:16:07     82s]   Spread Effort: high, standalone mode, useDDP on.
[12/05 01:16:07     82s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2338.7MB) @(0:01:22 - 0:01:22).
[12/05 01:16:07     82s] Move report: preRPlace moves 1 insts, mean move: 10.08 um, max move: 10.08 um 
[12/05 01:16:07     82s] 	Max move on inst (CORE/CTS_ccl_a_inv_00027): (1511.56, 1591.52) --> (1511.56, 1581.44)
[12/05 01:16:07     82s] 	Length: 16 sites, height: 1 rows, site name: core_5040, cell type: INV12CK
[12/05 01:16:07     82s] wireLenOptFixPriorityInst 258 inst fixed
[12/05 01:16:07     82s] 
[12/05 01:16:07     82s] Running Spiral with 1 thread in Normal Mode  fetchWidth=484 
[12/05 01:16:07     82s] Move report: legalization moves 20 insts, mean move: 5.16 um, max move: 15.66 um spiral
[12/05 01:16:07     82s] 	Max move on inst (CORE/map_f_reg_3__4_): (1646.10, 1636.88) --> (1651.68, 1626.80)
[12/05 01:16:07     82s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2338.7MB) @(0:01:22 - 0:01:22).
[12/05 01:16:07     82s] Move report: Detail placement moves 21 insts, mean move: 5.39 um, max move: 15.66 um 
[12/05 01:16:07     82s] 	Max move on inst (CORE/map_f_reg_3__4_): (1646.10, 1636.88) --> (1651.68, 1626.80)
[12/05 01:16:07     82s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2338.7MB
[12/05 01:16:07     82s] Statistics of distance of Instance movement in refine placement:
[12/05 01:16:07     82s]   maximum (X+Y) =        15.66 um
[12/05 01:16:07     82s]   inst (CORE/map_f_reg_3__4_) with max move: (1646.1, 1636.88) -> (1651.68, 1626.8)
[12/05 01:16:07     82s]   mean    (X+Y) =         5.39 um
[12/05 01:16:07     82s] Summary Report:
[12/05 01:16:07     82s] Instances move: 21 (out of 1237 movable)
[12/05 01:16:07     82s] Instances flipped: 0
[12/05 01:16:07     82s] Mean displacement: 5.39 um
[12/05 01:16:07     82s] Max displacement: 15.66 um (Instance: CORE/map_f_reg_3__4_) (1646.1, 1636.88) -> (1651.68, 1626.8)
[12/05 01:16:07     82s] 	Length: 19 sites, height: 1 rows, site name: core_5040, cell type: QDFFRBS
[12/05 01:16:07     82s] Total instances moved : 21
[12/05 01:16:07     82s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.022, MEM:2338.7M
[12/05 01:16:07     82s] Total net bbox length = 2.051e+05 (1.018e+05 1.033e+05) (ext = 1.374e+05)
[12/05 01:16:07     82s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2338.7MB
[12/05 01:16:07     82s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2338.7MB) @(0:01:22 - 0:01:22).
[12/05 01:16:07     82s] *** Finished refinePlace (0:01:22 mem=2338.7M) ***
[12/05 01:16:07     82s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.126035.2
[12/05 01:16:07     82s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.027, MEM:2338.7M
[12/05 01:16:07     82s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2338.7M
[12/05 01:16:07     82s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:2335.7M
[12/05 01:16:07     82s]     ClockRefiner summary
[12/05 01:16:07     82s]     All clock instances: Moved 4, flipped 0 and cell swapped 0 (out of a total of 270).
[12/05 01:16:07     82s]     The largest move was 15.7 um for CORE/map_f_reg_3__4_.
[12/05 01:16:07     82s]     Non-sink clock instances: Moved 1, flipped 0 and cell swapped 0 (out of a total of 12).
[12/05 01:16:07     82s]     The largest move was 10.1 um for CORE/CTS_ccl_a_inv_00027.
[12/05 01:16:07     82s]     Clock sinks: Moved 3, flipped 0 and cell swapped 0 (out of a total of 258).
[12/05 01:16:07     82s]     The largest move was 15.7 um for CORE/map_f_reg_3__4_.
[12/05 01:16:07     82s]     Revert refine place priority changes on 0 instances.
[12/05 01:16:07     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:2335.7M
[12/05 01:16:07     82s] z: 2, totalTracks: 1
[12/05 01:16:07     82s] z: 4, totalTracks: 1
[12/05 01:16:07     82s] z: 6, totalTracks: 1
[12/05 01:16:07     82s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/05 01:16:07     82s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2335.7M
[12/05 01:16:07     82s] OPERPROF:     Starting CMU at level 3, MEM:2335.7M
[12/05 01:16:07     82s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2335.7M
[12/05 01:16:07     82s] 
[12/05 01:16:07     82s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 01:16:07     82s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2335.7M
[12/05 01:16:07     82s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2335.7M
[12/05 01:16:07     82s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2335.7M
[12/05 01:16:07     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2335.7MB).
[12/05 01:16:07     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2335.7M
[12/05 01:16:07     82s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 01:16:07     82s]     Disconnecting clock tree from netlist...
[12/05 01:16:07     82s]     Disconnecting clock tree from netlist done.
[12/05 01:16:07     82s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/05 01:16:07     82s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2335.7M
[12/05 01:16:07     82s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:2335.7M
[12/05 01:16:07     82s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:07     82s]     Leaving CCOpt scope - Initializing placement interface...
[12/05 01:16:07     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:2335.7M
[12/05 01:16:07     82s] z: 2, totalTracks: 1
[12/05 01:16:07     82s] z: 4, totalTracks: 1
[12/05 01:16:07     82s] z: 6, totalTracks: 1
[12/05 01:16:07     82s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/05 01:16:07     82s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2335.7M
[12/05 01:16:07     82s] OPERPROF:     Starting CMU at level 3, MEM:2335.7M
[12/05 01:16:07     82s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2335.7M
[12/05 01:16:07     82s] 
[12/05 01:16:07     82s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 01:16:07     82s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:2335.7M
[12/05 01:16:07     82s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2335.7M
[12/05 01:16:07     82s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2335.7M
[12/05 01:16:07     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2335.7MB).
[12/05 01:16:07     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2335.7M
[12/05 01:16:07     82s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:07     82s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/05 01:16:07     82s] End AAE Lib Interpolated Model. (MEM=2335.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:16:07     82s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[12/05 01:16:07     82s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/05 01:16:07     82s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:07     82s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 01:16:07     82s]     
[12/05 01:16:07     82s]     Clock tree legalization - Histogram:
[12/05 01:16:07     82s]     ====================================
[12/05 01:16:07     82s]     
[12/05 01:16:07     82s]     ------------------------------------
[12/05 01:16:07     82s]     Movement (um)        Number of cells
[12/05 01:16:07     82s]     ------------------------------------
[12/05 01:16:07     82s]     [10.08,10.1808)             1
[12/05 01:16:07     82s]     [10.1808,10.2816)           0
[12/05 01:16:07     82s]     [10.2816,10.3824)           0
[12/05 01:16:07     82s]     [10.3824,10.4832)           0
[12/05 01:16:07     82s]     [10.4832,10.584)            0
[12/05 01:16:07     82s]     [10.584,10.6848)            0
[12/05 01:16:07     82s]     [10.6848,10.7856)           0
[12/05 01:16:07     82s]     [10.7856,10.8864)           0
[12/05 01:16:07     82s]     [10.8864,10.9872)           0
[12/05 01:16:07     82s]     [10.9872,11.088)            0
[12/05 01:16:07     82s]     ------------------------------------
[12/05 01:16:07     82s]     
[12/05 01:16:07     82s]     
[12/05 01:16:07     82s]     Clock tree legalization - Top 10 Movements:
[12/05 01:16:07     82s]     ===========================================
[12/05 01:16:07     82s]     
[12/05 01:16:07     82s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 01:16:07     82s]     Movement (um)    Desired                Achieved               Node
[12/05 01:16:07     82s]                      location               location               
[12/05 01:16:07     82s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 01:16:07     82s]         10.08        (1511.560,1591.520)    (1511.560,1581.440)    CTS_ccl_a_inv_00027 (a lib_cell INV12CK) at (1511.560,1581.440), in power domain auto-default
[12/05 01:16:07     82s]          0           (1494.700,1595.325)    (1494.700,1595.325)    CTS_ccl_a_inv_00016 (a lib_cell INV12CK) at (1489.240,1591.520), in power domain auto-default
[12/05 01:16:07     82s]          0           (1436.620,1595.115)    (1436.620,1595.115)    CTS_ccl_a_inv_00014 (a lib_cell INV8CK) at (1432.820,1591.520), in power domain auto-default
[12/05 01:16:07     82s]          0           (1517.020,1595.325)    (1517.020,1595.325)    CTS_ccl_a_inv_00022 (a lib_cell INV12CK) at (1511.560,1591.520), in power domain auto-default
[12/05 01:16:07     82s]          0           (1517.020,1585.245)    (1517.020,1585.245)    CTS_ccl_a_inv_00027 (a lib_cell INV12CK) at (1511.560,1581.440), in power domain auto-default
[12/05 01:16:07     82s]          0           (1517.020,1615.485)    (1517.020,1615.485)    CTS_ccl_a_inv_00032 (a lib_cell INV12CK) at (1511.560,1611.680), in power domain auto-default
[12/05 01:16:07     82s]          0           (914.380,1867.485)     (914.380,1867.485)     CTS_ccl_a_inv_00036 (a lib_cell INV12CK) at (908.920,1863.680), in power domain auto-default
[12/05 01:16:07     82s]          0           (483.100,2293.315)     (483.100,2293.315)     CTS_ccl_inv_00038 (a lib_cell INV12CK) at (478.640,2292.080), in power domain auto-default
[12/05 01:16:07     82s]          0           (246.020,2502.525)     (246.020,2502.525)     CTS_ccl_inv_00041 (a lib_cell INV12CK) at (240.560,2498.720), in power domain auto-default
[12/05 01:16:07     82s]          0           (194.070,2606.760)     (194.070,2606.760)     cell I_CLK (a lib_cell XMD) at (171.120,2605.240), in power domain auto-default
[12/05 01:16:07     82s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 01:16:07     82s]     
[12/05 01:16:07     82s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 01:16:07     82s]     Clock DAG stats after 'Clustering':
[12/05 01:16:07     82s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:07     82s]       misc counts      : r=1, pp=0
[12/05 01:16:07     82s]       cell areas       : b=0.000um^2, i=534.341um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9308.655um^2
[12/05 01:16:07     82s]       cell capacitance : b=0.000pF, i=0.627pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.631pF
[12/05 01:16:07     82s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:07     82s]       wire capacitance : top=0.000pF, trunk=0.329pF, leaf=0.563pF, total=0.892pF
[12/05 01:16:07     82s]       wire lengths     : top=0.000um, trunk=2645.980um, leaf=3928.809um, total=6574.789um
[12/05 01:16:07     82s]       hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2073.070um, total=4721.210um
[12/05 01:16:07     82s]     Clock DAG net violations after 'Clustering':
[12/05 01:16:07     82s]       Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 01:16:07     82s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/05 01:16:07     82s]       Trunk : target=0.222ns count=8 avg=0.140ns sd=0.064ns min=0.000ns max=0.222ns {2 <= 0.133ns, 5 <= 0.178ns, 0 <= 0.200ns, 0 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:07     82s]       Leaf  : target=0.222ns count=5 avg=0.194ns sd=0.005ns min=0.186ns max=0.200ns {0 <= 0.133ns, 0 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:07     82s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/05 01:16:07     82s]        Invs: INV12CK: 10 INV8CK: 1 
[12/05 01:16:07     82s]      Logics: XMD: 1 
[12/05 01:16:07     82s]     Primary reporting skew groups after 'Clustering':
[12/05 01:16:07     82s]       skew_group clk/func_mode: insertion delay [min=1.525, max=1.557, avg=1.543, sd=0.009], skew [0.031 vs 0.134], 100% {1.525, 1.557} (wid=0.100 ws=0.018) (gid=1.461 gs=0.018)
[12/05 01:16:07     82s]           min path sink: CORE/map_f_reg_3__3_/CK
[12/05 01:16:07     82s]           max path sink: CORE/row_f_reg_3__2_/CK
[12/05 01:16:07     82s]     Skew group summary after 'Clustering':
[12/05 01:16:07     82s]       skew_group clk/func_mode: insertion delay [min=1.525, max=1.557, avg=1.543, sd=0.009], skew [0.031 vs 0.134], 100% {1.525, 1.557} (wid=0.100 ws=0.018) (gid=1.461 gs=0.018)
[12/05 01:16:07     82s]     Legalizer API calls during this step: 150 succeeded with high effort: 150 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:07     82s]   Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/05 01:16:07     82s]   
[12/05 01:16:07     82s]   Post-Clustering Statistics Report
[12/05 01:16:07     82s]   =================================
[12/05 01:16:07     82s]   
[12/05 01:16:07     82s]   Fanout Statistics:
[12/05 01:16:07     82s]   
[12/05 01:16:07     82s]   ----------------------------------------------------------------------------------------
[12/05 01:16:07     82s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/05 01:16:07     82s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/05 01:16:07     82s]   ----------------------------------------------------------------------------------------
[12/05 01:16:07     82s]   Trunk         9       1.444       1         3        0.726      {6 <= 1, 2 <= 2, 1 <= 3}
[12/05 01:16:07     82s]   Leaf          5      51.600      17        66       19.655      {1 <= 26, 4 <= 66}
[12/05 01:16:07     82s]   ----------------------------------------------------------------------------------------
[12/05 01:16:07     82s]   
[12/05 01:16:07     82s]   Clustering Failure Statistics:
[12/05 01:16:07     82s]   
[12/05 01:16:07     82s]   ----------------------------------------------
[12/05 01:16:07     82s]   Net Type    Clusters    Clusters    Transition
[12/05 01:16:07     82s]               Tried       Failed      Failures
[12/05 01:16:07     82s]   ----------------------------------------------
[12/05 01:16:07     82s]   Trunk           7          1            1
[12/05 01:16:07     82s]   Leaf           12          6            6
[12/05 01:16:07     82s]   ----------------------------------------------
[12/05 01:16:07     82s]   
[12/05 01:16:07     82s]   Clustering Partition Statistics:
[12/05 01:16:07     82s]   
[12/05 01:16:07     82s]   -------------------------------------------------------------------------------------
[12/05 01:16:07     82s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[12/05 01:16:07     82s]               Fraction    Fraction    Count        Size       Size    Size    Size
[12/05 01:16:07     82s]   -------------------------------------------------------------------------------------
[12/05 01:16:07     82s]   Trunk        0.000       1.000          5          2.000      1       5       1.732
[12/05 01:16:07     82s]   Leaf         0.000       1.000          1        258.000    258     258       0.000
[12/05 01:16:07     82s]   -------------------------------------------------------------------------------------
[12/05 01:16:07     82s]   
[12/05 01:16:07     82s]   
[12/05 01:16:07     82s]   Looking for fanout violations...
[12/05 01:16:07     82s]   Looking for fanout violations done.
[12/05 01:16:07     82s]   CongRepair After Initial Clustering...
[12/05 01:16:07     82s]   Reset timing graph...
[12/05 01:16:07     82s] Ignoring AAE DB Resetting ...
[12/05 01:16:07     82s]   Reset timing graph done.
[12/05 01:16:07     82s]   Leaving CCOpt scope - Early Global Route...
[12/05 01:16:07     82s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2373.8M
[12/05 01:16:07     82s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2373.8M
[12/05 01:16:07     82s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2373.8M
[12/05 01:16:07     82s] All LLGs are deleted
[12/05 01:16:07     82s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2373.8M
[12/05 01:16:07     82s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2373.8M
[12/05 01:16:07     82s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.006, MEM:2335.8M
[12/05 01:16:07     82s]   Clock implementation routing...
[12/05 01:16:07     82s] Net route status summary:
[12/05 01:16:07     82s]   Clock:        13 (unrouted=13, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 01:16:07     82s]   Non-clock:  1332 (unrouted=89, trialRouted=1243, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 01:16:07     82s]     Routing using eGR only...
[12/05 01:16:07     82s]       Early Global Route - eGR only step...
[12/05 01:16:07     82s] (ccopt eGR): There are 13 nets for routing of which 12 have one or more fixed wires.
[12/05 01:16:07     82s] (ccopt eGR): Start to route 13 all nets
[12/05 01:16:07     82s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Started Import and model ( Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Started Create place DB ( Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Started Import place data ( Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Started Read instances and placement ( Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Started Read nets ( Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Started Create route DB ( Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       == Non-default Options ==
[12/05 01:16:07     82s] (I)       Clean congestion better                            : true
[12/05 01:16:07     82s] (I)       Estimate vias on DPT layer                         : true
[12/05 01:16:07     82s] (I)       Clean congestion layer assignment rounds           : 3
[12/05 01:16:07     82s] (I)       Layer constraints as soft constraints              : true
[12/05 01:16:07     82s] (I)       Soft top layer                                     : true
[12/05 01:16:07     82s] (I)       Skip prospective layer relax nets                  : true
[12/05 01:16:07     82s] (I)       Better NDR handling                                : true
[12/05 01:16:07     82s] (I)       Improved NDR modeling in LA                        : true
[12/05 01:16:07     82s] (I)       Routing cost fix for NDR handling                  : true
[12/05 01:16:07     82s] (I)       Update initial WL after Phase 1a                   : true
[12/05 01:16:07     82s] (I)       Block tracks for preroutes                         : true
[12/05 01:16:07     82s] (I)       Assign IRoute by net group key                     : true
[12/05 01:16:07     82s] (I)       Block unroutable channels                          : true
[12/05 01:16:07     82s] (I)       Block unroutable channel fix                       : true
[12/05 01:16:07     82s] (I)       Block unroutable channels 3D                       : true
[12/05 01:16:07     82s] (I)       Bound layer relaxed segment wl                     : true
[12/05 01:16:07     82s] (I)       Bound layer relaxed segment wl fix                 : true
[12/05 01:16:07     82s] (I)       Blocked pin reach length threshold                 : 2
[12/05 01:16:07     82s] (I)       Check blockage within NDR space in TA              : true
[12/05 01:16:07     82s] (I)       Skip must join for term with via pillar            : true
[12/05 01:16:07     82s] (I)       Model find APA for IO pin                          : true
[12/05 01:16:07     82s] (I)       On pin location for off pin term                   : true
[12/05 01:16:07     82s] (I)       Handle EOL spacing                                 : true
[12/05 01:16:07     82s] (I)       Merge PG vias by gap                               : true
[12/05 01:16:07     82s] (I)       Maximum routing layer                              : 6
[12/05 01:16:07     82s] (I)       Route selected nets only                           : true
[12/05 01:16:07     82s] (I)       Refine MST                                         : true
[12/05 01:16:07     82s] (I)       Honor PRL                                          : true
[12/05 01:16:07     82s] (I)       Strong congestion aware                            : true
[12/05 01:16:07     82s] (I)       Improved initial location for IRoutes              : true
[12/05 01:16:07     82s] (I)       Multi panel TA                                     : true
[12/05 01:16:07     82s] (I)       Penalize wire overlap                              : true
[12/05 01:16:07     82s] (I)       Expand small instance blockage                     : true
[12/05 01:16:07     82s] (I)       Reduce via in TA                                   : true
[12/05 01:16:07     82s] (I)       SS-aware routing                                   : true
[12/05 01:16:07     82s] (I)       Improve tree edge sharing                          : true
[12/05 01:16:07     82s] (I)       Improve 2D via estimation                          : true
[12/05 01:16:07     82s] (I)       Refine Steiner tree                                : true
[12/05 01:16:07     82s] (I)       Build spine tree                                   : true
[12/05 01:16:07     82s] (I)       Model pass through capacity                        : true
[12/05 01:16:07     82s] (I)       Extend blockages by a half GCell                   : true
[12/05 01:16:07     82s] (I)       Consider pin shapes                                : true
[12/05 01:16:07     82s] (I)       Consider pin shapes for all nodes                  : true
[12/05 01:16:07     82s] (I)       Consider NR APA                                    : true
[12/05 01:16:07     82s] (I)       Consider IO pin shape                              : true
[12/05 01:16:07     82s] (I)       Fix pin connection bug                             : true
[12/05 01:16:07     82s] (I)       Consider layer RC for local wires                  : true
[12/05 01:16:07     82s] (I)       LA-aware pin escape length                         : 2
[12/05 01:16:07     82s] (I)       Connect multiple ports                             : true
[12/05 01:16:07     82s] (I)       Split for must join                                : true
[12/05 01:16:07     82s] (I)       Number of threads                                  : 1
[12/05 01:16:07     82s] (I)       Routing effort level                               : 10000
[12/05 01:16:07     82s] (I)       Special modeling for N7                            : 0
[12/05 01:16:07     82s] (I)       Special modeling for N6                            : 0
[12/05 01:16:07     82s] (I)       Special modeling for N2                            : 0
[12/05 01:16:07     82s] (I)       Special modeling for N3 v9                         : 0
[12/05 01:16:07     82s] (I)       Special modeling for N5 v6                         : 0
[12/05 01:16:07     82s] (I)       Special modeling for N5PPv2                        : 0
[12/05 01:16:07     82s] (I)       Special settings for S3                            : 0
[12/05 01:16:07     82s] (I)       Special settings for S4                            : 0
[12/05 01:16:07     82s] (I)       Special settings for S5 v2                         : 0
[12/05 01:16:07     82s] (I)       Special settings for S7                            : 0
[12/05 01:16:07     82s] (I)       Special settings for S8 v6                         : 0
[12/05 01:16:07     82s] (I)       Prefer layer length threshold                      : 8
[12/05 01:16:07     82s] (I)       Overflow penalty cost                              : 10
[12/05 01:16:07     82s] (I)       A-star cost                                        : 0.300000
[12/05 01:16:07     82s] (I)       Misalignment cost                                  : 10.000000
[12/05 01:16:07     82s] (I)       Threshold for short IRoute                         : 6
[12/05 01:16:07     82s] (I)       Via cost during post routing                       : 1.000000
[12/05 01:16:07     82s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/05 01:16:07     82s] (I)       Source-to-sink ratio                               : 0.300000
[12/05 01:16:07     82s] (I)       Scenic ratio bound                                 : 3.000000
[12/05 01:16:07     82s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/05 01:16:07     82s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/05 01:16:07     82s] (I)       PG-aware similar topology routing                  : true
[12/05 01:16:07     82s] (I)       Maze routing via cost fix                          : true
[12/05 01:16:07     82s] (I)       Apply PRL on PG terms                              : true
[12/05 01:16:07     82s] (I)       Apply PRL on obs objects                           : true
[12/05 01:16:07     82s] (I)       Handle range-type spacing rules                    : true
[12/05 01:16:07     82s] (I)       PG gap threshold multiplier                        : 10.000000
[12/05 01:16:07     82s] (I)       Parallel spacing query fix                         : true
[12/05 01:16:07     82s] (I)       Force source to root IR                            : true
[12/05 01:16:07     82s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/05 01:16:07     82s] (I)       Do not relax to DPT layer                          : true
[12/05 01:16:07     82s] (I)       No DPT in post routing                             : true
[12/05 01:16:07     82s] (I)       Modeling PG via merging fix                        : true
[12/05 01:16:07     82s] (I)       Shield aware TA                                    : true
[12/05 01:16:07     82s] (I)       Strong shield aware TA                             : true
[12/05 01:16:07     82s] (I)       Overflow calculation fix in LA                     : true
[12/05 01:16:07     82s] (I)       Post routing fix                                   : true
[12/05 01:16:07     82s] (I)       Strong post routing                                : true
[12/05 01:16:07     82s] (I)       NDR via pillar fix                                 : true
[12/05 01:16:07     82s] (I)       Violation on path threshold                        : 1
[12/05 01:16:07     82s] (I)       Pass through capacity modeling                     : true
[12/05 01:16:07     82s] (I)       Select the non-relaxed segments in post routing stage : true
[12/05 01:16:07     82s] (I)       Select term pin box for io pin                     : true
[12/05 01:16:07     82s] (I)       Penalize NDR sharing                               : true
[12/05 01:16:07     82s] (I)       Keep fixed segments                                : true
[12/05 01:16:07     82s] (I)       Reorder net groups by key                          : true
[12/05 01:16:07     82s] (I)       Increase net scenic ratio                          : true
[12/05 01:16:07     82s] (I)       Method to set GCell size                           : row
[12/05 01:16:07     82s] (I)       Connect multiple ports and must join fix           : true
[12/05 01:16:07     82s] (I)       Avoid high resistance layers                       : true
[12/05 01:16:07     82s] (I)       Fix unreachable term connection                    : true
[12/05 01:16:07     82s] (I)       Model find APA for IO pin fix                      : true
[12/05 01:16:07     82s] (I)       Avoid connecting non-metal layers                  : true
[12/05 01:16:07     82s] (I)       Use track pitch for NDR                            : true
[12/05 01:16:07     82s] (I)       Top layer relaxation fix                           : true
[12/05 01:16:07     82s] (I)       Counted 18300 PG shapes. We will not process PG shapes layer by layer.
[12/05 01:16:07     82s] (I)       Started Import route data (1T) ( Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       ============== Pin Summary ==============
[12/05 01:16:07     82s] (I)       +-------+--------+---------+------------+
[12/05 01:16:07     82s] (I)       | Layer | # pins | % total |      Group |
[12/05 01:16:07     82s] (I)       +-------+--------+---------+------------+
[12/05 01:16:07     82s] (I)       |     1 |   5119 |  100.00 |        Pin |
[12/05 01:16:07     82s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 01:16:07     82s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 01:16:07     82s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 01:16:07     82s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 01:16:07     82s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 01:16:07     82s] (I)       +-------+--------+---------+------------+
[12/05 01:16:07     82s] (I)       Use row-based GCell size
[12/05 01:16:07     82s] (I)       Use row-based GCell align
[12/05 01:16:07     82s] (I)       GCell unit size   : 5040
[12/05 01:16:07     82s] (I)       GCell multiplier  : 1
[12/05 01:16:07     82s] (I)       GCell row height  : 5040
[12/05 01:16:07     82s] (I)       Actual row height : 5040
[12/05 01:16:07     82s] (I)       GCell align ref   : 240560 240800
[12/05 01:16:07     82s] [NR-eGR] Track table information for default rule: 
[12/05 01:16:07     82s] [NR-eGR] metal1 has no routable track
[12/05 01:16:07     82s] [NR-eGR] metal2 has single uniform track structure
[12/05 01:16:07     82s] [NR-eGR] metal3 has single uniform track structure
[12/05 01:16:07     82s] [NR-eGR] metal4 has single uniform track structure
[12/05 01:16:07     82s] [NR-eGR] metal5 has single uniform track structure
[12/05 01:16:07     82s] [NR-eGR] metal6 has single uniform track structure
[12/05 01:16:07     82s] (I)       =================== Default via ====================
[12/05 01:16:07     82s] (I)       +---+------------------+---------------------------+
[12/05 01:16:07     82s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/05 01:16:07     82s] (I)       +---+------------------+---------------------------+
[12/05 01:16:07     82s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/05 01:16:07     82s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/05 01:16:07     82s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/05 01:16:07     82s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/05 01:16:07     82s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/05 01:16:07     82s] (I)       +---+------------------+---------------------------+
[12/05 01:16:07     82s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Started Read routing blockages ( Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Started Read instance blockages ( Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Started Read PG blockages ( Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] [NR-eGR] Read 167 PG shapes
[12/05 01:16:07     82s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Started Read boundary cut boxes ( Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] [NR-eGR] #Routing Blockages  : 0
[12/05 01:16:07     82s] [NR-eGR] #Instance Blockages : 5480
[12/05 01:16:07     82s] [NR-eGR] #PG Blockages       : 167
[12/05 01:16:07     82s] [NR-eGR] #Halo Blockages     : 0
[12/05 01:16:07     82s] [NR-eGR] #Boundary Blockages : 0
[12/05 01:16:07     82s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Started Read blackboxes ( Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 01:16:07     82s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Started Read prerouted ( Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/05 01:16:07     82s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Started Read unlegalized nets ( Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Started Read nets ( Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] [NR-eGR] Read numTotalNets=1343  numIgnoredNets=1330
[12/05 01:16:07     82s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] [NR-eGR] Connected 0 must-join pins/ports
[12/05 01:16:07     82s] (I)       Started Set up via pillars ( Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       early_global_route_priority property id does not exist.
[12/05 01:16:07     82s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Model blockages into capacity
[12/05 01:16:07     82s] (I)       Read Num Blocks=21767  Num Prerouted Wires=0  Num CS=0
[12/05 01:16:07     82s] (I)       Started Initialize 3D capacity ( Curr Mem: 2335.85 MB )
[12/05 01:16:07     82s] (I)       Layer 1 (V) : #blockages 15999 : #preroutes 0
[12/05 01:16:07     82s] (I)       Layer 2 (H) : #blockages 4316 : #preroutes 0
[12/05 01:16:07     82s] (I)       Layer 3 (V) : #blockages 484 : #preroutes 0
[12/05 01:16:07     82s] (I)       Layer 4 (H) : #blockages 484 : #preroutes 0
[12/05 01:16:07     82s] (I)       Layer 5 (V) : #blockages 484 : #preroutes 0
[12/05 01:16:07     82s] (I)       Finished Initialize 3D capacity ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2343.85 MB )
[12/05 01:16:07     82s] (I)       -- layer congestion ratio --
[12/05 01:16:07     82s] (I)       Layer 1 : 0.100000
[12/05 01:16:07     82s] (I)       Layer 2 : 0.700000
[12/05 01:16:07     82s] (I)       Layer 3 : 0.700000
[12/05 01:16:07     82s] (I)       Layer 4 : 1.000000
[12/05 01:16:07     82s] (I)       Layer 5 : 1.000000
[12/05 01:16:07     82s] (I)       Layer 6 : 1.000000
[12/05 01:16:07     82s] (I)       ----------------------------
[12/05 01:16:07     82s] (I)       Started Move terms for access ( Curr Mem: 2343.85 MB )
[12/05 01:16:07     82s] (I)       Moved 1 terms for better access 
[12/05 01:16:07     82s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2343.85 MB )
[12/05 01:16:07     82s] (I)       Number of ignored nets                =      0
[12/05 01:16:07     82s] (I)       Number of connected nets              =      0
[12/05 01:16:07     82s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/05 01:16:07     82s] (I)       Number of clock nets                  =     13.  Ignored: No
[12/05 01:16:07     82s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 01:16:07     82s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 01:16:07     82s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 01:16:07     82s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 01:16:07     82s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 01:16:07     82s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 01:16:07     82s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 01:16:07     82s] (I)       Finished Import route data (1T) ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2343.85 MB )
[12/05 01:16:07     82s] (I)       Finished Create route DB ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2343.85 MB )
[12/05 01:16:07     82s] (I)       Started Read aux data ( Curr Mem: 2343.85 MB )
[12/05 01:16:07     82s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2343.85 MB )
[12/05 01:16:07     82s] (I)       Started Others data preparation ( Curr Mem: 2343.85 MB )
[12/05 01:16:07     82s] [NR-eGR] There are 12 clock nets ( 12 with NDR ).
[12/05 01:16:07     82s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2343.85 MB )
[12/05 01:16:07     82s] (I)       Started Create route kernel ( Curr Mem: 2343.85 MB )
[12/05 01:16:07     82s] (I)       Ndr track 0 does not exist
[12/05 01:16:07     82s] (I)       Ndr track 0 does not exist
[12/05 01:16:07     82s] (I)       ---------------------Grid Graph Info--------------------
[12/05 01:16:07     82s] (I)       Routing area        : (0, 0) - (2745360, 2745360)
[12/05 01:16:07     82s] (I)       Core area           : (240560, 240800) - (2504800, 2503760)
[12/05 01:16:07     82s] (I)       Site width          :   620  (dbu)
[12/05 01:16:07     82s] (I)       Row height          :  5040  (dbu)
[12/05 01:16:07     82s] (I)       GCell row height    :  5040  (dbu)
[12/05 01:16:07     82s] (I)       GCell width         :  5040  (dbu)
[12/05 01:16:07     82s] (I)       GCell height        :  5040  (dbu)
[12/05 01:16:07     82s] (I)       Grid                :   544   544     6
[12/05 01:16:07     82s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 01:16:07     82s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/05 01:16:07     82s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/05 01:16:07     82s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 01:16:07     82s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 01:16:07     82s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 01:16:07     82s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 01:16:07     82s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 01:16:07     82s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/05 01:16:07     82s] (I)       Total num of tracks :     0  4428  4902  4428  4902  1106
[12/05 01:16:07     82s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 01:16:07     82s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 01:16:07     82s] (I)       --------------------------------------------------------
[12/05 01:16:07     82s] 
[12/05 01:16:07     82s] [NR-eGR] ============ Routing rule table ============
[12/05 01:16:07     82s] [NR-eGR] Rule id: 0  Nets: 12 
[12/05 01:16:07     82s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/05 01:16:07     82s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[12/05 01:16:07     82s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[12/05 01:16:07     82s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:16:07     82s] [NR-eGR] Rule id: 1  Nets: 0 
[12/05 01:16:07     82s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 01:16:07     82s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 01:16:07     82s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:16:07     82s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:16:07     82s] [NR-eGR] ========================================
[12/05 01:16:07     82s] [NR-eGR] 
[12/05 01:16:07     82s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 01:16:07     82s] (I)       blocked tracks on layer2 : = 648491 / 2408832 (26.92%)
[12/05 01:16:07     82s] (I)       blocked tracks on layer3 : = 707922 / 2666688 (26.55%)
[12/05 01:16:07     82s] (I)       blocked tracks on layer4 : = 332531 / 2408832 (13.80%)
[12/05 01:16:07     82s] (I)       blocked tracks on layer5 : = 369302 / 2666688 (13.85%)
[12/05 01:16:07     82s] (I)       blocked tracks on layer6 : = 86046 / 601664 (14.30%)
[12/05 01:16:07     82s] (I)       Finished Create route kernel ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 2360.22 MB )
[12/05 01:16:07     82s] (I)       Finished Import and model ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 2360.22 MB )
[12/05 01:16:07     82s] (I)       Reset routing kernel
[12/05 01:16:07     82s] (I)       Started Global Routing ( Curr Mem: 2360.22 MB )
[12/05 01:16:07     82s] (I)       Started Initialization ( Curr Mem: 2360.22 MB )
[12/05 01:16:07     82s] (I)       totalPins=281  totalGlobalPin=281 (100.00%)
[12/05 01:16:07     82s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2360.22 MB )
[12/05 01:16:07     82s] (I)       Started Net group 1 ( Curr Mem: 2360.22 MB )
[12/05 01:16:07     82s] (I)       Started Generate topology ( Curr Mem: 2360.22 MB )
[12/05 01:16:07     82s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2360.22 MB )
[12/05 01:16:07     82s] (I)       total 2D Cap : 4052444 = (1968803 H, 2083641 V)
[12/05 01:16:07     82s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [3, 4]
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1a Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1a ( Curr Mem: 2360.22 MB )
[12/05 01:16:07     82s] (I)       Started Pattern routing (1T) ( Curr Mem: 2360.22 MB )
[12/05 01:16:07     82s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2360.22 MB )
[12/05 01:16:07     82s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2360.22 MB )
[12/05 01:16:07     82s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/05 01:16:07     82s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2360.22 MB )
[12/05 01:16:07     82s] (I)       Usage: 1296 = (632 H, 664 V) = (0.03% H, 0.03% V) = (3.185e+03um H, 3.347e+03um V)
[12/05 01:16:07     82s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2360.22 MB )
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1b Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1b ( Curr Mem: 2360.22 MB )
[12/05 01:16:07     82s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2360.22 MB )
[12/05 01:16:07     82s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Usage: 1296 = (632 H, 664 V) = (0.03% H, 0.03% V) = (3.185e+03um H, 3.347e+03um V)
[12/05 01:16:07     82s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.531840e+03um
[12/05 01:16:07     82s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1c Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1c ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Started Two level routing ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Level2 Grid: 109 x 109
[12/05 01:16:07     82s] (I)       Started Two Level Routing ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Usage: 1296 = (632 H, 664 V) = (0.03% H, 0.03% V) = (3.185e+03um H, 3.347e+03um V)
[12/05 01:16:07     82s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1d Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1d ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Started Detoured routing ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Usage: 1296 = (632 H, 664 V) = (0.03% H, 0.03% V) = (3.185e+03um H, 3.347e+03um V)
[12/05 01:16:07     82s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1e Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1e ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Started Route legalization ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Usage: 1296 = (632 H, 664 V) = (0.03% H, 0.03% V) = (3.185e+03um H, 3.347e+03um V)
[12/05 01:16:07     82s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.531840e+03um
[12/05 01:16:07     82s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1f Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1f ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Usage: 1296 = (632 H, 664 V) = (0.03% H, 0.03% V) = (3.185e+03um H, 3.347e+03um V)
[12/05 01:16:07     82s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1g Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1g ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Started Post Routing ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Usage: 1261 = (616 H, 645 V) = (0.03% H, 0.03% V) = (3.105e+03um H, 3.251e+03um V)
[12/05 01:16:07     82s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       numNets=12  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=987
[12/05 01:16:07     82s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1h Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1h ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Started Post Routing ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Usage: 1266 = (616 H, 650 V) = (0.03% H, 0.03% V) = (3.105e+03um H, 3.276e+03um V)
[12/05 01:16:07     82s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Started Layer assignment (1T) ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Started Net group 2 ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Started Generate topology ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       total 2D Cap : 6879890 = (4278617 H, 2601273 V)
[12/05 01:16:07     82s] [NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1a Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1a ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Started Pattern routing (1T) ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Usage: 1574 = (751 H, 823 V) = (0.02% H, 0.03% V) = (3.785e+03um H, 4.148e+03um V)
[12/05 01:16:07     82s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1b Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1b ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Usage: 1574 = (751 H, 823 V) = (0.02% H, 0.03% V) = (3.785e+03um H, 4.148e+03um V)
[12/05 01:16:07     82s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.932960e+03um
[12/05 01:16:07     82s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1c Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1c ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Usage: 1574 = (751 H, 823 V) = (0.02% H, 0.03% V) = (3.785e+03um H, 4.148e+03um V)
[12/05 01:16:07     82s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1d Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1d ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Usage: 1574 = (751 H, 823 V) = (0.02% H, 0.03% V) = (3.785e+03um H, 4.148e+03um V)
[12/05 01:16:07     82s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1e Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1e ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Started Route legalization ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Usage: 1574 = (751 H, 823 V) = (0.02% H, 0.03% V) = (3.785e+03um H, 4.148e+03um V)
[12/05 01:16:07     82s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.932960e+03um
[12/05 01:16:07     82s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1f Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1f ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Usage: 1574 = (751 H, 823 V) = (0.02% H, 0.03% V) = (3.785e+03um H, 4.148e+03um V)
[12/05 01:16:07     82s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1g Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1g ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Started Post Routing ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Usage: 1540 = (735 H, 805 V) = (0.02% H, 0.03% V) = (3.704e+03um H, 4.057e+03um V)
[12/05 01:16:07     82s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       numNets=2  numFullyRipUpNets=0  numPartialRipUpNets=2 routedWL=0
[12/05 01:16:07     82s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 6]
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1h Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1h ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Started Post Routing ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Usage: 1540 = (735 H, 805 V) = (0.02% H, 0.03% V) = (3.704e+03um H, 4.057e+03um V)
[12/05 01:16:07     82s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Finished Net group 2 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Started Net group 3 ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Started Generate topology ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       total 2D Cap : 8649579 = (4278617 H, 4370962 V)
[12/05 01:16:07     82s] [NR-eGR] Layer group 3: route 2 net(s) in layer range [2, 6]
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1a Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1a ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Started Pattern routing (1T) ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Usage: 2134 = (997 H, 1137 V) = (0.02% H, 0.03% V) = (5.025e+03um H, 5.730e+03um V)
[12/05 01:16:07     82s] (I)       Started Add via demand to 2D ( Curr Mem: 2364.74 MB )
[12/05 01:16:07     82s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1b Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1b ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Usage: 2134 = (997 H, 1137 V) = (0.02% H, 0.03% V) = (5.025e+03um H, 5.730e+03um V)
[12/05 01:16:07     82s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.075536e+04um
[12/05 01:16:07     82s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/05 01:16:07     82s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/05 01:16:07     82s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1c Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1c ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Usage: 2134 = (997 H, 1137 V) = (0.02% H, 0.03% V) = (5.025e+03um H, 5.730e+03um V)
[12/05 01:16:07     82s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1d Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1d ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Usage: 2134 = (997 H, 1137 V) = (0.02% H, 0.03% V) = (5.025e+03um H, 5.730e+03um V)
[12/05 01:16:07     82s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1e Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1e ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Started Route legalization ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Usage: 2134 = (997 H, 1137 V) = (0.02% H, 0.03% V) = (5.025e+03um H, 5.730e+03um V)
[12/05 01:16:07     82s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.075536e+04um
[12/05 01:16:07     82s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1f Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1f ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Usage: 2134 = (997 H, 1137 V) = (0.02% H, 0.03% V) = (5.025e+03um H, 5.730e+03um V)
[12/05 01:16:07     82s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1g Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1g ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Started Post Routing ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Usage: 2134 = (997 H, 1137 V) = (0.02% H, 0.03% V) = (5.025e+03um H, 5.730e+03um V)
[12/05 01:16:07     82s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] (I)       ============  Phase 1h Route ============
[12/05 01:16:07     82s] (I)       Started Phase 1h ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Started Post Routing ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Usage: 2134 = (997 H, 1137 V) = (0.02% H, 0.03% V) = (5.025e+03um H, 5.730e+03um V)
[12/05 01:16:07     82s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Started Layer assignment (1T) ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Finished Net group 3 ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       
[12/05 01:16:07     82s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/05 01:16:07     82s] [NR-eGR]                        OverCon            
[12/05 01:16:07     82s] [NR-eGR]                         #Gcell     %Gcell
[12/05 01:16:07     82s] [NR-eGR]       Layer                (0)    OverCon 
[12/05 01:16:07     82s] [NR-eGR] ----------------------------------------------
[12/05 01:16:07     82s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:07     82s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:07     82s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:07     82s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:07     82s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:07     82s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:07     82s] [NR-eGR] ----------------------------------------------
[12/05 01:16:07     82s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/05 01:16:07     82s] [NR-eGR] 
[12/05 01:16:07     82s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Started Export 3D cong map ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       total 2D Cap : 8660144 = (4283335 H, 4376809 V)
[12/05 01:16:07     82s] (I)       Started Export 2D cong map ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 01:16:07     82s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/05 01:16:07     82s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       ============= Track Assignment ============
[12/05 01:16:07     82s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Started Track Assignment (1T) ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/05 01:16:07     82s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Run Multi-thread track assignment
[12/05 01:16:07     82s] (I)       Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Started Export ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] [NR-eGR] Started Export DB wires ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] [NR-eGR] Started Export all nets ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] [NR-eGR] Started Set wire vias ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:07     82s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 4942
[12/05 01:16:07     82s] [NR-eGR] metal2  (2V) length: 8.210147e+04um, number of vias: 7210
[12/05 01:16:07     82s] [NR-eGR] metal3  (3H) length: 9.828371e+04um, number of vias: 899
[12/05 01:16:07     82s] [NR-eGR] metal4  (4V) length: 2.801932e+04um, number of vias: 164
[12/05 01:16:07     82s] [NR-eGR] metal5  (5H) length: 1.043480e+04um, number of vias: 12
[12/05 01:16:07     82s] [NR-eGR] metal6  (6V) length: 2.962400e+02um, number of vias: 0
[12/05 01:16:07     82s] [NR-eGR] Total length: 2.191355e+05um, number of vias: 13227
[12/05 01:16:07     82s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:07     82s] [NR-eGR] Total eGR-routed clock nets wire length: 6.626180e+03um 
[12/05 01:16:07     82s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:07     82s] [NR-eGR] Report for selected net(s) only.
[12/05 01:16:07     82s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 280
[12/05 01:16:07     82s] [NR-eGR] metal2  (2V) length: 6.344800e+02um, number of vias: 309
[12/05 01:16:07     82s] [NR-eGR] metal3  (3H) length: 3.217980e+03um, number of vias: 171
[12/05 01:16:07     82s] [NR-eGR] metal4  (4V) length: 2.750160e+03um, number of vias: 3
[12/05 01:16:07     82s] [NR-eGR] metal5  (5H) length: 2.356000e+01um, number of vias: 0
[12/05 01:16:07     82s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[12/05 01:16:07     82s] [NR-eGR] Total length: 6.626180e+03um, number of vias: 763
[12/05 01:16:07     82s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:07     82s] [NR-eGR] Total routed clock nets wire length: 6.626180e+03um, number of vias: 763
[12/05 01:16:07     82s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:07     82s] (I)       Started Update net boxes ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Started Update timing ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Started Postprocess design ( Curr Mem: 2369.25 MB )
[12/05 01:16:07     82s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:07     82s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s]       Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/05 01:16:08     82s]     Routing using eGR only done.
[12/05 01:16:08     82s] Net route status summary:
[12/05 01:16:08     82s]   Clock:        13 (unrouted=1, trialRouted=0, noStatus=0, routed=12, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 01:16:08     82s]   Non-clock:  1332 (unrouted=89, trialRouted=1243, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 01:16:08     82s] 
[12/05 01:16:08     82s] CCOPT: Done with clock implementation routing.
[12/05 01:16:08     82s] 
[12/05 01:16:08     82s]   Clock implementation routing done.
[12/05 01:16:08     82s]   Fixed 12 wires.
[12/05 01:16:08     82s]   CCOpt: Starting congestion repair using flow wrapper...
[12/05 01:16:08     82s]     Congestion Repair...
[12/05 01:16:08     82s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:01:22.7/0:15:04.6 (0.1), mem = 2350.3M
[12/05 01:16:08     82s] Info: Disable timing driven in postCTS congRepair.
[12/05 01:16:08     82s] 
[12/05 01:16:08     82s] Starting congRepair ...
[12/05 01:16:08     82s] User Input Parameters:
[12/05 01:16:08     82s] - Congestion Driven    : On
[12/05 01:16:08     82s] - Timing Driven        : Off
[12/05 01:16:08     82s] - Area-Violation Based : On
[12/05 01:16:08     82s] - Start Rollback Level : -5
[12/05 01:16:08     82s] - Legalized            : On
[12/05 01:16:08     82s] - Window Based         : Off
[12/05 01:16:08     82s] - eDen incr mode       : Off
[12/05 01:16:08     82s] - Small incr mode      : Off
[12/05 01:16:08     82s] 
[12/05 01:16:08     82s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2350.3M
[12/05 01:16:08     82s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.010, MEM:2350.3M
[12/05 01:16:08     82s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2350.3M
[12/05 01:16:08     82s] Starting Early Global Route congestion estimation: mem = 2350.3M
[12/05 01:16:08     82s] (I)       Started Import and model ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Started Create place DB ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Started Import place data ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Started Read instances and placement ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Started Read nets ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Started Create route DB ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       == Non-default Options ==
[12/05 01:16:08     82s] (I)       Maximum routing layer                              : 6
[12/05 01:16:08     82s] (I)       Number of threads                                  : 1
[12/05 01:16:08     82s] (I)       Use non-blocking free Dbs wires                    : false
[12/05 01:16:08     82s] (I)       Method to set GCell size                           : row
[12/05 01:16:08     82s] (I)       Counted 18300 PG shapes. We will not process PG shapes layer by layer.
[12/05 01:16:08     82s] (I)       Started Import route data (1T) ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       ============== Pin Summary ==============
[12/05 01:16:08     82s] (I)       +-------+--------+---------+------------+
[12/05 01:16:08     82s] (I)       | Layer | # pins | % total |      Group |
[12/05 01:16:08     82s] (I)       +-------+--------+---------+------------+
[12/05 01:16:08     82s] (I)       |     1 |   5119 |  100.00 |        Pin |
[12/05 01:16:08     82s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 01:16:08     82s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 01:16:08     82s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 01:16:08     82s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 01:16:08     82s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 01:16:08     82s] (I)       +-------+--------+---------+------------+
[12/05 01:16:08     82s] (I)       Use row-based GCell size
[12/05 01:16:08     82s] (I)       Use row-based GCell align
[12/05 01:16:08     82s] (I)       GCell unit size   : 5040
[12/05 01:16:08     82s] (I)       GCell multiplier  : 1
[12/05 01:16:08     82s] (I)       GCell row height  : 5040
[12/05 01:16:08     82s] (I)       Actual row height : 5040
[12/05 01:16:08     82s] (I)       GCell align ref   : 240560 240800
[12/05 01:16:08     82s] [NR-eGR] Track table information for default rule: 
[12/05 01:16:08     82s] [NR-eGR] metal1 has no routable track
[12/05 01:16:08     82s] [NR-eGR] metal2 has single uniform track structure
[12/05 01:16:08     82s] [NR-eGR] metal3 has single uniform track structure
[12/05 01:16:08     82s] [NR-eGR] metal4 has single uniform track structure
[12/05 01:16:08     82s] [NR-eGR] metal5 has single uniform track structure
[12/05 01:16:08     82s] [NR-eGR] metal6 has single uniform track structure
[12/05 01:16:08     82s] (I)       =================== Default via ====================
[12/05 01:16:08     82s] (I)       +---+------------------+---------------------------+
[12/05 01:16:08     82s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/05 01:16:08     82s] (I)       +---+------------------+---------------------------+
[12/05 01:16:08     82s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/05 01:16:08     82s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/05 01:16:08     82s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/05 01:16:08     82s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/05 01:16:08     82s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/05 01:16:08     82s] (I)       +---+------------------+---------------------------+
[12/05 01:16:08     82s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Started Read routing blockages ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Started Read instance blockages ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Started Read PG blockages ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] [NR-eGR] Read 19228 PG shapes
[12/05 01:16:08     82s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Started Read boundary cut boxes ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] [NR-eGR] #Routing Blockages  : 0
[12/05 01:16:08     82s] [NR-eGR] #Instance Blockages : 5480
[12/05 01:16:08     82s] [NR-eGR] #PG Blockages       : 19228
[12/05 01:16:08     82s] [NR-eGR] #Halo Blockages     : 0
[12/05 01:16:08     82s] [NR-eGR] #Boundary Blockages : 0
[12/05 01:16:08     82s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Started Read blackboxes ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 01:16:08     82s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Started Read prerouted ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] [NR-eGR] Num Prerouted Nets = 12  Num Prerouted Wires = 774
[12/05 01:16:08     82s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Started Read unlegalized nets ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Started Read nets ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] [NR-eGR] Read numTotalNets=1343  numIgnoredNets=12
[12/05 01:16:08     82s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Started Set up via pillars ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       early_global_route_priority property id does not exist.
[12/05 01:16:08     82s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Model blockages into capacity
[12/05 01:16:08     82s] (I)       Read Num Blocks=24708  Num Prerouted Wires=774  Num CS=0
[12/05 01:16:08     82s] (I)       Started Initialize 3D capacity ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Layer 1 (V) : #blockages 18862 : #preroutes 396
[12/05 01:16:08     82s] (I)       Layer 2 (H) : #blockages 4394 : #preroutes 319
[12/05 01:16:08     82s] (I)       Layer 3 (V) : #blockages 484 : #preroutes 58
[12/05 01:16:08     82s] (I)       Layer 4 (H) : #blockages 484 : #preroutes 1
[12/05 01:16:08     82s] (I)       Layer 5 (V) : #blockages 484 : #preroutes 0
[12/05 01:16:08     82s] (I)       Finished Initialize 3D capacity ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       -- layer congestion ratio --
[12/05 01:16:08     82s] (I)       Layer 1 : 0.100000
[12/05 01:16:08     82s] (I)       Layer 2 : 0.700000
[12/05 01:16:08     82s] (I)       Layer 3 : 0.700000
[12/05 01:16:08     82s] (I)       Layer 4 : 0.700000
[12/05 01:16:08     82s] (I)       Layer 5 : 0.700000
[12/05 01:16:08     82s] (I)       Layer 6 : 0.700000
[12/05 01:16:08     82s] (I)       ----------------------------
[12/05 01:16:08     82s] (I)       Number of ignored nets                =     12
[12/05 01:16:08     82s] (I)       Number of connected nets              =      0
[12/05 01:16:08     82s] (I)       Number of fixed nets                  =     12.  Ignored: Yes
[12/05 01:16:08     82s] (I)       Number of clock nets                  =     13.  Ignored: No
[12/05 01:16:08     82s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 01:16:08     82s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 01:16:08     82s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 01:16:08     82s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 01:16:08     82s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 01:16:08     82s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 01:16:08     82s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 01:16:08     82s] (I)       Finished Import route data (1T) ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Finished Create route DB ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Started Read aux data ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Started Others data preparation ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Started Create route kernel ( Curr Mem: 2350.25 MB )
[12/05 01:16:08     82s] (I)       Ndr track 0 does not exist
[12/05 01:16:08     82s] (I)       Ndr track 0 does not exist
[12/05 01:16:08     82s] (I)       ---------------------Grid Graph Info--------------------
[12/05 01:16:08     82s] (I)       Routing area        : (0, 0) - (2745360, 2745360)
[12/05 01:16:08     82s] (I)       Core area           : (240560, 240800) - (2504800, 2503760)
[12/05 01:16:08     82s] (I)       Site width          :   620  (dbu)
[12/05 01:16:08     82s] (I)       Row height          :  5040  (dbu)
[12/05 01:16:08     82s] (I)       GCell row height    :  5040  (dbu)
[12/05 01:16:08     82s] (I)       GCell width         :  5040  (dbu)
[12/05 01:16:08     82s] (I)       GCell height        :  5040  (dbu)
[12/05 01:16:08     82s] (I)       Grid                :   544   544     6
[12/05 01:16:08     82s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 01:16:08     82s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/05 01:16:08     82s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/05 01:16:08     82s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 01:16:08     82s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 01:16:08     82s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 01:16:08     82s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 01:16:08     82s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 01:16:08     82s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/05 01:16:08     82s] (I)       Total num of tracks :     0  4428  4902  4428  4902  1106
[12/05 01:16:08     82s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 01:16:08     82s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 01:16:08     82s] (I)       --------------------------------------------------------
[12/05 01:16:08     82s] 
[12/05 01:16:08     82s] [NR-eGR] ============ Routing rule table ============
[12/05 01:16:08     82s] [NR-eGR] Rule id: 0  Nets: 0 
[12/05 01:16:08     82s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/05 01:16:08     82s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[12/05 01:16:08     82s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[12/05 01:16:08     82s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:16:08     82s] [NR-eGR] Rule id: 1  Nets: 1243 
[12/05 01:16:08     82s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 01:16:08     82s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 01:16:08     82s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:16:08     82s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:16:08     82s] [NR-eGR] ========================================
[12/05 01:16:08     82s] [NR-eGR] 
[12/05 01:16:08     82s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 01:16:08     82s] (I)       blocked tracks on layer2 : = 663318 / 2408832 (27.54%)
[12/05 01:16:08     82s] (I)       blocked tracks on layer3 : = 722731 / 2666688 (27.10%)
[12/05 01:16:08     82s] (I)       blocked tracks on layer4 : = 349326 / 2408832 (14.50%)
[12/05 01:16:08     82s] (I)       blocked tracks on layer5 : = 385135 / 2666688 (14.44%)
[12/05 01:16:08     82s] (I)       blocked tracks on layer6 : = 89704 / 601664 (14.91%)
[12/05 01:16:08     82s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2362.11 MB )
[12/05 01:16:08     82s] (I)       Finished Import and model ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2362.11 MB )
[12/05 01:16:08     82s] (I)       Reset routing kernel
[12/05 01:16:08     82s] (I)       Started Global Routing ( Curr Mem: 2362.11 MB )
[12/05 01:16:08     82s] (I)       Started Initialization ( Curr Mem: 2362.11 MB )
[12/05 01:16:08     82s] (I)       totalPins=4662  totalGlobalPin=4585 (98.35%)
[12/05 01:16:08     82s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2362.11 MB )
[12/05 01:16:08     82s] (I)       Started Net group 1 ( Curr Mem: 2362.11 MB )
[12/05 01:16:08     82s] (I)       Started Generate topology ( Curr Mem: 2362.11 MB )
[12/05 01:16:08     82s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2362.11 MB )
[12/05 01:16:08     82s] (I)       total 2D Cap : 8593065 = (4250571 H, 4342494 V)
[12/05 01:16:08     82s] [NR-eGR] Layer group 1: route 1243 net(s) in layer range [2, 6]
[12/05 01:16:08     82s] (I)       
[12/05 01:16:08     82s] (I)       ============  Phase 1a Route ============
[12/05 01:16:08     82s] (I)       Started Phase 1a ( Curr Mem: 2362.11 MB )
[12/05 01:16:08     82s] (I)       Started Pattern routing (1T) ( Curr Mem: 2362.11 MB )
[12/05 01:16:08     82s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2362.11 MB )
[12/05 01:16:08     82s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2362.11 MB )
[12/05 01:16:08     82s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/05 01:16:08     82s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2362.11 MB )
[12/05 01:16:08     82s] (I)       Usage: 41681 = (20785 H, 20896 V) = (0.49% H, 0.48% V) = (1.048e+05um H, 1.053e+05um V)
[12/05 01:16:08     82s] (I)       Started Add via demand to 2D ( Curr Mem: 2362.11 MB )
[12/05 01:16:08     82s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       
[12/05 01:16:08     82s] (I)       ============  Phase 1b Route ============
[12/05 01:16:08     82s] (I)       Started Phase 1b ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Usage: 41681 = (20785 H, 20896 V) = (0.49% H, 0.48% V) = (1.048e+05um H, 1.053e+05um V)
[12/05 01:16:08     82s] (I)       Overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 2.100722e+05um
[12/05 01:16:08     82s] (I)       Congestion metric : 0.01%H 0.01%V, 0.02%HV
[12/05 01:16:08     82s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/05 01:16:08     82s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       
[12/05 01:16:08     82s] (I)       ============  Phase 1c Route ============
[12/05 01:16:08     82s] (I)       Started Phase 1c ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Started Two level routing ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Level2 Grid: 109 x 109
[12/05 01:16:08     82s] (I)       Started Two Level Routing ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Usage: 41681 = (20785 H, 20896 V) = (0.49% H, 0.48% V) = (1.048e+05um H, 1.053e+05um V)
[12/05 01:16:08     82s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       
[12/05 01:16:08     82s] (I)       ============  Phase 1d Route ============
[12/05 01:16:08     82s] (I)       Started Phase 1d ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Started Detoured routing ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Usage: 41681 = (20785 H, 20896 V) = (0.49% H, 0.48% V) = (1.048e+05um H, 1.053e+05um V)
[12/05 01:16:08     82s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       
[12/05 01:16:08     82s] (I)       ============  Phase 1e Route ============
[12/05 01:16:08     82s] (I)       Started Phase 1e ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Started Route legalization ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Usage: 41681 = (20785 H, 20896 V) = (0.49% H, 0.48% V) = (1.048e+05um H, 1.053e+05um V)
[12/05 01:16:08     82s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 2.100722e+05um
[12/05 01:16:08     82s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       
[12/05 01:16:08     82s] (I)       ============  Phase 1l Route ============
[12/05 01:16:08     82s] (I)       Started Phase 1l ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Started Layer assignment (1T) ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Finished Net group 1 ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Started Clean cong LA ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/05 01:16:08     82s] (I)       Layer  2:    1756438     17671         3      537003     1864247    (22.36%) 
[12/05 01:16:08     82s] (I)       Layer  3:    1955859     20624         8      583272     2075256    (21.94%) 
[12/05 01:16:08     82s] (I)       Layer  4:    2070707      7283         0      308098     2093152    (12.83%) 
[12/05 01:16:08     82s] (I)       Layer  5:    2293788      2453         0      338940     2319588    (12.75%) 
[12/05 01:16:08     82s] (I)       Layer  6:     514521       120         0       81274      519038    (13.54%) 
[12/05 01:16:08     82s] (I)       Total:       8591313     48151        11     1848587     8871281    (17.24%) 
[12/05 01:16:08     82s] (I)       
[12/05 01:16:08     82s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/05 01:16:08     82s] [NR-eGR]                        OverCon            
[12/05 01:16:08     82s] [NR-eGR]                         #Gcell     %Gcell
[12/05 01:16:08     82s] [NR-eGR]       Layer                (1)    OverCon 
[12/05 01:16:08     82s] [NR-eGR] ----------------------------------------------
[12/05 01:16:08     82s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:08     82s] [NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[12/05 01:16:08     82s] [NR-eGR]  metal3  (3)         8( 0.00%)   ( 0.00%) 
[12/05 01:16:08     82s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:08     82s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:08     82s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:08     82s] [NR-eGR] ----------------------------------------------
[12/05 01:16:08     82s] [NR-eGR] Total               11( 0.00%)   ( 0.00%) 
[12/05 01:16:08     82s] [NR-eGR] 
[12/05 01:16:08     82s] (I)       Finished Global Routing ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Started Export 3D cong map ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       total 2D Cap : 8597624 = (4252850 H, 4344774 V)
[12/05 01:16:08     82s] (I)       Started Export 2D cong map ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 01:16:08     82s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/05 01:16:08     82s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] Early Global Route congestion estimation runtime: 0.26 seconds, mem = 2366.6M
[12/05 01:16:08     82s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.260, REAL:0.261, MEM:2366.6M
[12/05 01:16:08     82s] OPERPROF: Starting HotSpotCal at level 1, MEM:2366.6M
[12/05 01:16:08     82s] [hotspot] +------------+---------------+---------------+
[12/05 01:16:08     82s] [hotspot] |            |   max hotspot | total hotspot |
[12/05 01:16:08     82s] [hotspot] +------------+---------------+---------------+
[12/05 01:16:08     82s] [hotspot] | normalized |          0.00 |          0.00 |
[12/05 01:16:08     82s] [hotspot] +------------+---------------+---------------+
[12/05 01:16:08     82s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/05 01:16:08     82s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/05 01:16:08     82s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:2366.6M
[12/05 01:16:08     82s] Skipped repairing congestion.
[12/05 01:16:08     82s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2366.6M
[12/05 01:16:08     82s] Starting Early Global Route wiring: mem = 2366.6M
[12/05 01:16:08     82s] (I)       ============= Track Assignment ============
[12/05 01:16:08     82s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Started Track Assignment (1T) ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/05 01:16:08     82s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     82s] (I)       Run Multi-thread track assignment
[12/05 01:16:08     83s] (I)       Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     83s] (I)       Started Export ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     83s] [NR-eGR] Started Export DB wires ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     83s] [NR-eGR] Started Export all nets ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     83s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     83s] [NR-eGR] Started Set wire vias ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     83s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     83s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     83s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:08     83s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 4942
[12/05 01:16:08     83s] [NR-eGR] metal2  (2V) length: 7.904625e+04um, number of vias: 7134
[12/05 01:16:08     83s] [NR-eGR] metal3  (3H) length: 9.634616e+04um, number of vias: 968
[12/05 01:16:08     83s] [NR-eGR] metal4  (4V) length: 3.079104e+04um, number of vias: 265
[12/05 01:16:08     83s] [NR-eGR] metal5  (5H) length: 1.230151e+04um, number of vias: 19
[12/05 01:16:08     83s] [NR-eGR] metal6  (6V) length: 6.120800e+02um, number of vias: 0
[12/05 01:16:08     83s] [NR-eGR] Total length: 2.190970e+05um, number of vias: 13328
[12/05 01:16:08     83s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:08     83s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/05 01:16:08     83s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:08     83s] (I)       Started Update net boxes ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     83s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     83s] (I)       Started Update timing ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     83s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     83s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2366.63 MB )
[12/05 01:16:08     83s] (I)       Started Postprocess design ( Curr Mem: 2366.63 MB )
[12/05 01:16:08     83s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2351.63 MB )
[12/05 01:16:08     83s] Early Global Route wiring runtime: 0.09 seconds, mem = 2351.6M
[12/05 01:16:08     83s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.090, REAL:0.088, MEM:2351.6M
[12/05 01:16:08     83s] Tdgp not successfully inited but do clear! skip clearing
[12/05 01:16:08     83s] End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
[12/05 01:16:08     83s] *** IncrReplace #1 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:23.1/0:15:05.0 (0.1), mem = 2351.6M
[12/05 01:16:08     83s] 
[12/05 01:16:08     83s] =============================================================================================
[12/05 01:16:08     83s]  Step TAT Report for IncrReplace #1                                             20.15-s105_1
[12/05 01:16:08     83s] =============================================================================================
[12/05 01:16:08     83s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 01:16:08     83s] ---------------------------------------------------------------------------------------------
[12/05 01:16:08     83s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/05 01:16:08     83s] ---------------------------------------------------------------------------------------------
[12/05 01:16:08     83s]  IncrReplace #1 TOTAL               0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/05 01:16:08     83s] ---------------------------------------------------------------------------------------------
[12/05 01:16:08     83s] 
[12/05 01:16:08     83s]     Congestion Repair done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/05 01:16:08     83s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/05 01:16:08     83s] OPERPROF: Starting DPlace-Init at level 1, MEM:2351.6M
[12/05 01:16:08     83s] z: 2, totalTracks: 1
[12/05 01:16:08     83s] z: 4, totalTracks: 1
[12/05 01:16:08     83s] z: 6, totalTracks: 1
[12/05 01:16:08     83s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/05 01:16:08     83s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2351.6M
[12/05 01:16:08     83s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2351.6M
[12/05 01:16:08     83s] Core basic site is core_5040
[12/05 01:16:08     83s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2351.6M
[12/05 01:16:08     83s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2351.6M
[12/05 01:16:08     83s] Fast DP-INIT is on for default
[12/05 01:16:08     83s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/05 01:16:08     83s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.020, MEM:2351.6M
[12/05 01:16:08     83s] OPERPROF:     Starting CMU at level 3, MEM:2351.6M
[12/05 01:16:08     83s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2351.6M
[12/05 01:16:08     83s] 
[12/05 01:16:08     83s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 01:16:08     83s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:2351.6M
[12/05 01:16:08     83s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2351.6M
[12/05 01:16:08     83s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2351.6M
[12/05 01:16:08     83s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2351.6MB).
[12/05 01:16:08     83s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:2351.6M
[12/05 01:16:08     83s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/05 01:16:08     83s]   Leaving CCOpt scope - extractRC...
[12/05 01:16:08     83s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/05 01:16:08     83s] Extraction called for design 'CHIP' of instances=1345 and nets=1345 using extraction engine 'preRoute' .
[12/05 01:16:08     83s] PreRoute RC Extraction called for design CHIP.
[12/05 01:16:08     83s] RC Extraction called in multi-corner(1) mode.
[12/05 01:16:08     83s] RCMode: PreRoute
[12/05 01:16:08     83s]       RC Corner Indexes            0   
[12/05 01:16:08     83s] Capacitance Scaling Factor   : 1.00000 
[12/05 01:16:08     83s] Resistance Scaling Factor    : 1.00000 
[12/05 01:16:08     83s] Clock Cap. Scaling Factor    : 1.00000 
[12/05 01:16:08     83s] Clock Res. Scaling Factor    : 1.00000 
[12/05 01:16:08     83s] Shrink Factor                : 1.00000
[12/05 01:16:08     83s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/05 01:16:08     83s] Using capacitance table file ...
[12/05 01:16:08     83s] 
[12/05 01:16:08     83s] Trim Metal Layers:
[12/05 01:16:08     83s] LayerId::1 widthSet size::4
[12/05 01:16:08     83s] LayerId::2 widthSet size::4
[12/05 01:16:08     83s] LayerId::3 widthSet size::4
[12/05 01:16:08     83s] LayerId::4 widthSet size::4
[12/05 01:16:08     83s] LayerId::5 widthSet size::4
[12/05 01:16:08     83s] LayerId::6 widthSet size::2
[12/05 01:16:08     83s] Updating RC grid for preRoute extraction ...
[12/05 01:16:08     83s] eee: pegSigSF::1.070000
[12/05 01:16:08     83s] Initializing multi-corner capacitance tables ... 
[12/05 01:16:08     83s] Initializing multi-corner resistance tables ...
[12/05 01:16:08     83s] eee: l::1 avDens::0.107001 usedTrk::21840.773413 availTrk::204118.196247 sigTrk::21840.773413
[12/05 01:16:08     83s] eee: l::2 avDens::0.030777 usedTrk::5337.881148 availTrk::173437.206940 sigTrk::5337.881148
[12/05 01:16:08     83s] eee: l::3 avDens::0.028780 usedTrk::5698.056749 availTrk::197989.488659 sigTrk::5698.056749
[12/05 01:16:08     83s] eee: l::4 avDens::0.024374 usedTrk::610.933334 availTrk::25064.919405 sigTrk::610.933334
[12/05 01:16:08     83s] eee: l::5 avDens::0.015123 usedTrk::244.077581 availTrk::16139.770412 sigTrk::244.077581
[12/05 01:16:08     83s] eee: l::6 avDens::0.085369 usedTrk::12.144444 availTrk::142.258065 sigTrk::12.144444
[12/05 01:16:08     83s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 01:16:08     83s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.255590 ; uaWl: 1.000000 ; uaWlH: 0.192642 ; aWlH: 0.000000 ; Pmax: 0.831600 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/05 01:16:08     83s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2351.629M)
[12/05 01:16:08     83s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/05 01:16:08     83s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 01:16:08     83s]   Not writing Steiner routes to the DB after clustering cong repair call.
[12/05 01:16:08     83s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[12/05 01:16:08     83s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/05 01:16:08     83s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/05 01:16:08     83s] End AAE Lib Interpolated Model. (MEM=2351.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:16:08     83s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:08     83s]   Clock DAG stats after clustering cong repair call:
[12/05 01:16:08     83s]     cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:08     83s]     misc counts      : r=1, pp=0
[12/05 01:16:08     83s]     cell areas       : b=0.000um^2, i=534.341um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9308.655um^2
[12/05 01:16:08     83s]     cell capacitance : b=0.000pF, i=0.627pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.631pF
[12/05 01:16:08     83s]     sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:08     83s]     wire capacitance : top=0.000pF, trunk=0.331pF, leaf=0.565pF, total=0.896pF
[12/05 01:16:08     83s]     wire lengths     : top=0.000um, trunk=2645.980um, leaf=3928.809um, total=6574.789um
[12/05 01:16:08     83s]     hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2073.070um, total=4721.210um
[12/05 01:16:08     83s]   Clock DAG net violations after clustering cong repair call:
[12/05 01:16:08     83s]     Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 01:16:08     83s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/05 01:16:08     83s]     Trunk : target=0.222ns count=8 avg=0.141ns sd=0.064ns min=0.000ns max=0.221ns {2 <= 0.133ns, 5 <= 0.178ns, 0 <= 0.200ns, 0 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:08     83s]     Leaf  : target=0.222ns count=5 avg=0.195ns sd=0.005ns min=0.188ns max=0.200ns {0 <= 0.133ns, 0 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:08     83s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/05 01:16:08     83s]      Invs: INV12CK: 10 INV8CK: 1 
[12/05 01:16:08     83s]    Logics: XMD: 1 
[12/05 01:16:08     83s]   Primary reporting skew groups after clustering cong repair call:
[12/05 01:16:08     83s]     skew_group clk/func_mode: insertion delay [min=1.526, max=1.557, avg=1.544, sd=0.009], skew [0.031 vs 0.134], 100% {1.526, 1.557} (wid=0.100 ws=0.018) (gid=1.461 gs=0.018)
[12/05 01:16:08     83s]         min path sink: CORE/map_f_reg_3__3_/CK
[12/05 01:16:08     83s]         max path sink: CORE/row_f_reg_3__2_/CK
[12/05 01:16:08     83s]   Skew group summary after clustering cong repair call:
[12/05 01:16:08     83s]     skew_group clk/func_mode: insertion delay [min=1.526, max=1.557, avg=1.544, sd=0.009], skew [0.031 vs 0.134], 100% {1.526, 1.557} (wid=0.100 ws=0.018) (gid=1.461 gs=0.018)
[12/05 01:16:08     83s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/05 01:16:08     83s]   Stage::Clustering done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/05 01:16:08     83s]   Stage::DRV Fixing...
[12/05 01:16:08     83s]   Fixing clock tree slew time and max cap violations...
[12/05 01:16:08     83s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/05 01:16:08     83s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/05 01:16:08     83s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:08     83s]       misc counts      : r=1, pp=0
[12/05 01:16:08     83s]       cell areas       : b=0.000um^2, i=534.341um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9308.655um^2
[12/05 01:16:08     83s]       cell capacitance : b=0.000pF, i=0.627pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.631pF
[12/05 01:16:08     83s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:08     83s]       wire capacitance : top=0.000pF, trunk=0.331pF, leaf=0.565pF, total=0.896pF
[12/05 01:16:08     83s]       wire lengths     : top=0.000um, trunk=2645.980um, leaf=3928.809um, total=6574.789um
[12/05 01:16:08     83s]       hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2073.070um, total=4721.210um
[12/05 01:16:08     83s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/05 01:16:08     83s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/05 01:16:08     83s]       Trunk : target=0.222ns count=8 avg=0.141ns sd=0.064ns min=0.000ns max=0.221ns {2 <= 0.133ns, 5 <= 0.178ns, 0 <= 0.200ns, 0 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:08     83s]       Leaf  : target=0.222ns count=5 avg=0.195ns sd=0.005ns min=0.188ns max=0.200ns {0 <= 0.133ns, 0 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:08     83s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/05 01:16:08     83s]        Invs: INV12CK: 10 INV8CK: 1 
[12/05 01:16:08     83s]      Logics: XMD: 1 
[12/05 01:16:08     83s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/05 01:16:08     83s]       skew_group clk/func_mode: insertion delay [min=1.526, max=1.557], skew [0.031 vs 0.134]
[12/05 01:16:08     83s]           min path sink: CORE/map_f_reg_3__3_/CK
[12/05 01:16:08     83s]           max path sink: CORE/row_f_reg_3__2_/CK
[12/05 01:16:08     83s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/05 01:16:08     83s]       skew_group clk/func_mode: insertion delay [min=1.526, max=1.557], skew [0.031 vs 0.134]
[12/05 01:16:08     83s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:08     83s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:08     83s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/05 01:16:08     83s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/05 01:16:08     83s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/05 01:16:08     83s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:08     83s]       misc counts      : r=1, pp=0
[12/05 01:16:08     83s]       cell areas       : b=0.000um^2, i=534.341um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9308.655um^2
[12/05 01:16:08     83s]       cell capacitance : b=0.000pF, i=0.627pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.631pF
[12/05 01:16:08     83s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:08     83s]       wire capacitance : top=0.000pF, trunk=0.331pF, leaf=0.565pF, total=0.896pF
[12/05 01:16:08     83s]       wire lengths     : top=0.000um, trunk=2645.980um, leaf=3928.809um, total=6574.789um
[12/05 01:16:08     83s]       hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2073.070um, total=4721.210um
[12/05 01:16:08     83s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/05 01:16:08     83s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/05 01:16:08     83s]       Trunk : target=0.222ns count=8 avg=0.141ns sd=0.064ns min=0.000ns max=0.221ns {2 <= 0.133ns, 5 <= 0.178ns, 0 <= 0.200ns, 0 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:08     83s]       Leaf  : target=0.222ns count=5 avg=0.195ns sd=0.005ns min=0.188ns max=0.200ns {0 <= 0.133ns, 0 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:08     83s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/05 01:16:08     83s]        Invs: INV12CK: 10 INV8CK: 1 
[12/05 01:16:08     83s]      Logics: XMD: 1 
[12/05 01:16:08     83s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/05 01:16:08     83s]       skew_group clk/func_mode: insertion delay [min=1.526, max=1.557, avg=1.544, sd=0.009], skew [0.031 vs 0.134], 100% {1.526, 1.557} (wid=0.100 ws=0.018) (gid=1.461 gs=0.018)
[12/05 01:16:08     83s]           min path sink: CORE/map_f_reg_3__3_/CK
[12/05 01:16:08     83s]           max path sink: CORE/row_f_reg_3__2_/CK
[12/05 01:16:08     83s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/05 01:16:08     83s]       skew_group clk/func_mode: insertion delay [min=1.526, max=1.557, avg=1.544, sd=0.009], skew [0.031 vs 0.134], 100% {1.526, 1.557} (wid=0.100 ws=0.018) (gid=1.461 gs=0.018)
[12/05 01:16:08     83s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:08     83s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:08     83s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:08     83s]   Stage::Insertion Delay Reduction...
[12/05 01:16:08     83s]   Removing unnecessary root buffering...
[12/05 01:16:08     83s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/05 01:16:08     83s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:08     83s]       misc counts      : r=1, pp=0
[12/05 01:16:08     83s]       cell areas       : b=0.000um^2, i=534.341um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9308.655um^2
[12/05 01:16:08     83s]       cell capacitance : b=0.000pF, i=0.627pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.631pF
[12/05 01:16:08     83s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:08     83s]       wire capacitance : top=0.000pF, trunk=0.331pF, leaf=0.565pF, total=0.896pF
[12/05 01:16:08     83s]       wire lengths     : top=0.000um, trunk=2645.980um, leaf=3928.809um, total=6574.789um
[12/05 01:16:08     83s]       hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2073.070um, total=4721.210um
[12/05 01:16:08     83s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/05 01:16:08     83s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/05 01:16:08     83s]       Trunk : target=0.222ns count=8 avg=0.141ns sd=0.064ns min=0.000ns max=0.221ns {2 <= 0.133ns, 5 <= 0.178ns, 0 <= 0.200ns, 0 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:08     83s]       Leaf  : target=0.222ns count=5 avg=0.195ns sd=0.005ns min=0.188ns max=0.200ns {0 <= 0.133ns, 0 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:08     83s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/05 01:16:08     83s]        Invs: INV12CK: 10 INV8CK: 1 
[12/05 01:16:08     83s]      Logics: XMD: 1 
[12/05 01:16:08     83s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/05 01:16:08     83s]       skew_group clk/func_mode: insertion delay [min=1.526, max=1.557], skew [0.031 vs 0.134]
[12/05 01:16:08     83s]           min path sink: CORE/map_f_reg_3__3_/CK
[12/05 01:16:08     83s]           max path sink: CORE/row_f_reg_3__2_/CK
[12/05 01:16:08     83s]     Skew group summary after 'Removing unnecessary root buffering':
[12/05 01:16:08     83s]       skew_group clk/func_mode: insertion delay [min=1.526, max=1.557], skew [0.031 vs 0.134]
[12/05 01:16:08     83s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:08     83s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:08     83s]   Removing unconstrained drivers...
[12/05 01:16:08     83s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/05 01:16:08     83s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:08     83s]       misc counts      : r=1, pp=0
[12/05 01:16:08     83s]       cell areas       : b=0.000um^2, i=534.341um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9308.655um^2
[12/05 01:16:08     83s]       cell capacitance : b=0.000pF, i=0.627pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.631pF
[12/05 01:16:08     83s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:08     83s]       wire capacitance : top=0.000pF, trunk=0.331pF, leaf=0.565pF, total=0.896pF
[12/05 01:16:08     83s]       wire lengths     : top=0.000um, trunk=2645.980um, leaf=3928.809um, total=6574.789um
[12/05 01:16:08     83s]       hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2073.070um, total=4721.210um
[12/05 01:16:08     83s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/05 01:16:08     83s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/05 01:16:08     83s]       Trunk : target=0.222ns count=8 avg=0.141ns sd=0.064ns min=0.000ns max=0.221ns {2 <= 0.133ns, 5 <= 0.178ns, 0 <= 0.200ns, 0 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:08     83s]       Leaf  : target=0.222ns count=5 avg=0.195ns sd=0.005ns min=0.188ns max=0.200ns {0 <= 0.133ns, 0 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:08     83s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/05 01:16:08     83s]        Invs: INV12CK: 10 INV8CK: 1 
[12/05 01:16:08     83s]      Logics: XMD: 1 
[12/05 01:16:08     83s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/05 01:16:08     83s]       skew_group clk/func_mode: insertion delay [min=1.526, max=1.557], skew [0.031 vs 0.134]
[12/05 01:16:08     83s]           min path sink: CORE/map_f_reg_3__3_/CK
[12/05 01:16:08     83s]           max path sink: CORE/row_f_reg_3__2_/CK
[12/05 01:16:08     83s]     Skew group summary after 'Removing unconstrained drivers':
[12/05 01:16:08     83s]       skew_group clk/func_mode: insertion delay [min=1.526, max=1.557], skew [0.031 vs 0.134]
[12/05 01:16:08     83s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:08     83s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:08     83s]   Reducing insertion delay 1...
[12/05 01:16:08     83s]     Accumulated time to calculate placeable region: 0
[12/05 01:16:08     83s]     Accumulated time to calculate placeable region: 0
[12/05 01:16:08     83s]     Accumulated time to calculate placeable region: 0
[12/05 01:16:08     83s]     Accumulated time to calculate placeable region: 0
[12/05 01:16:08     83s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/05 01:16:08     83s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:08     83s]       misc counts      : r=1, pp=0
[12/05 01:16:08     83s]       cell areas       : b=0.000um^2, i=534.341um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9308.655um^2
[12/05 01:16:08     83s]       cell capacitance : b=0.000pF, i=0.627pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.631pF
[12/05 01:16:08     83s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:08     83s]       wire capacitance : top=0.000pF, trunk=0.331pF, leaf=0.565pF, total=0.896pF
[12/05 01:16:08     83s]       wire lengths     : top=0.000um, trunk=2645.980um, leaf=3928.809um, total=6574.789um
[12/05 01:16:08     83s]       hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2073.070um, total=4721.210um
[12/05 01:16:08     83s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/05 01:16:08     83s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/05 01:16:08     83s]       Trunk : target=0.222ns count=8 avg=0.141ns sd=0.064ns min=0.000ns max=0.221ns {2 <= 0.133ns, 5 <= 0.178ns, 0 <= 0.200ns, 0 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:08     83s]       Leaf  : target=0.222ns count=5 avg=0.195ns sd=0.005ns min=0.188ns max=0.200ns {0 <= 0.133ns, 0 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:08     83s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/05 01:16:08     83s]        Invs: INV12CK: 10 INV8CK: 1 
[12/05 01:16:08     83s]      Logics: XMD: 1 
[12/05 01:16:08     83s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/05 01:16:08     83s]       skew_group clk/func_mode: insertion delay [min=1.526, max=1.557], skew [0.031 vs 0.134]
[12/05 01:16:08     83s]           min path sink: CORE/map_f_reg_3__3_/CK
[12/05 01:16:08     83s]           max path sink: CORE/row_f_reg_3__2_/CK
[12/05 01:16:08     83s]     Skew group summary after 'Reducing insertion delay 1':
[12/05 01:16:08     83s]       skew_group clk/func_mode: insertion delay [min=1.526, max=1.557], skew [0.031 vs 0.134]
[12/05 01:16:08     83s]     Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:08     83s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:08     83s]   Removing longest path buffering...
[12/05 01:16:08     83s]     Clock DAG stats after 'Removing longest path buffering':
[12/05 01:16:08     83s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:08     83s]       misc counts      : r=1, pp=0
[12/05 01:16:08     83s]       cell areas       : b=0.000um^2, i=534.341um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9308.655um^2
[12/05 01:16:08     83s]       cell capacitance : b=0.000pF, i=0.627pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.631pF
[12/05 01:16:08     83s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:08     83s]       wire capacitance : top=0.000pF, trunk=0.331pF, leaf=0.565pF, total=0.896pF
[12/05 01:16:08     83s]       wire lengths     : top=0.000um, trunk=2645.980um, leaf=3928.809um, total=6574.789um
[12/05 01:16:08     83s]       hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2073.070um, total=4721.210um
[12/05 01:16:08     83s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/05 01:16:08     83s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/05 01:16:08     83s]       Trunk : target=0.222ns count=8 avg=0.141ns sd=0.064ns min=0.000ns max=0.221ns {2 <= 0.133ns, 5 <= 0.178ns, 0 <= 0.200ns, 0 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:08     83s]       Leaf  : target=0.222ns count=5 avg=0.195ns sd=0.005ns min=0.188ns max=0.200ns {0 <= 0.133ns, 0 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:08     83s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/05 01:16:08     83s]        Invs: INV12CK: 10 INV8CK: 1 
[12/05 01:16:08     83s]      Logics: XMD: 1 
[12/05 01:16:08     83s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/05 01:16:08     83s]       skew_group clk/func_mode: insertion delay [min=1.526, max=1.557], skew [0.031 vs 0.134]
[12/05 01:16:08     83s]           min path sink: CORE/map_f_reg_3__3_/CK
[12/05 01:16:08     83s]           max path sink: CORE/row_f_reg_3__2_/CK
[12/05 01:16:08     83s]     Skew group summary after 'Removing longest path buffering':
[12/05 01:16:08     83s]       skew_group clk/func_mode: insertion delay [min=1.526, max=1.557], skew [0.031 vs 0.134]
[12/05 01:16:08     83s]     Legalizer API calls during this step: 125 succeeded with high effort: 125 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:08     83s]   Removing longest path buffering done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/05 01:16:08     83s]   Reducing insertion delay 2...
[12/05 01:16:09     84s]     Path optimization required 760 stage delay updates 
[12/05 01:16:09     84s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/05 01:16:09     84s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:09     84s]       misc counts      : r=1, pp=0
[12/05 01:16:09     84s]       cell areas       : b=0.000um^2, i=534.341um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9308.655um^2
[12/05 01:16:09     84s]       cell capacitance : b=0.000pF, i=0.627pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.631pF
[12/05 01:16:09     84s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:09     84s]       wire capacitance : top=0.000pF, trunk=0.330pF, leaf=0.562pF, total=0.892pF
[12/05 01:16:09     84s]       wire lengths     : top=0.000um, trunk=2650.220um, leaf=3906.669um, total=6556.889um
[12/05 01:16:09     84s]       hp wire lengths  : top=0.000um, trunk=2658.220um, leaf=2070.550um, total=4728.770um
[12/05 01:16:09     84s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/05 01:16:09     84s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/05 01:16:09     84s]       Trunk : target=0.222ns count=8 avg=0.141ns sd=0.067ns min=0.000ns max=0.221ns {3 <= 0.133ns, 3 <= 0.178ns, 1 <= 0.200ns, 0 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:09     84s]       Leaf  : target=0.222ns count=5 avg=0.193ns sd=0.004ns min=0.188ns max=0.199ns {0 <= 0.133ns, 0 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:09     84s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/05 01:16:09     84s]        Invs: INV12CK: 10 INV8CK: 1 
[12/05 01:16:09     84s]      Logics: XMD: 1 
[12/05 01:16:09     84s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.521, max=1.550, avg=1.538, sd=0.008], skew [0.029 vs 0.134], 100% {1.521, 1.550} (wid=0.103 ws=0.014) (gid=1.452 gs=0.020)
[12/05 01:16:09     84s]           min path sink: CORE/map_f_reg_3__3_/CK
[12/05 01:16:09     84s]           max path sink: CORE/tetris_reg_0_/CK
[12/05 01:16:09     84s]     Skew group summary after 'Reducing insertion delay 2':
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.521, max=1.550, avg=1.538, sd=0.008], skew [0.029 vs 0.134], 100% {1.521, 1.550} (wid=0.103 ws=0.014) (gid=1.452 gs=0.020)
[12/05 01:16:09     84s]     Legalizer API calls during this step: 350 succeeded with high effort: 350 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:09     84s]   Reducing insertion delay 2 done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/05 01:16:09     84s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/05 01:16:09     84s]   CCOpt::Phase::Construction done. (took cpu=0:00:02.3 real=0:00:02.3)
[12/05 01:16:09     84s]   CCOpt::Phase::Implementation...
[12/05 01:16:09     84s]   Stage::Reducing Power...
[12/05 01:16:09     84s]   Improving clock tree routing...
[12/05 01:16:09     84s]     Iteration 1...
[12/05 01:16:09     84s]     Iteration 1 done.
[12/05 01:16:09     84s]     Clock DAG stats after 'Improving clock tree routing':
[12/05 01:16:09     84s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:09     84s]       misc counts      : r=1, pp=0
[12/05 01:16:09     84s]       cell areas       : b=0.000um^2, i=534.341um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9308.655um^2
[12/05 01:16:09     84s]       cell capacitance : b=0.000pF, i=0.627pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.631pF
[12/05 01:16:09     84s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:09     84s]       wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.562pF, total=0.889pF
[12/05 01:16:09     84s]       wire lengths     : top=0.000um, trunk=2631.960um, leaf=3906.669um, total=6538.629um
[12/05 01:16:09     84s]       hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2070.550um, total=4718.690um
[12/05 01:16:09     84s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/05 01:16:09     84s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/05 01:16:09     84s]       Trunk : target=0.222ns count=8 avg=0.141ns sd=0.067ns min=0.000ns max=0.221ns {3 <= 0.133ns, 3 <= 0.178ns, 1 <= 0.200ns, 0 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:09     84s]       Leaf  : target=0.222ns count=5 avg=0.193ns sd=0.004ns min=0.188ns max=0.199ns {0 <= 0.133ns, 0 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:09     84s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/05 01:16:09     84s]        Invs: INV12CK: 10 INV8CK: 1 
[12/05 01:16:09     84s]      Logics: XMD: 1 
[12/05 01:16:09     84s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.520, max=1.550], skew [0.030 vs 0.134]
[12/05 01:16:09     84s]           min path sink: CORE/map_f_reg_3__3_/CK
[12/05 01:16:09     84s]           max path sink: CORE/map_f_reg_7__1_/CK
[12/05 01:16:09     84s]     Skew group summary after 'Improving clock tree routing':
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.520, max=1.550], skew [0.030 vs 0.134]
[12/05 01:16:09     84s]     Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:09     84s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]   Reducing clock tree power 1...
[12/05 01:16:09     84s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/05 01:16:09     84s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 01:16:09     84s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]     100% 
[12/05 01:16:09     84s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[12/05 01:16:09     84s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:09     84s]       misc counts      : r=1, pp=0
[12/05 01:16:09     84s]       cell areas       : b=0.000um^2, i=456.221um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9230.535um^2
[12/05 01:16:09     84s]       cell capacitance : b=0.000pF, i=0.528pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.532pF
[12/05 01:16:09     84s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:09     84s]       wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.562pF, total=0.889pF
[12/05 01:16:09     84s]       wire lengths     : top=0.000um, trunk=2631.960um, leaf=3906.669um, total=6538.629um
[12/05 01:16:09     84s]       hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2070.550um, total=4718.690um
[12/05 01:16:09     84s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[12/05 01:16:09     84s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[12/05 01:16:09     84s]       Trunk : target=0.222ns count=8 avg=0.153ns sd=0.064ns min=0.000ns max=0.196ns {1 <= 0.133ns, 3 <= 0.178ns, 4 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:09     84s]       Leaf  : target=0.222ns count=5 avg=0.198ns sd=0.009ns min=0.189ns max=0.209ns {0 <= 0.133ns, 0 <= 0.178ns, 3 <= 0.200ns, 2 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:09     84s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[12/05 01:16:09     84s]        Invs: INV12CK: 6 INV8CK: 4 INV4CK: 1 
[12/05 01:16:09     84s]      Logics: XMD: 1 
[12/05 01:16:09     84s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.589, max=1.618], skew [0.029 vs 0.134]
[12/05 01:16:09     84s]           min path sink: CORE/bottom_f_reg_0__1_/CK
[12/05 01:16:09     84s]           max path sink: CORE/col_top_f_reg_0__1_/CK
[12/05 01:16:09     84s]     Skew group summary after reducing clock tree power 1 iteration 1:
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.589, max=1.618], skew [0.029 vs 0.134]
[12/05 01:16:09     84s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/05 01:16:09     84s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 01:16:09     84s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]     100% 
[12/05 01:16:09     84s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[12/05 01:16:09     84s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:09     84s]       misc counts      : r=1, pp=0
[12/05 01:16:09     84s]       cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:09     84s]       cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:09     84s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:09     84s]       wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.562pF, total=0.889pF
[12/05 01:16:09     84s]       wire lengths     : top=0.000um, trunk=2631.960um, leaf=3906.669um, total=6538.629um
[12/05 01:16:09     84s]       hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2070.550um, total=4718.690um
[12/05 01:16:09     84s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[12/05 01:16:09     84s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[12/05 01:16:09     84s]       Trunk : target=0.222ns count=8 avg=0.159ns sd=0.068ns min=0.000ns max=0.203ns {1 <= 0.133ns, 2 <= 0.178ns, 3 <= 0.200ns, 2 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:09     84s]       Leaf  : target=0.222ns count=5 avg=0.206ns sd=0.007ns min=0.198ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 1 <= 0.200ns, 2 <= 0.211ns, 2 <= 0.222ns}
[12/05 01:16:09     84s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[12/05 01:16:09     84s]        Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:09     84s]      Logics: XMD: 1 
[12/05 01:16:09     84s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.606, max=1.624], skew [0.018 vs 0.134]
[12/05 01:16:09     84s]           min path sink: CORE/bottom_f_reg_0__1_/CK
[12/05 01:16:09     84s]           max path sink: CORE/col_top_f_reg_0__1_/CK
[12/05 01:16:09     84s]     Skew group summary after reducing clock tree power 1 iteration 2:
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.606, max=1.624], skew [0.018 vs 0.134]
[12/05 01:16:09     84s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/05 01:16:09     84s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 01:16:09     84s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]     100% 
[12/05 01:16:09     84s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/05 01:16:09     84s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:09     84s]       misc counts      : r=1, pp=0
[12/05 01:16:09     84s]       cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:09     84s]       cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:09     84s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:09     84s]       wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.562pF, total=0.889pF
[12/05 01:16:09     84s]       wire lengths     : top=0.000um, trunk=2631.960um, leaf=3906.669um, total=6538.629um
[12/05 01:16:09     84s]       hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2070.550um, total=4718.690um
[12/05 01:16:09     84s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/05 01:16:09     84s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/05 01:16:09     84s]       Trunk : target=0.222ns count=8 avg=0.159ns sd=0.068ns min=0.000ns max=0.203ns {1 <= 0.133ns, 2 <= 0.178ns, 3 <= 0.200ns, 2 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:09     84s]       Leaf  : target=0.222ns count=5 avg=0.206ns sd=0.007ns min=0.198ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 1 <= 0.200ns, 2 <= 0.211ns, 2 <= 0.222ns}
[12/05 01:16:09     84s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/05 01:16:09     84s]        Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:09     84s]      Logics: XMD: 1 
[12/05 01:16:09     84s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.606, max=1.624], skew [0.018 vs 0.134]
[12/05 01:16:09     84s]           min path sink: CORE/bottom_f_reg_0__1_/CK
[12/05 01:16:09     84s]           max path sink: CORE/col_top_f_reg_0__1_/CK
[12/05 01:16:09     84s]     Skew group summary after 'Reducing clock tree power 1':
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.606, max=1.624], skew [0.018 vs 0.134]
[12/05 01:16:09     84s]     Legalizer API calls during this step: 74 succeeded with high effort: 74 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:09     84s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 01:16:09     84s]   Reducing clock tree power 2...
[12/05 01:16:09     84s]     Path optimization required 0 stage delay updates 
[12/05 01:16:09     84s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/05 01:16:09     84s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:09     84s]       misc counts      : r=1, pp=0
[12/05 01:16:09     84s]       cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:09     84s]       cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:09     84s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:09     84s]       wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.562pF, total=0.889pF
[12/05 01:16:09     84s]       wire lengths     : top=0.000um, trunk=2631.960um, leaf=3906.669um, total=6538.629um
[12/05 01:16:09     84s]       hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2070.550um, total=4718.690um
[12/05 01:16:09     84s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/05 01:16:09     84s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/05 01:16:09     84s]       Trunk : target=0.222ns count=8 avg=0.159ns sd=0.068ns min=0.000ns max=0.203ns {1 <= 0.133ns, 2 <= 0.178ns, 3 <= 0.200ns, 2 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:09     84s]       Leaf  : target=0.222ns count=5 avg=0.206ns sd=0.007ns min=0.198ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 1 <= 0.200ns, 2 <= 0.211ns, 2 <= 0.222ns}
[12/05 01:16:09     84s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/05 01:16:09     84s]        Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:09     84s]      Logics: XMD: 1 
[12/05 01:16:09     84s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.606, max=1.624, avg=1.617, sd=0.005], skew [0.018 vs 0.134], 100% {1.606, 1.624} (wid=0.085 ws=0.015) (gid=1.542 gs=0.007)
[12/05 01:16:09     84s]           min path sink: CORE/bottom_f_reg_0__1_/CK
[12/05 01:16:09     84s]           max path sink: CORE/col_top_f_reg_0__1_/CK
[12/05 01:16:09     84s]     Skew group summary after 'Reducing clock tree power 2':
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.606, max=1.624, avg=1.617, sd=0.005], skew [0.018 vs 0.134], 100% {1.606, 1.624} (wid=0.085 ws=0.015) (gid=1.542 gs=0.007)
[12/05 01:16:09     84s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:09     84s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]   Stage::Reducing Power done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/05 01:16:09     84s]   Stage::Balancing...
[12/05 01:16:09     84s]   Approximately balancing fragments step...
[12/05 01:16:09     84s]     Resolve constraints - Approximately balancing fragments...
[12/05 01:16:09     84s]     Resolving skew group constraints...
[12/05 01:16:09     84s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/05 01:16:09     84s]     Resolving skew group constraints done.
[12/05 01:16:09     84s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/05 01:16:09     84s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[12/05 01:16:09     84s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]     Approximately balancing fragments...
[12/05 01:16:09     84s]       Moving gates to improve sub-tree skew...
[12/05 01:16:09     84s]         Tried: 14 Succeeded: 0
[12/05 01:16:09     84s]         Topology Tried: 0 Succeeded: 0
[12/05 01:16:09     84s]         0 Succeeded with SS ratio
[12/05 01:16:09     84s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/05 01:16:09     84s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/05 01:16:09     84s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/05 01:16:09     84s]           cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:09     84s]           misc counts      : r=1, pp=0
[12/05 01:16:09     84s]           cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:09     84s]           cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:09     84s]           sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:09     84s]           wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.562pF, total=0.889pF
[12/05 01:16:09     84s]           wire lengths     : top=0.000um, trunk=2631.960um, leaf=3906.669um, total=6538.629um
[12/05 01:16:09     84s]           hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2070.550um, total=4718.690um
[12/05 01:16:09     84s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/05 01:16:09     84s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/05 01:16:09     84s]           Trunk : target=0.222ns count=8 avg=0.159ns sd=0.068ns min=0.000ns max=0.203ns {1 <= 0.133ns, 2 <= 0.178ns, 3 <= 0.200ns, 2 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:09     84s]           Leaf  : target=0.222ns count=5 avg=0.206ns sd=0.007ns min=0.198ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 1 <= 0.200ns, 2 <= 0.211ns, 2 <= 0.222ns}
[12/05 01:16:09     84s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/05 01:16:09     84s]            Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:09     84s]          Logics: XMD: 1 
[12/05 01:16:09     84s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:09     84s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]       Approximately balancing fragments bottom up...
[12/05 01:16:09     84s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/05 01:16:09     84s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/05 01:16:09     84s]           cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:09     84s]           misc counts      : r=1, pp=0
[12/05 01:16:09     84s]           cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:09     84s]           cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:09     84s]           sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:09     84s]           wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.562pF, total=0.889pF
[12/05 01:16:09     84s]           wire lengths     : top=0.000um, trunk=2631.960um, leaf=3906.669um, total=6538.629um
[12/05 01:16:09     84s]           hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2070.550um, total=4718.690um
[12/05 01:16:09     84s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/05 01:16:09     84s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/05 01:16:09     84s]           Trunk : target=0.222ns count=8 avg=0.159ns sd=0.068ns min=0.000ns max=0.203ns {1 <= 0.133ns, 2 <= 0.178ns, 3 <= 0.200ns, 2 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:09     84s]           Leaf  : target=0.222ns count=5 avg=0.206ns sd=0.007ns min=0.198ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 1 <= 0.200ns, 2 <= 0.211ns, 2 <= 0.222ns}
[12/05 01:16:09     84s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/05 01:16:09     84s]            Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:09     84s]          Logics: XMD: 1 
[12/05 01:16:09     84s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:09     84s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]       Approximately balancing fragments, wire and cell delays...
[12/05 01:16:09     84s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/05 01:16:09     84s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/05 01:16:09     84s]           cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:09     84s]           misc counts      : r=1, pp=0
[12/05 01:16:09     84s]           cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:09     84s]           cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:09     84s]           sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:09     84s]           wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.562pF, total=0.889pF
[12/05 01:16:09     84s]           wire lengths     : top=0.000um, trunk=2631.960um, leaf=3906.669um, total=6538.629um
[12/05 01:16:09     84s]           hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2070.550um, total=4718.690um
[12/05 01:16:09     84s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/05 01:16:09     84s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/05 01:16:09     84s]           Trunk : target=0.222ns count=8 avg=0.159ns sd=0.068ns min=0.000ns max=0.203ns {1 <= 0.133ns, 2 <= 0.178ns, 3 <= 0.200ns, 2 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:09     84s]           Leaf  : target=0.222ns count=5 avg=0.206ns sd=0.007ns min=0.198ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 1 <= 0.200ns, 2 <= 0.211ns, 2 <= 0.222ns}
[12/05 01:16:09     84s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/05 01:16:09     84s]            Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:09     84s]          Logics: XMD: 1 
[12/05 01:16:09     84s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/05 01:16:09     84s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]     Approximately balancing fragments done.
[12/05 01:16:09     84s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/05 01:16:09     84s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:09     84s]       misc counts      : r=1, pp=0
[12/05 01:16:09     84s]       cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:09     84s]       cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:09     84s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:09     84s]       wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.562pF, total=0.889pF
[12/05 01:16:09     84s]       wire lengths     : top=0.000um, trunk=2631.960um, leaf=3906.669um, total=6538.629um
[12/05 01:16:09     84s]       hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2070.550um, total=4718.690um
[12/05 01:16:09     84s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/05 01:16:09     84s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/05 01:16:09     84s]       Trunk : target=0.222ns count=8 avg=0.159ns sd=0.068ns min=0.000ns max=0.203ns {1 <= 0.133ns, 2 <= 0.178ns, 3 <= 0.200ns, 2 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:09     84s]       Leaf  : target=0.222ns count=5 avg=0.206ns sd=0.007ns min=0.198ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 1 <= 0.200ns, 2 <= 0.211ns, 2 <= 0.222ns}
[12/05 01:16:09     84s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/05 01:16:09     84s]        Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:09     84s]      Logics: XMD: 1 
[12/05 01:16:09     84s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:09     84s]   Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 01:16:09     84s]   Clock DAG stats after Approximately balancing fragments:
[12/05 01:16:09     84s]     cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:09     84s]     misc counts      : r=1, pp=0
[12/05 01:16:09     84s]     cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:09     84s]     cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:09     84s]     sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:09     84s]     wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.562pF, total=0.889pF
[12/05 01:16:09     84s]     wire lengths     : top=0.000um, trunk=2631.960um, leaf=3906.669um, total=6538.629um
[12/05 01:16:09     84s]     hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2070.550um, total=4718.690um
[12/05 01:16:09     84s]   Clock DAG net violations after Approximately balancing fragments: none
[12/05 01:16:09     84s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/05 01:16:09     84s]     Trunk : target=0.222ns count=8 avg=0.159ns sd=0.068ns min=0.000ns max=0.203ns {1 <= 0.133ns, 2 <= 0.178ns, 3 <= 0.200ns, 2 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:09     84s]     Leaf  : target=0.222ns count=5 avg=0.206ns sd=0.007ns min=0.198ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 1 <= 0.200ns, 2 <= 0.211ns, 2 <= 0.222ns}
[12/05 01:16:09     84s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/05 01:16:09     84s]      Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:09     84s]    Logics: XMD: 1 
[12/05 01:16:09     84s]   Primary reporting skew groups after Approximately balancing fragments:
[12/05 01:16:09     84s]     skew_group clk/func_mode: insertion delay [min=1.606, max=1.624], skew [0.018 vs 0.134]
[12/05 01:16:09     84s]         min path sink: CORE/bottom_f_reg_0__1_/CK
[12/05 01:16:09     84s]         max path sink: CORE/col_top_f_reg_0__1_/CK
[12/05 01:16:09     84s]   Skew group summary after Approximately balancing fragments:
[12/05 01:16:09     84s]     skew_group clk/func_mode: insertion delay [min=1.606, max=1.624], skew [0.018 vs 0.134]
[12/05 01:16:09     84s]   Improving fragments clock skew...
[12/05 01:16:09     84s]     Clock DAG stats after 'Improving fragments clock skew':
[12/05 01:16:09     84s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:09     84s]       misc counts      : r=1, pp=0
[12/05 01:16:09     84s]       cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:09     84s]       cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:09     84s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:09     84s]       wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.562pF, total=0.889pF
[12/05 01:16:09     84s]       wire lengths     : top=0.000um, trunk=2631.960um, leaf=3906.669um, total=6538.629um
[12/05 01:16:09     84s]       hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2070.550um, total=4718.690um
[12/05 01:16:09     84s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/05 01:16:09     84s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/05 01:16:09     84s]       Trunk : target=0.222ns count=8 avg=0.159ns sd=0.068ns min=0.000ns max=0.203ns {1 <= 0.133ns, 2 <= 0.178ns, 3 <= 0.200ns, 2 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:09     84s]       Leaf  : target=0.222ns count=5 avg=0.206ns sd=0.007ns min=0.198ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 1 <= 0.200ns, 2 <= 0.211ns, 2 <= 0.222ns}
[12/05 01:16:09     84s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/05 01:16:09     84s]        Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:09     84s]      Logics: XMD: 1 
[12/05 01:16:09     84s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.606, max=1.624], skew [0.018 vs 0.134]
[12/05 01:16:09     84s]           min path sink: CORE/bottom_f_reg_0__1_/CK
[12/05 01:16:09     84s]           max path sink: CORE/col_top_f_reg_0__1_/CK
[12/05 01:16:09     84s]     Skew group summary after 'Improving fragments clock skew':
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.606, max=1.624], skew [0.018 vs 0.134]
[12/05 01:16:09     84s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:09     84s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]   Approximately balancing step...
[12/05 01:16:09     84s]     Resolve constraints - Approximately balancing...
[12/05 01:16:09     84s]     Resolving skew group constraints...
[12/05 01:16:09     84s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/05 01:16:09     84s]     Resolving skew group constraints done.
[12/05 01:16:09     84s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]     Approximately balancing...
[12/05 01:16:09     84s]       Approximately balancing, wire and cell delays...
[12/05 01:16:09     84s]       Approximately balancing, wire and cell delays, iteration 1...
[12/05 01:16:09     84s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/05 01:16:09     84s]           cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:09     84s]           misc counts      : r=1, pp=0
[12/05 01:16:09     84s]           cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:09     84s]           cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:09     84s]           sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:09     84s]           wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.562pF, total=0.889pF
[12/05 01:16:09     84s]           wire lengths     : top=0.000um, trunk=2631.960um, leaf=3906.669um, total=6538.629um
[12/05 01:16:09     84s]           hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2070.550um, total=4718.690um
[12/05 01:16:09     84s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/05 01:16:09     84s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/05 01:16:09     84s]           Trunk : target=0.222ns count=8 avg=0.159ns sd=0.068ns min=0.000ns max=0.203ns {1 <= 0.133ns, 2 <= 0.178ns, 3 <= 0.200ns, 2 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:09     84s]           Leaf  : target=0.222ns count=5 avg=0.206ns sd=0.007ns min=0.198ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 1 <= 0.200ns, 2 <= 0.211ns, 2 <= 0.222ns}
[12/05 01:16:09     84s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/05 01:16:09     84s]            Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:09     84s]          Logics: XMD: 1 
[12/05 01:16:09     84s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/05 01:16:09     84s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]     Approximately balancing done.
[12/05 01:16:09     84s]     Clock DAG stats after 'Approximately balancing step':
[12/05 01:16:09     84s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:09     84s]       misc counts      : r=1, pp=0
[12/05 01:16:09     84s]       cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:09     84s]       cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:09     84s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:09     84s]       wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.562pF, total=0.889pF
[12/05 01:16:09     84s]       wire lengths     : top=0.000um, trunk=2631.960um, leaf=3906.669um, total=6538.629um
[12/05 01:16:09     84s]       hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2070.550um, total=4718.690um
[12/05 01:16:09     84s]     Clock DAG net violations after 'Approximately balancing step': none
[12/05 01:16:09     84s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/05 01:16:09     84s]       Trunk : target=0.222ns count=8 avg=0.159ns sd=0.068ns min=0.000ns max=0.203ns {1 <= 0.133ns, 2 <= 0.178ns, 3 <= 0.200ns, 2 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:09     84s]       Leaf  : target=0.222ns count=5 avg=0.206ns sd=0.007ns min=0.198ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 1 <= 0.200ns, 2 <= 0.211ns, 2 <= 0.222ns}
[12/05 01:16:09     84s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/05 01:16:09     84s]        Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:09     84s]      Logics: XMD: 1 
[12/05 01:16:09     84s]     Primary reporting skew groups after 'Approximately balancing step':
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.606, max=1.624], skew [0.018 vs 0.134]
[12/05 01:16:09     84s]           min path sink: CORE/bottom_f_reg_0__1_/CK
[12/05 01:16:09     84s]           max path sink: CORE/col_top_f_reg_0__1_/CK
[12/05 01:16:09     84s]     Skew group summary after 'Approximately balancing step':
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.606, max=1.624], skew [0.018 vs 0.134]
[12/05 01:16:09     84s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:09     84s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]   Fixing clock tree overload...
[12/05 01:16:09     84s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/05 01:16:09     84s]     Clock DAG stats after 'Fixing clock tree overload':
[12/05 01:16:09     84s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:09     84s]       misc counts      : r=1, pp=0
[12/05 01:16:09     84s]       cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:09     84s]       cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:09     84s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:09     84s]       wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.562pF, total=0.889pF
[12/05 01:16:09     84s]       wire lengths     : top=0.000um, trunk=2631.960um, leaf=3906.669um, total=6538.629um
[12/05 01:16:09     84s]       hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2070.550um, total=4718.690um
[12/05 01:16:09     84s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/05 01:16:09     84s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/05 01:16:09     84s]       Trunk : target=0.222ns count=8 avg=0.159ns sd=0.068ns min=0.000ns max=0.203ns {1 <= 0.133ns, 2 <= 0.178ns, 3 <= 0.200ns, 2 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:09     84s]       Leaf  : target=0.222ns count=5 avg=0.206ns sd=0.007ns min=0.198ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 1 <= 0.200ns, 2 <= 0.211ns, 2 <= 0.222ns}
[12/05 01:16:09     84s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/05 01:16:09     84s]        Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:09     84s]      Logics: XMD: 1 
[12/05 01:16:09     84s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.606, max=1.624], skew [0.018 vs 0.134]
[12/05 01:16:09     84s]           min path sink: CORE/bottom_f_reg_0__1_/CK
[12/05 01:16:09     84s]           max path sink: CORE/col_top_f_reg_0__1_/CK
[12/05 01:16:09     84s]     Skew group summary after 'Fixing clock tree overload':
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.606, max=1.624], skew [0.018 vs 0.134]
[12/05 01:16:09     84s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:09     84s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]   Approximately balancing paths...
[12/05 01:16:09     84s]     Added 0 buffers.
[12/05 01:16:09     84s]     Clock DAG stats after 'Approximately balancing paths':
[12/05 01:16:09     84s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:09     84s]       misc counts      : r=1, pp=0
[12/05 01:16:09     84s]       cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:09     84s]       cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:09     84s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:09     84s]       wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.562pF, total=0.889pF
[12/05 01:16:09     84s]       wire lengths     : top=0.000um, trunk=2631.960um, leaf=3906.669um, total=6538.629um
[12/05 01:16:09     84s]       hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2070.550um, total=4718.690um
[12/05 01:16:09     84s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/05 01:16:09     84s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/05 01:16:09     84s]       Trunk : target=0.222ns count=8 avg=0.159ns sd=0.068ns min=0.000ns max=0.203ns {1 <= 0.133ns, 2 <= 0.178ns, 3 <= 0.200ns, 2 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:09     84s]       Leaf  : target=0.222ns count=5 avg=0.206ns sd=0.007ns min=0.198ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 1 <= 0.200ns, 2 <= 0.211ns, 2 <= 0.222ns}
[12/05 01:16:09     84s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/05 01:16:09     84s]        Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:09     84s]      Logics: XMD: 1 
[12/05 01:16:09     84s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.606, max=1.624, avg=1.617, sd=0.005], skew [0.018 vs 0.134], 100% {1.606, 1.624} (wid=0.085 ws=0.015) (gid=1.542 gs=0.007)
[12/05 01:16:09     84s]           min path sink: CORE/bottom_f_reg_0__1_/CK
[12/05 01:16:09     84s]           max path sink: CORE/col_top_f_reg_0__1_/CK
[12/05 01:16:09     84s]     Skew group summary after 'Approximately balancing paths':
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.606, max=1.624, avg=1.617, sd=0.005], skew [0.018 vs 0.134], 100% {1.606, 1.624} (wid=0.085 ws=0.015) (gid=1.542 gs=0.007)
[12/05 01:16:09     84s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:09     84s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 01:16:09     84s]   Stage::Polishing...
[12/05 01:16:09     84s]   Merging balancing drivers for power...
[12/05 01:16:09     84s]     Tried: 14 Succeeded: 0
[12/05 01:16:09     84s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[12/05 01:16:09     84s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/05 01:16:09     84s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/05 01:16:09     84s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/05 01:16:09     84s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:09     84s]       misc counts      : r=1, pp=0
[12/05 01:16:09     84s]       cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:09     84s]       cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:09     84s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:09     84s]       wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.562pF, total=0.889pF
[12/05 01:16:09     84s]       wire lengths     : top=0.000um, trunk=2631.960um, leaf=3906.669um, total=6538.629um
[12/05 01:16:09     84s]       hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2070.550um, total=4718.690um
[12/05 01:16:09     84s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/05 01:16:09     84s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/05 01:16:09     84s]       Trunk : target=0.222ns count=8 avg=0.159ns sd=0.068ns min=0.000ns max=0.202ns {1 <= 0.133ns, 2 <= 0.178ns, 3 <= 0.200ns, 2 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:09     84s]       Leaf  : target=0.222ns count=5 avg=0.207ns sd=0.007ns min=0.199ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 1 <= 0.200ns, 2 <= 0.211ns, 2 <= 0.222ns}
[12/05 01:16:09     84s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/05 01:16:09     84s]        Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:09     84s]      Logics: XMD: 1 
[12/05 01:16:09     84s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.607, max=1.625], skew [0.019 vs 0.134]
[12/05 01:16:09     84s]           min path sink: CORE/bottom_f_reg_0__1_/CK
[12/05 01:16:09     84s]           max path sink: CORE/col_top_f_reg_0__1_/CK
[12/05 01:16:09     84s]     Skew group summary after 'Merging balancing drivers for power':
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.607, max=1.625], skew [0.019 vs 0.134]
[12/05 01:16:09     84s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:09     84s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]   Improving clock skew...
[12/05 01:16:09     84s]     Clock DAG stats after 'Improving clock skew':
[12/05 01:16:09     84s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:09     84s]       misc counts      : r=1, pp=0
[12/05 01:16:09     84s]       cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:09     84s]       cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:09     84s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:09     84s]       wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.562pF, total=0.889pF
[12/05 01:16:09     84s]       wire lengths     : top=0.000um, trunk=2631.960um, leaf=3906.669um, total=6538.629um
[12/05 01:16:09     84s]       hp wire lengths  : top=0.000um, trunk=2648.140um, leaf=2070.550um, total=4718.690um
[12/05 01:16:09     84s]     Clock DAG net violations after 'Improving clock skew': none
[12/05 01:16:09     84s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/05 01:16:09     84s]       Trunk : target=0.222ns count=8 avg=0.159ns sd=0.068ns min=0.000ns max=0.202ns {1 <= 0.133ns, 2 <= 0.178ns, 3 <= 0.200ns, 2 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:09     84s]       Leaf  : target=0.222ns count=5 avg=0.207ns sd=0.007ns min=0.199ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 1 <= 0.200ns, 2 <= 0.211ns, 2 <= 0.222ns}
[12/05 01:16:09     84s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/05 01:16:09     84s]        Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:09     84s]      Logics: XMD: 1 
[12/05 01:16:09     84s]     Primary reporting skew groups after 'Improving clock skew':
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.607, max=1.625, avg=1.618, sd=0.005], skew [0.019 vs 0.134], 100% {1.607, 1.625} (wid=0.085 ws=0.015) (gid=1.544 gs=0.007)
[12/05 01:16:09     84s]           min path sink: CORE/bottom_f_reg_0__1_/CK
[12/05 01:16:09     84s]           max path sink: CORE/col_top_f_reg_0__1_/CK
[12/05 01:16:09     84s]     Skew group summary after 'Improving clock skew':
[12/05 01:16:09     84s]       skew_group clk/func_mode: insertion delay [min=1.607, max=1.625, avg=1.618, sd=0.005], skew [0.019 vs 0.134], 100% {1.607, 1.625} (wid=0.085 ws=0.015) (gid=1.544 gs=0.007)
[12/05 01:16:09     84s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:09     84s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]   Moving gates to reduce wire capacitance...
[12/05 01:16:09     84s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/05 01:16:09     84s]     Iteration 1...
[12/05 01:16:09     84s]       Artificially removing short and long paths...
[12/05 01:16:09     84s]         For skew_group clk/func_mode target band (1.607, 1.625)
[12/05 01:16:09     84s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:09     84s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/05 01:16:09     84s]         Legalizing clock trees...
[12/05 01:16:09     84s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 01:16:09     84s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]         Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:09     84s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:09     84s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/05 01:16:09     84s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/05 01:16:10     84s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[12/05 01:16:10     84s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/05 01:16:10     84s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 01:16:10     84s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     84s]         100% 
[12/05 01:16:10     84s]         Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:10     84s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 01:16:10     84s]     Iteration 1 done.
[12/05 01:16:10     84s]     Iteration 2...
[12/05 01:16:10     84s]       Artificially removing short and long paths...
[12/05 01:16:10     84s]         For skew_group clk/func_mode target band (1.605, 1.624)
[12/05 01:16:10     84s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:10     84s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     84s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/05 01:16:10     84s]         Legalizing clock trees...
[12/05 01:16:10     84s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 01:16:10     84s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     84s]         Legalizer API calls during this step: 52 succeeded with high effort: 52 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:10     84s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     84s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/05 01:16:10     84s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/05 01:16:10     84s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[12/05 01:16:10     84s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/05 01:16:10     84s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 01:16:10     84s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     84s]         100% 
[12/05 01:16:10     84s]         Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:10     84s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 01:16:10     84s]     Iteration 2 done.
[12/05 01:16:10     84s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/05 01:16:10     84s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/05 01:16:10     84s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:10     84s]       misc counts      : r=1, pp=0
[12/05 01:16:10     84s]       cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:10     84s]       cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:10     84s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:10     84s]       wire capacitance : top=0.000pF, trunk=0.318pF, leaf=0.560pF, total=0.878pF
[12/05 01:16:10     84s]       wire lengths     : top=0.000um, trunk=2573.940um, leaf=3884.821um, total=6458.761um
[12/05 01:16:10     84s]       hp wire lengths  : top=0.000um, trunk=2598.920um, leaf=2086.670um, total=4685.590um
[12/05 01:16:10     84s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[12/05 01:16:10     84s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/05 01:16:10     84s]       Trunk : target=0.222ns count=8 avg=0.158ns sd=0.068ns min=0.000ns max=0.200ns {1 <= 0.133ns, 2 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:10     84s]       Leaf  : target=0.222ns count=5 avg=0.206ns sd=0.006ns min=0.201ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 0 <= 0.200ns, 3 <= 0.211ns, 2 <= 0.222ns}
[12/05 01:16:10     84s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/05 01:16:10     84s]        Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:10     84s]      Logics: XMD: 1 
[12/05 01:16:10     84s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/05 01:16:10     84s]       skew_group clk/func_mode: insertion delay [min=1.605, max=1.623, avg=1.614, sd=0.004], skew [0.018 vs 0.134], 100% {1.605, 1.623} (wid=0.087 ws=0.017) (gid=1.536 gs=0.002)
[12/05 01:16:10     84s]           min path sink: CORE/bottom_f_reg_0__1_/CK
[12/05 01:16:10     84s]           max path sink: CORE/tetris_reg_46_/CK
[12/05 01:16:10     84s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/05 01:16:10     84s]       skew_group clk/func_mode: insertion delay [min=1.605, max=1.623, avg=1.614, sd=0.004], skew [0.018 vs 0.134], 100% {1.605, 1.623} (wid=0.087 ws=0.017) (gid=1.536 gs=0.002)
[12/05 01:16:10     84s]     Legalizer API calls during this step: 420 succeeded with high effort: 420 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:10     84s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/05 01:16:10     84s]   Reducing clock tree power 3...
[12/05 01:16:10     84s]     Artificially removing short and long paths...
[12/05 01:16:10     84s]       For skew_group clk/func_mode target band (1.605, 1.623)
[12/05 01:16:10     84s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:10     84s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     84s]     Initial gate capacitance is (rise=1.036pF fall=1.036pF).
[12/05 01:16:10     84s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/05 01:16:10     84s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 01:16:10     84s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     84s]     100% 
[12/05 01:16:10     84s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/05 01:16:10     84s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:10     84s]       misc counts      : r=1, pp=0
[12/05 01:16:10     84s]       cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:10     84s]       cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:10     84s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:10     84s]       wire capacitance : top=0.000pF, trunk=0.318pF, leaf=0.560pF, total=0.878pF
[12/05 01:16:10     84s]       wire lengths     : top=0.000um, trunk=2573.940um, leaf=3884.821um, total=6458.761um
[12/05 01:16:10     84s]       hp wire lengths  : top=0.000um, trunk=2598.920um, leaf=2086.670um, total=4685.590um
[12/05 01:16:10     84s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[12/05 01:16:10     84s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/05 01:16:10     84s]       Trunk : target=0.222ns count=8 avg=0.158ns sd=0.068ns min=0.000ns max=0.200ns {1 <= 0.133ns, 2 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:10     84s]       Leaf  : target=0.222ns count=5 avg=0.206ns sd=0.006ns min=0.201ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 0 <= 0.200ns, 3 <= 0.211ns, 2 <= 0.222ns}
[12/05 01:16:10     84s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/05 01:16:10     84s]        Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:10     84s]      Logics: XMD: 1 
[12/05 01:16:10     84s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/05 01:16:10     84s]       skew_group clk/func_mode: insertion delay [min=1.605, max=1.623, avg=1.614, sd=0.004], skew [0.018 vs 0.134], 100% {1.605, 1.623} (wid=0.087 ws=0.017) (gid=1.536 gs=0.002)
[12/05 01:16:10     84s]           min path sink: CORE/bottom_f_reg_0__1_/CK
[12/05 01:16:10     84s]           max path sink: CORE/tetris_reg_46_/CK
[12/05 01:16:10     84s]     Skew group summary after 'Reducing clock tree power 3':
[12/05 01:16:10     84s]       skew_group clk/func_mode: insertion delay [min=1.605, max=1.623, avg=1.614, sd=0.004], skew [0.018 vs 0.134], 100% {1.605, 1.623} (wid=0.087 ws=0.017) (gid=1.536 gs=0.002)
[12/05 01:16:10     84s]     Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:10     84s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     84s]   Improving insertion delay...
[12/05 01:16:10     84s]     Clock DAG stats after 'Improving insertion delay':
[12/05 01:16:10     84s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:10     84s]       misc counts      : r=1, pp=0
[12/05 01:16:10     84s]       cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:10     84s]       cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:10     84s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:10     84s]       wire capacitance : top=0.000pF, trunk=0.318pF, leaf=0.560pF, total=0.878pF
[12/05 01:16:10     84s]       wire lengths     : top=0.000um, trunk=2573.940um, leaf=3884.821um, total=6458.761um
[12/05 01:16:10     84s]       hp wire lengths  : top=0.000um, trunk=2598.920um, leaf=2086.670um, total=4685.590um
[12/05 01:16:10     84s]     Clock DAG net violations after 'Improving insertion delay': none
[12/05 01:16:10     84s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/05 01:16:10     84s]       Trunk : target=0.222ns count=8 avg=0.158ns sd=0.068ns min=0.000ns max=0.200ns {1 <= 0.133ns, 2 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:10     84s]       Leaf  : target=0.222ns count=5 avg=0.206ns sd=0.006ns min=0.201ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 0 <= 0.200ns, 3 <= 0.211ns, 2 <= 0.222ns}
[12/05 01:16:10     84s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/05 01:16:10     84s]        Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:10     84s]      Logics: XMD: 1 
[12/05 01:16:10     84s]     Primary reporting skew groups after 'Improving insertion delay':
[12/05 01:16:10     84s]       skew_group clk/func_mode: insertion delay [min=1.605, max=1.623, avg=1.614, sd=0.004], skew [0.018 vs 0.134], 100% {1.605, 1.623} (wid=0.087 ws=0.017) (gid=1.536 gs=0.002)
[12/05 01:16:10     84s]           min path sink: CORE/bottom_f_reg_0__1_/CK
[12/05 01:16:10     84s]           max path sink: CORE/tetris_reg_46_/CK
[12/05 01:16:10     84s]     Skew group summary after 'Improving insertion delay':
[12/05 01:16:10     84s]       skew_group clk/func_mode: insertion delay [min=1.605, max=1.623, avg=1.614, sd=0.004], skew [0.018 vs 0.134], 100% {1.605, 1.623} (wid=0.087 ws=0.017) (gid=1.536 gs=0.002)
[12/05 01:16:10     84s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:10     84s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     84s]   Wire Opt OverFix...
[12/05 01:16:10     84s]     Wire Reduction extra effort...
[12/05 01:16:10     84s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/05 01:16:10     84s]       Artificially removing short and long paths...
[12/05 01:16:10     84s]         For skew_group clk/func_mode target band (1.605, 1.623)
[12/05 01:16:10     84s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:10     84s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     84s]       Global shorten wires A0...
[12/05 01:16:10     84s]         Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:10     84s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     84s]       Move For Wirelength - core...
[12/05 01:16:10     84s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=0, computed=11, moveTooSmall=15, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=27, accepted=3
[12/05 01:16:10     84s]         Max accepted move=61.100um, total accepted move=86.060um, average move=28.686um
[12/05 01:16:10     84s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=0, computed=11, moveTooSmall=17, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=5, ignoredLeafDriver=0, worse=34, accepted=0
[12/05 01:16:10     84s]         Max accepted move=0.000um, total accepted move=0.000um
[12/05 01:16:10     84s]         Legalizer API calls during this step: 73 succeeded with high effort: 73 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:10     84s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 01:16:10     84s]       Global shorten wires A1...
[12/05 01:16:10     84s]         Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:10     84s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     84s]       Move For Wirelength - core...
[12/05 01:16:10     84s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=11, computed=0, moveTooSmall=16, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[12/05 01:16:10     84s]         Max accepted move=0.000um, total accepted move=0.000um
[12/05 01:16:10     84s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:10     84s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     84s]       Global shorten wires B...
[12/05 01:16:10     84s]         Legalizer API calls during this step: 35 succeeded with high effort: 35 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:10     84s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     84s]       Move For Wirelength - branch...
[12/05 01:16:10     85s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=0, computed=11, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=10, accepted=1
[12/05 01:16:10     85s]         Max accepted move=2.480um, total accepted move=2.480um, average move=2.480um
[12/05 01:16:10     85s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=10, computed=0, moveTooSmall=0, resolved=0, predictFail=13, currentlyIllegal=1, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[12/05 01:16:10     85s]         Max accepted move=0.000um, total accepted move=0.000um
[12/05 01:16:10     85s]         Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:10     85s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     85s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/05 01:16:10     85s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/05 01:16:10     85s]         cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:10     85s]         misc counts      : r=1, pp=0
[12/05 01:16:10     85s]         cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:10     85s]         cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:10     85s]         sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:10     85s]         wire capacitance : top=0.000pF, trunk=0.318pF, leaf=0.558pF, total=0.876pF
[12/05 01:16:10     85s]         wire lengths     : top=0.000um, trunk=2571.540um, leaf=3871.181um, total=6442.721um
[12/05 01:16:10     85s]         hp wire lengths  : top=0.000um, trunk=2602.480um, leaf=2073.650um, total=4676.130um
[12/05 01:16:10     85s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[12/05 01:16:10     85s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/05 01:16:10     85s]         Trunk : target=0.222ns count=8 avg=0.158ns sd=0.068ns min=0.000ns max=0.200ns {1 <= 0.133ns, 2 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:10     85s]         Leaf  : target=0.222ns count=5 avg=0.206ns sd=0.006ns min=0.199ns max=0.212ns {0 <= 0.133ns, 0 <= 0.178ns, 1 <= 0.200ns, 2 <= 0.211ns, 2 <= 0.222ns}
[12/05 01:16:10     85s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/05 01:16:10     85s]          Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:10     85s]        Logics: XMD: 1 
[12/05 01:16:10     85s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/05 01:16:10     85s]         skew_group clk/func_mode: insertion delay [min=1.602, max=1.622, avg=1.613, sd=0.004], skew [0.020 vs 0.134], 100% {1.602, 1.622} (wid=0.087 ws=0.017) (gid=1.535 gs=0.003)
[12/05 01:16:10     85s]             min path sink: CORE/map_f_reg_9__1_/CK
[12/05 01:16:10     85s]             max path sink: CORE/tetris_reg_46_/CK
[12/05 01:16:10     85s]       Skew group summary after 'Wire Reduction extra effort':
[12/05 01:16:10     85s]         skew_group clk/func_mode: insertion delay [min=1.602, max=1.622, avg=1.613, sd=0.004], skew [0.020 vs 0.134], 100% {1.602, 1.622} (wid=0.087 ws=0.017) (gid=1.535 gs=0.003)
[12/05 01:16:10     85s]       Legalizer API calls during this step: 140 succeeded with high effort: 140 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:10     85s]     Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 01:16:10     85s]     Optimizing orientation...
[12/05 01:16:10     85s]     FlipOpt...
[12/05 01:16:10     85s]     Disconnecting clock tree from netlist...
[12/05 01:16:10     85s]     Disconnecting clock tree from netlist done.
[12/05 01:16:10     85s]     Performing Single Threaded FlipOpt
[12/05 01:16:10     85s]     Optimizing orientation on clock cells...
[12/05 01:16:10     85s]       Orientation Wirelength Optimization: Attempted = 14 , Succeeded = 0 , Constraints Broken = 10 , CannotMove = 3 , Illegal = 1 , Other = 0
[12/05 01:16:10     85s]     Optimizing orientation on clock cells done.
[12/05 01:16:10     85s]     Resynthesising clock tree into netlist...
[12/05 01:16:10     85s]       Reset timing graph...
[12/05 01:16:10     85s] Ignoring AAE DB Resetting ...
[12/05 01:16:10     85s]       Reset timing graph done.
[12/05 01:16:10     85s]     Resynthesising clock tree into netlist done.
[12/05 01:16:10     85s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     85s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     85s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[12/05 01:16:10     85s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/05 01:16:10     85s] End AAE Lib Interpolated Model. (MEM=2392.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:16:10     85s]     Clock DAG stats after 'Wire Opt OverFix':
[12/05 01:16:10     85s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:10     85s]       misc counts      : r=1, pp=0
[12/05 01:16:10     85s]       cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:10     85s]       cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:10     85s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:10     85s]       wire capacitance : top=0.000pF, trunk=0.318pF, leaf=0.558pF, total=0.876pF
[12/05 01:16:10     85s]       wire lengths     : top=0.000um, trunk=2571.540um, leaf=3871.181um, total=6442.721um
[12/05 01:16:10     85s]       hp wire lengths  : top=0.000um, trunk=2602.480um, leaf=2073.650um, total=4676.130um
[12/05 01:16:10     85s]     Clock DAG net violations after 'Wire Opt OverFix': none
[12/05 01:16:10     85s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/05 01:16:10     85s]       Trunk : target=0.222ns count=8 avg=0.158ns sd=0.068ns min=0.000ns max=0.200ns {1 <= 0.133ns, 2 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:10     85s]       Leaf  : target=0.222ns count=5 avg=0.206ns sd=0.006ns min=0.199ns max=0.212ns {0 <= 0.133ns, 0 <= 0.178ns, 1 <= 0.200ns, 2 <= 0.211ns, 2 <= 0.222ns}
[12/05 01:16:10     85s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/05 01:16:10     85s]        Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:10     85s]      Logics: XMD: 1 
[12/05 01:16:10     85s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/05 01:16:10     85s]       skew_group clk/func_mode: insertion delay [min=1.602, max=1.622, avg=1.613, sd=0.004], skew [0.020 vs 0.134], 100% {1.602, 1.622} (wid=0.087 ws=0.017) (gid=1.535 gs=0.003)
[12/05 01:16:10     85s]           min path sink: CORE/map_f_reg_9__1_/CK
[12/05 01:16:10     85s]           max path sink: CORE/tetris_reg_46_/CK
[12/05 01:16:10     85s]     Skew group summary after 'Wire Opt OverFix':
[12/05 01:16:10     85s]       skew_group clk/func_mode: insertion delay [min=1.602, max=1.622, avg=1.613, sd=0.004], skew [0.020 vs 0.134], 100% {1.602, 1.622} (wid=0.087 ws=0.017) (gid=1.535 gs=0.003)
[12/05 01:16:10     85s]     Legalizer API calls during this step: 140 succeeded with high effort: 140 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:10     85s]   Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 01:16:10     85s]   Total capacitance is (rise=1.911pF fall=1.911pF), of which (rise=0.876pF fall=0.876pF) is wire, and (rise=1.036pF fall=1.036pF) is gate.
[12/05 01:16:10     85s]   Stage::Polishing done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/05 01:16:10     85s]   Stage::Updating netlist...
[12/05 01:16:10     85s]   Reset timing graph...
[12/05 01:16:10     85s] Ignoring AAE DB Resetting ...
[12/05 01:16:10     85s]   Reset timing graph done.
[12/05 01:16:10     85s]   Setting non-default rules before calling refine place.
[12/05 01:16:10     85s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 01:16:10     85s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/05 01:16:10     85s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2392.8M
[12/05 01:16:10     85s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.006, MEM:2347.8M
[12/05 01:16:10     85s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     85s]   Leaving CCOpt scope - ClockRefiner...
[12/05 01:16:10     85s]   Assigned high priority to 11 instances.
[12/05 01:16:10     85s]   Performing Clock Only Refine Place.
[12/05 01:16:10     85s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/05 01:16:10     85s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2347.8M
[12/05 01:16:10     85s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2347.8M
[12/05 01:16:10     85s] z: 2, totalTracks: 1
[12/05 01:16:10     85s] z: 4, totalTracks: 1
[12/05 01:16:10     85s] z: 6, totalTracks: 1
[12/05 01:16:10     85s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/05 01:16:10     85s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2347.8M
[12/05 01:16:10     85s] Info: 12 insts are soft-fixed.
[12/05 01:16:10     85s] OPERPROF:       Starting CMU at level 4, MEM:2347.8M
[12/05 01:16:10     85s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2347.8M
[12/05 01:16:10     85s] 
[12/05 01:16:10     85s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 01:16:10     85s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.017, MEM:2347.8M
[12/05 01:16:10     85s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2347.8M
[12/05 01:16:10     85s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2347.8M
[12/05 01:16:10     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2347.8MB).
[12/05 01:16:10     85s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.020, MEM:2347.8M
[12/05 01:16:10     85s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.020, MEM:2347.8M
[12/05 01:16:10     85s] TDRefine: refinePlace mode is spiral
[12/05 01:16:10     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.126035.3
[12/05 01:16:10     85s] OPERPROF: Starting RefinePlace at level 1, MEM:2347.8M
[12/05 01:16:10     85s] *** Starting refinePlace (0:01:25 mem=2347.8M) ***
[12/05 01:16:10     85s] Total net bbox length = 2.050e+05 (1.017e+05 1.033e+05) (ext = 1.374e+05)
[12/05 01:16:10     85s] Info: 12 insts are soft-fixed.
[12/05 01:16:10     85s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 01:16:10     85s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 01:16:10     85s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2347.8M
[12/05 01:16:10     85s] Starting refinePlace ...
[12/05 01:16:10     85s] One DDP V2 for no tweak run.
[12/05 01:16:10     85s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 01:16:10     85s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2347.8MB
[12/05 01:16:10     85s] Statistics of distance of Instance movement in refine placement:
[12/05 01:16:10     85s]   maximum (X+Y) =         0.00 um
[12/05 01:16:10     85s]   mean    (X+Y) =         0.00 um
[12/05 01:16:10     85s] Summary Report:
[12/05 01:16:10     85s] Instances move: 0 (out of 1237 movable)
[12/05 01:16:10     85s] Instances flipped: 0
[12/05 01:16:10     85s] Mean displacement: 0.00 um
[12/05 01:16:10     85s] Max displacement: 0.00 um 
[12/05 01:16:10     85s] Total instances moved : 0
[12/05 01:16:10     85s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.001, MEM:2347.8M
[12/05 01:16:10     85s] Total net bbox length = 2.050e+05 (1.017e+05 1.033e+05) (ext = 1.374e+05)
[12/05 01:16:10     85s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2347.8MB
[12/05 01:16:10     85s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2347.8MB) @(0:01:25 - 0:01:25).
[12/05 01:16:10     85s] *** Finished refinePlace (0:01:25 mem=2347.8M) ***
[12/05 01:16:10     85s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.126035.3
[12/05 01:16:10     85s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.006, MEM:2347.8M
[12/05 01:16:10     85s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2347.8M
[12/05 01:16:10     85s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:2347.8M
[12/05 01:16:10     85s]   ClockRefiner summary
[12/05 01:16:10     85s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 270).
[12/05 01:16:10     85s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 12).
[12/05 01:16:10     85s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 258).
[12/05 01:16:10     85s]   Revert refine place priority changes on 0 instances.
[12/05 01:16:10     85s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     85s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     85s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/05 01:16:10     85s]   CCOpt::Phase::eGRPC...
[12/05 01:16:10     85s]   eGR Post Conditioning loop iteration 0...
[12/05 01:16:10     85s]     Clock implementation routing...
[12/05 01:16:10     85s]       Leaving CCOpt scope - Routing Tools...
[12/05 01:16:10     85s] Net route status summary:
[12/05 01:16:10     85s]   Clock:        13 (unrouted=13, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 01:16:10     85s]   Non-clock:  1332 (unrouted=89, trialRouted=1243, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 01:16:10     85s]       Routing using eGR only...
[12/05 01:16:10     85s]         Early Global Route - eGR only step...
[12/05 01:16:10     85s] (ccopt eGR): There are 13 nets for routing of which 12 have one or more fixed wires.
[12/05 01:16:10     85s] (ccopt eGR): Start to route 13 all nets
[12/05 01:16:10     85s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Started Import and model ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Started Create place DB ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Started Import place data ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Started Read instances and placement ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Started Read nets ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Started Create route DB ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       == Non-default Options ==
[12/05 01:16:10     85s] (I)       Clean congestion better                            : true
[12/05 01:16:10     85s] (I)       Estimate vias on DPT layer                         : true
[12/05 01:16:10     85s] (I)       Clean congestion layer assignment rounds           : 3
[12/05 01:16:10     85s] (I)       Layer constraints as soft constraints              : true
[12/05 01:16:10     85s] (I)       Soft top layer                                     : true
[12/05 01:16:10     85s] (I)       Skip prospective layer relax nets                  : true
[12/05 01:16:10     85s] (I)       Better NDR handling                                : true
[12/05 01:16:10     85s] (I)       Improved NDR modeling in LA                        : true
[12/05 01:16:10     85s] (I)       Routing cost fix for NDR handling                  : true
[12/05 01:16:10     85s] (I)       Update initial WL after Phase 1a                   : true
[12/05 01:16:10     85s] (I)       Block tracks for preroutes                         : true
[12/05 01:16:10     85s] (I)       Assign IRoute by net group key                     : true
[12/05 01:16:10     85s] (I)       Block unroutable channels                          : true
[12/05 01:16:10     85s] (I)       Block unroutable channel fix                       : true
[12/05 01:16:10     85s] (I)       Block unroutable channels 3D                       : true
[12/05 01:16:10     85s] (I)       Bound layer relaxed segment wl                     : true
[12/05 01:16:10     85s] (I)       Bound layer relaxed segment wl fix                 : true
[12/05 01:16:10     85s] (I)       Blocked pin reach length threshold                 : 2
[12/05 01:16:10     85s] (I)       Check blockage within NDR space in TA              : true
[12/05 01:16:10     85s] (I)       Skip must join for term with via pillar            : true
[12/05 01:16:10     85s] (I)       Model find APA for IO pin                          : true
[12/05 01:16:10     85s] (I)       On pin location for off pin term                   : true
[12/05 01:16:10     85s] (I)       Handle EOL spacing                                 : true
[12/05 01:16:10     85s] (I)       Merge PG vias by gap                               : true
[12/05 01:16:10     85s] (I)       Maximum routing layer                              : 6
[12/05 01:16:10     85s] (I)       Route selected nets only                           : true
[12/05 01:16:10     85s] (I)       Refine MST                                         : true
[12/05 01:16:10     85s] (I)       Honor PRL                                          : true
[12/05 01:16:10     85s] (I)       Strong congestion aware                            : true
[12/05 01:16:10     85s] (I)       Improved initial location for IRoutes              : true
[12/05 01:16:10     85s] (I)       Multi panel TA                                     : true
[12/05 01:16:10     85s] (I)       Penalize wire overlap                              : true
[12/05 01:16:10     85s] (I)       Expand small instance blockage                     : true
[12/05 01:16:10     85s] (I)       Reduce via in TA                                   : true
[12/05 01:16:10     85s] (I)       SS-aware routing                                   : true
[12/05 01:16:10     85s] (I)       Improve tree edge sharing                          : true
[12/05 01:16:10     85s] (I)       Improve 2D via estimation                          : true
[12/05 01:16:10     85s] (I)       Refine Steiner tree                                : true
[12/05 01:16:10     85s] (I)       Build spine tree                                   : true
[12/05 01:16:10     85s] (I)       Model pass through capacity                        : true
[12/05 01:16:10     85s] (I)       Extend blockages by a half GCell                   : true
[12/05 01:16:10     85s] (I)       Consider pin shapes                                : true
[12/05 01:16:10     85s] (I)       Consider pin shapes for all nodes                  : true
[12/05 01:16:10     85s] (I)       Consider NR APA                                    : true
[12/05 01:16:10     85s] (I)       Consider IO pin shape                              : true
[12/05 01:16:10     85s] (I)       Fix pin connection bug                             : true
[12/05 01:16:10     85s] (I)       Consider layer RC for local wires                  : true
[12/05 01:16:10     85s] (I)       LA-aware pin escape length                         : 2
[12/05 01:16:10     85s] (I)       Connect multiple ports                             : true
[12/05 01:16:10     85s] (I)       Split for must join                                : true
[12/05 01:16:10     85s] (I)       Number of threads                                  : 1
[12/05 01:16:10     85s] (I)       Routing effort level                               : 10000
[12/05 01:16:10     85s] (I)       Special modeling for N7                            : 0
[12/05 01:16:10     85s] (I)       Special modeling for N6                            : 0
[12/05 01:16:10     85s] (I)       Special modeling for N2                            : 0
[12/05 01:16:10     85s] (I)       Special modeling for N3 v9                         : 0
[12/05 01:16:10     85s] (I)       Special modeling for N5 v6                         : 0
[12/05 01:16:10     85s] (I)       Special modeling for N5PPv2                        : 0
[12/05 01:16:10     85s] (I)       Special settings for S3                            : 0
[12/05 01:16:10     85s] (I)       Special settings for S4                            : 0
[12/05 01:16:10     85s] (I)       Special settings for S5 v2                         : 0
[12/05 01:16:10     85s] (I)       Special settings for S7                            : 0
[12/05 01:16:10     85s] (I)       Special settings for S8 v6                         : 0
[12/05 01:16:10     85s] (I)       Prefer layer length threshold                      : 8
[12/05 01:16:10     85s] (I)       Overflow penalty cost                              : 10
[12/05 01:16:10     85s] (I)       A-star cost                                        : 0.300000
[12/05 01:16:10     85s] (I)       Misalignment cost                                  : 10.000000
[12/05 01:16:10     85s] (I)       Threshold for short IRoute                         : 6
[12/05 01:16:10     85s] (I)       Via cost during post routing                       : 1.000000
[12/05 01:16:10     85s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/05 01:16:10     85s] (I)       Source-to-sink ratio                               : 0.300000
[12/05 01:16:10     85s] (I)       Scenic ratio bound                                 : 3.000000
[12/05 01:16:10     85s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/05 01:16:10     85s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/05 01:16:10     85s] (I)       PG-aware similar topology routing                  : true
[12/05 01:16:10     85s] (I)       Maze routing via cost fix                          : true
[12/05 01:16:10     85s] (I)       Apply PRL on PG terms                              : true
[12/05 01:16:10     85s] (I)       Apply PRL on obs objects                           : true
[12/05 01:16:10     85s] (I)       Handle range-type spacing rules                    : true
[12/05 01:16:10     85s] (I)       PG gap threshold multiplier                        : 10.000000
[12/05 01:16:10     85s] (I)       Parallel spacing query fix                         : true
[12/05 01:16:10     85s] (I)       Force source to root IR                            : true
[12/05 01:16:10     85s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/05 01:16:10     85s] (I)       Do not relax to DPT layer                          : true
[12/05 01:16:10     85s] (I)       No DPT in post routing                             : true
[12/05 01:16:10     85s] (I)       Modeling PG via merging fix                        : true
[12/05 01:16:10     85s] (I)       Shield aware TA                                    : true
[12/05 01:16:10     85s] (I)       Strong shield aware TA                             : true
[12/05 01:16:10     85s] (I)       Overflow calculation fix in LA                     : true
[12/05 01:16:10     85s] (I)       Post routing fix                                   : true
[12/05 01:16:10     85s] (I)       Strong post routing                                : true
[12/05 01:16:10     85s] (I)       NDR via pillar fix                                 : true
[12/05 01:16:10     85s] (I)       Violation on path threshold                        : 1
[12/05 01:16:10     85s] (I)       Pass through capacity modeling                     : true
[12/05 01:16:10     85s] (I)       Select the non-relaxed segments in post routing stage : true
[12/05 01:16:10     85s] (I)       Select term pin box for io pin                     : true
[12/05 01:16:10     85s] (I)       Penalize NDR sharing                               : true
[12/05 01:16:10     85s] (I)       Keep fixed segments                                : true
[12/05 01:16:10     85s] (I)       Reorder net groups by key                          : true
[12/05 01:16:10     85s] (I)       Increase net scenic ratio                          : true
[12/05 01:16:10     85s] (I)       Method to set GCell size                           : row
[12/05 01:16:10     85s] (I)       Connect multiple ports and must join fix           : true
[12/05 01:16:10     85s] (I)       Avoid high resistance layers                       : true
[12/05 01:16:10     85s] (I)       Fix unreachable term connection                    : true
[12/05 01:16:10     85s] (I)       Model find APA for IO pin fix                      : true
[12/05 01:16:10     85s] (I)       Avoid connecting non-metal layers                  : true
[12/05 01:16:10     85s] (I)       Use track pitch for NDR                            : true
[12/05 01:16:10     85s] (I)       Top layer relaxation fix                           : true
[12/05 01:16:10     85s] (I)       Counted 18300 PG shapes. We will not process PG shapes layer by layer.
[12/05 01:16:10     85s] (I)       Started Import route data (1T) ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       ============== Pin Summary ==============
[12/05 01:16:10     85s] (I)       +-------+--------+---------+------------+
[12/05 01:16:10     85s] (I)       | Layer | # pins | % total |      Group |
[12/05 01:16:10     85s] (I)       +-------+--------+---------+------------+
[12/05 01:16:10     85s] (I)       |     1 |   5119 |  100.00 |        Pin |
[12/05 01:16:10     85s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 01:16:10     85s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 01:16:10     85s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 01:16:10     85s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 01:16:10     85s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 01:16:10     85s] (I)       +-------+--------+---------+------------+
[12/05 01:16:10     85s] (I)       Use row-based GCell size
[12/05 01:16:10     85s] (I)       Use row-based GCell align
[12/05 01:16:10     85s] (I)       GCell unit size   : 5040
[12/05 01:16:10     85s] (I)       GCell multiplier  : 1
[12/05 01:16:10     85s] (I)       GCell row height  : 5040
[12/05 01:16:10     85s] (I)       Actual row height : 5040
[12/05 01:16:10     85s] (I)       GCell align ref   : 240560 240800
[12/05 01:16:10     85s] [NR-eGR] Track table information for default rule: 
[12/05 01:16:10     85s] [NR-eGR] metal1 has no routable track
[12/05 01:16:10     85s] [NR-eGR] metal2 has single uniform track structure
[12/05 01:16:10     85s] [NR-eGR] metal3 has single uniform track structure
[12/05 01:16:10     85s] [NR-eGR] metal4 has single uniform track structure
[12/05 01:16:10     85s] [NR-eGR] metal5 has single uniform track structure
[12/05 01:16:10     85s] [NR-eGR] metal6 has single uniform track structure
[12/05 01:16:10     85s] (I)       =================== Default via ====================
[12/05 01:16:10     85s] (I)       +---+------------------+---------------------------+
[12/05 01:16:10     85s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/05 01:16:10     85s] (I)       +---+------------------+---------------------------+
[12/05 01:16:10     85s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/05 01:16:10     85s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/05 01:16:10     85s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/05 01:16:10     85s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/05 01:16:10     85s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/05 01:16:10     85s] (I)       +---+------------------+---------------------------+
[12/05 01:16:10     85s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Started Read routing blockages ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Started Read instance blockages ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Started Read PG blockages ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] [NR-eGR] Read 167 PG shapes
[12/05 01:16:10     85s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Started Read boundary cut boxes ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] [NR-eGR] #Routing Blockages  : 0
[12/05 01:16:10     85s] [NR-eGR] #Instance Blockages : 5480
[12/05 01:16:10     85s] [NR-eGR] #PG Blockages       : 167
[12/05 01:16:10     85s] [NR-eGR] #Halo Blockages     : 0
[12/05 01:16:10     85s] [NR-eGR] #Boundary Blockages : 0
[12/05 01:16:10     85s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Started Read blackboxes ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 01:16:10     85s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Started Read prerouted ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/05 01:16:10     85s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Started Read unlegalized nets ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Started Read nets ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] [NR-eGR] Read numTotalNets=1343  numIgnoredNets=1330
[12/05 01:16:10     85s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] [NR-eGR] Connected 0 must-join pins/ports
[12/05 01:16:10     85s] (I)       Started Set up via pillars ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       early_global_route_priority property id does not exist.
[12/05 01:16:10     85s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Model blockages into capacity
[12/05 01:16:10     85s] (I)       Read Num Blocks=21767  Num Prerouted Wires=0  Num CS=0
[12/05 01:16:10     85s] (I)       Started Initialize 3D capacity ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Layer 1 (V) : #blockages 15999 : #preroutes 0
[12/05 01:16:10     85s] (I)       Layer 2 (H) : #blockages 4316 : #preroutes 0
[12/05 01:16:10     85s] (I)       Layer 3 (V) : #blockages 484 : #preroutes 0
[12/05 01:16:10     85s] (I)       Layer 4 (H) : #blockages 484 : #preroutes 0
[12/05 01:16:10     85s] (I)       Layer 5 (V) : #blockages 484 : #preroutes 0
[12/05 01:16:10     85s] (I)       Finished Initialize 3D capacity ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       -- layer congestion ratio --
[12/05 01:16:10     85s] (I)       Layer 1 : 0.100000
[12/05 01:16:10     85s] (I)       Layer 2 : 0.700000
[12/05 01:16:10     85s] (I)       Layer 3 : 0.700000
[12/05 01:16:10     85s] (I)       Layer 4 : 1.000000
[12/05 01:16:10     85s] (I)       Layer 5 : 1.000000
[12/05 01:16:10     85s] (I)       Layer 6 : 1.000000
[12/05 01:16:10     85s] (I)       ----------------------------
[12/05 01:16:10     85s] (I)       Started Move terms for access ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Moved 1 terms for better access 
[12/05 01:16:10     85s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Number of ignored nets                =      0
[12/05 01:16:10     85s] (I)       Number of connected nets              =      0
[12/05 01:16:10     85s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/05 01:16:10     85s] (I)       Number of clock nets                  =     13.  Ignored: No
[12/05 01:16:10     85s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 01:16:10     85s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 01:16:10     85s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 01:16:10     85s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 01:16:10     85s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 01:16:10     85s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 01:16:10     85s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 01:16:10     85s] (I)       Finished Import route data (1T) ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Finished Create route DB ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Started Read aux data ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Started Others data preparation ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] [NR-eGR] There are 12 clock nets ( 12 with NDR ).
[12/05 01:16:10     85s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Started Create route kernel ( Curr Mem: 2347.84 MB )
[12/05 01:16:10     85s] (I)       Ndr track 0 does not exist
[12/05 01:16:10     85s] (I)       Ndr track 0 does not exist
[12/05 01:16:10     85s] (I)       ---------------------Grid Graph Info--------------------
[12/05 01:16:10     85s] (I)       Routing area        : (0, 0) - (2745360, 2745360)
[12/05 01:16:10     85s] (I)       Core area           : (240560, 240800) - (2504800, 2503760)
[12/05 01:16:10     85s] (I)       Site width          :   620  (dbu)
[12/05 01:16:10     85s] (I)       Row height          :  5040  (dbu)
[12/05 01:16:10     85s] (I)       GCell row height    :  5040  (dbu)
[12/05 01:16:10     85s] (I)       GCell width         :  5040  (dbu)
[12/05 01:16:10     85s] (I)       GCell height        :  5040  (dbu)
[12/05 01:16:10     85s] (I)       Grid                :   544   544     6
[12/05 01:16:10     85s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 01:16:10     85s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/05 01:16:10     85s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/05 01:16:10     85s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 01:16:10     85s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 01:16:10     85s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 01:16:10     85s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 01:16:10     85s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 01:16:10     85s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/05 01:16:10     85s] (I)       Total num of tracks :     0  4428  4902  4428  4902  1106
[12/05 01:16:10     85s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 01:16:10     85s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 01:16:10     85s] (I)       --------------------------------------------------------
[12/05 01:16:10     85s] 
[12/05 01:16:10     85s] [NR-eGR] ============ Routing rule table ============
[12/05 01:16:10     85s] [NR-eGR] Rule id: 0  Nets: 12 
[12/05 01:16:10     85s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/05 01:16:10     85s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[12/05 01:16:10     85s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[12/05 01:16:10     85s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:16:10     85s] [NR-eGR] Rule id: 1  Nets: 0 
[12/05 01:16:10     85s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 01:16:10     85s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 01:16:10     85s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:16:10     85s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:16:10     85s] [NR-eGR] ========================================
[12/05 01:16:10     85s] [NR-eGR] 
[12/05 01:16:10     85s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 01:16:10     85s] (I)       blocked tracks on layer2 : = 648491 / 2408832 (26.92%)
[12/05 01:16:10     85s] (I)       blocked tracks on layer3 : = 707922 / 2666688 (26.55%)
[12/05 01:16:10     85s] (I)       blocked tracks on layer4 : = 332531 / 2408832 (13.80%)
[12/05 01:16:10     85s] (I)       blocked tracks on layer5 : = 369302 / 2666688 (13.85%)
[12/05 01:16:10     85s] (I)       blocked tracks on layer6 : = 86046 / 601664 (14.30%)
[12/05 01:16:10     85s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.21 MB )
[12/05 01:16:10     85s] (I)       Finished Import and model ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2364.21 MB )
[12/05 01:16:10     85s] (I)       Reset routing kernel
[12/05 01:16:10     85s] (I)       Started Global Routing ( Curr Mem: 2364.21 MB )
[12/05 01:16:10     85s] (I)       Started Initialization ( Curr Mem: 2364.21 MB )
[12/05 01:16:10     85s] (I)       totalPins=281  totalGlobalPin=281 (100.00%)
[12/05 01:16:10     85s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.21 MB )
[12/05 01:16:10     85s] (I)       Started Net group 1 ( Curr Mem: 2364.21 MB )
[12/05 01:16:10     85s] (I)       Started Generate topology ( Curr Mem: 2364.21 MB )
[12/05 01:16:10     85s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.21 MB )
[12/05 01:16:10     85s] (I)       total 2D Cap : 4052444 = (1968803 H, 2083641 V)
[12/05 01:16:10     85s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [3, 4]
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1a Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1a ( Curr Mem: 2364.21 MB )
[12/05 01:16:10     85s] (I)       Started Pattern routing (1T) ( Curr Mem: 2364.21 MB )
[12/05 01:16:10     85s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2364.21 MB )
[12/05 01:16:10     85s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2364.21 MB )
[12/05 01:16:10     85s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/05 01:16:10     85s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2364.21 MB )
[12/05 01:16:10     85s] (I)       Usage: 1272 = (630 H, 642 V) = (0.03% H, 0.03% V) = (3.175e+03um H, 3.236e+03um V)
[12/05 01:16:10     85s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2364.21 MB )
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1b Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1b ( Curr Mem: 2364.21 MB )
[12/05 01:16:10     85s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2364.21 MB )
[12/05 01:16:10     85s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Usage: 1272 = (630 H, 642 V) = (0.03% H, 0.03% V) = (3.175e+03um H, 3.236e+03um V)
[12/05 01:16:10     85s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.410880e+03um
[12/05 01:16:10     85s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1c Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1c ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Started Two level routing ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Level2 Grid: 109 x 109
[12/05 01:16:10     85s] (I)       Started Two Level Routing ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Usage: 1272 = (630 H, 642 V) = (0.03% H, 0.03% V) = (3.175e+03um H, 3.236e+03um V)
[12/05 01:16:10     85s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1d Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1d ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Started Detoured routing ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Usage: 1272 = (630 H, 642 V) = (0.03% H, 0.03% V) = (3.175e+03um H, 3.236e+03um V)
[12/05 01:16:10     85s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1e Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1e ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Started Route legalization ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Usage: 1272 = (630 H, 642 V) = (0.03% H, 0.03% V) = (3.175e+03um H, 3.236e+03um V)
[12/05 01:16:10     85s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.410880e+03um
[12/05 01:16:10     85s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1f Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1f ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Usage: 1272 = (630 H, 642 V) = (0.03% H, 0.03% V) = (3.175e+03um H, 3.236e+03um V)
[12/05 01:16:10     85s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1g Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1g ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Started Post Routing ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Usage: 1245 = (612 H, 633 V) = (0.03% H, 0.03% V) = (3.084e+03um H, 3.190e+03um V)
[12/05 01:16:10     85s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       numNets=12  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=1114
[12/05 01:16:10     85s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1h Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1h ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Started Post Routing ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Usage: 1248 = (608 H, 640 V) = (0.03% H, 0.03% V) = (3.064e+03um H, 3.226e+03um V)
[12/05 01:16:10     85s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Started Layer assignment (1T) ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Started Net group 2 ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Started Generate topology ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       total 2D Cap : 6879890 = (4278617 H, 2601273 V)
[12/05 01:16:10     85s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1a Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1a ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Started Pattern routing (1T) ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Usage: 1405 = (685 H, 720 V) = (0.02% H, 0.03% V) = (3.452e+03um H, 3.629e+03um V)
[12/05 01:16:10     85s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1b Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1b ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Usage: 1405 = (685 H, 720 V) = (0.02% H, 0.03% V) = (3.452e+03um H, 3.629e+03um V)
[12/05 01:16:10     85s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.081200e+03um
[12/05 01:16:10     85s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1c Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1c ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Usage: 1405 = (685 H, 720 V) = (0.02% H, 0.03% V) = (3.452e+03um H, 3.629e+03um V)
[12/05 01:16:10     85s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1d Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1d ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Usage: 1405 = (685 H, 720 V) = (0.02% H, 0.03% V) = (3.452e+03um H, 3.629e+03um V)
[12/05 01:16:10     85s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1e Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1e ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Started Route legalization ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Usage: 1405 = (685 H, 720 V) = (0.02% H, 0.03% V) = (3.452e+03um H, 3.629e+03um V)
[12/05 01:16:10     85s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.081200e+03um
[12/05 01:16:10     85s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1f Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1f ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Usage: 1405 = (685 H, 720 V) = (0.02% H, 0.03% V) = (3.452e+03um H, 3.629e+03um V)
[12/05 01:16:10     85s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1g Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1g ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Started Post Routing ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Usage: 1379 = (666 H, 713 V) = (0.02% H, 0.03% V) = (3.357e+03um H, 3.594e+03um V)
[12/05 01:16:10     85s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=0
[12/05 01:16:10     85s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 6]
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1h Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1h ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Started Post Routing ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Usage: 1379 = (666 H, 713 V) = (0.02% H, 0.03% V) = (3.357e+03um H, 3.594e+03um V)
[12/05 01:16:10     85s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Finished Net group 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Started Net group 3 ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Started Generate topology ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       total 2D Cap : 8649579 = (4278617 H, 4370962 V)
[12/05 01:16:10     85s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [2, 6]
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1a Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1a ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Started Pattern routing (1T) ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Usage: 1679 = (806 H, 873 V) = (0.02% H, 0.02% V) = (4.062e+03um H, 4.400e+03um V)
[12/05 01:16:10     85s] (I)       Started Add via demand to 2D ( Curr Mem: 2368.73 MB )
[12/05 01:16:10     85s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1b Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1b ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Usage: 1679 = (806 H, 873 V) = (0.02% H, 0.02% V) = (4.062e+03um H, 4.400e+03um V)
[12/05 01:16:10     85s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.462160e+03um
[12/05 01:16:10     85s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/05 01:16:10     85s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/05 01:16:10     85s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1c Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1c ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Usage: 1679 = (806 H, 873 V) = (0.02% H, 0.02% V) = (4.062e+03um H, 4.400e+03um V)
[12/05 01:16:10     85s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1d Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1d ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Usage: 1679 = (806 H, 873 V) = (0.02% H, 0.02% V) = (4.062e+03um H, 4.400e+03um V)
[12/05 01:16:10     85s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1e Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1e ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Started Route legalization ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Usage: 1679 = (806 H, 873 V) = (0.02% H, 0.02% V) = (4.062e+03um H, 4.400e+03um V)
[12/05 01:16:10     85s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.462160e+03um
[12/05 01:16:10     85s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1f Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1f ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Usage: 1679 = (806 H, 873 V) = (0.02% H, 0.02% V) = (4.062e+03um H, 4.400e+03um V)
[12/05 01:16:10     85s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1g Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1g ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Started Post Routing ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Usage: 1679 = (806 H, 873 V) = (0.02% H, 0.02% V) = (4.062e+03um H, 4.400e+03um V)
[12/05 01:16:10     85s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] (I)       ============  Phase 1h Route ============
[12/05 01:16:10     85s] (I)       Started Phase 1h ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Started Post Routing ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Usage: 1679 = (806 H, 873 V) = (0.02% H, 0.02% V) = (4.062e+03um H, 4.400e+03um V)
[12/05 01:16:10     85s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Started Layer assignment (1T) ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Finished Net group 3 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       
[12/05 01:16:10     85s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/05 01:16:10     85s] [NR-eGR]                        OverCon            
[12/05 01:16:10     85s] [NR-eGR]                         #Gcell     %Gcell
[12/05 01:16:10     85s] [NR-eGR]       Layer                (0)    OverCon 
[12/05 01:16:10     85s] [NR-eGR] ----------------------------------------------
[12/05 01:16:10     85s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:10     85s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:10     85s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:10     85s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:10     85s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:10     85s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:10     85s] [NR-eGR] ----------------------------------------------
[12/05 01:16:10     85s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/05 01:16:10     85s] [NR-eGR] 
[12/05 01:16:10     85s] (I)       Finished Global Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Started Export 3D cong map ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       total 2D Cap : 8660144 = (4283335 H, 4376809 V)
[12/05 01:16:10     85s] (I)       Started Export 2D cong map ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 01:16:10     85s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/05 01:16:10     85s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       ============= Track Assignment ============
[12/05 01:16:10     85s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Started Track Assignment (1T) ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/05 01:16:10     85s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Run Multi-thread track assignment
[12/05 01:16:10     85s] (I)       Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Started Export ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] [NR-eGR] Started Export DB wires ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] [NR-eGR] Started Export all nets ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] [NR-eGR] Started Set wire vias ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:10     85s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 4942
[12/05 01:16:10     85s] [NR-eGR] metal2  (2V) length: 7.903897e+04um, number of vias: 7135
[12/05 01:16:10     85s] [NR-eGR] metal3  (3H) length: 9.631640e+04um, number of vias: 957
[12/05 01:16:10     85s] [NR-eGR] metal4  (4V) length: 3.069976e+04um, number of vias: 265
[12/05 01:16:10     85s] [NR-eGR] metal5  (5H) length: 1.230151e+04um, number of vias: 19
[12/05 01:16:10     85s] [NR-eGR] metal6  (6V) length: 6.120800e+02um, number of vias: 0
[12/05 01:16:10     85s] [NR-eGR] Total length: 2.189687e+05um, number of vias: 13318
[12/05 01:16:10     85s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:10     85s] [NR-eGR] Total eGR-routed clock nets wire length: 6.497860e+03um 
[12/05 01:16:10     85s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:10     85s] [NR-eGR] Report for selected net(s) only.
[12/05 01:16:10     85s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 280
[12/05 01:16:10     85s] [NR-eGR] metal2  (2V) length: 6.272000e+02um, number of vias: 310
[12/05 01:16:10     85s] [NR-eGR] metal3  (3H) length: 3.188220e+03um, number of vias: 160
[12/05 01:16:10     85s] [NR-eGR] metal4  (4V) length: 2.658880e+03um, number of vias: 3
[12/05 01:16:10     85s] [NR-eGR] metal5  (5H) length: 2.356000e+01um, number of vias: 0
[12/05 01:16:10     85s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[12/05 01:16:10     85s] [NR-eGR] Total length: 6.497860e+03um, number of vias: 753
[12/05 01:16:10     85s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:10     85s] [NR-eGR] Total routed clock nets wire length: 6.497860e+03um, number of vias: 753
[12/05 01:16:10     85s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:10     85s] (I)       Started Update net boxes ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Started Update timing ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Started Postprocess design ( Curr Mem: 2373.25 MB )
[12/05 01:16:10     85s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2353.25 MB )
[12/05 01:16:10     85s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2353.25 MB )
[12/05 01:16:10     85s]         Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/05 01:16:10     85s]       Routing using eGR only done.
[12/05 01:16:10     85s] Net route status summary:
[12/05 01:16:10     85s]   Clock:        13 (unrouted=1, trialRouted=0, noStatus=0, routed=12, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 01:16:10     85s]   Non-clock:  1332 (unrouted=89, trialRouted=1243, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 01:16:10     85s] 
[12/05 01:16:10     85s] CCOPT: Done with clock implementation routing.
[12/05 01:16:10     85s] 
[12/05 01:16:10     85s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/05 01:16:10     85s]     Clock implementation routing done.
[12/05 01:16:10     85s]     Leaving CCOpt scope - extractRC...
[12/05 01:16:10     85s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/05 01:16:10     85s] Extraction called for design 'CHIP' of instances=1345 and nets=1345 using extraction engine 'preRoute' .
[12/05 01:16:10     85s] PreRoute RC Extraction called for design CHIP.
[12/05 01:16:10     85s] RC Extraction called in multi-corner(1) mode.
[12/05 01:16:10     85s] RCMode: PreRoute
[12/05 01:16:10     85s]       RC Corner Indexes            0   
[12/05 01:16:10     85s] Capacitance Scaling Factor   : 1.00000 
[12/05 01:16:10     85s] Resistance Scaling Factor    : 1.00000 
[12/05 01:16:10     85s] Clock Cap. Scaling Factor    : 1.00000 
[12/05 01:16:10     85s] Clock Res. Scaling Factor    : 1.00000 
[12/05 01:16:10     85s] Shrink Factor                : 1.00000
[12/05 01:16:10     85s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/05 01:16:10     85s] Using capacitance table file ...
[12/05 01:16:10     85s] 
[12/05 01:16:10     85s] Trim Metal Layers:
[12/05 01:16:10     85s] LayerId::1 widthSet size::4
[12/05 01:16:10     85s] LayerId::2 widthSet size::4
[12/05 01:16:10     85s] LayerId::3 widthSet size::4
[12/05 01:16:10     85s] LayerId::4 widthSet size::4
[12/05 01:16:10     85s] LayerId::5 widthSet size::4
[12/05 01:16:10     85s] LayerId::6 widthSet size::2
[12/05 01:16:10     85s] Updating RC grid for preRoute extraction ...
[12/05 01:16:10     85s] eee: pegSigSF::1.070000
[12/05 01:16:10     85s] Initializing multi-corner capacitance tables ... 
[12/05 01:16:10     85s] Initializing multi-corner resistance tables ...
[12/05 01:16:10     85s] eee: l::1 avDens::0.107001 usedTrk::21840.773413 availTrk::204118.196247 sigTrk::21840.773413
[12/05 01:16:10     85s] eee: l::2 avDens::0.030776 usedTrk::5337.736704 availTrk::173437.206940 sigTrk::5337.736704
[12/05 01:16:10     85s] eee: l::3 avDens::0.028633 usedTrk::5697.466273 availTrk::198979.488659 sigTrk::5697.466273
[12/05 01:16:10     85s] eee: l::4 avDens::0.024460 usedTrk::609.122223 availTrk::24902.338760 sigTrk::609.122223
[12/05 01:16:10     85s] eee: l::5 avDens::0.015123 usedTrk::244.077581 availTrk::16139.770412 sigTrk::244.077581
[12/05 01:16:10     85s] eee: l::6 avDens::0.085369 usedTrk::12.144444 availTrk::142.258065 sigTrk::12.144444
[12/05 01:16:10     85s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 01:16:10     85s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.255961 ; uaWl: 1.000000 ; uaWlH: 0.192642 ; aWlH: 0.000000 ; Pmax: 0.831600 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/05 01:16:10     85s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2353.246M)
[12/05 01:16:10     85s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/05 01:16:10     85s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 01:16:10     85s]     Leaving CCOpt scope - Initializing placement interface...
[12/05 01:16:10     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:2353.2M
[12/05 01:16:10     85s] z: 2, totalTracks: 1
[12/05 01:16:10     85s] z: 4, totalTracks: 1
[12/05 01:16:10     85s] z: 6, totalTracks: 1
[12/05 01:16:10     85s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/05 01:16:10     85s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2353.2M
[12/05 01:16:10     85s] OPERPROF:     Starting CMU at level 3, MEM:2353.2M
[12/05 01:16:10     85s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2353.2M
[12/05 01:16:10     85s] 
[12/05 01:16:10     85s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 01:16:10     85s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2353.2M
[12/05 01:16:10     85s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2353.2M
[12/05 01:16:10     85s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2353.2M
[12/05 01:16:10     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2353.2MB).
[12/05 01:16:10     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2353.2M
[12/05 01:16:10     85s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     85s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 01:16:10     85s]     Calling post conditioning for eGRPC...
[12/05 01:16:10     85s]       eGRPC...
[12/05 01:16:10     85s]         eGRPC active optimizations:
[12/05 01:16:10     85s]          - Move Down
[12/05 01:16:10     85s]          - Downsizing before DRV sizing
[12/05 01:16:10     85s]          - DRV fixing with sizing
[12/05 01:16:10     85s]          - Move to fanout
[12/05 01:16:10     85s]          - Cloning
[12/05 01:16:10     85s]         
[12/05 01:16:10     85s]         Currently running CTS, using active skew data
[12/05 01:16:10     85s]         Reset bufferability constraints...
[12/05 01:16:10     85s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/05 01:16:10     85s]         Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/05 01:16:10     85s] End AAE Lib Interpolated Model. (MEM=2353.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:16:10     85s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[12/05 01:16:10     85s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/05 01:16:10     85s]         Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     85s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     85s]         Clock DAG stats eGRPC initial state:
[12/05 01:16:10     85s]           cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:10     85s]           misc counts      : r=1, pp=0
[12/05 01:16:10     85s]           cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:10     85s]           cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:10     85s]           sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:10     85s]           wire capacitance : top=0.000pF, trunk=0.320pF, leaf=0.571pF, total=0.890pF
[12/05 01:16:10     85s]           wire lengths     : top=0.000um, trunk=2572.700um, leaf=3925.160um, total=6497.860um
[12/05 01:16:10     85s]           hp wire lengths  : top=0.000um, trunk=2602.480um, leaf=2073.650um, total=4676.130um
[12/05 01:16:10     85s]         Clock DAG net violations eGRPC initial state:
[12/05 01:16:10     85s]           Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 01:16:10     85s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/05 01:16:10     85s]           Trunk : target=0.222ns count=8 avg=0.158ns sd=0.068ns min=0.000ns max=0.199ns {1 <= 0.133ns, 2 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:10     85s]           Leaf  : target=0.222ns count=5 avg=0.207ns sd=0.006ns min=0.200ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 0 <= 0.200ns, 4 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:10     85s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/05 01:16:10     85s]            Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:10     85s]          Logics: XMD: 1 
[12/05 01:16:10     85s]         Primary reporting skew groups eGRPC initial state:
[12/05 01:16:10     85s]           skew_group clk/func_mode: insertion delay [min=1.605, max=1.621, avg=1.615, sd=0.003], skew [0.016 vs 0.134], 100% {1.605, 1.621} (wid=0.085 ws=0.017) (gid=1.541 gs=0.005)
[12/05 01:16:10     85s]               min path sink: CORE/map_f_reg_9__1_/CK
[12/05 01:16:10     85s]               max path sink: CORE/col_top_f_reg_0__1_/CK
[12/05 01:16:10     85s]         Skew group summary eGRPC initial state:
[12/05 01:16:10     85s]           skew_group clk/func_mode: insertion delay [min=1.605, max=1.621, avg=1.615, sd=0.003], skew [0.016 vs 0.134], 100% {1.605, 1.621} (wid=0.085 ws=0.017) (gid=1.541 gs=0.005)
[12/05 01:16:10     85s]         eGRPC Moving buffers...
[12/05 01:16:10     85s]           Violation analysis...
[12/05 01:16:10     85s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     85s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/05 01:16:10     85s]             cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:10     85s]             misc counts      : r=1, pp=0
[12/05 01:16:10     85s]             cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:10     85s]             cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:10     85s]             sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:10     85s]             wire capacitance : top=0.000pF, trunk=0.320pF, leaf=0.571pF, total=0.890pF
[12/05 01:16:10     85s]             wire lengths     : top=0.000um, trunk=2572.700um, leaf=3925.160um, total=6497.860um
[12/05 01:16:10     85s]             hp wire lengths  : top=0.000um, trunk=2602.480um, leaf=2073.650um, total=4676.130um
[12/05 01:16:10     85s]           Clock DAG net violations after 'eGRPC Moving buffers':
[12/05 01:16:10     85s]             Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 01:16:10     85s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/05 01:16:10     85s]             Trunk : target=0.222ns count=8 avg=0.158ns sd=0.068ns min=0.000ns max=0.199ns {1 <= 0.133ns, 2 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:10     85s]             Leaf  : target=0.222ns count=5 avg=0.207ns sd=0.006ns min=0.200ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 0 <= 0.200ns, 4 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:10     85s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/05 01:16:10     85s]              Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:10     85s]            Logics: XMD: 1 
[12/05 01:16:10     85s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/05 01:16:10     85s]             skew_group clk/func_mode: insertion delay [min=1.605, max=1.621, avg=1.615, sd=0.003], skew [0.016 vs 0.134], 100% {1.605, 1.621} (wid=0.085 ws=0.017) (gid=1.541 gs=0.005)
[12/05 01:16:10     85s]                 min path sink: CORE/map_f_reg_9__1_/CK
[12/05 01:16:10     85s]                 max path sink: CORE/col_top_f_reg_0__1_/CK
[12/05 01:16:10     85s]           Skew group summary after 'eGRPC Moving buffers':
[12/05 01:16:10     85s]             skew_group clk/func_mode: insertion delay [min=1.605, max=1.621, avg=1.615, sd=0.003], skew [0.016 vs 0.134], 100% {1.605, 1.621} (wid=0.085 ws=0.017) (gid=1.541 gs=0.005)
[12/05 01:16:10     85s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:10     85s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     85s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/05 01:16:10     85s]           Artificially removing long paths...
[12/05 01:16:10     85s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:10     85s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     85s]           Modifying slew-target multiplier from 1 to 0.9
[12/05 01:16:10     85s]           Downsizing prefiltering...
[12/05 01:16:10     85s]           Downsizing prefiltering done.
[12/05 01:16:10     85s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/05 01:16:10     85s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 11, numSkippedDueToCloseToSkewTarget = 2
[12/05 01:16:10     85s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/05 01:16:10     85s]           Reverting slew-target multiplier from 0.9 to 1
[12/05 01:16:10     85s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/05 01:16:10     85s]             cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:10     85s]             misc counts      : r=1, pp=0
[12/05 01:16:10     85s]             cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:10     85s]             cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:10     85s]             sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:10     85s]             wire capacitance : top=0.000pF, trunk=0.320pF, leaf=0.571pF, total=0.890pF
[12/05 01:16:10     85s]             wire lengths     : top=0.000um, trunk=2572.700um, leaf=3925.160um, total=6497.860um
[12/05 01:16:10     85s]             hp wire lengths  : top=0.000um, trunk=2602.480um, leaf=2073.650um, total=4676.130um
[12/05 01:16:10     85s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/05 01:16:10     85s]             Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 01:16:10     85s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/05 01:16:10     85s]             Trunk : target=0.222ns count=8 avg=0.158ns sd=0.068ns min=0.000ns max=0.199ns {1 <= 0.133ns, 2 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:10     85s]             Leaf  : target=0.222ns count=5 avg=0.207ns sd=0.006ns min=0.200ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 0 <= 0.200ns, 4 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:10     85s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/05 01:16:10     85s]              Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:10     85s]            Logics: XMD: 1 
[12/05 01:16:10     85s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/05 01:16:10     85s]             skew_group clk/func_mode: insertion delay [min=1.605, max=1.621, avg=1.615, sd=0.003], skew [0.016 vs 0.134], 100% {1.605, 1.621} (wid=0.085 ws=0.017) (gid=1.541 gs=0.005)
[12/05 01:16:10     85s]                 min path sink: CORE/map_f_reg_9__1_/CK
[12/05 01:16:10     85s]                 max path sink: CORE/col_top_f_reg_0__1_/CK
[12/05 01:16:10     85s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/05 01:16:10     85s]             skew_group clk/func_mode: insertion delay [min=1.605, max=1.621, avg=1.615, sd=0.003], skew [0.016 vs 0.134], 100% {1.605, 1.621} (wid=0.085 ws=0.017) (gid=1.541 gs=0.005)
[12/05 01:16:10     85s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:10     85s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     85s]         eGRPC Fixing DRVs...
[12/05 01:16:10     85s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/05 01:16:10     85s]           CCOpt-eGRPC: considered: 13, tested: 13, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[12/05 01:16:10     85s]           
[12/05 01:16:10     85s]           PRO Statistics: Fix DRVs (cell sizing):
[12/05 01:16:10     85s]           =======================================
[12/05 01:16:10     85s]           
[12/05 01:16:10     85s]           Cell changes by Net Type:
[12/05 01:16:10     85s]           
[12/05 01:16:10     85s]           -------------------------------------------------------------------------------------------------
[12/05 01:16:10     85s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/05 01:16:10     85s]           -------------------------------------------------------------------------------------------------
[12/05 01:16:10     85s]           top                0            0           0            0                    0                0
[12/05 01:16:10     85s]           trunk              0            0           0            0                    0                0
[12/05 01:16:10     85s]           leaf               0            0           0            0                    0                0
[12/05 01:16:10     85s]           -------------------------------------------------------------------------------------------------
[12/05 01:16:10     85s]           Total              0            0           0            0                    0                0
[12/05 01:16:10     85s]           -------------------------------------------------------------------------------------------------
[12/05 01:16:10     85s]           
[12/05 01:16:10     85s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/05 01:16:10     85s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/05 01:16:10     85s]           
[12/05 01:16:10     85s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/05 01:16:10     85s]             cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:10     85s]             misc counts      : r=1, pp=0
[12/05 01:16:10     85s]             cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:10     85s]             cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:10     85s]             sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:10     85s]             wire capacitance : top=0.000pF, trunk=0.320pF, leaf=0.571pF, total=0.890pF
[12/05 01:16:10     85s]             wire lengths     : top=0.000um, trunk=2572.700um, leaf=3925.160um, total=6497.860um
[12/05 01:16:10     85s]             hp wire lengths  : top=0.000um, trunk=2602.480um, leaf=2073.650um, total=4676.130um
[12/05 01:16:10     85s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[12/05 01:16:10     85s]             Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 01:16:10     85s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/05 01:16:10     85s]             Trunk : target=0.222ns count=8 avg=0.158ns sd=0.068ns min=0.000ns max=0.199ns {1 <= 0.133ns, 2 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:10     85s]             Leaf  : target=0.222ns count=5 avg=0.207ns sd=0.006ns min=0.200ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 0 <= 0.200ns, 4 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:10     85s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/05 01:16:10     85s]              Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:10     85s]            Logics: XMD: 1 
[12/05 01:16:10     85s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/05 01:16:10     85s]             skew_group clk/func_mode: insertion delay [min=1.605, max=1.621, avg=1.615, sd=0.003], skew [0.016 vs 0.134], 100% {1.605, 1.621} (wid=0.085 ws=0.017) (gid=1.541 gs=0.005)
[12/05 01:16:10     85s]                 min path sink: CORE/map_f_reg_9__1_/CK
[12/05 01:16:10     85s]                 max path sink: CORE/col_top_f_reg_0__1_/CK
[12/05 01:16:10     85s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/05 01:16:10     85s]             skew_group clk/func_mode: insertion delay [min=1.605, max=1.621, avg=1.615, sd=0.003], skew [0.016 vs 0.134], 100% {1.605, 1.621} (wid=0.085 ws=0.017) (gid=1.541 gs=0.005)
[12/05 01:16:10     85s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:10     85s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     85s]         
[12/05 01:16:10     85s]         Slew Diagnostics: After DRV fixing
[12/05 01:16:10     85s]         ==================================
[12/05 01:16:10     85s]         
[12/05 01:16:10     85s]         Global Causes:
[12/05 01:16:10     85s]         
[12/05 01:16:10     85s]         -------------------------------------
[12/05 01:16:10     85s]         Cause
[12/05 01:16:10     85s]         -------------------------------------
[12/05 01:16:10     85s]         DRV fixing with buffering is disabled
[12/05 01:16:10     85s]         -------------------------------------
[12/05 01:16:10     85s]         
[12/05 01:16:10     85s]         Top 5 overslews:
[12/05 01:16:10     85s]         
[12/05 01:16:10     85s]         ---------------------------------
[12/05 01:16:10     85s]         Overslew    Causes    Driving Pin
[12/05 01:16:10     85s]         ---------------------------------
[12/05 01:16:10     85s]           (empty table)
[12/05 01:16:10     85s]         ---------------------------------
[12/05 01:16:10     85s]         
[12/05 01:16:10     85s]         Slew diagnostics counts from the 0 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[12/05 01:16:10     85s]         
[12/05 01:16:10     85s]         -------------------
[12/05 01:16:10     85s]         Cause    Occurences
[12/05 01:16:10     85s]         -------------------
[12/05 01:16:10     85s]           (empty table)
[12/05 01:16:10     85s]         -------------------
[12/05 01:16:10     85s]         
[12/05 01:16:10     85s]         Violation diagnostics counts from the 1 nodes that have violations:
[12/05 01:16:10     85s]         
[12/05 01:16:10     85s]         ----------------------------------
[12/05 01:16:10     85s]         Cause                   Occurences
[12/05 01:16:10     85s]         ----------------------------------
[12/05 01:16:10     85s]         Sizing not permitted        1
[12/05 01:16:10     85s]         ----------------------------------
[12/05 01:16:10     85s]         
[12/05 01:16:10     85s]         Reconnecting optimized routes...
[12/05 01:16:10     85s]         Reset timing graph...
[12/05 01:16:10     85s] Ignoring AAE DB Resetting ...
[12/05 01:16:10     85s]         Reset timing graph done.
[12/05 01:16:10     85s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/05 01:16:10     85s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     85s]         Violation analysis...
[12/05 01:16:10     85s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     85s]         Clock instances to consider for cloning: 0
[12/05 01:16:10     85s]         Reset timing graph...
[12/05 01:16:10     85s] Ignoring AAE DB Resetting ...
[12/05 01:16:10     85s]         Reset timing graph done.
[12/05 01:16:10     85s]         Set dirty flag on 0 instances, 0 nets
[12/05 01:16:10     85s]         Clock DAG stats before routing clock trees:
[12/05 01:16:10     85s]           cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:10     85s]           misc counts      : r=1, pp=0
[12/05 01:16:10     85s]           cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:10     85s]           cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:10     85s]           sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:10     85s]           wire capacitance : top=0.000pF, trunk=0.320pF, leaf=0.571pF, total=0.890pF
[12/05 01:16:10     85s]           wire lengths     : top=0.000um, trunk=2572.700um, leaf=3925.160um, total=6497.860um
[12/05 01:16:10     85s]           hp wire lengths  : top=0.000um, trunk=2602.480um, leaf=2073.650um, total=4676.130um
[12/05 01:16:10     85s]         Clock DAG net violations before routing clock trees:
[12/05 01:16:10     85s]           Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 01:16:10     85s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/05 01:16:10     85s]           Trunk : target=0.222ns count=8 avg=0.158ns sd=0.068ns min=0.000ns max=0.199ns {1 <= 0.133ns, 2 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:10     85s]           Leaf  : target=0.222ns count=5 avg=0.207ns sd=0.006ns min=0.200ns max=0.215ns {0 <= 0.133ns, 0 <= 0.178ns, 0 <= 0.200ns, 4 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:10     85s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/05 01:16:10     85s]            Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:10     85s]          Logics: XMD: 1 
[12/05 01:16:10     85s]         Primary reporting skew groups before routing clock trees:
[12/05 01:16:10     85s]           skew_group clk/func_mode: insertion delay [min=1.605, max=1.621, avg=1.615, sd=0.003], skew [0.016 vs 0.134], 100% {1.605, 1.621} (wid=0.085 ws=0.017) (gid=1.541 gs=0.005)
[12/05 01:16:10     85s]               min path sink: CORE/map_f_reg_9__1_/CK
[12/05 01:16:10     85s]               max path sink: CORE/col_top_f_reg_0__1_/CK
[12/05 01:16:10     85s]         Skew group summary before routing clock trees:
[12/05 01:16:10     85s]           skew_group clk/func_mode: insertion delay [min=1.605, max=1.621, avg=1.615, sd=0.003], skew [0.016 vs 0.134], 100% {1.605, 1.621} (wid=0.085 ws=0.017) (gid=1.541 gs=0.005)
[12/05 01:16:10     85s]       eGRPC done.
[12/05 01:16:10     85s]     Calling post conditioning for eGRPC done.
[12/05 01:16:10     85s]   eGR Post Conditioning loop iteration 0 done.
[12/05 01:16:10     85s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/05 01:16:10     85s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 01:16:10     85s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/05 01:16:10     85s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2391.4M
[12/05 01:16:10     85s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:2349.4M
[12/05 01:16:10     85s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:10     85s]   Leaving CCOpt scope - ClockRefiner...
[12/05 01:16:10     85s]   Assigned high priority to 0 instances.
[12/05 01:16:10     85s]   Performing Single Pass Refine Place.
[12/05 01:16:10     85s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/05 01:16:10     85s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2349.4M
[12/05 01:16:10     85s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2349.4M
[12/05 01:16:10     85s] z: 2, totalTracks: 1
[12/05 01:16:10     85s] z: 4, totalTracks: 1
[12/05 01:16:10     85s] z: 6, totalTracks: 1
[12/05 01:16:10     85s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/05 01:16:10     85s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2349.4M
[12/05 01:16:10     85s] Info: 12 insts are soft-fixed.
[12/05 01:16:10     85s] OPERPROF:       Starting CMU at level 4, MEM:2349.4M
[12/05 01:16:10     85s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2349.4M
[12/05 01:16:10     85s] 
[12/05 01:16:10     85s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 01:16:10     85s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:2349.4M
[12/05 01:16:10     85s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2349.4M
[12/05 01:16:10     85s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2349.4M
[12/05 01:16:10     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2349.4MB).
[12/05 01:16:10     85s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.019, MEM:2349.4M
[12/05 01:16:10     85s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.019, MEM:2349.4M
[12/05 01:16:10     85s] TDRefine: refinePlace mode is spiral
[12/05 01:16:10     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.126035.4
[12/05 01:16:10     85s] OPERPROF: Starting RefinePlace at level 1, MEM:2349.4M
[12/05 01:16:10     85s] *** Starting refinePlace (0:01:26 mem=2349.4M) ***
[12/05 01:16:10     85s] Total net bbox length = 2.050e+05 (1.017e+05 1.033e+05) (ext = 1.374e+05)
[12/05 01:16:10     85s] Info: 12 insts are soft-fixed.
[12/05 01:16:10     85s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 01:16:10     85s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 01:16:10     85s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2349.4M
[12/05 01:16:10     85s] Starting refinePlace ...
[12/05 01:16:10     85s] One DDP V2 for no tweak run.
[12/05 01:16:10     85s]   Spread Effort: high, standalone mode, useDDP on.
[12/05 01:16:10     85s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2349.4MB) @(0:01:26 - 0:01:26).
[12/05 01:16:10     85s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 01:16:10     85s] wireLenOptFixPriorityInst 258 inst fixed
[12/05 01:16:10     85s] 
[12/05 01:16:10     85s] Running Spiral with 1 thread in Normal Mode  fetchWidth=484 
[12/05 01:16:11     85s] Move report: legalization moves 6 insts, mean move: 4.38 um, max move: 6.20 um spiral
[12/05 01:16:11     85s] 	Max move on inst (CORE/U972): (1462.58, 1591.52) --> (1456.38, 1591.52)
[12/05 01:16:11     85s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:01.0, mem=2352.5MB) @(0:01:26 - 0:01:26).
[12/05 01:16:11     85s] Move report: Detail placement moves 6 insts, mean move: 4.38 um, max move: 6.20 um 
[12/05 01:16:11     85s] 	Max move on inst (CORE/U972): (1462.58, 1591.52) --> (1456.38, 1591.52)
[12/05 01:16:11     85s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2352.5MB
[12/05 01:16:11     85s] Statistics of distance of Instance movement in refine placement:
[12/05 01:16:11     85s]   maximum (X+Y) =         6.20 um
[12/05 01:16:11     85s]   inst (CORE/U972) with max move: (1462.58, 1591.52) -> (1456.38, 1591.52)
[12/05 01:16:11     85s]   mean    (X+Y) =         4.38 um
[12/05 01:16:11     85s] Summary Report:
[12/05 01:16:11     85s] Instances move: 6 (out of 1237 movable)
[12/05 01:16:11     85s] Instances flipped: 0
[12/05 01:16:11     85s] Mean displacement: 4.38 um
[12/05 01:16:11     85s] Max displacement: 6.20 um (Instance: CORE/U972) (1462.58, 1591.52) -> (1456.38, 1591.52)
[12/05 01:16:11     85s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[12/05 01:16:11     85s] 	Violation at original loc: Placement Blockage Violation
[12/05 01:16:11     85s] Total instances moved : 6
[12/05 01:16:11     85s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.022, MEM:2352.5M
[12/05 01:16:11     85s] Total net bbox length = 2.050e+05 (1.017e+05 1.033e+05) (ext = 1.374e+05)
[12/05 01:16:11     85s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2352.5MB
[12/05 01:16:11     85s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=2352.5MB) @(0:01:26 - 0:01:26).
[12/05 01:16:11     85s] *** Finished refinePlace (0:01:26 mem=2352.5M) ***
[12/05 01:16:11     85s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.126035.4
[12/05 01:16:11     85s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.027, MEM:2352.5M
[12/05 01:16:11     85s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2352.5M
[12/05 01:16:11     85s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:2349.5M
[12/05 01:16:11     85s]   ClockRefiner summary
[12/05 01:16:11     85s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 270).
[12/05 01:16:11     85s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 12).
[12/05 01:16:11     85s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 258).
[12/05 01:16:11     85s]   Revert refine place priority changes on 0 instances.
[12/05 01:16:11     85s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 01:16:11     85s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/05 01:16:11     85s]   CCOpt::Phase::Routing...
[12/05 01:16:11     85s]   Clock implementation routing...
[12/05 01:16:11     85s]     Leaving CCOpt scope - Routing Tools...
[12/05 01:16:11     85s] Net route status summary:
[12/05 01:16:11     85s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=12, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 01:16:11     85s]   Non-clock:  1332 (unrouted=89, trialRouted=1243, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 01:16:11     85s]     Routing using eGR in eGR->NR Step...
[12/05 01:16:11     85s]       Early Global Route - eGR->Nr High Frequency step...
[12/05 01:16:11     85s] (ccopt eGR): There are 13 nets for routing of which 12 have one or more fixed wires.
[12/05 01:16:11     85s] (ccopt eGR): Start to route 13 all nets
[12/05 01:16:11     85s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Started Import and model ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Started Create place DB ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Started Import place data ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Started Read instances and placement ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Started Read nets ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Started Create route DB ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       == Non-default Options ==
[12/05 01:16:11     85s] (I)       Clean congestion better                            : true
[12/05 01:16:11     85s] (I)       Estimate vias on DPT layer                         : true
[12/05 01:16:11     85s] (I)       Clean congestion layer assignment rounds           : 3
[12/05 01:16:11     85s] (I)       Layer constraints as soft constraints              : true
[12/05 01:16:11     85s] (I)       Soft top layer                                     : true
[12/05 01:16:11     85s] (I)       Skip prospective layer relax nets                  : true
[12/05 01:16:11     85s] (I)       Better NDR handling                                : true
[12/05 01:16:11     85s] (I)       Improved NDR modeling in LA                        : true
[12/05 01:16:11     85s] (I)       Routing cost fix for NDR handling                  : true
[12/05 01:16:11     85s] (I)       Update initial WL after Phase 1a                   : true
[12/05 01:16:11     85s] (I)       Block tracks for preroutes                         : true
[12/05 01:16:11     85s] (I)       Assign IRoute by net group key                     : true
[12/05 01:16:11     85s] (I)       Block unroutable channels                          : true
[12/05 01:16:11     85s] (I)       Block unroutable channel fix                       : true
[12/05 01:16:11     85s] (I)       Block unroutable channels 3D                       : true
[12/05 01:16:11     85s] (I)       Bound layer relaxed segment wl                     : true
[12/05 01:16:11     85s] (I)       Bound layer relaxed segment wl fix                 : true
[12/05 01:16:11     85s] (I)       Blocked pin reach length threshold                 : 2
[12/05 01:16:11     85s] (I)       Check blockage within NDR space in TA              : true
[12/05 01:16:11     85s] (I)       Skip must join for term with via pillar            : true
[12/05 01:16:11     85s] (I)       Model find APA for IO pin                          : true
[12/05 01:16:11     85s] (I)       On pin location for off pin term                   : true
[12/05 01:16:11     85s] (I)       Handle EOL spacing                                 : true
[12/05 01:16:11     85s] (I)       Merge PG vias by gap                               : true
[12/05 01:16:11     85s] (I)       Maximum routing layer                              : 6
[12/05 01:16:11     85s] (I)       Route selected nets only                           : true
[12/05 01:16:11     85s] (I)       Refine MST                                         : true
[12/05 01:16:11     85s] (I)       Honor PRL                                          : true
[12/05 01:16:11     85s] (I)       Strong congestion aware                            : true
[12/05 01:16:11     85s] (I)       Improved initial location for IRoutes              : true
[12/05 01:16:11     85s] (I)       Multi panel TA                                     : true
[12/05 01:16:11     85s] (I)       Penalize wire overlap                              : true
[12/05 01:16:11     85s] (I)       Expand small instance blockage                     : true
[12/05 01:16:11     85s] (I)       Reduce via in TA                                   : true
[12/05 01:16:11     85s] (I)       SS-aware routing                                   : true
[12/05 01:16:11     85s] (I)       Improve tree edge sharing                          : true
[12/05 01:16:11     85s] (I)       Improve 2D via estimation                          : true
[12/05 01:16:11     85s] (I)       Refine Steiner tree                                : true
[12/05 01:16:11     85s] (I)       Build spine tree                                   : true
[12/05 01:16:11     85s] (I)       Model pass through capacity                        : true
[12/05 01:16:11     85s] (I)       Extend blockages by a half GCell                   : true
[12/05 01:16:11     85s] (I)       Consider pin shapes                                : true
[12/05 01:16:11     85s] (I)       Consider pin shapes for all nodes                  : true
[12/05 01:16:11     85s] (I)       Consider NR APA                                    : true
[12/05 01:16:11     85s] (I)       Consider IO pin shape                              : true
[12/05 01:16:11     85s] (I)       Fix pin connection bug                             : true
[12/05 01:16:11     85s] (I)       Consider layer RC for local wires                  : true
[12/05 01:16:11     85s] (I)       LA-aware pin escape length                         : 2
[12/05 01:16:11     85s] (I)       Connect multiple ports                             : true
[12/05 01:16:11     85s] (I)       Split for must join                                : true
[12/05 01:16:11     85s] (I)       Number of threads                                  : 1
[12/05 01:16:11     85s] (I)       Routing effort level                               : 10000
[12/05 01:16:11     85s] (I)       Special modeling for N7                            : 0
[12/05 01:16:11     85s] (I)       Special modeling for N6                            : 0
[12/05 01:16:11     85s] (I)       Special modeling for N2                            : 0
[12/05 01:16:11     85s] (I)       Special modeling for N3 v9                         : 0
[12/05 01:16:11     85s] (I)       Special modeling for N5 v6                         : 0
[12/05 01:16:11     85s] (I)       Special modeling for N5PPv2                        : 0
[12/05 01:16:11     85s] (I)       Special settings for S3                            : 0
[12/05 01:16:11     85s] (I)       Special settings for S4                            : 0
[12/05 01:16:11     85s] (I)       Special settings for S5 v2                         : 0
[12/05 01:16:11     85s] (I)       Special settings for S7                            : 0
[12/05 01:16:11     85s] (I)       Special settings for S8 v6                         : 0
[12/05 01:16:11     85s] (I)       Prefer layer length threshold                      : 8
[12/05 01:16:11     85s] (I)       Overflow penalty cost                              : 10
[12/05 01:16:11     85s] (I)       A-star cost                                        : 0.300000
[12/05 01:16:11     85s] (I)       Misalignment cost                                  : 10.000000
[12/05 01:16:11     85s] (I)       Threshold for short IRoute                         : 6
[12/05 01:16:11     85s] (I)       Via cost during post routing                       : 1.000000
[12/05 01:16:11     85s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/05 01:16:11     85s] (I)       Source-to-sink ratio                               : 0.300000
[12/05 01:16:11     85s] (I)       Scenic ratio bound                                 : 3.000000
[12/05 01:16:11     85s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/05 01:16:11     85s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/05 01:16:11     85s] (I)       PG-aware similar topology routing                  : true
[12/05 01:16:11     85s] (I)       Maze routing via cost fix                          : true
[12/05 01:16:11     85s] (I)       Apply PRL on PG terms                              : true
[12/05 01:16:11     85s] (I)       Apply PRL on obs objects                           : true
[12/05 01:16:11     85s] (I)       Handle range-type spacing rules                    : true
[12/05 01:16:11     85s] (I)       PG gap threshold multiplier                        : 10.000000
[12/05 01:16:11     85s] (I)       Parallel spacing query fix                         : true
[12/05 01:16:11     85s] (I)       Force source to root IR                            : true
[12/05 01:16:11     85s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/05 01:16:11     85s] (I)       Do not relax to DPT layer                          : true
[12/05 01:16:11     85s] (I)       No DPT in post routing                             : true
[12/05 01:16:11     85s] (I)       Modeling PG via merging fix                        : true
[12/05 01:16:11     85s] (I)       Shield aware TA                                    : true
[12/05 01:16:11     85s] (I)       Strong shield aware TA                             : true
[12/05 01:16:11     85s] (I)       Overflow calculation fix in LA                     : true
[12/05 01:16:11     85s] (I)       Post routing fix                                   : true
[12/05 01:16:11     85s] (I)       Strong post routing                                : true
[12/05 01:16:11     85s] (I)       NDR via pillar fix                                 : true
[12/05 01:16:11     85s] (I)       Violation on path threshold                        : 1
[12/05 01:16:11     85s] (I)       Pass through capacity modeling                     : true
[12/05 01:16:11     85s] (I)       Select the non-relaxed segments in post routing stage : true
[12/05 01:16:11     85s] (I)       Select term pin box for io pin                     : true
[12/05 01:16:11     85s] (I)       Penalize NDR sharing                               : true
[12/05 01:16:11     85s] (I)       Keep fixed segments                                : true
[12/05 01:16:11     85s] (I)       Reorder net groups by key                          : true
[12/05 01:16:11     85s] (I)       Increase net scenic ratio                          : true
[12/05 01:16:11     85s] (I)       Method to set GCell size                           : row
[12/05 01:16:11     85s] (I)       Connect multiple ports and must join fix           : true
[12/05 01:16:11     85s] (I)       Avoid high resistance layers                       : true
[12/05 01:16:11     85s] (I)       Fix unreachable term connection                    : true
[12/05 01:16:11     85s] (I)       Model find APA for IO pin fix                      : true
[12/05 01:16:11     85s] (I)       Avoid connecting non-metal layers                  : true
[12/05 01:16:11     85s] (I)       Use track pitch for NDR                            : true
[12/05 01:16:11     85s] (I)       Top layer relaxation fix                           : true
[12/05 01:16:11     85s] (I)       Counted 18300 PG shapes. We will not process PG shapes layer by layer.
[12/05 01:16:11     85s] (I)       Started Import route data (1T) ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       ============== Pin Summary ==============
[12/05 01:16:11     85s] (I)       +-------+--------+---------+------------+
[12/05 01:16:11     85s] (I)       | Layer | # pins | % total |      Group |
[12/05 01:16:11     85s] (I)       +-------+--------+---------+------------+
[12/05 01:16:11     85s] (I)       |     1 |   5119 |  100.00 |        Pin |
[12/05 01:16:11     85s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 01:16:11     85s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 01:16:11     85s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 01:16:11     85s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 01:16:11     85s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 01:16:11     85s] (I)       +-------+--------+---------+------------+
[12/05 01:16:11     85s] (I)       Use row-based GCell size
[12/05 01:16:11     85s] (I)       Use row-based GCell align
[12/05 01:16:11     85s] (I)       GCell unit size   : 5040
[12/05 01:16:11     85s] (I)       GCell multiplier  : 1
[12/05 01:16:11     85s] (I)       GCell row height  : 5040
[12/05 01:16:11     85s] (I)       Actual row height : 5040
[12/05 01:16:11     85s] (I)       GCell align ref   : 240560 240800
[12/05 01:16:11     85s] [NR-eGR] Track table information for default rule: 
[12/05 01:16:11     85s] [NR-eGR] metal1 has no routable track
[12/05 01:16:11     85s] [NR-eGR] metal2 has single uniform track structure
[12/05 01:16:11     85s] [NR-eGR] metal3 has single uniform track structure
[12/05 01:16:11     85s] [NR-eGR] metal4 has single uniform track structure
[12/05 01:16:11     85s] [NR-eGR] metal5 has single uniform track structure
[12/05 01:16:11     85s] [NR-eGR] metal6 has single uniform track structure
[12/05 01:16:11     85s] (I)       =================== Default via ====================
[12/05 01:16:11     85s] (I)       +---+------------------+---------------------------+
[12/05 01:16:11     85s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/05 01:16:11     85s] (I)       +---+------------------+---------------------------+
[12/05 01:16:11     85s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/05 01:16:11     85s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/05 01:16:11     85s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/05 01:16:11     85s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/05 01:16:11     85s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/05 01:16:11     85s] (I)       +---+------------------+---------------------------+
[12/05 01:16:11     85s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Started Read routing blockages ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Started Read instance blockages ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Started Read PG blockages ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] [NR-eGR] Read 167 PG shapes
[12/05 01:16:11     85s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Started Read boundary cut boxes ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] [NR-eGR] #Routing Blockages  : 0
[12/05 01:16:11     85s] [NR-eGR] #Instance Blockages : 5480
[12/05 01:16:11     85s] [NR-eGR] #PG Blockages       : 167
[12/05 01:16:11     85s] [NR-eGR] #Halo Blockages     : 0
[12/05 01:16:11     85s] [NR-eGR] #Boundary Blockages : 0
[12/05 01:16:11     85s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Started Read blackboxes ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 01:16:11     85s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Started Read prerouted ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/05 01:16:11     85s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Started Read unlegalized nets ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Started Read nets ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] [NR-eGR] Read numTotalNets=1343  numIgnoredNets=1330
[12/05 01:16:11     85s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] [NR-eGR] Connected 0 must-join pins/ports
[12/05 01:16:11     85s] (I)       Started Set up via pillars ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       early_global_route_priority property id does not exist.
[12/05 01:16:11     85s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Model blockages into capacity
[12/05 01:16:11     85s] (I)       Read Num Blocks=21767  Num Prerouted Wires=0  Num CS=0
[12/05 01:16:11     85s] (I)       Started Initialize 3D capacity ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Layer 1 (V) : #blockages 15999 : #preroutes 0
[12/05 01:16:11     85s] (I)       Layer 2 (H) : #blockages 4316 : #preroutes 0
[12/05 01:16:11     85s] (I)       Layer 3 (V) : #blockages 484 : #preroutes 0
[12/05 01:16:11     85s] (I)       Layer 4 (H) : #blockages 484 : #preroutes 0
[12/05 01:16:11     85s] (I)       Layer 5 (V) : #blockages 484 : #preroutes 0
[12/05 01:16:11     85s] (I)       Finished Initialize 3D capacity ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       -- layer congestion ratio --
[12/05 01:16:11     85s] (I)       Layer 1 : 0.100000
[12/05 01:16:11     85s] (I)       Layer 2 : 0.700000
[12/05 01:16:11     85s] (I)       Layer 3 : 0.700000
[12/05 01:16:11     85s] (I)       Layer 4 : 1.000000
[12/05 01:16:11     85s] (I)       Layer 5 : 1.000000
[12/05 01:16:11     85s] (I)       Layer 6 : 1.000000
[12/05 01:16:11     85s] (I)       ----------------------------
[12/05 01:16:11     85s] (I)       Started Move terms for access ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Moved 1 terms for better access 
[12/05 01:16:11     85s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Number of ignored nets                =      0
[12/05 01:16:11     85s] (I)       Number of connected nets              =      0
[12/05 01:16:11     85s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/05 01:16:11     85s] (I)       Number of clock nets                  =     13.  Ignored: No
[12/05 01:16:11     85s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 01:16:11     85s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 01:16:11     85s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 01:16:11     85s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 01:16:11     85s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 01:16:11     85s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 01:16:11     85s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 01:16:11     85s] (I)       Finished Import route data (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Finished Create route DB ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Started Read aux data ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Started Others data preparation ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] [NR-eGR] There are 12 clock nets ( 12 with NDR ).
[12/05 01:16:11     85s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Started Create route kernel ( Curr Mem: 2349.46 MB )
[12/05 01:16:11     85s] (I)       Ndr track 0 does not exist
[12/05 01:16:11     85s] (I)       Ndr track 0 does not exist
[12/05 01:16:11     85s] (I)       ---------------------Grid Graph Info--------------------
[12/05 01:16:11     85s] (I)       Routing area        : (0, 0) - (2745360, 2745360)
[12/05 01:16:11     85s] (I)       Core area           : (240560, 240800) - (2504800, 2503760)
[12/05 01:16:11     85s] (I)       Site width          :   620  (dbu)
[12/05 01:16:11     85s] (I)       Row height          :  5040  (dbu)
[12/05 01:16:11     85s] (I)       GCell row height    :  5040  (dbu)
[12/05 01:16:11     85s] (I)       GCell width         :  5040  (dbu)
[12/05 01:16:11     85s] (I)       GCell height        :  5040  (dbu)
[12/05 01:16:11     85s] (I)       Grid                :   544   544     6
[12/05 01:16:11     85s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 01:16:11     85s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/05 01:16:11     85s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/05 01:16:11     85s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 01:16:11     85s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 01:16:11     85s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 01:16:11     85s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 01:16:11     85s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 01:16:11     85s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/05 01:16:11     85s] (I)       Total num of tracks :     0  4428  4902  4428  4902  1106
[12/05 01:16:11     85s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 01:16:11     85s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 01:16:11     85s] (I)       --------------------------------------------------------
[12/05 01:16:11     85s] 
[12/05 01:16:11     85s] [NR-eGR] ============ Routing rule table ============
[12/05 01:16:11     85s] [NR-eGR] Rule id: 0  Nets: 12 
[12/05 01:16:11     85s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/05 01:16:11     85s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[12/05 01:16:11     85s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[12/05 01:16:11     85s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:16:11     85s] [NR-eGR] Rule id: 1  Nets: 0 
[12/05 01:16:11     85s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 01:16:11     85s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 01:16:11     85s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:16:11     85s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:16:11     85s] [NR-eGR] ========================================
[12/05 01:16:11     85s] [NR-eGR] 
[12/05 01:16:11     85s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 01:16:11     85s] (I)       blocked tracks on layer2 : = 648491 / 2408832 (26.92%)
[12/05 01:16:11     85s] (I)       blocked tracks on layer3 : = 707922 / 2666688 (26.55%)
[12/05 01:16:11     85s] (I)       blocked tracks on layer4 : = 332531 / 2408832 (13.80%)
[12/05 01:16:11     85s] (I)       blocked tracks on layer5 : = 369302 / 2666688 (13.85%)
[12/05 01:16:11     85s] (I)       blocked tracks on layer6 : = 86046 / 601664 (14.30%)
[12/05 01:16:11     85s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2365.83 MB )
[12/05 01:16:11     85s] (I)       Finished Import and model ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 2365.83 MB )
[12/05 01:16:11     85s] (I)       Reset routing kernel
[12/05 01:16:11     85s] (I)       Started Global Routing ( Curr Mem: 2365.83 MB )
[12/05 01:16:11     85s] (I)       Started Initialization ( Curr Mem: 2365.83 MB )
[12/05 01:16:11     85s] (I)       totalPins=281  totalGlobalPin=281 (100.00%)
[12/05 01:16:11     85s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2365.83 MB )
[12/05 01:16:11     85s] (I)       Started Net group 1 ( Curr Mem: 2365.83 MB )
[12/05 01:16:11     85s] (I)       Started Generate topology ( Curr Mem: 2365.83 MB )
[12/05 01:16:11     85s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2365.83 MB )
[12/05 01:16:11     85s] (I)       total 2D Cap : 4052444 = (1968803 H, 2083641 V)
[12/05 01:16:11     85s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [3, 4]
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1a Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1a ( Curr Mem: 2365.83 MB )
[12/05 01:16:11     85s] (I)       Started Pattern routing (1T) ( Curr Mem: 2365.83 MB )
[12/05 01:16:11     85s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2365.83 MB )
[12/05 01:16:11     85s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2365.83 MB )
[12/05 01:16:11     85s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/05 01:16:11     85s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2365.83 MB )
[12/05 01:16:11     85s] (I)       Usage: 1272 = (630 H, 642 V) = (0.03% H, 0.03% V) = (3.175e+03um H, 3.236e+03um V)
[12/05 01:16:11     85s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2365.83 MB )
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1b Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1b ( Curr Mem: 2365.83 MB )
[12/05 01:16:11     85s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2365.83 MB )
[12/05 01:16:11     85s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Usage: 1272 = (630 H, 642 V) = (0.03% H, 0.03% V) = (3.175e+03um H, 3.236e+03um V)
[12/05 01:16:11     85s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.410880e+03um
[12/05 01:16:11     85s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1c Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1c ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Started Two level routing ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Level2 Grid: 109 x 109
[12/05 01:16:11     85s] (I)       Started Two Level Routing ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Usage: 1272 = (630 H, 642 V) = (0.03% H, 0.03% V) = (3.175e+03um H, 3.236e+03um V)
[12/05 01:16:11     85s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1d Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1d ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Started Detoured routing ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Usage: 1272 = (630 H, 642 V) = (0.03% H, 0.03% V) = (3.175e+03um H, 3.236e+03um V)
[12/05 01:16:11     85s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1e Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1e ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Started Route legalization ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Usage: 1272 = (630 H, 642 V) = (0.03% H, 0.03% V) = (3.175e+03um H, 3.236e+03um V)
[12/05 01:16:11     85s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.410880e+03um
[12/05 01:16:11     85s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1f Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1f ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Usage: 1272 = (630 H, 642 V) = (0.03% H, 0.03% V) = (3.175e+03um H, 3.236e+03um V)
[12/05 01:16:11     85s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1g Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1g ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Started Post Routing ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Usage: 1245 = (612 H, 633 V) = (0.03% H, 0.03% V) = (3.084e+03um H, 3.190e+03um V)
[12/05 01:16:11     85s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       numNets=12  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=1114
[12/05 01:16:11     85s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1h Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1h ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Started Post Routing ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Usage: 1248 = (608 H, 640 V) = (0.03% H, 0.03% V) = (3.064e+03um H, 3.226e+03um V)
[12/05 01:16:11     85s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Started Layer assignment (1T) ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Started Net group 2 ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Started Generate topology ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       total 2D Cap : 6879890 = (4278617 H, 2601273 V)
[12/05 01:16:11     85s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1a Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1a ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Started Pattern routing (1T) ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Usage: 1405 = (685 H, 720 V) = (0.02% H, 0.03% V) = (3.452e+03um H, 3.629e+03um V)
[12/05 01:16:11     85s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1b Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1b ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Usage: 1405 = (685 H, 720 V) = (0.02% H, 0.03% V) = (3.452e+03um H, 3.629e+03um V)
[12/05 01:16:11     85s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.081200e+03um
[12/05 01:16:11     85s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1c Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1c ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Usage: 1405 = (685 H, 720 V) = (0.02% H, 0.03% V) = (3.452e+03um H, 3.629e+03um V)
[12/05 01:16:11     85s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1d Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1d ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Usage: 1405 = (685 H, 720 V) = (0.02% H, 0.03% V) = (3.452e+03um H, 3.629e+03um V)
[12/05 01:16:11     85s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1e Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1e ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Started Route legalization ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Usage: 1405 = (685 H, 720 V) = (0.02% H, 0.03% V) = (3.452e+03um H, 3.629e+03um V)
[12/05 01:16:11     85s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.081200e+03um
[12/05 01:16:11     85s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1f Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1f ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Usage: 1405 = (685 H, 720 V) = (0.02% H, 0.03% V) = (3.452e+03um H, 3.629e+03um V)
[12/05 01:16:11     85s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1g Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1g ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Started Post Routing ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Usage: 1379 = (666 H, 713 V) = (0.02% H, 0.03% V) = (3.357e+03um H, 3.594e+03um V)
[12/05 01:16:11     85s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=0
[12/05 01:16:11     85s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 6]
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1h Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1h ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Started Post Routing ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Usage: 1379 = (666 H, 713 V) = (0.02% H, 0.03% V) = (3.357e+03um H, 3.594e+03um V)
[12/05 01:16:11     85s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Finished Net group 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Started Net group 3 ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Started Generate topology ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       total 2D Cap : 8649579 = (4278617 H, 4370962 V)
[12/05 01:16:11     85s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [2, 6]
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1a Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1a ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Started Pattern routing (1T) ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Usage: 1679 = (806 H, 873 V) = (0.02% H, 0.02% V) = (4.062e+03um H, 4.400e+03um V)
[12/05 01:16:11     85s] (I)       Started Add via demand to 2D ( Curr Mem: 2370.35 MB )
[12/05 01:16:11     85s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1b Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1b ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Usage: 1679 = (806 H, 873 V) = (0.02% H, 0.02% V) = (4.062e+03um H, 4.400e+03um V)
[12/05 01:16:11     85s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.462160e+03um
[12/05 01:16:11     85s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/05 01:16:11     85s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/05 01:16:11     85s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1c Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1c ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Usage: 1679 = (806 H, 873 V) = (0.02% H, 0.02% V) = (4.062e+03um H, 4.400e+03um V)
[12/05 01:16:11     85s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1d Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1d ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Usage: 1679 = (806 H, 873 V) = (0.02% H, 0.02% V) = (4.062e+03um H, 4.400e+03um V)
[12/05 01:16:11     85s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1e Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1e ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Started Route legalization ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Usage: 1679 = (806 H, 873 V) = (0.02% H, 0.02% V) = (4.062e+03um H, 4.400e+03um V)
[12/05 01:16:11     85s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.462160e+03um
[12/05 01:16:11     85s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1f Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1f ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Usage: 1679 = (806 H, 873 V) = (0.02% H, 0.02% V) = (4.062e+03um H, 4.400e+03um V)
[12/05 01:16:11     85s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1g Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1g ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Started Post Routing ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Usage: 1679 = (806 H, 873 V) = (0.02% H, 0.02% V) = (4.062e+03um H, 4.400e+03um V)
[12/05 01:16:11     85s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] (I)       ============  Phase 1h Route ============
[12/05 01:16:11     85s] (I)       Started Phase 1h ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Started Post Routing ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Usage: 1679 = (806 H, 873 V) = (0.02% H, 0.02% V) = (4.062e+03um H, 4.400e+03um V)
[12/05 01:16:11     85s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Started Layer assignment (1T) ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Finished Net group 3 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       
[12/05 01:16:11     85s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/05 01:16:11     85s] [NR-eGR]                        OverCon            
[12/05 01:16:11     85s] [NR-eGR]                         #Gcell     %Gcell
[12/05 01:16:11     85s] [NR-eGR]       Layer                (0)    OverCon 
[12/05 01:16:11     85s] [NR-eGR] ----------------------------------------------
[12/05 01:16:11     85s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:11     85s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:11     85s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:11     85s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:11     85s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:11     85s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:11     85s] [NR-eGR] ----------------------------------------------
[12/05 01:16:11     85s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/05 01:16:11     85s] [NR-eGR] 
[12/05 01:16:11     85s] (I)       Finished Global Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Started Export 3D cong map ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       total 2D Cap : 8660144 = (4283335 H, 4376809 V)
[12/05 01:16:11     85s] (I)       Started Export 2D cong map ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 01:16:11     85s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/05 01:16:11     85s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       ============= Track Assignment ============
[12/05 01:16:11     85s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Started Track Assignment (1T) ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/05 01:16:11     85s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     85s] (I)       Run Multi-thread track assignment
[12/05 01:16:11     86s] (I)       Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     86s] (I)       Started Export ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     86s] [NR-eGR] Started Export DB wires ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     86s] [NR-eGR] Started Export all nets ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     86s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     86s] [NR-eGR] Started Set wire vias ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     86s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     86s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     86s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:11     86s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 4942
[12/05 01:16:11     86s] [NR-eGR] metal2  (2V) length: 7.903897e+04um, number of vias: 7135
[12/05 01:16:11     86s] [NR-eGR] metal3  (3H) length: 9.631640e+04um, number of vias: 957
[12/05 01:16:11     86s] [NR-eGR] metal4  (4V) length: 3.069976e+04um, number of vias: 265
[12/05 01:16:11     86s] [NR-eGR] metal5  (5H) length: 1.230151e+04um, number of vias: 19
[12/05 01:16:11     86s] [NR-eGR] metal6  (6V) length: 6.120800e+02um, number of vias: 0
[12/05 01:16:11     86s] [NR-eGR] Total length: 2.189687e+05um, number of vias: 13318
[12/05 01:16:11     86s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:11     86s] [NR-eGR] Total eGR-routed clock nets wire length: 6.497860e+03um 
[12/05 01:16:11     86s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:11     86s] [NR-eGR] Report for selected net(s) only.
[12/05 01:16:11     86s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 280
[12/05 01:16:11     86s] [NR-eGR] metal2  (2V) length: 6.272000e+02um, number of vias: 310
[12/05 01:16:11     86s] [NR-eGR] metal3  (3H) length: 3.188220e+03um, number of vias: 160
[12/05 01:16:11     86s] [NR-eGR] metal4  (4V) length: 2.658880e+03um, number of vias: 3
[12/05 01:16:11     86s] [NR-eGR] metal5  (5H) length: 2.356000e+01um, number of vias: 0
[12/05 01:16:11     86s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[12/05 01:16:11     86s] [NR-eGR] Total length: 6.497860e+03um, number of vias: 753
[12/05 01:16:11     86s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:11     86s] [NR-eGR] Total routed clock nets wire length: 6.497860e+03um, number of vias: 753
[12/05 01:16:11     86s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:11     86s] (I)       Started Update net boxes ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     86s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     86s] (I)       Started Update timing ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     86s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     86s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2374.86 MB )
[12/05 01:16:11     86s] (I)       Started Postprocess design ( Curr Mem: 2374.86 MB )
[12/05 01:16:11     86s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2355.86 MB )
[12/05 01:16:11     86s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.35 sec, Real: 0.34 sec, Curr Mem: 2355.86 MB )
[12/05 01:16:11     86s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/05 01:16:11     86s]     Routing using eGR in eGR->NR Step done.
[12/05 01:16:11     86s]     Routing using NR in eGR->NR Step...
[12/05 01:16:11     86s] 
[12/05 01:16:11     86s] CCOPT: Preparing to route 13 clock nets with NanoRoute.
[12/05 01:16:11     86s]   All net are default rule.
[12/05 01:16:11     86s]   Preferred NanoRoute mode settings: Current
[12/05 01:16:11     86s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/05 01:16:11     86s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/05 01:16:11     86s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/05 01:16:11     86s]       Clock detailed routing...
[12/05 01:16:11     86s]         NanoRoute...
[12/05 01:16:11     86s] % Begin globalDetailRoute (date=12/05 01:16:11, mem=1624.9M)
[12/05 01:16:11     86s] 
[12/05 01:16:11     86s] globalDetailRoute
[12/05 01:16:11     86s] 
[12/05 01:16:11     86s] ### Time Record (globalDetailRoute) is installed.
[12/05 01:16:11     86s] #Start globalDetailRoute on Thu Dec  5 01:16:11 2024
[12/05 01:16:11     86s] #
[12/05 01:16:11     86s] ### Time Record (Pre Callback) is installed.
[12/05 01:16:11     86s] ### Time Record (Pre Callback) is uninstalled.
[12/05 01:16:11     86s] ### Time Record (DB Import) is installed.
[12/05 01:16:11     86s] ### Time Record (Timing Data Generation) is installed.
[12/05 01:16:11     86s] ### Time Record (Timing Data Generation) is uninstalled.
[12/05 01:16:11     86s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_n of net rst_n because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:16:11     86s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:16:11     86s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_valid of net in_valid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:16:11     86s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetrominoes[2] of net tetrominoes[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:16:11     86s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetrominoes[1] of net tetrominoes[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:16:11     86s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetrominoes[0] of net tetrominoes[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:16:11     86s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/position[2] of net position[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:16:11     86s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/position[1] of net position[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:16:11     86s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/position[0] of net position[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:16:11     86s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris_valid of net tetris_valid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:16:11     86s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score_valid of net score_valid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:16:11     86s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fail of net fail because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:16:11     86s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score[3] of net score[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:16:11     86s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score[2] of net score[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:16:11     86s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score[1] of net score[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:16:11     86s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score[0] of net score[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:16:11     86s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris[71] of net tetris[71] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:16:11     86s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris[70] of net tetris[70] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:16:11     86s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris[69] of net tetris[69] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:16:11     86s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris[68] of net tetris[68] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:16:11     86s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/05 01:16:11     86s] #To increase the message display limit, refer to the product command reference manual.
[12/05 01:16:11     86s] ### Net info: total nets: 1345
[12/05 01:16:11     86s] ### Net info: dirty nets: 0
[12/05 01:16:11     86s] ### Net info: marked as disconnected nets: 0
[12/05 01:16:11     86s] #num needed restored net=0
[12/05 01:16:11     86s] #need_extraction net=0 (total=1345)
[12/05 01:16:11     86s] ### Net info: fully routed nets: 12
[12/05 01:16:11     86s] ### Net info: trivial (< 2 pins) nets: 90
[12/05 01:16:11     86s] ### Net info: unrouted nets: 1243
[12/05 01:16:11     86s] ### Net info: re-extraction nets: 0
[12/05 01:16:11     86s] ### Net info: selected nets: 13
[12/05 01:16:11     86s] ### Net info: ignored nets: 0
[12/05 01:16:11     86s] ### Net info: skip routing nets: 0
[12/05 01:16:11     86s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP does not have physical port.
[12/05 01:16:11     86s] #WARNING (NRDB-733) PIN fail in CELL_VIEW CHIP does not have physical port.
[12/05 01:16:11     86s] #WARNING (NRDB-733) PIN in_valid in CELL_VIEW CHIP does not have physical port.
[12/05 01:16:11     86s] #WARNING (NRDB-733) PIN position[0] in CELL_VIEW CHIP does not have physical port.
[12/05 01:16:11     86s] #WARNING (NRDB-733) PIN position[1] in CELL_VIEW CHIP does not have physical port.
[12/05 01:16:11     86s] #WARNING (NRDB-733) PIN position[2] in CELL_VIEW CHIP does not have physical port.
[12/05 01:16:11     86s] #WARNING (NRDB-733) PIN rst_n in CELL_VIEW CHIP does not have physical port.
[12/05 01:16:11     86s] #WARNING (NRDB-733) PIN score[0] in CELL_VIEW CHIP does not have physical port.
[12/05 01:16:11     86s] #WARNING (NRDB-733) PIN score[1] in CELL_VIEW CHIP does not have physical port.
[12/05 01:16:11     86s] #WARNING (NRDB-733) PIN score[2] in CELL_VIEW CHIP does not have physical port.
[12/05 01:16:11     86s] #WARNING (NRDB-733) PIN score[3] in CELL_VIEW CHIP does not have physical port.
[12/05 01:16:11     86s] #WARNING (NRDB-733) PIN score_valid in CELL_VIEW CHIP does not have physical port.
[12/05 01:16:11     86s] #WARNING (NRDB-733) PIN tetris[0] in CELL_VIEW CHIP does not have physical port.
[12/05 01:16:11     86s] #WARNING (NRDB-733) PIN tetris[10] in CELL_VIEW CHIP does not have physical port.
[12/05 01:16:11     86s] #WARNING (NRDB-733) PIN tetris[11] in CELL_VIEW CHIP does not have physical port.
[12/05 01:16:11     86s] #WARNING (NRDB-733) PIN tetris[12] in CELL_VIEW CHIP does not have physical port.
[12/05 01:16:11     86s] #WARNING (NRDB-733) PIN tetris[13] in CELL_VIEW CHIP does not have physical port.
[12/05 01:16:11     86s] #WARNING (NRDB-733) PIN tetris[14] in CELL_VIEW CHIP does not have physical port.
[12/05 01:16:11     86s] #WARNING (NRDB-733) PIN tetris[15] in CELL_VIEW CHIP does not have physical port.
[12/05 01:16:11     86s] #WARNING (NRDB-733) PIN tetris[16] in CELL_VIEW CHIP does not have physical port.
[12/05 01:16:11     86s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/05 01:16:11     86s] #To increase the message display limit, refer to the product command reference manual.
[12/05 01:16:11     86s] ### import design signature (5): route=149160136 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1255552543 dirty_area=21296346 del_dirty_area=0 cell=1453468114 placement=510618728 pin_access=1 inst_pattern=1 halo=0
[12/05 01:16:11     86s] ### Time Record (DB Import) is uninstalled.
[12/05 01:16:11     86s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[12/05 01:16:11     86s] #Wire/Via statistics before line assignment ...
[12/05 01:16:11     86s] #Total number of nets with non-default rule or having extra spacing = 13
[12/05 01:16:11     86s] #Total wire length = 6498 um.
[12/05 01:16:11     86s] #Total half perimeter of net bounding box = 4684 um.
[12/05 01:16:11     86s] #Total wire length on LAYER metal1 = 0 um.
[12/05 01:16:11     86s] #Total wire length on LAYER metal2 = 627 um.
[12/05 01:16:11     86s] #Total wire length on LAYER metal3 = 3188 um.
[12/05 01:16:11     86s] #Total wire length on LAYER metal4 = 2659 um.
[12/05 01:16:11     86s] #Total wire length on LAYER metal5 = 24 um.
[12/05 01:16:11     86s] #Total wire length on LAYER metal6 = 0 um.
[12/05 01:16:11     86s] #Total number of vias = 753
[12/05 01:16:11     86s] #Up-Via Summary (total 753):
[12/05 01:16:11     86s] #           
[12/05 01:16:11     86s] #-----------------------
[12/05 01:16:11     86s] # metal1            280
[12/05 01:16:11     86s] # metal2            310
[12/05 01:16:11     86s] # metal3            160
[12/05 01:16:11     86s] # metal4              3
[12/05 01:16:11     86s] #-----------------------
[12/05 01:16:11     86s] #                   753 
[12/05 01:16:11     86s] #
[12/05 01:16:11     86s] ### Time Record (Data Preparation) is installed.
[12/05 01:16:11     86s] #Start routing data preparation on Thu Dec  5 01:16:11 2024
[12/05 01:16:11     86s] #
[12/05 01:16:11     86s] #Minimum voltage of a net in the design = 0.000.
[12/05 01:16:11     86s] #Maximum voltage of a net in the design = 1.980.
[12/05 01:16:11     86s] #Voltage range [0.000 - 1.980] has 1343 nets.
[12/05 01:16:11     86s] #Voltage range [0.000 - 0.000] has 1 net.
[12/05 01:16:11     86s] #Voltage range [1.620 - 1.980] has 1 net.
[12/05 01:16:11     86s] ### Time Record (Cell Pin Access) is installed.
[12/05 01:16:11     86s] #Initial pin access analysis.
[12/05 01:16:11     86s] #Detail pin access analysis.
[12/05 01:16:11     86s] ### Time Record (Cell Pin Access) is uninstalled.
[12/05 01:16:12     86s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[12/05 01:16:12     86s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[12/05 01:16:12     86s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[12/05 01:16:12     86s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[12/05 01:16:12     86s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[12/05 01:16:12     86s] # metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
[12/05 01:16:12     86s] #Monitoring time of adding inner blkg by smac
[12/05 01:16:12     86s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1632.94 (MB), peak = 1670.64 (MB)
[12/05 01:16:12     86s] #Regenerating Ggrids automatically.
[12/05 01:16:12     86s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[12/05 01:16:12     86s] #Using automatically generated G-grids.
[12/05 01:16:12     86s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/05 01:16:12     87s] #Done routing data preparation.
[12/05 01:16:12     87s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1638.29 (MB), peak = 1670.64 (MB)
[12/05 01:16:12     87s] ### Time Record (Data Preparation) is uninstalled.
[12/05 01:16:12     87s] #Data initialization: cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.6 GB
[12/05 01:16:12     87s] 
[12/05 01:16:12     87s] Trim Metal Layers:
[12/05 01:16:12     87s] LayerId::1 widthSet size::4
[12/05 01:16:12     87s] LayerId::2 widthSet size::4
[12/05 01:16:12     87s] LayerId::3 widthSet size::4
[12/05 01:16:12     87s] LayerId::4 widthSet size::4
[12/05 01:16:12     87s] LayerId::5 widthSet size::4
[12/05 01:16:12     87s] LayerId::6 widthSet size::2
[12/05 01:16:12     87s] Updating RC grid for preRoute extraction ...
[12/05 01:16:12     87s] eee: pegSigSF::1.070000
[12/05 01:16:12     87s] Initializing multi-corner capacitance tables ... 
[12/05 01:16:12     87s] Initializing multi-corner resistance tables ...
[12/05 01:16:12     87s] eee: l::1 avDens::0.107001 usedTrk::21840.773413 availTrk::204118.196247 sigTrk::21840.773413
[12/05 01:16:12     87s] eee: l::2 avDens::0.025916 usedTrk::3769.503173 availTrk::145448.377475 sigTrk::3769.503173
[12/05 01:16:12     87s] eee: l::3 avDens::0.023513 usedTrk::3786.426588 availTrk::161032.100860 sigTrk::3786.426588
[12/05 01:16:12     87s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/05 01:16:12     87s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/05 01:16:12     87s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/05 01:16:12     87s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 01:16:12     87s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.831600 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/05 01:16:12     87s] #Successfully loaded pre-route RC model
[12/05 01:16:12     87s] #Enabled timing driven Line Assignment.
[12/05 01:16:12     87s] ### Time Record (Line Assignment) is installed.
[12/05 01:16:12     87s] #
[12/05 01:16:12     87s] #Begin Line Assignment ...
[12/05 01:16:12     87s] #
[12/05 01:16:12     87s] #Begin build data ...
[12/05 01:16:12     87s] #
[12/05 01:16:12     87s] #Distribution of nets:
[12/05 01:16:12     87s] #        2 ( 0         pin),    820 ( 2         pin),    119 ( 3         pin),
[12/05 01:16:12     87s] #      118 ( 4         pin),     80 ( 5         pin),     68 ( 6         pin),
[12/05 01:16:12     87s] #       49 ( 7         pin),     20 ( 8         pin),      9 ( 9         pin),
[12/05 01:16:12     87s] #       44 (10-19      pin),      3 (20-29      pin),      4 (30-39      pin),
[12/05 01:16:12     87s] #        5 (40-49      pin),      2 (50-59      pin),      2 (60-69      pin),
[12/05 01:16:12     87s] #        0 (>=2000     pin).
[12/05 01:16:12     87s] #Total: 1345 nets, 12 fully global routed, 13 clocks, 13 nets have extra space,
[12/05 01:16:12     87s] #       13 nets have layer range, 13 nets have weight, 13 nets have avoid detour,
[12/05 01:16:12     87s] #       13 nets have priority.
[12/05 01:16:12     87s] #
[12/05 01:16:12     87s] #Nets in 1 layer range:
[12/05 01:16:12     87s] #   (metal3, metal4) :       13 ( 1.0%)
[12/05 01:16:12     87s] #
[12/05 01:16:12     87s] #Nets in 1 priority group:
[12/05 01:16:12     87s] #  clock:       13 ( 1.0%)
[12/05 01:16:12     87s] #
[12/05 01:16:12     87s] #13 nets selected.
[12/05 01:16:12     87s] #
[12/05 01:16:12     87s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/05 01:16:12     87s] #
[12/05 01:16:12     87s] #Net length summary:
[12/05 01:16:12     87s] #Layer    H-Len   V-Len         Total       #Up-Via
[12/05 01:16:12     87s] #--------------------------------------------------
[12/05 01:16:12     87s] #metal1       0       0       0(  0%)     280( 37%)
[12/05 01:16:12     87s] #metal2       0     627     627( 10%)     310( 41%)
[12/05 01:16:12     87s] #metal3    3188       0    3188( 49%)     160( 21%)
[12/05 01:16:12     87s] #metal4       0    2658    2658( 41%)       3(  0%)
[12/05 01:16:12     87s] #metal5      23       0      23(  0%)       0(  0%)
[12/05 01:16:12     87s] #metal6       0       0       0(  0%)       0(  0%)
[12/05 01:16:12     87s] #--------------------------------------------------
[12/05 01:16:12     87s] #          3211    3286    6497           753      
[12/05 01:16:12     87s] ### Top 1 overlap violations ...
[12/05 01:16:12     87s] ###   Net: C_clk
[12/05 01:16:12     87s] ###     metal4: (193.6100, 2605.4010, 193.8900, 2606.5190), length: 1.1180, total: 1.1180
[12/05 01:16:12     87s] ###       fixed object
[12/05 01:16:12     87s] #
[12/05 01:16:12     87s] #Net length and overlap summary:
[12/05 01:16:12     87s] #Layer    H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[12/05 01:16:12     87s] #----------------------------------------------------------------------------------------------
[12/05 01:16:12     87s] #metal1       6       0       6(  0%)     280( 39%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/05 01:16:12     87s] #metal2       0     672     672( 10%)     289( 41%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/05 01:16:12     87s] #metal3    3156       0    3156( 49%)     139( 20%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/05 01:16:12     87s] #metal4       0    2629    2629( 40%)       3(  0%)       0(  0%)      0(  0.0%)      1(  0.0%)
[12/05 01:16:12     87s] #metal5      28       0      28(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/05 01:16:12     87s] #metal6       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/05 01:16:12     87s] #----------------------------------------------------------------------------------------------
[12/05 01:16:12     87s] #          3191    3302    6494           711             0            0              1        
[12/05 01:16:12     87s] #
[12/05 01:16:12     87s] #Line Assignment statistics:
[12/05 01:16:12     87s] #Cpu time = 00:00:00
[12/05 01:16:12     87s] #Elapsed time = 00:00:00
[12/05 01:16:12     87s] #Increased memory = 0.96 (MB)
[12/05 01:16:12     87s] #Total memory = 1668.77 (MB)
[12/05 01:16:12     87s] #Peak memory = 1670.64 (MB)
[12/05 01:16:12     87s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/05 01:16:12     87s] #
[12/05 01:16:12     87s] #Begin assignment summary ...
[12/05 01:16:12     87s] #
[12/05 01:16:12     87s] #  Total number of segments             = 192
[12/05 01:16:12     87s] #  Total number of overlap segments     =   1 (  0.5%)
[12/05 01:16:12     87s] #  Total number of assigned segments    = 191 ( 99.5%)
[12/05 01:16:12     87s] #  Total number of shifted segments     =   1 (  0.5%)
[12/05 01:16:12     87s] #  Average movement of shifted segments =   9.00 tracks
[12/05 01:16:12     87s] #
[12/05 01:16:12     87s] #  Total number of overlaps             =   0
[12/05 01:16:12     87s] #  Total length of overlaps             =   0 um
[12/05 01:16:12     87s] #
[12/05 01:16:12     87s] #End assignment summary.
[12/05 01:16:12     87s] ### Time Record (Line Assignment) is uninstalled.
[12/05 01:16:12     87s] #Wire/Via statistics after line assignment ...
[12/05 01:16:12     87s] #Total number of nets with non-default rule or having extra spacing = 13
[12/05 01:16:12     87s] #Total wire length = 6319 um.
[12/05 01:16:12     87s] #Total half perimeter of net bounding box = 4744 um.
[12/05 01:16:12     87s] #Total wire length on LAYER metal1 = 0 um.
[12/05 01:16:12     87s] #Total wire length on LAYER metal2 = 505 um.
[12/05 01:16:12     87s] #Total wire length on LAYER metal3 = 3157 um.
[12/05 01:16:12     87s] #Total wire length on LAYER metal4 = 2629 um.
[12/05 01:16:12     87s] #Total wire length on LAYER metal5 = 29 um.
[12/05 01:16:12     87s] #Total wire length on LAYER metal6 = 0 um.
[12/05 01:16:12     87s] #Total number of vias = 711
[12/05 01:16:12     87s] #Up-Via Summary (total 711):
[12/05 01:16:12     87s] #           
[12/05 01:16:12     87s] #-----------------------
[12/05 01:16:12     87s] # metal1            280
[12/05 01:16:12     87s] # metal2            289
[12/05 01:16:12     87s] # metal3            139
[12/05 01:16:12     87s] # metal4              3
[12/05 01:16:12     87s] #-----------------------
[12/05 01:16:12     87s] #                   711 
[12/05 01:16:12     87s] #
[12/05 01:16:12     87s] #Routing data preparation, pin analysis, line assignment statistics:
[12/05 01:16:12     87s] #Cpu time = 00:00:01
[12/05 01:16:12     87s] #Elapsed time = 00:00:01
[12/05 01:16:12     87s] #Increased memory = 18.70 (MB)
[12/05 01:16:12     87s] #Total memory = 1644.05 (MB)
[12/05 01:16:12     87s] #Peak memory = 1670.64 (MB)
[12/05 01:16:12     87s] #RTESIG:78da9593414f032110853dfb2b26b4879a5865d805ba072f265ed534eab5c12edd6cdc05
[12/05 01:16:12     87s] #       03aca6ffdeb1f1604d65db23f0c1bc37c39b4c5fee96c004bf42398fc8e50ae17e29906b
[12/05 01:16:12     87s] #       a1e65894782df88a8e9e6fd9f964faf0f824808189b16ddcaaf7b5bd59777efd06a9ed5b
[12/05 01:16:12     87s] #       d7ec7618cc620ab4ba8421da00d1a644ab8b9feb1a52182ccc5ebdef0e125854b0315dcc
[12/05 01:16:12     87s] #       31422c407098b52ed9c6867f2aa9fd77eaad337dbb86da6eccd0a53f78817c4c9924f12c
[12/05 01:16:12     87s] #       f977dff9660b9d27c39f6d1831acb4046686e4094b363813b607b9aae0a3b6693cc59ec8
[12/05 01:16:12     87s] #       bc25c2cb9370a54ec2359e822347ea1ef1d408eb86feb0439472f483c8528cb74a913ab6
[12/05 01:16:12     87s] #       a3b2f594ae0065fe27a12e69861f457ed0a8bf2bc6645c6d429d2daa35a5c8799797562d
[12/05 01:16:12     87s] #       46b32238ffe532173b5eaaf154f1f288e871b93802529883cebe00774364ee
[12/05 01:16:12     87s] #
[12/05 01:16:12     87s] #Skip comparing routing design signature in db-snapshot flow
[12/05 01:16:12     87s] ### Time Record (Detail Routing) is installed.
[12/05 01:16:12     87s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[12/05 01:16:13     87s] #
[12/05 01:16:13     87s] #Start Detail Routing..
[12/05 01:16:13     87s] #start initial detail routing ...
[12/05 01:16:13     87s] ### Design has 14 dirty nets
[12/05 01:16:13     87s] #   Improving pin accessing ...
[12/05 01:16:13     87s] #    elapsed time = 00:00:00, memory = 1669.41 (MB)
[12/05 01:16:13     88s] #   Improving pin accessing ...
[12/05 01:16:13     88s] #    elapsed time = 00:00:00, memory = 1674.34 (MB)
[12/05 01:16:13     88s] #   Improving pin accessing ...
[12/05 01:16:13     88s] #    elapsed time = 00:00:00, memory = 1674.49 (MB)
[12/05 01:16:13     88s] #   Improving pin accessing ...
[12/05 01:16:13     88s] #    elapsed time = 00:00:01, memory = 1674.69 (MB)
[12/05 01:16:13     88s] #   Improving pin accessing ...
[12/05 01:16:13     88s] #    elapsed time = 00:00:01, memory = 1674.97 (MB)
[12/05 01:16:13     88s] #   Improving pin accessing ...
[12/05 01:16:13     88s] #    elapsed time = 00:00:01, memory = 1675.08 (MB)
[12/05 01:16:13     88s] #   Improving pin accessing ...
[12/05 01:16:13     88s] #    elapsed time = 00:00:01, memory = 1674.29 (MB)
[12/05 01:16:13     88s] #   Improving pin accessing ...
[12/05 01:16:13     88s] #    elapsed time = 00:00:01, memory = 1675.06 (MB)
[12/05 01:16:13     88s] #   Improving pin accessing ...
[12/05 01:16:13     88s] #    elapsed time = 00:00:01, memory = 1674.62 (MB)
[12/05 01:16:13     88s] #   Improving pin accessing ...
[12/05 01:16:13     88s] #    elapsed time = 00:00:01, memory = 1674.84 (MB)
[12/05 01:16:13     88s] #   number of violations = 0
[12/05 01:16:13     88s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1654.44 (MB), peak = 1675.18 (MB)
[12/05 01:16:13     88s] #Complete Detail Routing.
[12/05 01:16:13     88s] #Total number of nets with non-default rule or having extra spacing = 13
[12/05 01:16:13     88s] #Total wire length = 6703 um.
[12/05 01:16:13     88s] #Total half perimeter of net bounding box = 4744 um.
[12/05 01:16:13     88s] #Total wire length on LAYER metal1 = 16 um.
[12/05 01:16:13     88s] #Total wire length on LAYER metal2 = 319 um.
[12/05 01:16:13     88s] #Total wire length on LAYER metal3 = 3450 um.
[12/05 01:16:13     88s] #Total wire length on LAYER metal4 = 2889 um.
[12/05 01:16:13     88s] #Total wire length on LAYER metal5 = 29 um.
[12/05 01:16:13     88s] #Total wire length on LAYER metal6 = 0 um.
[12/05 01:16:13     88s] #Total number of vias = 734
[12/05 01:16:13     88s] #Up-Via Summary (total 734):
[12/05 01:16:13     88s] #           
[12/05 01:16:13     88s] #-----------------------
[12/05 01:16:13     88s] # metal1            280
[12/05 01:16:13     88s] # metal2            250
[12/05 01:16:13     88s] # metal3            201
[12/05 01:16:13     88s] # metal4              3
[12/05 01:16:13     88s] #-----------------------
[12/05 01:16:13     88s] #                   734 
[12/05 01:16:13     88s] #
[12/05 01:16:13     88s] #Total number of DRC violations = 0
[12/05 01:16:13     88s] ### Time Record (Detail Routing) is uninstalled.
[12/05 01:16:13     88s] #Cpu time = 00:00:01
[12/05 01:16:13     88s] #Elapsed time = 00:00:01
[12/05 01:16:13     88s] #Increased memory = 7.74 (MB)
[12/05 01:16:13     88s] #Total memory = 1651.79 (MB)
[12/05 01:16:13     88s] #Peak memory = 1675.18 (MB)
[12/05 01:16:13     88s] #Skip updating routing design signature in db-snapshot flow
[12/05 01:16:13     88s] #detailRoute Statistics:
[12/05 01:16:13     88s] #Cpu time = 00:00:01
[12/05 01:16:13     88s] #Elapsed time = 00:00:01
[12/05 01:16:13     88s] #Increased memory = 7.75 (MB)
[12/05 01:16:13     88s] #Total memory = 1651.80 (MB)
[12/05 01:16:13     88s] #Peak memory = 1675.18 (MB)
[12/05 01:16:13     88s] ### Time Record (DB Export) is installed.
[12/05 01:16:13     88s] ### export design design signature (10): route=1769274543 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=90034011 dirty_area=0 del_dirty_area=0 cell=1453468114 placement=510618728 pin_access=1815785814 inst_pattern=1 halo=1584771555
[12/05 01:16:13     88s] ### Time Record (DB Export) is uninstalled.
[12/05 01:16:13     88s] ### Time Record (Post Callback) is installed.
[12/05 01:16:13     88s] ### Time Record (Post Callback) is uninstalled.
[12/05 01:16:13     88s] #
[12/05 01:16:13     88s] #globalDetailRoute statistics:
[12/05 01:16:13     88s] #Cpu time = 00:00:03
[12/05 01:16:13     88s] #Elapsed time = 00:00:03
[12/05 01:16:13     88s] #Increased memory = 31.58 (MB)
[12/05 01:16:13     88s] #Total memory = 1656.50 (MB)
[12/05 01:16:13     88s] #Peak memory = 1675.18 (MB)
[12/05 01:16:13     88s] #Number of warnings = 42
[12/05 01:16:13     88s] #Total number of warnings = 65
[12/05 01:16:13     88s] #Number of fails = 0
[12/05 01:16:13     88s] #Total number of fails = 0
[12/05 01:16:13     88s] #Complete globalDetailRoute on Thu Dec  5 01:16:13 2024
[12/05 01:16:13     88s] #
[12/05 01:16:13     88s] ### import design signature (11): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1815785814 inst_pattern=1 halo=0
[12/05 01:16:14     88s] ### Time Record (globalDetailRoute) is uninstalled.
[12/05 01:16:14     88s] ### 
[12/05 01:16:14     88s] ###   Scalability Statistics
[12/05 01:16:14     88s] ### 
[12/05 01:16:14     88s] ### --------------------------------+----------------+----------------+----------------+
[12/05 01:16:14     88s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/05 01:16:14     88s] ### --------------------------------+----------------+----------------+----------------+
[12/05 01:16:14     88s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/05 01:16:14     88s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/05 01:16:14     88s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/05 01:16:14     88s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/05 01:16:14     88s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/05 01:16:14     88s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/05 01:16:14     88s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/05 01:16:14     88s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[12/05 01:16:14     88s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[12/05 01:16:14     88s] ###   Entire Command                |        00:00:03|        00:00:03|             1.0|
[12/05 01:16:14     88s] ### --------------------------------+----------------+----------------+----------------+
[12/05 01:16:14     88s] ### 
[12/05 01:16:14     88s] % End globalDetailRoute (date=12/05 01:16:14, total cpu=0:00:02.6, real=0:00:03.0, peak res=1675.2M, current mem=1653.1M)
[12/05 01:16:14     88s]         NanoRoute done. (took cpu=0:00:02.6 real=0:00:02.6)
[12/05 01:16:14     88s]       Clock detailed routing done.
[12/05 01:16:14     88s] Skipping check of guided vs. routed net lengths.
[12/05 01:16:14     88s] Set FIXED routing status on 12 net(s)
[12/05 01:16:14     88s] **WARN: (IMPCCOPT-5043):	Found a non-standard cell I_CLK (XMD). Its placement status will remain as PLACED.
[12/05 01:16:14     88s] Set FIXED placed status on 11 instance(s)
[12/05 01:16:14     88s]       Route Remaining Unrouted Nets...
[12/05 01:16:14     88s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/05 01:16:14     88s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2384.9M
[12/05 01:16:14     88s] All LLGs are deleted
[12/05 01:16:14     88s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2384.9M
[12/05 01:16:14     88s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2384.9M
[12/05 01:16:14     88s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2384.9M
[12/05 01:16:14     88s] ### Creating LA Mngr. totSessionCpu=0:01:29 mem=2384.9M
[12/05 01:16:14     88s] ### Creating LA Mngr, finished. totSessionCpu=0:01:29 mem=2384.9M
[12/05 01:16:14     88s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Started Import and model ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Started Create place DB ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Started Import place data ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Started Read instances and placement ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Started Read nets ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Started Create route DB ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       == Non-default Options ==
[12/05 01:16:14     88s] (I)       Maximum routing layer                              : 6
[12/05 01:16:14     88s] (I)       Number of threads                                  : 1
[12/05 01:16:14     88s] (I)       Method to set GCell size                           : row
[12/05 01:16:14     88s] (I)       Counted 18300 PG shapes. We will not process PG shapes layer by layer.
[12/05 01:16:14     88s] (I)       Started Import route data (1T) ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       ============== Pin Summary ==============
[12/05 01:16:14     88s] (I)       +-------+--------+---------+------------+
[12/05 01:16:14     88s] (I)       | Layer | # pins | % total |      Group |
[12/05 01:16:14     88s] (I)       +-------+--------+---------+------------+
[12/05 01:16:14     88s] (I)       |     1 |   5119 |  100.00 |        Pin |
[12/05 01:16:14     88s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 01:16:14     88s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 01:16:14     88s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 01:16:14     88s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 01:16:14     88s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 01:16:14     88s] (I)       +-------+--------+---------+------------+
[12/05 01:16:14     88s] (I)       Use row-based GCell size
[12/05 01:16:14     88s] (I)       Use row-based GCell align
[12/05 01:16:14     88s] (I)       GCell unit size   : 5040
[12/05 01:16:14     88s] (I)       GCell multiplier  : 1
[12/05 01:16:14     88s] (I)       GCell row height  : 5040
[12/05 01:16:14     88s] (I)       Actual row height : 5040
[12/05 01:16:14     88s] (I)       GCell align ref   : 240560 240800
[12/05 01:16:14     88s] [NR-eGR] Track table information for default rule: 
[12/05 01:16:14     88s] [NR-eGR] metal1 has no routable track
[12/05 01:16:14     88s] [NR-eGR] metal2 has single uniform track structure
[12/05 01:16:14     88s] [NR-eGR] metal3 has single uniform track structure
[12/05 01:16:14     88s] [NR-eGR] metal4 has single uniform track structure
[12/05 01:16:14     88s] [NR-eGR] metal5 has single uniform track structure
[12/05 01:16:14     88s] [NR-eGR] metal6 has single uniform track structure
[12/05 01:16:14     88s] (I)       ================= Default via ==================
[12/05 01:16:14     88s] (I)       +---+------------------+-----------------------+
[12/05 01:16:14     88s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut       |
[12/05 01:16:14     88s] (I)       +---+------------------+-----------------------+
[12/05 01:16:14     88s] (I)       | 1 |    4  VIA12_VV   |   33  VIA12_HH_2cut_E |
[12/05 01:16:14     88s] (I)       | 2 |    7  VIA23_VH   |   43  VIA23_HH_2cut_E |
[12/05 01:16:14     88s] (I)       | 3 |   11  VIA34_VH   |   53  VIA34_HH_2cut_E |
[12/05 01:16:14     88s] (I)       | 4 |   15  VIA45_VH   |   63  VIA45_HH_2cut_E |
[12/05 01:16:14     88s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N |
[12/05 01:16:14     88s] (I)       +---+------------------+-----------------------+
[12/05 01:16:14     88s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Started Read routing blockages ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Started Read instance blockages ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Started Read PG blockages ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] [NR-eGR] Read 19228 PG shapes
[12/05 01:16:14     88s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Started Read boundary cut boxes ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] [NR-eGR] #Routing Blockages  : 0
[12/05 01:16:14     88s] [NR-eGR] #Instance Blockages : 5480
[12/05 01:16:14     88s] [NR-eGR] #PG Blockages       : 19228
[12/05 01:16:14     88s] [NR-eGR] #Halo Blockages     : 0
[12/05 01:16:14     88s] [NR-eGR] #Boundary Blockages : 0
[12/05 01:16:14     88s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Started Read blackboxes ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 01:16:14     88s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Started Read prerouted ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] [NR-eGR] Num Prerouted Nets = 12  Num Prerouted Wires = 730
[12/05 01:16:14     88s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Started Read unlegalized nets ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Started Read nets ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] [NR-eGR] Read numTotalNets=1343  numIgnoredNets=12
[12/05 01:16:14     88s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Started Set up via pillars ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       early_global_route_priority property id does not exist.
[12/05 01:16:14     88s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Model blockages into capacity
[12/05 01:16:14     88s] (I)       Read Num Blocks=24708  Num Prerouted Wires=730  Num CS=0
[12/05 01:16:14     88s] (I)       Started Initialize 3D capacity ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Layer 1 (V) : #blockages 18862 : #preroutes 314
[12/05 01:16:14     88s] (I)       Layer 2 (H) : #blockages 4394 : #preroutes 358
[12/05 01:16:14     88s] (I)       Layer 3 (V) : #blockages 484 : #preroutes 57
[12/05 01:16:14     88s] (I)       Layer 4 (H) : #blockages 484 : #preroutes 1
[12/05 01:16:14     88s] (I)       Layer 5 (V) : #blockages 484 : #preroutes 0
[12/05 01:16:14     88s] (I)       Finished Initialize 3D capacity ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       -- layer congestion ratio --
[12/05 01:16:14     88s] (I)       Layer 1 : 0.100000
[12/05 01:16:14     88s] (I)       Layer 2 : 0.700000
[12/05 01:16:14     88s] (I)       Layer 3 : 0.700000
[12/05 01:16:14     88s] (I)       Layer 4 : 0.700000
[12/05 01:16:14     88s] (I)       Layer 5 : 0.700000
[12/05 01:16:14     88s] (I)       Layer 6 : 0.700000
[12/05 01:16:14     88s] (I)       ----------------------------
[12/05 01:16:14     88s] (I)       Number of ignored nets                =     12
[12/05 01:16:14     88s] (I)       Number of connected nets              =      0
[12/05 01:16:14     88s] (I)       Number of fixed nets                  =     12.  Ignored: Yes
[12/05 01:16:14     88s] (I)       Number of clock nets                  =     13.  Ignored: No
[12/05 01:16:14     88s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 01:16:14     88s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 01:16:14     88s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 01:16:14     88s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 01:16:14     88s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 01:16:14     88s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 01:16:14     88s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 01:16:14     88s] (I)       Finished Import route data (1T) ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Finished Create route DB ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Started Read aux data ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Started Others data preparation ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Started Create route kernel ( Curr Mem: 2384.89 MB )
[12/05 01:16:14     88s] (I)       Ndr track 0 does not exist
[12/05 01:16:14     88s] (I)       Ndr track 0 does not exist
[12/05 01:16:14     88s] (I)       ---------------------Grid Graph Info--------------------
[12/05 01:16:14     88s] (I)       Routing area        : (0, 0) - (2745360, 2745360)
[12/05 01:16:14     88s] (I)       Core area           : (240560, 240800) - (2504800, 2503760)
[12/05 01:16:14     88s] (I)       Site width          :   620  (dbu)
[12/05 01:16:14     88s] (I)       Row height          :  5040  (dbu)
[12/05 01:16:14     88s] (I)       GCell row height    :  5040  (dbu)
[12/05 01:16:14     88s] (I)       GCell width         :  5040  (dbu)
[12/05 01:16:14     88s] (I)       GCell height        :  5040  (dbu)
[12/05 01:16:14     88s] (I)       Grid                :   544   544     6
[12/05 01:16:14     88s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 01:16:14     88s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/05 01:16:14     88s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/05 01:16:14     88s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 01:16:14     88s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 01:16:14     88s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 01:16:14     88s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 01:16:14     88s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 01:16:14     88s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/05 01:16:14     88s] (I)       Total num of tracks :     0  4428  4902  4428  4902  1106
[12/05 01:16:14     88s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 01:16:14     88s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 01:16:14     88s] (I)       --------------------------------------------------------
[12/05 01:16:14     88s] 
[12/05 01:16:14     88s] [NR-eGR] ============ Routing rule table ============
[12/05 01:16:14     88s] [NR-eGR] Rule id: 0  Nets: 0 
[12/05 01:16:14     88s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/05 01:16:14     88s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[12/05 01:16:14     88s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[12/05 01:16:14     88s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:16:14     88s] [NR-eGR] Rule id: 1  Nets: 1243 
[12/05 01:16:14     88s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 01:16:14     88s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 01:16:14     88s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:16:14     88s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:16:14     88s] [NR-eGR] ========================================
[12/05 01:16:14     88s] [NR-eGR] 
[12/05 01:16:14     88s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 01:16:14     88s] (I)       blocked tracks on layer2 : = 663318 / 2408832 (27.54%)
[12/05 01:16:14     88s] (I)       blocked tracks on layer3 : = 722731 / 2666688 (27.10%)
[12/05 01:16:14     88s] (I)       blocked tracks on layer4 : = 349326 / 2408832 (14.50%)
[12/05 01:16:14     88s] (I)       blocked tracks on layer5 : = 385135 / 2666688 (14.44%)
[12/05 01:16:14     88s] (I)       blocked tracks on layer6 : = 89704 / 601664 (14.91%)
[12/05 01:16:14     88s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2401.27 MB )
[12/05 01:16:14     88s] (I)       Finished Import and model ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2401.27 MB )
[12/05 01:16:14     88s] (I)       Reset routing kernel
[12/05 01:16:14     88s] (I)       Started Global Routing ( Curr Mem: 2401.27 MB )
[12/05 01:16:14     88s] (I)       Started Initialization ( Curr Mem: 2401.27 MB )
[12/05 01:16:14     88s] (I)       totalPins=4662  totalGlobalPin=4583 (98.31%)
[12/05 01:16:14     88s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2401.27 MB )
[12/05 01:16:14     88s] (I)       Started Net group 1 ( Curr Mem: 2401.27 MB )
[12/05 01:16:14     88s] (I)       Started Generate topology ( Curr Mem: 2401.27 MB )
[12/05 01:16:14     88s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2401.27 MB )
[12/05 01:16:14     88s] (I)       total 2D Cap : 8593065 = (4250571 H, 4342494 V)
[12/05 01:16:14     88s] [NR-eGR] Layer group 1: route 1243 net(s) in layer range [2, 6]
[12/05 01:16:14     88s] (I)       
[12/05 01:16:14     88s] (I)       ============  Phase 1a Route ============
[12/05 01:16:14     88s] (I)       Started Phase 1a ( Curr Mem: 2401.27 MB )
[12/05 01:16:14     88s] (I)       Started Pattern routing (1T) ( Curr Mem: 2401.27 MB )
[12/05 01:16:14     88s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2401.27 MB )
[12/05 01:16:14     88s] (I)       Usage: 41678 = (20790 H, 20888 V) = (0.49% H, 0.48% V) = (1.048e+05um H, 1.053e+05um V)
[12/05 01:16:14     88s] (I)       Started Add via demand to 2D ( Curr Mem: 2401.27 MB )
[12/05 01:16:14     88s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       
[12/05 01:16:14     88s] (I)       ============  Phase 1b Route ============
[12/05 01:16:14     88s] (I)       Started Phase 1b ( Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       Usage: 41678 = (20790 H, 20888 V) = (0.49% H, 0.48% V) = (1.048e+05um H, 1.053e+05um V)
[12/05 01:16:14     88s] (I)       Overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 2.100571e+05um
[12/05 01:16:14     88s] (I)       Congestion metric : 0.01%H 0.01%V, 0.02%HV
[12/05 01:16:14     88s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/05 01:16:14     88s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       
[12/05 01:16:14     88s] (I)       ============  Phase 1c Route ============
[12/05 01:16:14     88s] (I)       Started Phase 1c ( Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       Usage: 41678 = (20790 H, 20888 V) = (0.49% H, 0.48% V) = (1.048e+05um H, 1.053e+05um V)
[12/05 01:16:14     88s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       
[12/05 01:16:14     88s] (I)       ============  Phase 1d Route ============
[12/05 01:16:14     88s] (I)       Started Phase 1d ( Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       Usage: 41678 = (20790 H, 20888 V) = (0.49% H, 0.48% V) = (1.048e+05um H, 1.053e+05um V)
[12/05 01:16:14     88s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       
[12/05 01:16:14     88s] (I)       ============  Phase 1e Route ============
[12/05 01:16:14     88s] (I)       Started Phase 1e ( Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       Started Route legalization ( Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       Usage: 41678 = (20790 H, 20888 V) = (0.49% H, 0.48% V) = (1.048e+05um H, 1.053e+05um V)
[12/05 01:16:14     88s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 2.100571e+05um
[12/05 01:16:14     88s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       
[12/05 01:16:14     88s] (I)       ============  Phase 1l Route ============
[12/05 01:16:14     88s] (I)       Started Phase 1l ( Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       Started Layer assignment (1T) ( Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       Started Clean cong LA ( Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/05 01:16:14     88s] (I)       Layer  2:    1756438     17017         4      537003     1864247    (22.36%) 
[12/05 01:16:14     88s] (I)       Layer  3:    1955859     20608         8      583272     2075256    (21.94%) 
[12/05 01:16:14     88s] (I)       Layer  4:    2070707      7778         0      308098     2093152    (12.83%) 
[12/05 01:16:14     88s] (I)       Layer  5:    2293788      2590         0      338940     2319588    (12.75%) 
[12/05 01:16:14     88s] (I)       Layer  6:     514521       120         0       81274      519038    (13.54%) 
[12/05 01:16:14     88s] (I)       Total:       8591313     48113        12     1848587     8871281    (17.24%) 
[12/05 01:16:14     88s] (I)       
[12/05 01:16:14     88s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/05 01:16:14     88s] [NR-eGR]                        OverCon            
[12/05 01:16:14     88s] [NR-eGR]                         #Gcell     %Gcell
[12/05 01:16:14     88s] [NR-eGR]       Layer                (1)    OverCon 
[12/05 01:16:14     88s] [NR-eGR] ----------------------------------------------
[12/05 01:16:14     88s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:14     88s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/05 01:16:14     88s] [NR-eGR]  metal3  (3)         8( 0.00%)   ( 0.00%) 
[12/05 01:16:14     88s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:14     88s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:14     88s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:14     88s] [NR-eGR] ----------------------------------------------
[12/05 01:16:14     88s] [NR-eGR] Total               12( 0.00%)   ( 0.00%) 
[12/05 01:16:14     88s] [NR-eGR] 
[12/05 01:16:14     88s] (I)       Finished Global Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       Started Export 3D cong map ( Curr Mem: 2405.78 MB )
[12/05 01:16:14     88s] (I)       total 2D Cap : 8597624 = (4252850 H, 4344774 V)
[12/05 01:16:14     88s] (I)       Started Export 2D cong map ( Curr Mem: 2405.78 MB )
[12/05 01:16:14     89s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 01:16:14     89s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/05 01:16:14     89s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     89s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     89s] (I)       ============= Track Assignment ============
[12/05 01:16:14     89s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2405.78 MB )
[12/05 01:16:14     89s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     89s] (I)       Started Track Assignment (1T) ( Curr Mem: 2405.78 MB )
[12/05 01:16:14     89s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/05 01:16:14     89s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     89s] (I)       Run Multi-thread track assignment
[12/05 01:16:14     89s] (I)       Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     89s] (I)       Started Export ( Curr Mem: 2405.78 MB )
[12/05 01:16:14     89s] [NR-eGR] Started Export DB wires ( Curr Mem: 2405.78 MB )
[12/05 01:16:14     89s] [NR-eGR] Started Export all nets ( Curr Mem: 2405.78 MB )
[12/05 01:16:14     89s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     89s] [NR-eGR] Started Set wire vias ( Curr Mem: 2405.78 MB )
[12/05 01:16:14     89s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     89s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     89s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:14     89s] [NR-eGR] metal1  (1F) length: 1.612000e+01um, number of vias: 4942
[12/05 01:16:14     89s] [NR-eGR] metal2  (2V) length: 7.662121e+04um, number of vias: 7087
[12/05 01:16:14     89s] [NR-eGR] metal3  (3H) length: 9.596076e+04um, number of vias: 986
[12/05 01:16:14     89s] [NR-eGR] metal4  (4V) length: 3.300282e+04um, number of vias: 234
[12/05 01:16:14     89s] [NR-eGR] metal5  (5H) length: 1.297337e+04um, number of vias: 19
[12/05 01:16:14     89s] [NR-eGR] metal6  (6V) length: 6.064800e+02um, number of vias: 0
[12/05 01:16:14     89s] [NR-eGR] Total length: 2.191808e+05um, number of vias: 13268
[12/05 01:16:14     89s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:14     89s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/05 01:16:14     89s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:14     89s] (I)       Started Update net boxes ( Curr Mem: 2405.78 MB )
[12/05 01:16:14     89s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     89s] (I)       Started Update timing ( Curr Mem: 2405.78 MB )
[12/05 01:16:14     89s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     89s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2405.78 MB )
[12/05 01:16:14     89s] (I)       Started Postprocess design ( Curr Mem: 2405.78 MB )
[12/05 01:16:14     89s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2388.78 MB )
[12/05 01:16:14     89s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2388.78 MB )
[12/05 01:16:14     89s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/05 01:16:14     89s]     Routing using NR in eGR->NR Step done.
[12/05 01:16:14     89s] Net route status summary:
[12/05 01:16:14     89s]   Clock:        13 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=12, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 01:16:14     89s]   Non-clock:  1332 (unrouted=89, trialRouted=1243, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 01:16:14     89s] 
[12/05 01:16:14     89s] CCOPT: Done with clock implementation routing.
[12/05 01:16:14     89s] 
[12/05 01:16:14     89s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.4 real=0:00:03.4)
[12/05 01:16:14     89s]   Clock implementation routing done.
[12/05 01:16:14     89s]   Leaving CCOpt scope - extractRC...
[12/05 01:16:14     89s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/05 01:16:14     89s] Extraction called for design 'CHIP' of instances=1345 and nets=1345 using extraction engine 'preRoute' .
[12/05 01:16:14     89s] PreRoute RC Extraction called for design CHIP.
[12/05 01:16:14     89s] RC Extraction called in multi-corner(1) mode.
[12/05 01:16:14     89s] RCMode: PreRoute
[12/05 01:16:14     89s]       RC Corner Indexes            0   
[12/05 01:16:14     89s] Capacitance Scaling Factor   : 1.00000 
[12/05 01:16:14     89s] Resistance Scaling Factor    : 1.00000 
[12/05 01:16:14     89s] Clock Cap. Scaling Factor    : 1.00000 
[12/05 01:16:14     89s] Clock Res. Scaling Factor    : 1.00000 
[12/05 01:16:14     89s] Shrink Factor                : 1.00000
[12/05 01:16:14     89s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/05 01:16:14     89s] Using capacitance table file ...
[12/05 01:16:14     89s] 
[12/05 01:16:14     89s] Trim Metal Layers:
[12/05 01:16:14     89s] LayerId::1 widthSet size::4
[12/05 01:16:14     89s] LayerId::2 widthSet size::4
[12/05 01:16:14     89s] LayerId::3 widthSet size::4
[12/05 01:16:14     89s] LayerId::4 widthSet size::4
[12/05 01:16:14     89s] LayerId::5 widthSet size::4
[12/05 01:16:14     89s] LayerId::6 widthSet size::2
[12/05 01:16:14     89s] Updating RC grid for preRoute extraction ...
[12/05 01:16:14     89s] eee: pegSigSF::1.070000
[12/05 01:16:14     89s] Initializing multi-corner capacitance tables ... 
[12/05 01:16:14     89s] Initializing multi-corner resistance tables ...
[12/05 01:16:14     89s] eee: l::1 avDens::0.107002 usedTrk::21841.093252 availTrk::204118.196247 sigTrk::21841.093252
[12/05 01:16:14     89s] eee: l::2 avDens::0.030500 usedTrk::5289.765278 availTrk::173437.206940 sigTrk::5289.765278
[12/05 01:16:14     89s] eee: l::3 avDens::0.028598 usedTrk::5690.407143 availTrk::198979.488659 sigTrk::5690.407143
[12/05 01:16:14     89s] eee: l::4 avDens::0.022880 usedTrk::654.817855 availTrk::28619.777318 sigTrk::654.817855
[12/05 01:16:14     89s] eee: l::5 avDens::0.015432 usedTrk::257.408135 availTrk::16679.770412 sigTrk::257.408135
[12/05 01:16:14     89s] eee: l::6 avDens::0.084588 usedTrk::12.033333 availTrk::142.258065 sigTrk::12.033333
[12/05 01:16:14     89s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 01:16:14     89s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.260441 ; uaWl: 1.000000 ; uaWlH: 0.205504 ; aWlH: 0.000000 ; Pmax: 0.833900 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/05 01:16:14     89s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2388.781M)
[12/05 01:16:14     89s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/05 01:16:14     89s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 01:16:14     89s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[12/05 01:16:14     89s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/05 01:16:14     89s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/05 01:16:14     89s] End AAE Lib Interpolated Model. (MEM=2388.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:16:14     89s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:14     89s]   Clock DAG stats after routing clock trees:
[12/05 01:16:14     89s]     cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:14     89s]     misc counts      : r=1, pp=0
[12/05 01:16:14     89s]     cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:14     89s]     cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:14     89s]     sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:14     89s]     wire capacitance : top=0.000pF, trunk=0.319pF, leaf=0.579pF, total=0.898pF
[12/05 01:16:14     89s]     wire lengths     : top=0.000um, trunk=2579.010um, leaf=4123.880um, total=6702.890um
[12/05 01:16:14     89s]     hp wire lengths  : top=0.000um, trunk=2602.480um, leaf=2073.650um, total=4676.130um
[12/05 01:16:14     89s]   Clock DAG net violations after routing clock trees:
[12/05 01:16:14     89s]     Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 01:16:14     89s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/05 01:16:14     89s]     Trunk : target=0.222ns count=8 avg=0.157ns sd=0.068ns min=0.000ns max=0.199ns {1 <= 0.133ns, 2 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:14     89s]     Leaf  : target=0.222ns count=5 avg=0.207ns sd=0.005ns min=0.200ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 0 <= 0.200ns, 4 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:14     89s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/05 01:16:14     89s]      Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:14     89s]    Logics: XMD: 1 
[12/05 01:16:14     89s]   Primary reporting skew groups after routing clock trees:
[12/05 01:16:14     89s]     skew_group clk/func_mode: insertion delay [min=1.604, max=1.620, avg=1.614, sd=0.003], skew [0.015 vs 0.134], 100% {1.604, 1.620} (wid=0.081 ws=0.014) (gid=1.542 gs=0.006)
[12/05 01:16:14     89s]         min path sink: CORE/map_f_reg_3__3_/CK
[12/05 01:16:14     89s]         max path sink: CORE/tetris_reg_44_/CK
[12/05 01:16:14     89s]   Skew group summary after routing clock trees:
[12/05 01:16:14     89s]     skew_group clk/func_mode: insertion delay [min=1.604, max=1.620, avg=1.614, sd=0.003], skew [0.015 vs 0.134], 100% {1.604, 1.620} (wid=0.081 ws=0.014) (gid=1.542 gs=0.006)
[12/05 01:16:14     89s]   CCOpt::Phase::Routing done. (took cpu=0:00:03.5 real=0:00:03.5)
[12/05 01:16:14     89s]   CCOpt::Phase::PostConditioning...
[12/05 01:16:14     89s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[12/05 01:16:14     89s]   Leaving CCOpt scope - Initializing placement interface...
[12/05 01:16:14     89s] OPERPROF: Starting DPlace-Init at level 1, MEM:2436.5M
[12/05 01:16:14     89s] z: 2, totalTracks: 1
[12/05 01:16:14     89s] z: 4, totalTracks: 1
[12/05 01:16:14     89s] z: 6, totalTracks: 1
[12/05 01:16:14     89s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/05 01:16:14     89s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2436.5M
[12/05 01:16:14     89s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2436.5M
[12/05 01:16:14     89s] Core basic site is core_5040
[12/05 01:16:14     89s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2436.5M
[12/05 01:16:14     89s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2436.5M
[12/05 01:16:14     89s] Fast DP-INIT is on for default
[12/05 01:16:14     89s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/05 01:16:14     89s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.020, MEM:2436.5M
[12/05 01:16:14     89s] OPERPROF:     Starting CMU at level 3, MEM:2436.5M
[12/05 01:16:14     89s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2436.5M
[12/05 01:16:14     89s] 
[12/05 01:16:14     89s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 01:16:14     89s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:2436.5M
[12/05 01:16:14     89s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2436.5M
[12/05 01:16:14     89s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2436.5M
[12/05 01:16:14     89s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2436.5MB).
[12/05 01:16:14     89s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:2436.5M
[12/05 01:16:14     89s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:14     89s]   Removing CTS place status from clock tree and sinks.
[12/05 01:16:14     89s]   Removed CTS place status from 11 clock cells (out of 14 ) and 0 clock sinks (out of 0 ).
[12/05 01:16:14     89s]   Switching to inst based legalization.
[12/05 01:16:14     89s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 01:16:14     89s]   PostConditioning...
[12/05 01:16:14     89s]     PostConditioning active optimizations:
[12/05 01:16:14     89s]      - DRV fixing with initial upsizing, sizing and buffering
[12/05 01:16:14     89s]      - Skew fixing with sizing
[12/05 01:16:14     89s]     
[12/05 01:16:14     89s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[12/05 01:16:14     89s]     Currently running CTS, using active skew data
[12/05 01:16:14     89s]     Reset bufferability constraints...
[12/05 01:16:14     89s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/05 01:16:14     89s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:14     89s]     PostConditioning Upsizing To Fix DRVs...
[12/05 01:16:14     89s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[12/05 01:16:14     89s]       CCOpt-PostConditioning: considered: 13, tested: 13, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[12/05 01:16:14     89s]       
[12/05 01:16:14     89s]       PRO Statistics: Fix DRVs (initial upsizing):
[12/05 01:16:14     89s]       ============================================
[12/05 01:16:14     89s]       
[12/05 01:16:14     89s]       Cell changes by Net Type:
[12/05 01:16:14     89s]       
[12/05 01:16:14     89s]       -------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/05 01:16:14     89s]       -------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s]       top                0            0           0            0                    0                0
[12/05 01:16:14     89s]       trunk              0            0           0            0                    0                0
[12/05 01:16:14     89s]       leaf               0            0           0            0                    0                0
[12/05 01:16:14     89s]       -------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s]       Total              0            0           0            0                    0                0
[12/05 01:16:14     89s]       -------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s]       
[12/05 01:16:14     89s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/05 01:16:14     89s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/05 01:16:14     89s]       
[12/05 01:16:14     89s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/05 01:16:14     89s]         cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:14     89s]         misc counts      : r=1, pp=0
[12/05 01:16:14     89s]         cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:14     89s]         cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:14     89s]         sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:14     89s]         wire capacitance : top=0.000pF, trunk=0.319pF, leaf=0.579pF, total=0.898pF
[12/05 01:16:14     89s]         wire lengths     : top=0.000um, trunk=2579.010um, leaf=4123.880um, total=6702.890um
[12/05 01:16:14     89s]         hp wire lengths  : top=0.000um, trunk=2602.480um, leaf=2073.650um, total=4676.130um
[12/05 01:16:14     89s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[12/05 01:16:14     89s]         Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 01:16:14     89s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/05 01:16:14     89s]         Trunk : target=0.222ns count=8 avg=0.157ns sd=0.068ns min=0.000ns max=0.199ns {1 <= 0.133ns, 2 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:14     89s]         Leaf  : target=0.222ns count=5 avg=0.207ns sd=0.005ns min=0.200ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 0 <= 0.200ns, 4 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:14     89s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/05 01:16:14     89s]          Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:14     89s]        Logics: XMD: 1 
[12/05 01:16:14     89s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/05 01:16:14     89s]         skew_group clk/func_mode: insertion delay [min=1.604, max=1.620, avg=1.614, sd=0.003], skew [0.015 vs 0.134], 100% {1.604, 1.620} (wid=0.081 ws=0.014) (gid=1.542 gs=0.006)
[12/05 01:16:14     89s]             min path sink: CORE/map_f_reg_3__3_/CK
[12/05 01:16:14     89s]             max path sink: CORE/tetris_reg_44_/CK
[12/05 01:16:14     89s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/05 01:16:14     89s]         skew_group clk/func_mode: insertion delay [min=1.604, max=1.620, avg=1.614, sd=0.003], skew [0.015 vs 0.134], 100% {1.604, 1.620} (wid=0.081 ws=0.014) (gid=1.542 gs=0.006)
[12/05 01:16:14     89s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:14     89s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:14     89s]     Recomputing CTS skew targets...
[12/05 01:16:14     89s]     Resolving skew group constraints...
[12/05 01:16:14     89s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/05 01:16:14     89s]     Resolving skew group constraints done.
[12/05 01:16:14     89s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:14     89s]     PostConditioning Fixing DRVs...
[12/05 01:16:14     89s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/05 01:16:14     89s]       CCOpt-PostConditioning: considered: 13, tested: 13, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[12/05 01:16:14     89s]       
[12/05 01:16:14     89s]       PRO Statistics: Fix DRVs (cell sizing):
[12/05 01:16:14     89s]       =======================================
[12/05 01:16:14     89s]       
[12/05 01:16:14     89s]       Cell changes by Net Type:
[12/05 01:16:14     89s]       
[12/05 01:16:14     89s]       -------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/05 01:16:14     89s]       -------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s]       top                0            0           0            0                    0                0
[12/05 01:16:14     89s]       trunk              0            0           0            0                    0                0
[12/05 01:16:14     89s]       leaf               0            0           0            0                    0                0
[12/05 01:16:14     89s]       -------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s]       Total              0            0           0            0                    0                0
[12/05 01:16:14     89s]       -------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s]       
[12/05 01:16:14     89s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/05 01:16:14     89s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/05 01:16:14     89s]       
[12/05 01:16:14     89s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/05 01:16:14     89s]         cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:14     89s]         misc counts      : r=1, pp=0
[12/05 01:16:14     89s]         cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:14     89s]         cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:14     89s]         sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:14     89s]         wire capacitance : top=0.000pF, trunk=0.319pF, leaf=0.579pF, total=0.898pF
[12/05 01:16:14     89s]         wire lengths     : top=0.000um, trunk=2579.010um, leaf=4123.880um, total=6702.890um
[12/05 01:16:14     89s]         hp wire lengths  : top=0.000um, trunk=2602.480um, leaf=2073.650um, total=4676.130um
[12/05 01:16:14     89s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[12/05 01:16:14     89s]         Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 01:16:14     89s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/05 01:16:14     89s]         Trunk : target=0.222ns count=8 avg=0.157ns sd=0.068ns min=0.000ns max=0.199ns {1 <= 0.133ns, 2 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:14     89s]         Leaf  : target=0.222ns count=5 avg=0.207ns sd=0.005ns min=0.200ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 0 <= 0.200ns, 4 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:14     89s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/05 01:16:14     89s]          Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:14     89s]        Logics: XMD: 1 
[12/05 01:16:14     89s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/05 01:16:14     89s]         skew_group clk/func_mode: insertion delay [min=1.604, max=1.620, avg=1.614, sd=0.003], skew [0.015 vs 0.134], 100% {1.604, 1.620} (wid=0.081 ws=0.014) (gid=1.542 gs=0.006)
[12/05 01:16:14     89s]             min path sink: CORE/map_f_reg_3__3_/CK
[12/05 01:16:14     89s]             max path sink: CORE/tetris_reg_44_/CK
[12/05 01:16:14     89s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/05 01:16:14     89s]         skew_group clk/func_mode: insertion delay [min=1.604, max=1.620, avg=1.614, sd=0.003], skew [0.015 vs 0.134], 100% {1.604, 1.620} (wid=0.081 ws=0.014) (gid=1.542 gs=0.006)
[12/05 01:16:14     89s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:14     89s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:14     89s]     Buffering to fix DRVs...
[12/05 01:16:14     89s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/05 01:16:14     89s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/05 01:16:14     89s]     Inserted 0 buffers and inverters.
[12/05 01:16:14     89s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[12/05 01:16:14     89s]     CCOpt-PostConditioning: nets considered: 13, nets tested: 13, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
[12/05 01:16:14     89s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/05 01:16:14     89s]       cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:14     89s]       misc counts      : r=1, pp=0
[12/05 01:16:14     89s]       cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:14     89s]       cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:14     89s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:14     89s]       wire capacitance : top=0.000pF, trunk=0.319pF, leaf=0.579pF, total=0.898pF
[12/05 01:16:14     89s]       wire lengths     : top=0.000um, trunk=2579.010um, leaf=4123.880um, total=6702.890um
[12/05 01:16:14     89s]       hp wire lengths  : top=0.000um, trunk=2602.480um, leaf=2073.650um, total=4676.130um
[12/05 01:16:14     89s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[12/05 01:16:14     89s]       Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 01:16:14     89s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/05 01:16:14     89s]       Trunk : target=0.222ns count=8 avg=0.157ns sd=0.068ns min=0.000ns max=0.199ns {1 <= 0.133ns, 2 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:14     89s]       Leaf  : target=0.222ns count=5 avg=0.207ns sd=0.005ns min=0.200ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 0 <= 0.200ns, 4 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:14     89s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/05 01:16:14     89s]        Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:14     89s]      Logics: XMD: 1 
[12/05 01:16:14     89s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/05 01:16:14     89s]       skew_group clk/func_mode: insertion delay [min=1.604, max=1.620, avg=1.614, sd=0.003], skew [0.015 vs 0.134], 100% {1.604, 1.620} (wid=0.081 ws=0.014) (gid=1.542 gs=0.006)
[12/05 01:16:14     89s]           min path sink: CORE/map_f_reg_3__3_/CK
[12/05 01:16:14     89s]           max path sink: CORE/tetris_reg_44_/CK
[12/05 01:16:14     89s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/05 01:16:14     89s]       skew_group clk/func_mode: insertion delay [min=1.604, max=1.620, avg=1.614, sd=0.003], skew [0.015 vs 0.134], 100% {1.604, 1.620} (wid=0.081 ws=0.014) (gid=1.542 gs=0.006)
[12/05 01:16:14     89s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:14     89s]     
[12/05 01:16:14     89s]     Slew Diagnostics: After DRV fixing
[12/05 01:16:14     89s]     ==================================
[12/05 01:16:14     89s]     
[12/05 01:16:14     89s]     Global Causes:
[12/05 01:16:14     89s]     
[12/05 01:16:14     89s]     -----
[12/05 01:16:14     89s]     Cause
[12/05 01:16:14     89s]     -----
[12/05 01:16:14     89s]       (empty table)
[12/05 01:16:14     89s]     -----
[12/05 01:16:14     89s]     
[12/05 01:16:14     89s]     Top 5 overslews:
[12/05 01:16:14     89s]     
[12/05 01:16:14     89s]     ---------------------------------
[12/05 01:16:14     89s]     Overslew    Causes    Driving Pin
[12/05 01:16:14     89s]     ---------------------------------
[12/05 01:16:14     89s]       (empty table)
[12/05 01:16:14     89s]     ---------------------------------
[12/05 01:16:14     89s]     
[12/05 01:16:14     89s]     Slew diagnostics counts from the 0 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[12/05 01:16:14     89s]     
[12/05 01:16:14     89s]     -------------------
[12/05 01:16:14     89s]     Cause    Occurences
[12/05 01:16:14     89s]     -------------------
[12/05 01:16:14     89s]       (empty table)
[12/05 01:16:14     89s]     -------------------
[12/05 01:16:14     89s]     
[12/05 01:16:14     89s]     Violation diagnostics counts from the 1 nodes that have violations:
[12/05 01:16:14     89s]     
[12/05 01:16:14     89s]     ------------------------------------------------
[12/05 01:16:14     89s]     Cause                                 Occurences
[12/05 01:16:14     89s]     ------------------------------------------------
[12/05 01:16:14     89s]     Sizing not permitted                      1
[12/05 01:16:14     89s]     Cannot buffer as net is dont touch        1
[12/05 01:16:14     89s]     ------------------------------------------------
[12/05 01:16:14     89s]     
[12/05 01:16:14     89s]     PostConditioning Fixing Skew by cell sizing...
[12/05 01:16:14     89s]       Path optimization required 0 stage delay updates 
[12/05 01:16:14     89s]       Resized 0 clock insts to decrease delay.
[12/05 01:16:14     89s]       Fixing short paths with downsize only
[12/05 01:16:14     89s]       Path optimization required 0 stage delay updates 
[12/05 01:16:14     89s]       Resized 0 clock insts to increase delay.
[12/05 01:16:14     89s]       
[12/05 01:16:14     89s]       PRO Statistics: Fix Skew (cell sizing):
[12/05 01:16:14     89s]       =======================================
[12/05 01:16:14     89s]       
[12/05 01:16:14     89s]       Cell changes by Net Type:
[12/05 01:16:14     89s]       
[12/05 01:16:14     89s]       -------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/05 01:16:14     89s]       -------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s]       top                0            0           0            0                    0                0
[12/05 01:16:14     89s]       trunk              0            0           0            0                    0                0
[12/05 01:16:14     89s]       leaf               0            0           0            0                    0                0
[12/05 01:16:14     89s]       -------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s]       Total              0            0           0            0                    0                0
[12/05 01:16:14     89s]       -------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s]       
[12/05 01:16:14     89s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/05 01:16:14     89s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/05 01:16:14     89s]       
[12/05 01:16:14     89s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/05 01:16:14     89s]         cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:14     89s]         misc counts      : r=1, pp=0
[12/05 01:16:14     89s]         cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:14     89s]         cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:14     89s]         sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:14     89s]         wire capacitance : top=0.000pF, trunk=0.319pF, leaf=0.579pF, total=0.898pF
[12/05 01:16:14     89s]         wire lengths     : top=0.000um, trunk=2579.010um, leaf=4123.880um, total=6702.890um
[12/05 01:16:14     89s]         hp wire lengths  : top=0.000um, trunk=2602.480um, leaf=2073.650um, total=4676.130um
[12/05 01:16:14     89s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[12/05 01:16:14     89s]         Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 01:16:14     89s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/05 01:16:14     89s]         Trunk : target=0.222ns count=8 avg=0.157ns sd=0.068ns min=0.000ns max=0.199ns {1 <= 0.133ns, 2 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:14     89s]         Leaf  : target=0.222ns count=5 avg=0.207ns sd=0.005ns min=0.200ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 0 <= 0.200ns, 4 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:14     89s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/05 01:16:14     89s]          Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:14     89s]        Logics: XMD: 1 
[12/05 01:16:14     89s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/05 01:16:14     89s]         skew_group clk/func_mode: insertion delay [min=1.604, max=1.620, avg=1.614, sd=0.003], skew [0.015 vs 0.134], 100% {1.604, 1.620} (wid=0.081 ws=0.014) (gid=1.542 gs=0.006)
[12/05 01:16:14     89s]             min path sink: CORE/map_f_reg_3__3_/CK
[12/05 01:16:14     89s]             max path sink: CORE/tetris_reg_44_/CK
[12/05 01:16:14     89s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/05 01:16:14     89s]         skew_group clk/func_mode: insertion delay [min=1.604, max=1.620, avg=1.614, sd=0.003], skew [0.015 vs 0.134], 100% {1.604, 1.620} (wid=0.081 ws=0.014) (gid=1.542 gs=0.006)
[12/05 01:16:14     89s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 01:16:14     89s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:14     89s]     Reconnecting optimized routes...
[12/05 01:16:14     89s]     Reset timing graph...
[12/05 01:16:14     89s] Ignoring AAE DB Resetting ...
[12/05 01:16:14     89s]     Reset timing graph done.
[12/05 01:16:14     89s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/05 01:16:14     89s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:14     89s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[12/05 01:16:14     89s]     Set dirty flag on 0 instances, 0 nets
[12/05 01:16:14     89s]   PostConditioning done.
[12/05 01:16:14     89s] Net route status summary:
[12/05 01:16:14     89s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=12, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 01:16:14     89s]   Non-clock:  1332 (unrouted=89, trialRouted=1243, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 01:16:14     89s]   Update timing and DAG stats after post-conditioning...
[12/05 01:16:14     89s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:14     89s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/05 01:16:14     89s] End AAE Lib Interpolated Model. (MEM=2426.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:16:14     89s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:14     89s]   Clock DAG stats after post-conditioning:
[12/05 01:16:14     89s]     cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:14     89s]     misc counts      : r=1, pp=0
[12/05 01:16:14     89s]     cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:14     89s]     cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:14     89s]     sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:14     89s]     wire capacitance : top=0.000pF, trunk=0.319pF, leaf=0.579pF, total=0.898pF
[12/05 01:16:14     89s]     wire lengths     : top=0.000um, trunk=2579.010um, leaf=4123.880um, total=6702.890um
[12/05 01:16:14     89s]     hp wire lengths  : top=0.000um, trunk=2602.480um, leaf=2073.650um, total=4676.130um
[12/05 01:16:14     89s]   Clock DAG net violations after post-conditioning:
[12/05 01:16:14     89s]     Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 01:16:14     89s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/05 01:16:14     89s]     Trunk : target=0.222ns count=8 avg=0.157ns sd=0.068ns min=0.000ns max=0.199ns {1 <= 0.133ns, 2 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:14     89s]     Leaf  : target=0.222ns count=5 avg=0.207ns sd=0.005ns min=0.200ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 0 <= 0.200ns, 4 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:14     89s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/05 01:16:14     89s]      Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:14     89s]    Logics: XMD: 1 
[12/05 01:16:14     89s]   Primary reporting skew groups after post-conditioning:
[12/05 01:16:14     89s]     skew_group clk/func_mode: insertion delay [min=1.604, max=1.620, avg=1.614, sd=0.003], skew [0.015 vs 0.134], 100% {1.604, 1.620} (wid=0.081 ws=0.014) (gid=1.542 gs=0.006)
[12/05 01:16:14     89s]         min path sink: CORE/map_f_reg_3__3_/CK
[12/05 01:16:14     89s]         max path sink: CORE/tetris_reg_44_/CK
[12/05 01:16:14     89s]   Skew group summary after post-conditioning:
[12/05 01:16:14     89s]     skew_group clk/func_mode: insertion delay [min=1.604, max=1.620, avg=1.614, sd=0.003], skew [0.015 vs 0.134], 100% {1.604, 1.620} (wid=0.081 ws=0.014) (gid=1.542 gs=0.006)
[12/05 01:16:14     89s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 01:16:14     89s]   Setting CTS place status to fixed for clock tree and sinks.
[12/05 01:16:14     89s]   numClockCells = 14, numClockCellsFixed = 14, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/05 01:16:14     89s]   Post-balance tidy up or trial balance steps...
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   Clock DAG stats at end of CTS:
[12/05 01:16:14     89s]   ==============================
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   --------------------------------------------------------------
[12/05 01:16:14     89s]   Cell type                     Count    Area        Capacitance
[12/05 01:16:14     89s]   --------------------------------------------------------------
[12/05 01:16:14     89s]   Buffers                         0         0.000       0.000
[12/05 01:16:14     89s]   Inverters                      11       434.347       0.498
[12/05 01:16:14     89s]   Integrated Clock Gates          0         0.000       0.000
[12/05 01:16:14     89s]   Non-Integrated Clock Gates      0         0.000       0.000
[12/05 01:16:14     89s]   Clock Logic                     1      8774.314       0.004
[12/05 01:16:14     89s]   All                            12      9208.662       0.502
[12/05 01:16:14     89s]   --------------------------------------------------------------
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   Clock DAG wire lengths at end of CTS:
[12/05 01:16:14     89s]   =====================================
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   --------------------
[12/05 01:16:14     89s]   Type     Wire Length
[12/05 01:16:14     89s]   --------------------
[12/05 01:16:14     89s]   Top          0.000
[12/05 01:16:14     89s]   Trunk     2579.010
[12/05 01:16:14     89s]   Leaf      4123.880
[12/05 01:16:14     89s]   Total     6702.890
[12/05 01:16:14     89s]   --------------------
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   Clock DAG hp wire lengths at end of CTS:
[12/05 01:16:14     89s]   ========================================
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   -----------------------
[12/05 01:16:14     89s]   Type     hp Wire Length
[12/05 01:16:14     89s]   -----------------------
[12/05 01:16:14     89s]   Top            0.000
[12/05 01:16:14     89s]   Trunk       2602.480
[12/05 01:16:14     89s]   Leaf        2073.650
[12/05 01:16:14     89s]   Total       4676.130
[12/05 01:16:14     89s]   -----------------------
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   Clock DAG capacitances at end of CTS:
[12/05 01:16:14     89s]   =====================================
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   --------------------------------
[12/05 01:16:14     89s]   Type     Gate     Wire     Total
[12/05 01:16:14     89s]   --------------------------------
[12/05 01:16:14     89s]   Top      0.000    0.000    0.000
[12/05 01:16:14     89s]   Trunk    0.502    0.319    0.821
[12/05 01:16:14     89s]   Leaf     0.534    0.579    1.113
[12/05 01:16:14     89s]   Total    1.036    0.898    1.934
[12/05 01:16:14     89s]   --------------------------------
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   Clock DAG sink capacitances at end of CTS:
[12/05 01:16:14     89s]   ==========================================
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   --------------------------------------------------------
[12/05 01:16:14     89s]   Count    Total    Average    Std. Dev.    Min      Max
[12/05 01:16:14     89s]   --------------------------------------------------------
[12/05 01:16:14     89s]    258     0.534     0.002       0.000      0.002    0.002
[12/05 01:16:14     89s]   --------------------------------------------------------
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   Clock DAG net violations at end of CTS:
[12/05 01:16:14     89s]   =======================================
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   -----------------------------------------------------------------------------------
[12/05 01:16:14     89s]   Type           Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[12/05 01:16:14     89s]   -----------------------------------------------------------------------------------
[12/05 01:16:14     89s]   Capacitance    pF         1       0.004       0.000      0.004    [0.004]
[12/05 01:16:14     89s]   -----------------------------------------------------------------------------------
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/05 01:16:14     89s]   ====================================================================
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[12/05 01:16:14     89s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s]   Trunk       0.222       8       0.157       0.068      0.000    0.199    {1 <= 0.133ns, 2 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}         -
[12/05 01:16:14     89s]   Leaf        0.222       5       0.207       0.005      0.200    0.213    {0 <= 0.133ns, 0 <= 0.178ns, 0 <= 0.200ns, 4 <= 0.211ns, 1 <= 0.222ns}         -
[12/05 01:16:14     89s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   Clock DAG library cell distribution at end of CTS:
[12/05 01:16:14     89s]   ==================================================
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   ------------------------------------------
[12/05 01:16:14     89s]   Name       Type        Inst     Inst Area 
[12/05 01:16:14     89s]                          Count    (um^2)
[12/05 01:16:14     89s]   ------------------------------------------
[12/05 01:16:14     89s]   INV12CK    inverter      5        249.984
[12/05 01:16:14     89s]   INV8CK     inverter      4        137.491
[12/05 01:16:14     89s]   INV6CK     inverter      1         28.123
[12/05 01:16:14     89s]   INV4CK     inverter      1         18.749
[12/05 01:16:14     89s]   XMD        logic         1       8774.314
[12/05 01:16:14     89s]   ------------------------------------------
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   Primary reporting skew groups summary at end of CTS:
[12/05 01:16:14     89s]   ====================================================
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s]   Half-corner                    Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/05 01:16:14     89s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s]   Delay_Corner_max:setup.late    clk/func_mode    1.604     1.620     0.015       0.134         0.014           0.013           1.614        0.003     100% {1.604, 1.620}
[12/05 01:16:14     89s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   Skew group summary at end of CTS:
[12/05 01:16:14     89s]   =================================
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s]   Half-corner                    Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/05 01:16:14     89s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s]   Delay_Corner_max:setup.late    clk/func_mode    1.604     1.620     0.015       0.134         0.014           0.013           1.614        0.003     100% {1.604, 1.620}
[12/05 01:16:14     89s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   Found a total of 0 clock tree pins with a slew violation.
[12/05 01:16:14     89s]   
[12/05 01:16:14     89s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:14     89s] Synthesizing clock trees done.
[12/05 01:16:14     89s] Tidy Up And Update Timing...
[12/05 01:16:14     89s] External - Set all clocks to propagated mode...
[12/05 01:16:14     89s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[12/05 01:16:14     89s]  * CCOpt property update_io_latency is false
[12/05 01:16:14     89s] 
[12/05 01:16:14     89s] Setting all clocks to propagated mode.
[12/05 01:16:14     89s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 01:16:14     89s] Clock DAG stats after update timingGraph:
[12/05 01:16:14     89s]   cell counts      : b=0, i=11, icg=0, nicg=0, l=1, total=12
[12/05 01:16:14     89s]   misc counts      : r=1, pp=0
[12/05 01:16:14     89s]   cell areas       : b=0.000um^2, i=434.347um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9208.662um^2
[12/05 01:16:14     89s]   cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.502pF
[12/05 01:16:14     89s]   sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 01:16:14     89s]   wire capacitance : top=0.000pF, trunk=0.319pF, leaf=0.579pF, total=0.898pF
[12/05 01:16:14     89s]   wire lengths     : top=0.000um, trunk=2579.010um, leaf=4123.880um, total=6702.890um
[12/05 01:16:14     89s]   hp wire lengths  : top=0.000um, trunk=2602.480um, leaf=2073.650um, total=4676.130um
[12/05 01:16:14     89s] Clock DAG net violations after update timingGraph:
[12/05 01:16:14     89s]   Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 01:16:14     89s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/05 01:16:14     89s]   Trunk : target=0.222ns count=8 avg=0.157ns sd=0.068ns min=0.000ns max=0.199ns {1 <= 0.133ns, 2 <= 0.178ns, 5 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[12/05 01:16:14     89s]   Leaf  : target=0.222ns count=5 avg=0.207ns sd=0.005ns min=0.200ns max=0.213ns {0 <= 0.133ns, 0 <= 0.178ns, 0 <= 0.200ns, 4 <= 0.211ns, 1 <= 0.222ns}
[12/05 01:16:14     89s] Clock DAG library cell distribution after update timingGraph {count}:
[12/05 01:16:14     89s]    Invs: INV12CK: 5 INV8CK: 4 INV6CK: 1 INV4CK: 1 
[12/05 01:16:14     89s]  Logics: XMD: 1 
[12/05 01:16:14     89s] Primary reporting skew groups after update timingGraph:
[12/05 01:16:14     89s]   skew_group clk/func_mode: insertion delay [min=1.604, max=1.620, avg=1.614, sd=0.003], skew [0.015 vs 0.134], 100% {1.604, 1.620} (wid=0.081 ws=0.014) (gid=1.542 gs=0.006)
[12/05 01:16:14     89s]       min path sink: CORE/map_f_reg_3__3_/CK
[12/05 01:16:14     89s]       max path sink: CORE/tetris_reg_44_/CK
[12/05 01:16:14     89s] Skew group summary after update timingGraph:
[12/05 01:16:14     89s]   skew_group clk/func_mode: insertion delay [min=1.604, max=1.620, avg=1.614, sd=0.003], skew [0.015 vs 0.134], 100% {1.604, 1.620} (wid=0.081 ws=0.014) (gid=1.542 gs=0.006)
[12/05 01:16:14     89s] Logging CTS constraint violations...
[12/05 01:16:14     89s]   Clock tree clk has 1 max_capacitance violation.
[12/05 01:16:14     89s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (202.430,2743.860), in power domain auto-default. Achieved capacitance of 0.004pF.
[12/05 01:16:14     89s] Type 'man IMPCCOPT-1033' for more detail.
[12/05 01:16:14     89s] Logging CTS constraint violations done.
[12/05 01:16:14     89s] Tidy Up And Update Timing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 01:16:14     89s] Runtime done. (took cpu=0:00:08.9 real=0:00:09.0)
[12/05 01:16:14     89s] Runtime Report Coverage % = 99.7
[12/05 01:16:14     89s] Runtime Summary
[12/05 01:16:14     89s] ===============
[12/05 01:16:14     89s] Clock Runtime:  (48%) Core CTS           4.31 (Init 1.16, Construction 1.30, Implementation 0.81, eGRPC 0.46, PostConditioning 0.09, Other 0.49)
[12/05 01:16:14     89s] Clock Runtime:  (38%) CTS services       3.45 (RefinePlace 0.17, EarlyGlobalClock 0.44, NanoRoute 2.62, ExtractRC 0.23, TimingAnalysis 0.00)
[12/05 01:16:14     89s] Clock Runtime:  (12%) Other CTS          1.16 (Init 0.38, CongRepair/EGR-DP 0.72, TimingUpdate 0.06, Other 0.00)
[12/05 01:16:14     89s] Clock Runtime: (100%) Total              8.92
[12/05 01:16:14     89s] 
[12/05 01:16:14     89s] 
[12/05 01:16:14     89s] Runtime Summary:
[12/05 01:16:14     89s] ================
[12/05 01:16:14     89s] 
[12/05 01:16:14     89s] --------------------------------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s] wall  % time  children  called  name
[12/05 01:16:14     89s] --------------------------------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s] 8.95  100.00    8.95      0       
[12/05 01:16:14     89s] 8.95  100.00    8.92      1     Runtime
[12/05 01:16:14     89s] 0.05    0.50    0.04      1     CCOpt::Phase::Initialization
[12/05 01:16:14     89s] 0.04    0.50    0.04      1       Check Prerequisites
[12/05 01:16:14     89s] 0.04    0.50    0.00      1         Leaving CCOpt scope - CheckPlace
[12/05 01:16:14     89s] 1.45   16.21    1.40      1     CCOpt::Phase::PreparingToBalance
[12/05 01:16:14     89s] 0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[12/05 01:16:14     89s] 0.33    3.73    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/05 01:16:14     89s] 0.09    0.97    0.08      1       Legalization setup
[12/05 01:16:14     89s] 0.07    0.82    0.00      2         Leaving CCOpt scope - Initializing placement interface
[12/05 01:16:14     89s] 0.00    0.05    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/05 01:16:14     89s] 0.98   10.92    0.00      1       Validating CTS configuration
[12/05 01:16:14     89s] 0.00    0.00    0.00      1         Checking module port directions
[12/05 01:16:14     89s] 0.00    0.06    0.00      1         Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[12/05 01:16:14     89s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[12/05 01:16:14     89s] 0.04    0.47    0.03      1     Preparing To Balance
[12/05 01:16:14     89s] 0.01    0.06    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/05 01:16:14     89s] 0.02    0.23    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/05 01:16:14     89s] 2.28   25.46    2.28      1     CCOpt::Phase::Construction
[12/05 01:16:14     89s] 1.22   13.66    1.22      1       Stage::Clustering
[12/05 01:16:14     89s] 0.31    3.43    0.30      1         Clustering
[12/05 01:16:14     89s] 0.00    0.01    0.00      1           Initialize for clustering
[12/05 01:16:14     89s] 0.17    1.90    0.00      1           Bottom-up phase
[12/05 01:16:14     89s] 0.12    1.39    0.12      1           Legalizing clock trees
[12/05 01:16:14     89s] 0.08    0.94    0.00      1             Leaving CCOpt scope - ClockRefiner
[12/05 01:16:14     89s] 0.00    0.05    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[12/05 01:16:14     89s] 0.02    0.21    0.00      1             Leaving CCOpt scope - Initializing placement interface
[12/05 01:16:14     89s] 0.01    0.11    0.00      1             Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[12/05 01:16:14     89s] 0.91   10.21    0.90      1         CongRepair After Initial Clustering
[12/05 01:16:14     89s] 0.82    9.15    0.77      1           Leaving CCOpt scope - Early Global Route
[12/05 01:16:14     89s] 0.39    4.35    0.00      1             Early Global Route - eGR only step
[12/05 01:16:14     89s] 0.38    4.26    0.00      1             Congestion Repair
[12/05 01:16:14     89s] 0.07    0.81    0.00      1           Leaving CCOpt scope - extractRC
[12/05 01:16:14     89s] 0.01    0.11    0.00      1           Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[12/05 01:16:14     89s] 0.01    0.14    0.01      1       Stage::DRV Fixing
[12/05 01:16:14     89s] 0.01    0.06    0.00      1         Fixing clock tree slew time and max cap violations
[12/05 01:16:14     89s] 0.01    0.08    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[12/05 01:16:14     89s] 1.04   11.65    1.04      1       Stage::Insertion Delay Reduction
[12/05 01:16:14     89s] 0.00    0.03    0.00      1         Removing unnecessary root buffering
[12/05 01:16:14     89s] 0.00    0.03    0.00      1         Removing unconstrained drivers
[12/05 01:16:14     89s] 0.02    0.19    0.00      1         Reducing insertion delay 1
[12/05 01:16:14     89s] 0.44    4.88    0.00      1         Removing longest path buffering
[12/05 01:16:14     89s] 0.58    6.50    0.00      1         Reducing insertion delay 2
[12/05 01:16:14     89s] 0.84    9.41    0.84      1     CCOpt::Phase::Implementation
[12/05 01:16:14     89s] 0.16    1.75    0.16      1       Stage::Reducing Power
[12/05 01:16:14     89s] 0.01    0.10    0.00      1         Improving clock tree routing
[12/05 01:16:14     89s] 0.14    1.58    0.00      1         Reducing clock tree power 1
[12/05 01:16:14     89s] 0.00    0.01    0.00      3           Legalizing clock trees
[12/05 01:16:14     89s] 0.01    0.07    0.00      1         Reducing clock tree power 2
[12/05 01:16:14     89s] 0.10    1.13    0.10      1       Stage::Balancing
[12/05 01:16:14     89s] 0.06    0.71    0.06      1         Approximately balancing fragments step
[12/05 01:16:14     89s] 0.02    0.23    0.00      1           Resolve constraints - Approximately balancing fragments
[12/05 01:16:14     89s] 0.01    0.08    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/05 01:16:14     89s] 0.00    0.05    0.00      1           Moving gates to improve sub-tree skew
[12/05 01:16:14     89s] 0.02    0.27    0.00      1           Approximately balancing fragments bottom up
[12/05 01:16:14     89s] 0.00    0.05    0.00      1           Approximately balancing fragments, wire and cell delays
[12/05 01:16:14     89s] 0.01    0.07    0.00      1         Improving fragments clock skew
[12/05 01:16:14     89s] 0.02    0.18    0.01      1         Approximately balancing step
[12/05 01:16:14     89s] 0.01    0.09    0.00      1           Resolve constraints - Approximately balancing
[12/05 01:16:14     89s] 0.00    0.05    0.00      1           Approximately balancing, wire and cell delays
[12/05 01:16:14     89s] 0.00    0.04    0.00      1         Fixing clock tree overload
[12/05 01:16:14     89s] 0.01    0.07    0.00      1         Approximately balancing paths
[12/05 01:16:14     89s] 0.54    6.05    0.54      1       Stage::Polishing
[12/05 01:16:14     89s] 0.01    0.15    0.01      1         Merging balancing drivers for power
[12/05 01:16:14     89s] 0.01    0.08    0.00      1           Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[12/05 01:16:14     89s] 0.01    0.07    0.00      1         Improving clock skew
[12/05 01:16:14     89s] 0.34    3.75    0.32      1         Moving gates to reduce wire capacitance
[12/05 01:16:14     89s] 0.00    0.05    0.00      2           Artificially removing short and long paths
[12/05 01:16:14     89s] 0.02    0.23    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/05 01:16:14     89s] 0.00    0.03    0.00      1             Legalizing clock trees
[12/05 01:16:14     89s] 0.13    1.45    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/05 01:16:14     89s] 0.00    0.03    0.00      1             Legalizing clock trees
[12/05 01:16:14     89s] 0.03    0.38    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/05 01:16:14     89s] 0.00    0.03    0.00      1             Legalizing clock trees
[12/05 01:16:14     89s] 0.13    1.50    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/05 01:16:14     89s] 0.00    0.03    0.00      1             Legalizing clock trees
[12/05 01:16:14     89s] 0.04    0.40    0.00      1         Reducing clock tree power 3
[12/05 01:16:14     89s] 0.00    0.02    0.00      1           Artificially removing short and long paths
[12/05 01:16:14     89s] 0.00    0.00    0.00      1           Legalizing clock trees
[12/05 01:16:14     89s] 0.01    0.07    0.00      1         Improving insertion delay
[12/05 01:16:14     89s] 0.14    1.61    0.13      1         Wire Opt OverFix
[12/05 01:16:14     89s] 0.12    1.31    0.11      1           Wire Reduction extra effort
[12/05 01:16:14     89s] 0.00    0.02    0.00      1             Artificially removing short and long paths
[12/05 01:16:14     89s] 0.00    0.01    0.00      1             Global shorten wires A0
[12/05 01:16:14     89s] 0.09    0.96    0.00      2             Move For Wirelength - core
[12/05 01:16:14     89s] 0.01    0.06    0.00      1             Global shorten wires A1
[12/05 01:16:14     89s] 0.01    0.09    0.00      1             Global shorten wires B
[12/05 01:16:14     89s] 0.01    0.09    0.00      1             Move For Wirelength - branch
[12/05 01:16:14     89s] 0.01    0.11    0.01      1           Optimizing orientation
[12/05 01:16:14     89s] 0.01    0.11    0.00      1             FlipOpt
[12/05 01:16:14     89s] 0.04    0.47    0.04      1       Stage::Updating netlist
[12/05 01:16:14     89s] 0.01    0.07    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/05 01:16:14     89s] 0.03    0.35    0.00      1         Leaving CCOpt scope - ClockRefiner
[12/05 01:16:14     89s] 0.60    6.68    0.57      1     CCOpt::Phase::eGRPC
[12/05 01:16:14     89s] 0.37    4.16    0.37      1       Leaving CCOpt scope - Routing Tools
[12/05 01:16:14     89s] 0.37    4.09    0.00      1         Early Global Route - eGR only step
[12/05 01:16:14     89s] 0.09    0.97    0.00      1       Leaving CCOpt scope - extractRC
[12/05 01:16:14     89s] 0.02    0.23    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/05 01:16:14     89s] 0.01    0.09    0.01      1       Reset bufferability constraints
[12/05 01:16:14     89s] 0.01    0.09    0.00      1         Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[12/05 01:16:14     89s] 0.01    0.08    0.00      1       eGRPC Moving buffers
[12/05 01:16:14     89s] 0.00    0.02    0.00      1         Violation analysis
[12/05 01:16:14     89s] 0.01    0.10    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/05 01:16:14     89s] 0.00    0.01    0.00      1         Artificially removing long paths
[12/05 01:16:14     89s] 0.01    0.08    0.00      1       eGRPC Fixing DRVs
[12/05 01:16:14     89s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[12/05 01:16:14     89s] 0.00    0.01    0.00      1       Violation analysis
[12/05 01:16:14     89s] 0.01    0.06    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/05 01:16:14     89s] 0.05    0.58    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/05 01:16:14     89s] 3.50   39.08    3.49      1     CCOpt::Phase::Routing
[12/05 01:16:14     89s] 3.40   38.04    3.34      1       Leaving CCOpt scope - Routing Tools
[12/05 01:16:14     89s] 0.38    4.25    0.00      1         Early Global Route - eGR->Nr High Frequency step
[12/05 01:16:14     89s] 2.62   29.25    0.00      1         NanoRoute
[12/05 01:16:14     89s] 0.34    3.79    0.00      1         Route Remaining Unrouted Nets
[12/05 01:16:14     89s] 0.07    0.81    0.00      1       Leaving CCOpt scope - extractRC
[12/05 01:16:14     89s] 0.01    0.11    0.00      1       Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[12/05 01:16:14     89s] 0.09    1.05    0.08      1     CCOpt::Phase::PostConditioning
[12/05 01:16:14     89s] 0.03    0.34    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/05 01:16:14     89s] 0.00    0.00    0.00      1       Reset bufferability constraints
[12/05 01:16:14     89s] 0.01    0.10    0.00      1       PostConditioning Upsizing To Fix DRVs
[12/05 01:16:14     89s] 0.01    0.11    0.00      1       Recomputing CTS skew targets
[12/05 01:16:14     89s] 0.01    0.08    0.00      1       PostConditioning Fixing DRVs
[12/05 01:16:14     89s] 0.01    0.07    0.00      1       Buffering to fix DRVs
[12/05 01:16:14     89s] 0.01    0.08    0.00      1       PostConditioning Fixing Skew by cell sizing
[12/05 01:16:14     89s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[12/05 01:16:14     89s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[12/05 01:16:14     89s] 0.01    0.10    0.00      1       Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[12/05 01:16:14     89s] 0.01    0.09    0.00      1     Post-balance tidy up or trial balance steps
[12/05 01:16:14     89s] 0.07    0.74    0.06      1     Tidy Up And Update Timing
[12/05 01:16:14     89s] 0.06    0.65    0.00      1       External - Set all clocks to propagated mode
[12/05 01:16:14     89s] --------------------------------------------------------------------------------------------------------------------------
[12/05 01:16:14     89s] 
[12/05 01:16:14     89s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/05 01:16:14     89s] Leaving CCOpt scope - Cleaning up placement interface...
[12/05 01:16:14     89s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2436.5M
[12/05 01:16:14     89s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.008, MEM:2367.5M
[12/05 01:16:14     89s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 01:16:14     89s] Synthesizing clock trees with CCOpt done.
[12/05 01:16:14     89s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/05 01:16:14     89s] Type 'man IMPSP-9025' for more detail.
[12/05 01:16:14     89s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1614.7M, totSessionCpu=0:01:29 **
[12/05 01:16:14     89s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/05 01:16:14     89s] Need call spDPlaceInit before registerPrioInstLoc.
[12/05 01:16:14     89s] *** InitOpt #1 [begin] : totSession cpu/real = 0:01:29.4/0:15:11.3 (0.1), mem = 2367.5M
[12/05 01:16:14     89s] GigaOpt running with 1 threads.
[12/05 01:16:14     89s] Info: 1 threads available for lower-level modules during optimization.
[12/05 01:16:14     89s] OPERPROF: Starting DPlace-Init at level 1, MEM:2367.5M
[12/05 01:16:14     89s] z: 2, totalTracks: 1
[12/05 01:16:14     89s] z: 4, totalTracks: 1
[12/05 01:16:14     89s] z: 6, totalTracks: 1
[12/05 01:16:14     89s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/05 01:16:14     89s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2367.5M
[12/05 01:16:14     89s] OPERPROF:     Starting CMU at level 3, MEM:2367.5M
[12/05 01:16:14     89s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2367.5M
[12/05 01:16:14     89s] 
[12/05 01:16:14     89s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 01:16:14     89s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2367.5M
[12/05 01:16:14     89s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2367.5M
[12/05 01:16:14     89s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2367.5M
[12/05 01:16:14     89s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2367.5MB).
[12/05 01:16:14     89s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2367.5M
[12/05 01:16:14     89s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2367.5M
[12/05 01:16:14     89s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2367.5M
[12/05 01:16:14     89s] 
[12/05 01:16:14     89s] Creating Lib Analyzer ...
[12/05 01:16:14     89s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/05 01:16:14     89s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/05 01:16:14     89s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/05 01:16:14     89s] 
[12/05 01:16:14     89s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 01:16:16     90s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:31 mem=2389.5M
[12/05 01:16:16     90s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:31 mem=2389.5M
[12/05 01:16:16     90s] Creating Lib Analyzer, finished. 
[12/05 01:16:16     90s] Effort level <high> specified for reg2reg path_group
[12/05 01:16:16     90s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[12/05 01:16:16     90s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[12/05 01:16:16     90s] 			Cell ZMA2GSD is dont_touch but not dont_use
[12/05 01:16:16     90s] 			Cell ZMA2GSD is dont_touch but not dont_use
[12/05 01:16:16     90s] 			Cell ZMA2GSC is dont_touch but not dont_use
[12/05 01:16:16     90s] 			Cell ZMA2GSC is dont_touch but not dont_use
[12/05 01:16:16     90s] 			Cell YA2GSD is dont_touch but not dont_use
[12/05 01:16:16     90s] 			Cell YA2GSD is dont_touch but not dont_use
[12/05 01:16:16     90s] 			Cell YA2GSC is dont_touch but not dont_use
[12/05 01:16:16     90s] 			Cell YA2GSC is dont_touch but not dont_use
[12/05 01:16:16     90s] 			Cell XMD is dont_touch but not dont_use
[12/05 01:16:16     90s] 			Cell XMD is dont_touch but not dont_use
[12/05 01:16:16     90s] 			Cell XMC is dont_touch but not dont_use
[12/05 01:16:16     90s] 			Cell XMC is dont_touch but not dont_use
[12/05 01:16:16     90s] 			Cell PUI is dont_touch but not dont_use
[12/05 01:16:16     90s] 			Cell PUI is dont_touch but not dont_use
[12/05 01:16:16     90s] 			Cell PDIX is dont_touch but not dont_use
[12/05 01:16:16     90s] 			Cell PDIX is dont_touch but not dont_use
[12/05 01:16:16     90s] 			Cell PDI is dont_touch but not dont_use
[12/05 01:16:16     90s] 			Cell PDI is dont_touch but not dont_use
[12/05 01:16:16     90s] 			Cell BHD1 is dont_touch but not dont_use
[12/05 01:16:16     90s] 			Cell BHD1 is dont_touch but not dont_use
[12/05 01:16:16     90s] 	...
[12/05 01:16:16     90s] 	Reporting only the 20 first cells found...
[12/05 01:16:16     90s] 
[12/05 01:16:16     90s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1621.7M, totSessionCpu=0:01:31 **
[12/05 01:16:16     90s] *** optDesign -postCTS ***
[12/05 01:16:16     90s] DRC Margin: user margin 0.0; extra margin 0.2
[12/05 01:16:16     90s] Hold Target Slack: user slack 0
[12/05 01:16:16     90s] Setup Target Slack: user slack 0; extra slack 0.0
[12/05 01:16:16     90s] setUsefulSkewMode -ecoRoute false
[12/05 01:16:16     90s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/05 01:16:16     90s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2391.5M
[12/05 01:16:16     90s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.017, MEM:2391.5M
[12/05 01:16:16     90s] 
[12/05 01:16:16     90s] TimeStamp Deleting Cell Server Begin ...
[12/05 01:16:16     90s] Deleting Lib Analyzer.
[12/05 01:16:16     90s] 
[12/05 01:16:16     90s] TimeStamp Deleting Cell Server End ...
[12/05 01:16:16     90s] Multi-VT timing optimization disabled based on library information.
[12/05 01:16:16     90s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/05 01:16:16     90s] 
[12/05 01:16:16     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/05 01:16:16     90s] Summary for sequential cells identification: 
[12/05 01:16:16     90s]   Identified SBFF number: 42
[12/05 01:16:16     90s]   Identified MBFF number: 0
[12/05 01:16:16     90s]   Identified SB Latch number: 0
[12/05 01:16:16     90s]   Identified MB Latch number: 0
[12/05 01:16:16     90s]   Not identified SBFF number: 10
[12/05 01:16:16     90s]   Not identified MBFF number: 0
[12/05 01:16:16     90s]   Not identified SB Latch number: 0
[12/05 01:16:16     90s]   Not identified MB Latch number: 0
[12/05 01:16:16     90s]   Number of sequential cells which are not FFs: 27
[12/05 01:16:16     90s]  Visiting view : av_func_mode_max
[12/05 01:16:16     90s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/05 01:16:16     90s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/05 01:16:16     90s]  Visiting view : av_func_mode_min
[12/05 01:16:16     90s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[12/05 01:16:16     90s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[12/05 01:16:16     90s] TLC MultiMap info (StdDelay):
[12/05 01:16:16     90s]   : Delay_Corner_min + lib_min + 1 + no RcCorner := 20.6ps
[12/05 01:16:16     90s]   : Delay_Corner_min + lib_min + 1 + RC_Corner := 22.5ps
[12/05 01:16:16     90s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/05 01:16:16     90s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/05 01:16:16     90s]  Setting StdDelay to: 53.6ps
[12/05 01:16:16     90s] 
[12/05 01:16:16     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/05 01:16:16     90s] 
[12/05 01:16:16     90s] TimeStamp Deleting Cell Server Begin ...
[12/05 01:16:16     90s] 
[12/05 01:16:16     90s] TimeStamp Deleting Cell Server End ...
[12/05 01:16:16     90s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2391.5M
[12/05 01:16:16     90s] All LLGs are deleted
[12/05 01:16:16     90s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2391.5M
[12/05 01:16:16     90s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2391.5M
[12/05 01:16:16     90s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2385.5M
[12/05 01:16:16     90s] Start to check current routing status for nets...
[12/05 01:16:16     90s] All nets are already routed correctly.
[12/05 01:16:16     90s] End to check current routing status for nets (mem=2385.5M)
[12/05 01:16:16     90s] 
[12/05 01:16:16     90s] Creating Lib Analyzer ...
[12/05 01:16:16     90s] 
[12/05 01:16:16     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/05 01:16:16     90s] Summary for sequential cells identification: 
[12/05 01:16:16     90s]   Identified SBFF number: 42
[12/05 01:16:16     90s]   Identified MBFF number: 0
[12/05 01:16:16     90s]   Identified SB Latch number: 0
[12/05 01:16:16     90s]   Identified MB Latch number: 0
[12/05 01:16:16     90s]   Not identified SBFF number: 10
[12/05 01:16:16     90s]   Not identified MBFF number: 0
[12/05 01:16:16     90s]   Not identified SB Latch number: 0
[12/05 01:16:16     90s]   Not identified MB Latch number: 0
[12/05 01:16:16     90s]   Number of sequential cells which are not FFs: 27
[12/05 01:16:16     90s]  Visiting view : av_func_mode_max
[12/05 01:16:16     90s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/05 01:16:16     90s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/05 01:16:16     90s]  Visiting view : av_func_mode_min
[12/05 01:16:16     90s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[12/05 01:16:16     90s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[12/05 01:16:16     90s] TLC MultiMap info (StdDelay):
[12/05 01:16:16     90s]   : Delay_Corner_min + lib_min + 1 + no RcCorner := 20.6ps
[12/05 01:16:16     90s]   : Delay_Corner_min + lib_min + 1 + RC_Corner := 22.5ps
[12/05 01:16:16     90s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/05 01:16:16     90s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/05 01:16:16     90s]  Setting StdDelay to: 53.6ps
[12/05 01:16:16     90s] 
[12/05 01:16:16     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/05 01:16:16     90s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/05 01:16:16     90s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/05 01:16:16     90s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/05 01:16:16     90s] 
[12/05 01:16:16     91s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 01:16:17     92s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:32 mem=2391.5M
[12/05 01:16:17     92s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:32 mem=2391.5M
[12/05 01:16:17     92s] Creating Lib Analyzer, finished. 
[12/05 01:16:17     92s] ### Creating TopoMgr, started
[12/05 01:16:17     92s] ### Creating TopoMgr, finished
[12/05 01:16:17     92s] 
[12/05 01:16:17     92s] Footprint cell information for calculating maxBufDist
[12/05 01:16:17     92s] *info: There are 14 candidate Buffer cells
[12/05 01:16:17     92s] *info: There are 14 candidate Inverter cells
[12/05 01:16:17     92s] 
[12/05 01:16:17     92s] #optDebug: Start CG creation (mem=2401.1M)
[12/05 01:16:17     92s]  ...initializing CG  maxDriveDist 2480.013000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 248.001000 
[12/05 01:16:17     92s] (cpu=0:00:00.1, mem=2508.9M)
[12/05 01:16:17     92s]  ...processing cgPrt (cpu=0:00:00.1, mem=2508.9M)
[12/05 01:16:17     92s]  ...processing cgEgp (cpu=0:00:00.1, mem=2508.9M)
[12/05 01:16:17     92s]  ...processing cgPbk (cpu=0:00:00.1, mem=2508.9M)
[12/05 01:16:17     92s]  ...processing cgNrb(cpu=0:00:00.1, mem=2508.9M)
[12/05 01:16:17     92s]  ...processing cgObs (cpu=0:00:00.1, mem=2508.9M)
[12/05 01:16:17     92s]  ...processing cgCon (cpu=0:00:00.1, mem=2508.9M)
[12/05 01:16:17     92s]  ...processing cgPdm (cpu=0:00:00.1, mem=2508.9M)
[12/05 01:16:17     92s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2508.9M)
[12/05 01:16:17     92s] Compute RC Scale Done ...
[12/05 01:16:17     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2499.3M
[12/05 01:16:17     92s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2499.3M
[12/05 01:16:17     92s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2499.3M
[12/05 01:16:17     92s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2499.3M
[12/05 01:16:17     92s] Fast DP-INIT is on for default
[12/05 01:16:17     92s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:2499.3M
[12/05 01:16:17     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.026, MEM:2499.3M
[12/05 01:16:17     92s] Starting delay calculation for Setup views
[12/05 01:16:17     92s] #################################################################################
[12/05 01:16:17     92s] # Design Stage: PreRoute
[12/05 01:16:17     92s] # Design Name: CHIP
[12/05 01:16:17     92s] # Design Mode: 180nm
[12/05 01:16:17     92s] # Analysis Mode: MMMC Non-OCV 
[12/05 01:16:17     92s] # Parasitics Mode: No SPEF/RCDB 
[12/05 01:16:17     92s] # Signoff Settings: SI Off 
[12/05 01:16:17     92s] #################################################################################
[12/05 01:16:17     92s] Calculate delays in BcWc mode...
[12/05 01:16:17     92s] Topological Sorting (REAL = 0:00:00.0, MEM = 2499.3M, InitMEM = 2499.3M)
[12/05 01:16:17     92s] Start delay calculation (fullDC) (1 T). (MEM=2499.32)
[12/05 01:16:17     92s] End AAE Lib Interpolated Model. (MEM=2510.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:16:18     92s] Total number of fetched objects 1358
[12/05 01:16:18     92s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:16:18     92s] End delay calculation. (MEM=2471.57 CPU=0:00:00.2 REAL=0:00:00.0)
[12/05 01:16:18     92s] End delay calculation (fullDC). (MEM=2471.57 CPU=0:00:00.3 REAL=0:00:01.0)
[12/05 01:16:18     92s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 2471.6M) ***
[12/05 01:16:18     92s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:33 mem=2471.6M)
[12/05 01:16:18     92s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.855  | 31.178  | 13.855  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   595   |   247   |   366   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.034   |      6 (6)       |
|   max_tran     |     3 (120)      |   -0.058   |     3 (120)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.748%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1695.6M, totSessionCpu=0:01:33 **
[12/05 01:16:18     92s] *** InitOpt #1 [finish] : cpu/real = 0:00:03.6/0:00:03.6 (1.0), totSession cpu/real = 0:01:33.0/0:15:14.9 (0.1), mem = 2434.8M
[12/05 01:16:18     92s] 
[12/05 01:16:18     92s] =============================================================================================
[12/05 01:16:18     92s]  Step TAT Report for InitOpt #1                                                 20.15-s105_1
[12/05 01:16:18     92s] =============================================================================================
[12/05 01:16:18     92s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 01:16:18     92s] ---------------------------------------------------------------------------------------------
[12/05 01:16:18     92s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:18     92s] [ TimingUpdate           ]      1   0:00:00.0  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[12/05 01:16:18     92s] [ FullDelayCalc          ]      1   0:00:00.3  (   9.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/05 01:16:18     92s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/05 01:16:18     92s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[12/05 01:16:18     92s] [ DrvReport              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.3
[12/05 01:16:18     92s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[12/05 01:16:18     92s] [ LibAnalyzerInit        ]      2   0:00:02.6  (  72.7 % )     0:00:02.6 /  0:00:02.6    1.0
[12/05 01:16:18     92s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:18     92s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   7.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/05 01:16:18     92s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:18     92s] [ MISC                   ]          0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/05 01:16:18     92s] ---------------------------------------------------------------------------------------------
[12/05 01:16:18     92s]  InitOpt #1 TOTAL                   0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:03.6    1.0
[12/05 01:16:18     92s] ---------------------------------------------------------------------------------------------
[12/05 01:16:18     92s] 
[12/05 01:16:18     92s] ** INFO : this run is activating low effort ccoptDesign flow
[12/05 01:16:18     92s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/05 01:16:18     92s] ### Creating PhyDesignMc. totSessionCpu=0:01:33 mem=2434.8M
[12/05 01:16:18     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:2434.8M
[12/05 01:16:18     92s] z: 2, totalTracks: 1
[12/05 01:16:18     92s] z: 4, totalTracks: 1
[12/05 01:16:18     92s] z: 6, totalTracks: 1
[12/05 01:16:18     92s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/05 01:16:18     92s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2434.8M
[12/05 01:16:18     92s] 
[12/05 01:16:18     92s] Skipping Bad Lib Cell Checking (CMU) !
[12/05 01:16:18     92s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2434.8M
[12/05 01:16:18     92s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2434.8M
[12/05 01:16:18     92s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2434.8M
[12/05 01:16:18     92s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2434.8MB).
[12/05 01:16:18     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2434.8M
[12/05 01:16:18     92s] TotalInstCnt at PhyDesignMc Initialization: 1,237
[12/05 01:16:18     92s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:33 mem=2434.8M
[12/05 01:16:18     92s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2434.8M
[12/05 01:16:18     92s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2434.8M
[12/05 01:16:18     92s] TotalInstCnt at PhyDesignMc Destruction: 1,237
[12/05 01:16:18     93s] #optDebug: fT-E <X 2 0 0 1>
[12/05 01:16:18     93s] -congRepairInPostCTS false                 # bool, default=false, private
[12/05 01:16:18     93s] *** Starting optimizing excluded clock nets MEM= 2434.8M) ***
[12/05 01:16:18     93s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2434.8M) ***
[12/05 01:16:18     93s] *** Starting optimizing excluded clock nets MEM= 2434.8M) ***
[12/05 01:16:18     93s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2434.8M) ***
[12/05 01:16:18     93s] Info: Done creating the CCOpt slew target map.
[12/05 01:16:18     93s] Begin: GigaOpt high fanout net optimization
[12/05 01:16:18     93s] GigaOpt HFN: use maxLocalDensity 1.2
[12/05 01:16:18     93s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/05 01:16:18     93s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:01:33.0/0:15:15.0 (0.1), mem = 2434.8M
[12/05 01:16:18     93s] Info: 79 top-level, potential tri-state nets excluded from IPO operation.
[12/05 01:16:18     93s] Info: 88 io nets excluded
[12/05 01:16:18     93s] Info: 12 nets with fixed/cover wires excluded.
[12/05 01:16:18     93s] Info: 13 clock nets excluded from IPO operation.
[12/05 01:16:18     93s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.126035.1
[12/05 01:16:18     93s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/05 01:16:18     93s] ### Creating PhyDesignMc. totSessionCpu=0:01:33 mem=2434.8M
[12/05 01:16:18     93s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/05 01:16:18     93s] OPERPROF: Starting DPlace-Init at level 1, MEM:2434.8M
[12/05 01:16:18     93s] z: 2, totalTracks: 1
[12/05 01:16:18     93s] z: 4, totalTracks: 1
[12/05 01:16:18     93s] z: 6, totalTracks: 1
[12/05 01:16:18     93s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/05 01:16:18     93s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2434.8M
[12/05 01:16:18     93s] 
[12/05 01:16:18     93s] Skipping Bad Lib Cell Checking (CMU) !
[12/05 01:16:18     93s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2434.8M
[12/05 01:16:18     93s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2434.8M
[12/05 01:16:18     93s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2434.8M
[12/05 01:16:18     93s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2434.8MB).
[12/05 01:16:18     93s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2434.8M
[12/05 01:16:18     93s] TotalInstCnt at PhyDesignMc Initialization: 1,237
[12/05 01:16:18     93s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:33 mem=2434.8M
[12/05 01:16:18     93s] ### Creating RouteCongInterface, started
[12/05 01:16:18     93s] ### Creating LA Mngr. totSessionCpu=0:01:33 mem=2434.8M
[12/05 01:16:18     93s] ### Creating LA Mngr, finished. totSessionCpu=0:01:33 mem=2434.8M
[12/05 01:16:18     93s] 
[12/05 01:16:18     93s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/05 01:16:18     93s] 
[12/05 01:16:18     93s] #optDebug: {0, 1.000}
[12/05 01:16:18     93s] ### Creating RouteCongInterface, finished
[12/05 01:16:18     93s] {MG  {5 0 36.6 0.684102} }
[12/05 01:16:18     93s] ### Creating LA Mngr. totSessionCpu=0:01:33 mem=2434.8M
[12/05 01:16:18     93s] ### Creating LA Mngr, finished. totSessionCpu=0:01:33 mem=2434.8M
[12/05 01:16:18     93s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/05 01:16:18     93s] Total-nets :: 1343, Stn-nets :: 88, ratio :: 6.55249 %
[12/05 01:16:18     93s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2434.8M
[12/05 01:16:18     93s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2434.8M
[12/05 01:16:18     93s] TotalInstCnt at PhyDesignMc Destruction: 1,237
[12/05 01:16:18     93s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.126035.1
[12/05 01:16:18     93s] *** DrvOpt #1 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:33.3/0:15:15.3 (0.1), mem = 2434.8M
[12/05 01:16:18     93s] 
[12/05 01:16:18     93s] =============================================================================================
[12/05 01:16:18     93s]  Step TAT Report for DrvOpt #1                                                  20.15-s105_1
[12/05 01:16:18     93s] =============================================================================================
[12/05 01:16:18     93s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 01:16:18     93s] ---------------------------------------------------------------------------------------------
[12/05 01:16:18     93s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:18     93s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  16.7 % )     0:00:00.1 /  0:00:00.0    0.9
[12/05 01:16:18     93s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  11.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/05 01:16:18     93s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:18     93s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:18     93s] [ MISC                   ]          0:00:00.2  (  72.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/05 01:16:18     93s] ---------------------------------------------------------------------------------------------
[12/05 01:16:18     93s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/05 01:16:18     93s] ---------------------------------------------------------------------------------------------
[12/05 01:16:18     93s] 
[12/05 01:16:18     93s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/05 01:16:18     93s] End: GigaOpt high fanout net optimization
[12/05 01:16:18     93s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/05 01:16:18     93s] Deleting Lib Analyzer.
[12/05 01:16:18     93s] Begin: GigaOpt DRV Optimization
[12/05 01:16:18     93s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[12/05 01:16:18     93s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:01:33.4/0:15:15.4 (0.1), mem = 2450.8M
[12/05 01:16:18     93s] Info: 79 top-level, potential tri-state nets excluded from IPO operation.
[12/05 01:16:18     93s] Info: 88 io nets excluded
[12/05 01:16:18     93s] Info: 12 nets with fixed/cover wires excluded.
[12/05 01:16:18     93s] Info: 13 clock nets excluded from IPO operation.
[12/05 01:16:18     93s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.126035.2
[12/05 01:16:18     93s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/05 01:16:18     93s] ### Creating PhyDesignMc. totSessionCpu=0:01:33 mem=2450.8M
[12/05 01:16:18     93s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/05 01:16:18     93s] OPERPROF: Starting DPlace-Init at level 1, MEM:2450.8M
[12/05 01:16:18     93s] z: 2, totalTracks: 1
[12/05 01:16:18     93s] z: 4, totalTracks: 1
[12/05 01:16:18     93s] z: 6, totalTracks: 1
[12/05 01:16:18     93s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/05 01:16:18     93s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2450.8M
[12/05 01:16:18     93s] 
[12/05 01:16:18     93s] Skipping Bad Lib Cell Checking (CMU) !
[12/05 01:16:18     93s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2450.8M
[12/05 01:16:18     93s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2450.8M
[12/05 01:16:18     93s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2450.8M
[12/05 01:16:18     93s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2450.8MB).
[12/05 01:16:18     93s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2450.8M
[12/05 01:16:18     93s] TotalInstCnt at PhyDesignMc Initialization: 1,237
[12/05 01:16:18     93s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:33 mem=2450.8M
[12/05 01:16:18     93s] ### Creating RouteCongInterface, started
[12/05 01:16:18     93s] 
[12/05 01:16:18     93s] Creating Lib Analyzer ...
[12/05 01:16:18     93s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/05 01:16:18     93s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/05 01:16:18     93s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/05 01:16:18     93s] 
[12/05 01:16:18     93s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 01:16:20     94s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:35 mem=2450.8M
[12/05 01:16:20     94s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:35 mem=2450.8M
[12/05 01:16:20     94s] Creating Lib Analyzer, finished. 
[12/05 01:16:20     94s] 
[12/05 01:16:20     94s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/05 01:16:20     94s] 
[12/05 01:16:20     94s] #optDebug: {0, 1.000}
[12/05 01:16:20     94s] ### Creating RouteCongInterface, finished
[12/05 01:16:20     94s] {MG  {5 0 36.6 0.684102} }
[12/05 01:16:20     94s] ### Creating LA Mngr. totSessionCpu=0:01:35 mem=2450.8M
[12/05 01:16:20     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:35 mem=2450.8M
[12/05 01:16:20     94s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2469.9M
[12/05 01:16:20     94s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2469.9M
[12/05 01:16:20     94s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/05 01:16:20     94s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/05 01:16:20     94s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/05 01:16:20     94s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/05 01:16:20     94s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/05 01:16:20     94s] Info: violation cost 65.358383 (cap = 2.581889, tran = 62.776493, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/05 01:16:20     94s] |    91|   429|    -0.67|    15|    15|    -0.12|     0|     0|     0|     0|    13.86|     0.00|       0|       0|       0|  0.75%|          |         |
[12/05 01:16:20     95s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/05 01:16:20     95s] |    79|    79|    -0.41|     0|     0|     0.00|     0|     0|     0|     0|    13.86|     0.00|       0|       0|      15|  0.75%| 0:00:00.0|  2538.2M|
[12/05 01:16:20     95s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/05 01:16:20     95s] |    79|    79|    -0.41|     0|     0|     0.00|     0|     0|     0|     0|    13.86|     0.00|       0|       0|       0|  0.75%| 0:00:00.0|  2538.2M|
[12/05 01:16:20     95s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/05 01:16:20     95s] 
[12/05 01:16:20     95s] ###############################################################################
[12/05 01:16:20     95s] #
[12/05 01:16:20     95s] #  Large fanout net report:  
[12/05 01:16:20     95s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/05 01:16:20     95s] #     - current density: 0.75
[12/05 01:16:20     95s] #
[12/05 01:16:20     95s] #  List of high fanout nets:
[12/05 01:16:20     95s] #
[12/05 01:16:20     95s] ###############################################################################
[12/05 01:16:20     95s] Bottom Preferred Layer:
[12/05 01:16:20     95s] +---------------+------------+----------+
[12/05 01:16:20     95s] |     Layer     |    CLK     |   Rule   |
[12/05 01:16:20     95s] +---------------+------------+----------+
[12/05 01:16:20     95s] | metal3 (z=3)  |         13 | default  |
[12/05 01:16:20     95s] +---------------+------------+----------+
[12/05 01:16:20     95s] Via Pillar Rule:
[12/05 01:16:20     95s]     None
[12/05 01:16:20     95s] 
[12/05 01:16:20     95s] 
[12/05 01:16:20     95s] =======================================================================
[12/05 01:16:20     95s]                 Reasons for remaining drv violations
[12/05 01:16:20     95s] =======================================================================
[12/05 01:16:20     95s] *info: Total 79 net(s) have violations which can't be fixed by DRV optimization.
[12/05 01:16:20     95s] 
[12/05 01:16:20     95s] MultiBuffering failure reasons
[12/05 01:16:20     95s] ------------------------------------------------
[12/05 01:16:20     95s] *info:    79 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/05 01:16:20     95s] 
[12/05 01:16:20     95s] 
[12/05 01:16:20     95s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2538.2M) ***
[12/05 01:16:20     95s] 
[12/05 01:16:20     95s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2538.2M
[12/05 01:16:20     95s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2521.2M
[12/05 01:16:20     95s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2521.2M
[12/05 01:16:20     95s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2521.2M
[12/05 01:16:20     95s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2521.2M
[12/05 01:16:20     95s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:2521.2M
[12/05 01:16:20     95s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2521.2M
[12/05 01:16:20     95s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2521.2M
[12/05 01:16:20     95s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2521.2M
[12/05 01:16:20     95s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2521.2M
[12/05 01:16:20     95s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.022, MEM:2521.2M
[12/05 01:16:20     95s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.022, MEM:2521.2M
[12/05 01:16:20     95s] TDRefine: refinePlace mode is spiral
[12/05 01:16:20     95s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.126035.5
[12/05 01:16:20     95s] OPERPROF: Starting RefinePlace at level 1, MEM:2521.2M
[12/05 01:16:20     95s] *** Starting refinePlace (0:01:35 mem=2521.2M) ***
[12/05 01:16:20     95s] Total net bbox length = 2.050e+05 (1.017e+05 1.033e+05) (ext = 1.374e+05)
[12/05 01:16:20     95s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 01:16:20     95s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2521.2M
[12/05 01:16:20     95s] Starting refinePlace ...
[12/05 01:16:20     95s] One DDP V2 for no tweak run.
[12/05 01:16:20     95s]   Spread Effort: high, standalone mode, useDDP on.
[12/05 01:16:20     95s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2521.2MB) @(0:01:35 - 0:01:35).
[12/05 01:16:20     95s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 01:16:20     95s] wireLenOptFixPriorityInst 258 inst fixed
[12/05 01:16:20     95s] 
[12/05 01:16:20     95s] Running Spiral with 1 thread in Normal Mode  fetchWidth=484 
[12/05 01:16:20     95s] Move report: legalization moves 1 insts, mean move: 4.34 um, max move: 4.34 um spiral
[12/05 01:16:20     95s] 	Max move on inst (CORE/U1570): (1576.66, 1712.48) --> (1572.32, 1712.48)
[12/05 01:16:20     95s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2521.2MB) @(0:01:35 - 0:01:35).
[12/05 01:16:20     95s] Move report: Detail placement moves 1 insts, mean move: 4.34 um, max move: 4.34 um 
[12/05 01:16:20     95s] 	Max move on inst (CORE/U1570): (1576.66, 1712.48) --> (1572.32, 1712.48)
[12/05 01:16:20     95s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2521.2MB
[12/05 01:16:20     95s] Statistics of distance of Instance movement in refine placement:
[12/05 01:16:20     95s]   maximum (X+Y) =         4.34 um
[12/05 01:16:20     95s]   inst (CORE/U1570) with max move: (1576.66, 1712.48) -> (1572.32, 1712.48)
[12/05 01:16:20     95s]   mean    (X+Y) =         4.34 um
[12/05 01:16:20     95s] Summary Report:
[12/05 01:16:20     95s] Instances move: 1 (out of 1226 movable)
[12/05 01:16:20     95s] Instances flipped: 0
[12/05 01:16:20     95s] Mean displacement: 4.34 um
[12/05 01:16:20     95s] Max displacement: 4.34 um (Instance: CORE/U1570) (1576.66, 1712.48) -> (1572.32, 1712.48)
[12/05 01:16:20     95s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
[12/05 01:16:20     95s] Total instances moved : 1
[12/05 01:16:20     95s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.020, MEM:2521.2M
[12/05 01:16:20     95s] Total net bbox length = 2.050e+05 (1.017e+05 1.033e+05) (ext = 1.374e+05)
[12/05 01:16:20     95s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2521.2MB
[12/05 01:16:20     95s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2521.2MB) @(0:01:35 - 0:01:35).
[12/05 01:16:20     95s] *** Finished refinePlace (0:01:35 mem=2521.2M) ***
[12/05 01:16:20     95s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.126035.5
[12/05 01:16:20     95s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.024, MEM:2521.2M
[12/05 01:16:20     95s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2521.2M
[12/05 01:16:20     95s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2521.2M
[12/05 01:16:20     95s] *** maximum move = 4.34 um ***
[12/05 01:16:20     95s] *** Finished re-routing un-routed nets (2521.2M) ***
[12/05 01:16:20     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:2521.2M
[12/05 01:16:20     95s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2521.2M
[12/05 01:16:20     95s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2521.2M
[12/05 01:16:20     95s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2521.2M
[12/05 01:16:20     95s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2521.2M
[12/05 01:16:20     95s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2521.2M
[12/05 01:16:20     95s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2521.2M
[12/05 01:16:20     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2521.2M
[12/05 01:16:20     95s] 
[12/05 01:16:20     95s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2521.2M) ***
[12/05 01:16:20     95s] Total-nets :: 1343, Stn-nets :: 103, ratio :: 7.6694 %
[12/05 01:16:20     95s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2502.1M
[12/05 01:16:20     95s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:2461.1M
[12/05 01:16:20     95s] TotalInstCnt at PhyDesignMc Destruction: 1,237
[12/05 01:16:20     95s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.126035.2
[12/05 01:16:20     95s] *** DrvOpt #2 [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:01:35.6/0:15:17.5 (0.1), mem = 2461.1M
[12/05 01:16:20     95s] 
[12/05 01:16:20     95s] =============================================================================================
[12/05 01:16:20     95s]  Step TAT Report for DrvOpt #2                                                  20.15-s105_1
[12/05 01:16:20     95s] =============================================================================================
[12/05 01:16:20     95s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 01:16:20     95s] ---------------------------------------------------------------------------------------------
[12/05 01:16:20     95s] [ RefinePlace            ]      1   0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.1    0.9
[12/05 01:16:20     95s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[12/05 01:16:20     95s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  56.0 % )     0:00:01.2 /  0:00:01.2    1.0
[12/05 01:16:20     95s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:20     95s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.0    0.9
[12/05 01:16:20     95s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:01.3 /  0:00:01.3    1.0
[12/05 01:16:20     95s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:20     95s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/05 01:16:20     95s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:20     95s] [ OptEval                ]      3   0:00:00.2  (   8.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/05 01:16:20     95s] [ OptCommit              ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.6
[12/05 01:16:20     95s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.1
[12/05 01:16:20     95s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/05 01:16:20     95s] [ IncrDelayCalc          ]     13   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/05 01:16:20     95s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:20     95s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:20     95s] [ MISC                   ]          0:00:00.3  (  13.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/05 01:16:20     95s] ---------------------------------------------------------------------------------------------
[12/05 01:16:20     95s]  DrvOpt #2 TOTAL                    0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[12/05 01:16:20     95s] ---------------------------------------------------------------------------------------------
[12/05 01:16:20     95s] 
[12/05 01:16:20     95s] End: GigaOpt DRV Optimization
[12/05 01:16:20     95s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/05 01:16:20     95s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1713.6M, totSessionCpu=0:01:36 **
[12/05 01:16:20     95s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/05 01:16:20     95s] Deleting Lib Analyzer.
[12/05 01:16:20     95s] Begin: GigaOpt Global Optimization
[12/05 01:16:20     95s] *info: use new DP (enabled)
[12/05 01:16:20     95s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/05 01:16:20     95s] Info: 79 top-level, potential tri-state nets excluded from IPO operation.
[12/05 01:16:20     95s] Info: 88 io nets excluded
[12/05 01:16:20     95s] Info: 12 nets with fixed/cover wires excluded.
[12/05 01:16:20     95s] Info: 13 clock nets excluded from IPO operation.
[12/05 01:16:20     95s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:01:35.6/0:15:17.6 (0.1), mem = 2461.1M
[12/05 01:16:20     95s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.126035.3
[12/05 01:16:20     95s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/05 01:16:20     95s] ### Creating PhyDesignMc. totSessionCpu=0:01:36 mem=2461.1M
[12/05 01:16:20     95s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/05 01:16:20     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:2461.1M
[12/05 01:16:20     95s] z: 2, totalTracks: 1
[12/05 01:16:20     95s] z: 4, totalTracks: 1
[12/05 01:16:20     95s] z: 6, totalTracks: 1
[12/05 01:16:20     95s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/05 01:16:20     95s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2461.1M
[12/05 01:16:20     95s] 
[12/05 01:16:20     95s] Skipping Bad Lib Cell Checking (CMU) !
[12/05 01:16:20     95s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2461.1M
[12/05 01:16:20     95s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2461.1M
[12/05 01:16:20     95s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2461.1M
[12/05 01:16:20     95s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2461.1MB).
[12/05 01:16:20     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2461.1M
[12/05 01:16:21     95s] TotalInstCnt at PhyDesignMc Initialization: 1,237
[12/05 01:16:21     95s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:36 mem=2461.1M
[12/05 01:16:21     95s] ### Creating RouteCongInterface, started
[12/05 01:16:21     95s] 
[12/05 01:16:21     95s] Creating Lib Analyzer ...
[12/05 01:16:21     95s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/05 01:16:21     95s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/05 01:16:21     95s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/05 01:16:21     95s] 
[12/05 01:16:21     95s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 01:16:22     96s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:37 mem=2461.1M
[12/05 01:16:22     96s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:37 mem=2461.1M
[12/05 01:16:22     96s] Creating Lib Analyzer, finished. 
[12/05 01:16:22     96s] 
[12/05 01:16:22     96s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/05 01:16:22     96s] 
[12/05 01:16:22     96s] #optDebug: {0, 1.000}
[12/05 01:16:22     96s] ### Creating RouteCongInterface, finished
[12/05 01:16:22     96s] {MG  {5 0 36.6 0.684102} }
[12/05 01:16:22     96s] ### Creating LA Mngr. totSessionCpu=0:01:37 mem=2461.1M
[12/05 01:16:22     96s] ### Creating LA Mngr, finished. totSessionCpu=0:01:37 mem=2461.1M
[12/05 01:16:22     97s] *info: 88 io nets excluded
[12/05 01:16:22     97s] Info: 79 top-level, potential tri-state nets excluded from IPO operation.
[12/05 01:16:22     97s] *info: 13 clock nets excluded
[12/05 01:16:22     97s] *info: 12 nets with fixed/cover wires excluded.
[12/05 01:16:22     97s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2480.2M
[12/05 01:16:22     97s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2480.2M
[12/05 01:16:22     97s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/05 01:16:22     97s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/05 01:16:22     97s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/05 01:16:22     97s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/05 01:16:22     97s] |   0.000|   0.000|    0.75%|   0:00:00.0| 2480.2M|av_func_mode_max|       NA| NA                                  |
[12/05 01:16:22     97s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/05 01:16:22     97s] 
[12/05 01:16:22     97s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2480.2M) ***
[12/05 01:16:22     97s] 
[12/05 01:16:22     97s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2480.2M) ***
[12/05 01:16:22     97s] Bottom Preferred Layer:
[12/05 01:16:22     97s] +---------------+------------+----------+
[12/05 01:16:22     97s] |     Layer     |    CLK     |   Rule   |
[12/05 01:16:22     97s] +---------------+------------+----------+
[12/05 01:16:22     97s] | metal3 (z=3)  |         13 | default  |
[12/05 01:16:22     97s] +---------------+------------+----------+
[12/05 01:16:22     97s] Via Pillar Rule:
[12/05 01:16:22     97s]     None
[12/05 01:16:22     97s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/05 01:16:22     97s] Total-nets :: 1343, Stn-nets :: 103, ratio :: 7.6694 %
[12/05 01:16:22     97s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2461.1M
[12/05 01:16:22     97s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:2459.1M
[12/05 01:16:22     97s] TotalInstCnt at PhyDesignMc Destruction: 1,237
[12/05 01:16:22     97s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.126035.3
[12/05 01:16:22     97s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:01:37.4/0:15:19.4 (0.1), mem = 2459.1M
[12/05 01:16:22     97s] 
[12/05 01:16:22     97s] =============================================================================================
[12/05 01:16:22     97s]  Step TAT Report for GlobalOpt #1                                               20.15-s105_1
[12/05 01:16:22     97s] =============================================================================================
[12/05 01:16:22     97s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 01:16:22     97s] ---------------------------------------------------------------------------------------------
[12/05 01:16:22     97s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:22     97s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  67.9 % )     0:00:01.2 /  0:00:01.2    1.0
[12/05 01:16:22     97s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:22     97s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/05 01:16:22     97s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.1 % )     0:00:01.3 /  0:00:01.3    1.0
[12/05 01:16:22     97s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:22     97s] [ TransformInit          ]      1   0:00:00.3  (  18.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/05 01:16:22     97s] [ MISC                   ]          0:00:00.1  (   8.1 % )     0:00:00.1 /  0:00:00.2    1.0
[12/05 01:16:22     97s] ---------------------------------------------------------------------------------------------
[12/05 01:16:22     97s]  GlobalOpt #1 TOTAL                 0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[12/05 01:16:22     97s] ---------------------------------------------------------------------------------------------
[12/05 01:16:22     97s] 
[12/05 01:16:22     97s] End: GigaOpt Global Optimization
[12/05 01:16:22     97s] *** Timing Is met
[12/05 01:16:22     97s] *** Check timing (0:00:00.0)
[12/05 01:16:22     97s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/05 01:16:22     97s] Deleting Lib Analyzer.
[12/05 01:16:22     97s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/05 01:16:22     97s] Info: 79 top-level, potential tri-state nets excluded from IPO operation.
[12/05 01:16:22     97s] Info: 88 io nets excluded
[12/05 01:16:22     97s] Info: 12 nets with fixed/cover wires excluded.
[12/05 01:16:22     97s] Info: 13 clock nets excluded from IPO operation.
[12/05 01:16:22     97s] ### Creating LA Mngr. totSessionCpu=0:01:37 mem=2459.1M
[12/05 01:16:22     97s] ### Creating LA Mngr, finished. totSessionCpu=0:01:37 mem=2459.1M
[12/05 01:16:22     97s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/05 01:16:22     97s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2459.1M
[12/05 01:16:22     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:2459.1M
[12/05 01:16:22     97s] 
[12/05 01:16:22     97s] Active setup views:
[12/05 01:16:22     97s]  av_func_mode_max
[12/05 01:16:22     97s]   Dominating endpoints: 0
[12/05 01:16:22     97s]   Dominating TNS: -0.000
[12/05 01:16:22     97s] 
[12/05 01:16:22     97s] **INFO: Flow update: Design timing is met.
[12/05 01:16:22     97s] **INFO: Flow update: Design timing is met.
[12/05 01:16:22     97s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/05 01:16:22     97s] Info: 79 top-level, potential tri-state nets excluded from IPO operation.
[12/05 01:16:22     97s] Info: 88 io nets excluded
[12/05 01:16:22     97s] Info: 12 nets with fixed/cover wires excluded.
[12/05 01:16:22     97s] Info: 13 clock nets excluded from IPO operation.
[12/05 01:16:22     97s] ### Creating LA Mngr. totSessionCpu=0:01:38 mem=2457.1M
[12/05 01:16:22     97s] ### Creating LA Mngr, finished. totSessionCpu=0:01:38 mem=2457.1M
[12/05 01:16:22     97s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/05 01:16:22     97s] ### Creating PhyDesignMc. totSessionCpu=0:01:38 mem=2476.2M
[12/05 01:16:22     97s] OPERPROF: Starting DPlace-Init at level 1, MEM:2476.2M
[12/05 01:16:22     97s] z: 2, totalTracks: 1
[12/05 01:16:22     97s] z: 4, totalTracks: 1
[12/05 01:16:22     97s] z: 6, totalTracks: 1
[12/05 01:16:22     97s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/05 01:16:22     97s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2476.2M
[12/05 01:16:22     97s] 
[12/05 01:16:22     97s] Skipping Bad Lib Cell Checking (CMU) !
[12/05 01:16:22     97s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2476.2M
[12/05 01:16:22     97s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2476.2M
[12/05 01:16:22     97s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2476.2M
[12/05 01:16:22     97s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2476.2MB).
[12/05 01:16:22     97s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2476.2M
[12/05 01:16:22     97s] TotalInstCnt at PhyDesignMc Initialization: 1,237
[12/05 01:16:22     97s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:38 mem=2476.2M
[12/05 01:16:22     97s] Begin: Area Reclaim Optimization
[12/05 01:16:22     97s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:01:37.6/0:15:19.5 (0.1), mem = 2476.2M
[12/05 01:16:22     97s] 
[12/05 01:16:22     97s] Creating Lib Analyzer ...
[12/05 01:16:22     97s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/05 01:16:22     97s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/05 01:16:22     97s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/05 01:16:22     97s] 
[12/05 01:16:23     97s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 01:16:24     98s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:39 mem=2480.2M
[12/05 01:16:24     98s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:39 mem=2480.2M
[12/05 01:16:24     98s] Creating Lib Analyzer, finished. 
[12/05 01:16:24     98s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.126035.4
[12/05 01:16:24     98s] ### Creating RouteCongInterface, started
[12/05 01:16:24     99s] 
[12/05 01:16:24     99s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/05 01:16:24     99s] 
[12/05 01:16:24     99s] #optDebug: {0, 1.000}
[12/05 01:16:24     99s] ### Creating RouteCongInterface, finished
[12/05 01:16:24     99s] ### Creating LA Mngr. totSessionCpu=0:01:39 mem=2480.2M
[12/05 01:16:24     99s] ### Creating LA Mngr, finished. totSessionCpu=0:01:39 mem=2480.2M
[12/05 01:16:24     99s] Usable buffer cells for single buffer setup transform:
[12/05 01:16:24     99s] BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK 
[12/05 01:16:24     99s] Number of usable buffer cells above: 14
[12/05 01:16:24     99s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2480.2M
[12/05 01:16:24     99s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2480.2M
[12/05 01:16:24     99s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 0.75
[12/05 01:16:24     99s] +---------+---------+--------+--------+------------+--------+
[12/05 01:16:24     99s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/05 01:16:24     99s] +---------+---------+--------+--------+------------+--------+
[12/05 01:16:24     99s] |    0.75%|        -|   0.100|   0.000|   0:00:00.0| 2480.2M|
[12/05 01:16:24     99s] |    0.75%|        0|   0.100|   0.000|   0:00:00.0| 2500.8M|
[12/05 01:16:24     99s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/05 01:16:24     99s] |    0.75%|        0|   0.100|   0.000|   0:00:00.0| 2500.8M|
[12/05 01:16:24     99s] |    0.75%|        0|   0.100|   0.000|   0:00:00.0| 2500.8M|
[12/05 01:16:24     99s] |    0.75%|        0|   0.100|   0.000|   0:00:00.0| 2500.8M|
[12/05 01:16:24     99s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/05 01:16:24     99s] |    0.75%|        0|   0.100|   0.000|   0:00:00.0| 2500.8M|
[12/05 01:16:24     99s] +---------+---------+--------+--------+------------+--------+
[12/05 01:16:24     99s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 0.75
[12/05 01:16:24     99s] 
[12/05 01:16:24     99s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/05 01:16:24     99s] --------------------------------------------------------------
[12/05 01:16:24     99s] |                                   | Total     | Sequential |
[12/05 01:16:24     99s] --------------------------------------------------------------
[12/05 01:16:24     99s] | Num insts resized                 |       0  |       0    |
[12/05 01:16:24     99s] | Num insts undone                  |       0  |       0    |
[12/05 01:16:24     99s] | Num insts Downsized               |       0  |       0    |
[12/05 01:16:24     99s] | Num insts Samesized               |       0  |       0    |
[12/05 01:16:24     99s] | Num insts Upsized                 |       0  |       0    |
[12/05 01:16:24     99s] | Num multiple commits+uncommits    |       0  |       -    |
[12/05 01:16:24     99s] --------------------------------------------------------------
[12/05 01:16:24     99s] Bottom Preferred Layer:
[12/05 01:16:24     99s] +---------------+------------+----------+
[12/05 01:16:24     99s] |     Layer     |    CLK     |   Rule   |
[12/05 01:16:24     99s] +---------------+------------+----------+
[12/05 01:16:24     99s] | metal3 (z=3)  |         13 | default  |
[12/05 01:16:24     99s] +---------------+------------+----------+
[12/05 01:16:24     99s] Via Pillar Rule:
[12/05 01:16:24     99s]     None
[12/05 01:16:24     99s] End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
[12/05 01:16:24     99s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2500.8M
[12/05 01:16:24     99s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:2500.8M
[12/05 01:16:24     99s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2500.8M
[12/05 01:16:24     99s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2500.8M
[12/05 01:16:24     99s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2500.8M
[12/05 01:16:24     99s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.023, MEM:2500.8M
[12/05 01:16:24     99s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2500.8M
[12/05 01:16:24     99s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2500.8M
[12/05 01:16:24     99s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2500.8M
[12/05 01:16:24     99s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2500.8M
[12/05 01:16:24     99s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.027, MEM:2500.8M
[12/05 01:16:24     99s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.027, MEM:2500.8M
[12/05 01:16:24     99s] TDRefine: refinePlace mode is spiral
[12/05 01:16:24     99s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.126035.6
[12/05 01:16:24     99s] OPERPROF: Starting RefinePlace at level 1, MEM:2500.8M
[12/05 01:16:24     99s] *** Starting refinePlace (0:01:39 mem=2500.8M) ***
[12/05 01:16:24     99s] Total net bbox length = 2.050e+05 (1.017e+05 1.033e+05) (ext = 1.374e+05)
[12/05 01:16:24     99s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 01:16:24     99s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2500.8M
[12/05 01:16:24     99s] Starting refinePlace ...
[12/05 01:16:24     99s] One DDP V2 for no tweak run.
[12/05 01:16:24     99s] 
[12/05 01:16:24     99s] Running Spiral with 1 thread in Normal Mode  fetchWidth=484 
[12/05 01:16:24     99s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/05 01:16:24     99s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2500.8MB) @(0:01:40 - 0:01:40).
[12/05 01:16:24     99s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 01:16:24     99s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2500.8MB
[12/05 01:16:24     99s] Statistics of distance of Instance movement in refine placement:
[12/05 01:16:24     99s]   maximum (X+Y) =         0.00 um
[12/05 01:16:24     99s]   mean    (X+Y) =         0.00 um
[12/05 01:16:24     99s] Summary Report:
[12/05 01:16:24     99s] Instances move: 0 (out of 1226 movable)
[12/05 01:16:24     99s] Instances flipped: 0
[12/05 01:16:24     99s] Mean displacement: 0.00 um
[12/05 01:16:24     99s] Max displacement: 0.00 um 
[12/05 01:16:24     99s] Total instances moved : 0
[12/05 01:16:24     99s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.013, MEM:2500.8M
[12/05 01:16:24     99s] Total net bbox length = 2.050e+05 (1.017e+05 1.033e+05) (ext = 1.374e+05)
[12/05 01:16:24     99s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2500.8MB
[12/05 01:16:24     99s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2500.8MB) @(0:01:39 - 0:01:40).
[12/05 01:16:24     99s] *** Finished refinePlace (0:01:40 mem=2500.8M) ***
[12/05 01:16:24     99s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.126035.6
[12/05 01:16:24     99s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.018, MEM:2500.8M
[12/05 01:16:24     99s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2500.8M
[12/05 01:16:24     99s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:2500.8M
[12/05 01:16:24     99s] *** maximum move = 0.00 um ***
[12/05 01:16:24     99s] *** Finished re-routing un-routed nets (2500.8M) ***
[12/05 01:16:24     99s] OPERPROF: Starting DPlace-Init at level 1, MEM:2519.9M
[12/05 01:16:24     99s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2519.9M
[12/05 01:16:24     99s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2519.9M
[12/05 01:16:24     99s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2519.9M
[12/05 01:16:24     99s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2519.9M
[12/05 01:16:24     99s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2519.9M
[12/05 01:16:24     99s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2519.9M
[12/05 01:16:24     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.024, MEM:2519.9M
[12/05 01:16:24     99s] 
[12/05 01:16:24     99s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2519.9M) ***
[12/05 01:16:24     99s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.126035.4
[12/05 01:16:24     99s] *** AreaOpt #1 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:39.6/0:15:21.6 (0.1), mem = 2519.9M
[12/05 01:16:24     99s] 
[12/05 01:16:24     99s] =============================================================================================
[12/05 01:16:24     99s]  Step TAT Report for AreaOpt #1                                                 20.15-s105_1
[12/05 01:16:24     99s] =============================================================================================
[12/05 01:16:24     99s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 01:16:24     99s] ---------------------------------------------------------------------------------------------
[12/05 01:16:24     99s] [ RefinePlace            ]      1   0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.2    1.0
[12/05 01:16:24     99s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:24     99s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  69.5 % )     0:00:01.4 /  0:00:01.4    1.0
[12/05 01:16:24     99s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:24     99s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.9
[12/05 01:16:24     99s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:24     99s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.8 % )     0:00:00.2 /  0:00:00.2    0.9
[12/05 01:16:24     99s] [ OptGetWeight           ]     75   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:24     99s] [ OptEval                ]     75   0:00:00.2  (   8.1 % )     0:00:00.2 /  0:00:00.2    1.1
[12/05 01:16:24     99s] [ OptCommit              ]     75   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:24     99s] [ PostCommitDelayUpdate  ]     75   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:24     99s] [ MISC                   ]          0:00:00.2  (  11.9 % )     0:00:00.2 /  0:00:00.3    1.0
[12/05 01:16:24     99s] ---------------------------------------------------------------------------------------------
[12/05 01:16:24     99s]  AreaOpt #1 TOTAL                   0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[12/05 01:16:24     99s] ---------------------------------------------------------------------------------------------
[12/05 01:16:24     99s] 
[12/05 01:16:24     99s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2500.8M
[12/05 01:16:24     99s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:2462.8M
[12/05 01:16:24     99s] TotalInstCnt at PhyDesignMc Destruction: 1,237
[12/05 01:16:24     99s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2462.80M, totSessionCpu=0:01:40).
[12/05 01:16:25     99s] eGR doReRoute: optGuide
[12/05 01:16:25     99s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2462.8M
[12/05 01:16:25     99s] All LLGs are deleted
[12/05 01:16:25     99s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2462.8M
[12/05 01:16:25     99s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2462.8M
[12/05 01:16:25     99s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2462.8M
[12/05 01:16:25     99s] ### Creating LA Mngr. totSessionCpu=0:01:40 mem=2462.8M
[12/05 01:16:25     99s] ### Creating LA Mngr, finished. totSessionCpu=0:01:40 mem=2462.8M
[12/05 01:16:25     99s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Started Import and model ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Started Create place DB ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Started Import place data ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Started Read instances and placement ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Started Read nets ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Started Create route DB ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       == Non-default Options ==
[12/05 01:16:25     99s] (I)       Maximum routing layer                              : 6
[12/05 01:16:25     99s] (I)       Number of threads                                  : 1
[12/05 01:16:25     99s] (I)       Method to set GCell size                           : row
[12/05 01:16:25     99s] (I)       Counted 18300 PG shapes. We will not process PG shapes layer by layer.
[12/05 01:16:25     99s] (I)       Started Import route data (1T) ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       ============== Pin Summary ==============
[12/05 01:16:25     99s] (I)       +-------+--------+---------+------------+
[12/05 01:16:25     99s] (I)       | Layer | # pins | % total |      Group |
[12/05 01:16:25     99s] (I)       +-------+--------+---------+------------+
[12/05 01:16:25     99s] (I)       |     1 |   5119 |  100.00 |        Pin |
[12/05 01:16:25     99s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 01:16:25     99s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 01:16:25     99s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 01:16:25     99s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 01:16:25     99s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 01:16:25     99s] (I)       +-------+--------+---------+------------+
[12/05 01:16:25     99s] (I)       Use row-based GCell size
[12/05 01:16:25     99s] (I)       Use row-based GCell align
[12/05 01:16:25     99s] (I)       GCell unit size   : 5040
[12/05 01:16:25     99s] (I)       GCell multiplier  : 1
[12/05 01:16:25     99s] (I)       GCell row height  : 5040
[12/05 01:16:25     99s] (I)       Actual row height : 5040
[12/05 01:16:25     99s] (I)       GCell align ref   : 240560 240800
[12/05 01:16:25     99s] [NR-eGR] Track table information for default rule: 
[12/05 01:16:25     99s] [NR-eGR] metal1 has no routable track
[12/05 01:16:25     99s] [NR-eGR] metal2 has single uniform track structure
[12/05 01:16:25     99s] [NR-eGR] metal3 has single uniform track structure
[12/05 01:16:25     99s] [NR-eGR] metal4 has single uniform track structure
[12/05 01:16:25     99s] [NR-eGR] metal5 has single uniform track structure
[12/05 01:16:25     99s] [NR-eGR] metal6 has single uniform track structure
[12/05 01:16:25     99s] (I)       ================= Default via ==================
[12/05 01:16:25     99s] (I)       +---+------------------+-----------------------+
[12/05 01:16:25     99s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut       |
[12/05 01:16:25     99s] (I)       +---+------------------+-----------------------+
[12/05 01:16:25     99s] (I)       | 1 |    4  VIA12_VV   |   33  VIA12_HH_2cut_E |
[12/05 01:16:25     99s] (I)       | 2 |    7  VIA23_VH   |   43  VIA23_HH_2cut_E |
[12/05 01:16:25     99s] (I)       | 3 |   11  VIA34_VH   |   53  VIA34_HH_2cut_E |
[12/05 01:16:25     99s] (I)       | 4 |   15  VIA45_VH   |   63  VIA45_HH_2cut_E |
[12/05 01:16:25     99s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N |
[12/05 01:16:25     99s] (I)       +---+------------------+-----------------------+
[12/05 01:16:25     99s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Started Read routing blockages ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Started Read instance blockages ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Started Read PG blockages ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] [NR-eGR] Read 19228 PG shapes
[12/05 01:16:25     99s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Started Read boundary cut boxes ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] [NR-eGR] #Routing Blockages  : 0
[12/05 01:16:25     99s] [NR-eGR] #Instance Blockages : 5480
[12/05 01:16:25     99s] [NR-eGR] #PG Blockages       : 19228
[12/05 01:16:25     99s] [NR-eGR] #Halo Blockages     : 0
[12/05 01:16:25     99s] [NR-eGR] #Boundary Blockages : 0
[12/05 01:16:25     99s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Started Read blackboxes ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 01:16:25     99s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Started Read prerouted ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] [NR-eGR] Num Prerouted Nets = 12  Num Prerouted Wires = 730
[12/05 01:16:25     99s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Started Read unlegalized nets ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Started Read nets ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] [NR-eGR] Read numTotalNets=1343  numIgnoredNets=12
[12/05 01:16:25     99s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Started Set up via pillars ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       early_global_route_priority property id does not exist.
[12/05 01:16:25     99s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Model blockages into capacity
[12/05 01:16:25     99s] (I)       Read Num Blocks=24708  Num Prerouted Wires=730  Num CS=0
[12/05 01:16:25     99s] (I)       Started Initialize 3D capacity ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Layer 1 (V) : #blockages 18862 : #preroutes 314
[12/05 01:16:25     99s] (I)       Layer 2 (H) : #blockages 4394 : #preroutes 358
[12/05 01:16:25     99s] (I)       Layer 3 (V) : #blockages 484 : #preroutes 57
[12/05 01:16:25     99s] (I)       Layer 4 (H) : #blockages 484 : #preroutes 1
[12/05 01:16:25     99s] (I)       Layer 5 (V) : #blockages 484 : #preroutes 0
[12/05 01:16:25     99s] (I)       Finished Initialize 3D capacity ( CPU: 0.12 sec, Real: 0.10 sec, Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       -- layer congestion ratio --
[12/05 01:16:25     99s] (I)       Layer 1 : 0.100000
[12/05 01:16:25     99s] (I)       Layer 2 : 0.700000
[12/05 01:16:25     99s] (I)       Layer 3 : 0.700000
[12/05 01:16:25     99s] (I)       Layer 4 : 0.700000
[12/05 01:16:25     99s] (I)       Layer 5 : 0.700000
[12/05 01:16:25     99s] (I)       Layer 6 : 0.700000
[12/05 01:16:25     99s] (I)       ----------------------------
[12/05 01:16:25     99s] (I)       Number of ignored nets                =     12
[12/05 01:16:25     99s] (I)       Number of connected nets              =      0
[12/05 01:16:25     99s] (I)       Number of fixed nets                  =     12.  Ignored: Yes
[12/05 01:16:25     99s] (I)       Number of clock nets                  =     13.  Ignored: No
[12/05 01:16:25     99s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 01:16:25     99s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 01:16:25     99s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 01:16:25     99s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 01:16:25     99s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 01:16:25     99s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 01:16:25     99s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 01:16:25     99s] (I)       Finished Import route data (1T) ( CPU: 0.14 sec, Real: 0.11 sec, Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Finished Create route DB ( CPU: 0.14 sec, Real: 0.11 sec, Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Started Read aux data ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Started Others data preparation ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Started Create route kernel ( Curr Mem: 2462.80 MB )
[12/05 01:16:25     99s] (I)       Ndr track 0 does not exist
[12/05 01:16:25     99s] (I)       Ndr track 0 does not exist
[12/05 01:16:25     99s] (I)       ---------------------Grid Graph Info--------------------
[12/05 01:16:25     99s] (I)       Routing area        : (0, 0) - (2745360, 2745360)
[12/05 01:16:25     99s] (I)       Core area           : (240560, 240800) - (2504800, 2503760)
[12/05 01:16:25     99s] (I)       Site width          :   620  (dbu)
[12/05 01:16:25     99s] (I)       Row height          :  5040  (dbu)
[12/05 01:16:25     99s] (I)       GCell row height    :  5040  (dbu)
[12/05 01:16:25     99s] (I)       GCell width         :  5040  (dbu)
[12/05 01:16:25     99s] (I)       GCell height        :  5040  (dbu)
[12/05 01:16:25     99s] (I)       Grid                :   544   544     6
[12/05 01:16:25     99s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 01:16:25     99s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/05 01:16:25     99s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/05 01:16:25     99s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 01:16:25     99s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 01:16:25     99s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 01:16:25     99s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 01:16:25     99s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 01:16:25     99s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/05 01:16:25     99s] (I)       Total num of tracks :     0  4428  4902  4428  4902  1106
[12/05 01:16:25     99s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 01:16:25     99s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 01:16:25     99s] (I)       --------------------------------------------------------
[12/05 01:16:25     99s] 
[12/05 01:16:25     99s] [NR-eGR] ============ Routing rule table ============
[12/05 01:16:25     99s] [NR-eGR] Rule id: 0  Nets: 0 
[12/05 01:16:25     99s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/05 01:16:25     99s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[12/05 01:16:25     99s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[12/05 01:16:25     99s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:16:25     99s] [NR-eGR] Rule id: 1  Nets: 1243 
[12/05 01:16:25     99s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 01:16:25     99s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 01:16:25     99s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:16:25     99s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 01:16:25     99s] [NR-eGR] ========================================
[12/05 01:16:25     99s] [NR-eGR] 
[12/05 01:16:25     99s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 01:16:25     99s] (I)       blocked tracks on layer2 : = 663318 / 2408832 (27.54%)
[12/05 01:16:25     99s] (I)       blocked tracks on layer3 : = 722731 / 2666688 (27.10%)
[12/05 01:16:25     99s] (I)       blocked tracks on layer4 : = 349326 / 2408832 (14.50%)
[12/05 01:16:25     99s] (I)       blocked tracks on layer5 : = 385135 / 2666688 (14.44%)
[12/05 01:16:25     99s] (I)       blocked tracks on layer6 : = 89704 / 601664 (14.91%)
[12/05 01:16:25     99s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.17 MB )
[12/05 01:16:25     99s] (I)       Finished Import and model ( CPU: 0.14 sec, Real: 0.12 sec, Curr Mem: 2479.17 MB )
[12/05 01:16:25     99s] (I)       Reset routing kernel
[12/05 01:16:25     99s] (I)       Started Global Routing ( Curr Mem: 2479.17 MB )
[12/05 01:16:25     99s] (I)       Started Initialization ( Curr Mem: 2479.17 MB )
[12/05 01:16:25     99s] (I)       totalPins=4662  totalGlobalPin=4583 (98.31%)
[12/05 01:16:25     99s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.17 MB )
[12/05 01:16:25     99s] (I)       Started Net group 1 ( Curr Mem: 2479.17 MB )
[12/05 01:16:25     99s] (I)       Started Generate topology ( Curr Mem: 2479.17 MB )
[12/05 01:16:25     99s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2479.17 MB )
[12/05 01:16:25     99s] (I)       total 2D Cap : 8593065 = (4250571 H, 4342494 V)
[12/05 01:16:25     99s] [NR-eGR] Layer group 1: route 1243 net(s) in layer range [2, 6]
[12/05 01:16:25     99s] (I)       
[12/05 01:16:25     99s] (I)       ============  Phase 1a Route ============
[12/05 01:16:25     99s] (I)       Started Phase 1a ( Curr Mem: 2479.17 MB )
[12/05 01:16:25     99s] (I)       Started Pattern routing (1T) ( Curr Mem: 2479.17 MB )
[12/05 01:16:25     99s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2479.17 MB )
[12/05 01:16:25     99s] (I)       Usage: 41678 = (20790 H, 20888 V) = (0.49% H, 0.48% V) = (1.048e+05um H, 1.053e+05um V)
[12/05 01:16:25     99s] (I)       Started Add via demand to 2D ( Curr Mem: 2479.17 MB )
[12/05 01:16:25     99s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       
[12/05 01:16:25     99s] (I)       ============  Phase 1b Route ============
[12/05 01:16:25     99s] (I)       Started Phase 1b ( Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Usage: 41678 = (20790 H, 20888 V) = (0.49% H, 0.48% V) = (1.048e+05um H, 1.053e+05um V)
[12/05 01:16:25     99s] (I)       Overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 2.100571e+05um
[12/05 01:16:25     99s] (I)       Congestion metric : 0.01%H 0.01%V, 0.02%HV
[12/05 01:16:25     99s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/05 01:16:25     99s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       
[12/05 01:16:25     99s] (I)       ============  Phase 1c Route ============
[12/05 01:16:25     99s] (I)       Started Phase 1c ( Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Usage: 41678 = (20790 H, 20888 V) = (0.49% H, 0.48% V) = (1.048e+05um H, 1.053e+05um V)
[12/05 01:16:25     99s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       
[12/05 01:16:25     99s] (I)       ============  Phase 1d Route ============
[12/05 01:16:25     99s] (I)       Started Phase 1d ( Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Usage: 41678 = (20790 H, 20888 V) = (0.49% H, 0.48% V) = (1.048e+05um H, 1.053e+05um V)
[12/05 01:16:25     99s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       
[12/05 01:16:25     99s] (I)       ============  Phase 1e Route ============
[12/05 01:16:25     99s] (I)       Started Phase 1e ( Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Started Route legalization ( Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Usage: 41678 = (20790 H, 20888 V) = (0.49% H, 0.48% V) = (1.048e+05um H, 1.053e+05um V)
[12/05 01:16:25     99s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 2.100571e+05um
[12/05 01:16:25     99s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       
[12/05 01:16:25     99s] (I)       ============  Phase 1l Route ============
[12/05 01:16:25     99s] (I)       Started Phase 1l ( Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Started Layer assignment (1T) ( Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Started Clean cong LA ( Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/05 01:16:25     99s] (I)       Layer  2:    1756438     17013         3      537003     1864247    (22.36%) 
[12/05 01:16:25     99s] (I)       Layer  3:    1955859     20606         8      583272     2075256    (21.94%) 
[12/05 01:16:25     99s] (I)       Layer  4:    2070707      7783         0      308098     2093152    (12.83%) 
[12/05 01:16:25     99s] (I)       Layer  5:    2293788      2592         0      338940     2319588    (12.75%) 
[12/05 01:16:25     99s] (I)       Layer  6:     514521       120         0       81274      519038    (13.54%) 
[12/05 01:16:25     99s] (I)       Total:       8591313     48114        11     1848587     8871281    (17.24%) 
[12/05 01:16:25     99s] (I)       
[12/05 01:16:25     99s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/05 01:16:25     99s] [NR-eGR]                        OverCon            
[12/05 01:16:25     99s] [NR-eGR]                         #Gcell     %Gcell
[12/05 01:16:25     99s] [NR-eGR]       Layer                (1)    OverCon 
[12/05 01:16:25     99s] [NR-eGR] ----------------------------------------------
[12/05 01:16:25     99s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:25     99s] [NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[12/05 01:16:25     99s] [NR-eGR]  metal3  (3)         8( 0.00%)   ( 0.00%) 
[12/05 01:16:25     99s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:25     99s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:25     99s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/05 01:16:25     99s] [NR-eGR] ----------------------------------------------
[12/05 01:16:25     99s] [NR-eGR] Total               11( 0.00%)   ( 0.00%) 
[12/05 01:16:25     99s] [NR-eGR] 
[12/05 01:16:25     99s] (I)       Finished Global Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Started Export 3D cong map ( Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       total 2D Cap : 8597624 = (4252850 H, 4344774 V)
[12/05 01:16:25     99s] (I)       Started Export 2D cong map ( Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 01:16:25     99s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/05 01:16:25     99s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       ============= Track Assignment ============
[12/05 01:16:25     99s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Started Track Assignment (1T) ( Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/05 01:16:25     99s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Run Multi-thread track assignment
[12/05 01:16:25     99s] (I)       Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] (I)       Started Export ( Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] [NR-eGR] Started Export DB wires ( Curr Mem: 2483.69 MB )
[12/05 01:16:25     99s] [NR-eGR] Started Export all nets ( Curr Mem: 2483.69 MB )
[12/05 01:16:25    100s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25    100s] [NR-eGR] Started Set wire vias ( Curr Mem: 2483.69 MB )
[12/05 01:16:25    100s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25    100s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25    100s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:25    100s] [NR-eGR] metal1  (1F) length: 1.612000e+01um, number of vias: 4942
[12/05 01:16:25    100s] [NR-eGR] metal2  (2V) length: 7.657865e+04um, number of vias: 7088
[12/05 01:16:25    100s] [NR-eGR] metal3  (3H) length: 9.595208e+04um, number of vias: 979
[12/05 01:16:25    100s] [NR-eGR] metal4  (4V) length: 3.302522e+04um, number of vias: 238
[12/05 01:16:25    100s] [NR-eGR] metal5  (5H) length: 1.298205e+04um, number of vias: 19
[12/05 01:16:25    100s] [NR-eGR] metal6  (6V) length: 6.064800e+02um, number of vias: 0
[12/05 01:16:25    100s] [NR-eGR] Total length: 2.191606e+05um, number of vias: 13266
[12/05 01:16:25    100s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:25    100s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/05 01:16:25    100s] [NR-eGR] --------------------------------------------------------------------------
[12/05 01:16:25    100s] (I)       Started Update net boxes ( Curr Mem: 2483.69 MB )
[12/05 01:16:25    100s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2483.69 MB )
[12/05 01:16:25    100s] (I)       Started Update timing ( Curr Mem: 2483.69 MB )
[12/05 01:16:25    100s] (I)       Finished Update timing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2474.17 MB )
[12/05 01:16:25    100s] (I)       Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2474.17 MB )
[12/05 01:16:25    100s] (I)       Started Postprocess design ( Curr Mem: 2474.17 MB )
[12/05 01:16:25    100s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2447.17 MB )
[12/05 01:16:25    100s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.37 sec, Real: 0.35 sec, Curr Mem: 2447.17 MB )
[12/05 01:16:25    100s] Extraction called for design 'CHIP' of instances=1345 and nets=1345 using extraction engine 'preRoute' .
[12/05 01:16:25    100s] PreRoute RC Extraction called for design CHIP.
[12/05 01:16:25    100s] RC Extraction called in multi-corner(1) mode.
[12/05 01:16:25    100s] RCMode: PreRoute
[12/05 01:16:25    100s]       RC Corner Indexes            0   
[12/05 01:16:25    100s] Capacitance Scaling Factor   : 1.00000 
[12/05 01:16:25    100s] Resistance Scaling Factor    : 1.00000 
[12/05 01:16:25    100s] Clock Cap. Scaling Factor    : 1.00000 
[12/05 01:16:25    100s] Clock Res. Scaling Factor    : 1.00000 
[12/05 01:16:25    100s] Shrink Factor                : 1.00000
[12/05 01:16:25    100s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/05 01:16:25    100s] Using capacitance table file ...
[12/05 01:16:25    100s] 
[12/05 01:16:25    100s] Trim Metal Layers:
[12/05 01:16:25    100s] LayerId::1 widthSet size::4
[12/05 01:16:25    100s] LayerId::2 widthSet size::4
[12/05 01:16:25    100s] LayerId::3 widthSet size::4
[12/05 01:16:25    100s] LayerId::4 widthSet size::4
[12/05 01:16:25    100s] LayerId::5 widthSet size::4
[12/05 01:16:25    100s] LayerId::6 widthSet size::2
[12/05 01:16:25    100s] Updating RC grid for preRoute extraction ...
[12/05 01:16:25    100s] eee: pegSigSF::1.070000
[12/05 01:16:25    100s] Initializing multi-corner capacitance tables ... 
[12/05 01:16:25    100s] Initializing multi-corner resistance tables ...
[12/05 01:16:25    100s] eee: l::1 avDens::0.107002 usedTrk::21841.093252 availTrk::204118.196247 sigTrk::21841.093252
[12/05 01:16:25    100s] eee: l::2 avDens::0.030495 usedTrk::5288.920835 availTrk::173437.206940 sigTrk::5288.920835
[12/05 01:16:25    100s] eee: l::3 avDens::0.028597 usedTrk::5690.234923 availTrk::198979.488659 sigTrk::5690.234923
[12/05 01:16:25    100s] eee: l::4 avDens::0.022895 usedTrk::655.262298 availTrk::28619.777318 sigTrk::655.262298
[12/05 01:16:25    100s] eee: l::5 avDens::0.015443 usedTrk::257.580357 availTrk::16679.770412 sigTrk::257.580357
[12/05 01:16:25    100s] eee: l::6 avDens::0.084588 usedTrk::12.033333 availTrk::142.258065 sigTrk::12.033333
[12/05 01:16:25    100s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 01:16:25    100s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.260247 ; uaWl: 1.000000 ; uaWlH: 0.205670 ; aWlH: 0.000000 ; Pmax: 0.833900 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/05 01:16:25    100s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2447.172M)
[12/05 01:16:25    100s] Compute RC Scale Done ...
[12/05 01:16:25    100s] OPERPROF: Starting HotSpotCal at level 1, MEM:2447.2M
[12/05 01:16:25    100s] [hotspot] +------------+---------------+---------------+
[12/05 01:16:25    100s] [hotspot] |            |   max hotspot | total hotspot |
[12/05 01:16:25    100s] [hotspot] +------------+---------------+---------------+
[12/05 01:16:25    100s] [hotspot] | normalized |          0.00 |          0.00 |
[12/05 01:16:25    100s] [hotspot] +------------+---------------+---------------+
[12/05 01:16:25    100s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/05 01:16:25    100s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/05 01:16:25    100s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.007, MEM:2447.2M
[12/05 01:16:25    100s] #################################################################################
[12/05 01:16:25    100s] # Design Stage: PreRoute
[12/05 01:16:25    100s] # Design Name: CHIP
[12/05 01:16:25    100s] # Design Mode: 180nm
[12/05 01:16:25    100s] # Analysis Mode: MMMC Non-OCV 
[12/05 01:16:25    100s] # Parasitics Mode: No SPEF/RCDB 
[12/05 01:16:25    100s] # Signoff Settings: SI Off 
[12/05 01:16:25    100s] #################################################################################
[12/05 01:16:25    100s] Calculate delays in BcWc mode...
[12/05 01:16:25    100s] Topological Sorting (REAL = 0:00:00.0, MEM = 2443.2M, InitMEM = 2443.2M)
[12/05 01:16:25    100s] Start delay calculation (fullDC) (1 T). (MEM=2443.2)
[12/05 01:16:25    100s] End AAE Lib Interpolated Model. (MEM=2454.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:16:25    100s] Total number of fetched objects 1358
[12/05 01:16:25    100s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:16:25    100s] End delay calculation. (MEM=2471.14 CPU=0:00:00.2 REAL=0:00:00.0)
[12/05 01:16:25    100s] End delay calculation (fullDC). (MEM=2471.14 CPU=0:00:00.3 REAL=0:00:00.0)
[12/05 01:16:25    100s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2471.1M) ***
[12/05 01:16:25    100s] Begin: GigaOpt postEco DRV Optimization
[12/05 01:16:25    100s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[12/05 01:16:25    100s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:01:40.6/0:15:22.6 (0.1), mem = 2471.1M
[12/05 01:16:25    100s] Info: 79 top-level, potential tri-state nets excluded from IPO operation.
[12/05 01:16:25    100s] Info: 88 io nets excluded
[12/05 01:16:25    100s] Info: 12 nets with fixed/cover wires excluded.
[12/05 01:16:25    100s] Info: 13 clock nets excluded from IPO operation.
[12/05 01:16:25    100s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.126035.5
[12/05 01:16:25    100s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/05 01:16:25    100s] ### Creating PhyDesignMc. totSessionCpu=0:01:41 mem=2471.1M
[12/05 01:16:25    100s] OPERPROF: Starting DPlace-Init at level 1, MEM:2471.1M
[12/05 01:16:25    100s] z: 2, totalTracks: 1
[12/05 01:16:25    100s] z: 4, totalTracks: 1
[12/05 01:16:25    100s] z: 6, totalTracks: 1
[12/05 01:16:25    100s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/05 01:16:25    100s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2471.1M
[12/05 01:16:25    100s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2471.1M
[12/05 01:16:25    100s] Core basic site is core_5040
[12/05 01:16:25    100s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2471.1M
[12/05 01:16:25    100s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2471.1M
[12/05 01:16:25    100s] Fast DP-INIT is on for default
[12/05 01:16:25    100s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/05 01:16:25    100s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:2471.1M
[12/05 01:16:25    100s] 
[12/05 01:16:25    100s] Skipping Bad Lib Cell Checking (CMU) !
[12/05 01:16:25    100s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:2471.1M
[12/05 01:16:25    100s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2471.1M
[12/05 01:16:25    100s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2471.1M
[12/05 01:16:25    100s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2471.1MB).
[12/05 01:16:25    100s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:2471.1M
[12/05 01:16:26    100s] TotalInstCnt at PhyDesignMc Initialization: 1,237
[12/05 01:16:26    100s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:41 mem=2471.1M
[12/05 01:16:26    100s] ### Creating RouteCongInterface, started
[12/05 01:16:26    100s] 
[12/05 01:16:26    100s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/05 01:16:26    100s] 
[12/05 01:16:26    100s] #optDebug: {0, 1.000}
[12/05 01:16:26    100s] ### Creating RouteCongInterface, finished
[12/05 01:16:26    100s] {MG  {5 0 36.6 0.684102} }
[12/05 01:16:26    100s] ### Creating LA Mngr. totSessionCpu=0:01:41 mem=2471.1M
[12/05 01:16:26    100s] ### Creating LA Mngr, finished. totSessionCpu=0:01:41 mem=2471.1M
[12/05 01:16:26    100s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2505.5M
[12/05 01:16:26    100s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2505.5M
[12/05 01:16:26    100s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/05 01:16:26    100s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/05 01:16:26    100s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/05 01:16:26    100s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/05 01:16:26    100s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/05 01:16:26    100s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/05 01:16:26    100s] |    79|    79|    -0.41|     0|     0|     0.00|     0|     0|     0|     0|    13.86|     0.00|       0|       0|       0|  0.75%|          |         |
[12/05 01:16:26    100s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/05 01:16:26    100s] |    79|    79|    -0.41|     0|     0|     0.00|     0|     0|     0|     0|    13.86|     0.00|       0|       0|       0|  0.75%| 0:00:00.0|  2521.5M|
[12/05 01:16:26    100s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/05 01:16:26    100s] 
[12/05 01:16:26    100s] ###############################################################################
[12/05 01:16:26    100s] #
[12/05 01:16:26    100s] #  Large fanout net report:  
[12/05 01:16:26    100s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/05 01:16:26    100s] #     - current density: 0.75
[12/05 01:16:26    100s] #
[12/05 01:16:26    100s] #  List of high fanout nets:
[12/05 01:16:26    100s] #
[12/05 01:16:26    100s] ###############################################################################
[12/05 01:16:26    100s] Bottom Preferred Layer:
[12/05 01:16:26    100s] +---------------+------------+----------+
[12/05 01:16:26    100s] |     Layer     |    CLK     |   Rule   |
[12/05 01:16:26    100s] +---------------+------------+----------+
[12/05 01:16:26    100s] | metal3 (z=3)  |         13 | default  |
[12/05 01:16:26    100s] +---------------+------------+----------+
[12/05 01:16:26    100s] Via Pillar Rule:
[12/05 01:16:26    100s]     None
[12/05 01:16:26    100s] 
[12/05 01:16:26    100s] 
[12/05 01:16:26    100s] =======================================================================
[12/05 01:16:26    100s]                 Reasons for remaining drv violations
[12/05 01:16:26    100s] =======================================================================
[12/05 01:16:26    100s] *info: Total 79 net(s) have violations which can't be fixed by DRV optimization.
[12/05 01:16:26    100s] 
[12/05 01:16:26    100s] MultiBuffering failure reasons
[12/05 01:16:26    100s] ------------------------------------------------
[12/05 01:16:26    100s] *info:    79 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/05 01:16:26    100s] 
[12/05 01:16:26    100s] 
[12/05 01:16:26    100s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2521.5M) ***
[12/05 01:16:26    100s] 
[12/05 01:16:26    100s] Total-nets :: 1343, Stn-nets :: 88, ratio :: 6.55249 %
[12/05 01:16:26    100s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2502.4M
[12/05 01:16:26    100s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:2455.4M
[12/05 01:16:26    100s] TotalInstCnt at PhyDesignMc Destruction: 1,237
[12/05 01:16:26    100s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.126035.5
[12/05 01:16:26    100s] *** DrvOpt #3 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:41.0/0:15:22.9 (0.1), mem = 2455.4M
[12/05 01:16:26    100s] 
[12/05 01:16:26    100s] =============================================================================================
[12/05 01:16:26    100s]  Step TAT Report for DrvOpt #3                                                  20.15-s105_1
[12/05 01:16:26    100s] =============================================================================================
[12/05 01:16:26    100s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 01:16:26    100s] ---------------------------------------------------------------------------------------------
[12/05 01:16:26    100s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.0
[12/05 01:16:26    100s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:26    100s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  18.3 % )     0:00:00.1 /  0:00:00.1    0.9
[12/05 01:16:26    100s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   8.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/05 01:16:26    100s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:26    100s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:26    100s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:26    100s] [ OptEval                ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:26    100s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:26    100s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:26    100s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:26    100s] [ MISC                   ]          0:00:00.2  (  67.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/05 01:16:26    100s] ---------------------------------------------------------------------------------------------
[12/05 01:16:26    100s]  DrvOpt #3 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/05 01:16:26    100s] ---------------------------------------------------------------------------------------------
[12/05 01:16:26    100s] 
[12/05 01:16:26    100s] End: GigaOpt postEco DRV Optimization
[12/05 01:16:26    100s] **INFO: Flow update: Design timing is met.
[12/05 01:16:26    100s] Running refinePlace -preserveRouting true -hardFence false
[12/05 01:16:26    100s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2455.4M
[12/05 01:16:26    100s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2455.4M
[12/05 01:16:26    100s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2455.4M
[12/05 01:16:26    100s] z: 2, totalTracks: 1
[12/05 01:16:26    100s] z: 4, totalTracks: 1
[12/05 01:16:26    100s] z: 6, totalTracks: 1
[12/05 01:16:26    100s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/05 01:16:26    100s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2455.4M
[12/05 01:16:26    100s] 
[12/05 01:16:26    100s] Skipping Bad Lib Cell Checking (CMU) !
[12/05 01:16:26    100s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.018, MEM:2455.4M
[12/05 01:16:26    100s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2455.4M
[12/05 01:16:26    100s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2455.4M
[12/05 01:16:26    100s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2455.4MB).
[12/05 01:16:26    100s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.020, MEM:2455.4M
[12/05 01:16:26    100s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.020, MEM:2455.4M
[12/05 01:16:26    100s] TDRefine: refinePlace mode is spiral
[12/05 01:16:26    100s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.126035.7
[12/05 01:16:26    100s] OPERPROF:   Starting RefinePlace at level 2, MEM:2455.4M
[12/05 01:16:26    100s] *** Starting refinePlace (0:01:41 mem=2455.4M) ***
[12/05 01:16:26    100s] Total net bbox length = 2.050e+05 (1.017e+05 1.033e+05) (ext = 1.374e+05)
[12/05 01:16:26    100s] 
[12/05 01:16:26    100s] Starting Small incrNP...
[12/05 01:16:26    100s] User Input Parameters:
[12/05 01:16:26    100s] - Congestion Driven    : Off
[12/05 01:16:26    100s] - Timing Driven        : Off
[12/05 01:16:26    100s] - Area-Violation Based : Off
[12/05 01:16:26    100s] - Start Rollback Level : -5
[12/05 01:16:26    100s] - Legalized            : On
[12/05 01:16:26    100s] - Window Based         : Off
[12/05 01:16:26    100s] - eDen incr mode       : Off
[12/05 01:16:26    100s] - Small incr mode      : On
[12/05 01:16:26    100s] 
[12/05 01:16:26    100s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2455.4M
[12/05 01:16:26    100s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2455.4M
[12/05 01:16:26    100s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.009, MEM:2455.4M
[12/05 01:16:26    100s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2070 )
[12/05 01:16:26    100s] Density distribution unevenness ratio = 98.009%
[12/05 01:16:26    100s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.010, MEM:2455.4M
[12/05 01:16:26    100s] cost 0.674242, thresh 1.000000
[12/05 01:16:26    100s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2455.4M)
[12/05 01:16:26    100s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/05 01:16:26    100s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2455.4M
[12/05 01:16:26    100s] Starting refinePlace ...
[12/05 01:16:26    100s] One DDP V2 for no tweak run.
[12/05 01:16:26    101s]   Spread Effort: high, pre-route mode, useDDP on.
[12/05 01:16:26    101s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2455.4MB) @(0:01:41 - 0:01:41).
[12/05 01:16:26    101s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 01:16:26    101s] wireLenOptFixPriorityInst 258 inst fixed
[12/05 01:16:26    101s] 
[12/05 01:16:26    101s] Running Spiral with 1 thread in Normal Mode  fetchWidth=484 
[12/05 01:16:26    101s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/05 01:16:26    101s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2455.4MB) @(0:01:41 - 0:01:41).
[12/05 01:16:26    101s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 01:16:26    101s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2455.4MB
[12/05 01:16:26    101s] Statistics of distance of Instance movement in refine placement:
[12/05 01:16:26    101s]   maximum (X+Y) =         0.00 um
[12/05 01:16:26    101s]   mean    (X+Y) =         0.00 um
[12/05 01:16:26    101s] Summary Report:
[12/05 01:16:26    101s] Instances move: 0 (out of 1226 movable)
[12/05 01:16:26    101s] Instances flipped: 0
[12/05 01:16:26    101s] Mean displacement: 0.00 um
[12/05 01:16:26    101s] Max displacement: 0.00 um 
[12/05 01:16:26    101s] Total instances moved : 0
[12/05 01:16:26    101s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.020, MEM:2455.4M
[12/05 01:16:26    101s] Total net bbox length = 2.050e+05 (1.017e+05 1.033e+05) (ext = 1.374e+05)
[12/05 01:16:26    101s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2455.4MB
[12/05 01:16:26    101s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2455.4MB) @(0:01:41 - 0:01:41).
[12/05 01:16:26    101s] *** Finished refinePlace (0:01:41 mem=2455.4M) ***
[12/05 01:16:26    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.126035.7
[12/05 01:16:26    101s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.035, MEM:2455.4M
[12/05 01:16:26    101s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2455.4M
[12/05 01:16:26    101s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.005, MEM:2455.4M
[12/05 01:16:26    101s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.060, REAL:0.060, MEM:2455.4M
[12/05 01:16:26    101s] **INFO: Flow update: Design timing is met.
[12/05 01:16:26    101s] **INFO: Flow update: Design timing is met.
[12/05 01:16:26    101s] **INFO: Flow update: Design timing is met.
[12/05 01:16:26    101s] #optDebug: fT-D <X 1 0 0 0>
[12/05 01:16:26    101s] 
[12/05 01:16:26    101s] Active setup views:
[12/05 01:16:26    101s]  av_func_mode_max
[12/05 01:16:26    101s]   Dominating endpoints: 0
[12/05 01:16:26    101s]   Dominating TNS: -0.000
[12/05 01:16:26    101s] 
[12/05 01:16:26    101s] Extraction called for design 'CHIP' of instances=1345 and nets=1345 using extraction engine 'preRoute' .
[12/05 01:16:26    101s] PreRoute RC Extraction called for design CHIP.
[12/05 01:16:26    101s] RC Extraction called in multi-corner(1) mode.
[12/05 01:16:26    101s] RCMode: PreRoute
[12/05 01:16:26    101s]       RC Corner Indexes            0   
[12/05 01:16:26    101s] Capacitance Scaling Factor   : 1.00000 
[12/05 01:16:26    101s] Resistance Scaling Factor    : 1.00000 
[12/05 01:16:26    101s] Clock Cap. Scaling Factor    : 1.00000 
[12/05 01:16:26    101s] Clock Res. Scaling Factor    : 1.00000 
[12/05 01:16:26    101s] Shrink Factor                : 1.00000
[12/05 01:16:26    101s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/05 01:16:26    101s] Using capacitance table file ...
[12/05 01:16:26    101s] 
[12/05 01:16:26    101s] Trim Metal Layers:
[12/05 01:16:26    101s] LayerId::1 widthSet size::4
[12/05 01:16:26    101s] LayerId::2 widthSet size::4
[12/05 01:16:26    101s] LayerId::3 widthSet size::4
[12/05 01:16:26    101s] LayerId::4 widthSet size::4
[12/05 01:16:26    101s] LayerId::5 widthSet size::4
[12/05 01:16:26    101s] LayerId::6 widthSet size::2
[12/05 01:16:26    101s] Updating RC grid for preRoute extraction ...
[12/05 01:16:26    101s] eee: pegSigSF::1.070000
[12/05 01:16:26    101s] Initializing multi-corner capacitance tables ... 
[12/05 01:16:26    101s] Initializing multi-corner resistance tables ...
[12/05 01:16:26    101s] eee: l::1 avDens::0.107002 usedTrk::21841.093252 availTrk::204118.196247 sigTrk::21841.093252
[12/05 01:16:26    101s] eee: l::2 avDens::0.030495 usedTrk::5288.920835 availTrk::173437.206940 sigTrk::5288.920835
[12/05 01:16:26    101s] eee: l::3 avDens::0.028597 usedTrk::5690.234923 availTrk::198979.488659 sigTrk::5690.234923
[12/05 01:16:26    101s] eee: l::4 avDens::0.022895 usedTrk::655.262298 availTrk::28619.777318 sigTrk::655.262298
[12/05 01:16:26    101s] eee: l::5 avDens::0.015443 usedTrk::257.580357 availTrk::16679.770412 sigTrk::257.580357
[12/05 01:16:26    101s] eee: l::6 avDens::0.084588 usedTrk::12.033333 availTrk::142.258065 sigTrk::12.033333
[12/05 01:16:26    101s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 01:16:26    101s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.260247 ; uaWl: 1.000000 ; uaWlH: 0.205670 ; aWlH: 0.000000 ; Pmax: 0.833900 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/05 01:16:26    101s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2437.891M)
[12/05 01:16:26    101s] Starting delay calculation for Setup views
[12/05 01:16:26    101s] #################################################################################
[12/05 01:16:26    101s] # Design Stage: PreRoute
[12/05 01:16:26    101s] # Design Name: CHIP
[12/05 01:16:26    101s] # Design Mode: 180nm
[12/05 01:16:26    101s] # Analysis Mode: MMMC Non-OCV 
[12/05 01:16:26    101s] # Parasitics Mode: No SPEF/RCDB 
[12/05 01:16:26    101s] # Signoff Settings: SI Off 
[12/05 01:16:26    101s] #################################################################################
[12/05 01:16:26    101s] Calculate delays in BcWc mode...
[12/05 01:16:26    101s] Topological Sorting (REAL = 0:00:00.0, MEM = 2441.9M, InitMEM = 2441.9M)
[12/05 01:16:26    101s] Start delay calculation (fullDC) (1 T). (MEM=2441.91)
[12/05 01:16:26    101s] End AAE Lib Interpolated Model. (MEM=2453.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:16:26    101s] Total number of fetched objects 1358
[12/05 01:16:26    101s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:16:26    101s] End delay calculation. (MEM=2469.86 CPU=0:00:00.2 REAL=0:00:00.0)
[12/05 01:16:26    101s] End delay calculation (fullDC). (MEM=2469.86 CPU=0:00:00.3 REAL=0:00:00.0)
[12/05 01:16:26    101s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2469.9M) ***
[12/05 01:16:26    101s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:42 mem=2469.9M)
[12/05 01:16:26    101s] Reported timing to dir ./timingReports
[12/05 01:16:26    101s] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1713.9M, totSessionCpu=0:01:42 **
[12/05 01:16:26    101s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2422.9M
[12/05 01:16:26    101s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:2422.9M
[12/05 01:16:28    101s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.855  | 31.177  | 13.855  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   595   |   247   |   366   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/05 01:16:28    101s] Density: 0.748%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:14, mem = 1714.6M, totSessionCpu=0:01:42 **
[12/05 01:16:28    101s] 
[12/05 01:16:28    101s] TimeStamp Deleting Cell Server Begin ...
[12/05 01:16:28    101s] Deleting Lib Analyzer.
[12/05 01:16:28    101s] 
[12/05 01:16:28    101s] TimeStamp Deleting Cell Server End ...
[12/05 01:16:28    101s] *** Finished optDesign ***
[12/05 01:16:28    101s] 
[12/05 01:16:28    101s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:17.1 real=0:00:19.0)
[12/05 01:16:28    101s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.8 real=0:00:01.8)
[12/05 01:16:28    101s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.1 real=0:00:02.1)
[12/05 01:16:28    101s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[12/05 01:16:28    101s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/05 01:16:28    101s] Info: pop threads available for lower-level modules during optimization.
[12/05 01:16:28    101s] Info: Destroy the CCOpt slew target map.
[12/05 01:16:28    101s] clean pInstBBox. size 0
[12/05 01:16:28    101s] Set place::cacheFPlanSiteMark to 0
[12/05 01:16:28    101s] All LLGs are deleted
[12/05 01:16:28    101s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2438.1M
[12/05 01:16:28    101s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2438.1M
[12/05 01:16:28    101s] 
[12/05 01:16:28    101s] *** Summary of all messages that are not suppressed in this session:
[12/05 01:16:28    101s] Severity  ID               Count  Summary                                  
[12/05 01:16:28    101s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/05 01:16:28    101s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[12/05 01:16:28    101s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[12/05 01:16:28    101s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[12/05 01:16:28    101s] WARNING   IMPCCOPT-2406       14  Clock halo disabled on instance '%s'. To...
[12/05 01:16:28    101s] WARNING   IMPCCOPT-2171        9  Unable to get/extract RC parasitics for ...
[12/05 01:16:28    101s] WARNING   IMPCCOPT-2169        9  Cannot extract parasitics for %s net '%s...
[12/05 01:16:28    101s] WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
[12/05 01:16:28    101s] WARNING   IMPCCOPT-5043        1  Found a non-standard cell %s (%s). Its p...
[12/05 01:16:28    101s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[12/05 01:16:28    101s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[12/05 01:16:28    101s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[12/05 01:16:28    101s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/05 01:16:28    101s] *** Message Summary: 44 warning(s), 0 error(s)
[12/05 01:16:28    101s] 
[12/05 01:16:28    101s] *** ccopt_design #1 [finish] : cpu/real = 0:00:21.4/0:00:23.2 (0.9), totSession cpu/real = 0:01:41.8/0:15:25.5 (0.1), mem = 2438.1M
[12/05 01:16:28    101s] 
[12/05 01:16:28    101s] =============================================================================================
[12/05 01:16:28    101s]  Final TAT Report for ccopt_design #1                                           20.15-s105_1
[12/05 01:16:28    101s] =============================================================================================
[12/05 01:16:28    101s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 01:16:28    101s] ---------------------------------------------------------------------------------------------
[12/05 01:16:28    101s] [ InitOpt                ]      1   0:00:03.1  (  13.6 % )     0:00:03.6 /  0:00:03.6    1.0
[12/05 01:16:28    101s] [ GlobalOpt              ]      1   0:00:01.8  (   7.8 % )     0:00:01.8 /  0:00:01.8    1.0
[12/05 01:16:28    101s] [ DrvOpt                 ]      3   0:00:02.7  (  11.7 % )     0:00:02.9 /  0:00:02.8    1.0
[12/05 01:16:28    101s] [ AreaOpt                ]      1   0:00:01.9  (   8.2 % )     0:00:02.0 /  0:00:02.0    1.0
[12/05 01:16:28    101s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/05 01:16:28    101s] [ IncrReplace            ]      1   0:00:00.4  (   1.6 % )     0:00:00.4 /  0:00:00.4    1.0
[12/05 01:16:28    101s] [ RefinePlace            ]      3   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.3    1.0
[12/05 01:16:28    101s] [ EarlyGlobalRoute       ]      6   0:00:02.0  (   8.6 % )     0:00:02.0 /  0:00:02.0    1.0
[12/05 01:16:28    101s] [ ExtractRC              ]      5   0:00:00.4  (   1.6 % )     0:00:00.4 /  0:00:00.4    1.0
[12/05 01:16:28    101s] [ TimingUpdate           ]      4   0:00:00.1  (   0.3 % )     0:00:00.8 /  0:00:00.8    1.0
[12/05 01:16:28    101s] [ FullDelayCalc          ]      3   0:00:01.0  (   4.4 % )     0:00:01.0 /  0:00:01.0    1.0
[12/05 01:16:28    101s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.4 % )     0:00:02.4 /  0:00:00.6    0.3
[12/05 01:16:28    101s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/05 01:16:28    101s] [ DrvReport              ]      2   0:00:01.8  (   7.6 % )     0:00:01.8 /  0:00:00.1    0.0
[12/05 01:16:28    101s] [ GenerateReports        ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.8
[12/05 01:16:28    101s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/05 01:16:28    101s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:28    101s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/05 01:16:28    101s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:28    101s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:28    101s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/05 01:16:28    101s] [ DetailRoute            ]      1   0:00:01.3  (   5.5 % )     0:00:01.3 /  0:00:01.3    1.0
[12/05 01:16:28    101s] [ MISC                   ]          0:00:06.0  (  26.0 % )     0:00:06.0 /  0:00:05.9    1.0
[12/05 01:16:28    101s] ---------------------------------------------------------------------------------------------
[12/05 01:16:28    101s]  ccopt_design #1 TOTAL              0:00:23.2  ( 100.0 % )     0:00:23.2 /  0:00:21.4    0.9
[12/05 01:16:28    101s] ---------------------------------------------------------------------------------------------
[12/05 01:16:28    101s] 
[12/05 01:16:28    101s] #% End ccopt_design (date=12/05 01:16:28, total cpu=0:00:21.4, real=0:00:23.0, peak res=1768.0M, current mem=1655.4M)
[12/05 01:16:28    101s] <CMD> saveDesign ./DBS/CHIP_CTS.inn
[12/05 01:16:28    101s] #% Begin save design ... (date=12/05 01:16:28, mem=1655.5M)
[12/05 01:16:28    101s] % Begin Save ccopt configuration ... (date=12/05 01:16:28, mem=1655.5M)
[12/05 01:16:29    101s] % End Save ccopt configuration ... (date=12/05 01:16:29, total cpu=0:00:00.0, real=0:00:01.0, peak res=1655.5M, current mem=1654.6M)
[12/05 01:16:29    101s] % Begin Save netlist data ... (date=12/05 01:16:29, mem=1654.6M)
[12/05 01:16:29    101s] Writing Binary DB to ./DBS/CHIP_CTS.inn.dat/CHIP.v.bin in single-threaded mode...
[12/05 01:16:29    101s] % End Save netlist data ... (date=12/05 01:16:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1654.6M, current mem=1654.6M)
[12/05 01:16:29    101s] Saving symbol-table file ...
[12/05 01:16:29    101s] Saving congestion map file ./DBS/CHIP_CTS.inn.dat/CHIP.route.congmap.gz ...
[12/05 01:16:29    101s] % Begin Save AAE data ... (date=12/05 01:16:29, mem=1654.9M)
[12/05 01:16:29    101s] Saving AAE Data ...
[12/05 01:16:29    101s] % End Save AAE data ... (date=12/05 01:16:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1654.9M, current mem=1654.9M)
[12/05 01:16:29    101s] Saving preference file ./DBS/CHIP_CTS.inn.dat/gui.pref.tcl ...
[12/05 01:16:29    101s] Saving mode setting ...
[12/05 01:16:29    101s] Saving global file ...
[12/05 01:16:30    102s] % Begin Save floorplan data ... (date=12/05 01:16:30, mem=1654.9M)
[12/05 01:16:30    102s] Saving floorplan file ...
[12/05 01:16:30    102s] % End Save floorplan data ... (date=12/05 01:16:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1654.9M, current mem=1654.9M)
[12/05 01:16:30    102s] Saving PG file ./DBS/CHIP_CTS.inn.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  5 01:16:30 2024)
[12/05 01:16:30    102s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2388.7M) ***
[12/05 01:16:30    102s] Saving Drc markers ...
[12/05 01:16:30    102s] ... No Drc file written since there is no markers found.
[12/05 01:16:30    102s] % Begin Save placement data ... (date=12/05 01:16:30, mem=1654.9M)
[12/05 01:16:30    102s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/05 01:16:30    102s] Save Adaptive View Pruning View Names to Binary file
[12/05 01:16:30    102s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2391.7M) ***
[12/05 01:16:30    102s] % End Save placement data ... (date=12/05 01:16:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1654.9M, current mem=1654.9M)
[12/05 01:16:30    102s] % Begin Save routing data ... (date=12/05 01:16:30, mem=1654.9M)
[12/05 01:16:30    102s] Saving route file ...
[12/05 01:16:30    102s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2388.7M) ***
[12/05 01:16:30    102s] % End Save routing data ... (date=12/05 01:16:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1655.1M, current mem=1655.1M)
[12/05 01:16:30    102s] Saving property file ./DBS/CHIP_CTS.inn.dat/CHIP.prop
[12/05 01:16:30    102s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2391.7M) ***
[12/05 01:16:31    102s] #Saving pin access data to file ./DBS/CHIP_CTS.inn.dat/CHIP.apa ...
[12/05 01:16:31    102s] #
[12/05 01:16:31    102s] % Begin Save power constraints data ... (date=12/05 01:16:31, mem=1655.2M)
[12/05 01:16:31    102s] % End Save power constraints data ... (date=12/05 01:16:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1655.2M, current mem=1655.2M)
[12/05 01:16:31    102s] Generated self-contained design CHIP_CTS.inn.dat
[12/05 01:16:31    102s] #% End save design ... (date=12/05 01:16:31, total cpu=0:00:00.6, real=0:00:03.0, peak res=1656.2M, current mem=1656.2M)
[12/05 01:16:31    102s] *** Message Summary: 0 warning(s), 0 error(s)
[12/05 01:16:31    102s] 
[12/05 01:16:46    102s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/05 01:16:46    102s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
[12/05 01:16:46    102s] *** timeDesign #2 [begin] : totSession cpu/real = 0:01:42.9/0:15:43.2 (0.1), mem = 2396.0M
[12/05 01:16:46    102s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2392.0M
[12/05 01:16:46    102s] All LLGs are deleted
[12/05 01:16:46    102s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2392.0M
[12/05 01:16:46    102s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2392.0M
[12/05 01:16:46    102s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2392.0M
[12/05 01:16:46    102s] Start to check current routing status for nets...
[12/05 01:16:46    102s] All nets are already routed correctly.
[12/05 01:16:46    102s] End to check current routing status for nets (mem=2392.0M)
[12/05 01:16:46    102s] Effort level <high> specified for reg2reg path_group
[12/05 01:16:46    102s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2394.0M
[12/05 01:16:46    102s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2394.0M
[12/05 01:16:46    102s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2394.0M
[12/05 01:16:46    102s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2394.0M
[12/05 01:16:46    102s] Fast DP-INIT is on for default
[12/05 01:16:46    103s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:2394.0M
[12/05 01:16:46    103s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2394.0M
[12/05 01:16:46    103s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2394.0M
[12/05 01:16:46    103s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2394.0M
[12/05 01:16:48    103s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.855  | 31.177  | 13.855  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   595   |   247   |   366   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/05 01:16:48    103s] Density: 0.748%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
[12/05 01:16:48    103s] Total CPU time: 0.32 sec
[12/05 01:16:48    103s] Total Real time: 2.0 sec
[12/05 01:16:48    103s] Total Memory Usage: 2391.980469 Mbytes
[12/05 01:16:48    103s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.3/0:00:02.2 (0.1), totSession cpu/real = 0:01:43.2/0:15:45.4 (0.1), mem = 2392.0M
[12/05 01:16:48    103s] 
[12/05 01:16:48    103s] =============================================================================================
[12/05 01:16:48    103s]  Final TAT Report for timeDesign #2                                             20.15-s105_1
[12/05 01:16:48    103s] =============================================================================================
[12/05 01:16:48    103s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 01:16:48    103s] ---------------------------------------------------------------------------------------------
[12/05 01:16:48    103s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:16:48    103s] [ TimingUpdate           ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.1
[12/05 01:16:48    103s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.8 % )     0:00:02.1 /  0:00:00.3    0.1
[12/05 01:16:48    103s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[12/05 01:16:48    103s] [ DrvReport              ]      1   0:00:01.9  (  85.8 % )     0:00:01.9 /  0:00:00.0    0.0
[12/05 01:16:48    103s] [ GenerateReports        ]      1   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    0.8
[12/05 01:16:48    103s] [ MISC                   ]          0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    0.7
[12/05 01:16:48    103s] ---------------------------------------------------------------------------------------------
[12/05 01:16:48    103s]  timeDesign #2 TOTAL                0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:00.3    0.1
[12/05 01:16:48    103s] ---------------------------------------------------------------------------------------------
[12/05 01:16:48    103s] 
[12/05 01:16:48    103s] Info: pop threads available for lower-level modules during optimization.
[12/05 01:19:01    110s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/05 01:19:01    110s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
[12/05 01:19:01    110s] *** timeDesign #3 [begin] : totSession cpu/real = 0:01:50.5/0:17:58.4 (0.1), mem = 2396.2M
[12/05 01:19:01    110s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2376.7M
[12/05 01:19:01    110s] All LLGs are deleted
[12/05 01:19:01    110s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2376.7M
[12/05 01:19:01    110s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2376.7M
[12/05 01:19:01    110s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2376.7M
[12/05 01:19:01    110s] Start to check current routing status for nets...
[12/05 01:19:01    110s] All nets are already routed correctly.
[12/05 01:19:01    110s] End to check current routing status for nets (mem=2376.7M)
[12/05 01:19:01    110s] Effort level <high> specified for reg2reg path_group
[12/05 01:19:02    110s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2384.7M
[12/05 01:19:02    110s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2384.7M
[12/05 01:19:02    110s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2384.7M
[12/05 01:19:02    110s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2384.7M
[12/05 01:19:02    110s] Fast DP-INIT is on for default
[12/05 01:19:02    110s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2384.7M
[12/05 01:19:02    110s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.028, MEM:2384.7M
[12/05 01:19:02    110s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2384.7M
[12/05 01:19:02    110s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2384.7M
[12/05 01:19:02    110s] Starting delay calculation for Hold views
[12/05 01:19:02    110s] #################################################################################
[12/05 01:19:02    110s] # Design Stage: PreRoute
[12/05 01:19:02    110s] # Design Name: CHIP
[12/05 01:19:02    110s] # Design Mode: 180nm
[12/05 01:19:02    110s] # Analysis Mode: MMMC Non-OCV 
[12/05 01:19:02    110s] # Parasitics Mode: No SPEF/RCDB 
[12/05 01:19:02    110s] # Signoff Settings: SI Off 
[12/05 01:19:02    110s] #################################################################################
[12/05 01:19:02    110s] Calculate delays in BcWc mode...
[12/05 01:19:02    110s] Topological Sorting (REAL = 0:00:00.0, MEM = 2382.7M, InitMEM = 2382.7M)
[12/05 01:19:02    110s] Start delay calculation (fullDC) (1 T). (MEM=2382.68)
[12/05 01:19:02    110s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[12/05 01:19:02    110s] End AAE Lib Interpolated Model. (MEM=2394.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:19:02    111s] Total number of fetched objects 1358
[12/05 01:19:02    111s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:19:02    111s] End delay calculation. (MEM=2426.63 CPU=0:00:00.3 REAL=0:00:00.0)
[12/05 01:19:02    111s] End delay calculation (fullDC). (MEM=2426.63 CPU=0:00:00.3 REAL=0:00:00.0)
[12/05 01:19:02    111s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2426.6M) ***
[12/05 01:19:02    111s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:51 mem=2426.6M)
[12/05 01:19:02    111s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 av_func_mode_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.243  |  0.243  | 19.669  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   595   |   247   |   366   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/05 01:19:02    111s] Density: 0.748%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
[12/05 01:19:02    111s] Total CPU time: 0.72 sec
[12/05 01:19:02    111s] Total Real time: 1.0 sec
[12/05 01:19:02    111s] Total Memory Usage: 2361.105469 Mbytes
[12/05 01:19:02    111s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.7/0:00:00.8 (0.9), totSession cpu/real = 0:01:51.2/0:17:59.2 (0.1), mem = 2361.1M
[12/05 01:19:02    111s] 
[12/05 01:19:02    111s] =============================================================================================
[12/05 01:19:02    111s]  Final TAT Report for timeDesign #3                                             20.15-s105_1
[12/05 01:19:02    111s] =============================================================================================
[12/05 01:19:02    111s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 01:19:02    111s] ---------------------------------------------------------------------------------------------
[12/05 01:19:02    111s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:19:02    111s] [ TimingUpdate           ]      1   0:00:00.0  (   3.9 % )     0:00:00.4 /  0:00:00.4    1.0
[12/05 01:19:02    111s] [ FullDelayCalc          ]      1   0:00:00.3  (  43.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/05 01:19:02    111s] [ OptSummaryReport       ]      1   0:00:00.0  (   6.2 % )     0:00:00.6 /  0:00:00.5    0.9
[12/05 01:19:02    111s] [ TimingReport           ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.5
[12/05 01:19:02    111s] [ GenerateReports        ]      1   0:00:00.2  (  19.3 % )     0:00:00.2 /  0:00:00.1    0.7
[12/05 01:19:02    111s] [ MISC                   ]          0:00:00.2  (  25.6 % )     0:00:00.2 /  0:00:00.2    0.9
[12/05 01:19:02    111s] ---------------------------------------------------------------------------------------------
[12/05 01:19:02    111s]  timeDesign #3 TOTAL                0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.7    0.9
[12/05 01:19:02    111s] ---------------------------------------------------------------------------------------------
[12/05 01:19:02    111s] 
[12/05 01:19:32    112s] <CMD> addIoFiller -cell EMPTY16D -prefix IOFILLER
[12/05 01:19:32    112s] Added 81 of filler cell 'EMPTY16D' on top side.
[12/05 01:19:32    112s] Added 81 of filler cell 'EMPTY16D' on left side.
[12/05 01:19:32    112s] Added 81 of filler cell 'EMPTY16D' on bottom side.
[12/05 01:19:32    112s] Added 81 of filler cell 'EMPTY16D' on right side.
[12/05 01:19:32    112s] <CMD> addIoFiller -cell EMPTY8D -prefix IOFILLER
[12/05 01:19:32    112s] Added 0 of filler cell 'EMPTY8D' on top side.
[12/05 01:19:32    112s] Added 0 of filler cell 'EMPTY8D' on left side.
[12/05 01:19:32    112s] Added 0 of filler cell 'EMPTY8D' on bottom side.
[12/05 01:19:32    112s] Added 0 of filler cell 'EMPTY8D' on right side.
[12/05 01:19:32    112s] <CMD> addIoFiller -cell EMPTY4D -prefix IOFILLER
[12/05 01:19:32    112s] Added 0 of filler cell 'EMPTY4D' on top side.
[12/05 01:19:32    112s] Added 0 of filler cell 'EMPTY4D' on left side.
[12/05 01:19:32    112s] Added 0 of filler cell 'EMPTY4D' on bottom side.
[12/05 01:19:32    112s] Added 0 of filler cell 'EMPTY4D' on right side.
[12/05 01:19:32    112s] <CMD> addIoFiller -cell EMPTY2D -prefix IOFILLER
[12/05 01:19:32    112s] Added 27 of filler cell 'EMPTY2D' on top side.
[12/05 01:19:32    112s] Added 27 of filler cell 'EMPTY2D' on left side.
[12/05 01:19:32    112s] Added 27 of filler cell 'EMPTY2D' on bottom side.
[12/05 01:19:32    112s] Added 27 of filler cell 'EMPTY2D' on right side.
[12/05 01:19:32    112s] <CMD> addIoFiller -cell EMPTY1D -prefix IOFILLER -fillAnyGap
[12/05 01:19:32    112s] Added 0 of filler cell 'EMPTY1D' on top side.
[12/05 01:19:32    112s] Added 0 of filler cell 'EMPTY1D' on left side.
[12/05 01:19:32    112s] Added 0 of filler cell 'EMPTY1D' on bottom side.
[12/05 01:19:32    112s] Added 0 of filler cell 'EMPTY1D' on right side.
[12/05 01:20:40    116s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[12/05 01:20:40    116s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
[12/05 01:20:40    116s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/05 01:20:40    116s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[12/05 01:20:40    116s] <CMD> setNanoRouteMode -quiet -routeWithEco 1
[12/05 01:20:40    116s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[12/05 01:20:40    116s] <CMD> setNanoRouteMode -quiet -routeTdrEffort 10
[12/05 01:20:40    116s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
[12/05 01:20:40    116s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/05 01:20:40    116s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[12/05 01:20:40    116s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[12/05 01:20:40    116s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 100
[12/05 01:20:40    116s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/05 01:20:40    116s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[12/05 01:20:40    116s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[12/05 01:20:40    116s] Running Native NanoRoute ...
[12/05 01:20:40    116s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[12/05 01:20:40    116s] ### Time Record (routeDesign) is installed.
[12/05 01:20:40    116s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1627.31 (MB), peak = 1768.02 (MB)
[12/05 01:20:40    116s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/05 01:20:40    116s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[12/05 01:20:40    116s] **INFO: User settings:
[12/05 01:20:40    116s] setNanoRouteMode -drouteEndIteration                            100
[12/05 01:20:40    116s] setNanoRouteMode -drouteStartIteration                          0
[12/05 01:20:40    116s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/05 01:20:40    116s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/05 01:20:40    116s] setNanoRouteMode -grouteExpTdStdDelay                           53.6
[12/05 01:20:40    116s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[12/05 01:20:40    116s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[12/05 01:20:40    116s] setNanoRouteMode -routeBottomRoutingLayer                       1
[12/05 01:20:40    116s] setNanoRouteMode -routeInsertAntennaDiode                       true
[12/05 01:20:40    116s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/05 01:20:40    116s] setNanoRouteMode -routeTdrEffort                                10
[12/05 01:20:40    116s] setNanoRouteMode -routeTopRoutingLayer                          6
[12/05 01:20:40    116s] setNanoRouteMode -routeWithEco                                  true
[12/05 01:20:40    116s] setNanoRouteMode -routeWithSiDriven                             true
[12/05 01:20:40    116s] setNanoRouteMode -routeWithTimingDriven                         true
[12/05 01:20:40    116s] setNanoRouteMode -timingEngine                                  {}
[12/05 01:20:40    116s] setDesignMode -process                                          180
[12/05 01:20:40    116s] setExtractRCMode -coupling_c_th                                 3
[12/05 01:20:40    116s] setExtractRCMode -engine                                        preRoute
[12/05 01:20:40    116s] setExtractRCMode -relative_c_th                                 0.03
[12/05 01:20:40    116s] setExtractRCMode -total_c_th                                    5
[12/05 01:20:40    116s] setDelayCalMode -enable_high_fanout                             true
[12/05 01:20:40    116s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[12/05 01:20:40    116s] setDelayCalMode -engine                                         aae
[12/05 01:20:40    116s] setDelayCalMode -ignoreNetLoad                                  false
[12/05 01:20:40    116s] setDelayCalMode -socv_accuracy_mode                             low
[12/05 01:20:40    116s] setSIMode -separate_delta_delay_on_data                         true
[12/05 01:20:40    116s] 
[12/05 01:20:40    116s] #**INFO: setDesignMode -flowEffort standard
[12/05 01:20:40    116s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/05 01:20:40    116s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/05 01:20:40    116s] OPERPROF: Starting checkPlace at level 1, MEM:2361.3M
[12/05 01:20:40    116s] z: 2, totalTracks: 1
[12/05 01:20:40    116s] z: 4, totalTracks: 1
[12/05 01:20:40    116s] z: 6, totalTracks: 1
[12/05 01:20:40    116s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/05 01:20:40    116s] All LLGs are deleted
[12/05 01:20:40    116s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2361.3M
[12/05 01:20:40    116s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2361.3M
[12/05 01:20:40    116s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2361.3M
[12/05 01:20:40    116s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2361.3M
[12/05 01:20:40    116s] Core basic site is core_5040
[12/05 01:20:40    116s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2361.3M
[12/05 01:20:40    116s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2361.3M
[12/05 01:20:40    116s] SiteArray: non-trimmed site array dimensions = 449 x 3652
[12/05 01:20:40    116s] SiteArray: use 6,897,664 bytes
[12/05 01:20:40    116s] SiteArray: current memory after site array memory allocation 2361.3M
[12/05 01:20:40    116s] SiteArray: FP blocked sites are writable
[12/05 01:20:40    116s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:2361.3M
[12/05 01:20:40    116s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:2361.3M
[12/05 01:20:40    116s] Begin checking placement ... (start mem=2361.3M, init mem=2361.3M)
[12/05 01:20:40    116s] Begin checking exclusive groups violation ...
[12/05 01:20:40    116s] There are 0 groups to check, max #box is 0, total #box is 0
[12/05 01:20:40    116s] Finished checking exclusive groups violations. Found 0 Vio.
[12/05 01:20:40    116s] 
[12/05 01:20:40    116s] Running CheckPlace using 1 thread in normal mode...
[12/05 01:20:40    116s] 
[12/05 01:20:40    116s] ...checkPlace normal is done!
[12/05 01:20:40    116s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2361.3M
[12/05 01:20:40    116s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2361.3M
[12/05 01:20:40    116s] *info: Placed = 1237           (Fixed = 11)
[12/05 01:20:40    116s] *info: Unplaced = 0           
[12/05 01:20:40    116s] Placement Density:0.59%(30364/5123885)
[12/05 01:20:40    116s] Placement Density (including fixed std cells):0.59%(30364/5123885)
[12/05 01:20:40    116s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2361.3M
[12/05 01:20:40    116s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2361.3M
[12/05 01:20:40    116s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2361.3M)
[12/05 01:20:40    116s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.042, MEM:2361.3M
[12/05 01:20:40    116s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[12/05 01:20:40    116s] 
[12/05 01:20:40    116s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/05 01:20:40    116s] *** Changed status on (12) nets in Clock.
[12/05 01:20:40    116s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2361.3M) ***
[12/05 01:20:40    116s] 
[12/05 01:20:40    116s] globalDetailRoute
[12/05 01:20:40    116s] 
[12/05 01:20:40    116s] ### Time Record (globalDetailRoute) is installed.
[12/05 01:20:40    116s] #Start globalDetailRoute on Thu Dec  5 01:20:40 2024
[12/05 01:20:40    116s] #
[12/05 01:20:40    116s] ### Time Record (Pre Callback) is installed.
[12/05 01:20:40    116s] ### Time Record (Pre Callback) is uninstalled.
[12/05 01:20:40    116s] ### Time Record (DB Import) is installed.
[12/05 01:20:40    116s] ### Time Record (Timing Data Generation) is installed.
[12/05 01:20:40    116s] ### Time Record (Timing Data Generation) is uninstalled.
[12/05 01:20:40    116s] 
[12/05 01:20:40    116s] Trim Metal Layers:
[12/05 01:20:40    116s] LayerId::1 widthSet size::4
[12/05 01:20:40    116s] LayerId::2 widthSet size::4
[12/05 01:20:40    116s] LayerId::3 widthSet size::4
[12/05 01:20:40    116s] LayerId::4 widthSet size::4
[12/05 01:20:40    116s] LayerId::5 widthSet size::4
[12/05 01:20:40    116s] LayerId::6 widthSet size::2
[12/05 01:20:40    116s] Updating RC grid for preRoute extraction ...
[12/05 01:20:40    116s] eee: pegSigSF::1.070000
[12/05 01:20:40    116s] Initializing multi-corner capacitance tables ... 
[12/05 01:20:40    116s] Initializing multi-corner resistance tables ...
[12/05 01:20:40    116s] eee: l::1 avDens::0.107773 usedTrk::21841.093252 availTrk::202657.381527 sigTrk::21841.093252
[12/05 01:20:40    116s] eee: l::2 avDens::0.030950 usedTrk::5288.920835 availTrk::170883.831493 sigTrk::5288.920835
[12/05 01:20:40    116s] eee: l::3 avDens::0.029014 usedTrk::5690.234923 availTrk::196117.675222 sigTrk::5690.234923
[12/05 01:20:40    116s] eee: l::4 avDens::0.023009 usedTrk::655.262298 availTrk::28478.771036 sigTrk::655.262298
[12/05 01:20:40    116s] eee: l::5 avDens::0.015551 usedTrk::257.580357 availTrk::16563.977550 sigTrk::257.580357
[12/05 01:20:40    116s] eee: l::6 avDens::0.084588 usedTrk::12.033333 availTrk::142.258065 sigTrk::12.033333
[12/05 01:20:40    116s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 01:20:40    116s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.260247 ; uaWl: 1.000000 ; uaWlH: 0.205670 ; aWlH: 0.000000 ; Pmax: 0.833900 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/05 01:20:40    116s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/05 01:20:40    116s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_n of net rst_n because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:40    116s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:40    116s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_valid of net in_valid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:40    116s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetrominoes[2] of net tetrominoes[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:40    116s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetrominoes[1] of net tetrominoes[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:40    116s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetrominoes[0] of net tetrominoes[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:40    116s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/position[2] of net position[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:40    116s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/position[1] of net position[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:40    116s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/position[0] of net position[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:40    116s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris_valid of net tetris_valid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:40    116s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score_valid of net score_valid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:40    116s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fail of net fail because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:40    116s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score[3] of net score[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:40    116s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score[2] of net score[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:40    116s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score[1] of net score[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:40    116s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score[0] of net score[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:40    116s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris[71] of net tetris[71] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:40    116s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris[70] of net tetris[70] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:40    116s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris[69] of net tetris[69] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:40    116s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris[68] of net tetris[68] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:40    116s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/05 01:20:40    116s] #To increase the message display limit, refer to the product command reference manual.
[12/05 01:20:40    116s] ### Net info: total nets: 1345
[12/05 01:20:40    116s] ### Net info: dirty nets: 1
[12/05 01:20:40    116s] ### Net info: marked as disconnected nets: 0
[12/05 01:20:40    116s] #num needed restored net=0
[12/05 01:20:40    116s] #need_extraction net=0 (total=1345)
[12/05 01:20:40    116s] ### Net info: fully routed nets: 12
[12/05 01:20:40    116s] ### Net info: trivial (< 2 pins) nets: 90
[12/05 01:20:40    116s] ### Net info: unrouted nets: 1243
[12/05 01:20:40    116s] ### Net info: re-extraction nets: 0
[12/05 01:20:40    116s] ### Net info: ignored nets: 0
[12/05 01:20:40    116s] ### Net info: skip routing nets: 0
[12/05 01:20:40    116s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:40    116s] #WARNING (NRDB-733) PIN fail in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:40    116s] #WARNING (NRDB-733) PIN in_valid in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:40    116s] #WARNING (NRDB-733) PIN position[0] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:40    116s] #WARNING (NRDB-733) PIN position[1] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:40    116s] #WARNING (NRDB-733) PIN position[2] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:40    116s] #WARNING (NRDB-733) PIN rst_n in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:40    116s] #WARNING (NRDB-733) PIN score[0] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:40    116s] #WARNING (NRDB-733) PIN score[1] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:40    116s] #WARNING (NRDB-733) PIN score[2] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:40    116s] #WARNING (NRDB-733) PIN score[3] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:40    116s] #WARNING (NRDB-733) PIN score_valid in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:40    116s] #WARNING (NRDB-733) PIN tetris[0] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:40    116s] #WARNING (NRDB-733) PIN tetris[10] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:40    116s] #WARNING (NRDB-733) PIN tetris[11] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:40    116s] #WARNING (NRDB-733) PIN tetris[12] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:40    116s] #WARNING (NRDB-733) PIN tetris[13] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:40    116s] #WARNING (NRDB-733) PIN tetris[14] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:40    116s] #WARNING (NRDB-733) PIN tetris[15] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:40    116s] #WARNING (NRDB-733) PIN tetris[16] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:40    116s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/05 01:20:40    116s] #To increase the message display limit, refer to the product command reference manual.
[12/05 01:20:40    116s] ### import design signature (12): route=1894251442 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2030069557 dirty_area=1338394435 del_dirty_area=0 cell=1037369230 placement=1410627475 pin_access=1815785814 inst_pattern=1 halo=0
[12/05 01:20:40    116s] ### Time Record (DB Import) is uninstalled.
[12/05 01:20:40    116s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[12/05 01:20:40    116s] #RTESIG:78da95d44d6fc2300c06e09df72bacc28149c0ec7c353932892b9bd0b62bead60095a095
[12/05 01:20:40    116s] #       daf4c0bf5f867661823a9cf3e895edc4198d3f976bc804ce49cf3a42bd2158ad05612ecc
[12/05 01:20:40    116s] #       8ca4a267819b78f4f1923d8ec6af6fef42582044985475f03bdf4ea1ef7c0b9d0fa1aa77
[12/05 01:20:40    116s] #       4f7f2837b02d0e9d87c957d31ca6509eeae2587d43e9b7457f08ffb8c93564451f9a0c26
[12/05 01:20:40    116s] #       c1b775d19eaec63a8997b1570ca19010da7ed8e84b335c5ee4ea2e6ecc5d3ca77b38e91c
[12/05 01:20:40    116s] #       708e1af1f716b687a608d79b248b90edabdd3e4eb50b6d3cb9e54c5aa0207eb2526afe8a
[12/05 01:20:40    116s] #       a4d2a0865f50341666026361c8162673053a0d1aa0b94e804e8248495468d89928ca138c
[12/05 01:20:40    116s] #       e38d40de689960346f8c032de72661023621cdf153d228203bfab2ea8fcc83d524d8b4f3
[12/05 01:20:40    116s] #       97b258bd2f57ab051367ac02625ea3b12e6997f2b8cb59178aba2cda325a5ff7c75b32b6
[12/05 01:20:40    116s] #       5b37b51f54ce10dbaab38a33718f625de7bd1c6e4020c56170bf3b4a0b8633caf15569cb
[12/05 01:20:40    116s] #       9bc1093cfc006ef40c8e
[12/05 01:20:40    116s] #
[12/05 01:20:40    116s] #Skip comparing routing design signature in db-snapshot flow
[12/05 01:20:40    116s] ### Time Record (Data Preparation) is installed.
[12/05 01:20:40    116s] #RTESIG:78da95d53d6fc2301006e0cefd15a7c04025a077fe8a3d52899556a8ed8ad2c6402448a4
[12/05 01:20:40    116s] #       c419f8f77551172ac899d98f5e9fcfbe6434fe5cae211338273deb08f58660b51684b930
[12/05 01:20:40    116s] #       33928a9e056ee2d2c74bf6381abfbebd0b6181106152d5c1ef7c3b85bef32d743e84aade
[12/05 01:20:40    116s] #       3dfda1dcc0b638741e265f4d73984279aa8b63f50da5df16fd21fce326d790157d683298
[12/05 01:20:40    116s] #       04dfd6457bba1aeb245ec65e3184424268fb61a32fcd707991abbbb83177f19ceee1a473
[12/05 01:20:40    116s] #       c0396ac4df5bd81e9a225c3f2459846c5fedf6b1ab5d68e3ca2d67d20205f19d9552f357
[12/05 01:20:40    116s] #       24950635fc82a2b13013180b43b630992bd069d000cd75027412444aa242c3f644519e60
[12/05 01:20:40    116s] #       1c6f04f246cb04a379631c683937091db009698eef924601d9d197557f641eac26c1a69d
[12/05 01:20:40    116s] #       3f298bd5fb72b55a3071c62a20e6351aeb9266298fb39c75a1a8cba22da3f5757fbc25e3
[12/05 01:20:40    116s] #       71eba6f683ca52cc3bcf13b3b133c4f6c459c5993870691b0aa4d835ee3780d282e18c72
[12/05 01:20:40    116s] #       7c55daf266b0030f3f7bd9193d
[12/05 01:20:40    116s] #
[12/05 01:20:40    116s] ### Time Record (Data Preparation) is uninstalled.
[12/05 01:20:40    116s] ### Time Record (Global Routing) is installed.
[12/05 01:20:40    116s] ### Time Record (Global Routing) is uninstalled.
[12/05 01:20:40    116s] ### Time Record (Data Preparation) is installed.
[12/05 01:20:40    116s] #Start routing data preparation on Thu Dec  5 01:20:40 2024
[12/05 01:20:40    116s] #
[12/05 01:20:40    116s] #Minimum voltage of a net in the design = 0.000.
[12/05 01:20:40    116s] #Maximum voltage of a net in the design = 1.980.
[12/05 01:20:40    116s] #Voltage range [0.000 - 1.980] has 1343 nets.
[12/05 01:20:40    116s] #Voltage range [0.000 - 0.000] has 1 net.
[12/05 01:20:40    116s] #Voltage range [1.620 - 1.980] has 1 net.
[12/05 01:20:41    116s] ### Time Record (Cell Pin Access) is installed.
[12/05 01:20:41    116s] #Rebuild pin access data for design.
[12/05 01:20:41    116s] #Initial pin access analysis.
[12/05 01:20:41    117s] #Detail pin access analysis.
[12/05 01:20:41    117s] ### Time Record (Cell Pin Access) is uninstalled.
[12/05 01:20:41    117s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[12/05 01:20:41    117s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[12/05 01:20:41    117s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[12/05 01:20:41    117s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[12/05 01:20:41    117s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[12/05 01:20:41    117s] # metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
[12/05 01:20:41    117s] #Monitoring time of adding inner blkg by smac
[12/05 01:20:41    117s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1634.48 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] #Regenerating Ggrids automatically.
[12/05 01:20:41    117s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[12/05 01:20:41    117s] #Using automatically generated G-grids.
[12/05 01:20:41    117s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/05 01:20:41    117s] #Done routing data preparation.
[12/05 01:20:41    117s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1637.15 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] ### Time Record (Data Preparation) is uninstalled.
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] #Summary of active signal nets routing constraints set by OPT:
[12/05 01:20:41    117s] #	preferred routing layers      : 0
[12/05 01:20:41    117s] #	preferred routing layer effort: 0
[12/05 01:20:41    117s] #	preferred extra space         : 0
[12/05 01:20:41    117s] #	preferred multi-cut via       : 0
[12/05 01:20:41    117s] #	avoid detour                  : 0
[12/05 01:20:41    117s] #	expansion ratio               : 0
[12/05 01:20:41    117s] #	net priority                  : 0
[12/05 01:20:41    117s] #	s2s control                   : 0
[12/05 01:20:41    117s] #	avoid chaining                : 0
[12/05 01:20:41    117s] #	inst-based stacking via       : 0
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] #Summary of active signal nets routing constraints set by USER:
[12/05 01:20:41    117s] #	preferred routing layers      : 0
[12/05 01:20:41    117s] #	preferred routing layer effort     : 0
[12/05 01:20:41    117s] #	preferred extra space              : 0
[12/05 01:20:41    117s] #	preferred multi-cut via            : 0
[12/05 01:20:41    117s] #	avoid detour                       : 0
[12/05 01:20:41    117s] #	net weight                         : 0
[12/05 01:20:41    117s] #	avoid chaining                     : 0
[12/05 01:20:41    117s] #	cell-based stacking via (required) : 0
[12/05 01:20:41    117s] #	cell-based stacking via (optional) : 0
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] #Start timing driven prevention iteration
[12/05 01:20:41    117s] ### td_prevention_read_timing_data starts on Thu Dec  5 01:20:41 2024 with memory = 1637.16 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] #----------------------------------------------------
[12/05 01:20:41    117s] # Summary of active signal nets routing constraints
[12/05 01:20:41    117s] #+--------------------------+-----------+
[12/05 01:20:41    117s] #+--------------------------+-----------+
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] #----------------------------------------------------
[12/05 01:20:41    117s] #Done timing-driven prevention
[12/05 01:20:41    117s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1637.18 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] #Total number of trivial nets (e.g. < 2 pins) = 90 (skipped).
[12/05 01:20:41    117s] #Total number of routable nets = 1255.
[12/05 01:20:41    117s] #Total number of nets in the design = 1345.
[12/05 01:20:41    117s] #1243 routable nets do not have any wires.
[12/05 01:20:41    117s] #12 routable nets have routed wires.
[12/05 01:20:41    117s] #1243 nets will be global routed.
[12/05 01:20:41    117s] #12 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/05 01:20:41    117s] ### Time Record (Data Preparation) is installed.
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] #Finished routing data preparation on Thu Dec  5 01:20:41 2024
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] #Cpu time = 00:00:00
[12/05 01:20:41    117s] #Elapsed time = 00:00:00
[12/05 01:20:41    117s] #Increased memory = 0.08 (MB)
[12/05 01:20:41    117s] #Total memory = 1637.26 (MB)
[12/05 01:20:41    117s] #Peak memory = 1768.02 (MB)
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] ### Time Record (Data Preparation) is uninstalled.
[12/05 01:20:41    117s] ### Time Record (Global Routing) is installed.
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] #Start global routing on Thu Dec  5 01:20:41 2024
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] #Start global routing initialization on Thu Dec  5 01:20:41 2024
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] #Number of eco nets is 0
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] #Start global routing data preparation on Thu Dec  5 01:20:41 2024
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] ### build_merged_routing_blockage_rect_list starts on Thu Dec  5 01:20:41 2024 with memory = 1637.63 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:41    117s] #Start routing resource analysis on Thu Dec  5 01:20:41 2024
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] ### init_is_bin_blocked starts on Thu Dec  5 01:20:41 2024 with memory = 1637.65 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:41    117s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Dec  5 01:20:41 2024 with memory = 1647.50 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:41    117s] ### adjust_flow_cap starts on Thu Dec  5 01:20:41 2024 with memory = 1648.00 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:41    117s] ### adjust_partial_route_blockage starts on Thu Dec  5 01:20:41 2024 with memory = 1648.00 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:41    117s] ### set_via_blocked starts on Thu Dec  5 01:20:41 2024 with memory = 1648.00 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:41    117s] ### copy_flow starts on Thu Dec  5 01:20:41 2024 with memory = 1648.00 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:41    117s] #Routing resource analysis is done on Thu Dec  5 01:20:41 2024
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] ### report_flow_cap starts on Thu Dec  5 01:20:41 2024 with memory = 1648.01 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] #  Resource Analysis:
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/05 01:20:41    117s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/05 01:20:41    117s] #  --------------------------------------------------------------
[12/05 01:20:41    117s] #  metal1         H        3102        1800      106929    19.81%
[12/05 01:20:41    117s] #  metal2         V        2984        1444      106929    25.60%
[12/05 01:20:41    117s] #  metal3         H        3323        1579      106929    25.43%
[12/05 01:20:41    117s] #  metal4         V        3561         867      106929    19.17%
[12/05 01:20:41    117s] #  metal5         H        3945         957      106929    19.17%
[12/05 01:20:41    117s] #  metal6         V         889         217      106929    19.39%
[12/05 01:20:41    117s] #  --------------------------------------------------------------
[12/05 01:20:41    117s] #  Total                  17806      26.70%      641574    21.43%
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] #  13 nets (0.97%) with 1 preferred extra spacing.
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:41    117s] ### analyze_m2_tracks starts on Thu Dec  5 01:20:41 2024 with memory = 1648.01 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:41    117s] ### report_initial_resource starts on Thu Dec  5 01:20:41 2024 with memory = 1648.02 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:41    117s] ### mark_pg_pins_accessibility starts on Thu Dec  5 01:20:41 2024 with memory = 1648.02 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:41    117s] ### set_net_region starts on Thu Dec  5 01:20:41 2024 with memory = 1648.02 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] #Global routing data preparation is done on Thu Dec  5 01:20:41 2024
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1648.03 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] ### prepare_level starts on Thu Dec  5 01:20:41 2024 with memory = 1648.03 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] ### init level 1 starts on Thu Dec  5 01:20:41 2024 with memory = 1648.04 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:41    117s] ### Level 1 hgrid = 327 X 327
[12/05 01:20:41    117s] ### prepare_level_flow starts on Thu Dec  5 01:20:41 2024 with memory = 1648.08 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:41    117s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] #Global routing initialization is done on Thu Dec  5 01:20:41 2024
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1648.09 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] #
[12/05 01:20:41    117s] #start global routing iteration 1...
[12/05 01:20:41    117s] ### init_flow_edge starts on Thu Dec  5 01:20:41 2024 with memory = 1648.11 (MB), peak = 1768.02 (MB)
[12/05 01:20:41    117s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:41    117s] ### routing at level 1 (topmost level) iter 0
[12/05 01:20:42    118s] ### measure_qor starts on Thu Dec  5 01:20:42 2024 with memory = 1653.96 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] ### measure_congestion starts on Thu Dec  5 01:20:42 2024 with memory = 1653.97 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:42    118s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:42    118s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1653.72 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] #
[12/05 01:20:42    118s] #start global routing iteration 2...
[12/05 01:20:42    118s] ### routing at level 1 (topmost level) iter 1
[12/05 01:20:42    118s] ### measure_qor starts on Thu Dec  5 01:20:42 2024 with memory = 1654.46 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] ### measure_congestion starts on Thu Dec  5 01:20:42 2024 with memory = 1654.46 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:42    118s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:42    118s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1654.20 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] #
[12/05 01:20:42    118s] ### route_end starts on Thu Dec  5 01:20:42 2024 with memory = 1654.21 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] #
[12/05 01:20:42    118s] #Total number of trivial nets (e.g. < 2 pins) = 90 (skipped).
[12/05 01:20:42    118s] #Total number of routable nets = 1255.
[12/05 01:20:42    118s] #Total number of nets in the design = 1345.
[12/05 01:20:42    118s] #
[12/05 01:20:42    118s] #1255 routable nets have routed wires.
[12/05 01:20:42    118s] #12 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/05 01:20:42    118s] #
[12/05 01:20:42    118s] #Routed nets constraints summary:
[12/05 01:20:42    118s] #-----------------------------
[12/05 01:20:42    118s] #        Rules   Unconstrained  
[12/05 01:20:42    118s] #-----------------------------
[12/05 01:20:42    118s] #      Default            1243  
[12/05 01:20:42    118s] #-----------------------------
[12/05 01:20:42    118s] #        Total            1243  
[12/05 01:20:42    118s] #-----------------------------
[12/05 01:20:42    118s] #
[12/05 01:20:42    118s] #Routing constraints summary of the whole design:
[12/05 01:20:42    118s] #------------------------------------------------
[12/05 01:20:42    118s] #        Rules   Pref Extra Space   Unconstrained  
[12/05 01:20:42    118s] #------------------------------------------------
[12/05 01:20:42    118s] #      Default                 12            1243  
[12/05 01:20:42    118s] #------------------------------------------------
[12/05 01:20:42    118s] #        Total                 12            1243  
[12/05 01:20:42    118s] #------------------------------------------------
[12/05 01:20:42    118s] #
[12/05 01:20:42    118s] ### cal_base_flow starts on Thu Dec  5 01:20:42 2024 with memory = 1654.22 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] ### init_flow_edge starts on Thu Dec  5 01:20:42 2024 with memory = 1654.22 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:42    118s] ### cal_flow starts on Thu Dec  5 01:20:42 2024 with memory = 1654.26 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:42    118s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:42    118s] ### report_overcon starts on Thu Dec  5 01:20:42 2024 with memory = 1654.27 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] #
[12/05 01:20:42    118s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/05 01:20:42    118s] #
[12/05 01:20:42    118s] #                 OverCon          
[12/05 01:20:42    118s] #                  #Gcell    %Gcell
[12/05 01:20:42    118s] #     Layer           (1)   OverCon  Flow/Cap
[12/05 01:20:42    118s] #  ----------------------------------------------
[12/05 01:20:42    118s] #  metal1        0(0.00%)   (0.00%)     0.22  
[12/05 01:20:42    118s] #  metal2        3(0.00%)   (0.00%)     0.02  
[12/05 01:20:42    118s] #  metal3        0(0.00%)   (0.00%)     0.01  
[12/05 01:20:42    118s] #  metal4        0(0.00%)   (0.00%)     0.00  
[12/05 01:20:42    118s] #  metal5        0(0.00%)   (0.00%)     0.00  
[12/05 01:20:42    118s] #  metal6        0(0.00%)   (0.00%)     0.00  
[12/05 01:20:42    118s] #  ----------------------------------------------
[12/05 01:20:42    118s] #     Total      3(0.00%)   (0.00%)
[12/05 01:20:42    118s] #
[12/05 01:20:42    118s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/05 01:20:42    118s] #  Overflow after GR: 0.00% H + 0.00% V
[12/05 01:20:42    118s] #
[12/05 01:20:42    118s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:42    118s] ### cal_base_flow starts on Thu Dec  5 01:20:42 2024 with memory = 1654.28 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] ### init_flow_edge starts on Thu Dec  5 01:20:42 2024 with memory = 1654.28 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:42    118s] ### cal_flow starts on Thu Dec  5 01:20:42 2024 with memory = 1654.28 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:42    118s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:42    118s] ### export_cong_map starts on Thu Dec  5 01:20:42 2024 with memory = 1654.29 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] ### PDZT_Export::export_cong_map starts on Thu Dec  5 01:20:42 2024 with memory = 1655.93 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:42    118s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:42    118s] ### import_cong_map starts on Thu Dec  5 01:20:42 2024 with memory = 1655.93 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] #Hotspot report including placement blocked areas
[12/05 01:20:42    118s] OPERPROF: Starting HotSpotCal at level 1, MEM:2395.1M
[12/05 01:20:42    118s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/05 01:20:42    118s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/05 01:20:42    118s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/05 01:20:42    118s] [hotspot] |   metal1(H)    |              0.26 |              0.26 |  1491.83  1612.79  1572.47  1693.43 |
[12/05 01:20:42    118s] [hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[12/05 01:20:42    118s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[12/05 01:20:42    118s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[12/05 01:20:42    118s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[12/05 01:20:42    118s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[12/05 01:20:42    118s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/05 01:20:42    118s] [hotspot] |      worst     | (metal1)     0.26 | (metal1)     0.26 |                                     |
[12/05 01:20:42    118s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/05 01:20:42    118s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[12/05 01:20:42    118s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/05 01:20:42    118s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/05 01:20:42    118s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[12/05 01:20:42    118s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/05 01:20:42    118s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.070, REAL:0.066, MEM:2395.1M
[12/05 01:20:42    118s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:42    118s] ### update starts on Thu Dec  5 01:20:42 2024 with memory = 1657.07 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] #Complete Global Routing.
[12/05 01:20:42    118s] #Total number of nets with non-default rule or having extra spacing = 13
[12/05 01:20:42    118s] #Total wire length = 216300 um.
[12/05 01:20:42    118s] #Total half perimeter of net bounding box = 208016 um.
[12/05 01:20:42    118s] #Total wire length on LAYER metal1 = 60773 um.
[12/05 01:20:42    118s] #Total wire length on LAYER metal2 = 91384 um.
[12/05 01:20:42    118s] #Total wire length on LAYER metal3 = 42023 um.
[12/05 01:20:42    118s] #Total wire length on LAYER metal4 = 17043 um.
[12/05 01:20:42    118s] #Total wire length on LAYER metal5 = 4959 um.
[12/05 01:20:42    118s] #Total wire length on LAYER metal6 = 118 um.
[12/05 01:20:42    118s] #Total number of vias = 9357
[12/05 01:20:42    118s] #Up-Via Summary (total 9357):
[12/05 01:20:42    118s] #           
[12/05 01:20:42    118s] #-----------------------
[12/05 01:20:42    118s] # metal1           5036
[12/05 01:20:42    118s] # metal2           3283
[12/05 01:20:42    118s] # metal3            861
[12/05 01:20:42    118s] # metal4            175
[12/05 01:20:42    118s] # metal5              2
[12/05 01:20:42    118s] #-----------------------
[12/05 01:20:42    118s] #                  9357 
[12/05 01:20:42    118s] #
[12/05 01:20:42    118s] #Total number of involved regular nets 402
[12/05 01:20:42    118s] #Maximum src to sink distance  2643.7
[12/05 01:20:42    118s] #Average of max src_to_sink distance  127.1
[12/05 01:20:42    118s] #Average of ave src_to_sink distance  91.0
[12/05 01:20:42    118s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:42    118s] ### report_overcon starts on Thu Dec  5 01:20:42 2024 with memory = 1657.50 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:42    118s] ### report_overcon starts on Thu Dec  5 01:20:42 2024 with memory = 1657.50 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] #Max overcon = 1 tracks.
[12/05 01:20:42    118s] #Total overcon = 0.00%.
[12/05 01:20:42    118s] #Worst layer Gcell overcon rate = 0.00%.
[12/05 01:20:42    118s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:42    118s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:42    118s] ### global_route design signature (15): route=817559427 net_attr=1613532331
[12/05 01:20:42    118s] #
[12/05 01:20:42    118s] #Global routing statistics:
[12/05 01:20:42    118s] #Cpu time = 00:00:01
[12/05 01:20:42    118s] #Elapsed time = 00:00:01
[12/05 01:20:42    118s] #Increased memory = 13.06 (MB)
[12/05 01:20:42    118s] #Total memory = 1650.32 (MB)
[12/05 01:20:42    118s] #Peak memory = 1768.02 (MB)
[12/05 01:20:42    118s] #
[12/05 01:20:42    118s] #Finished global routing on Thu Dec  5 01:20:42 2024
[12/05 01:20:42    118s] #
[12/05 01:20:42    118s] #
[12/05 01:20:42    118s] ### Time Record (Global Routing) is uninstalled.
[12/05 01:20:42    118s] ### Time Record (Data Preparation) is installed.
[12/05 01:20:42    118s] ### Time Record (Data Preparation) is uninstalled.
[12/05 01:20:42    118s] ### track-assign external-init starts on Thu Dec  5 01:20:42 2024 with memory = 1640.49 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] ### Time Record (Track Assignment) is installed.
[12/05 01:20:42    118s] ### Time Record (Track Assignment) is uninstalled.
[12/05 01:20:42    118s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:42    118s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1640.49 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] ### track-assign engine-init starts on Thu Dec  5 01:20:42 2024 with memory = 1640.50 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] ### Time Record (Track Assignment) is installed.
[12/05 01:20:42    118s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:42    118s] ### track-assign core-engine starts on Thu Dec  5 01:20:42 2024 with memory = 1640.56 (MB), peak = 1768.02 (MB)
[12/05 01:20:42    118s] #Start Track Assignment.
[12/05 01:20:43    118s] #Done with 2276 horizontal wires in 11 hboxes and 2435 vertical wires in 11 hboxes.
[12/05 01:20:43    119s] #Done with 482 horizontal wires in 11 hboxes and 594 vertical wires in 11 hboxes.
[12/05 01:20:43    119s] #Complete Track Assignment.
[12/05 01:20:43    119s] #Total number of nets with non-default rule or having extra spacing = 13
[12/05 01:20:43    119s] #Total wire length = 215468 um.
[12/05 01:20:43    119s] #Total half perimeter of net bounding box = 208016 um.
[12/05 01:20:43    119s] #Total wire length on LAYER metal1 = 60670 um.
[12/05 01:20:43    119s] #Total wire length on LAYER metal2 = 91188 um.
[12/05 01:20:43    119s] #Total wire length on LAYER metal3 = 41596 um.
[12/05 01:20:43    119s] #Total wire length on LAYER metal4 = 16913 um.
[12/05 01:20:43    119s] #Total wire length on LAYER metal5 = 4980 um.
[12/05 01:20:43    119s] #Total wire length on LAYER metal6 = 122 um.
[12/05 01:20:43    119s] #Total number of vias = 9357
[12/05 01:20:43    119s] #Up-Via Summary (total 9357):
[12/05 01:20:43    119s] #           
[12/05 01:20:43    119s] #-----------------------
[12/05 01:20:43    119s] # metal1           5036
[12/05 01:20:43    119s] # metal2           3283
[12/05 01:20:43    119s] # metal3            861
[12/05 01:20:43    119s] # metal4            175
[12/05 01:20:43    119s] # metal5              2
[12/05 01:20:43    119s] #-----------------------
[12/05 01:20:43    119s] #                  9357 
[12/05 01:20:43    119s] #
[12/05 01:20:43    119s] ### track_assign design signature (18): route=1538502951
[12/05 01:20:43    119s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/05 01:20:43    119s] ### Time Record (Track Assignment) is uninstalled.
[12/05 01:20:43    119s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.24 (MB), peak = 1768.02 (MB)
[12/05 01:20:43    119s] #
[12/05 01:20:43    119s] #number of short segments in preferred routing layers
[12/05 01:20:43    119s] #	
[12/05 01:20:43    119s] #	
[12/05 01:20:43    119s] #
[12/05 01:20:43    119s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/05 01:20:43    119s] #Cpu time = 00:00:02
[12/05 01:20:43    119s] #Elapsed time = 00:00:02
[12/05 01:20:43    119s] #Increased memory = 11.75 (MB)
[12/05 01:20:43    119s] #Total memory = 1641.25 (MB)
[12/05 01:20:43    119s] #Peak memory = 1768.02 (MB)
[12/05 01:20:43    119s] ### Time Record (Detail Routing) is installed.
[12/05 01:20:43    119s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[12/05 01:20:43    119s] #
[12/05 01:20:43    119s] #Start Detail Routing..
[12/05 01:20:43    119s] #start initial detail routing ...
[12/05 01:20:43    119s] ### Design has 0 dirty nets, 1981 dirty-areas)
[12/05 01:20:43    119s] #   Improving pin accessing ...
[12/05 01:20:43    119s] #    elapsed time = 00:00:00, memory = 1672.98 (MB)
[12/05 01:20:45    121s] #    completing 20% with 4 violations
[12/05 01:20:45    121s] #    elapsed time = 00:00:02, memory = 1694.54 (MB)
[12/05 01:20:45    121s] #    completing 30% with 4 violations
[12/05 01:20:45    121s] #    elapsed time = 00:00:02, memory = 1692.91 (MB)
[12/05 01:20:47    122s] #    completing 40% with 1 violations
[12/05 01:20:47    122s] #    elapsed time = 00:00:04, memory = 1698.32 (MB)
[12/05 01:20:47    123s] #    completing 50% with 1 violations
[12/05 01:20:47    123s] #    elapsed time = 00:00:04, memory = 1694.75 (MB)
[12/05 01:20:48    123s] #    completing 60% with 1 violations
[12/05 01:20:48    123s] #    elapsed time = 00:00:05, memory = 1695.68 (MB)
[12/05 01:20:49    125s] #    completing 70% with 2 violations
[12/05 01:20:49    125s] #    elapsed time = 00:00:06, memory = 1696.91 (MB)
[12/05 01:20:50    126s] #    completing 80% with 2 violations
[12/05 01:20:50    126s] #    elapsed time = 00:00:07, memory = 1694.76 (MB)
[12/05 01:20:51    127s] #    completing 90% with 3 violations
[12/05 01:20:51    127s] #    elapsed time = 00:00:08, memory = 1700.55 (MB)
[12/05 01:20:51    127s] #    completing 100% with 3 violations
[12/05 01:20:51    127s] #    elapsed time = 00:00:08, memory = 1696.36 (MB)
[12/05 01:20:51    127s] # ECO: 53.5% of the total area was rechecked for DRC, and 6.7% required routing.
[12/05 01:20:51    127s] #   number of violations = 3
[12/05 01:20:51    127s] #
[12/05 01:20:51    127s] #    By Layer and Type :
[12/05 01:20:51    127s] #	         MetSpc    Short   Totals
[12/05 01:20:51    127s] #	metal1        1        0        1
[12/05 01:20:51    127s] #	metal2        0        2        2
[12/05 01:20:51    127s] #	Totals        1        2        3
[12/05 01:20:51    127s] #448 out of 1777 instances (25.2%) need to be verified(marked ipoed), dirty area = 6.2%.
[12/05 01:20:54    130s] #   number of violations = 3
[12/05 01:20:54    130s] #
[12/05 01:20:54    130s] #    By Layer and Type :
[12/05 01:20:54    130s] #	         MetSpc    Short   Totals
[12/05 01:20:54    130s] #	metal1        1        0        1
[12/05 01:20:54    130s] #	metal2        0        2        2
[12/05 01:20:54    130s] #	Totals        1        2        3
[12/05 01:20:54    130s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1650.49 (MB), peak = 1768.02 (MB)
[12/05 01:20:54    130s] #start 1st optimization iteration ...
[12/05 01:20:54    130s] #   number of violations = 0
[12/05 01:20:54    130s] #    number of process antenna violations = 17
[12/05 01:20:54    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1650.64 (MB), peak = 1768.02 (MB)
[12/05 01:20:54    130s] #Complete Detail Routing.
[12/05 01:20:54    130s] #Total number of nets with non-default rule or having extra spacing = 13
[12/05 01:20:54    130s] #Total wire length = 221698 um.
[12/05 01:20:54    130s] #Total half perimeter of net bounding box = 208016 um.
[12/05 01:20:54    130s] #Total wire length on LAYER metal1 = 65958 um.
[12/05 01:20:54    130s] #Total wire length on LAYER metal2 = 95066 um.
[12/05 01:20:54    130s] #Total wire length on LAYER metal3 = 40084 um.
[12/05 01:20:54    130s] #Total wire length on LAYER metal4 = 16471 um.
[12/05 01:20:54    130s] #Total wire length on LAYER metal5 = 4027 um.
[12/05 01:20:54    130s] #Total wire length on LAYER metal6 = 91 um.
[12/05 01:20:54    130s] #Total number of vias = 9378
[12/05 01:20:54    130s] #Up-Via Summary (total 9378):
[12/05 01:20:54    130s] #           
[12/05 01:20:54    130s] #-----------------------
[12/05 01:20:54    130s] # metal1           5031
[12/05 01:20:54    130s] # metal2           3314
[12/05 01:20:54    130s] # metal3            883
[12/05 01:20:54    130s] # metal4            148
[12/05 01:20:54    130s] # metal5              2
[12/05 01:20:54    130s] #-----------------------
[12/05 01:20:54    130s] #                  9378 
[12/05 01:20:54    130s] #
[12/05 01:20:54    130s] #Total number of DRC violations = 0
[12/05 01:20:54    130s] ### Time Record (Detail Routing) is uninstalled.
[12/05 01:20:54    130s] #Cpu time = 00:00:12
[12/05 01:20:54    130s] #Elapsed time = 00:00:12
[12/05 01:20:54    130s] #Increased memory = 6.73 (MB)
[12/05 01:20:54    130s] #Total memory = 1647.98 (MB)
[12/05 01:20:54    130s] #Peak memory = 1768.02 (MB)
[12/05 01:20:54    130s] ### Time Record (Antenna Fixing) is installed.
[12/05 01:20:54    130s] #
[12/05 01:20:54    130s] #start routing for process antenna violation fix ...
[12/05 01:20:54    130s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[12/05 01:20:55    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1650.84 (MB), peak = 1768.02 (MB)
[12/05 01:20:55    130s] #
[12/05 01:20:55    130s] #Total number of nets with non-default rule or having extra spacing = 13
[12/05 01:20:55    130s] #Total wire length = 221700 um.
[12/05 01:20:55    130s] #Total half perimeter of net bounding box = 208016 um.
[12/05 01:20:55    130s] #Total wire length on LAYER metal1 = 65958 um.
[12/05 01:20:55    130s] #Total wire length on LAYER metal2 = 95050 um.
[12/05 01:20:55    130s] #Total wire length on LAYER metal3 = 40085 um.
[12/05 01:20:55    130s] #Total wire length on LAYER metal4 = 16488 um.
[12/05 01:20:55    130s] #Total wire length on LAYER metal5 = 4027 um.
[12/05 01:20:55    130s] #Total wire length on LAYER metal6 = 91 um.
[12/05 01:20:55    130s] #Total number of vias = 9386
[12/05 01:20:55    130s] #Up-Via Summary (total 9386):
[12/05 01:20:55    130s] #           
[12/05 01:20:55    130s] #-----------------------
[12/05 01:20:55    130s] # metal1           5031
[12/05 01:20:55    130s] # metal2           3316
[12/05 01:20:55    130s] # metal3            889
[12/05 01:20:55    130s] # metal4            148
[12/05 01:20:55    130s] # metal5              2
[12/05 01:20:55    130s] #-----------------------
[12/05 01:20:55    130s] #                  9386 
[12/05 01:20:55    130s] #
[12/05 01:20:55    130s] #Total number of DRC violations = 0
[12/05 01:20:55    130s] #Total number of process antenna violations = 0
[12/05 01:20:55    130s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/05 01:20:55    130s] #
[12/05 01:20:55    131s] #
[12/05 01:20:55    131s] #Total number of nets with non-default rule or having extra spacing = 13
[12/05 01:20:55    131s] #Total wire length = 221700 um.
[12/05 01:20:55    131s] #Total half perimeter of net bounding box = 208016 um.
[12/05 01:20:55    131s] #Total wire length on LAYER metal1 = 65958 um.
[12/05 01:20:55    131s] #Total wire length on LAYER metal2 = 95050 um.
[12/05 01:20:55    131s] #Total wire length on LAYER metal3 = 40085 um.
[12/05 01:20:55    131s] #Total wire length on LAYER metal4 = 16488 um.
[12/05 01:20:55    131s] #Total wire length on LAYER metal5 = 4027 um.
[12/05 01:20:55    131s] #Total wire length on LAYER metal6 = 91 um.
[12/05 01:20:55    131s] #Total number of vias = 9386
[12/05 01:20:55    131s] #Up-Via Summary (total 9386):
[12/05 01:20:55    131s] #           
[12/05 01:20:55    131s] #-----------------------
[12/05 01:20:55    131s] # metal1           5031
[12/05 01:20:55    131s] # metal2           3316
[12/05 01:20:55    131s] # metal3            889
[12/05 01:20:55    131s] # metal4            148
[12/05 01:20:55    131s] # metal5              2
[12/05 01:20:55    131s] #-----------------------
[12/05 01:20:55    131s] #                  9386 
[12/05 01:20:55    131s] #
[12/05 01:20:55    131s] #Total number of DRC violations = 0
[12/05 01:20:55    131s] #Total number of process antenna violations = 0
[12/05 01:20:55    131s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/05 01:20:55    131s] #
[12/05 01:20:55    131s] ### Time Record (Antenna Fixing) is uninstalled.
[12/05 01:20:55    131s] #detailRoute Statistics:
[12/05 01:20:55    131s] #Cpu time = 00:00:12
[12/05 01:20:55    131s] #Elapsed time = 00:00:12
[12/05 01:20:55    131s] #Increased memory = 6.93 (MB)
[12/05 01:20:55    131s] #Total memory = 1648.19 (MB)
[12/05 01:20:55    131s] #Peak memory = 1768.02 (MB)
[12/05 01:20:55    131s] #Skip updating routing design signature in db-snapshot flow
[12/05 01:20:55    131s] ### global_detail_route design signature (31): route=1231249931 flt_obj=0 vio=1905142130 shield_wire=1
[12/05 01:20:55    131s] ### Time Record (DB Export) is installed.
[12/05 01:20:55    131s] ### export design design signature (32): route=1231249931 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1074135722 dirty_area=0 del_dirty_area=0 cell=1037369230 placement=1410627475 pin_access=790690098 inst_pattern=1 halo=1584771555
[12/05 01:20:55    131s] ### Time Record (DB Export) is uninstalled.
[12/05 01:20:55    131s] ### Time Record (Post Callback) is installed.
[12/05 01:20:55    131s] ### Time Record (Post Callback) is uninstalled.
[12/05 01:20:55    131s] #
[12/05 01:20:55    131s] #globalDetailRoute statistics:
[12/05 01:20:55    131s] #Cpu time = 00:00:14
[12/05 01:20:55    131s] #Elapsed time = 00:00:14
[12/05 01:20:55    131s] #Increased memory = 13.19 (MB)
[12/05 01:20:55    131s] #Total memory = 1640.61 (MB)
[12/05 01:20:55    131s] #Peak memory = 1768.02 (MB)
[12/05 01:20:55    131s] #Number of warnings = 43
[12/05 01:20:55    131s] #Total number of warnings = 115
[12/05 01:20:55    131s] #Number of fails = 0
[12/05 01:20:55    131s] #Total number of fails = 0
[12/05 01:20:55    131s] #Complete globalDetailRoute on Thu Dec  5 01:20:55 2024
[12/05 01:20:55    131s] #
[12/05 01:20:55    131s] ### import design signature (33): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=790690098 inst_pattern=1 halo=0
[12/05 01:20:55    131s] ### Time Record (globalDetailRoute) is uninstalled.
[12/05 01:20:55    131s] #Default setup view is reset to av_func_mode_max.
[12/05 01:20:55    131s] 
[12/05 01:20:55    131s] detailRoute
[12/05 01:20:55    131s] 
[12/05 01:20:55    131s] ### Time Record (detailRoute) is installed.
[12/05 01:20:55    131s] #Start detailRoute on Thu Dec  5 01:20:55 2024
[12/05 01:20:55    131s] #
[12/05 01:20:55    131s] ### Time Record (Pre Callback) is installed.
[12/05 01:20:55    131s] ### Time Record (Pre Callback) is uninstalled.
[12/05 01:20:55    131s] ### Time Record (DB Import) is installed.
[12/05 01:20:55    131s] ### Time Record (Timing Data Generation) is installed.
[12/05 01:20:55    131s] ### Time Record (Timing Data Generation) is uninstalled.
[12/05 01:20:55    131s] 
[12/05 01:20:55    131s] Trim Metal Layers:
[12/05 01:20:55    131s] LayerId::1 widthSet size::4
[12/05 01:20:55    131s] LayerId::2 widthSet size::4
[12/05 01:20:55    131s] LayerId::3 widthSet size::4
[12/05 01:20:55    131s] LayerId::4 widthSet size::4
[12/05 01:20:55    131s] LayerId::5 widthSet size::4
[12/05 01:20:55    131s] LayerId::6 widthSet size::2
[12/05 01:20:55    131s] Updating RC grid for preRoute extraction ...
[12/05 01:20:55    131s] eee: pegSigSF::1.070000
[12/05 01:20:55    131s] Initializing multi-corner capacitance tables ... 
[12/05 01:20:55    131s] Initializing multi-corner resistance tables ...
[12/05 01:20:55    131s] eee: l::1 avDens::0.109723 usedTrk::23149.463097 availTrk::210980.315968 sigTrk::23149.463097
[12/05 01:20:55    131s] eee: l::2 avDens::0.033466 usedTrk::5655.415673 availTrk::168990.370092 sigTrk::5655.415673
[12/05 01:20:55    131s] eee: l::3 avDens::0.026908 usedTrk::4581.773221 availTrk::170272.421789 sigTrk::4581.773221
[12/05 01:20:55    131s] eee: l::4 avDens::0.058576 usedTrk::327.150794 availTrk::5585.064001 sigTrk::327.150794
[12/05 01:20:55    131s] eee: l::5 avDens::0.059189 usedTrk::79.905160 availTrk::1350.000000 sigTrk::79.905160
[12/05 01:20:55    131s] eee: l::6 avDens::0.029706 usedTrk::1.811111 availTrk::60.967742 sigTrk::1.811111
[12/05 01:20:55    131s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 01:20:55    131s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.304073 ; uaWl: 1.000000 ; uaWlH: 0.082071 ; aWlH: 0.000000 ; Pmax: 0.816500 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 83 ; 
[12/05 01:20:55    131s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_n of net rst_n because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:55    131s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:55    131s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_valid of net in_valid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:55    131s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetrominoes[2] of net tetrominoes[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:55    131s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetrominoes[1] of net tetrominoes[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:55    131s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetrominoes[0] of net tetrominoes[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:55    131s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/position[2] of net position[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:55    131s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/position[1] of net position[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:55    131s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/position[0] of net position[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:55    131s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris_valid of net tetris_valid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:55    131s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score_valid of net score_valid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:55    131s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fail of net fail because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:55    131s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score[3] of net score[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:55    131s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score[2] of net score[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:55    131s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score[1] of net score[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:55    131s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score[0] of net score[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:55    131s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris[71] of net tetris[71] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:55    131s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris[70] of net tetris[70] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:55    131s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris[69] of net tetris[69] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:55    131s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris[68] of net tetris[68] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 01:20:55    131s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/05 01:20:55    131s] #To increase the message display limit, refer to the product command reference manual.
[12/05 01:20:55    131s] ### Net info: total nets: 1345
[12/05 01:20:55    131s] ### Net info: dirty nets: 0
[12/05 01:20:55    131s] ### Net info: marked as disconnected nets: 0
[12/05 01:20:55    131s] #num needed restored net=0
[12/05 01:20:55    131s] #need_extraction net=0 (total=1345)
[12/05 01:20:55    131s] ### Net info: fully routed nets: 1255
[12/05 01:20:55    131s] ### Net info: trivial (< 2 pins) nets: 90
[12/05 01:20:55    131s] ### Net info: unrouted nets: 0
[12/05 01:20:55    131s] ### Net info: re-extraction nets: 0
[12/05 01:20:55    131s] ### Net info: ignored nets: 0
[12/05 01:20:55    131s] ### Net info: skip routing nets: 0
[12/05 01:20:55    131s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:55    131s] #WARNING (NRDB-733) PIN fail in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:55    131s] #WARNING (NRDB-733) PIN in_valid in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:55    131s] #WARNING (NRDB-733) PIN position[0] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:55    131s] #WARNING (NRDB-733) PIN position[1] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:55    131s] #WARNING (NRDB-733) PIN position[2] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:55    131s] #WARNING (NRDB-733) PIN rst_n in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:55    131s] #WARNING (NRDB-733) PIN score[0] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:55    131s] #WARNING (NRDB-733) PIN score[1] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:55    131s] #WARNING (NRDB-733) PIN score[2] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:55    131s] #WARNING (NRDB-733) PIN score[3] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:55    131s] #WARNING (NRDB-733) PIN score_valid in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:55    131s] #WARNING (NRDB-733) PIN tetris[0] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:55    131s] #WARNING (NRDB-733) PIN tetris[10] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:55    131s] #WARNING (NRDB-733) PIN tetris[11] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:55    131s] #WARNING (NRDB-733) PIN tetris[12] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:55    131s] #WARNING (NRDB-733) PIN tetris[13] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:55    131s] #WARNING (NRDB-733) PIN tetris[14] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:55    131s] #WARNING (NRDB-733) PIN tetris[15] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:55    131s] #WARNING (NRDB-733) PIN tetris[16] in CELL_VIEW CHIP does not have physical port.
[12/05 01:20:55    131s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/05 01:20:55    131s] #To increase the message display limit, refer to the product command reference manual.
[12/05 01:20:55    131s] ### import design signature (34): route=1959170069 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1574180607 dirty_area=0 del_dirty_area=0 cell=1037369230 placement=1410627475 pin_access=790690098 inst_pattern=1 halo=0
[12/05 01:20:55    131s] ### Time Record (DB Import) is uninstalled.
[12/05 01:20:55    131s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[12/05 01:20:55    131s] #RTESIG:78da95d53d4fc330100660667ec529ed50a4b6dcf9db6391580b42c05a05e2b691da444a
[12/05 01:20:55    131s] #       9ca1ff1e83588a4ace9dfde8ecbcbe7326d3f7c71728042e492f7a42bd2158bf08422bcc
[12/05 01:20:55    131s] #       82a4a27b819bb4f4f650dc4ea64fcfaf4238204498d54d0cbbd0cd61e843077d88b16e76
[12/05 01:20:55    131s] #       77bfc81ad896873ec0eca36d0f73a84e4d79ac3fa10adb7238c43fdc580d4539c4b68059
[12/05 01:20:55    131s] #       0c5d5376a78b65bdc4f3b2170ca19010bb61dce873337ebcc4d555dc98abb8a56b38690b
[12/05 01:20:55    131s] #       b8448df87d0bdb435bc6cb1f490ea1d8d7bb7d4ab58f5d5af9cf99bc82526a3e7ea934a8
[12/05 01:20:55    131s] #       f1ee48c6c14260da14f94dad029d070dd05267402f41e4545468d84e5264338ce78d40de
[12/05 01:20:55    131s] #       689961346f8c072d972623019751cdf3296914501c43550f47a6193509be9acd78067ede
[12/05 01:20:55    131s] #       94d5faf571bd5e317b1aa780989635ce670d934dc35cf4b16caab2ab920dcd70fc4fa64c
[12/05 01:20:55    131s] #       9ab609a3ca1b62f3f04ef1c6ab9cf3a7a14ce7ff0997839442e37e03281d18ce28763a04
[12/05 01:20:55    131s] #       6ac79bd1a46ebe007889192f
[12/05 01:20:55    131s] #
[12/05 01:20:55    131s] ### Time Record (Data Preparation) is installed.
[12/05 01:20:55    131s] #Start routing data preparation on Thu Dec  5 01:20:55 2024
[12/05 01:20:55    131s] #
[12/05 01:20:55    131s] #Minimum voltage of a net in the design = 0.000.
[12/05 01:20:55    131s] #Maximum voltage of a net in the design = 1.980.
[12/05 01:20:55    131s] #Voltage range [0.000 - 1.980] has 1343 nets.
[12/05 01:20:55    131s] #Voltage range [0.000 - 0.000] has 1 net.
[12/05 01:20:55    131s] #Voltage range [1.620 - 1.980] has 1 net.
[12/05 01:20:55    131s] ### Time Record (Cell Pin Access) is installed.
[12/05 01:20:55    131s] #Initial pin access analysis.
[12/05 01:20:55    131s] #Detail pin access analysis.
[12/05 01:20:55    131s] ### Time Record (Cell Pin Access) is uninstalled.
[12/05 01:20:55    131s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[12/05 01:20:55    131s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[12/05 01:20:55    131s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[12/05 01:20:55    131s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[12/05 01:20:55    131s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[12/05 01:20:55    131s] # metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
[12/05 01:20:55    131s] #Monitoring time of adding inner blkg by smac
[12/05 01:20:55    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1587.84 (MB), peak = 1768.02 (MB)
[12/05 01:20:55    131s] #Regenerating Ggrids automatically.
[12/05 01:20:55    131s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[12/05 01:20:55    131s] #Using automatically generated G-grids.
[12/05 01:20:55    131s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/05 01:20:55    131s] #Done routing data preparation.
[12/05 01:20:55    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1590.50 (MB), peak = 1768.02 (MB)
[12/05 01:20:55    131s] ### Time Record (Data Preparation) is uninstalled.
[12/05 01:20:55    131s] ### Time Record (Detail Routing) is installed.
[12/05 01:20:55    131s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[12/05 01:20:56    132s] #
[12/05 01:20:56    132s] #Start Detail Routing..
[12/05 01:20:56    132s] #start initial detail routing ...
[12/05 01:20:56    132s] ### Design has 0 dirty nets, has valid drcs
[12/05 01:20:56    132s] #   Improving pin accessing ...
[12/05 01:20:56    132s] #    elapsed time = 00:00:00, memory = 1593.67 (MB)
[12/05 01:20:56    132s] #   Improving pin accessing ...
[12/05 01:20:56    132s] #    elapsed time = 00:00:00, memory = 1593.72 (MB)
[12/05 01:20:56    132s] #   Improving pin accessing ...
[12/05 01:20:56    132s] #    elapsed time = 00:00:00, memory = 1593.72 (MB)
[12/05 01:20:56    132s] #   Improving pin accessing ...
[12/05 01:20:56    132s] #    elapsed time = 00:00:00, memory = 1593.72 (MB)
[12/05 01:20:56    132s] #   Improving pin accessing ...
[12/05 01:20:56    132s] #    elapsed time = 00:00:00, memory = 1593.72 (MB)
[12/05 01:20:56    132s] #   Improving pin accessing ...
[12/05 01:20:56    132s] #    elapsed time = 00:00:00, memory = 1593.72 (MB)
[12/05 01:20:56    132s] #   Improving pin accessing ...
[12/05 01:20:56    132s] #    elapsed time = 00:00:00, memory = 1593.72 (MB)
[12/05 01:20:56    132s] #   Improving pin accessing ...
[12/05 01:20:56    132s] #    elapsed time = 00:00:00, memory = 1593.72 (MB)
[12/05 01:20:56    132s] #   Improving pin accessing ...
[12/05 01:20:56    132s] #    elapsed time = 00:00:00, memory = 1593.72 (MB)
[12/05 01:20:56    132s] #   Improving pin accessing ...
[12/05 01:20:56    132s] #    elapsed time = 00:00:00, memory = 1593.72 (MB)
[12/05 01:20:56    132s] #   number of violations = 0
[12/05 01:20:56    132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1593.59 (MB), peak = 1768.02 (MB)
[12/05 01:20:56    132s] #Complete Detail Routing.
[12/05 01:20:56    132s] #Total number of nets with non-default rule or having extra spacing = 13
[12/05 01:20:56    132s] #Total wire length = 221700 um.
[12/05 01:20:56    132s] #Total half perimeter of net bounding box = 208016 um.
[12/05 01:20:56    132s] #Total wire length on LAYER metal1 = 65958 um.
[12/05 01:20:56    132s] #Total wire length on LAYER metal2 = 95050 um.
[12/05 01:20:56    132s] #Total wire length on LAYER metal3 = 40085 um.
[12/05 01:20:56    132s] #Total wire length on LAYER metal4 = 16488 um.
[12/05 01:20:56    132s] #Total wire length on LAYER metal5 = 4027 um.
[12/05 01:20:56    132s] #Total wire length on LAYER metal6 = 91 um.
[12/05 01:20:56    132s] #Total number of vias = 9386
[12/05 01:20:56    132s] #Up-Via Summary (total 9386):
[12/05 01:20:56    132s] #           
[12/05 01:20:56    132s] #-----------------------
[12/05 01:20:56    132s] # metal1           5031
[12/05 01:20:56    132s] # metal2           3316
[12/05 01:20:56    132s] # metal3            889
[12/05 01:20:56    132s] # metal4            148
[12/05 01:20:56    132s] # metal5              2
[12/05 01:20:56    132s] #-----------------------
[12/05 01:20:56    132s] #                  9386 
[12/05 01:20:56    132s] #
[12/05 01:20:56    132s] #Total number of DRC violations = 0
[12/05 01:20:56    132s] ### Time Record (Detail Routing) is uninstalled.
[12/05 01:20:56    132s] #Cpu time = 00:00:01
[12/05 01:20:56    132s] #Elapsed time = 00:00:01
[12/05 01:20:56    132s] #Increased memory = 7.66 (MB)
[12/05 01:20:56    132s] #Total memory = 1590.93 (MB)
[12/05 01:20:56    132s] #Peak memory = 1768.02 (MB)
[12/05 01:20:56    132s] ### Time Record (Antenna Fixing) is installed.
[12/05 01:20:56    132s] #
[12/05 01:20:56    132s] #start routing for process antenna violation fix ...
[12/05 01:20:56    132s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[12/05 01:20:56    132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1593.60 (MB), peak = 1768.02 (MB)
[12/05 01:20:56    132s] #
[12/05 01:20:56    132s] #Total number of nets with non-default rule or having extra spacing = 13
[12/05 01:20:56    132s] #Total wire length = 221700 um.
[12/05 01:20:56    132s] #Total half perimeter of net bounding box = 208016 um.
[12/05 01:20:56    132s] #Total wire length on LAYER metal1 = 65958 um.
[12/05 01:20:56    132s] #Total wire length on LAYER metal2 = 95050 um.
[12/05 01:20:56    132s] #Total wire length on LAYER metal3 = 40085 um.
[12/05 01:20:56    132s] #Total wire length on LAYER metal4 = 16488 um.
[12/05 01:20:56    132s] #Total wire length on LAYER metal5 = 4027 um.
[12/05 01:20:56    132s] #Total wire length on LAYER metal6 = 91 um.
[12/05 01:20:56    132s] #Total number of vias = 9386
[12/05 01:20:56    132s] #Up-Via Summary (total 9386):
[12/05 01:20:56    132s] #           
[12/05 01:20:56    132s] #-----------------------
[12/05 01:20:56    132s] # metal1           5031
[12/05 01:20:56    132s] # metal2           3316
[12/05 01:20:56    132s] # metal3            889
[12/05 01:20:56    132s] # metal4            148
[12/05 01:20:56    132s] # metal5              2
[12/05 01:20:56    132s] #-----------------------
[12/05 01:20:56    132s] #                  9386 
[12/05 01:20:56    132s] #
[12/05 01:20:56    132s] #Total number of DRC violations = 0
[12/05 01:20:56    132s] #Total number of process antenna violations = 0
[12/05 01:20:56    132s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/05 01:20:56    132s] #
[12/05 01:20:56    132s] #
[12/05 01:20:56    132s] #Total number of nets with non-default rule or having extra spacing = 13
[12/05 01:20:56    132s] #Total wire length = 221700 um.
[12/05 01:20:56    132s] #Total half perimeter of net bounding box = 208016 um.
[12/05 01:20:56    132s] #Total wire length on LAYER metal1 = 65958 um.
[12/05 01:20:56    132s] #Total wire length on LAYER metal2 = 95050 um.
[12/05 01:20:56    132s] #Total wire length on LAYER metal3 = 40085 um.
[12/05 01:20:56    132s] #Total wire length on LAYER metal4 = 16488 um.
[12/05 01:20:56    132s] #Total wire length on LAYER metal5 = 4027 um.
[12/05 01:20:56    132s] #Total wire length on LAYER metal6 = 91 um.
[12/05 01:20:56    132s] #Total number of vias = 9386
[12/05 01:20:56    132s] #Up-Via Summary (total 9386):
[12/05 01:20:56    132s] #           
[12/05 01:20:56    132s] #-----------------------
[12/05 01:20:56    132s] # metal1           5031
[12/05 01:20:56    132s] # metal2           3316
[12/05 01:20:56    132s] # metal3            889
[12/05 01:20:56    132s] # metal4            148
[12/05 01:20:56    132s] # metal5              2
[12/05 01:20:56    132s] #-----------------------
[12/05 01:20:56    132s] #                  9386 
[12/05 01:20:56    132s] #
[12/05 01:20:56    132s] #Total number of DRC violations = 0
[12/05 01:20:56    132s] #Total number of process antenna violations = 0
[12/05 01:20:56    132s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/05 01:20:56    132s] #
[12/05 01:20:56    132s] ### Time Record (Antenna Fixing) is uninstalled.
[12/05 01:20:56    132s] ### detail_route design signature (42): route=1578259014 flt_obj=0 vio=1905142130 shield_wire=1
[12/05 01:20:56    132s] ### Time Record (DB Export) is installed.
[12/05 01:20:56    132s] ### export design design signature (43): route=1578259014 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1571150701 dirty_area=0 del_dirty_area=0 cell=1037369230 placement=1410627475 pin_access=790690098 inst_pattern=1 halo=1584771555
[12/05 01:20:56    132s] ### Time Record (DB Export) is uninstalled.
[12/05 01:20:56    132s] ### Time Record (Post Callback) is installed.
[12/05 01:20:56    132s] ### Time Record (Post Callback) is uninstalled.
[12/05 01:20:56    132s] #
[12/05 01:20:56    132s] #detailRoute statistics:
[12/05 01:20:56    132s] #Cpu time = 00:00:02
[12/05 01:20:56    132s] #Elapsed time = 00:00:01
[12/05 01:20:56    132s] #Increased memory = -19.16 (MB)
[12/05 01:20:56    132s] #Total memory = 1586.57 (MB)
[12/05 01:20:56    132s] #Peak memory = 1768.02 (MB)
[12/05 01:20:56    132s] #Number of warnings = 42
[12/05 01:20:56    132s] #Total number of warnings = 157
[12/05 01:20:56    132s] #Number of fails = 0
[12/05 01:20:56    132s] #Total number of fails = 0
[12/05 01:20:56    132s] #Complete detailRoute on Thu Dec  5 01:20:56 2024
[12/05 01:20:56    132s] #
[12/05 01:20:56    132s] ### import design signature (44): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=790690098 inst_pattern=1 halo=0
[12/05 01:20:56    132s] ### Time Record (detailRoute) is uninstalled.
[12/05 01:20:56    132s] #Default setup view is reset to av_func_mode_max.
[12/05 01:20:56    132s] #routeDesign: cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1587.06 (MB), peak = 1768.02 (MB)
[12/05 01:20:56    132s] *** Message Summary: 0 warning(s), 0 error(s)
[12/05 01:20:56    132s] 
[12/05 01:20:56    132s] ### Time Record (routeDesign) is uninstalled.
[12/05 01:20:56    132s] ### 
[12/05 01:20:56    132s] ###   Scalability Statistics
[12/05 01:20:56    132s] ### 
[12/05 01:20:56    132s] ### --------------------------------+----------------+----------------+----------------+
[12/05 01:20:56    132s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/05 01:20:56    132s] ### --------------------------------+----------------+----------------+----------------+
[12/05 01:20:56    132s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/05 01:20:56    132s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/05 01:20:56    132s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/05 01:20:56    132s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/05 01:20:56    132s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/05 01:20:56    132s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/05 01:20:56    132s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[12/05 01:20:56    132s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[12/05 01:20:56    132s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/05 01:20:56    132s] ###   Detail Routing                |        00:00:12|        00:00:12|             1.0|
[12/05 01:20:56    132s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[12/05 01:20:56    132s] ###   Entire Command                |        00:00:16|        00:00:16|             1.0|
[12/05 01:20:56    132s] ### --------------------------------+----------------+----------------+----------------+
[12/05 01:20:56    132s] ### 
[12/05 01:21:17    133s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[12/05 01:21:17    133s] VERIFY_CONNECTIVITY use new engine.
[12/05 01:21:17    133s] 
[12/05 01:21:17    133s] ******** Start: VERIFY CONNECTIVITY ********
[12/05 01:21:17    133s] Start Time: Thu Dec  5 01:21:17 2024
[12/05 01:21:17    133s] 
[12/05 01:21:17    133s] Design Name: CHIP
[12/05 01:21:17    133s] Database Units: 1000
[12/05 01:21:17    133s] Design Boundary: (0.0000, 0.0000) (2745.3600, 2745.3600)
[12/05 01:21:17    133s] Error Limit = 1000; Warning Limit = 50
[12/05 01:21:17    133s] Check all nets
[12/05 01:21:17    134s] 
[12/05 01:21:17    134s] Begin Summary 
[12/05 01:21:17    134s]   Found no problems or warnings.
[12/05 01:21:17    134s] End Summary
[12/05 01:21:17    134s] 
[12/05 01:21:17    134s] End Time: Thu Dec  5 01:21:17 2024
[12/05 01:21:17    134s] Time Elapsed: 0:00:00.0
[12/05 01:21:17    134s] 
[12/05 01:21:17    134s] ******** End: VERIFY CONNECTIVITY ********
[12/05 01:21:17    134s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/05 01:21:17    134s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[12/05 01:21:17    134s] 
[12/05 01:21:25    134s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/05 01:21:25    134s] <CMD> get_verify_drc_mode -quiet -area
[12/05 01:21:25    134s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/05 01:21:25    134s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/05 01:21:25    134s] <CMD> get_verify_drc_mode -check_only -quiet
[12/05 01:21:25    134s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/05 01:21:25    134s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/05 01:21:25    134s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/05 01:21:25    134s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/05 01:21:25    134s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/05 01:21:25    134s] <CMD> get_verify_drc_mode -limit -quiet
[12/05 01:21:31    134s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[12/05 01:21:31    134s] <CMD> verify_drc
[12/05 01:21:31    134s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/05 01:21:31    134s] #-report CHIP.drc.rpt                    # string, default="", user setting
[12/05 01:21:31    134s]  *** Starting Verify DRC (MEM: 2334.1) ***
[12/05 01:21:31    134s] 
[12/05 01:21:31    134s]   VERIFY DRC ...... Starting Verification
[12/05 01:21:31    134s]   VERIFY DRC ...... Initializing
[12/05 01:21:31    134s]   VERIFY DRC ...... Deleting Existing Violations
[12/05 01:21:31    134s]   VERIFY DRC ...... Creating Sub-Areas
[12/05 01:21:31    134s]   VERIFY DRC ...... Using new threading
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 249.600 249.600} 1 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {249.600 0.000 499.200 249.600} 2 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {499.200 0.000 748.800 249.600} 3 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {748.800 0.000 998.400 249.600} 4 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {998.400 0.000 1248.000 249.600} 5 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1248.000 0.000 1497.600 249.600} 6 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1497.600 0.000 1747.200 249.600} 7 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1747.200 0.000 1996.800 249.600} 8 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1996.800 0.000 2246.400 249.600} 9 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {2246.400 0.000 2496.000 249.600} 10 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {2496.000 0.000 2745.360 249.600} 11 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {0.000 249.600 249.600 499.200} 12 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {249.600 249.600 499.200 499.200} 13 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {499.200 249.600 748.800 499.200} 14 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {748.800 249.600 998.400 499.200} 15 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {998.400 249.600 1248.000 499.200} 16 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1248.000 249.600 1497.600 499.200} 17 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1497.600 249.600 1747.200 499.200} 18 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1747.200 249.600 1996.800 499.200} 19 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1996.800 249.600 2246.400 499.200} 20 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {2246.400 249.600 2496.000 499.200} 21 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {2496.000 249.600 2745.360 499.200} 22 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {0.000 499.200 249.600 748.800} 23 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {249.600 499.200 499.200 748.800} 24 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {499.200 499.200 748.800 748.800} 25 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {748.800 499.200 998.400 748.800} 26 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {998.400 499.200 1248.000 748.800} 27 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1248.000 499.200 1497.600 748.800} 28 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1497.600 499.200 1747.200 748.800} 29 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1747.200 499.200 1996.800 748.800} 30 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1996.800 499.200 2246.400 748.800} 31 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {2246.400 499.200 2496.000 748.800} 32 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {2496.000 499.200 2745.360 748.800} 33 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {0.000 748.800 249.600 998.400} 34 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {249.600 748.800 499.200 998.400} 35 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {499.200 748.800 748.800 998.400} 36 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {748.800 748.800 998.400 998.400} 37 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {998.400 748.800 1248.000 998.400} 38 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1248.000 748.800 1497.600 998.400} 39 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1497.600 748.800 1747.200 998.400} 40 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1747.200 748.800 1996.800 998.400} 41 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1996.800 748.800 2246.400 998.400} 42 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {2246.400 748.800 2496.000 998.400} 43 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {2496.000 748.800 2745.360 998.400} 44 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {0.000 998.400 249.600 1248.000} 45 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {249.600 998.400 499.200 1248.000} 46 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {499.200 998.400 748.800 1248.000} 47 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {748.800 998.400 998.400 1248.000} 48 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {998.400 998.400 1248.000 1248.000} 49 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1248.000 998.400 1497.600 1248.000} 50 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1497.600 998.400 1747.200 1248.000} 51 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1747.200 998.400 1996.800 1248.000} 52 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1996.800 998.400 2246.400 1248.000} 53 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {2246.400 998.400 2496.000 1248.000} 54 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {2496.000 998.400 2745.360 1248.000} 55 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {0.000 1248.000 249.600 1497.600} 56 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {249.600 1248.000 499.200 1497.600} 57 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {499.200 1248.000 748.800 1497.600} 58 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {748.800 1248.000 998.400 1497.600} 59 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {998.400 1248.000 1248.000 1497.600} 60 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1248.000 1248.000 1497.600 1497.600} 61 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1497.600 1248.000 1747.200 1497.600} 62 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1747.200 1248.000 1996.800 1497.600} 63 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1996.800 1248.000 2246.400 1497.600} 64 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {2246.400 1248.000 2496.000 1497.600} 65 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {2496.000 1248.000 2745.360 1497.600} 66 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {0.000 1497.600 249.600 1747.200} 67 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {249.600 1497.600 499.200 1747.200} 68 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {499.200 1497.600 748.800 1747.200} 69 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {748.800 1497.600 998.400 1747.200} 70 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {998.400 1497.600 1248.000 1747.200} 71 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1248.000 1497.600 1497.600 1747.200} 72 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1497.600 1497.600 1747.200 1747.200} 73 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1747.200 1497.600 1996.800 1747.200} 74 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1996.800 1497.600 2246.400 1747.200} 75 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {2246.400 1497.600 2496.000 1747.200} 76 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {2496.000 1497.600 2745.360 1747.200} 77 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {0.000 1747.200 249.600 1996.800} 78 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {249.600 1747.200 499.200 1996.800} 79 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {499.200 1747.200 748.800 1996.800} 80 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {748.800 1747.200 998.400 1996.800} 81 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {998.400 1747.200 1248.000 1996.800} 82 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1248.000 1747.200 1497.600 1996.800} 83 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1497.600 1747.200 1747.200 1996.800} 84 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1747.200 1747.200 1996.800 1996.800} 85 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {1996.800 1747.200 2246.400 1996.800} 86 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {2246.400 1747.200 2496.000 1996.800} 87 of 121
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[12/05 01:21:31    134s]   VERIFY DRC ...... Sub-Area: {2496.000 1747.200 2745.360 1996.800} 88 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {0.000 1996.800 249.600 2246.400} 89 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {249.600 1996.800 499.200 2246.400} 90 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {499.200 1996.800 748.800 2246.400} 91 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {748.800 1996.800 998.400 2246.400} 92 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {998.400 1996.800 1248.000 2246.400} 93 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {1248.000 1996.800 1497.600 2246.400} 94 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {1497.600 1996.800 1747.200 2246.400} 95 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {1747.200 1996.800 1996.800 2246.400} 96 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {1996.800 1996.800 2246.400 2246.400} 97 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {2246.400 1996.800 2496.000 2246.400} 98 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {2496.000 1996.800 2745.360 2246.400} 99 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {0.000 2246.400 249.600 2496.000} 100 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {249.600 2246.400 499.200 2496.000} 101 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {499.200 2246.400 748.800 2496.000} 102 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {748.800 2246.400 998.400 2496.000} 103 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {998.400 2246.400 1248.000 2496.000} 104 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {1248.000 2246.400 1497.600 2496.000} 105 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {1497.600 2246.400 1747.200 2496.000} 106 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {1747.200 2246.400 1996.800 2496.000} 107 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {1996.800 2246.400 2246.400 2496.000} 108 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {2246.400 2246.400 2496.000 2496.000} 109 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {2496.000 2246.400 2745.360 2496.000} 110 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {0.000 2496.000 249.600 2745.360} 111 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {249.600 2496.000 499.200 2745.360} 112 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {499.200 2496.000 748.800 2745.360} 113 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {748.800 2496.000 998.400 2745.360} 114 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {998.400 2496.000 1248.000 2745.360} 115 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {1248.000 2496.000 1497.600 2745.360} 116 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {1497.600 2496.000 1747.200 2745.360} 117 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {1747.200 2496.000 1996.800 2745.360} 118 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {1996.800 2496.000 2246.400 2745.360} 119 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {2246.400 2496.000 2496.000 2745.360} 120 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area: {2496.000 2496.000 2745.360 2745.360} 121 of 121
[12/05 01:21:31    135s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[12/05 01:21:31    135s] 
[12/05 01:21:31    135s]   Verification Complete : 0 Viols.
[12/05 01:21:31    135s] 
[12/05 01:21:31    135s]  *** End Verify DRC (CPU: 0:00:00.5  ELAPSED TIME: 0.00  MEM: 4.0M) ***
[12/05 01:21:31    135s] 
[12/05 01:21:31    135s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/05 01:22:01    136s] <CMD> saveDesign CHIP_nanoRoute.inn
[12/05 01:22:01    136s] #% Begin save design ... (date=12/05 01:22:01, mem=1597.3M)
[12/05 01:22:01    136s] % Begin Save ccopt configuration ... (date=12/05 01:22:01, mem=1597.3M)
[12/05 01:22:01    136s] % End Save ccopt configuration ... (date=12/05 01:22:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1597.4M, current mem=1597.4M)
[12/05 01:22:01    136s] % Begin Save netlist data ... (date=12/05 01:22:01, mem=1597.4M)
[12/05 01:22:01    136s] Writing Binary DB to CHIP_nanoRoute.inn.dat/CHIP.v.bin in single-threaded mode...
[12/05 01:22:01    136s] % End Save netlist data ... (date=12/05 01:22:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1597.4M, current mem=1597.4M)
[12/05 01:22:01    136s] Saving symbol-table file ...
[12/05 01:22:01    136s] Saving congestion map file CHIP_nanoRoute.inn.dat/CHIP.route.congmap.gz ...
[12/05 01:22:02    136s] % Begin Save AAE data ... (date=12/05 01:22:02, mem=1597.4M)
[12/05 01:22:02    136s] Saving AAE Data ...
[12/05 01:22:02    136s] AAE DB initialization (MEM=2349.17 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/05 01:22:02    136s] % End Save AAE data ... (date=12/05 01:22:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=1598.3M, current mem=1598.3M)
[12/05 01:22:02    136s] Saving preference file CHIP_nanoRoute.inn.dat/gui.pref.tcl ...
[12/05 01:22:02    136s] Saving mode setting ...
[12/05 01:22:02    136s] Saving global file ...
[12/05 01:22:02    136s] % Begin Save floorplan data ... (date=12/05 01:22:02, mem=1598.3M)
[12/05 01:22:02    136s] Saving floorplan file ...
[12/05 01:22:02    136s] % End Save floorplan data ... (date=12/05 01:22:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1598.3M, current mem=1598.3M)
[12/05 01:22:02    136s] Saving PG file CHIP_nanoRoute.inn.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  5 01:22:02 2024)
[12/05 01:22:03    136s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2349.7M) ***
[12/05 01:22:03    136s] Saving Drc markers ...
[12/05 01:22:03    136s] ... No Drc file written since there is no markers found.
[12/05 01:22:03    136s] % Begin Save placement data ... (date=12/05 01:22:03, mem=1598.3M)
[12/05 01:22:03    136s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/05 01:22:03    136s] Save Adaptive View Pruning View Names to Binary file
[12/05 01:22:03    136s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2352.7M) ***
[12/05 01:22:03    136s] % End Save placement data ... (date=12/05 01:22:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1598.3M, current mem=1598.3M)
[12/05 01:22:03    136s] % Begin Save routing data ... (date=12/05 01:22:03, mem=1598.3M)
[12/05 01:22:03    136s] Saving route file ...
[12/05 01:22:03    136s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2349.7M) ***
[12/05 01:22:03    136s] % End Save routing data ... (date=12/05 01:22:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1598.3M, current mem=1598.3M)
[12/05 01:22:03    136s] Saving property file CHIP_nanoRoute.inn.dat/CHIP.prop
[12/05 01:22:03    136s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2352.7M) ***
[12/05 01:22:03    136s] #Saving pin access data to file CHIP_nanoRoute.inn.dat/CHIP.apa ...
[12/05 01:22:03    136s] #
[12/05 01:22:04    136s] % Begin Save power constraints data ... (date=12/05 01:22:03, mem=1598.4M)
[12/05 01:22:04    136s] % End Save power constraints data ... (date=12/05 01:22:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1598.4M, current mem=1598.4M)
[12/05 01:22:04    137s] Generated self-contained design CHIP_nanoRoute.inn.dat
[12/05 01:22:04    137s] #% End save design ... (date=12/05 01:22:04, total cpu=0:00:00.8, real=0:00:03.0, peak res=1598.7M, current mem=1598.7M)
[12/05 01:22:04    137s] *** Message Summary: 0 warning(s), 0 error(s)
[12/05 01:22:04    137s] 
[12/05 01:22:33    138s] <CMD> setAnalysisMode -cppr none -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew false -analysisType onChipVariation -log true
[12/05 01:23:25    142s] <CMD> setExtractRCMode -engine postRoute -effortLevel signoff -coupled true -capFilterMode relOnly -coupling_c_th 3 -total_c_th 5 -relative_c_th 0.03 -lefTechFileMap layermap/lefdef.layermap.cmd
[12/05 01:23:38    143s] <CMD> setExtractRCMode -engine postRoute
[12/05 01:23:45    143s] <CMD> setExtractRCMode -effortLevel high
[12/05 01:23:53    143s] <CMD> setDelayCalMode -SIAware true
[12/05 01:24:23    145s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/05 01:24:23    145s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[12/05 01:24:23    145s] *** timeDesign #4 [begin] : totSession cpu/real = 0:02:25.3/0:23:20.0 (0.1), mem = 2355.9M
[12/05 01:24:23    145s]  Reset EOS DB
[12/05 01:24:23    145s] Ignoring AAE DB Resetting ...
[12/05 01:24:23    145s] Extraction called for design 'CHIP' of instances=1777 and nets=1345 using extraction engine 'postRoute' at effort level 'high' .
[12/05 01:24:23    145s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'CHIP'. Number of corners is 1.
[12/05 01:24:23    145s] No IQuantus parasitic data in Innovus. Going for full-chip extraction.
[12/05 01:24:23    145s]  Min pitch recieved = 2240 
[12/05 01:24:23    145s] IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.
[12/05 01:24:23    145s] 
[12/05 01:24:23    145s] IQuantus Extraction engine initialization using 1 tech files:
[12/05 01:24:23    145s] 	RC/icecaps.tch at temperature 25C . 
[12/05 01:24:23    145s] 
[12/05 01:24:23    145s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[12/05 01:24:24    146s] Reading layer map file 'layermap/lefdef.layermap.cmd'.
[12/05 01:24:24    146s] lef metal layer metal1 (1) mapped to tech layer ME1_C (6) 
[12/05 01:24:24    146s] lef metal layer metal2 (2) mapped to tech layer ME2_C (8) 
[12/05 01:24:24    146s] lef metal layer metal3 (3) mapped to tech layer ME3_C (10) 
[12/05 01:24:24    146s] lef metal layer metal4 (4) mapped to tech layer ME4_C (12) 
[12/05 01:24:24    146s] lef metal layer metal5 (5) mapped to tech layer ME5_C (14) 
[12/05 01:24:24    146s] lef metal layer metal6 (6) mapped to tech layer ME6_C (18) 
[12/05 01:24:24    146s] lef via layer via (2) mapped to tech layer VIA1 (7) 
[12/05 01:24:24    146s] lef via layer via2 (3) mapped to tech layer VIA2 (9) 
[12/05 01:24:24    146s] lef via layer via3 (4) mapped to tech layer VIA3 (11) 
[12/05 01:24:24    146s] lef via layer via4 (5) mapped to tech layer VIA4 (13) 
[12/05 01:24:24    146s] lef via layer via5 (6) mapped to tech layer VIA5 (16) 
[12/05 01:24:24    146s] **WARN: (IMPEXT-1241):	No poly layer found in the layermap file, 'layermap/lefdef.layermap.cmd'.
[12/05 01:24:24    146s] Type 'man IMPEXT-1241' for more detail.
[12/05 01:24:24    146s] **WARN: (IMPEXT-1242):	No cut layer found between poly layer and first metal layer in layermap file 'layermap/lefdef.layermap.cmd'.
[12/05 01:24:24    146s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[12/05 01:24:24    146s] IQuantus Extraction engine initialized successfully.
[12/05 01:24:24    146s] 
[12/05 01:24:24    146s] Dumping IQuantus extraction options in file 'extLogDir/IQuantus_05-Dec-2024_01:24:23_126035_DDBkoF/extr.CHIP.extraction_options.log'.
[12/05 01:24:24    146s] Initialization for IQuantus Fullchip Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2391.293M)
[12/05 01:24:24    146s] QX tile count(x,y) : (28,28)
[12/05 01:24:24    146s] FE-QX grid count(x,y) :  (91,91)
[12/05 01:24:24    146s] Halo size : 11.094000 micron 
[12/05 01:24:24    146s] 
[12/05 01:24:24    146s] Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2391.312M)
[12/05 01:24:25    146s] Geometry processing of nets STARTED.................... DONE (NETS: 1255  Geometries: 37005  CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2462.258M)
[12/05 01:24:25    146s] 
[12/05 01:24:25    146s] Extraction of Geometries STARTED.
[12/05 01:24:25    146s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[12/05 01:24:28    149s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[12/05 01:24:28    149s] Extraction of Geometries DONE (NETS: 1255  CPU Time: 0:00:03.3  Real Time: 0:00:03.0  MEM: 2544.406M)
[12/05 01:24:28    149s] 
[12/05 01:24:28    149s] Parasitic Network Creation STARTED
[12/05 01:24:28    149s] Creating parasitic data file '/tmp/innovus_temp_126035_ee23_iclab131_6u6PC7/CHIP_126035_YPyPM3.rcdb.d' for storing RC.
[12/05 01:24:28    149s] ....................
[12/05 01:24:29    149s] Number of Extracted Resistors     : 29599
[12/05 01:24:29    149s] Number of Extracted Ground Caps   : 30889
[12/05 01:24:29    149s] Number of Extracted Coupling Caps : 13702
[12/05 01:24:29    149s] Parasitic Network Creation DONE (Nets: 1255  CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2568.418M)
[12/05 01:24:29    149s] 
[12/05 01:24:29    149s] IQuantus Extraction engine is being closed... 
[12/05 01:24:29    150s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2568.414M)
[12/05 01:24:29    150s] Opening parasitic data file '/tmp/innovus_temp_126035_ee23_iclab131_6u6PC7/CHIP_126035_YPyPM3.rcdb.d' for reading (mem: 2568.414M)
[12/05 01:24:29    150s] processing rcdb (/tmp/innovus_temp_126035_ee23_iclab131_6u6PC7/CHIP_126035_YPyPM3.rcdb.d) for hinst (top) of cell (CHIP);
[12/05 01:24:29    150s] Closing parasitic data file '/tmp/innovus_temp_126035_ee23_iclab131_6u6PC7/CHIP_126035_YPyPM3.rcdb.d': 0 access done (mem: 2568.414M)
[12/05 01:24:29    150s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=2568.414M)
[12/05 01:24:29    150s] IQuantus Fullchip Extraction DONE (CPU Time: 0:00:05.2  Real Time: 0:00:06.0  MEM: 2568.414M)
[12/05 01:24:29    150s] Starting delay calculation for Setup views
[12/05 01:24:29    150s] AAE DB initialization (MEM=2566.41 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/05 01:24:29    150s] AAE_INFO: resetNetProps viewIdx 0 
[12/05 01:24:29    150s] Starting SI iteration 1 using Infinite Timing Windows
[12/05 01:24:29    150s] #################################################################################
[12/05 01:24:29    150s] # Design Stage: PostRoute
[12/05 01:24:29    150s] # Design Name: CHIP
[12/05 01:24:29    150s] # Design Mode: 180nm
[12/05 01:24:29    150s] # Analysis Mode: MMMC OCV 
[12/05 01:24:29    150s] # Parasitics Mode: SPEF/RCDB 
[12/05 01:24:29    150s] # Signoff Settings: SI On 
[12/05 01:24:29    150s] #################################################################################
[12/05 01:24:29    150s] AAE_INFO: 1 threads acquired from CTE.
[12/05 01:24:29    150s] Setting infinite Tws ...
[12/05 01:24:29    150s] First Iteration Infinite Tw... 
[12/05 01:24:29    150s] Calculate early delays in OCV mode...
[12/05 01:24:29    150s] Calculate late delays in OCV mode...
[12/05 01:24:29    150s] Topological Sorting (REAL = 0:00:00.0, MEM = 2566.4M, InitMEM = 2566.4M)
[12/05 01:24:29    150s] Start delay calculation (fullDC) (1 T). (MEM=2566.41)
[12/05 01:24:29    150s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[12/05 01:24:29    150s] AAE_INFO: Number of noise libraries( CDBs ) loaded = 2
[12/05 01:24:29    150s] AAE_INFO: Cdb files are: 
[12/05 01:24:29    150s]  	CeltIC/u18_ss.cdb
[12/05 01:24:29    150s] 	CeltIC/u18_ff.cdb
[12/05 01:24:29    150s]  
[12/05 01:24:29    150s] Start AAE Lib Loading. (MEM=2578.02)
[12/05 01:24:30    151s] End AAE Lib Loading. (MEM=2625.72 CPU=0:00:00.7 Real=0:00:01.0)
[12/05 01:24:30    151s] End AAE Lib Interpolated Model. (MEM=2625.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:24:30    151s] Opening parasitic data file '/tmp/innovus_temp_126035_ee23_iclab131_6u6PC7/CHIP_126035_YPyPM3.rcdb.d' for reading (mem: 2625.719M)
[12/05 01:24:30    151s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2625.7M)
[12/05 01:24:30    151s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/05 01:24:30    151s] Type 'man IMPESI-3086' for more detail.
[12/05 01:24:30    151s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/05 01:24:30    151s] Type 'man IMPESI-3086' for more detail.
[12/05 01:24:31    151s] Total number of fetched objects 1358
[12/05 01:24:31    151s] AAE_INFO-618: Total number of nets in the design is 1345,  100.0 percent of the nets selected for SI analysis
[12/05 01:24:31    151s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:24:31    151s] End delay calculation. (MEM=2630.32 CPU=0:00:00.5 REAL=0:00:01.0)
[12/05 01:24:31    151s] End delay calculation (fullDC). (MEM=2593.7 CPU=0:00:01.3 REAL=0:00:02.0)
[12/05 01:24:31    151s] *** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 2593.7M) ***
[12/05 01:24:31    151s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2593.7M)
[12/05 01:24:31    151s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/05 01:24:31    151s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2593.7M)
[12/05 01:24:31    151s] Starting SI iteration 2
[12/05 01:24:31    151s] Calculate early delays in OCV mode...
[12/05 01:24:31    151s] Calculate late delays in OCV mode...
[12/05 01:24:31    151s] Start delay calculation (fullDC) (1 T). (MEM=2540.82)
[12/05 01:24:31    151s] End AAE Lib Interpolated Model. (MEM=2540.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:24:31    152s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[12/05 01:24:31    152s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 1358. 
[12/05 01:24:31    152s] Total number of fetched objects 1358
[12/05 01:24:31    152s] AAE_INFO-618: Total number of nets in the design is 1345,  0.4 percent of the nets selected for SI analysis
[12/05 01:24:31    152s] End delay calculation. (MEM=2578.98 CPU=0:00:00.0 REAL=0:00:00.0)
[12/05 01:24:31    152s] End delay calculation (fullDC). (MEM=2578.98 CPU=0:00:00.0 REAL=0:00:00.0)
[12/05 01:24:31    152s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2579.0M) ***
[12/05 01:24:31    152s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:02:32 mem=2579.0M)
[12/05 01:24:31    152s] Effort level <high> specified for reg2reg path_group
[12/05 01:24:31    152s] All LLGs are deleted
[12/05 01:24:31    152s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2543.0M
[12/05 01:24:31    152s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2543.0M
[12/05 01:24:31    152s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2543.0M
[12/05 01:24:31    152s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2543.0M
[12/05 01:24:31    152s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2543.0M
[12/05 01:24:31    152s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2543.0M
[12/05 01:24:31    152s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2543.0M
[12/05 01:24:31    152s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.014, MEM:2543.0M
[12/05 01:24:31    152s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:2543.0M
[12/05 01:24:31    152s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.045, MEM:2543.0M
[12/05 01:24:31    152s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2543.0M
[12/05 01:24:31    152s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2543.0M
[12/05 01:24:33    152s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.010  | 31.077  | 14.010  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   595   |   247   |   366   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/05 01:24:33    152s] Density: 0.748%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir timingReports
[12/05 01:24:33    152s] Total CPU time: 7.06 sec
[12/05 01:24:33    152s] Total Real time: 10.0 sec
[12/05 01:24:33    152s] Total Memory Usage: 2556.25 Mbytes
[12/05 01:24:33    152s] Info: pop threads available for lower-level modules during optimization.
[12/05 01:24:33    152s] Reset AAE Options
[12/05 01:24:33    152s] *** timeDesign #4 [finish] : cpu/real = 0:00:07.1/0:00:10.5 (0.7), totSession cpu/real = 0:02:32.3/0:23:30.4 (0.1), mem = 2556.2M
[12/05 01:24:33    152s] 
[12/05 01:24:33    152s] =============================================================================================
[12/05 01:24:33    152s]  Final TAT Report for timeDesign #4                                             20.15-s105_1
[12/05 01:24:33    152s] =============================================================================================
[12/05 01:24:33    152s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 01:24:33    152s] ---------------------------------------------------------------------------------------------
[12/05 01:24:33    152s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:24:33    152s] [ ExtractRC              ]      1   0:00:06.5  (  62.0 % )     0:00:06.5 /  0:00:05.2    0.8
[12/05 01:24:33    152s] [ TimingUpdate           ]      2   0:00:00.0  (   0.4 % )     0:00:01.7 /  0:00:01.6    0.9
[12/05 01:24:33    152s] [ FullDelayCalc          ]      1   0:00:01.6  (  15.6 % )     0:00:01.6 /  0:00:01.5    0.9
[12/05 01:24:33    152s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.7 % )     0:00:02.3 /  0:00:00.2    0.1
[12/05 01:24:33    152s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/05 01:24:33    152s] [ DrvReport              ]      1   0:00:02.0  (  19.5 % )     0:00:02.0 /  0:00:00.0    0.0
[12/05 01:24:33    152s] [ GenerateReports        ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/05 01:24:33    152s] [ MISC                   ]          0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[12/05 01:24:33    152s] ---------------------------------------------------------------------------------------------
[12/05 01:24:33    152s]  timeDesign #4 TOTAL                0:00:10.5  ( 100.0 % )     0:00:10.5 /  0:00:07.1    0.7
[12/05 01:24:33    152s] ---------------------------------------------------------------------------------------------
[12/05 01:24:33    152s] 
[12/05 01:25:24    154s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/05 01:25:24    154s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[12/05 01:25:24    154s] *** timeDesign #5 [begin] : totSession cpu/real = 0:02:34.8/0:24:21.0 (0.1), mem = 2560.4M
[12/05 01:25:24    154s]  Reset EOS DB
[12/05 01:25:24    154s] Ignoring AAE DB Resetting ...
[12/05 01:25:24    154s] Closing parasitic data file '/tmp/innovus_temp_126035_ee23_iclab131_6u6PC7/CHIP_126035_YPyPM3.rcdb.d': 1255 access done (mem: 2560.438M)
[12/05 01:25:24    154s] Extraction called for design 'CHIP' of instances=1777 and nets=1345 using extraction engine 'postRoute' at effort level 'high' .
[12/05 01:25:24    154s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'CHIP'. Number of corners is 1.
[12/05 01:25:24    154s] No changed net or region found. No need to perform incremental extraction.
[12/05 01:25:24    154s] Effort level <high> specified for reg2reg path_group
[12/05 01:25:24    154s] All LLGs are deleted
[12/05 01:25:24    154s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2537.5M
[12/05 01:25:24    154s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2537.5M
[12/05 01:25:24    154s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2537.5M
[12/05 01:25:24    154s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2537.5M
[12/05 01:25:24    154s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2537.5M
[12/05 01:25:25    154s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:2537.5M
[12/05 01:25:25    154s] Fast DP-INIT is on for default
[12/05 01:25:25    154s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2537.5M
[12/05 01:25:25    154s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.027, MEM:2537.5M
[12/05 01:25:25    155s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2537.5M
[12/05 01:25:25    155s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2537.5M
[12/05 01:25:25    155s] Starting delay calculation for Hold views
[12/05 01:25:25    155s] AAE_INFO: resetNetProps viewIdx 1 
[12/05 01:25:25    155s] Starting SI iteration 1 using Infinite Timing Windows
[12/05 01:25:25    155s] #################################################################################
[12/05 01:25:25    155s] # Design Stage: PostRoute
[12/05 01:25:25    155s] # Design Name: CHIP
[12/05 01:25:25    155s] # Design Mode: 180nm
[12/05 01:25:25    155s] # Analysis Mode: MMMC OCV 
[12/05 01:25:25    155s] # Parasitics Mode: SPEF/RCDB 
[12/05 01:25:25    155s] # Signoff Settings: SI On 
[12/05 01:25:25    155s] #################################################################################
[12/05 01:25:25    155s] AAE_INFO: 1 threads acquired from CTE.
[12/05 01:25:25    155s] Setting infinite Tws ...
[12/05 01:25:25    155s] First Iteration Infinite Tw... 
[12/05 01:25:25    155s] Calculate late delays in OCV mode...
[12/05 01:25:25    155s] Calculate early delays in OCV mode...
[12/05 01:25:25    155s] Topological Sorting (REAL = 0:00:00.0, MEM = 2535.5M, InitMEM = 2535.5M)
[12/05 01:25:25    155s] Start delay calculation (fullDC) (1 T). (MEM=2535.45)
[12/05 01:25:25    155s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[12/05 01:25:25    155s] End AAE Lib Interpolated Model. (MEM=2547.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:25:25    155s] Opening parasitic data file '/tmp/innovus_temp_126035_ee23_iclab131_6u6PC7/CHIP_126035_YPyPM3.rcdb.d' for reading (mem: 2547.062M)
[12/05 01:25:25    155s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2563.8M)
[12/05 01:25:25    155s] Total number of fetched objects 1358
[12/05 01:25:25    155s] AAE_INFO-618: Total number of nets in the design is 1345,  100.0 percent of the nets selected for SI analysis
[12/05 01:25:25    155s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:25:25    155s] End delay calculation. (MEM=2579.49 CPU=0:00:00.5 REAL=0:00:00.0)
[12/05 01:25:25    155s] End delay calculation (fullDC). (MEM=2579.49 CPU=0:00:00.6 REAL=0:00:00.0)
[12/05 01:25:25    155s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2579.5M) ***
[12/05 01:25:25    155s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2579.5M)
[12/05 01:25:25    155s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/05 01:25:25    155s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2579.5M)
[12/05 01:25:25    155s] Starting SI iteration 2
[12/05 01:25:25    155s] Calculate late delays in OCV mode...
[12/05 01:25:25    155s] Calculate early delays in OCV mode...
[12/05 01:25:25    155s] Start delay calculation (fullDC) (1 T). (MEM=2542.61)
[12/05 01:25:25    155s] End AAE Lib Interpolated Model. (MEM=2542.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:25:25    155s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
[12/05 01:25:25    155s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 1358. 
[12/05 01:25:25    155s] Total number of fetched objects 1358
[12/05 01:25:25    155s] AAE_INFO-618: Total number of nets in the design is 1345,  0.0 percent of the nets selected for SI analysis
[12/05 01:25:25    155s] End delay calculation. (MEM=2580.77 CPU=0:00:00.0 REAL=0:00:00.0)
[12/05 01:25:25    155s] End delay calculation (fullDC). (MEM=2580.77 CPU=0:00:00.0 REAL=0:00:00.0)
[12/05 01:25:25    155s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2580.8M) ***
[12/05 01:25:25    155s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:02:36 mem=2580.8M)
[12/05 01:25:25    155s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 av_func_mode_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.239  |  0.239  | 19.699  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   595   |   247   |   366   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/05 01:25:25    155s] Density: 0.748%
------------------------------------------------------------------
Reported timing to dir timingReports
[12/05 01:25:25    155s] Total CPU time: 1.16 sec
[12/05 01:25:25    155s] Total Real time: 1.0 sec
[12/05 01:25:25    155s] Total Memory Usage: 2513.03125 Mbytes
[12/05 01:25:25    155s] Reset AAE Options
[12/05 01:25:25    155s] *** timeDesign #5 [finish] : cpu/real = 0:00:01.2/0:00:01.6 (0.7), totSession cpu/real = 0:02:35.9/0:24:22.6 (0.1), mem = 2513.0M
[12/05 01:25:25    155s] 
[12/05 01:25:25    155s] =============================================================================================
[12/05 01:25:25    155s]  Final TAT Report for timeDesign #5                                             20.15-s105_1
[12/05 01:25:25    155s] =============================================================================================
[12/05 01:25:25    155s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 01:25:25    155s] ---------------------------------------------------------------------------------------------
[12/05 01:25:25    155s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 01:25:25    155s] [ ExtractRC              ]      1   0:00:00.5  (  30.5 % )     0:00:00.5 /  0:00:00.1    0.1
[12/05 01:25:25    155s] [ TimingUpdate           ]      1   0:00:00.0  (   1.3 % )     0:00:00.8 /  0:00:00.8    1.0
[12/05 01:25:25    155s] [ FullDelayCalc          ]      1   0:00:00.7  (  46.0 % )     0:00:00.7 /  0:00:00.8    1.0
[12/05 01:25:25    155s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.9 % )     0:00:00.9 /  0:00:00.9    1.0
[12/05 01:25:25    155s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[12/05 01:25:25    155s] [ GenerateReports        ]      1   0:00:00.1  (   8.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/05 01:25:25    155s] [ MISC                   ]          0:00:00.2  (  10.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/05 01:25:25    155s] ---------------------------------------------------------------------------------------------
[12/05 01:25:25    155s]  timeDesign #5 TOTAL                0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.2    0.7
[12/05 01:25:25    155s] ---------------------------------------------------------------------------------------------
[12/05 01:25:25    155s] 
[12/05 01:26:38    159s] <CMD> getFillerMode -quiet
[12/05 01:27:13    160s] <CMD> addFiller -cell FILLERCC FILLERBC FILLERAC FILLER8C FILLER8 FILLER64 FILLER4C FILLER4 FILLER32 FILLER2C FILLER2 FILLER16 FILLER1 -prefix FILLER
[12/05 01:27:13    160s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/05 01:27:13    160s] Type 'man IMPSP-5217' for more detail.
[12/05 01:27:13    160s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2517.2M
[12/05 01:27:13    160s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2517.2M
[12/05 01:27:13    160s] z: 2, totalTracks: 1
[12/05 01:27:13    160s] z: 4, totalTracks: 1
[12/05 01:27:13    160s] z: 6, totalTracks: 1
[12/05 01:27:13    160s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/05 01:27:13    160s] All LLGs are deleted
[12/05 01:27:13    160s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2517.2M
[12/05 01:27:13    160s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2517.2M
[12/05 01:27:13    160s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2517.2M
[12/05 01:27:13    160s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2517.2M
[12/05 01:27:13    160s] Core basic site is core_5040
[12/05 01:27:13    160s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2517.2M
[12/05 01:27:13    160s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.009, MEM:2517.2M
[12/05 01:27:13    160s] SiteArray: non-trimmed site array dimensions = 449 x 3652
[12/05 01:27:13    160s] SiteArray: use 6,897,664 bytes
[12/05 01:27:13    160s] SiteArray: current memory after site array memory allocation 2517.2M
[12/05 01:27:13    160s] SiteArray: FP blocked sites are writable
[12/05 01:27:13    160s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/05 01:27:13    160s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2517.2M
[12/05 01:27:13    160s] Process 35129 wires and vias for routing blockage and capacity analysis
[12/05 01:27:13    160s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.030, REAL:0.028, MEM:2517.2M
[12/05 01:27:13    160s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.070, REAL:0.069, MEM:2517.2M
[12/05 01:27:13    160s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.077, MEM:2517.2M
[12/05 01:27:13    160s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2517.2M
[12/05 01:27:13    160s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2517.2M
[12/05 01:27:13    160s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2517.2MB).
[12/05 01:27:13    160s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.084, MEM:2517.2M
[12/05 01:27:13    160s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2517.2M
[12/05 01:27:13    160s]   Signal wire search tree: 22810 elements. (cpu=0:00:00.0, mem=0.0M)
[12/05 01:27:13    160s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.007, MEM:2517.2M
[12/05 01:27:13    160s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2517.2M
[12/05 01:27:13    160s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2517.2M
[12/05 01:27:13    160s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2517.2M
[12/05 01:27:13    160s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2517.2M
[12/05 01:27:13    160s] AddFiller init all instances time CPU:0.000, REAL:0.000
[12/05 01:27:14    161s] AddFiller main function time CPU:0.442, REAL:0.443
[12/05 01:27:14    161s] Filler instance commit time CPU:0.143, REAL:0.143
[12/05 01:27:14    161s] *INFO: Adding fillers to top-module.
[12/05 01:27:14    161s] *INFO:   Added 25248 filler insts (cell FILLER64 / prefix FILLER).
[12/05 01:27:14    161s] *INFO:   Added 0 filler inst  (cell FILLERCC / prefix FILLER).
[12/05 01:27:14    161s] *INFO:   Added 71 filler insts (cell FILLER32 / prefix FILLER).
[12/05 01:27:14    161s] *INFO:   Added 0 filler inst  (cell FILLERBC / prefix FILLER).
[12/05 01:27:14    161s] *INFO:   Added 191 filler insts (cell FILLER16 / prefix FILLER).
[12/05 01:27:14    161s] *INFO:   Added 0 filler inst  (cell FILLERAC / prefix FILLER).
[12/05 01:27:14    161s] *INFO:   Added 300 filler insts (cell FILLER8 / prefix FILLER).
[12/05 01:27:14    161s] *INFO:   Added 0 filler inst  (cell FILLER8C / prefix FILLER).
[12/05 01:27:14    161s] *INFO:   Added 1162 filler insts (cell FILLER4 / prefix FILLER).
[12/05 01:27:14    161s] *INFO:   Added 0 filler inst  (cell FILLER4C / prefix FILLER).
[12/05 01:27:14    161s] *INFO:   Added 582 filler insts (cell FILLER2 / prefix FILLER).
[12/05 01:27:14    161s] *INFO:   Added 0 filler inst  (cell FILLER2C / prefix FILLER).
[12/05 01:27:14    161s] *INFO:   Added 619 filler insts (cell FILLER1 / prefix FILLER).
[12/05 01:27:14    161s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.450, REAL:0.444, MEM:2533.2M
[12/05 01:27:14    161s] *INFO: Total 28173 filler insts added - prefix FILLER (CPU: 0:00:00.5).
[12/05 01:27:14    161s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.450, REAL:0.444, MEM:2533.2M
[12/05 01:27:14    161s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2533.2M
[12/05 01:27:14    161s] For 28173 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/05 01:27:14    161s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.020, REAL:0.019, MEM:2533.2M
[12/05 01:27:14    161s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.470, REAL:0.464, MEM:2533.2M
[12/05 01:27:14    161s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.470, REAL:0.464, MEM:2533.2M
[12/05 01:27:14    161s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2533.2M
[12/05 01:27:14    161s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2533.2M
[12/05 01:27:14    161s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.010, REAL:0.017, MEM:2533.2M
[12/05 01:27:14    161s] All LLGs are deleted
[12/05 01:27:14    161s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2533.2M
[12/05 01:27:14    161s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2533.2M
[12/05 01:27:14    161s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.030, MEM:2529.2M
[12/05 01:27:14    161s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.580, REAL:0.591, MEM:2529.2M
[12/05 01:28:20    164s] <CMD> saveDesign CHIP.inn
[12/05 01:28:20    164s] The in-memory database contained RC information but was not saved. To save 
[12/05 01:28:20    164s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/05 01:28:20    164s] so it should only be saved when it is really desired.
[12/05 01:28:20    164s] #% Begin save design ... (date=12/05 01:28:20, mem=1758.2M)
[12/05 01:28:20    164s] % Begin Save ccopt configuration ... (date=12/05 01:28:20, mem=1758.2M)
[12/05 01:28:20    164s] % End Save ccopt configuration ... (date=12/05 01:28:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1758.4M, current mem=1758.4M)
[12/05 01:28:20    164s] % Begin Save netlist data ... (date=12/05 01:28:20, mem=1758.4M)
[12/05 01:28:20    164s] Writing Binary DB to CHIP.inn.dat/CHIP.v.bin in single-threaded mode...
[12/05 01:28:20    164s] % End Save netlist data ... (date=12/05 01:28:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1758.4M, current mem=1758.4M)
[12/05 01:28:20    164s] Saving symbol-table file ...
[12/05 01:28:20    164s] Saving congestion map file CHIP.inn.dat/CHIP.route.congmap.gz ...
[12/05 01:28:21    164s] % Begin Save AAE data ... (date=12/05 01:28:21, mem=1758.6M)
[12/05 01:28:21    164s] Saving AAE Data ...
[12/05 01:28:21    164s] % End Save AAE data ... (date=12/05 01:28:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1758.6M, current mem=1758.6M)
[12/05 01:28:21    164s] Saving preference file CHIP.inn.dat/gui.pref.tcl ...
[12/05 01:28:21    164s] Saving mode setting ...
[12/05 01:28:21    164s] Saving global file ...
[12/05 01:28:21    164s] % Begin Save floorplan data ... (date=12/05 01:28:21, mem=1758.7M)
[12/05 01:28:21    164s] Saving floorplan file ...
[12/05 01:28:21    164s] % End Save floorplan data ... (date=12/05 01:28:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1758.7M, current mem=1758.7M)
[12/05 01:28:21    164s] Saving PG file CHIP.inn.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  5 01:28:21 2024)
[12/05 01:28:21    164s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2532.9M) ***
[12/05 01:28:21    164s] Saving Drc markers ...
[12/05 01:28:21    164s] ... No Drc file written since there is no markers found.
[12/05 01:28:21    164s] % Begin Save placement data ... (date=12/05 01:28:21, mem=1758.7M)
[12/05 01:28:21    164s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/05 01:28:22    164s] Save Adaptive View Pruning View Names to Binary file
[12/05 01:28:22    164s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=2535.9M) ***
[12/05 01:28:22    164s] % End Save placement data ... (date=12/05 01:28:22, total cpu=0:00:00.0, real=0:00:01.0, peak res=1758.7M, current mem=1758.7M)
[12/05 01:28:22    164s] % Begin Save routing data ... (date=12/05 01:28:22, mem=1758.7M)
[12/05 01:28:22    164s] Saving route file ...
[12/05 01:28:22    164s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2532.9M) ***
[12/05 01:28:22    164s] % End Save routing data ... (date=12/05 01:28:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1758.8M, current mem=1758.8M)
[12/05 01:28:22    164s] Saving property file CHIP.inn.dat/CHIP.prop
[12/05 01:28:22    164s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2535.9M) ***
[12/05 01:28:22    164s] #Saving pin access data to file CHIP.inn.dat/CHIP.apa ...
[12/05 01:28:22    164s] #
[12/05 01:28:22    164s] % Begin Save power constraints data ... (date=12/05 01:28:22, mem=1758.8M)
[12/05 01:28:22    164s] % End Save power constraints data ... (date=12/05 01:28:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1758.8M, current mem=1758.8M)
[12/05 01:28:23    164s] Generated self-contained design CHIP.inn.dat
[12/05 01:28:23    165s] #% End save design ... (date=12/05 01:28:23, total cpu=0:00:00.7, real=0:00:03.0, peak res=1759.1M, current mem=1759.1M)
[12/05 01:28:23    165s] *** Message Summary: 0 warning(s), 0 error(s)
[12/05 01:28:23    165s] 
[12/05 01:28:25    165s] <CMD> setDrawView ameba
[12/05 01:28:26    165s] <CMD> setDrawView fplan
[12/05 01:28:28    165s] <CMD> setDrawView place
[12/05 01:28:40    165s] <CMD> all_hold_analysis_views 
[12/05 01:28:40    165s] <CMD> all_setup_analysis_views 
[12/05 01:28:48    165s] <CMD> write_sdf CHIP.sdf
[12/05 01:28:48    165s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[12/05 01:28:48    166s] AAE_INFO: resetNetProps viewIdx 0 
[12/05 01:28:48    166s] AAE_INFO: resetNetProps viewIdx 1 
[12/05 01:28:48    166s] Starting SI iteration 1 using Infinite Timing Windows
[12/05 01:28:48    166s] #################################################################################
[12/05 01:28:48    166s] # Design Stage: PostRoute
[12/05 01:28:48    166s] # Design Name: CHIP
[12/05 01:28:48    166s] # Design Mode: 180nm
[12/05 01:28:48    166s] # Analysis Mode: MMMC OCV 
[12/05 01:28:48    166s] # Parasitics Mode: SPEF/RCDB 
[12/05 01:28:48    166s] # Signoff Settings: SI On 
[12/05 01:28:48    166s] #################################################################################
[12/05 01:28:48    166s] AAE_INFO: 1 threads acquired from CTE.
[12/05 01:28:48    166s] Setting infinite Tws ...
[12/05 01:28:48    166s] First Iteration Infinite Tw... 
[12/05 01:28:48    166s] Calculate early delays in OCV mode...
[12/05 01:28:48    166s] Calculate late delays in OCV mode...
[12/05 01:28:48    166s] Calculate late delays in OCV mode...
[12/05 01:28:48    166s] Calculate early delays in OCV mode...
[12/05 01:28:48    166s] Topological Sorting (REAL = 0:00:00.0, MEM = 2541.7M, InitMEM = 2541.7M)
[12/05 01:28:48    166s] Start delay calculation (fullDC) (1 T). (MEM=2541.7)
[12/05 01:28:48    166s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[12/05 01:28:48    166s] End AAE Lib Interpolated Model. (MEM=2553.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:28:49    166s] Total number of fetched objects 1358
[12/05 01:28:49    166s] AAE_INFO-618: Total number of nets in the design is 1345,  100.0 percent of the nets selected for SI analysis
[12/05 01:28:49    167s] Total number of fetched objects 1358
[12/05 01:28:49    167s] AAE_INFO-618: Total number of nets in the design is 1345,  100.0 percent of the nets selected for SI analysis
[12/05 01:28:49    167s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:28:49    167s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:28:49    167s] End delay calculation. (MEM=2606.28 CPU=0:00:00.9 REAL=0:00:01.0)
[12/05 01:28:49    167s] End delay calculation (fullDC). (MEM=2606.28 CPU=0:00:01.0 REAL=0:00:01.0)
[12/05 01:28:49    167s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2606.3M) ***
[12/05 01:28:49    167s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2606.3M)
[12/05 01:28:49    167s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/05 01:28:49    167s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2606.3M)
[12/05 01:28:49    167s] Starting SI iteration 2
[12/05 01:28:49    167s] Calculate early delays in OCV mode...
[12/05 01:28:49    167s] Calculate late delays in OCV mode...
[12/05 01:28:49    167s] Calculate late delays in OCV mode...
[12/05 01:28:49    167s] Calculate early delays in OCV mode...
[12/05 01:28:49    167s] Start delay calculation (fullDC) (1 T). (MEM=2558.49)
[12/05 01:28:49    167s] End AAE Lib Interpolated Model. (MEM=2558.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:28:49    167s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[12/05 01:28:49    167s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 0. 
[12/05 01:28:49    167s] Total number of fetched objects 1358
[12/05 01:28:49    167s] AAE_INFO-618: Total number of nets in the design is 1345,  0.4 percent of the nets selected for SI analysis
[12/05 01:28:49    167s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
[12/05 01:28:49    167s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 1358. 
[12/05 01:28:49    167s] Total number of fetched objects 1358
[12/05 01:28:49    167s] AAE_INFO-618: Total number of nets in the design is 1345,  0.4 percent of the nets selected for SI analysis
[12/05 01:28:49    167s] End delay calculation. (MEM=2616.73 CPU=0:00:00.0 REAL=0:00:00.0)
[12/05 01:28:49    167s] End delay calculation (fullDC). (MEM=2616.73 CPU=0:00:00.0 REAL=0:00:00.0)
[12/05 01:28:49    167s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2616.7M) ***
[12/05 01:29:10    168s] <CMD> saveNetlist CHIP.v
[12/05 01:29:10    168s] Writing Netlist "CHIP.v" ...
[12/05 01:33:08    180s] <CMD> set_power_analysis_mode -reset
[12/05 01:33:08    180s] <CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
[12/05 01:33:45    182s] **ERROR: (VOLTUS-1089):	Activity file () does not exist.
[12/05 01:35:04    190s] <CMD> set_power_output_dir -reset
[12/05 01:35:04    190s] <CMD> set_power_output_dir power_log
[12/05 01:35:04    190s] <CMD> set_default_switching_activity -reset
[12/05 01:35:04    190s] <CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
[12/05 01:35:04    190s] <CMD> read_activity_file -reset
[12/05 01:35:04    190s] <CMD> read_activity_file -format FSDB -fsdb_scope TESTBED/u_CHIP -start 0 -end 1000 -fsdb_block {} ../06_POST/CHIP_POST.fsdb
[12/05 01:35:04    190s] #################################################################################
[12/05 01:35:04    190s] # Design Stage: PostRoute
[12/05 01:35:04    190s] # Design Name: CHIP
[12/05 01:35:04    190s] # Design Mode: 180nm
[12/05 01:35:04    190s] # Analysis Mode: MMMC OCV 
[12/05 01:35:04    190s] # Parasitics Mode: SPEF/RCDB 
[12/05 01:35:04    190s] # Signoff Settings: SI On 
[12/05 01:35:04    190s] #################################################################################
[12/05 01:35:04    190s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2604.7M) ***
[12/05 01:35:04    190s] clk(25MHz) Processing average sequential pin duty cycle 
[12/05 01:35:16    192s] 
[12/05 01:35:16    192s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/05 01:35:16    192s] Summary for sequential cells identification: 
[12/05 01:35:16    192s]   Identified SBFF number: 42
[12/05 01:35:16    192s]   Identified MBFF number: 0
[12/05 01:35:16    192s]   Identified SB Latch number: 0
[12/05 01:35:16    192s]   Identified MB Latch number: 0
[12/05 01:35:16    192s]   Not identified SBFF number: 10
[12/05 01:35:16    192s]   Not identified MBFF number: 0
[12/05 01:35:16    192s]   Not identified SB Latch number: 0
[12/05 01:35:16    192s]   Not identified MB Latch number: 0
[12/05 01:35:16    192s]   Number of sequential cells which are not FFs: 27
[12/05 01:35:16    192s]  Visiting view : av_func_mode_max
[12/05 01:35:16    192s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/05 01:35:16    192s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/05 01:35:16    192s]  Visiting view : av_func_mode_min
[12/05 01:35:16    192s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[12/05 01:35:16    192s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[12/05 01:35:16    192s] TLC MultiMap info (StdDelay):
[12/05 01:35:16    192s]   : Delay_Corner_min + lib_min + 1 + no RcCorner := 20.6ps
[12/05 01:35:16    192s]   : Delay_Corner_min + lib_min + 1 + RC_Corner := 22.5ps
[12/05 01:35:16    192s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/05 01:35:16    192s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/05 01:35:16    192s]  Setting StdDelay to: 53.6ps
[12/05 01:35:16    192s] 
[12/05 01:35:16    192s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/05 01:35:16    192s] <CMD> set_power -reset
[12/05 01:35:16    192s] <CMD> set_powerup_analysis -reset
[12/05 01:35:16    192s] <CMD> set_dynamic_power_simulation -reset
[12/05 01:35:16    192s] <CMD> report_power -rail_analysis_format VS -outfile power_log/CHIP.rpt
[12/05 01:35:16    192s] 
[12/05 01:35:16    192s] Power Net Detected:
[12/05 01:35:16    192s]         Voltage	    Name
[12/05 01:35:16    192s]              0V	    GND
[12/05 01:35:16    192s]           1.62V	    VCC
[12/05 01:35:16    192s] AAE_INFO: resetNetProps viewIdx 0 
[12/05 01:35:16    192s] Starting SI iteration 1 using Infinite Timing Windows
[12/05 01:35:16    192s] #################################################################################
[12/05 01:35:16    192s] # Design Stage: PostRoute
[12/05 01:35:16    192s] # Design Name: CHIP
[12/05 01:35:16    192s] # Design Mode: 180nm
[12/05 01:35:16    192s] # Analysis Mode: MMMC OCV 
[12/05 01:35:16    192s] # Parasitics Mode: SPEF/RCDB 
[12/05 01:35:16    192s] # Signoff Settings: SI On 
[12/05 01:35:16    192s] #################################################################################
[12/05 01:35:16    192s] AAE_INFO: 1 threads acquired from CTE.
[12/05 01:35:16    192s] Setting infinite Tws ...
[12/05 01:35:16    192s] First Iteration Infinite Tw... 
[12/05 01:35:16    192s] Calculate early delays in OCV mode...
[12/05 01:35:16    192s] Calculate late delays in OCV mode...
[12/05 01:35:16    192s] Topological Sorting (REAL = 0:00:00.0, MEM = 2815.9M, InitMEM = 2815.9M)
[12/05 01:35:16    192s] Start delay calculation (fullDC) (1 T). (MEM=2815.93)
[12/05 01:35:16    192s] End AAE Lib Interpolated Model. (MEM=2827.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:35:16    193s] Total number of fetched objects 1358
[12/05 01:35:16    193s] AAE_INFO-618: Total number of nets in the design is 1345,  100.0 percent of the nets selected for SI analysis
[12/05 01:35:16    193s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:35:16    193s] End delay calculation. (MEM=2791.51 CPU=0:00:00.4 REAL=0:00:00.0)
[12/05 01:35:16    193s] End delay calculation (fullDC). (MEM=2791.51 CPU=0:00:00.5 REAL=0:00:00.0)
[12/05 01:35:16    193s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2791.5M) ***
[12/05 01:35:16    193s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2791.5M)
[12/05 01:35:16    193s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/05 01:35:16    193s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2791.5M)
[12/05 01:35:16    193s] Starting SI iteration 2
[12/05 01:35:16    193s] Calculate early delays in OCV mode...
[12/05 01:35:16    193s] Calculate late delays in OCV mode...
[12/05 01:35:16    193s] Start delay calculation (fullDC) (1 T). (MEM=2649.63)
[12/05 01:35:16    193s] End AAE Lib Interpolated Model. (MEM=2649.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 01:35:16    193s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[12/05 01:35:16    193s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 1358. 
[12/05 01:35:16    193s] Total number of fetched objects 1358
[12/05 01:35:16    193s] AAE_INFO-618: Total number of nets in the design is 1345,  0.4 percent of the nets selected for SI analysis
[12/05 01:35:16    193s] End delay calculation. (MEM=2687.79 CPU=0:00:00.0 REAL=0:00:00.0)
[12/05 01:35:16    193s] End delay calculation (fullDC). (MEM=2687.79 CPU=0:00:00.0 REAL=0:00:00.0)
[12/05 01:35:16    193s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2687.8M) ***
[12/05 01:35:16    193s] 
[12/05 01:35:16    193s] Begin Power Analysis
[12/05 01:35:16    193s] 
[12/05 01:35:16    193s]              0V	    GND
[12/05 01:35:16    193s]           1.62V	    VCC
[12/05 01:35:16    193s] Begin Processing Timing Library for Power Calculation
[12/05 01:35:16    193s] 
[12/05 01:35:16    193s] Begin Processing Timing Library for Power Calculation
[12/05 01:35:16    193s] 
[12/05 01:35:16    193s] 
[12/05 01:35:16    193s] 
[12/05 01:35:16    193s] Begin Processing Power Net/Grid for Power Calculation
[12/05 01:35:16    193s] 
[12/05 01:35:16    193s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1851.35MB/3951.21MB/2012.74MB)
[12/05 01:35:16    193s] 
[12/05 01:35:16    193s] Begin Processing Timing Window Data for Power Calculation
[12/05 01:35:16    193s] 
[12/05 01:35:16    193s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1851.37MB/3951.21MB/2012.74MB)
[12/05 01:35:16    193s] 
[12/05 01:35:16    193s] Begin Processing User Attributes
[12/05 01:35:16    193s] 
[12/05 01:35:16    193s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1851.38MB/3951.21MB/2012.74MB)
[12/05 01:35:16    193s] 
[12/05 01:35:16    193s] Begin Processing Signal Activity
[12/05 01:35:16    193s] 
[12/05 01:35:16    193s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1851.59MB/3951.21MB/2012.74MB)
[12/05 01:35:16    193s] 
[12/05 01:35:16    193s] Begin Power Computation
[12/05 01:35:16    193s] 
[12/05 01:35:16    193s]       ----------------------------------------------------------
[12/05 01:35:16    193s]       # of cell(s) missing both power/leakage table: 0
[12/05 01:35:16    193s]       # of cell(s) missing power table: 0
[12/05 01:35:16    193s]       # of cell(s) missing leakage table: 0
[12/05 01:35:16    193s]       # of MSMV cell(s) missing power_level: 0
[12/05 01:35:16    193s]       ----------------------------------------------------------
[12/05 01:35:16    193s] 
[12/05 01:35:16    193s] 
[12/05 01:35:17    193s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1852.17MB/3951.21MB/2012.74MB)
[12/05 01:35:17    193s] 
[12/05 01:35:17    193s] Begin Processing User Attributes
[12/05 01:35:17    193s] 
[12/05 01:35:17    193s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1852.17MB/3951.21MB/2012.74MB)
[12/05 01:35:17    193s] 
[12/05 01:35:17    193s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1852.25MB/3951.21MB/2012.74MB)
[12/05 01:35:17    193s] 
[12/05 01:35:17    193s] *



[12/05 01:35:17    193s] Total Power
[12/05 01:35:17    193s] -----------------------------------------------------------------------------------------
[12/05 01:35:17    193s] Total Internal Power:        1.12227319 	   45.6641%
[12/05 01:35:17    193s] Total Switching Power:       1.32520354 	   53.9211%
[12/05 01:35:17    193s] Total Leakage Power:         0.01019562 	    0.4148%
[12/05 01:35:17    193s] Total Power:                 2.45767235
[12/05 01:35:17    193s] -----------------------------------------------------------------------------------------
[12/05 01:35:17    193s] Processing average sequential pin duty cycle 
[12/05 01:37:40    208s] <CMD> set_pg_library_mode -celltype techonly -default_area_cap 0.5 -filler_cells {FILL1 FILL16 FILL2 FILL32 FILL4 FILL64 FILL8} -extraction_tech_file RC/icecaps.tch -lef_layermap layermap/lefdef.layermap.libgen -power_pins {VCC 1.8} -ground_pins GND
[12/05 01:38:32    212s] <CMD> generate_pg_library -output power_log
[12/05 01:38:32    212s] Started PGV Library Generator at 01:38:30 12/05/2024
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** INFO:  (VOLTUS_LGEN-3599): Library generation settings: 
[12/05 01:38:32    212s] 	Mode: TECH 
[12/05 01:38:32    212s] 	Capacitance: area_cap 
[12/05 01:38:32    212s] 	Current Distribution: estimation 
[12/05 01:38:32    212s] 	Grid Port Definition: LEF 
[12/05 01:38:32    212s] 	Grid Current Sinks: LEF pin 
[12/05 01:38:32    212s] 	Power Gate: no
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** INFO:  (VOLTUS_LGEN-3598): Processing LEF files: 
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/header6_V55_20ka_cic.lef
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/fsa0m_a_generic_core.lef
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/fsa0m_a_t33_generic_io.lef
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/BONDPAD.lef
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN2 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN2B1 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN2B1P has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN2B1S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN2B1T has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN2P has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN2S has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN2T has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3B1 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3B1P has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3B1S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3B1T has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3B2 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3B2P has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3B2S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3B2T has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3P has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3S has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3T has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN4 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN4B1 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN4B1P has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN4B1S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN4B1T has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN4P has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN4S has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN4T has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ANTENNA has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO112 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO112P has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO112S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO112T has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO12 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO12P has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO12S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO12T has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO13 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO13P has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO13S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO13T has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO22 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO222 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO222P has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO222S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO222T has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO22P has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO22S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO22T has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI112H has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI112HP has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI112HS has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI112HT has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI12H has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI12HP has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI12HS has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI12HT has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI13H has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI13HP has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI13HS has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI13HT has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI222H has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI222HP has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI222HS has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI22H has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI22HP has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI22HT has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI22S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BHD1 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF1 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF12CK has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF1CK has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF1S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF2 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF2CK has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF3 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF3CK has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF4 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF4CK has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF6 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF6CK has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF8 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF8CK has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUFB1 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUFB2 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUFB3 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUFT1 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUFT2 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUFT3 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUFT4 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro CMPE4 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro CMPE4S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DBFRBN has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DBFRSBN has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DBHRBN has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DBHRBS has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DBZRBN has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DBZRSBN has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DELA has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DELB has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DELC has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFCLRBN has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFCRBN has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFFN has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFFP has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFFRBN has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFFRBP has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFFRBS has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFFRBT has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFFRSBN has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFFS has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFFSBN has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFTRBN has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFTRBS has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZCLRBN has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZCRBN has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZN has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZP has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZRBN has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZRBP has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZRBS has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZRBT has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZRSBN has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZS has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZSBN has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZTRBN has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZTRBS has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DLHN has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DLHP has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DLHRBN has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DLHRBP has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DLHRBS has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DLHS has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FA1 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FA1P has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FA1S has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FA1T has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FA2 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FA2P has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FA2S has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FA3 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FA3P has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FA3S has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FACS1 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FACS1P has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FACS1S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FACS2 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FACS2P has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FACS2S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro GCKETF has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro GCKETN has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro GCKETP has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro GCKETT has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro HA1 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro HA1P has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro HA1S has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro HA1T has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro HA2 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro HA2P has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro HA2T has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro HA3 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro HA3P has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro HA3T has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV1 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV12 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV12CK has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV1CK has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV1S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV2 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV2CK has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV3 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV3CK has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV4 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV4CK has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV6 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV6CK has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV8 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV8CK has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INVT1 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INVT2 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INVT4 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro JKFN has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro JKFRBN has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro JKFRBP has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro JKZN has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro JKZRBN has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro JKZRBP has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MAO222 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MAO222P has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MAO222S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MAO222T has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MAOI1 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MAOI1H has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MAOI1HP has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MAOI1HT has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MAOI1S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MOAI1 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MOAI1H has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MOAI1HP has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MOAI1HT has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MOAI1S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MULBE has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MULBEP has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MULBET has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MULPA has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MULPAP has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MULPAT has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX2 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX2F has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX2P has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX2S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX2T has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX3 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX3P has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX3S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX3T has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX4 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX4P has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX4S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX4T has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUXB2 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUXB2P has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUXB2S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUXB2T has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUXB4 has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUXB4P has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUXB4S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUXB4T has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MXL2H has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MXL2HF has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MXL2HP has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MXL2HS has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MXL2HT has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MXL3 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MXL3P has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MXL3S has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MXL3T has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND2 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND2F has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND2P has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND2S has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND2T has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND3 has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND3HT has
[12/05 01:38:32    212s] been found in file
[12/05 01:38:32    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:32    212s] ignoring it.
[12/05 01:38:32    212s] 
[12/05 01:38:32    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND3P has been
[12/05 01:38:32    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND3S has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND4 has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND4P has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND4S has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND4T has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR2 has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR2F has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR2P has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR2T has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR3 has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR3H has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR3HP has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR3HT has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR4 has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR4P has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR4S has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR4T has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA112 has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA112P has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA112S has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA112T has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA12 has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA12P has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA12S has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA12T has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA13 has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA13P has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA13S has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA13T has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA22 has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA222 has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA222P has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA222S has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA222T has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA22P has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA22S has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA22T has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI112H has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI112HP has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI112HS has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI112HT has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI12H has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI12HP has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI12HS has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI12HT has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI13H has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI13HP has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI13HS has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI13HT has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI222H has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI222HP has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI222HT has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI222S has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI22H has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI22HP has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI22HT has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI22S has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR2 has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR2B1 has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR2B1P has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR2B1S has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR2B1T has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR2P has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR2S has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR2T has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3 has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3B1 has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3B1P has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3B1S has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3B1T has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3B2 has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3B2P has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3B2S has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3B2T has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3P has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3S has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3T has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro PDI has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro PDIX has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro PUI has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDBHN has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDBHS has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFFN has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFFP has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFFRBN has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFFRBP has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFFRBS has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFFRBT has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFFRSBN has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFFS has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFZN has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFZP has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFZRBN has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFZRBP has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFZRBS has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFZRBT has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFZRSBN has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFZS has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDLHN has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDLHP has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDLHRBN has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDLHRBP has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDLHRBS has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDLHS has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDLHSN has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro RAM2 has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro RAM2S has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro RAM3 has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro RAM3S has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro RAM5 has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro RAM5S has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro TIE0 has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro TIE1 has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR2H has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR2HP has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR2HS has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR2HT has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR3 has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR3P has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR3S has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR3T has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR4 has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR4P has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR4S has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR4T has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR2H has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR2HP has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR2HS has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR2HT has
[12/05 01:38:33    212s] been found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:33    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR3 has been
[12/05 01:38:33    212s] found in file
[12/05 01:38:33    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:33    212s] ignoring it.
[12/05 01:38:33    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR3P has
[12/05 01:38:38    212s] been found in file
[12/05 01:38:38    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:38    212s] ignoring it.
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR3S has
[12/05 01:38:38    212s] been found in file
[12/05 01:38:38    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:38    212s] ignoring it.
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR3T has
[12/05 01:38:38    212s] been found in file
[12/05 01:38:38    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:38    212s] ignoring it.
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR4 has been
[12/05 01:38:38    212s] found in file
[12/05 01:38:38    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:38    212s] ignoring it.
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR4P has
[12/05 01:38:38    212s] been found in file
[12/05 01:38:38    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:38    212s] ignoring it.
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR4S has
[12/05 01:38:38    212s] been found in file
[12/05 01:38:38    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:38    212s] ignoring it.
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR4T has
[12/05 01:38:38    212s] been found in file
[12/05 01:38:38    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:38:38    212s] ignoring it.
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro GNDIOC has
[12/05 01:38:38    212s] been found in file
[12/05 01:38:38    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef,
[12/05 01:38:38    212s] ignoring it.
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro GNDIOD has
[12/05 01:38:38    212s] been found in file
[12/05 01:38:38    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef,
[12/05 01:38:38    212s] ignoring it.
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro VCC3IOC has
[12/05 01:38:38    212s] been found in file
[12/05 01:38:38    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef,
[12/05 01:38:38    212s] ignoring it.
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro VCC3IOD has
[12/05 01:38:38    212s] been found in file
[12/05 01:38:38    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef,
[12/05 01:38:38    212s] ignoring it.
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XMC has been
[12/05 01:38:38    212s] found in file
[12/05 01:38:38    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef,
[12/05 01:38:38    212s] ignoring it.
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XMD has been
[12/05 01:38:38    212s] found in file
[12/05 01:38:38    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef,
[12/05 01:38:38    212s] ignoring it.
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro YA2GSC has
[12/05 01:38:38    212s] been found in file
[12/05 01:38:38    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef,
[12/05 01:38:38    212s] ignoring it.
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro YA2GSD has
[12/05 01:38:38    212s] been found in file
[12/05 01:38:38    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef,
[12/05 01:38:38    212s] ignoring it.
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ZMA2GSC has
[12/05 01:38:38    212s] been found in file
[12/05 01:38:38    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef,
[12/05 01:38:38    212s] ignoring it.
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ZMA2GSD has
[12/05 01:38:38    212s] been found in file
[12/05 01:38:38    212s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef,
[12/05 01:38:38    212s] ignoring it.
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3106): The following cells do not contain any supply
[12/05 01:38:38    212s] pins: , ZMA2GSC, ZMA2GSD, VCC3IOD, XMD, YA2GSD, YA2GSC, VCC3IOC, GNDIOC,
[12/05 01:38:38    212s] GNDIOD, XMC
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3973): No cell in the cell list matches 
[12/05 01:38:38    212s] FILL1
[12/05 01:38:38    212s] FILL16
[12/05 01:38:38    212s] FILL2
[12/05 01:38:38    212s] FILL32
[12/05 01:38:38    212s] FILL4
[12/05 01:38:38    212s] FILL64
[12/05 01:38:38    212s] FILL8
[12/05 01:38:38    212s] present in filler cell list.
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3036): Duplicate macro definitions were found while
[12/05 01:38:38    212s] processing the LEF files. This may indicate that the MergeLef program
[12/05 01:38:38    212s] should have been run before starting VOLTUS_LGEN.
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** INFO:  (VOLTUS_LGEN-3606): 
[12/05 01:38:38    212s] Power Grid View Generation Statistics:
[12/05 01:38:38    212s]         # Total number of cells: 427 
[12/05 01:38:38    212s]         # TECH view created: 409 (95%)
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3971): The following cells failed to create some of
[12/05 01:38:38    212s] the PGV views:
[12/05 01:38:38    212s]  CELL                      				 REASON                    
[12/05 01:38:38    212s]  ==== 							 ====== 
[12/05 01:38:38    212s]  BONDPADCGU_m              				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  BONDPADCNU_m              				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  BONDPADD_m                				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  CORNERC                   				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  CORNERCD                  				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  CORNERD                   				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  EMPTY16C                  				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  EMPTY16D                  				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  EMPTY1C                   				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  EMPTY1D                   				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  EMPTY2C                   				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  EMPTY2D                   				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  EMPTY4C                   				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  EMPTY4D                   				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  EMPTY8C                   				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  EMPTY8D                   				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  EMPTYGRC                  				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  EMPTYGRD                  				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  GNDIOC                    				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  GNDIOD                    				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  VCC3IOC                   				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  VCC3IOD                   				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  XMC                       				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  XMD                       				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  YA2GSC                    				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  YA2GSD                    				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  ZMA2GSC                   				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s]  ZMA2GSD                   				 No PowerPin found in LEF.
[12/05 01:38:38    212s]  
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] ** WARN:  (VOLTUS_LGEN-3971): The following cells contain large
[12/05 01:38:38    212s] capacitances, please verify whether the specified or characterized
[12/05 01:38:38    212s] capacitance value is correct.Voltus will keep these capacitance value for
[12/05 01:38:38    212s] library generation
[12/05 01:38:38    212s] GNDKC                     4.01698e-12
[12/05 01:38:38    212s] GNDKD                     4.38716e-12
[12/05 01:38:38    212s] VCCKC                     4.01698e-12
[12/05 01:38:38    212s] VCCKD                     4.38716e-12
[12/05 01:38:38    212s] 
[12/05 01:38:38    212s] Finished PGV Library Generator at 01:38:38 12/05/2024 (cpu=0:00:01, real=0:00:08, peak mem=1905.44MB)
[12/05 01:38:38    212s] Current Innovus resource usage: (total cpu=0:03:53, real=0:37:46, mem=1905.44MB)
[12/05 01:40:23    225s] <CMD> set_pg_library_mode -celltype stdcells -filler_cells {FILL1 FILL16 FILL2 FILL32 FILL4 FILL64 FILL8} -extraction_tech_file RC/icecaps.tch -lef_layermap layermap/lefdef.layermap.libgen -power_pins {VCC 1.8} -ground_pins GND -current_distribution propagation
[12/05 01:40:40    226s] <CMD> generate_pg_library -output power_log
[12/05 01:40:40    226s] This command "generate_pg_library -output power_log" required an extra checkout of license invs_pi.
[12/05 01:40:40    226s] Additional license(s) checked out: 1 'Innovus_PI_Opt' license(s)
[12/05 01:40:41    226s] Started PGV Library Generator at 01:40:39 12/05/2024
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** INFO:  (VOLTUS_LGEN-3599): Library generation settings: 
[12/05 01:40:41    226s] 	Mode: allcells 
[12/05 01:40:41    226s] 	Capacitance: simulation_based 
[12/05 01:40:41    226s] 	Current Distribution: estimation 
[12/05 01:40:41    226s] 	Grid Port Definition: LEF 
[12/05 01:40:41    226s] 	Grid Current Sinks: LEF pin 
[12/05 01:40:41    226s] 	Power Gate: no
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** INFO:  (VOLTUS_LGEN-3598): Processing LEF files: 
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/header6_V55_20ka_cic.lef
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/fsa0m_a_generic_core.lef
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/fsa0m_a_t33_generic_io.lef
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/BONDPAD.lef
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN2 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN2B1 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN2B1P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN2B1S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN2B1T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN2P has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN2S has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN2T has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3B1 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3B1P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3B1S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3B1T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3B2 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3B2P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3B2S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3B2T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3P has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3S has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN3T has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN4 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN4B1 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN4B1P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN4B1S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN4B1T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN4P has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN4S has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AN4T has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ANTENNA has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO112 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO112P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO112S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO112T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO12 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO12P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO12S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO12T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO13 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO13P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO13S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO13T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO22 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO222 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO222P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO222S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO222T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO22P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO22S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AO22T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI112H has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI112HP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI112HS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI112HT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI12H has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI12HP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI12HS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI12HT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI13H has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI13HP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI13HS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI13HT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI222H has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI222HP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI222HS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI22H has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI22HP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI22HT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro AOI22S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BHD1 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF1 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF12CK has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF1CK has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF1S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF2 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF2CK has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF3 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF3CK has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF4 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF4CK has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF6 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF6CK has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF8 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUF8CK has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUFB1 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUFB2 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUFB3 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUFT1 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUFT2 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUFT3 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro BUFT4 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro CMPE4 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro CMPE4S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DBFRBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DBFRSBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DBHRBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DBHRBS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DBZRBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DBZRSBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DELA has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DELB has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DELC has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFCLRBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFCRBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFFN has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFFP has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFFRBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFFRBP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFFRBS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFFRBT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFFRSBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFFS has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFFSBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFTRBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFTRBS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZCLRBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZCRBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZN has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZP has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZRBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZRBP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZRBS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZRBT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZRSBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZS has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZSBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZTRBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DFZTRBS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DLHN has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DLHP has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DLHRBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DLHRBP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DLHRBS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro DLHS has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FA1 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FA1P has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FA1S has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FA1T has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FA2 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FA2P has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FA2S has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FA3 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FA3P has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FA3S has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FACS1 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FACS1P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FACS1S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FACS2 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FACS2P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro FACS2S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro GCKETF has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro GCKETN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro GCKETP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro GCKETT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro HA1 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro HA1P has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro HA1S has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro HA1T has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro HA2 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro HA2P has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro HA2T has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro HA3 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro HA3P has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro HA3T has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV1 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV12 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV12CK has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV1CK has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV1S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV2 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV2CK has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV3 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV3CK has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV4 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV4CK has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV6 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV6CK has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV8 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INV8CK has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INVT1 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INVT2 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro INVT4 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro JKFN has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro JKFRBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro JKFRBP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro JKZN has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro JKZRBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro JKZRBP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MAO222 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MAO222P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MAO222S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MAO222T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MAOI1 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MAOI1H has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MAOI1HP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MAOI1HT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MAOI1S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MOAI1 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MOAI1H has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MOAI1HP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MOAI1HT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MOAI1S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MULBE has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MULBEP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MULBET has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MULPA has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MULPAP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MULPAT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX2 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX2F has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX2P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX2S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX2T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX3 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX3P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX3S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX3T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX4 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX4P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX4S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUX4T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUXB2 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUXB2P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUXB2S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUXB2T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUXB4 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUXB4P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUXB4S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MUXB4T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MXL2H has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MXL2HF has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MXL2HP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MXL2HS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MXL2HT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MXL3 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MXL3P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MXL3S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro MXL3T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND2 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND2F has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND2P has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND2S has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND2T has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND3 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND3HT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND3P has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND3S has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND4 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND4P has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND4S has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ND4T has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR2 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR2F has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR2P has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR2T has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR3 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR3H has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR3HP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR3HT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR4 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR4P has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR4S has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro NR4T has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA112 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA112P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA112S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA112T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA12 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA12P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA12S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA12T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA13 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA13P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA13S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA13T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA22 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA222 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA222P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA222S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA222T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA22P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA22S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OA22T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI112H has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI112HP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI112HS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI112HT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI12H has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI12HP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI12HS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI12HT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI13H has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI13HP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI13HS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI13HT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI222H has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI222HP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI222HT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI222S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI22H has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI22HP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI22HT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OAI22S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR2 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR2B1 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR2B1P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR2B1S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR2B1T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR2P has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR2S has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR2T has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3B1 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3B1P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3B1S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3B1T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3B2 has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3B2P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3B2S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3B2T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3P has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3S has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro OR3T has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro PDI has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro PDIX has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro PUI has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDBHN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDBHS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFFN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFFP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFFRBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFFRBP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFFRBS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFFRBT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFFRSBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFFS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFZN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFZP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFZRBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFZRBP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFZRBS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFZRBT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFZRSBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDFZS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDLHN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDLHP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDLHRBN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDLHRBP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDLHRBS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDLHS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro QDLHSN has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro RAM2 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro RAM2S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro RAM3 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro RAM3S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro RAM5 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro RAM5S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro TIE0 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro TIE1 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR2H has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR2HP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR2HS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR2HT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR3 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR3P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR3S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR3T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR4 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR4P has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR4S has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XNR4T has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR2H has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR2HP has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR2HS has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR2HT has
[12/05 01:40:41    226s] been found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:41    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR3 has been
[12/05 01:40:41    226s] found in file
[12/05 01:40:41    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:41    226s] ignoring it.
[12/05 01:40:41    226s] 
[12/05 01:40:46    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR3P has
[12/05 01:40:46    226s] been found in file
[12/05 01:40:46    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:46    226s] ignoring it.
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR3S has
[12/05 01:40:46    226s] been found in file
[12/05 01:40:46    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:46    226s] ignoring it.
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR3T has
[12/05 01:40:46    226s] been found in file
[12/05 01:40:46    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:46    226s] ignoring it.
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR4 has been
[12/05 01:40:46    226s] found in file
[12/05 01:40:46    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:46    226s] ignoring it.
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR4P has
[12/05 01:40:46    226s] been found in file
[12/05 01:40:46    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:46    226s] ignoring it.
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR4S has
[12/05 01:40:46    226s] been found in file
[12/05 01:40:46    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:46    226s] ignoring it.
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XOR4T has
[12/05 01:40:46    226s] been found in file
[12/05 01:40:46    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef,
[12/05 01:40:46    226s] ignoring it.
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro GNDIOC has
[12/05 01:40:46    226s] been found in file
[12/05 01:40:46    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef,
[12/05 01:40:46    226s] ignoring it.
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro GNDIOD has
[12/05 01:40:46    226s] been found in file
[12/05 01:40:46    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef,
[12/05 01:40:46    226s] ignoring it.
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro VCC3IOC has
[12/05 01:40:46    226s] been found in file
[12/05 01:40:46    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef,
[12/05 01:40:46    226s] ignoring it.
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro VCC3IOD has
[12/05 01:40:46    226s] been found in file
[12/05 01:40:46    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef,
[12/05 01:40:46    226s] ignoring it.
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XMC has been
[12/05 01:40:46    226s] found in file
[12/05 01:40:46    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef,
[12/05 01:40:46    226s] ignoring it.
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro XMD has been
[12/05 01:40:46    226s] found in file
[12/05 01:40:46    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef,
[12/05 01:40:46    226s] ignoring it.
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro YA2GSC has
[12/05 01:40:46    226s] been found in file
[12/05 01:40:46    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef,
[12/05 01:40:46    226s] ignoring it.
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro YA2GSD has
[12/05 01:40:46    226s] been found in file
[12/05 01:40:46    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef,
[12/05 01:40:46    226s] ignoring it.
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ZMA2GSC has
[12/05 01:40:46    226s] been found in file
[12/05 01:40:46    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef,
[12/05 01:40:46    226s] ignoring it.
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] ** WARN:  (VOLTUS_LGEN-3073): A duplicate definition of macro ZMA2GSD has
[12/05 01:40:46    226s] been found in file
[12/05 01:40:46    226s] /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef,
[12/05 01:40:46    226s] ignoring it.
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] ** WARN:  (VOLTUS_LGEN-3106): The following cells do not contain any supply
[12/05 01:40:46    226s] pins: , ZMA2GSC, ZMA2GSD, VCC3IOD, XMD, YA2GSD, YA2GSC, VCC3IOC, GNDIOC,
[12/05 01:40:46    226s] GNDIOD, XMC
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] ** WARN:  (VOLTUS_LGEN-3973): No cell in the cell list matches 
[12/05 01:40:46    226s] FILL1
[12/05 01:40:46    226s] FILL16
[12/05 01:40:46    226s] FILL2
[12/05 01:40:46    226s] FILL32
[12/05 01:40:46    226s] FILL4
[12/05 01:40:46    226s] FILL64
[12/05 01:40:46    226s] FILL8
[12/05 01:40:46    226s] present in filler cell list.
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] ** WARN:  (VOLTUS_LGEN-3036): Duplicate macro definitions were found while
[12/05 01:40:46    226s] processing the LEF files. This may indicate that the MergeLef program
[12/05 01:40:46    226s] should have been run before starting VOLTUS_LGEN.
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] ** INFO:  (VOLTUS_LGEN-3265): 
[12/05 01:40:46    226s] Power Grid View Generation Statistics:
[12/05 01:40:46    226s]         # Total number of cells: 427 
[12/05 01:40:46    226s]         # EARLY view created: 409 (95%)
[12/05 01:40:46    226s]         # IR view created: 409 (95%)
[12/05 01:40:46    226s]         # EM view created: 409 (95%)
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] ** WARN:  (VOLTUS_LGEN-3971): The following cells failed to create some of
[12/05 01:40:46    226s] the PGV views:
[12/05 01:40:46    226s]  CELL                      				 REASON                    
[12/05 01:40:46    226s]  ==== 							 ====== 
[12/05 01:40:46    226s]  BONDPADCGU_m              				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  BONDPADCNU_m              				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  BONDPADD_m                				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  CORNERC                   				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  CORNERCD                  				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  CORNERD                   				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  EMPTY16C                  				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  EMPTY16D                  				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  EMPTY1C                   				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  EMPTY1D                   				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  EMPTY2C                   				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  EMPTY2D                   				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  EMPTY4C                   				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  EMPTY4D                   				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  EMPTY8C                   				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  EMPTY8D                   				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  EMPTYGRC                  				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  EMPTYGRD                  				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  GNDIOC                    				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  GNDIOD                    				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  GNDKC                     				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  GNDKD                     				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  VCC3IOC                   				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  VCC3IOD                   				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  VCCKC                     				 No GroundPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  VCCKD                     				 No GroundPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  XMC                       				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  XMD                       				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  YA2GSC                    				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  YA2GSD                    				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  ZMA2GSC                   				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s]  ZMA2GSD                   				 No PowerPin found in LEF.
[12/05 01:40:46    226s]  
[12/05 01:40:46    226s] 
[12/05 01:40:46    226s] Finished PGV Library Generator at 01:40:46 12/05/2024 (cpu=0:00:02, real=0:00:07, peak mem=1906.35MB)
[12/05 01:40:46    226s] Current Innovus resource usage: (total cpu=0:04:01, real=0:39:54, mem=1906.35MB)
[12/05 01:42:02    244s] <CMD> set_rail_analysis_mode -method static -power_switch_eco false -accuracy xd -power_grid_library {power_log/techonly.cl power_log/stdcells.cl} -process_techgen_em_rules false -enable_rlrp_analysis false -vsrc_search_distance 50 -ignore_shorts false -enable_manufacturing_effects false -report_via_current_direction false
[12/05 01:43:38    253s] <CMD> setDrawView place
[12/05 01:44:04    254s] <CMD> create_power_pads -net VCC -auto_fetch
[12/05 01:44:04    254s] <CMD> setDrawView place
[12/05 01:44:40    260s] <CMD> create_power_pads -net VCC -vsrc_file power_log/CHIP_VCC.pp
[12/05 01:44:40    260s] Saving DC sources to file power_log/CHIP_VCC.pp.
[12/05 01:44:53    260s] <CMD> create_power_pads -net GND -auto_fetch
[12/05 01:44:53    260s] <CMD> setDrawView place
[12/05 01:45:00    261s] <CMD> create_power_pads -clear
[12/05 01:45:00    261s] Clearing the display and DC sources loaded into memory.
[12/05 01:45:23    266s] <CMD> create_power_pads -net GND -auto_fetch
[12/05 01:45:23    266s] <CMD> setDrawView place
[12/05 01:45:38    270s] <CMD> create_power_pads -net GND -vsrc_file power_log/CHIP_GND.pp
[12/05 01:45:38    270s] Saving DC sources to file power_log/CHIP_GND.pp.
[12/05 01:46:30    275s] <CMD> set_pg_nets -net VCC -voltage 1.8 -threshold 1.7
[12/05 01:46:30    275s] <CMD> set_pg_nets -net GND -voltage 0 -threshold 0.1
[12/05 01:46:30    275s] <CMD> set_rail_analysis_domain -name PD -pwrnets { VCC} -gndnets { GND}
[12/05 01:46:30    275s] <CMD> set_power_data -reset
[12/05 01:46:30    275s] <CMD> set_power_data -format current -scale 1 {power_log/static_VCC.ptiavg power_log/static_GND.ptiavg}
[12/05 01:46:30    275s] <CMD> set_power_pads -reset
[12/05 01:46:30    275s] <CMD> set_power_pads -net VCC -format xy -file power_log/CHIP_VCC.pp
[12/05 01:46:30    275s] <CMD> set_power_pads -net GND -format xy -file power_log/CHIP_GND.pp
[12/05 01:46:30    275s] <CMD> set_package -reset
[12/05 01:46:30    275s] <CMD> set_package -spice {} -mapping {}
[12/05 01:46:30    275s] <CMD> set_net_group -reset
[12/05 01:46:30    275s] <CMD> set_advanced_rail_options -reset
[12/05 01:46:30    275s] <CMD> analyze_rail -type domain -results_directory power_log PD
[12/05 01:46:30    276s] -process 180                            # int, default=90, min=2, max=250, user setting
[12/05 01:46:30    276s] This command "analyze_rail -type domain -results_directory power_log ..." required an extra checkout of license vtsxl.
[12/05 01:46:30    276s] Additional license(s) checked out: 1 'Voltus_Power_Integrity_XL' license(s)
[12/05 01:46:31    276s] 
[12/05 01:46:31    276s] 
[12/05 01:46:31    276s] Started Rail Analysis at 01:46:30 12/05/2024
[12/05 01:46:31    276s] 
[12/05 01:46:32    276s] 
[12/05 01:46:32    276s] Multi-CPU Configuration:
[12/05 01:46:32    276s] 	#CPU: 1
[12/05 01:46:32    276s] 	Mode: local
[12/05 01:46:32    276s] 	Host: ee23
[12/05 01:46:32    276s] 
[12/05 01:46:32    276s] 
[12/05 01:46:32    276s] Begin Processing Cell Libraries for Rail Analysis
[12/05 01:46:33    276s] 
[12/05 01:46:33    276s] Merging libraries:
[12/05 01:46:33    276s] power_log/techonly.cl
[12/05 01:46:33    276s] power_log/stdcells.cl
[12/05 01:46:33    276s] 
[12/05 01:46:33    276s] Output library: ./work/lib_merged.cl
[12/05 01:46:33    276s] 
[12/05 01:46:33    276s] The following cells have duplicate power-grid libraries, only the first non-Tech power grid view will be read.
[12/05 01:46:33    276s] 	CELL NAME	POWER GRID LIBRARY
[12/05 01:46:33    276s] 	MOAI1	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OR3B2S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MAOI1S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFTRBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	TIE1	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BUF8CK	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDFFP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FILLER2C	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AOI13H	power_log/stdcells.cl
[12/05 01:46:33    276s] 	INV2	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFZP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MXL3	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDFZRBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AO22	power_log/stdcells.cl
[12/05 01:46:33    276s] 	NR4P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OA222T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OA13S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XNR4S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	ND2T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN4B1S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MUXB4	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MUX4	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XNR2HT	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MULPA	power_log/stdcells.cl
[12/05 01:46:33    276s] 	JKFRBP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MUX3S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DLHRBP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OAI112H	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OR2P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AOI13HT	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFFP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XNR3S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	ND3P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FA2	power_log/stdcells.cl
[12/05 01:46:33    276s] 	ZMA2GSC	power_log/stdcells.cl
[12/05 01:46:33    276s] 	INV6	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OAI22HP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MUXB2P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DLHS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OAI13H	power_log/stdcells.cl
[12/05 01:46:33    276s] 	RAM2	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDFZN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MUX3P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BUFT3	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDBHN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OA13P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	EMPTY8D	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BUF1	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFFS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XOR3S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN2T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MXL2HT	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MULBEP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OR2S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN3B1S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AOI222HS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AOI12H	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FILLER4C	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MUX4P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OR3B2T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DLHP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	JKFN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OA112S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	ND4S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	EMPTY16D	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FILLER64	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AO112P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	RAM3S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OA222	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AO222P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FILLER1	power_log/stdcells.cl
[12/05 01:46:33    276s] 	JKZRBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FILLER2	power_log/stdcells.cl
[12/05 01:46:33    276s] 	INV4CK	power_log/stdcells.cl
[12/05 01:46:33    276s] 	PDI	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFFRBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	HA2P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	INVT1	power_log/stdcells.cl
[12/05 01:46:33    276s] 	TIE0	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BUF4	power_log/stdcells.cl
[12/05 01:46:33    276s] 	HA3	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OA12T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OAI112HT	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFZRBT	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BUFB2	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DLHN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OAI13HS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFFRBS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	EMPTY8C	power_log/stdcells.cl
[12/05 01:46:33    276s] 	INV8CK	power_log/stdcells.cl
[12/05 01:46:33    276s] 	INV12CK	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XOR2HS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OA22S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN3P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDFFRBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MAOI1HT	power_log/stdcells.cl
[12/05 01:46:33    276s] 	NR2F	power_log/stdcells.cl
[12/05 01:46:33    276s] 	ZMA2GSD	power_log/stdcells.cl
[12/05 01:46:33    276s] 	HA3P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	EMPTY4D	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AO22T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	EMPTYGRC	power_log/stdcells.cl
[12/05 01:46:33    276s] 	VCC3IOD	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OR3B2P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN3S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BONDPADCGU_m	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OA13	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AOI22HT	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BUFB1	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FILLER8C	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BUF3CK	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DLHRBS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN2P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	ND3S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MOAI1S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MXL2HS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDFFN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	EMPTY16C	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AOI13HS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	INV2CK	power_log/stdcells.cl
[12/05 01:46:33    276s] 	ND4T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	VCCKD	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MUXB2T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDLHSN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MUXB4S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MULPAT	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDLHRBP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FA3	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MUX2F	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OAI12HS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MOAI1HP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AOI12HP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	NR4T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MXL3S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XOR4S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OA12S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FACS2P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MXL2H	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AOI22S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AO12	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AO222	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DBHRBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	PDIX	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OR3B1	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XNR2H	power_log/stdcells.cl
[12/05 01:46:33    276s] 	NR4S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FILLERCC	power_log/stdcells.cl
[12/05 01:46:33    276s] 	EMPTY1D	power_log/stdcells.cl
[12/05 01:46:33    276s] 	NR2	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BUF2CK	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDLHP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XOR2H	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFCLRBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BUF6	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XOR3	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BUFB3	power_log/stdcells.cl
[12/05 01:46:33    276s] 	ANTENNA	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DELB	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FILLER16	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AO22S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MAOI1H	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN2S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN2	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFFRBP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OA112P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	ND2P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	ND4	power_log/stdcells.cl
[12/05 01:46:33    276s] 	CORNERD	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BUFT1	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MAO222T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFCRBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DBFRBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BUFT2	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MXL3T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	GCKETF	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AO222S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OR3B1P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OR3S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XNR2HP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	RAM5	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MOAI1HT	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OA222P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MUXB2S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDFZRBS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XOR2HP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AOI112HP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	INVT2	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DBHRBS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XMD	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OR2B1S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AOI12HS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	JKZRBP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN4B1	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FILLERBC	power_log/stdcells.cl
[12/05 01:46:33    276s] 	RAM2S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OR2B1	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BUF6CK	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AOI222H	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDLHS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BHD1	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFZN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MUX4T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AO13	power_log/stdcells.cl
[12/05 01:46:33    276s] 	CMPE4S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OA12	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN3B2S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	ND4P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	ND3	power_log/stdcells.cl
[12/05 01:46:33    276s] 	ND2F	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN4S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OA22	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OAI112HS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	INV1S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OAI22S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BUFT4	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AO222T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	HA1P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN2B1P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FACS1P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDFZRBT	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFZRBP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	NR2P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MUX2S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OR2T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MUX4S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDFZRSBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	YA2GSD	power_log/stdcells.cl
[12/05 01:46:33    276s] 	CORNERC	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FA1	power_log/stdcells.cl
[12/05 01:46:33    276s] 	PUI	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MUXB2	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MAO222S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XNR2HS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	RAM3	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MXL3P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DLHRBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MULPAP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	EMPTYGRD	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFZSBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FA2S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XNR4T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AOI22H	power_log/stdcells.cl
[12/05 01:46:33    276s] 	YA2GSC	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XNR4	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FA1P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BUF8	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MUXB4T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	ND3HT	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OA22T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	HA1S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN3B2T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AOI222HP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OA112T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	EMPTY2C	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OAI12HT	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XNR3P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN4B1P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN3B1P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XNR3	power_log/stdcells.cl
[12/05 01:46:33    276s] 	INV12	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFFSBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MUX2P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OAI222HT	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDFFS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	INV1	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN3B2	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DBFRSBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDBHS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XNR3T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDLHN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN2B1T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BUF3	power_log/stdcells.cl
[12/05 01:46:33    276s] 	GCKETN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	HA1	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FACS1S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFZCRBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OR2B1P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	EMPTY2D	power_log/stdcells.cl
[12/05 01:46:33    276s] 	GCKETP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFZRSBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AO22P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BUF12CK	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDFFRBP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	GCKETT	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BONDPADCNU_m	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FILLER8	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFZRBS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BUF1CK	power_log/stdcells.cl
[12/05 01:46:33    276s] 	NR4	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OAI222H	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OR3B1S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XOR3T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XOR4T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	ND2S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OAI13HP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN4P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDFZRBP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AO12S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	NR2T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	CMPE4	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AOI112HS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MAOI1HP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFZRBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN3	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AO112S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	ND2	power_log/stdcells.cl
[12/05 01:46:33    276s] 	HA2T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	EMPTY4C	power_log/stdcells.cl
[12/05 01:46:33    276s] 	GNDKD	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MUXB4P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OAI22H	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN3B1	power_log/stdcells.cl
[12/05 01:46:33    276s] 	JKFRBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AO112	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MXL2HF	power_log/stdcells.cl
[12/05 01:46:33    276s] 	INV8	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MULBE	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFFRSBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDFZP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AO112T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DELA	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DBZRBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MXL2HP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFFRBT	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OR3T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	RAM5S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	HA3T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MUX2T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	NR3HT	power_log/stdcells.cl
[12/05 01:46:33    276s] 	CORNERCD	power_log/stdcells.cl
[12/05 01:46:33    276s] 	NR3HP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	VCC3IOC	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFZS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OAI222S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FILLER4	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FACS2S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	INV3	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OA13T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OR3P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	JKZN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	EMPTY1C	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OA22P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFZTRBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XNR4P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XOR3P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DELC	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AOI12HT	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FILLER32	power_log/stdcells.cl
[12/05 01:46:33    276s] 	HA2	power_log/stdcells.cl
[12/05 01:46:33    276s] 	INV6CK	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN2B1	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OAI12H	power_log/stdcells.cl
[12/05 01:46:33    276s] 	GNDIOC	power_log/stdcells.cl
[12/05 01:46:33    276s] 	GNDIOD	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MULBET	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDFFRBT	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XMC	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AO13T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDFZS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FACS2	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MAOI1	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MAO222	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OAI112HP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FA1S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BUF1S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	INV3CK	power_log/stdcells.cl
[12/05 01:46:33    276s] 	INVT4	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OR3	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FACS1	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AOI112HT	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FILLERAC	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BONDPADD_m	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDFFRSBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XOR4P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	GNDKC	power_log/stdcells.cl
[12/05 01:46:33    276s] 	VCCKC	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AO13S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDLHRBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN4	power_log/stdcells.cl
[12/05 01:46:33    276s] 	NR3	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFTRBS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	HA1T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BUF4CK	power_log/stdcells.cl
[12/05 01:46:33    276s] 	BUF2	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MUX3T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OA222S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OR2	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDLHRBS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN4T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN4B1T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DBZRSBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OA112	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FA3S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OA12P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FA1T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XOR2HT	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFZCLRBN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FA2P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AOI22HP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MUX3	power_log/stdcells.cl
[12/05 01:46:33    276s] 	NR3H	power_log/stdcells.cl
[12/05 01:46:33    276s] 	FA3P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN3B2P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	INV4	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AOI112H	power_log/stdcells.cl
[12/05 01:46:33    276s] 	INV1CK	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OR2B1T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN2B1S	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OAI12HP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AO13P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	QDFFRBS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MUX2	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OR3B1T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MOAI1H	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AO12T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFFN	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OAI22HT	power_log/stdcells.cl
[12/05 01:46:33    276s] 	DFZTRBS	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OR3B2	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AO12P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	XOR4	power_log/stdcells.cl
[12/05 01:46:33    276s] 	MAO222P	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AOI13HP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OAI222HP	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN3T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	AN3B1T	power_log/stdcells.cl
[12/05 01:46:33    276s] 	OAI13HT	power_log/stdcells.cl
[12/05 01:46:33    276s] 
[12/05 01:46:38    276s] Ended Processing Cell Libraries for Rail Analysis: (cpu=0:00:00, real=0:00:06, mem(process/total/peak)=19.57MB/6444.01MB/2369.70MB)
[12/05 01:46:38    276s] Created merged cell library ./work/lib_merged.cl.
[12/05 01:46:38    276s] 
[12/05 01:46:38    276s] 
[12/05 01:46:38    276s] Running OCI  extraction for /tmp/innovus_temp_126035_ee23_iclab131_6u6PC7/eps_out_126035.def.gz ...
[12/05 01:46:38    276s] 
[12/05 01:46:38    276s] Extraction option setup as:
[12/05 01:46:38    276s] setenv gray_data NONE
[12/05 01:46:38    276s] setenv enable_cluster_overhang_via false
[12/05 01:46:38    276s] setenv enable_dfm_mask_conflict_shape false
[12/05 01:46:38    276s] Begin Preparing Data for Parasitic Extraction
[12/05 01:46:39    276s] Extracting following DFM effects:
[12/05 01:46:39    276s] MetalFill        : n/a
[12/05 01:46:39    276s] WEE Effects      : n/a
[12/05 01:46:39    276s] Erosion Effects  : n/a
[12/05 01:46:39    276s] T/B Enlargements : ON
[12/05 01:46:39    276s] R(w) Effects     : n/a
[12/05 01:46:39    276s] R(w,s) Effects   : n/a
[12/05 01:46:39    276s] R(sw,st) Effects : n/a
[12/05 01:46:39    276s] TC(w) Effects    : n/a
[12/05 01:46:39    276s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[12/05 01:46:39    276s] Ended Preparing Data for Parasitic Extraction: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=20.56MB/7158.60MB/2478.54MB)
[12/05 01:46:39    276s] 
[12/05 01:46:39    276s] Extraction option setup as:
[12/05 01:46:39    276s] setenv gray_data NONE
[12/05 01:46:39    276s] setenv enable_cluster_overhang_via false
[12/05 01:46:39    276s] setenv enable_dfm_mask_conflict_shape false
[12/05 01:46:39    276s] Begin Parasitic Extraction
[12/05 01:46:39    276s] Extracting Progress:
[12/05 01:46:39    276s]     0% at 01:46:39 12/05/2024
[12/05 01:46:45    276s]   100% at 01:46:45 12/05/2024
[12/05 01:46:45    276s] Ended Parasitic Extraction: (cpu=0:00:02, real=0:00:05, mem(process/total/peak)=9.73MB/6360.18MB/2478.54MB)
[12/05 01:46:45    276s] 
[12/05 01:46:45    276s] 
[12/05 01:46:45    276s] Analyze Rail Settings:
[12/05 01:46:45    276s] 	Temp directory: /tmp/innovus_temp_126035_ee23_iclab131_6u6PC7
[12/05 01:46:45    276s] 	Output directory: power_log
[12/05 01:46:45    276s] 	Run directory: power_log/PD_25C_avg_1/
[12/05 01:46:45    276s] 
[12/05 01:46:45    276s] 
[12/05 01:46:46    276s] Invoking: "/usr/cad/cadence/INNOVUS/INNOVUS_20.15.000/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd power_log/PD_25C_avg_1/voltus_rail_smg.GND.cmd -l power_log/PD_25C_avg_1/voltus_rail_smg.GND.log" ...
[12/05 01:46:46    276s] Begin Merging power grid
[12/05 01:46:46    276s] Tech reference temperature: 25
[12/05 01:46:46    276s] Target temperature: 25
[12/05 01:46:46    276s] 
[12/05 01:46:46    276s] Grid Statistics of Net GND:
[12/05 01:46:46    276s] - NODE
[12/05 01:46:46    276s]   Total node: 34451
[12/05 01:46:46    276s]     Top Level grid node: 34319
[12/05 01:46:46    276s]       Top level interface node: 29422
[12/05 01:46:46    276s]     Missing interface node: 132
[12/05 01:46:46    276s]     Cell internal node: 0
[12/05 01:46:46    276s] - ELEM
[12/05 01:46:46    276s]   Total element: 42570
[12/05 01:46:46    276s]     Top Level grid element: 42570
[12/05 01:46:46    276s]     Cell internal element: 0
[12/05 01:46:46    276s] - INST
[12/05 01:46:46    276s]   Instance logically connected: 29414
[12/05 01:46:46    276s]     Tech: 0
[12/05 01:46:46    276s]     StdCell: 29410
[12/05 01:46:46    276s]     Macro:
[12/05 01:46:46    276s]       Early: 4
[12/05 01:46:46    276s]       IR: 0
[12/05 01:46:46    276s]       EM: 0
[12/05 01:46:46    276s]     Current Region:  0
[12/05 01:46:46    276s]   Dropped instance due to missing/incomplete cell library: 0
[12/05 01:46:46    276s] - TAP
[12/05 01:46:46    276s]   Total tap: 29554
[12/05 01:46:46    276s] 
[12/05 01:46:46    276s] Ended Merging power grid: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=29.75MB/8438.53MB/2478.54MB)
[12/05 01:46:46    276s] Invoking: "/usr/cad/cadence/INNOVUS/INNOVUS_20.15.000/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd power_log/PD_25C_avg_1/voltus_rail_smg.VCC.cmd -l power_log/PD_25C_avg_1/voltus_rail_smg.VCC.log" ...
[12/05 01:46:46    276s] Begin Merging power grid
[12/05 01:46:46    276s] Tech reference temperature: 25
[12/05 01:46:46    276s] Target temperature: 25
[12/05 01:46:46    276s] 
[12/05 01:46:46    276s] Grid Statistics of Net VCC:
[12/05 01:46:46    276s] - NODE
[12/05 01:46:46    276s]   Total node: 34173
[12/05 01:46:46    276s]     Top Level grid node: 34041
[12/05 01:46:46    276s]       Top level interface node: 29422
[12/05 01:46:46    276s]     Missing interface node: 132
[12/05 01:46:46    276s]     Cell internal node: 0
[12/05 01:46:46    276s] - ELEM
[12/05 01:46:46    276s]   Total element: 42052
[12/05 01:46:46    276s]     Top Level grid element: 42052
[12/05 01:46:46    276s]     Cell internal element: 0
[12/05 01:46:46    276s] - INST
[12/05 01:46:46    276s]   Instance logically connected: 29414
[12/05 01:46:46    276s]     Tech: 0
[12/05 01:46:46    276s]     StdCell: 29410
[12/05 01:46:46    276s]     Macro:
[12/05 01:46:46    276s]       Early: 4
[12/05 01:46:46    276s]       IR: 0
[12/05 01:46:46    276s]       EM: 0
[12/05 01:46:46    276s]     Current Region:  0
[12/05 01:46:46    276s]   Dropped instance due to missing/incomplete cell library: 0
[12/05 01:46:46    276s] - TAP
[12/05 01:46:46    276s]   Total tap: 29554
[12/05 01:46:46    276s] 
[12/05 01:46:46    276s] Ended Merging power grid: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=28.30MB/8438.53MB/2478.54MB)
[12/05 01:46:46    276s] 
[12/05 01:46:46    276s] Begin Preparing Data for Rail Analysis
[12/05 01:46:47    276s] 
[12/05 01:46:47    276s] Net GND
[12/05 01:46:47    276s]   Power Pin Location File: /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/power_log/CHIP_GND.pp
[12/05 01:46:47    276s]   # Voltage Source Added/Total (%): 96/96 (100.00%)
[12/05 01:46:47    276s] 
[12/05 01:46:47    276s]   Power Database: power_log/static_GND.ptiavg
[12/05 01:46:47    276s]   # Current Taps Matched/Total (%): 1237/1237 (100.00%)
[12/05 01:46:47    276s]   # Instances Matched: 1237
[12/05 01:46:47    276s] 
[12/05 01:46:47    276s] Net VCC
[12/05 01:46:47    276s]   Power Pin Location File: /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/power_log/CHIP_VCC.pp
[12/05 01:46:47    276s]   # Voltage Source Added/Total (%): 96/96 (100.00%)
[12/05 01:46:47    276s] 
[12/05 01:46:47    276s]   Power Database: power_log/static_VCC.ptiavg
[12/05 01:46:47    276s]   # Current Taps Matched/Total (%): 1237/1237 (100.00%)
[12/05 01:46:47    276s]   # Instances Matched: 1237
[12/05 01:46:47    276s] 
[12/05 01:46:47    276s] Begin PowerGrid Integrity Analysis
[12/05 01:46:47    276s] 
[12/05 01:46:47    276s] Begin Redistribute Disconnected Cap
[12/05 01:46:47    276s] Ended Redistribute Disconnected Cap: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=123.51MB/7078.39MB/2478.54MB)
[12/05 01:46:47    276s] 
[12/05 01:46:47    276s] Ended PowerGrid Integrity Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=127.05MB/7078.39MB/2478.54MB)
[12/05 01:46:47    276s] 
[12/05 01:46:47    276s] Ended Preparing Data for Rail Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=123.69MB/7078.39MB/2478.54MB)
[12/05 01:46:47    276s] 
[12/05 01:46:47    276s] 
[12/05 01:46:47    276s] Begin Steady-State Analysis
[12/05 01:46:48    276s] Ended Steady-State Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=153.03MB/13271.27MB/2478.54MB)
[12/05 01:46:48    276s] 
[12/05 01:46:48    276s] 
[12/05 01:46:48    276s] Begin Report Generation
[12/05 01:46:48    276s] 
[12/05 01:46:48    276s] 
[12/05 01:46:48    276s] Net GND:
[12/05 01:46:48    276s] 
[12/05 01:46:48    276s] 
[12/05 01:46:48    276s] Begin Preparing Database for Report Generation
[12/05 01:46:48    276s] 
[12/05 01:46:48    276s] Circuit profile:
[12/05 01:46:48    276s]                                                       Current    Voltage
[12/05 01:46:48    276s] Layer Name                       Nodes   Resistors    Sources    Sources
[12/05 01:46:48    276s] ----- --------------------  ----------  ----------  ---------  ---------
[12/05 01:46:48    276s] 0     ME6_C                         24           0         24         16
[12/05 01:46:48    276s] 1     ME5_C                         24           0         24         16
[12/05 01:46:48    276s] 2     ME4_C                         24           0         24         16
[12/05 01:46:48    276s] 3     ME3_C                       1206        1138         24         16
[12/05 01:46:48    276s] 4     VIA2                           0        1182          0          0
[12/05 01:46:48    276s] 5     ME2_C                       8619        8556         24         16
[12/05 01:46:48    276s] 6     VIA1                           0        7377          0          0
[12/05 01:46:48    276s] 7     ME1_C                      24554       24317      17114         16
[12/05 01:46:48    276s]                             ----------  ----------  ---------  ---------
[12/05 01:46:48    276s] 8     Circuit total              34452       42570      17234         96
[12/05 01:46:48    276s] 
[12/05 01:46:48    276s] Note: 48 current sources are disconnected.
[12/05 01:46:48    276s] Ended Preparing Database for Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=346.85MB/13528.46MB/2478.54MB)
[12/05 01:46:48    276s] 
[12/05 01:46:48    276s] Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=346.99MB/13528.46MB/2478.54MB)
[12/05 01:46:50    276s] 
[12/05 01:46:50    276s] Begin IR Drop (Linear) Report Generation
[12/05 01:46:50    276s]   Voltage: 0
[12/05 01:46:50    276s]   Threshold: 0.1
[12/05 01:46:50    276s]   Minimum, Average, Maximum IR Drop: 0.000V, 52.087uV, 0.186mV
[12/05 01:46:51    276s]     Range 1(   0.163mV  -     0.186mV ):        93 (  0.27%)
[12/05 01:46:51    276s]     Range 2(   0.140mV  -     0.163mV ):      1930 (  5.61%)
[12/05 01:46:51    276s]     Range 3(   0.116mV  -     0.140mV ):      1690 (  4.91%)
[12/05 01:46:51    276s]     Range 4(  93.079uV  -     0.116mV ):      1099 (  3.19%)
[12/05 01:46:51    276s]     Range 5(  69.809uV  -    93.079uV ):      2879 (  8.37%)
[12/05 01:46:51    276s]     Range 6(  46.539uV  -    69.809uV ):      8777 ( 25.51%)
[12/05 01:46:51    276s]     Range 7(  23.270uV  -    46.539uV ):      8982 ( 26.11%)
[12/05 01:46:51    276s]     Range 8(    0.000V  -    23.270uV ):      8953 ( 26.02%)
[12/05 01:46:51    276s] *** Note : 48 disconnected nodes are excluded from the report.
[12/05 01:46:51    276s]     Layer with maximum IR Drop:  ME1_C
[12/05 01:46:51    276s]       ME6_C: 0 [0 - 0]
[12/05 01:46:51    276s]       ME5_C: 0 [0 - 0]
[12/05 01:46:51    276s]       ME4_C: 0 [0 - 0]
[12/05 01:46:51    276s]       ME3_C: 0.00014689 [0 - 0.00014689]
[12/05 01:46:51    276s]       ME2_C: 0.00015104 [0 - 0.00015104]
[12/05 01:46:51    276s]       ME1_C: 0.00018616 [0 - 0.00018616]
[12/05 01:46:51    276s]   IR Report: power_log/PD_25C_avg_1/Reports/GND/GND.main.rpt
[12/05 01:46:51    276s]   GIF plot: power_log/PD_25C_avg_1/Reports/GND/ir_linear.gif
[12/05 01:46:51    276s] Ended IR Drop (Linear) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=384.98MB/13528.46MB/2478.54MB)
[12/05 01:46:51    276s] 
[12/05 01:46:51    276s] 
[12/05 01:46:51    276s] Begin IR Drop (Limit) Report Generation
[12/05 01:46:51    276s]   Voltage: 0
[12/05 01:46:51    276s]   Threshold: 0.1
[12/05 01:46:51    276s]   Minimum, Average, Maximum IR Drop: 0.000V, 52.087uV, 0.186mV
[12/05 01:46:51    276s]     Range 1( 100.000mV  -      0.100V ):         0 (  0.00%)
[12/05 01:46:51    276s]     Range 2(  91.667mV  -   100.000mV ):         0 (  0.00%)
[12/05 01:46:51    276s]     Range 3(  83.333mV  -    91.667mV ):         0 (  0.00%)
[12/05 01:46:51    276s]     Range 4(  75.000mV  -    83.333mV ):         0 (  0.00%)
[12/05 01:46:51    276s]     Range 5(  66.667mV  -    75.000mV ):         0 (  0.00%)
[12/05 01:46:51    276s]     Range 6(  58.333mV  -    66.667mV ):         0 (  0.00%)
[12/05 01:46:51    276s]     Range 7(  50.000mV  -    58.333mV ):         0 (  0.00%)
[12/05 01:46:51    276s]     Range 8(  -1.000uV  -    50.000mV ):     34403 (100.00%)
[12/05 01:46:51    276s] *** Note : 48 disconnected nodes are excluded from the report.
[12/05 01:46:51    276s]     Layer with maximum IR Drop:  ME1_C
[12/05 01:46:51    276s]       ME6_C: 0 [0 - 0]
[12/05 01:46:51    276s]       ME5_C: 0 [0 - 0]
[12/05 01:46:51    276s]       ME4_C: 0 [0 - 0]
[12/05 01:46:51    276s]       ME3_C: 0.00014689 [0 - 0.00014689]
[12/05 01:46:51    276s]       ME2_C: 0.00015104 [0 - 0.00015104]
[12/05 01:46:51    276s]       ME1_C: 0.00018616 [0 - 0.00018616]
[12/05 01:46:51    276s]   IR Report: power_log/PD_25C_avg_1/Reports/GND/GND.main.rpt
[12/05 01:46:51    276s]   GIF plot: power_log/PD_25C_avg_1/Reports/GND/ir_limit.gif
[12/05 01:46:51    276s] Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=387.41MB/13528.46MB/2478.54MB)
[12/05 01:46:51    276s] 
[12/05 01:46:51    276s] 
[12/05 01:46:51    276s] Begin Tap Current Report Generation
[12/05 01:46:51    276s]   Minimum, Average, Maximum Tap Current: -10.177uA, -17.254nA, 0.000A
[12/05 01:46:51    276s]   Total Current: -0.297mA
[12/05 01:46:51    276s]     Range 1(  -1.000GA  -    -1.000mA ):         0 (  0.00%)
[12/05 01:46:51    276s]     Range 2(  -1.000mA  -  -100.000uA ):         0 (  0.00%)
[12/05 01:46:51    276s]     Range 3(-100.000uA  -   -10.000uA ):         2 (  0.01%)
[12/05 01:46:51    276s]     Range 4( -10.000uA  -    -1.000uA ):        23 (  0.13%)
[12/05 01:46:51    276s]     Range 5(  -1.000uA  -  -100.000nA ):       355 (  2.07%)
[12/05 01:46:51    276s]     Range 6(-100.000nA  -   -10.000nA ):       554 (  3.22%)
[12/05 01:46:51    276s]     Range 7( -10.000nA  -    -1.000nA ):       258 (  1.50%)
[12/05 01:46:51    276s]     Range 8(  -1.000nA  -      0.000A ):     15994 ( 93.06%)
[12/05 01:46:51    276s] *** Note: 48 disconnected taps (0.000A) are excluded from the report.
[12/05 01:46:51    276s]   GIF plot: power_log/PD_25C_avg_1/Reports/GND/tc.gif
[12/05 01:46:51    276s] Ended Tap Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=387.54MB/13528.46MB/2478.54MB)
[12/05 01:46:51    276s] 
[12/05 01:46:51    276s] 
[12/05 01:46:51    276s] Begin Instance Based IR Drop Report Generation
[12/05 01:46:51    276s]   Minimum, Average, Maximum Instance Based IR Drop: 0.000V, 64.529uV, 0.186mV
[12/05 01:46:51    276s]     Range 1( 100.000mV  -      0.100V ):         0 (  0.00%)
[12/05 01:46:51    276s]     Range 2(  91.667mV  -   100.000mV ):         0 (  0.00%)
[12/05 01:46:51    276s]     Range 3(  83.333mV  -    91.667mV ):         0 (  0.00%)
[12/05 01:46:51    276s]     Range 4(  75.000mV  -    83.333mV ):         0 (  0.00%)
[12/05 01:46:51    276s]     Range 5(  66.667mV  -    75.000mV ):         0 (  0.00%)
[12/05 01:46:51    276s]     Range 6(  58.333mV  -    66.667mV ):         0 (  0.00%)
[12/05 01:46:51    276s]     Range 7(  50.000mV  -    58.333mV ):         0 (  0.00%)
[12/05 01:46:51    276s]     Range 8(  -1.000uV  -    50.000mV ):     17186 (100.00%)
[12/05 01:46:51    276s] *** Note : 48 disconnected nodes are excluded from the report.
[12/05 01:46:51    276s]   GIF plot: power_log/PD_25C_avg_1/Reports/GND/iv.gif
[12/05 01:46:51    276s] Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=387.73MB/13528.46MB/2478.54MB)
[12/05 01:46:51    276s] 
[12/05 01:46:51    276s] 
[12/05 01:46:51    276s] Begin Effective Instance Voltage Report Generation
[12/05 01:46:51    276s] Ended Effective Instance Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=387.75MB/13528.46MB/2478.54MB)
[12/05 01:46:51    276s] 
[12/05 01:46:51    276s] 
[12/05 01:46:51    276s] Begin Voltage Source Current Report Generation
[12/05 01:46:51    276s]   Minimum, Average, Maximum Voltage Source Current: 0.000A, 3.089uA, 38.550uA
[12/05 01:46:51    276s]   Total Current: 0.297mA
[12/05 01:46:52    276s]     Range 1(  33.732uA  -    38.554uA ):         3 (  3.12%)
[12/05 01:46:52    276s]     Range 2(  28.913uA  -    33.732uA ):         3 (  3.12%)
[12/05 01:46:52    276s]     Range 3(  24.094uA  -    28.913uA ):         1 (  1.04%)
[12/05 01:46:52    276s]     Range 4(  19.275uA  -    24.094uA ):         2 (  2.08%)
[12/05 01:46:52    276s]     Range 5(  14.456uA  -    19.275uA ):         0 (  0.00%)
[12/05 01:46:52    276s]     Range 6(   9.638uA  -    14.456uA ):         1 (  1.04%)
[12/05 01:46:52    276s]     Range 7(   4.819uA  -     9.638uA ):         2 (  2.08%)
[12/05 01:46:52    276s]     Range 8(    0.000A  -     4.819uA ):        84 ( 87.50%)
[12/05 01:46:52    276s]   GIF plot: power_log/PD_25C_avg_1/Reports/GND/vc.gif
[12/05 01:46:52    276s] Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=389.81MB/13528.46MB/2478.54MB)
[12/05 01:46:52    276s] 
[12/05 01:46:52    276s] 
[12/05 01:46:52    276s] Begin Resistor Current Report Generation
[12/05 01:46:52    276s]   Minimum, Average, Maximum Resistor Current: 0.000A, 1.019uA, 38.550uA
[12/05 01:46:52    276s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[12/05 01:46:52    276s]     Range 2( 100.000uA  -     1.000mA ):         0 (  0.00%)
[12/05 01:46:52    276s]     Range 3(  10.000uA  -   100.000uA ):       394 (  0.93%)
[12/05 01:46:52    276s]     Range 4(   1.000uA  -    10.000uA ):     10027 ( 23.55%)
[12/05 01:46:52    276s]     Range 5(   0.100uA  -     1.000uA ):     19158 ( 45.00%)
[12/05 01:46:52    276s]     Range 6(  10.000nA  -     0.100uA ):     11182 ( 26.27%)
[12/05 01:46:52    276s]     Range 7(   1.000nA  -    10.000nA ):      1586 (  3.73%)
[12/05 01:46:52    276s]     Range 8(    0.000A  -     1.000nA ):       223 (  0.52%)
[12/05 01:46:52    276s]   GIF plot: power_log/PD_25C_avg_1/Reports/GND/rc.gif
[12/05 01:46:52    276s] Ended Resistor Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=474.09MB/13528.46MB/2478.54MB)
[12/05 01:46:52    276s] 
[12/05 01:46:52    276s] 
[12/05 01:46:52    276s] Begin Resistor Voltage Report Generation
[12/05 01:46:52    276s]   Minimum, Average, Maximum Resistor Voltage: 0.000V, 0.541uV, 19.438uV
[12/05 01:46:53    276s]     Range 1(  17.008uV  -    19.440uV ):         2 (  0.00%)
[12/05 01:46:53    276s]     Range 2(  14.579uV  -    17.008uV ):         3 (  0.01%)
[12/05 01:46:53    276s]     Range 3(  12.149uV  -    14.579uV ):         7 (  0.02%)
[12/05 01:46:53    276s]     Range 4(   9.719uV  -    12.149uV ):        16 (  0.04%)
[12/05 01:46:53    276s]     Range 5(   7.289uV  -     9.719uV ):        36 (  0.08%)
[12/05 01:46:53    276s]     Range 6(   4.860uV  -     7.289uV ):       200 (  0.47%)
[12/05 01:46:53    276s]     Range 7(   2.430uV  -     4.860uV ):      1136 (  2.67%)
[12/05 01:46:53    276s]     Range 8(    0.000V  -     2.430uV ):     41170 ( 96.71%)
[12/05 01:46:53    276s]   GIF plot: power_log/PD_25C_avg_1/Reports/GND/rv.gif
[12/05 01:46:53    276s] Ended Resistor Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=476.11MB/13528.46MB/2478.54MB)
[12/05 01:46:53    276s] 
[12/05 01:46:53    276s] 
[12/05 01:46:53    276s] Begin Power Gate I/Idsat Report Generation
[12/05 01:46:53    276s]   No data found.
[12/05 01:46:53    276s] Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=476.12MB/13528.46MB/2478.54MB)
[12/05 01:46:53    276s] 
[12/05 01:46:53    276s] 
[12/05 01:46:53    276s] Begin Power Gate Voltage Report Generation
[12/05 01:46:53    276s]   No data found.
[12/05 01:46:53    276s] Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=476.15MB/13528.46MB/2478.54MB)
[12/05 01:46:53    276s] 
[12/05 01:46:53    276s] 
[12/05 01:46:53    276s] Begin Voltage Across Vias and Contacts Report Generation
[12/05 01:46:53    276s] Ended Voltage Across Vias and Contacts Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=476.17MB/13528.46MB/2478.54MB)
[12/05 01:46:53    276s] 
[12/05 01:46:53    276s] 
[12/05 01:46:53    276s] Begin Weak Grid Connectivity Report
[12/05 01:46:53    276s] Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=476.19MB/13528.46MB/2478.54MB)
[12/05 01:46:53    276s] 
[12/05 01:46:53    276s] 
[12/05 01:46:53    276s] Begin Grid Integrity Report Generation
[12/05 01:46:53    276s]   # Missing Cell Power-Grid Views: 0
[12/05 01:46:53    276s]   # Physically Disconnected Instances: 0
[12/05 01:46:53    276s]   # Instances with Floating Power Pins: 0
[12/05 01:46:53    276s]   # Disconnected Wire Segments: 48
[12/05 01:46:53    276s]   # Weakly Connected Metal Segments: 84
[12/05 01:46:53    276s]   # Dropped Voltage Sources: 0
[12/05 01:46:53    276s] Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=476.29MB/13528.46MB/2478.54MB)
[12/05 01:46:53    276s] 
[12/05 01:46:53    276s] 
[12/05 01:46:53    276s] 
[12/05 01:46:53    276s] Net VCC:
[12/05 01:46:53    276s] 
[12/05 01:46:53    276s] 
[12/05 01:46:53    276s] Begin Preparing Database for Report Generation
[12/05 01:46:53    276s] 
[12/05 01:46:53    276s] Circuit profile:
[12/05 01:46:53    276s]                                                       Current    Voltage
[12/05 01:46:53    276s] Layer Name                       Nodes   Resistors    Sources    Sources
[12/05 01:46:53    276s] ----- --------------------  ----------  ----------  ---------  ---------
[12/05 01:46:53    276s] 0     ME6_C                         24           0         24         16
[12/05 01:46:53    276s] 1     ME5_C                         24           0         24         16
[12/05 01:46:53    276s] 2     ME4_C                         24           0         24         16
[12/05 01:46:53    276s] 3     ME3_C                       1192        1122         24         16
[12/05 01:46:53    276s] 4     VIA2                           0        1168          0          0
[12/05 01:46:53    276s] 5     ME2_C                       8378        8308         24         16
[12/05 01:46:53    276s] 6     VIA1                           0        7164          0          0
[12/05 01:46:53    276s] 7     ME1_C                      24531       24290      17175         16
[12/05 01:46:53    276s]                             ----------  ----------  ---------  ---------
[12/05 01:46:53    276s] 8     Circuit total              34174       42052      17295         96
[12/05 01:46:53    276s] 
[12/05 01:46:53    276s] Note: 48 current sources are disconnected.
[12/05 01:46:53    276s] Ended Preparing Database for Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=476.38MB/13528.46MB/2478.54MB)
[12/05 01:46:53    276s] 
[12/05 01:46:53    276s] Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=476.38MB/13528.46MB/2478.54MB)
[12/05 01:46:55    276s] 
[12/05 01:46:55    276s] Begin IR Drop (Linear) Report Generation
[12/05 01:46:55    276s]   Voltage: 1.8
[12/05 01:46:55    276s]   Threshold: 1.7
[12/05 01:46:55    276s]   Minimum, Average, Maximum IR Drop: 1.800V, 1.800V, 1.800V
[12/05 01:46:56    276s]     Range 1(    1.800V  -      1.800V ):        98 (  0.29%)
[12/05 01:46:56    276s]     Range 2(    1.800V  -      1.800V ):      1512 (  4.43%)
[12/05 01:46:56    276s]     Range 3(    1.800V  -      1.800V ):      2254 (  6.61%)
[12/05 01:46:56    276s]     Range 4(    1.800V  -      1.800V ):      1105 (  3.24%)
[12/05 01:46:56    276s]     Range 5(    1.800V  -      1.800V ):      3107 (  9.10%)
[12/05 01:46:56    276s]     Range 6(    1.800V  -      1.800V ):      8783 ( 25.74%)
[12/05 01:46:56    276s]     Range 7(    1.800V  -      1.800V ):      8802 ( 25.79%)
[12/05 01:46:56    276s]     Range 8(    1.800V  -      1.800V ):      8464 ( 24.80%)
[12/05 01:46:56    276s] *** Note : 48 disconnected nodes are excluded from the report.
[12/05 01:46:56    276s]     Layer with maximum IR Drop:  ME1_C
[12/05 01:46:56    276s]       ME6_C: 0 [1.8 - 1.8]
[12/05 01:46:56    276s]       ME5_C: 0 [1.8 - 1.8]
[12/05 01:46:56    276s]       ME4_C: 0 [1.8 - 1.8]
[12/05 01:46:56    276s]       ME3_C: 0.00015044 [1.7998 - 1.8]
[12/05 01:46:56    276s]       ME2_C: 0.00015652 [1.7998 - 1.8]
[12/05 01:46:56    276s]       ME1_C: 0.00019586 [1.7998 - 1.8]
[12/05 01:46:56    276s]   IR Report: power_log/PD_25C_avg_1/Reports/VCC/VCC.main.rpt
[12/05 01:46:56    276s]   GIF plot: power_log/PD_25C_avg_1/Reports/VCC/ir_linear.gif
[12/05 01:46:56    276s] Ended IR Drop (Linear) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=506.38MB/13528.46MB/2478.54MB)
[12/05 01:46:56    276s] 
[12/05 01:46:56    276s] 
[12/05 01:46:56    276s] Begin IR Drop (Limit) Report Generation
[12/05 01:46:56    276s]   Voltage: 1.8
[12/05 01:46:56    276s]   Threshold: 1.7
[12/05 01:46:56    276s]   Minimum, Average, Maximum IR Drop: 1.800V, 1.800V, 1.800V
[12/05 01:46:56    276s]     Range 1(    1.700V  -      1.700V ):         0 (  0.00%)
[12/05 01:46:56    276s]     Range 2(    1.700V  -      1.708V ):         0 (  0.00%)
[12/05 01:46:56    276s]     Range 3(    1.708V  -      1.717V ):         0 (  0.00%)
[12/05 01:46:56    276s]     Range 4(    1.717V  -      1.725V ):         0 (  0.00%)
[12/05 01:46:56    276s]     Range 5(    1.725V  -      1.733V ):         0 (  0.00%)
[12/05 01:46:56    276s]     Range 6(    1.733V  -      1.742V ):         0 (  0.00%)
[12/05 01:46:56    276s]     Range 7(    1.742V  -      1.750V ):         0 (  0.00%)
[12/05 01:46:56    276s]     Range 8(    1.750V  -      1.800V ):     34125 (100.00%)
[12/05 01:46:56    276s] *** Note : 48 disconnected nodes are excluded from the report.
[12/05 01:46:56    276s]     Layer with maximum IR Drop:  ME1_C
[12/05 01:46:56    276s]       ME6_C: 0 [1.8 - 1.8]
[12/05 01:46:56    276s]       ME5_C: 0 [1.8 - 1.8]
[12/05 01:46:56    276s]       ME4_C: 0 [1.8 - 1.8]
[12/05 01:46:56    276s]       ME3_C: 0.00015044 [1.7998 - 1.8]
[12/05 01:46:56    276s]       ME2_C: 0.00015652 [1.7998 - 1.8]
[12/05 01:46:56    276s]       ME1_C: 0.00019586 [1.7998 - 1.8]
[12/05 01:46:56    276s]   IR Report: power_log/PD_25C_avg_1/Reports/VCC/VCC.main.rpt
[12/05 01:46:56    276s]   GIF plot: power_log/PD_25C_avg_1/Reports/VCC/ir_limit.gif
[12/05 01:46:56    276s] Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=510.38MB/13528.46MB/2478.54MB)
[12/05 01:46:56    276s] 
[12/05 01:46:56    276s] 
[12/05 01:46:56    276s] Begin Tap Current Report Generation
[12/05 01:46:56    276s]   Minimum, Average, Maximum Tap Current: 0.000A, 17.193nA, 10.177uA
[12/05 01:46:56    276s]   Total Current: 0.297mA
[12/05 01:46:56    276s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[12/05 01:46:56    276s]     Range 2( 100.000uA  -     1.000mA ):         0 (  0.00%)
[12/05 01:46:56    276s]     Range 3(  10.000uA  -   100.000uA ):         2 (  0.01%)
[12/05 01:46:56    276s]     Range 4(   1.000uA  -    10.000uA ):        23 (  0.13%)
[12/05 01:46:56    276s]     Range 5( 100.000nA  -     1.000uA ):       356 (  2.06%)
[12/05 01:46:56    276s]     Range 6(  10.000nA  -   100.000nA ):       559 (  3.24%)
[12/05 01:46:56    276s]     Range 7(   1.000nA  -    10.000nA ):       264 (  1.53%)
[12/05 01:46:56    276s]     Range 8(    0.000A  -     1.000nA ):     16043 ( 93.02%)
[12/05 01:46:56    276s] *** Note: 48 disconnected taps (0.000A) are excluded from the report.
[12/05 01:46:56    276s]   GIF plot: power_log/PD_25C_avg_1/Reports/VCC/tc.gif
[12/05 01:46:56    276s] Ended Tap Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=510.38MB/13528.46MB/2478.54MB)
[12/05 01:46:56    276s] 
[12/05 01:46:56    276s] 
[12/05 01:46:56    276s] Begin Instance Based IR Drop Report Generation
[12/05 01:46:56    276s]   Minimum, Average, Maximum Instance Based IR Drop: 1.800V, 1.800V, 1.800V
[12/05 01:46:56    276s]     Range 1(    1.700V  -      1.700V ):         0 (  0.00%)
[12/05 01:46:56    276s]     Range 2(    1.700V  -      1.708V ):         0 (  0.00%)
[12/05 01:46:56    276s]     Range 3(    1.708V  -      1.717V ):         0 (  0.00%)
[12/05 01:46:56    276s]     Range 4(    1.717V  -      1.725V ):         0 (  0.00%)
[12/05 01:46:56    276s]     Range 5(    1.725V  -      1.733V ):         0 (  0.00%)
[12/05 01:46:56    276s]     Range 6(    1.733V  -      1.742V ):         0 (  0.00%)
[12/05 01:46:56    276s]     Range 7(    1.742V  -      1.750V ):         0 (  0.00%)
[12/05 01:46:56    276s]     Range 8(    1.750V  -      1.800V ):     17247 (100.00%)
[12/05 01:46:56    276s] *** Note : 48 disconnected nodes are excluded from the report.
[12/05 01:46:56    276s]   GIF plot: power_log/PD_25C_avg_1/Reports/VCC/iv.gif
[12/05 01:46:56    276s] Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=510.39MB/13528.46MB/2478.54MB)
[12/05 01:46:56    276s] 
[12/05 01:46:56    276s] 
[12/05 01:46:56    276s] Begin Effective Instance Voltage Report Generation
[12/05 01:46:56    276s] 
[12/05 01:46:56    276s]  Avg EIV:
[12/05 01:46:56    276s]   Minimum, Average, Maximum Effective Instance Voltage: 1.800V, 1.800V, 1.800V
[12/05 01:46:57    276s]     Range 1(    1.799V  -      1.800V ):        78 (  0.27%)
[12/05 01:46:57    276s]     Range 2(    1.800V  -      1.800V ):      1635 (  5.56%)
[12/05 01:46:57    276s]     Range 3(    1.800V  -      1.800V ):      2027 (  6.89%)
[12/05 01:46:57    276s]     Range 4(    1.800V  -      1.800V ):       914 (  3.11%)
[12/05 01:46:57    276s]     Range 5(    1.800V  -      1.800V ):      2651 (  9.01%)
[12/05 01:46:57    276s]     Range 6(    1.800V  -      1.800V ):      7376 ( 25.08%)
[12/05 01:46:57    276s]     Range 7(    1.800V  -      1.800V ):      7343 ( 24.97%)
[12/05 01:46:57    276s]     Range 8(    1.800V  -      1.800V ):      7386 ( 25.11%)
[12/05 01:46:57    276s]   GIF plot: power_log/PD_25C_avg_1/Reports/VCC_GND.avg_div.gif
[12/05 01:46:57    276s]   GIF Limit plot: power_log/PD_25C_avg_1/Reports/VCC_GND.avg_limit_div.gif
[12/05 01:46:57    276s]   **** Note: Histogram and gif file are generated based on elapsed EIV results.
[12/05 01:46:57    276s] Ended Effective Instance Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=526.46MB/13528.46MB/2478.54MB)
[12/05 01:46:57    276s] 
[12/05 01:46:57    276s] 
[12/05 01:46:57    276s] Begin Voltage Source Current Report Generation
[12/05 01:46:57    276s]   Minimum, Average, Maximum Voltage Source Current: -40.212uA, -3.087uA, 0.000A
[12/05 01:46:57    276s]   Total Current: -0.296mA
[12/05 01:46:57    276s]     Range 1( -40.216uA  -   -35.186uA ):         3 (  3.12%)
[12/05 01:46:57    276s]     Range 2( -35.186uA  -   -30.159uA ):         1 (  1.04%)
[12/05 01:46:57    276s]     Range 3( -30.159uA  -   -25.133uA ):         3 (  3.12%)
[12/05 01:46:57    276s]     Range 4( -25.133uA  -   -20.106uA ):         0 (  0.00%)
[12/05 01:46:57    276s]     Range 5( -20.106uA  -   -15.080uA ):         2 (  2.08%)
[12/05 01:46:57    276s]     Range 6( -15.080uA  -   -10.053uA ):         1 (  1.04%)
[12/05 01:46:57    276s]     Range 7( -10.053uA  -    -5.027uA ):         2 (  2.08%)
[12/05 01:46:57    276s]     Range 8(  -5.027uA  -      0.000A ):        84 ( 87.50%)
[12/05 01:46:57    276s]   GIF plot: power_log/PD_25C_avg_1/Reports/VCC/vc.gif
[12/05 01:46:57    276s] Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=526.47MB/13528.46MB/2478.54MB)
[12/05 01:46:57    276s] 
[12/05 01:46:57    276s] 
[12/05 01:46:57    276s] Begin Resistor Current Report Generation
[12/05 01:46:57    276s]   Minimum, Average, Maximum Resistor Current: 0.000A, 1.074uA, 0.136mA
[12/05 01:46:57    276s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[12/05 01:46:57    276s]     Range 2( 100.000uA  -     1.000mA ):         1 (  0.00%)
[12/05 01:46:57    276s]     Range 3(  10.000uA  -   100.000uA ):       481 (  1.14%)
[12/05 01:46:57    276s]     Range 4(   1.000uA  -    10.000uA ):      9887 ( 23.51%)
[12/05 01:46:57    276s]     Range 5(   0.100uA  -     1.000uA ):     18264 ( 43.43%)
[12/05 01:46:57    276s]     Range 6(  10.000nA  -     0.100uA ):      3362 (  7.99%)
[12/05 01:46:57    276s]     Range 7(   1.000nA  -    10.000nA ):         0 (  0.00%)
[12/05 01:46:57    276s]     Range 8(    0.000A  -     1.000nA ):     10057 ( 23.92%)
[12/05 01:46:57    276s]   GIF plot: power_log/PD_25C_avg_1/Reports/VCC/rc.gif
[12/05 01:46:58    276s] Ended Resistor Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=598.38MB/13528.46MB/2486.96MB)
[12/05 01:46:58    276s] 
[12/05 01:46:58    276s] 
[12/05 01:46:58    276s] Begin Resistor Voltage Report Generation
[12/05 01:46:58    276s]   Minimum, Average, Maximum Resistor Voltage: 0.000V, 0.561uV, 19.312uV
[12/05 01:46:58    276s]     Range 1(  16.898uV  -    19.314uV ):         4 (  0.01%)
[12/05 01:46:58    276s]     Range 2(  14.484uV  -    16.898uV ):         2 (  0.00%)
[12/05 01:46:58    276s]     Range 3(  12.070uV  -    14.484uV ):         7 (  0.02%)
[12/05 01:46:58    276s]     Range 4(   9.656uV  -    12.070uV ):        16 (  0.04%)
[12/05 01:46:58    276s]     Range 5(   7.242uV  -     9.656uV ):        39 (  0.09%)
[12/05 01:46:58    276s]     Range 6(   4.828uV  -     7.242uV ):       199 (  0.47%)
[12/05 01:46:58    276s]     Range 7(   2.414uV  -     4.828uV ):      1087 (  2.58%)
[12/05 01:46:58    276s]     Range 8(    0.000V  -     2.414uV ):     40698 ( 96.78%)
[12/05 01:46:58    276s]   GIF plot: power_log/PD_25C_avg_1/Reports/VCC/rv.gif
[12/05 01:46:58    276s] Ended Resistor Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=600.38MB/13528.46MB/2488.96MB)
[12/05 01:46:58    276s] 
[12/05 01:46:58    276s] 
[12/05 01:46:58    276s] Begin Power Gate I/Idsat Report Generation
[12/05 01:46:58    276s]   No data found.
[12/05 01:46:59    276s] Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=600.38MB/13528.46MB/2488.96MB)
[12/05 01:46:59    276s] 
[12/05 01:46:59    276s] 
[12/05 01:46:59    276s] Begin Power Gate Voltage Report Generation
[12/05 01:46:59    276s]   No data found.
[12/05 01:46:59    276s] Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=600.38MB/13528.46MB/2488.96MB)
[12/05 01:46:59    276s] 
[12/05 01:46:59    276s] 
[12/05 01:46:59    276s] Begin Voltage Across Vias and Contacts Report Generation
[12/05 01:46:59    276s] Ended Voltage Across Vias and Contacts Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=600.38MB/13528.46MB/2488.96MB)
[12/05 01:46:59    276s] 
[12/05 01:46:59    276s] 
[12/05 01:46:59    276s] Begin Weak Grid Connectivity Report
[12/05 01:46:59    276s] Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=600.38MB/13528.46MB/2488.96MB)
[12/05 01:46:59    276s] 
[12/05 01:46:59    276s] 
[12/05 01:46:59    276s] Begin Grid Integrity Report Generation
[12/05 01:46:59    276s]   # Missing Cell Power-Grid Views: 0
[12/05 01:46:59    276s]   # Physically Disconnected Instances: 0
[12/05 01:46:59    276s]   # Instances with Floating Power Pins: 0
[12/05 01:46:59    276s]   # Disconnected Wire Segments: 48
[12/05 01:46:59    276s]   # Weakly Connected Metal Segments: 86
[12/05 01:46:59    276s]   # Dropped Voltage Sources: 0
[12/05 01:46:59    276s] Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=600.38MB/13528.46MB/2488.96MB)
[12/05 01:46:59    276s] 
[12/05 01:46:59    276s] Ended Report Generation: (cpu=0:00:09, real=0:00:10, mem(process/total/peak)=600.38MB/13528.46MB/2488.97MB)
[12/05 01:46:59    276s] 
[12/05 01:46:59    276s] 
[12/05 01:46:59    276s] Rail Analysis Statistics:
[12/05 01:46:59    276s] Warning messages:      0
[12/05 01:46:59    276s] Error messages:        0
[12/05 01:46:59    276s] 
[12/05 01:46:59    276s] Rail Analysis completed successfully.
[12/05 01:46:59    276s] 
[12/05 01:46:59    276s] Finished Rail Analysis at 01:46:59 12/05/2024 (cpu=0:00:15, real=0:00:29, peak mem=2489.03MB)
[12/05 01:46:59    276s] Current Innovus resource usage: (total cpu=0:04:47, real=0:46:07, mem=2489.03MB)
[12/05 01:47:19    291s] <CMD> setLayerPreference powerNet -color {#0000FF #0010DE #0020BD #00319C #00417B #00525A #006239 #007318 #088300 #299400 #4AA400 #6AB400 #8BC500 #ACD500 #CDE600 #EEF600 #FFF900 #FFED00 #FFE200 #FFD600 #FFCB00 #FFBF00 #FFB400 #FFA800 #FF9500 #FF8000 #FF6A00 #FF5500 #FF4000 #FF2A00 #FF1500 #FF0000}
[12/05 01:47:19    291s] <CMD> set_power_rail_display -plot none
[12/05 01:47:19    291s] 
[12/05 01:47:19    291s] <CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
[12/05 01:47:19    291s] <CMD> set_power_rail_display -enable_voltage_sources 0
[12/05 01:47:19    291s] <CMD> set_power_rail_display -enable_percentage_range 0
[12/05 01:47:19    291s] 
[12/05 01:47:19    291s] 
[12/05 01:47:21    291s] <CMD> fit
[12/05 01:48:44    294s] <CMD> set_power_rail_display -plot none
[12/05 01:48:44    294s] 
[12/05 01:48:44    294s] <CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
[12/05 01:53:42    309s] MGE PGDB.
[12/05 01:53:42    309s] <CMD> ::read_power_rail_results -power_db power_log/power.db -rail_directory power_log/PD_25C_avg_1 -instance_voltage_window { timing  whole  } -instance_voltage_method {  worst  best  avg  worstavg worstslidingavg bestslidingavg }
[12/05 01:53:42    309s] MGE PGDB.
[12/05 01:53:42    309s] MGE PGDB.
[12/05 01:53:42    309s] avg best bestslidingavg worst worstavg worstslidingavg 
[12/05 01:53:42    309s] timing whole 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Loading State Directory in Local GUI mode
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Initializing Design.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] No Nets are Specified, will Load All the Nets Automatically.
[12/05 01:53:42    309s] Nets Number: 2.
[12/05 01:53:42    309s] Icf Flow Enabled   :  0
[12/05 01:53:42    309s] Loading CellIdMap Sucessfully.
[12/05 01:53:42    309s] is multi-die design:  0
[12/05 01:53:42    309s] start creating net:GND  die: 
[12/05 01:53:42    309s] start creating net:VCC  die: 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Ended Initializing Design.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2976.32MB/5288.95MB/2976.32MB)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Building Rail DB.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 34452 Nodes Loaded for GND.
[12/05 01:53:42    309s] 42570 Elements Loaded for GND.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 34174 Nodes Loaded for VCC.
[12/05 01:53:42    309s] 42052 Elements Loaded for VCC.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Total Nodes Number: 68625.
[12/05 01:53:42    309s] Total Elements Number: 84622.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Ended Building Rail DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2984.08MB/5288.95MB/2984.08MB)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Building Instance DB
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Loading Instances from PGDB.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 29414 Instances Loaded for GND.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 29414 Instances Loaded for VCC.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Total Instances Number: 29418.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Building Pin Map.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Pin Name List: 2 Pins Loaded.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] End Building Pin Map.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Ended Building Instance DB: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2984.38MB/5288.95MB/2984.38MB)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Loading Plots in Multi-Thread Mode
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Initializing ir Plot
[12/05 01:53:42    309s] Ended Initializing ir Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2985.07MB/5288.95MB/2985.11MB)
[12/05 01:53:42    309s] Ended Initializing ir Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=126035, tid=164383)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Initializing rc Plot
[12/05 01:53:42    309s] Ended Initializing rc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2985.14MB/5288.95MB/2985.15MB)
[12/05 01:53:42    309s] Ended Initializing rc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=126035, tid=164383)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Initializing tc Plot
[12/05 01:53:42    309s] Ended Initializing tc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2985.15MB/5288.95MB/2985.15MB)
[12/05 01:53:42    309s] Ended Initializing tc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=126035, tid=164383)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Initializing cap Plot
[12/05 01:53:42    309s] Ended Initializing cap Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2985.15MB/5288.95MB/2985.16MB)
[12/05 01:53:42    309s] Ended Initializing cap Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=126035, tid=164383)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Initializing Voltage Source Vu and Vc Plots
[12/05 01:53:42    309s] Ended Initializing Voltage Source Vu and Vc Plots: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2985.17MB/5288.95MB/2985.18MB)
[12/05 01:53:42    309s] Ended Initializing Voltage Source Vu and Vc Plots: (cpu=00:00:00:000, real=00:00:00:000, pid=126035, tid=164383)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Initializing unc Plot
[12/05 01:53:42    309s] Ended Initializing unc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2985.21MB/5288.95MB/2985.21MB)
[12/05 01:53:42    309s] Ended Initializing unc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=126035, tid=164383)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Initializing ivdn Plot.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Initializing ivdd Plot.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Initializing ipc Plot.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Initializing ipceiv Plot.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Initializing thermal Plot.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Loading ir Plot for GND.
[12/05 01:53:42    309s] 68625 Nodes of ir Loaded for GND
[12/05 01:53:42    309s] Ended Loading ir Plot for GND.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2985.22MB/5288.95MB/2985.25MB)Ended Loading ir Plot for GND.: (cpu=00:00:00:000, real=00:00:00:001, pid=126035, tid=164383)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Loading ir Plot for VCC.
[12/05 01:53:42    309s] 68625 Nodes of ir Loaded for VCC
[12/05 01:53:42    309s] Ended Loading ir Plot for VCC.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2985.25MB/5288.95MB/2985.25MB)Ended Loading ir Plot for VCC.: (cpu=00:00:00:000, real=00:00:00:001, pid=126035, tid=164383)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Loading rc Plot for GND.
[12/05 01:53:42    309s] 0 Elements of rc Loaded for GND
[12/05 01:53:42    309s] Ended Loading rc Plot for GND.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2985.25MB/5288.95MB/2985.27MB)Ended Loading rc Plot for GND.: (cpu=00:00:00:000, real=00:00:00:001, pid=126035, tid=164383)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Loading rc Plot for VCC.
[12/05 01:53:42    309s] 0 Elements of rc Loaded for VCC
[12/05 01:53:42    309s] Ended Loading rc Plot for VCC.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2985.27MB/5288.95MB/2985.27MB)Ended Loading rc Plot for VCC.: (cpu=00:00:00:000, real=00:00:00:001, pid=126035, tid=164383)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Loading tc Plot for GND.
[12/05 01:53:42    309s] 17187 Nodes of tc Loaded for GND
[12/05 01:53:42    309s] Ended Loading tc Plot for GND.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2985.27MB/5288.95MB/2985.41MB)Ended Loading tc Plot for GND.: (cpu=00:00:00:000, real=00:00:00:001, pid=126035, tid=164383)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Loading tc Plot for VCC.
[12/05 01:53:42    309s] 17248 Nodes of tc Loaded for VCC
[12/05 01:53:42    309s] Ended Loading tc Plot for VCC.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2985.41MB/5288.95MB/2985.41MB)Ended Loading tc Plot for VCC.: (cpu=00:00:00:000, real=00:00:00:001, pid=126035, tid=164383)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Loading cap Plot for GND.
[12/05 01:53:42    309s] 34452 Nodes of cap Loaded for GND
[12/05 01:53:42    309s] Ended Loading cap Plot for GND.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2985.41MB/5288.95MB/2985.42MB)Ended Loading cap Plot for GND.: (cpu=00:00:00:000, real=00:00:00:000, pid=126035, tid=164383)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Loading cap Plot for VCC.
[12/05 01:53:42    309s] 34174 Nodes of cap Loaded for VCC
[12/05 01:53:42    309s] Ended Loading cap Plot for VCC.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2985.42MB/5288.95MB/2985.42MB)Ended Loading cap Plot for VCC.: (cpu=00:00:00:000, real=00:00:00:000, pid=126035, tid=164383)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Loading Voltage Source, Vu and Vc for All Nets.
[12/05 01:53:42    309s] 96 Nodes of vsrcs Loaded for GND
[12/05 01:53:42    309s] 96 Nodes of vc Loaded for GND
[12/05 01:53:42    309s] 96 Nodes of vsrcs Loaded for VCC
[12/05 01:53:42    309s] 96 Nodes of vc Loaded for VCC
[12/05 01:53:42    309s] Ended Loading Voltage Source, Vu and Vc for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2985.42MB/5288.95MB/2985.43MB)
[12/05 01:53:42    309s] Ended Loading Voltage Source, Vu and Vc for All Nets.: (cpu=00:00:00:000, real=00:00:00:002, pid=126035, tid=164383)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Loading unc for All Nets.
[12/05 01:53:42    309s] 48 Nodes of unc Loaded for GND
[12/05 01:53:42    309s] 48 Nodes of unc Loaded for VCC
[12/05 01:53:42    309s] Ended Loading unc for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2985.43MB/5288.95MB/2985.43MB)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Ended Loading unc for All Nets.: (cpu=00:00:00:000, real=00:00:00:000, pid=126035, tid=164383)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] bestslidingavg is not valid method type 
[12/05 01:53:42    309s] worstslidingavg is not valid method type 
[12/05 01:53:42    309s] bestslidingavg is not valid method type 
[12/05 01:53:42    309s] worstslidingavg is not valid method type 
[12/05 01:53:42    309s] bestslidingavg is not valid method type 
[12/05 01:53:42    309s] worstslidingavg is not valid method type 
[12/05 01:53:42    309s] bestslidingavg is not valid method type 
[12/05 01:53:42    309s] worstslidingavg is not valid method type 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Initializing InstPeak DB.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 0 Instances Loaded by Names without CellIDMap for Instance Peak Current.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Ended Initializing InstPeak DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2987.96MB/5288.95MB/2987.96MB)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Ended Initializing InstPeak DB.: (cpu=00:00:00:000, real=00:00:00:000, pid=126035, tid=164383)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Initializing IVDN DB.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 0 Instances Loaded by Names without CellIDMap for IVDN.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Ended Initializing IVDN DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2985.46MB/5288.95MB/2985.64MB)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Ended Initializing IVDN DB.: (cpu=00:00:00:000, real=00:00:00:001, pid=126035, tid=164383)
[12/05 01:53:42    309s] 29414 Instance Based Instances Voltage Net Loaded for GND (Avg, timing)
[12/05 01:53:42    309s] 29414 Instance Based Instances Voltage Net Loaded for GND (Worst, timing)
[12/05 01:53:42    309s] 29414 Instance Based Instances Voltage Net Loaded for GND (Avg, whole)
[12/05 01:53:42    309s] 29414 Instance Based Instances Voltage Net Loaded for GND (Worst, whole)
[12/05 01:53:42    309s] 29414 Instance Based Instances Voltage Net Loaded for VCC (Avg, timing)
[12/05 01:53:42    309s] 29414 Instance Based Instances Voltage Net Loaded for VCC (Worst, timing)
[12/05 01:53:42    309s] 29414 Instance Based Instances Voltage Net Loaded for VCC (Avg, whole)
[12/05 01:53:42    309s] 29414 Instance Based Instances Voltage Net Loaded for VCC (Worst, whole)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Initializing IVDD DB.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 0 Instances Loaded by Names without CellIDMap for IVDD.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Ended Initializing IVDD DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2987.88MB/5288.95MB/2987.89MB)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Ended Initializing IVDD DB.: (cpu=00:00:00:000, real=00:00:00:000, pid=126035, tid=164383)
[12/05 01:53:42    309s] 29410 Instance Based Instances Voltage Domain Loaded for VCC and GND (Avg, timing)
[12/05 01:53:42    309s] 29410 Instance Based Instances Voltage Domain Loaded for VCC and GND (Worst, timing)
[12/05 01:53:42    309s] 29410 Instance Based Instances Voltage Domain Loaded for VCC and GND (WorstAvg, timing)
[12/05 01:53:42    309s] 29410 Instance Based Instances Voltage Domain Loaded for VCC and GND (Avg, whole)
[12/05 01:53:42    309s] 29410 Instance Based Instances Voltage Domain Loaded for VCC and GND (Worst, whole)
[12/05 01:53:42    309s] Ended Loading ivdd and ivdn for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2987.96MB/5288.95MB/2987.97MB)
[12/05 01:53:42    309s] Ended Loading ivdd and ivdn for All Nets.: (cpu=00:00:00:026, real=00:00:00:032, pid=126035, tid=164383)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] [Warning] Can not get instance peak current and instance switch data under path: power_log/PD_25C_avg_1/Reports/ResultDB/info.json
[12/05 01:53:42    309s] [Error] No IVDD Nets Pairs for creating Mcyc.
[12/05 01:53:42    309s] Begin Loading EIV Window instance switch and peak current for All Nets.
[12/05 01:53:42    309s] Begin Initializing McycDB.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Ended Loading EIV Window instance switch and peak current for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2988.00MB/5288.95MB/2988.01MB)
[12/05 01:53:42    309s] Ended Loading EIV Window instance switch and peak current for All Nets.: (cpu=00:00:00:000, real=00:00:00:000, pid=126035, tid=164383)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Thermal file not found, so no thermal data
[12/05 01:53:42    309s] Ended Loading ir Plot percentage data.: (cpu=00:00:00:000, real=00:00:00:000, pid=126035, tid=164383)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Ended Loading Plots in Multi-Thread Mode: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2988.01MB/5288.95MB/2988.07MB)
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Loading power.db in main thread.
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s] Begin Power Analysis
[12/05 01:53:42    309s] 
[12/05 01:53:42    309s]              0V	    GND
[12/05 01:53:42    309s]           1.62V	    VCC
[12/05 01:53:42    310s] clk(23MHz) [12/05 01:53:42    310s] 
[12/05 01:53:42    310s] Ended Loading power.db in main thread.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2197.53MB/5804.16MB/3243.50MB)
[12/05 01:53:42    310s] 
[12/05 01:53:42    310s] 
[12/05 01:53:42    310s] Begin Loading power plots in Multi-Thread mode.
[12/05 01:53:42    310s] 
[12/05 01:53:42    310s] [Warning] Cannot get decap instances successfully.
[12/05 01:53:42    310s] **WARN: (IMPCTE-291):	FILLER_T_9_418 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 01:53:42    310s] Type 'man IMPCTE-291' for more detail.
[12/05 01:53:42    310s] **WARN: (IMPCTE-291):	FILLER_T_9_419 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 01:53:42    310s] Type 'man IMPCTE-291' for more detail.
[12/05 01:53:42    310s] **WARN: (IMPCTE-291):	FILLER_T_9_420 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 01:53:42    310s] Type 'man IMPCTE-291' for more detail.
[12/05 01:53:42    310s] **WARN: (IMPCTE-291):	FILLER_T_9_421 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 01:53:42    310s] Type 'man IMPCTE-291' for more detail.
[12/05 01:53:42    310s] **WARN: (IMPCTE-291):	FILLER_T_9_473 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 01:53:42    310s] Type 'man IMPCTE-291' for more detail.
[12/05 01:53:42    310s] **WARN: (IMPCTE-291):	FILLER_T_9_474 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 01:53:42    310s] Type 'man IMPCTE-291' for more detail.
[12/05 01:53:42    310s] **WARN: (IMPCTE-291):	FILLER_T_9_475 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 01:53:42    310s] Type 'man IMPCTE-291' for more detail.
[12/05 01:53:42    310s] **WARN: (IMPCTE-291):	FILLER_T_9_476 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 01:53:42    310s] Type 'man IMPCTE-291' for more detail.
[12/05 01:53:42    310s] **WARN: (IMPCTE-291):	FILLER_T_9_477 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 01:53:42    310s] Type 'man IMPCTE-291' for more detail.
[12/05 01:53:42    310s] **WARN: (IMPCTE-291):	FILLER_T_9_478 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 01:53:42    310s] Type 'man IMPCTE-291' for more detail.
[12/05 01:53:42    310s] **WARN: (IMPCTE-291):	FILLER_T_9_479 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 01:53:42    310s] Type 'man IMPCTE-291' for more detail.
[12/05 01:53:42    310s] **WARN: (IMPCTE-291):	FILLER_T_9_531 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 01:53:42    310s] Type 'man IMPCTE-291' for more detail.
[12/05 01:53:42    310s] **WARN: (IMPCTE-291):	FILLER_T_9_532 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 01:53:42    310s] Type 'man IMPCTE-291' for more detail.
[12/05 01:53:42    310s] **WARN: (IMPCTE-291):	FILLER_T_9_533 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 01:53:42    310s] Type 'man IMPCTE-291' for more detail.
[12/05 01:53:42    310s] **WARN: (IMPCTE-291):	FILLER_T_9_534 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 01:53:42    310s] Type 'man IMPCTE-291' for more detail.
[12/05 01:53:42    310s] **WARN: (IMPCTE-291):	FILLER_T_9_535 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 01:53:42    310s] Type 'man IMPCTE-291' for more detail.
[12/05 01:53:42    310s] **WARN: (IMPCTE-291):	FILLER_T_9_536 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 01:53:42    310s] Type 'man IMPCTE-291' for more detail.
[12/05 01:53:42    310s] **WARN: (IMPCTE-291):	FILLER_T_9_537 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 01:53:42    310s] Type 'man IMPCTE-291' for more detail.
[12/05 01:53:42    310s] **WARN: (IMPCTE-291):	FILLER_T_9_589 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 01:53:42    310s] Type 'man IMPCTE-291' for more detail.
[12/05 01:53:42    310s] **WARN: (IMPCTE-291):	FILLER_T_9_590 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 01:53:42    310s] Type 'man IMPCTE-291' for more detail.
[12/05 01:53:42    310s] **WARN: (EMS-27):	Message (IMPCTE-291) has exceeded the current message display limit of 20.
[12/05 01:53:42    310s] To increase the message display limit, refer to the product command reference manual.
[12/05 01:53:42    310s] Ended Loading ip Plot.: (cpu=00:00:00:017, real=00:00:00:017, pid=126035, tid=164383)
[12/05 01:53:42    310s] 
[12/05 01:53:42    310s] Ended Loading ip_i Plot.: (cpu=00:00:00:018, real=00:00:00:018, pid=126035, tid=164383)
[12/05 01:53:42    310s] 
[12/05 01:53:42    310s] Ended Loading ip_s Plot.: (cpu=00:00:00:012, real=00:00:00:012, pid=126035, tid=164383)
[12/05 01:53:42    310s] 
[12/05 01:53:42    310s] Ended Loading ip_l Plot.: (cpu=00:00:00:012, real=00:00:00:012, pid=126035, tid=164383)
[12/05 01:53:42    310s] 
[12/05 01:53:42    310s] Ended Loading ipd Plot.: (cpu=00:00:00:013, real=00:00:00:013, pid=126035, tid=164383)
[12/05 01:53:42    310s] 
[12/05 01:53:42    310s] Ended Loading ipd_i Plot.: (cpu=00:00:00:012, real=00:00:00:012, pid=126035, tid=164383)
[12/05 01:53:42    310s] 
[12/05 01:53:42    310s] Ended Loading ipd_s Plot.: (cpu=00:00:00:012, real=00:00:00:012, pid=126035, tid=164383)
[12/05 01:53:42    310s] 
[12/05 01:53:42    310s] Ended Loading ipd_l Plot.: (cpu=00:00:00:012, real=00:00:00:012, pid=126035, tid=164383)
[12/05 01:53:42    310s] 
[12/05 01:53:42    310s] Ended Loading freq Plot.: (cpu=00:00:00:013, real=00:00:00:013, pid=126035, tid=164383)
[12/05 01:53:42    310s] 
[12/05 01:53:42    310s] Ended Loading slack Plot.: (cpu=00:00:00:012, real=00:00:00:012, pid=126035, tid=164383)
[12/05 01:53:42    310s] 
[12/05 01:53:42    310s] Ended Loading td Plot.: (cpu=00:00:00:013, real=00:00:00:013, pid=126035, tid=164383)
[12/05 01:53:42    310s] 
[12/05 01:53:42    310s] Ended Loading load Plot.: (cpu=00:00:00:013, real=00:00:00:013, pid=126035, tid=164383)
[12/05 01:53:42    310s] 
[12/05 01:53:42    310s] Ended Loading ip_clk Plot.: (cpu=00:00:00:012, real=00:00:00:012, pid=126035, tid=164383)
[12/05 01:53:42    310s] 
[12/05 01:53:42    310s] Ended Loading ip_tr Plot.: (cpu=00:00:00:013, real=00:00:00:013, pid=126035, tid=164383)
[12/05 01:53:42    310s] 
[12/05 01:53:42    310s] Ended Loading activity Plot.: (cpu=00:00:00:016, real=00:00:00:016, pid=126035, tid=126035)
[12/05 01:53:42    310s] 
[12/05 01:53:42    310s] 
[12/05 01:53:42    310s] Ended Loading power plots in Multi-Thread mode.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2198.98MB/4808.16MB/3243.50MB)
[12/05 01:53:42    310s] 
[12/05 01:53:42    310s] 
[12/05 01:53:42    310s] Begin reading tpd data from DB
[12/05 01:53:42    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Ended reading tpd data from DB: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2199.04MB/4808.16MB/3243.50MB)
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] calculate sorted Tile based Power Density for reporting
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Begin Building query for Plots in Multi-Thread Mode
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Begin Initializing Node Based Data Query
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Ended Initializing Node Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2199.09MB/4808.16MB/3243.50MB)
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Begin Build Node Based Data Query
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Ended Build Node Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2199.10MB/4808.16MB/3243.50MB)
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Begin Set Query for ir
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Ended Set Query for ir: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2199.12MB/4808.16MB/3243.50MB)
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Begin Initializing Element Based Data Query
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Ended Initializing Element Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2199.12MB/4808.16MB/3243.50MB)
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Begin Build Element Based Data Query
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Ended Build Element Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2199.13MB/4808.16MB/3243.50MB)
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Begin Set Query for rc
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Ended Set Query for rc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2199.13MB/4808.16MB/3243.50MB)
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Begin Initializing Sparse Node Based Data Query
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Begin Set Query for vc
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Ended Set Query for vc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2199.15MB/4808.16MB/3243.50MB)
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Begin Set Query for tc
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Ended Set Query for tc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2199.15MB/4808.16MB/3243.50MB)
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Begin Set Query for unc
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Ended Set Query for unc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2199.15MB/4808.16MB/3243.50MB)
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Begin Set Query for cap
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Ended Set Query for cap: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2199.15MB/4808.16MB/3243.50MB)
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Ended Building query for Plots in Multi-Thread Mode: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2199.15MB/4808.16MB/3243.50MB)
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Begin Preparing Data for Renders
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Instances Number: 29418.
[12/05 01:53:43    310s] Instances Number: 29418.
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Begin Generating Image cache for plots
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Ended Generating Image cache for plots: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2268.94MB/4827.16MB/3243.50MB)
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Ended Preparing Data for Renders: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2269.07MB/4827.16MB/3243.50MB)
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] 
[12/05 01:53:43    310s] Ended Loading State Directory in Local GUI mode: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=2269.07MB/4827.16MB/3243.50MB)
[12/05 01:53:43    310s] 
[12/05 01:54:05    311s] <CMD> set_power_rail_display -plot ir
[12/05 01:54:05    311s] 
[12/05 01:54:05    311s] <CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
[12/05 01:54:29    312s] <CMD> setDrawView ameba
[12/05 01:54:30    312s] <CMD> setDrawView fplan
[12/05 01:54:32    312s] <CMD> setDrawView place
[12/05 01:54:46    313s] <CMD> set_power_rail_display -enable_result_browser 1
[12/05 01:54:46    313s] 
[12/05 01:59:32    329s] <CMD> zoomBox 75.36100 123.13400 3225.99200 2690.04600
[12/05 01:59:35    329s] <CMD> zoomBox -141.53400 -160.30200 3565.09100 2859.59500
[12/05 01:59:37    329s] <CMD> fit
[12/05 01:59:40    329s] <CMD> zoomBox -480.63200 -137.26800 3225.99200 2882.62800
[12/05 02:54:03    470s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Dec  5 02:54:03 2024
  Total CPU time:     0:08:03
  Total real time:    1:53:11
  Peak memory (main): 3243.50MB

[12/05 02:54:03    470s] 
[12/05 02:54:03    470s] *** Memory Usage v#1 (Current mem = 3585.836M, initial mem = 292.375M) ***
[12/05 02:54:03    470s] 
[12/05 02:54:03    470s] *** Summary of all messages that are not suppressed in this session:
[12/05 02:54:03    470s] Severity  ID               Count  Summary                                  
[12/05 02:54:03    470s] WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
[12/05 02:54:03    470s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/05 02:54:03    470s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/05 02:54:03    470s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[12/05 02:54:03    470s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/05 02:54:03    470s] WARNING   IMPFP-3961          16  The techSite '%s' has no related standar...
[12/05 02:54:03    470s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/05 02:54:03    470s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[12/05 02:54:03    470s] WARNING   IMPEXT-1241          1  No poly layer found in the layermap file...
[12/05 02:54:03    470s] WARNING   IMPEXT-1242          1  No cut layer found between poly layer an...
[12/05 02:54:03    470s] ERROR     VOLTUS-1089          4  Activity file (%s) does not exist.       
[12/05 02:54:03    470s] WARNING   IMPSYC-2             4  Timing information is not defined for ce...
[12/05 02:54:03    470s] WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
[12/05 02:54:03    470s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/05 02:54:03    470s] WARNING   IMPESI-3086          6  The cell '%s' does not have characterize...
[12/05 02:54:03    470s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[12/05 02:54:03    470s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/05 02:54:03    470s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[12/05 02:54:03    470s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/05 02:54:03    470s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[12/05 02:54:03    470s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[12/05 02:54:03    470s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[12/05 02:54:03    470s] WARNING   IMPCCOPT-2406       14  Clock halo disabled on instance '%s'. To...
[12/05 02:54:03    470s] WARNING   IMPCCOPT-2171        9  Unable to get/extract RC parasitics for ...
[12/05 02:54:03    470s] WARNING   IMPCCOPT-2169        9  Cannot extract parasitics for %s net '%s...
[12/05 02:54:03    470s] WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
[12/05 02:54:03    470s] WARNING   IMPCCOPT-5043        1  Found a non-standard cell %s (%s). Its p...
[12/05 02:54:03    470s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[12/05 02:54:03    470s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[12/05 02:54:03    470s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[12/05 02:54:03    470s] WARNING   IMPTR-2325           1  There are %d nets connecting a pad term ...
[12/05 02:54:03    470s] WARNING   IMPCTE-291       422595  %s is a physical only instance and is ig...
[12/05 02:54:03    470s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[12/05 02:54:03    470s] ERROR     VOLTUS-1089          4  Activity file (%s) does not exist.       
[12/05 02:54:03    470s] WARNING   SDF-808              1  The software is currently operating in a...
[12/05 02:54:03    470s] ERROR     TCLCMD-290           1  Could not find technology library '%s'   
[12/05 02:54:03    470s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[12/05 02:54:03    470s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[12/05 02:54:03    470s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[12/05 02:54:03    470s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[12/05 02:54:03    470s] *** Message Summary: 423865 warning(s), 5 error(s)
[12/05 02:54:03    470s] 
[12/05 02:54:03    470s] --- Ending "Innovus" (totcpu=0:07:51, real=1:53:09, mem=3585.8M) ---
