Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto df972ed3c28145a39110c64186050ae6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'round_mode' [E:/ComputerOrnazation/lab3/float_add/float_add.srcs/sim_1/new/float_add_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/ComputerOrnazation/lab3/float_add/float_add.srcs/sources_1/new/float_add.v" Line 1. Module float_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ComputerOrnazation/lab3/float_add/float_add.srcs/sources_1/new/float_add.v" Line 1. Module float_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
