==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:07; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-10] Analyzing design file 'AlexNet-FPGA-implementation/Conv5/src/conv5.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.06 seconds. CPU system time: 2.86 seconds. Elapsed time: 9.13 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 649 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51,469 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,921 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,000 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,872 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25,406 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,749 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,749 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,749 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,600 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,598 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,753 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,753 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,753 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,805 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,794 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'S21' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:178:6)
INFO: [HLS 214-291] Loop 'S22' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13)
INFO: [HLS 214-291] Loop 'F21' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:184:9)
INFO: [HLS 214-291] Loop 'F22' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:185:13)
INFO: [HLS 214-291] Loop 'L8' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:191:6)
INFO: [HLS 214-291] Loop 'L9' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8)
INFO: [HLS 214-291] Loop 'w2_2' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8)
INFO: [HLS 214-291] Loop 'w2_3' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_203_8' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_204_9' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_210_10' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_211_11' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_222_12' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:222:21)
INFO: [HLS 214-291] Loop 'S11' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:94:6)
INFO: [HLS 214-291] Loop 'S12' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9)
INFO: [HLS 214-291] Loop 'F11' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:99:8)
INFO: [HLS 214-291] Loop 'F12' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:100:9)
INFO: [HLS 214-291] Loop 'L5' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:106:6)
INFO: [HLS 214-291] Loop 'L6' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8)
INFO: [HLS 214-291] Loop 'w1_2' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12)
INFO: [HLS 214-291] Loop 'w1_3' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_116_2' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_117_3' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_123_4' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_5' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_137_6' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:137:20)
INFO: [HLS 214-186] Unrolling loop 'S21' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:178:6) in function 'conv5' completely with a factor of 15 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'S22' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F21' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:184:9) in function 'conv5' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F22' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:185:13) in function 'conv5' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:191:6) in function 'conv5' completely with a factor of 13 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:222:21) in function 'conv5' completely with a factor of 13 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'S11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:94:6) in function 'conv5' completely with a factor of 15 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:99:8) in function 'conv5' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:100:9) in function 'conv5' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:106:6) in function 'conv5' completely with a factor of 13 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_137_6' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:137:20) in function 'conv5' completely with a factor of 13 (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to 'inp_image_local': Cyclic partitioning with factor 25 on dimension 1. (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50:11)
INFO: [HLS 214-248] Applying array_partition to 'filter_local': Cyclic partitioning with factor 9 on dimension 1. (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54:11)
INFO: [HLS 214-248] Applying array_partition to 'conv_out': Complete partitioning on dimension 1. (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:60:11)
INFO: [HLS 214-115] Multiple burst reads of length 43200 and bit width 32 in loop 'L1_1'(AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69:7) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69:7)
INFO: [HLS 214-115] Multiple burst writes of length 21632 and bit width 32 in loop 'L4'(AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76:5)
INFO: [HLS 214-115] Multiple burst reads of length 1728 and bit width 32 in loop 'F1_1'(AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79:8) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79:8)
INFO: [HLS 214-115] Multiple burst reads of length 43200 and bit width 32 in loop 'L2_1'(AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155:7) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155:7)
INFO: [HLS 214-115] Multiple burst writes of length 21632 and bit width 32 in loop 'L7'(AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163:5)
INFO: [HLS 214-115] Multiple burst reads of length 1728 and bit width 32 in loop 'F2_1'(AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166:8) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166:8)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 73.69 seconds. CPU system time: 3.27 seconds. Elapsed time: 78.51 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.45 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.33 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.17 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.26 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv5' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5_Pipeline_L1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_23'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'L1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.34 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.7 seconds; current allocated memory: 4.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5_Pipeline_F1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'F1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_85_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 4.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5_Pipeline_C1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'C1_1'.
WARNING: [HLS 200-880] The II Violation in module 'conv5_Pipeline_C1_1' (loop 'C1_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('add1809235_write_ln128', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:128) of variable 'conv_out', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:128 on local variable 'add1809235' and 'load' operation 32 bit ('add1809235_load', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:128) on local variable 'add1809235'.
WARNING: [HLS 200-880] The II Violation in module 'conv5_Pipeline_C1_1' (loop 'C1_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('add1809235_write_ln128', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:128) of variable 'conv_out', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:128 on local variable 'add1809235' and 'load' operation 32 bit ('add1809235_load', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:128) on local variable 'add1809235'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 47, loop 'C1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.11 seconds; current allocated memory: 4.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.1 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5_Pipeline_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'M1'.
WARNING: [HLS 200-880] The II Violation in module 'conv5_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln135', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) and bus write operation ('gmem0_addr_write_ln135', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135).
WARNING: [HLS 200-880] The II Violation in module 'conv5_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln135', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) and bus write operation ('gmem0_addr_write_ln135', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135).
WARNING: [HLS 200-880] The II Violation in module 'conv5_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln135', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) and bus write operation ('gmem0_addr_write_ln135', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135).
WARNING: [HLS 200-880] The II Violation in module 'conv5_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln135', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) and bus write operation ('gmem0_addr_write_ln135', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135).
WARNING: [HLS 200-880] The II Violation in module 'conv5_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln135', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) and bus write operation ('gmem0_addr_write_ln135', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135).
WARNING: [HLS 200-880] The II Violation in module 'conv5_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln135', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) and bus write operation ('gmem0_addr_write_ln135', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 20, loop 'M1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 4.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5_Pipeline_L2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_23'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'L2_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L2_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5_Pipeline_F2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F2_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'F2_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5_Pipeline_VITIS_LOOP_172_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_172_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_172_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 4.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5_Pipeline_C2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'C2_1'.
WARNING: [HLS 200-880] The II Violation in module 'conv5_Pipeline_C2_1' (loop 'C2_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln215', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:215) of variable 'conv_out_s', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:215 on local variable 'empty' and 'load' operation 32 bit ('p_load676', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:215) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'conv5_Pipeline_C2_1' (loop 'C2_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln215', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:215) of variable 'conv_out_s', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:215 on local variable 'empty' and 'load' operation 32 bit ('p_load676', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:215) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 47, loop 'C2_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.46 seconds; current allocated memory: 4.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.21 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5_Pipeline_M2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'M2'.
WARNING: [HLS 200-880] The II Violation in module 'conv5_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln220', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) and bus write operation ('gmem0_addr_write_ln220', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220).
WARNING: [HLS 200-880] The II Violation in module 'conv5_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln220', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) and bus write operation ('gmem0_addr_write_ln220', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220).
WARNING: [HLS 200-880] The II Violation in module 'conv5_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln220', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) and bus write operation ('gmem0_addr_write_ln220', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220).
WARNING: [HLS 200-880] The II Violation in module 'conv5_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln220', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) and bus write operation ('gmem0_addr_write_ln220', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220).
WARNING: [HLS 200-880] The II Violation in module 'conv5_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln220', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) and bus write operation ('gmem0_addr_write_ln220', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220).
WARNING: [HLS 200-880] The II Violation in module 'conv5_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln220', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) and bus write operation ('gmem0_addr_write_ln220', AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) on port 'gmem0' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 20, loop 'M2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 4.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.69 seconds; current allocated memory: 4.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.25 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5_Pipeline_L1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5_Pipeline_L1_1' pipeline 'L1_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L1_1/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L1_1/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L1_1/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L1_1/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L1_1/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L1_1/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L1_1/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L1_1/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L1_1/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L1_1/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L1_1/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L1_1/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5_Pipeline_L1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5_Pipeline_F1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5_Pipeline_F1_1' pipeline 'F1_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F1_1/m_axi_gmem1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F1_1/m_axi_gmem1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F1_1/m_axi_gmem1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F1_1/m_axi_gmem1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F1_1/m_axi_gmem1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F1_1/m_axi_gmem1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F1_1/m_axi_gmem1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F1_1/m_axi_gmem1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F1_1/m_axi_gmem1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F1_1/m_axi_gmem1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F1_1/m_axi_gmem1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F1_1/m_axi_gmem1_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5_Pipeline_F1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv5_Pipeline_VITIS_LOOP_85_1' is 5577 from HDL expression: ((ap_loop_exit_ready == 1'b1) & (icmp_ln85_fu_4768_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5_Pipeline_VITIS_LOOP_85_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5_Pipeline_C1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5_Pipeline_C1_1' pipeline 'C1_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv5_Pipeline_C1_1' is 107266 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 564 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 507 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5_Pipeline_C1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.29 seconds. CPU system time: 0.07 seconds. Elapsed time: 9.37 seconds; current allocated memory: 4.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5_Pipeline_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5_Pipeline_M1' pipeline 'M1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M1/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M1/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M1/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M1/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M1/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M1/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M1/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M1/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M1/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M1/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M1/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M1/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M1/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_27_4_32_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5_Pipeline_M1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.03 seconds. CPU system time: 0.19 seconds. Elapsed time: 5.23 seconds; current allocated memory: 4.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5_Pipeline_L2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5_Pipeline_L2_1' pipeline 'L2_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L2_1/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L2_1/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L2_1/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L2_1/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L2_1/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L2_1/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L2_1/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L2_1/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L2_1/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L2_1/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L2_1/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_L2_1/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5_Pipeline_L2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.500 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5_Pipeline_F2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5_Pipeline_F2_1' pipeline 'F2_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F2_1/m_axi_gmem1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F2_1/m_axi_gmem1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F2_1/m_axi_gmem1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F2_1/m_axi_gmem1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F2_1/m_axi_gmem1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F2_1/m_axi_gmem1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F2_1/m_axi_gmem1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F2_1/m_axi_gmem1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F2_1/m_axi_gmem1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F2_1/m_axi_gmem1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F2_1/m_axi_gmem1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_F2_1/m_axi_gmem1_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5_Pipeline_F2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.502 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5_Pipeline_VITIS_LOOP_172_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv5_Pipeline_VITIS_LOOP_172_7' is 5577 from HDL expression: ((ap_loop_exit_ready == 1'b1) & (icmp_ln172_fu_4768_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5_Pipeline_VITIS_LOOP_172_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5_Pipeline_C2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5_Pipeline_C2_1' pipeline 'C2_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv5_Pipeline_C2_1' is 107266 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 564 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 507 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5_Pipeline_C2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17.97 seconds. CPU system time: 0.13 seconds. Elapsed time: 18.11 seconds; current allocated memory: 4.607 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5_Pipeline_M2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5_Pipeline_M2' pipeline 'M2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M2/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M2/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M2/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M2/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M2/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M2/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M2/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M2/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M2/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M2/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M2/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M2/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv5_Pipeline_M2/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_27_4_32_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5_Pipeline_M2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.1 seconds. CPU system time: 0.22 seconds. Elapsed time: 5.33 seconds; current allocated memory: 4.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv5/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv5/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv5/inp_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv5/out_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv5/filter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv5/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv5' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inp_img', 'out_img', 'filter', 'bias' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv5' is 70596, found 2 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state25), (1'b1 == ap_CS_fsm_state63)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 564 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 507 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5'.
INFO: [HLS 200-2167] Implementing memory 'conv5_inp_image_local_RAM_1WNR_AUTO_1R1W' using auto RAMs with 2 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-278] Implementing memory 'conv5_filter_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.25 seconds. CPU system time: 0.49 seconds. Elapsed time: 12.74 seconds; current allocated memory: 4.771 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.51 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.97 seconds; current allocated memory: 4.831 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 9.1 seconds. CPU system time: 0.09 seconds. Elapsed time: 9.2 seconds; current allocated memory: 4.877 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv5.
INFO: [VLOG 209-307] Generating Verilog RTL for conv5.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:03:24; Allocated memory: 444.254 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Alex_Net/Conv5/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:02:12; Allocated memory: 1.414 MB.
INFO: [HLS 200-1510] Running: remove_files AlexNet-FPGA-implementation/Conv5/src/conv5.h AlexNet-FPGA-implementation/Conv5/src/conv5.cpp 
INFO: [HLS 200-1510] Running: remove_files /primary/HLS/AlexNet-FPGA-implementation/Conv5/src/testbench.cpp 
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb /primary/HLS/AlexNet-FPGA-implementation/Norm1/src/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file '/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/testbench.cpp' to the project
INFO: [HLS 200-1510] Running: set_top norm1 
INFO: [HLS 200-1510] Running: open_solution -reset norm1 
