[["The MIT Alewife Machine: Architecture and Performance.", ["Anant Agarwal", "Ricardo Bianchini", "David Chaiken", "Kirk L. Johnson", "David A. Kranz", "John Kubiatowicz", "Beng-Hong Lim", "Kenneth Mackenzie", "Donald Yeung"], "https://doi.org/10.1145/223982.223985", 12], ["The EM-X Parallel Computer: Architecture and Basic Performance.", ["Yuetsu Kodama", "Hirohumi Sakane", "Mitsuhisa Sato", "Hayato Yamana", "Shuichi Sakai", "Yoshinori Yamaguchi"], "https://doi.org/10.1145/223982.223987", 10], ["The SPLASH-2 Programs: Characterization and Methodological Considerations.", ["Steven Cameron Woo", "Moriyoshi Ohara", "Evan Torrie", "Jaswinder Pal Singh", "Anoop Gupta"], "https://doi.org/10.1145/223982.223990", 13], ["Efficient Strategies for Software-Only Protocols in Shared-Memory Multiprocessors.", ["Hakan Grahn", "Per Stenstrom"], "https://doi.org/10.1145/223982.225958", 10], ["Dynamic Self-Invalidation: Reducing Coherence Overhead in Shared-Memory Multiprocessors.", ["Alvin R. Lebeck", "David A. Wood"], "https://doi.org/10.1145/223982.223995", 12], ["Boosting the Performance of Hybrid Snooping Cache Protocols.", ["Fredrik Dahlgren"], "https://doi.org/10.1145/223982.223998", 10], ["S-Connect: From Networks of Workstations to Supercomputer Performance.", ["Andreas Nowatzyk", "Michael C. Browne", "Edmund J. Kelly", "Michael Parkin"], "https://doi.org/10.1145/223982.224004", 12], ["Destage Algorithms for Disk Arrays with Non-Volatile Caches.", ["Anujan Varma", "Quinn Jacobson"], "https://doi.org/10.1145/223982.224042", 13], ["Evaluating Multi-Port Frame Buffer Designs for a Mesh-Connected Multicomputer.", ["Gordon Stoll", "Bin Wei", "Douglas W. Clark", "Edward W. Felten", "Kai Li", "Pat Hanrahan"], "https://doi.org/10.1145/223982.224043", 10], ["Are Crossbars Really Dead? The Case for Optical Multiprocessor Interconnect Systems.", ["Andreas Nowatzyk", "Paul R. Prucnal"], "https://doi.org/10.1145/223982.224364", 10], ["Exploring Configurations of Functional Units in an Out-of-Order Superscalar Processor.", ["Stephan Jourdan", "Pascal Sainrat", "Daniel Litaize"], "https://doi.org/10.1145/223982.224366", 9], ["Unconstrained Speculative Execution with Predicated State Buffering.", ["Hideki Ando", "Chikako Nakanishi", "Tetsuya Hara", "Masao Nakaya"], "https://doi.org/10.1145/223982.224367", 12], ["A Comparison of Full and Partial Predicated Execution Support for ILP Processors.", ["Scott A. Mahlke", "Richard E. Hank", "James E. McCormick", "David I. August", "Wen-mei W. Hwu"], "https://doi.org/10.1145/223982.225965", 13], ["Implementation Trade-Offs in Using a Restricted Data Flow Architecture in a High Performance RISC Microprocessor.", ["Mike Simone", "A. Essen", "A. Ike", "A. Krishnamoorthy", "Tak Maruyama", "Niteen Patkar", "M. Ramaswami", "Michael Shebanow", "V. Thirumalaiswamy", "DeForest Tovey"], "https://doi.org/10.1145/223982.224411", 12], ["Performance Evaluation of the PowerPC 620 Microarchitecture.", ["Trung A. Diep", "Christopher Nelson", "John Paul Shen"], "https://doi.org/10.1145/223982.224417", 13], ["Reducing TLB and Memory Overhead Using Online Superpage Promotion.", ["Theodore H. Romer", "Wayne H. Ohlrich", "Anna R. Karlin", "Brian N. Bershad"], "https://doi.org/10.1145/223982.224419", 12], ["Speeding Up Irregular Applications in Shared-Memory Multiprocessors: Memory Binding and Group Prefetching.", ["Zheng Zhang", "Josep Torrellas"], "https://doi.org/10.1145/223982.224423", 12], ["An Efficient, Fully Adaptive Deadlock Recovery Scheme: DISHA.", ["K. V. Anjan", "Timothy Mark Pinkston"], "https://doi.org/10.1145/223982.224431", 10], ["Analysis and implementation of hybrid switching.", ["Kang G. Shin", "Stuart W. Daniel"], "https://doi.org/10.1145/223982.224432", 9], ["Configurable Flow Control Mechanisms for Fault-Tolerant Routing.", ["Binh Vien Dao", "Jose Duato", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/223982.224433", 10], ["NIFDY: A Low Overhead, High Throughput Network Interface.", ["Timothy J. Callahan", "Seth Copen Goldstein"], "https://doi.org/10.1145/223982.224434", 12], ["Vector Multiprocessors with Arbitrated Memory Access.", ["Montse Peiron", "Mateo Valero", "Eduard Ayguade", "Tomas Lang"], "https://doi.org/10.1145/223982.224435", 10], ["Design of Cache Memories for Multi-Threaded Dataflow Architecture.", ["Krishna M. Kavi", "Ali R. Hurson", "Phenil Patadia", "Elizabeth Abraham", "Ponnarasu Shanmugam"], "https://doi.org/10.1145/223982.224436", 12], ["Skewed Associativity Enhances Performance Predictability.", ["Francois Bodin", "Andre Seznec"], "https://doi.org/10.1145/223982.224437", 10], ["A Comparative Analysis of Schemes for Correlated Branch Prediction.", ["Cliff Young", "Nicholas C. Gloy", "Michael D. Smith"], "https://doi.org/10.1145/223982.224438", 11], ["Next Cache Line and Set Prediction.", ["Brad Calder", "Dirk Grunwald"], "https://doi.org/10.1145/223982.224439", 10], ["A Comparison of Architectural Support for Messaging in the TMC CM-5 and the Cray T3D.", ["Vijay Karamcheti", "Andrew A. Chien"], "https://doi.org/10.1145/223982.224440", 10], ["Optimizing Memory System Performance for Communication in Parallel Computers.", ["Thomas Stricker", "Thomas R. Gross"], "https://doi.org/10.1145/223982.224442", 12], ["Empirical Evaluation of the CRAY-T3D: A Compiler Perspective.", ["Remzi H. Arpaci", "David E. Culler", "Arvind Krishnamurthy", "Steve G. Steinberg", "Katherine A. Yelick"], "https://doi.org/10.1145/223982.224443", 12], ["Optimization of Instruction Fetch Mechanisms for High Issue Rates.", ["Thomas M. Conte", "Kishore N. Menezes", "Patrick M. Mills", "Burzin A. Patel"], "https://doi.org/10.1145/223982.224444", 12], ["Instruction Fetching: Coping with Code Bloat.", ["Richard Uhlig", "David Nagle", "Trevor N. Mudge", "Stuart Sechrest", "Joel S. Emer"], "https://doi.org/10.1145/223982.224445", 12], ["Instruction Cache Fetch Policies for Speculative Execution.", ["Dennis Lee", "Jean-Loup Baer", "Brad Calder", "Dirk Grunwald"], "https://doi.org/10.1145/223982.224446", 11], ["Streamlining Data Cache Access with Fast Address Calculation.", ["Todd M. Austin", "Dionisios N. Pnevmatikatos", "Gurindar S. Sohi"], "https://doi.org/10.1145/223982.224447", 12], ["CAT - Caching Address Tags: A Technique for Reducing Area Cost of On-Chip Caches.", ["Hong Wang", "Tong Sun", "Qing Yang"], "https://doi.org/10.1145/223982.224448", 10], ["Simultaneous Multithreading: Maximizing On-Chip Parallelism.", ["Dean M. Tullsen", "Susan J. Eggers", "Henry M. Levy"], "https://doi.org/10.1145/223982.224449", 12], ["Architecture Validation for Processors.", ["Richard C. Ho", "C. Han Yang", "Mark Horowitz", "David L. Dill"], "https://doi.org/10.1145/223982.224450", 10], ["Multiscalar Processors.", ["Gurindar S. Sohi", "Scott E. Breach", "T. N. Vijaykumar"], "https://doi.org/10.1145/223982.224451", 12]]