-- CONVERTED
-- import ClocksAndRegisters.TestClks_n_regs_4
-- import qualified ClocksAndRegisters.Models.Clks_n_regs_4 as CR

-- import ClocksAndRegisters.TestDflop_en_clr
-- import ClocksAndRegisters.Models.Dflop_en_clr

-- import ClocksAndRegisters.TestDflop_sync_enable
-- import ClocksAndRegisters.Models.Dflop_sync_enable

-- import ClocksAndRegisters.TestSimpleDFlop
-- import ClocksAndRegisters.Models.SimpleDFlop

-- import ClocksAndRegisters.TestSimpleDFlopWithReset
-- import ClocksAndRegisters.Models.SimpleDFlopWithReset

-- import InAndOut.TestBusBreakout
-- import InAndOut.Models.BusBreakout

-- import InAndOut.TestBusSignals
-- import InAndOut.Models.BusSignals

-- import InAndOut.TestIntermediateSignal
-- import InAndOut.Models.IntermediateSignal

-- import InAndOut.TestSimpleInOut
-- import InAndOut.Models.SimpleInOut

-- import InAndOut.TestStandardMux1
-- import InAndOut.Models.StandardMux1
-- import InAndOut.TestStandardMux2
-- import InAndOut.Models.StandardMux2

-- import StateMachines.TestStateMachine
-- import StateMachines.Models.StateMachine

import StateMachines.TestStateMachine2
-- import StateMachines.Models.StateMachine2

-------------- DEAD ------------------------------------------------------------
--These died because VHDL variables are not very sensible
-- import ClocksAndRegisters.TestClks_n_regs_5
-- import ClocksAndRegisters.Models.Clks_n_regs_5

-------------- END DEAD --------------------------------------------------------




-- import ModularDesign.TestModular1
-- import ModularDesign.Models.Modular1


-- import ModularDesign.TestModular2
-- import ModularDesign.Models.Modular2

-- import ModularDesign.Models.StateMachine

-- import SAFE.CommonClash
-- import SAFE.TestingTools

import Prelude


main = print ppSetupAndRun

-- topEntity = CR.topEntity

--
--


-- IO stuff
-- print A;
-- print B;
-- print C;
