 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 08:43:30 2025
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          724
Number of nets:                          2641
Number of cells:                         1876
Number of combinational cells:           1454
Number of sequential cells:               386
Number of macros/black boxes:               0
Number of buf/inv:                        264
Number of references:                      17

Combinational area:              13416.733636
Buf/Inv area:                     1001.371721
Noncombinational area:            9756.019606
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 23172.753242
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  ----------------------------------------------------------
SYS_TOP                           23172.7532    100.0     21.1806     0.0000  0.0000  SYS_TOP
CLKDIV_MUX                           74.1321      0.3     74.1321     0.0000  0.0000  RX_CLKDIV_MUX_Width4
Data_SYNC                           395.3712      1.7     84.7224   310.6488  0.0000  DATA_SYNC_NUM_STAGES2_BUS_WIDTH8
REF_RST_SYNC                         51.7748      0.2      0.0000    51.7748  0.0000  RST_SYN_NUM_STAGES2_0
RegFile                            6088.2458     26.3   2541.6721  3546.5738  0.0000  Reg_File_WIDTH8_DEPTH16_ADDR4
SYS_Cntroller                      1600.3120      6.9    854.2842   746.0278  0.0000  SYS_CTRL_D_Width8_Addr_Size4
U0_ALU                             5609.3289     24.2   1081.3873   440.0858  0.0000  ALU_IN_Width8
U0_ALU/add_39                       231.8099      1.0    231.8099     0.0000  0.0000  ALU_IN_Width8_DW01_add_0
U0_ALU/div_51                      1434.3973      6.2   1434.3973     0.0000  0.0000  ALU_IN_Width8_DW_div_uns_0
U0_ALU/mult_47                     2155.7144      9.3   1914.4909     0.0000  0.0000  ALU_IN_Width8_DW02_mult_0
U0_ALU/mult_47/FS_1                 241.2235      1.0    241.2235     0.0000  0.0000  ALU_IN_Width8_DW01_add_1
U0_ALU/sub_43                       265.9342      1.1    265.9342     0.0000  0.0000  ALU_IN_Width8_DW01_sub_0
U0_PULSE_GEN                         57.6583      0.2      5.8835    51.7748  0.0000  PULSE_GEN
UART_FIFO                          4054.9082     17.5      7.0602     0.0000  0.0000  AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2
UART_FIFO/U0_FIFO_W                 368.3071      1.6    160.0312   208.2759  0.0000  FIFO_W_Addr_Size3
UART_FIFO/U1_W2R_SYNC               207.0992      0.9      0.0000   207.0992  0.0000  BIT_SYNC_2_00000004_0
UART_FIFO/U2_FIFO_R                 368.3071      1.6    160.0312   208.2759  0.0000  FIFO_R_Addr_Size3
UART_FIFO/U3_R2W_SYNC               207.0992      0.9      0.0000   207.0992  0.0000  BIT_SYNC_2_00000004_1
UART_FIFO/U4_FIFO_MEM              2897.0354     12.5   1240.2418  1656.7936  0.0000  FIFO_MEM_Data_Width8_Addr_Size3_FIFO_Dipth8
UART_RST_SYNC                        51.7748      0.2      0.0000    51.7748  0.0000  RST_SYN_NUM_STAGES2_1
UART_RX                            2854.6742     12.3      7.0602     0.0000  0.0000  UART_RX_TOP_Data_Width8
UART_RX/U1                          520.1014      2.2    416.5518   103.5496  0.0000  Data_Sampling
UART_RX/U2                          640.1248      2.8    320.0624   320.0624  0.0000  Deserializer_Data_Width8
UART_RX/U3                          624.8277      2.7    365.9537   258.8740  0.0000  Edge_Bit_Counter_Data_Width8
UART_RX/U4                          183.5652      0.8    131.7904    51.7748  0.0000  Parity_Check_Data_Width8
UART_RX/U5                           31.7709      0.1      5.8835    25.8874  0.0000  Start_Check
UART_RX/U6                           38.8311      0.2     11.7670    27.0641  0.0000  Stop_Check
UART_RX/U7                          808.3929      3.5    643.6549   164.7380  0.0000  RX_FSM_Data_Width8
UART_RX_ClkDiv                      289.4682      1.2    154.1477   135.3205  0.0000  Integer_ClkDiv_ratio_Width4
UART_TX                            1213.1777      5.2      7.0602     0.0000  0.0000  UART_TOP
UART_TX/U1_MUX_4x1                   52.9515      0.2     27.0641    25.8874  0.0000  MUX_4x1
UART_TX/U2_Parity_Calc              434.2023      1.9    201.2157   232.9866  0.0000  Parity_Calc
UART_TX/U3_Serializer               549.5189      2.4    212.9827   336.5362  0.0000  Serializer_1byte
UART_TX/U4_FSM                      169.4448      0.7     65.8952   103.5496  0.0000  FSM
UART_TX_ClkDiv                      770.7385      3.3    435.3790   243.5769  0.0000  Integer_ClkDiv_ratio_Width8
UART_TX_ClkDiv/add_73                91.7826      0.4     91.7826     0.0000  0.0000  Integer_ClkDiv_ratio_Width8_DW01_inc_0
U_CLK_GATE                           40.0078      0.2      0.0000    40.0078  0.0000  CLK_GATE
--------------------------------  ----------  -------  ----------  ---------  ------  ----------------------------------------------------------
Total                                                  13416.7336  9756.0196  0.0000

1
