INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link
	Log files: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin.link_summary, at Tue Feb 13 22:25:50 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/v++_link_alveo_hls4ml_guidance.html', at Tue Feb 13 22:25:50 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [22:26:24] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo -keep --config /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --temp_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [22:27:31] build_xd_ip_db started: /tools/Xilinx/Vitis/2022.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/hw.hpfm -clkid 0 -ip /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/iprepo/xilinx_com_hls_alveo_hls4ml_1_0,alveo_hls4ml -o /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [22:27:53] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 429.336 ; gain = 0.000 ; free physical = 316473 ; free virtual = 393758
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [22:27:53] cfgen started: /tools/Xilinx/Vitis/2022.2/bin/cfgen  -nk alveo_hls4ml:4:alveo_hls4ml_0,alveo_hls4ml_1,alveo_hls4ml_2,alveo_hls4ml_3 -sp alveo_hls4ml_0.in:HBM[0:3] -sp alveo_hls4ml_0.out:HBM[4:7] -sp alveo_hls4ml_1.in:HBM[8:11] -sp alveo_hls4ml_1.out:HBM[12:15] -sp alveo_hls4ml_2.in:HBM[16:19] -sp alveo_hls4ml_2.out:HBM[20:23] -sp alveo_hls4ml_3.in:HBM[24:27] -sp alveo_hls4ml_3.out:HBM[28:31] -clock.freqHz 100000000:alveo_hls4ml_0,alveo_hls4ml_1,alveo_hls4ml_2,alveo_hls4ml_3 -dpa_mem_offload false -dmclkid 0 -r /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml, num: 4  {alveo_hls4ml_0 alveo_hls4ml_1 alveo_hls4ml_2 alveo_hls4ml_3}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_0, k_port: in, sptag: HBM[0:3]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_0, k_port: out, sptag: HBM[4:7]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_1, k_port: in, sptag: HBM[8:11]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_1, k_port: out, sptag: HBM[12:15]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_2, k_port: in, sptag: HBM[16:19]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_2, k_port: out, sptag: HBM[20:23]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_3, k_port: in, sptag: HBM[24:27]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_3, k_port: out, sptag: HBM[28:31]
INFO: [SYSTEM_LINK 82-37] [22:28:03] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 429.336 ; gain = 0.000 ; free physical = 316577 ; free virtual = 393756
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [22:28:03] cf2bd started: /tools/Xilinx/Vitis/2022.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.xsd --temp_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link --output_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [22:28:13] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 429.336 ; gain = 0.000 ; free physical = 316372 ; free virtual = 393730
INFO: [v++ 60-1441] [22:28:13] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:19 ; elapsed = 00:01:49 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 316413 ; free virtual = 393770
INFO: [v++ 60-1443] [22:28:13] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/sdsl.dat -rtd /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/cf2sw.rtd -nofilter /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/cf2sw_full.rtd -xclbin /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.xml -o /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [22:28:22] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 315601 ; free virtual = 393181
INFO: [v++ 60-1443] [22:28:23] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [22:28:24] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.86 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 315882 ; free virtual = 393132
INFO: [v++ 60-1443] [22:28:24] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u55c_gen3x16_xdma_3_202210_1 -s --remote_ip_cache /home/ayvol/accelerator_wrapper/.ipcache --output_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --log_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link --report_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link --config /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/vplConfig.ini -k /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link --no-info --iprepo /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_alveo_hls4ml_1_0 --messageDb /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link/vpl.pb /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link

****** vpl v2022.2 (64-bit)
  **** SW Build 3671529 on 2022-10-13-17:52:11
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2022.2
INFO: [VPL 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform
[22:29:31] Run vpl: Step create_project: Started
Creating Vivado project.
[22:30:20] Run vpl: Step create_project: Completed
[22:30:21] Run vpl: Step create_bd: Started
[22:31:37] Run vpl: Step create_bd: RUNNING...
[22:32:57] Run vpl: Step create_bd: RUNNING...
[22:34:13] Run vpl: Step create_bd: RUNNING...
[22:35:39] Run vpl: Step create_bd: RUNNING...
[22:36:07] Run vpl: Step create_bd: Completed
[22:36:07] Run vpl: Step update_bd: Started
[22:36:18] Run vpl: Step update_bd: Completed
[22:36:18] Run vpl: Step generate_target: Started
[22:37:35] Run vpl: Step generate_target: RUNNING...
[22:38:56] Run vpl: Step generate_target: RUNNING...
[22:40:20] Run vpl: Step generate_target: RUNNING...
[22:41:35] Run vpl: Step generate_target: RUNNING...
[22:42:50] Run vpl: Step generate_target: RUNNING...
[22:44:20] Run vpl: Step generate_target: RUNNING...
[22:45:44] Run vpl: Step generate_target: RUNNING...
[22:47:25] Run vpl: Step generate_target: RUNNING...
[22:48:56] Run vpl: Step generate_target: RUNNING...
[22:50:32] Run vpl: Step generate_target: RUNNING...
[22:51:56] Run vpl: Step generate_target: RUNNING...
[22:53:12] Run vpl: Step generate_target: Completed
[22:53:12] Run vpl: Step config_hw_runs: Started
[22:54:35] Run vpl: Step config_hw_runs: RUNNING...
[22:55:20] Run vpl: Step config_hw_runs: Completed
[22:55:20] Run vpl: Step synth: Started
[22:57:29] Block-level synthesis in progress, 0 of 21 jobs complete, 8 jobs running.
[22:58:01] Block-level synthesis in progress, 0 of 21 jobs complete, 8 jobs running.
[22:58:32] Block-level synthesis in progress, 0 of 21 jobs complete, 8 jobs running.
[22:59:04] Block-level synthesis in progress, 0 of 21 jobs complete, 8 jobs running.
[22:59:34] Block-level synthesis in progress, 0 of 21 jobs complete, 8 jobs running.
[23:00:09] Block-level synthesis in progress, 0 of 21 jobs complete, 8 jobs running.
[23:00:40] Block-level synthesis in progress, 0 of 21 jobs complete, 8 jobs running.
[23:01:11] Block-level synthesis in progress, 0 of 21 jobs complete, 8 jobs running.
[23:01:44] Block-level synthesis in progress, 8 of 21 jobs complete, 0 jobs running.
[23:02:15] Block-level synthesis in progress, 8 of 21 jobs complete, 3 jobs running.
[23:02:46] Block-level synthesis in progress, 8 of 21 jobs complete, 3 jobs running.
[23:03:17] Block-level synthesis in progress, 9 of 21 jobs complete, 2 jobs running.
[23:03:49] Block-level synthesis in progress, 10 of 21 jobs complete, 4 jobs running.
[23:04:20] Block-level synthesis in progress, 17 of 21 jobs complete, 0 jobs running.
[23:04:51] Block-level synthesis in progress, 17 of 21 jobs complete, 1 job running.
[23:05:21] Block-level synthesis in progress, 17 of 21 jobs complete, 1 job running.
[23:05:52] Block-level synthesis in progress, 17 of 21 jobs complete, 1 job running.
[23:06:22] Block-level synthesis in progress, 17 of 21 jobs complete, 1 job running.
[23:06:52] Block-level synthesis in progress, 17 of 21 jobs complete, 1 job running.
[23:07:22] Block-level synthesis in progress, 17 of 21 jobs complete, 1 job running.
[23:07:54] Block-level synthesis in progress, 17 of 21 jobs complete, 1 job running.
[23:08:25] Block-level synthesis in progress, 17 of 21 jobs complete, 1 job running.
[23:08:55] Block-level synthesis in progress, 17 of 21 jobs complete, 1 job running.
[23:09:25] Block-level synthesis in progress, 18 of 21 jobs complete, 0 jobs running.
[23:09:27] Run vpl: Step synth: Completed
[23:09:27] Run vpl: Step impl: Started
[23:32:12] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 03m 44s 

[23:32:12] Starting logic optimization..
[23:34:44] Phase 1 Retarget
[23:35:14] Phase 2 Constant propagation
[23:35:44] Phase 3 Sweep
[23:36:45] Phase 4 BUFG optimization
[23:37:15] Phase 5 Shift Register Optimization
[23:37:15] Phase 6 Post Processing Netlist
[23:39:16] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 07m 04s 

[23:39:16] Starting logic placement..
[23:40:17] Phase 1 Placer Initialization
[23:40:17] Phase 1.1 Placer Initialization Netlist Sorting
[23:43:49] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[23:45:50] Phase 1.3 Build Placer Netlist Model
[23:50:23] Phase 1.4 Constrain Clocks/Macros
[23:50:54] Phase 2 Global Placement
[23:50:54] Phase 2.1 Floorplanning
[23:52:24] Phase 2.1.1 Partition Driven Placement
[23:52:25] Phase 2.1.1.1 PBP: Partition Driven Placement
[23:53:56] Phase 2.1.1.2 PBP: Clock Region Placement
[23:54:57] Phase 2.1.1.3 PBP: Compute Congestion
[23:54:57] Phase 2.1.1.4 PBP: UpdateTiming
[23:55:28] Phase 2.1.1.5 PBP: Add part constraints
[23:55:59] Phase 2.2 Physical Synthesis After Floorplan
[23:57:00] Phase 2.3 Update Timing before SLR Path Opt
[23:57:00] Phase 2.4 Post-Processing in Floorplanning
[23:57:00] Phase 2.5 Global Placement Core
[00:06:10] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[00:06:41] Phase 2.5.2 Physical Synthesis In Placer
[00:10:15] Phase 3 Detail Placement
[00:10:46] Phase 3.1 Commit Multi Column Macros
[00:10:46] Phase 3.2 Commit Most Macros & LUTRAMs
[00:13:19] Phase 3.3 Small Shape DP
[00:13:19] Phase 3.3.1 Small Shape Clustering
[00:13:50] Phase 3.3.2 Flow Legalize Slice Clusters
[00:13:50] Phase 3.3.3 Slice Area Swap
[00:14:20] Phase 3.3.3.1 Slice Area Swap Initial
[00:15:21] Phase 3.4 Place Remaining
[00:15:52] Phase 3.5 Re-assign LUT pins
[00:16:22] Phase 3.6 Pipeline Register Optimization
[00:16:22] Phase 3.7 Fast Optimization
[00:17:54] Phase 4 Post Placement Optimization and Clean-Up
[00:17:54] Phase 4.1 Post Commit Optimization
[00:21:59] Phase 4.1.1 Post Placement Optimization
[00:22:29] Phase 4.1.1.1 BUFG Insertion
[00:22:30] Phase 1 Physical Synthesis Initialization
[00:25:02] Phase 4.1.1.2 BUFG Replication
[00:25:33] Phase 4.1.1.3 Post Placement Timing Optimization
[00:37:31] Phase 4.1.1.4 Replication
[00:40:04] Phase 4.2 Post Placement Cleanup
[00:40:04] Phase 4.3 Placer Reporting
[00:40:04] Phase 4.3.1 Print Estimated Congestion
[00:40:35] Phase 4.4 Final Placement Cleanup
[00:47:12] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 07m 55s 

[00:47:12] Starting logic routing..
[00:48:44] Phase 1 Build RT Design
[00:53:50] Phase 2 Router Initialization
[00:53:50] Phase 2.1 Fix Topology Constraints
[00:54:21] Phase 2.2 Pre Route Cleanup
[00:54:51] Phase 2.3 Global Clock Net Routing
[00:57:24] Phase 2.4 Update Timing
[01:03:01] Phase 2.5 Update Timing for Bus Skew
[01:03:01] Phase 2.5.1 Update Timing
[01:06:04] Phase 3 Initial Routing
[01:06:04] Phase 3.1 Global Routing
[01:08:37] Phase 4 Rip-up And Reroute
[01:08:37] Phase 4.1 Global Iteration 0
[01:28:00] Phase 4.2 Global Iteration 1
[01:32:04] Phase 4.3 Global Iteration 2
[01:34:07] Phase 5 Delay and Skew Optimization
[01:34:07] Phase 5.1 Delay CleanUp
[01:34:07] Phase 5.1.1 Update Timing
[01:36:40] Phase 5.1.2 Update Timing
[01:38:42] Phase 5.2 Clock Skew Optimization
[01:40:14] Phase 6 Post Hold Fix
[01:40:14] Phase 6.1 Hold Fix Iter
[01:40:14] Phase 6.1.1 Update Timing
[01:43:18] Phase 7 Route finalize
[01:43:48] Phase 8 Verifying routed nets
[01:44:19] Phase 9 Depositing Routes
[01:45:50] Phase 10 Leaf Clock Prog Delay Opt
[01:48:54] Phase 10.1 Delay CleanUp
[01:48:55] Phase 10.1.1 Update Timing
[01:50:57] Phase 10.1.2 Update Timing
[01:53:30] Phase 10.2 Hold Fix Iter
[01:53:30] Phase 10.2.1 Update Timing
[01:59:37] Phase 11 Depositing Routes
[02:01:08] Phase 12 Resolve XTalk
[02:01:39] Phase 13 Post Router Timing
[02:06:14] Phase 14 Route finalize
[02:06:45] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 19m 33s 

[02:06:45] Starting bitstream generation..
Starting optional post-route physical design optimization.
Finished optional post-route physical design optimization.
[02:33:18] Creating bitmap...
[02:46:33] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[02:46:34] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 39m 48s 
Check VPL, containing 1 checks, has run: 0 errors
[02:47:57] Run vpl: Step impl: Completed
[02:47:59] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [02:48:15] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:59 ; elapsed = 04:19:50 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 317906 ; free virtual = 397138
INFO: [v++ 60-1443] [02:48:16] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/address_map.xml -sdsl /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/sdsl.dat -xclbin /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.xml -rtd /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.rtd -o /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [02:48:38] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 317644 ; free virtual = 397105
INFO: [v++ 60-1443] [02:48:39] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.rtd --append-section :JSON:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_xml.rtd --add-section BUILD_METADATA:JSON:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.xml --add-section SYSTEM_METADATA:RAW:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:38
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 75938070 bytes
Format : RAW
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3319 bytes
Format : JSON
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 104615 bytes
Format : RAW
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 57951 bytes
Format : RAW
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (76139097 bytes) to the output file: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [02:48:43] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:03 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 317454 ; free virtual = 397081
INFO: [v++ 60-1443] [02:48:43] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin.info --input /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [02:48:44] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.93 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 317550 ; free virtual = 397082
INFO: [v++ 60-1443] [02:48:44] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [02:48:44] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.43 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 317560 ; free virtual = 397086
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/system_estimate_alveo_hls4ml.xtxt
INFO: [v++ 60-586] Created /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.ltx
INFO: [v++ 60-586] Created build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/v++_link_alveo_hls4ml_guidance.html
	Timing Report: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link/vivado.log
	Steps Log File: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 4h 23m 10s
INFO: [v++ 60-1653] Closing dispatch client.
