// Seed: 2424106958
module module_0 #(
    parameter id_5 = 32'd57
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_5 = -1;
  assign id_1 = id_5;
  wire id_6;
  defparam id_5.id_5 = 1'b0; defparam id_5.id_5 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd94,
    parameter id_5 = 32'd97
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5
);
  inout wire _id_5;
  output wire _id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_6 = -1;
  wire id_7;
  wire id_8;
  parameter id_9 = id_6;
  assign id_1 = id_7;
  logic [!  id_4 : id_5] id_10;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_10
  );
endmodule
