;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4/10/2018 3:22:55 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x12990000  	4761
0x0008	0x12790000  	4729
0x000C	0x12790000  	4729
0x0010	0x12790000  	4729
0x0014	0x12790000  	4729
0x0018	0x12790000  	4729
0x001C	0x12790000  	4729
0x0020	0x12790000  	4729
0x0024	0x12790000  	4729
0x0028	0x12790000  	4729
0x002C	0x12790000  	4729
0x0030	0x12790000  	4729
0x0034	0x12790000  	4729
0x0038	0x12790000  	4729
0x003C	0x12790000  	4729
0x0040	0x12790000  	4729
0x0044	0x12790000  	4729
0x0048	0x12790000  	4729
0x004C	0x12790000  	4729
0x0050	0x12790000  	4729
0x0054	0x12790000  	4729
0x0058	0x12790000  	4729
0x005C	0x12790000  	4729
0x0060	0x12790000  	4729
0x0064	0x12790000  	4729
0x0068	0x12790000  	4729
0x006C	0x12790000  	4729
0x0070	0x12790000  	4729
0x0074	0x12790000  	4729
0x0078	0x12790000  	4729
0x007C	0x12790000  	4729
0x0080	0x12790000  	4729
0x0084	0x12790000  	4729
0x0088	0x12790000  	4729
0x008C	0x12790000  	4729
0x0090	0x12790000  	4729
0x0094	0x12790000  	4729
0x0098	0x12790000  	4729
0x009C	0x12790000  	4729
0x00A0	0x12790000  	4729
0x00A4	0x12790000  	4729
0x00A8	0x12790000  	4729
0x00AC	0x12790000  	4729
0x00B0	0x12790000  	4729
0x00B4	0x12790000  	4729
0x00B8	0x12790000  	4729
0x00BC	0x12790000  	4729
0x00C0	0x12790000  	4729
0x00C4	0x12790000  	4729
0x00C8	0x12790000  	4729
0x00CC	0x12790000  	4729
0x00D0	0x12790000  	4729
0x00D4	0x12790000  	4729
0x00D8	0x12790000  	4729
0x00DC	0x12790000  	4729
0x00E0	0x12790000  	4729
0x00E4	0x12790000  	4729
0x00E8	0x12790000  	4729
0x00EC	0x12790000  	4729
0x00F0	0x12790000  	4729
0x00F4	0x12790000  	4729
0x00F8	0x12790000  	4729
0x00FC	0x12790000  	4729
0x0100	0x12790000  	4729
0x0104	0x12790000  	4729
0x0108	0x12790000  	4729
0x010C	0x12790000  	4729
0x0110	0x12790000  	4729
0x0114	0x12790000  	4729
0x0118	0x12790000  	4729
0x011C	0x12790000  	4729
0x0120	0x12790000  	4729
0x0124	0x12790000  	4729
0x0128	0x12790000  	4729
0x012C	0x12790000  	4729
; end of ____SysVT
_main:
;main.c, 37 :: 		void main()
0x1298	0xF000F8AA  BL	5104
0x129C	0xF000F9EC  BL	5752
0x12A0	0xF7FFFFEE  BL	4736
0x12A4	0xF000F9A8  BL	5624
;main.c, 39 :: 		GPIO_Digital_Output(&GPIOB_ODR, _GPIO_PINMASK_13);    // IRQ out
0x12A8	0xF2420100  MOVW	R1, #8192
0x12AC	0x4848    LDR	R0, [PC, #288]
0x12AE	0xF7FFFCBF  BL	_GPIO_Digital_Output+0
;main.c, 40 :: 		GPIO_Digital_Output(&GPIOB_ODR, _GPIO_PINMASK_14);    // CSN out
0x12B2	0xF2440100  MOVW	R1, #16384
0x12B6	0x4846    LDR	R0, [PC, #280]
0x12B8	0xF7FFFCBA  BL	_GPIO_Digital_Output+0
;main.c, 41 :: 		GPIO_Digital_Output(&GPIOB_ODR, _GPIO_PINMASK_15);    // CE  out
0x12BC	0xF2480100  MOVW	R1, #32768
0x12C0	0x4843    LDR	R0, [PC, #268]
0x12C2	0xF7FFFCB5  BL	_GPIO_Digital_Output+0
;main.c, 43 :: 		GPIO_Digital_Output(&GPIOC_ODR, _GPIO_PINMASK_13);    // Status output
0x12C6	0xF2420100  MOVW	R1, #8192
0x12CA	0x4842    LDR	R0, [PC, #264]
0x12CC	0xF7FFFCB0  BL	_GPIO_Digital_Output+0
;main.c, 46 :: 		UART1_Init(9600);               // Initialize UART module at 9600 bps
0x12D0	0xF2425080  MOVW	R0, #9600
0x12D4	0xF7FFFF92  BL	_UART1_Init+0
;main.c, 47 :: 		Delay_ms(1000);                 // Wait for UART module to stabilize
0x12D8	0xF64127FF  MOVW	R7, #6911
0x12DC	0xF2C007B7  MOVT	R7, #183
L_main0:
0x12E0	0x1E7F    SUBS	R7, R7, #1
0x12E2	0xD1FD    BNE	L_main0
0x12E4	0xBF00    NOP
0x12E6	0xBF00    NOP
0x12E8	0xBF00    NOP
0x12EA	0xBF00    NOP
0x12EC	0xBF00    NOP
;main.c, 49 :: 		SPI1_Init();                    // Initialize the SPI1 module
0x12EE	0xF7FFFCAD  BL	_SPI1_Init+0
;main.c, 50 :: 		Delay_ms(200);
0x12F2	0xF64967FF  MOVW	R7, #40703
0x12F6	0xF2C00724  MOVT	R7, #36
L_main2:
0x12FA	0x1E7F    SUBS	R7, R7, #1
0x12FC	0xD1FD    BNE	L_main2
0x12FE	0xBF00    NOP
0x1300	0xBF00    NOP
0x1302	0xBF00    NOP
0x1304	0xBF00    NOP
0x1306	0xBF00    NOP
;main.c, 51 :: 		stat = init_Radio();            // Initialize radio
0x1308	0xF7FFFCB2  BL	_init_Radio+0
0x130C	0x4932    LDR	R1, [PC, #200]
0x130E	0x7008    STRB	R0, [R1, #0]
;main.c, 52 :: 		Delay_ms(10);
0x1310	0xF24D47BF  MOVW	R7, #54463
0x1314	0xF2C00701  MOVT	R7, #1
L_main4:
0x1318	0x1E7F    SUBS	R7, R7, #1
0x131A	0xD1FD    BNE	L_main4
0x131C	0xBF00    NOP
0x131E	0xBF00    NOP
0x1320	0xBF00    NOP
0x1322	0xBF00    NOP
0x1324	0xBF00    NOP
;main.c, 54 :: 		ByteToHex(stat, txt);           // Convert status to string
0x1326	0x482C    LDR	R0, [PC, #176]
0x1328	0x7800    LDRB	R0, [R0, #0]
0x132A	0x492C    LDR	R1, [PC, #176]
0x132C	0xF7FFFF8E  BL	_ByteToHex+0
;main.c, 55 :: 		UART1_Write_Text(stat);         // Write status
0x1330	0x4829    LDR	R0, [PC, #164]
0x1332	0x7800    LDRB	R0, [R0, #0]
0x1334	0xF7FFFF7C  BL	_UART1_Write_Text+0
;main.c, 56 :: 		UART1_Write(13);
0x1338	0x200D    MOVS	R0, #13
0x133A	0xF7FFFBC7  BL	_UART1_Write+0
;main.c, 58 :: 		Delay_ms(1000);
0x133E	0xF64127FF  MOVW	R7, #6911
0x1342	0xF2C007B7  MOVT	R7, #183
0x1346	0xBF00    NOP
0x1348	0xBF00    NOP
L_main6:
0x134A	0x1E7F    SUBS	R7, R7, #1
0x134C	0xD1FD    BNE	L_main6
0x134E	0xBF00    NOP
0x1350	0xBF00    NOP
0x1352	0xBF00    NOP
;main.c, 60 :: 		while(1)
L_main8:
;main.c, 62 :: 		GPIOB_ODR.B15  = 1;             // Enable the module
0x1354	0x2101    MOVS	R1, #1
0x1356	0xB249    SXTB	R1, R1
0x1358	0x4821    LDR	R0, [PC, #132]
0x135A	0x6001    STR	R1, [R0, #0]
;main.c, 64 :: 		dat1 = readBuffer();            // Read buffer
0x135C	0xF7FFFBEC  BL	_readBuffer+0
0x1360	0x4920    LDR	R1, [PC, #128]
0x1362	0x7008    STRB	R0, [R1, #0]
;main.c, 66 :: 		if((dat1 & 2) != 0)             // Once buffer is not empty read
0x1364	0xF0000002  AND	R0, R0, #2
0x1368	0xB2C0    UXTB	R0, R0
0x136A	0xB318    CBZ	R0, L_main10
;main.c, 68 :: 		GPIOC_ODR.B13 = 1;            // Status On
0x136C	0x2101    MOVS	R1, #1
0x136E	0xB249    SXTB	R1, R1
0x1370	0x481D    LDR	R0, [PC, #116]
0x1372	0x6001    STR	R1, [R0, #0]
;main.c, 69 :: 		Delay_ms(10);
0x1374	0xF24D47BF  MOVW	R7, #54463
0x1378	0xF2C00701  MOVT	R7, #1
0x137C	0xBF00    NOP
0x137E	0xBF00    NOP
L_main11:
0x1380	0x1E7F    SUBS	R7, R7, #1
0x1382	0xD1FD    BNE	L_main11
0x1384	0xBF00    NOP
0x1386	0xBF00    NOP
0x1388	0xBF00    NOP
;main.c, 70 :: 		UART1_Write_Text(Data_In);    // Write read data
0x138A	0x4818    LDR	R0, [PC, #96]
0x138C	0xF7FFFF50  BL	_UART1_Write_Text+0
;main.c, 71 :: 		UART1_Write(13);
0x1390	0x200D    MOVS	R0, #13
0x1392	0xF7FFFB9B  BL	_UART1_Write+0
;main.c, 72 :: 		GPIOC_ODR.B13 = 0;            // Status Off
0x1396	0x2100    MOVS	R1, #0
0x1398	0xB249    SXTB	R1, R1
0x139A	0x4813    LDR	R0, [PC, #76]
0x139C	0x6001    STR	R1, [R0, #0]
;main.c, 73 :: 		Delay_ms(10);
0x139E	0xF24D47BF  MOVW	R7, #54463
0x13A2	0xF2C00701  MOVT	R7, #1
0x13A6	0xBF00    NOP
0x13A8	0xBF00    NOP
L_main13:
0x13AA	0x1E7F    SUBS	R7, R7, #1
0x13AC	0xD1FD    BNE	L_main13
0x13AE	0xBF00    NOP
0x13B0	0xBF00    NOP
0x13B2	0xBF00    NOP
;main.c, 74 :: 		}
L_main10:
;main.c, 76 :: 		Delay_ms(500);
0x13B4	0xF648577F  MOVW	R7, #36223
0x13B8	0xF2C0075B  MOVT	R7, #91
0x13BC	0xBF00    NOP
0x13BE	0xBF00    NOP
L_main15:
0x13C0	0x1E7F    SUBS	R7, R7, #1
0x13C2	0xD1FD    BNE	L_main15
0x13C4	0xBF00    NOP
0x13C6	0xBF00    NOP
0x13C8	0xBF00    NOP
;main.c, 77 :: 		}
0x13CA	0xE7C3    B	L_main8
;main.c, 78 :: 		}
L_end_main:
L__main_end_loop:
0x13CC	0xE7FE    B	L__main_end_loop
0x13CE	0xBF00    NOP
0x13D0	0x0C0C4001  	GPIOB_ODR+0
0x13D4	0x100C4001  	GPIOC_ODR+0
0x13D8	0x00012000  	_stat+0
0x13DC	0x07D42000  	_txt+0
0x13E0	0x81BC4221  	GPIOB_ODR+0
0x13E4	0x00022000  	_dat1+0
0x13E8	0x01B44222  	GPIOC_ODR+0
0x13EC	0x07D92000  	_Data_In+0
; end of _main
___FillZeros:
;__Lib_System_101_102_103.c, 70 :: 		
0x0BF4	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 72 :: 		
0x0BF6	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x0BFA	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 74 :: 		
0x0BFE	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 75 :: 		
0x0C02	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 76 :: 		
0x0C04	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 77 :: 		
0x0C08	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 78 :: 		
0x0C0A	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 79 :: 		
0x0C0C	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 80 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 81 :: 		
0x0C0E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 82 :: 		
0x0C12	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 83 :: 		
0x0C16	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 84 :: 		
0x0C18	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 85 :: 		
0x0C1C	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 86 :: 		
0x0C1E	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 87 :: 		
0x0C20	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 88 :: 		
0x0C24	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 89 :: 		
0x0C28	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 90 :: 		
L_norep:
;__Lib_System_101_102_103.c, 92 :: 		
L_end___FillZeros:
0x0C2A	0xB001    ADD	SP, SP, #4
0x0C2C	0x4770    BX	LR
; end of ___FillZeros
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0C30	0xB081    SUB	SP, SP, #4
0x0C32	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x0C36	0x4A04    LDR	R2, [PC, #16]
0x0C38	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0C3A	0xF7FFFE23  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x0C3E	0xF8DDE000  LDR	LR, [SP, #0]
0x0C42	0xB001    ADD	SP, SP, #4
0x0C44	0x4770    BX	LR
0x0C46	0xBF00    NOP
0x0C48	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0884	0xB081    SUB	SP, SP, #4
0x0886	0xF8CDE000  STR	LR, [SP, #0]
0x088A	0xB28C    UXTH	R4, R1
0x088C	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x088E	0x4B77    LDR	R3, [PC, #476]
0x0890	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0894	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0896	0x4618    MOV	R0, R3
0x0898	0xF7FFFDAC  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x089C	0xF1B40FFF  CMP	R4, #255
0x08A0	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x08A2	0x4B73    LDR	R3, [PC, #460]
0x08A4	0x429D    CMP	R5, R3
0x08A6	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x08A8	0xF04F3333  MOV	R3, #858993459
0x08AC	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x08AE	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x08B0	0x2D42    CMP	R5, #66
0x08B2	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x08B4	0xF04F3344  MOV	R3, #1145324612
0x08B8	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x08BA	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x08BC	0xF64F73FF  MOVW	R3, #65535
0x08C0	0x429C    CMP	R4, R3
0x08C2	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x08C4	0x4B6A    LDR	R3, [PC, #424]
0x08C6	0x429D    CMP	R5, R3
0x08C8	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x08CA	0xF04F3333  MOV	R3, #858993459
0x08CE	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x08D0	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x08D2	0xF04F3333  MOV	R3, #858993459
0x08D6	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x08D8	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x08DA	0x2D42    CMP	R5, #66
0x08DC	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x08DE	0xF04F3344  MOV	R3, #1145324612
0x08E2	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x08E4	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x08E6	0xF04F3344  MOV	R3, #1145324612
0x08EA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x08EC	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x08EE	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x08F0	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x08F2	0xF0050301  AND	R3, R5, #1
0x08F6	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x08F8	0x2100    MOVS	R1, #0
0x08FA	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x08FC	0xF0050302  AND	R3, R5, #2
0x0900	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0902	0xF40573C0  AND	R3, R5, #384
0x0906	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0908	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x090A	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x090C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x090E	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0910	0xF0050304  AND	R3, R5, #4
0x0914	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0916	0xF0050320  AND	R3, R5, #32
0x091A	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x091C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x091E	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0920	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0922	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0924	0xF0050308  AND	R3, R5, #8
0x0928	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x092A	0xF0050320  AND	R3, R5, #32
0x092E	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0930	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0932	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0934	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0936	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0938	0x4B4E    LDR	R3, [PC, #312]
0x093A	0xEA050303  AND	R3, R5, R3, LSL #0
0x093E	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0940	0x2003    MOVS	R0, #3
0x0942	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0944	0xF4057300  AND	R3, R5, #512
0x0948	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x094A	0x2002    MOVS	R0, #2
0x094C	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x094E	0xF4056380  AND	R3, R5, #1024
0x0952	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0954	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0956	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0958	0xF005030C  AND	R3, R5, #12
0x095C	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x095E	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0960	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x0962	0xF00403FF  AND	R3, R4, #255
0x0966	0xB29B    UXTH	R3, R3
0x0968	0x2B00    CMP	R3, #0
0x096A	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x096C	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x096E	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0970	0xFA1FF884  UXTH	R8, R4
0x0974	0x4632    MOV	R2, R6
0x0976	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0978	0x2808    CMP	R0, #8
0x097A	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x097C	0xF04F0301  MOV	R3, #1
0x0980	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0984	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0988	0x42A3    CMP	R3, R4
0x098A	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x098C	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x098E	0xF04F030F  MOV	R3, #15
0x0992	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0994	0x43DB    MVN	R3, R3
0x0996	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x099A	0xFA01F305  LSL	R3, R1, R5
0x099E	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x09A2	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x09A4	0xF4067381  AND	R3, R6, #258
0x09A8	0xF5B37F81  CMP	R3, #258
0x09AC	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x09AE	0xF2020414  ADDW	R4, R2, #20
0x09B2	0xF04F0301  MOV	R3, #1
0x09B6	0x4083    LSLS	R3, R0
0x09B8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x09BA	0xF0060382  AND	R3, R6, #130
0x09BE	0x2B82    CMP	R3, #130
0x09C0	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x09C2	0xF2020410  ADDW	R4, R2, #16
0x09C6	0xF04F0301  MOV	R3, #1
0x09CA	0x4083    LSLS	R3, R0
0x09CC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x09CE	0x462F    MOV	R7, R5
0x09D0	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x09D2	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x09D4	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x09D6	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x09D8	0xFA1FF088  UXTH	R0, R8
0x09DC	0x460F    MOV	R7, R1
0x09DE	0x4631    MOV	R1, R6
0x09E0	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x09E2	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x09E4	0x460F    MOV	R7, R1
0x09E6	0x4629    MOV	R1, R5
0x09E8	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x09EA	0xF1B00FFF  CMP	R0, #255
0x09EE	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x09F0	0x1D33    ADDS	R3, R6, #4
0x09F2	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x09F6	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x09F8	0x2A08    CMP	R2, #8
0x09FA	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x09FC	0xF2020408  ADDW	R4, R2, #8
0x0A00	0xF04F0301  MOV	R3, #1
0x0A04	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0A08	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0A0C	0x42A3    CMP	R3, R4
0x0A0E	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0A10	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0A12	0xF04F030F  MOV	R3, #15
0x0A16	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0A18	0x43DB    MVN	R3, R3
0x0A1A	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0A1E	0xFA07F305  LSL	R3, R7, R5
0x0A22	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0A26	0xF4017381  AND	R3, R1, #258
0x0A2A	0xF5B37F81  CMP	R3, #258
0x0A2E	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0A30	0xF2060514  ADDW	R5, R6, #20
0x0A34	0xF2020408  ADDW	R4, R2, #8
0x0A38	0xF04F0301  MOV	R3, #1
0x0A3C	0x40A3    LSLS	R3, R4
0x0A3E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0A40	0xF0010382  AND	R3, R1, #130
0x0A44	0x2B82    CMP	R3, #130
0x0A46	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0A48	0xF2060510  ADDW	R5, R6, #16
0x0A4C	0xF2020408  ADDW	R4, R2, #8
0x0A50	0xF04F0301  MOV	R3, #1
0x0A54	0x40A3    LSLS	R3, R4
0x0A56	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0A58	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0A5A	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0A5C	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0A5E	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0A60	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0A64	0xF8DDE000  LDR	LR, [SP, #0]
0x0A68	0xB001    ADD	SP, SP, #4
0x0A6A	0x4770    BX	LR
0x0A6C	0xFC00FFFF  	#-1024
0x0A70	0x00140008  	#524308
0x0A74	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x03F4	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x03F6	0x4919    LDR	R1, [PC, #100]
0x03F8	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x03FC	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x03FE	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0400	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0402	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0404	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0406	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0408	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x040A	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x040C	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x040E	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0410	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0412	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0414	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0416	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0418	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x041A	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x041E	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0420	0x490F    LDR	R1, [PC, #60]
0x0422	0x4288    CMP	R0, R1
0x0424	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0426	0x490F    LDR	R1, [PC, #60]
0x0428	0x4288    CMP	R0, R1
0x042A	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x042C	0x490E    LDR	R1, [PC, #56]
0x042E	0x4288    CMP	R0, R1
0x0430	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x0432	0x490E    LDR	R1, [PC, #56]
0x0434	0x4288    CMP	R0, R1
0x0436	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0438	0x490D    LDR	R1, [PC, #52]
0x043A	0x4288    CMP	R0, R1
0x043C	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x043E	0x490D    LDR	R1, [PC, #52]
0x0440	0x4288    CMP	R0, R1
0x0442	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0444	0x490C    LDR	R1, [PC, #48]
0x0446	0x4288    CMP	R0, R1
0x0448	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x044A	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x044C	0x490B    LDR	R1, [PC, #44]
0x044E	0x6809    LDR	R1, [R1, #0]
0x0450	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0454	0x4909    LDR	R1, [PC, #36]
0x0456	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0458	0xB001    ADD	SP, SP, #4
0x045A	0x4770    BX	LR
0x045C	0xFC00FFFF  	#-1024
0x0460	0x08004001  	#1073809408
0x0464	0x0C004001  	#1073810432
0x0468	0x10004001  	#1073811456
0x046C	0x14004001  	#1073812480
0x0470	0x18004001  	#1073813504
0x0474	0x1C004001  	#1073814528
0x0478	0x20004001  	#1073815552
0x047C	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_UART1_Init:
;__Lib_UART_123_45.c, 401 :: 		
; baud_rate start address is: 0 (R0)
0x11FC	0xB081    SUB	SP, SP, #4
0x11FE	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_123_45.c, 402 :: 		
0x1202	0x4A09    LDR	R2, [PC, #36]
0x1204	0xF2400100  MOVW	R1, #0
0x1208	0xB404    PUSH	(R2)
0x120A	0xB402    PUSH	(R1)
0x120C	0xF2400300  MOVW	R3, #0
0x1210	0xF2400200  MOVW	R2, #0
0x1214	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x1216	0x4805    LDR	R0, [PC, #20]
0x1218	0xF7FFFA12  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x121C	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 403 :: 		
L_end_UART1_Init:
0x121E	0xF8DDE000  LDR	LR, [SP, #0]
0x1222	0xB001    ADD	SP, SP, #4
0x1224	0x4770    BX	LR
0x1226	0xBF00    NOP
0x1228	0x154C0000  	__GPIO_MODULE_USART1_PA9_10+0
0x122C	0x38004001  	USART1_SR+0
; end of _UART1_Init
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0640	0xB089    SUB	SP, SP, #36
0x0642	0xF8CDE000  STR	LR, [SP, #0]
0x0646	0x4683    MOV	R11, R0
0x0648	0xB298    UXTH	R0, R3
0x064A	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x064C	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x0650	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x0652	0xAC04    ADD	R4, SP, #16
0x0654	0xF8AD1004  STRH	R1, [SP, #4]
0x0658	0xF8AD0008  STRH	R0, [SP, #8]
0x065C	0x4620    MOV	R0, R4
0x065E	0xF7FFFDDB  BL	_RCC_GetClocksFrequency+0
0x0662	0xF8BD0008  LDRH	R0, [SP, #8]
0x0666	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x066A	0x4C64    LDR	R4, [PC, #400]
0x066C	0x45A3    CMP	R11, R4
0x066E	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x0670	0x2501    MOVS	R5, #1
0x0672	0xB26D    SXTB	R5, R5
0x0674	0x4C62    LDR	R4, [PC, #392]
0x0676	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x0678	0x4D62    LDR	R5, [PC, #392]
0x067A	0x4C63    LDR	R4, [PC, #396]
0x067C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x067E	0x4D63    LDR	R5, [PC, #396]
0x0680	0x4C63    LDR	R4, [PC, #396]
0x0682	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x0684	0x4D63    LDR	R5, [PC, #396]
0x0686	0x4C64    LDR	R4, [PC, #400]
0x0688	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x068A	0x4D64    LDR	R5, [PC, #400]
0x068C	0x4C64    LDR	R4, [PC, #400]
0x068E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x0690	0x9C07    LDR	R4, [SP, #28]
0x0692	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x0694	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x0696	0x4C63    LDR	R4, [PC, #396]
0x0698	0x45A3    CMP	R11, R4
0x069A	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x069C	0x2501    MOVS	R5, #1
0x069E	0xB26D    SXTB	R5, R5
0x06A0	0x4C61    LDR	R4, [PC, #388]
0x06A2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x06A4	0x4D61    LDR	R5, [PC, #388]
0x06A6	0x4C58    LDR	R4, [PC, #352]
0x06A8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x06AA	0x4D61    LDR	R5, [PC, #388]
0x06AC	0x4C58    LDR	R4, [PC, #352]
0x06AE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x06B0	0x4D60    LDR	R5, [PC, #384]
0x06B2	0x4C59    LDR	R4, [PC, #356]
0x06B4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x06B6	0x4D60    LDR	R5, [PC, #384]
0x06B8	0x4C59    LDR	R4, [PC, #356]
0x06BA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x06BC	0x9C06    LDR	R4, [SP, #24]
0x06BE	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x06C0	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x06C2	0x4C5E    LDR	R4, [PC, #376]
0x06C4	0x45A3    CMP	R11, R4
0x06C6	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x06C8	0x2501    MOVS	R5, #1
0x06CA	0xB26D    SXTB	R5, R5
0x06CC	0x4C5C    LDR	R4, [PC, #368]
0x06CE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x06D0	0x4D5C    LDR	R5, [PC, #368]
0x06D2	0x4C4D    LDR	R4, [PC, #308]
0x06D4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x06D6	0x4D5C    LDR	R5, [PC, #368]
0x06D8	0x4C4D    LDR	R4, [PC, #308]
0x06DA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x06DC	0x4D5B    LDR	R5, [PC, #364]
0x06DE	0x4C4E    LDR	R4, [PC, #312]
0x06E0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x06E2	0x4D5B    LDR	R5, [PC, #364]
0x06E4	0x4C4E    LDR	R4, [PC, #312]
0x06E6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x06E8	0x9C06    LDR	R4, [SP, #24]
0x06EA	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x06EC	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x06EE	0x4C59    LDR	R4, [PC, #356]
0x06F0	0x45A3    CMP	R11, R4
0x06F2	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x06F4	0x2501    MOVS	R5, #1
0x06F6	0xB26D    SXTB	R5, R5
0x06F8	0x4C57    LDR	R4, [PC, #348]
0x06FA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x06FC	0x4D57    LDR	R5, [PC, #348]
0x06FE	0x4C42    LDR	R4, [PC, #264]
0x0700	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x0702	0x4D57    LDR	R5, [PC, #348]
0x0704	0x4C42    LDR	R4, [PC, #264]
0x0706	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x0708	0x4D56    LDR	R5, [PC, #344]
0x070A	0x4C43    LDR	R4, [PC, #268]
0x070C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x070E	0x4D56    LDR	R5, [PC, #344]
0x0710	0x4C43    LDR	R4, [PC, #268]
0x0712	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x0714	0x9C06    LDR	R4, [SP, #24]
0x0716	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x0718	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x071A	0x4C54    LDR	R4, [PC, #336]
0x071C	0x45A3    CMP	R11, R4
0x071E	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x0720	0x2501    MOVS	R5, #1
0x0722	0xB26D    SXTB	R5, R5
0x0724	0x4C52    LDR	R4, [PC, #328]
0x0726	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x0728	0x4D52    LDR	R5, [PC, #328]
0x072A	0x4C37    LDR	R4, [PC, #220]
0x072C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x072E	0x4D52    LDR	R5, [PC, #328]
0x0730	0x4C37    LDR	R4, [PC, #220]
0x0732	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x0734	0x4D51    LDR	R5, [PC, #324]
0x0736	0x4C38    LDR	R4, [PC, #224]
0x0738	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x073A	0x4D51    LDR	R5, [PC, #324]
0x073C	0x4C38    LDR	R4, [PC, #224]
0x073E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x0740	0x9C06    LDR	R4, [SP, #24]
0x0742	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x0744	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x0748	0xF8AD0008  STRH	R0, [SP, #8]
0x074C	0x4630    MOV	R0, R6
0x074E	0xF7FFFDC9  BL	_GPIO_Alternate_Function_Enable+0
0x0752	0xF8BD0008  LDRH	R0, [SP, #8]
0x0756	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x075A	0xF10B0510  ADD	R5, R11, #16
0x075E	0x2400    MOVS	R4, #0
0x0760	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x0762	0xF10B0510  ADD	R5, R11, #16
0x0766	0x682C    LDR	R4, [R5, #0]
0x0768	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x076A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x076C	0xF10B050C  ADD	R5, R11, #12
0x0770	0x2400    MOVS	R4, #0
0x0772	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x0774	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x0776	0xF4406080  ORR	R0, R0, #1024
0x077A	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x077C	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x077E	0xF10B050C  ADD	R5, R11, #12
0x0782	0x682C    LDR	R4, [R5, #0]
0x0784	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x0786	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x0788	0xF10B060C  ADD	R6, R11, #12
0x078C	0x2501    MOVS	R5, #1
0x078E	0x6834    LDR	R4, [R6, #0]
0x0790	0xF365344D  BFI	R4, R5, #13, #1
0x0794	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x0796	0xF10B060C  ADD	R6, R11, #12
0x079A	0x2501    MOVS	R5, #1
0x079C	0x6834    LDR	R4, [R6, #0]
0x079E	0xF36504C3  BFI	R4, R5, #3, #1
0x07A2	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x07A4	0xF10B060C  ADD	R6, R11, #12
0x07A8	0x2501    MOVS	R5, #1
0x07AA	0x6834    LDR	R4, [R6, #0]
0x07AC	0xF3650482  BFI	R4, R5, #2, #1
0x07B0	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x07B2	0xF10B0514  ADD	R5, R11, #20
0x07B6	0x2400    MOVS	R4, #0
0x07B8	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x07BA	0x9D03    LDR	R5, [SP, #12]
0x07BC	0x2419    MOVS	R4, #25
0x07BE	0x4365    MULS	R5, R4, R5
0x07C0	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x07C4	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x07C8	0x2464    MOVS	R4, #100
0x07CA	0xFBB7F4F4  UDIV	R4, R7, R4
0x07CE	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x07D0	0x0935    LSRS	R5, R6, #4
0x07D2	0x2464    MOVS	R4, #100
0x07D4	0x436C    MULS	R4, R5, R4
0x07D6	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x07D8	0x0124    LSLS	R4, R4, #4
0x07DA	0xF2040532  ADDW	R5, R4, #50
0x07DE	0x2464    MOVS	R4, #100
0x07E0	0xFBB5F4F4  UDIV	R4, R5, R4
0x07E4	0xF004040F  AND	R4, R4, #15
0x07E8	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x07EC	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x07F0	0xB2A4    UXTH	R4, R4
0x07F2	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x07F4	0xF8DDE000  LDR	LR, [SP, #0]
0x07F8	0xB009    ADD	SP, SP, #36
0x07FA	0x4770    BX	LR
0x07FC	0x38004001  	USART1_SR+0
0x0800	0x03384242  	RCC_APB2ENR+0
0x0804	0x0ACD0000  	_UART1_Write+0
0x0808	0x07FC2000  	_UART_Wr_Ptr+0
0x080C	0xFFFFFFFF  	_UART1_Read+0
0x0810	0x08002000  	_UART_Rd_Ptr+0
0x0814	0xFFFFFFFF  	_UART1_Data_Ready+0
0x0818	0x08042000  	_UART_Rdy_Ptr+0
0x081C	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0820	0x08082000  	_UART_Tx_Idle_Ptr+0
0x0824	0x44004000  	USART2_SR+0
0x0828	0x03C44242  	RCC_APB1ENR+0
0x082C	0xFFFFFFFF  	_UART2_Write+0
0x0830	0xFFFFFFFF  	_UART2_Read+0
0x0834	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0838	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x083C	0x48004000  	USART3_SR+0
0x0840	0x03C84242  	RCC_APB1ENR+0
0x0844	0xFFFFFFFF  	_UART3_Write+0
0x0848	0xFFFFFFFF  	_UART3_Read+0
0x084C	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0850	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x0854	0x4C004000  	UART4_SR+0
0x0858	0x03CC4242  	RCC_APB1ENR+0
0x085C	0xFFFFFFFF  	_UART4_Write+0
0x0860	0xFFFFFFFF  	_UART4_Read+0
0x0864	0xFFFFFFFF  	_UART4_Data_Ready+0
0x0868	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x086C	0x50004000  	UART5_SR+0
0x0870	0x03D04242  	RCC_APB1ENR+0
0x0874	0xFFFFFFFF  	_UART5_Write+0
0x0878	0xFFFFFFFF  	_UART5_Read+0
0x087C	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0880	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_101_102_103.c, 431 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0218	0xB082    SUB	SP, SP, #8
0x021A	0xF8CDE000  STR	LR, [SP, #0]
0x021E	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_101_102_103.c, 434 :: 		
0x0220	0x4619    MOV	R1, R3
0x0222	0x9101    STR	R1, [SP, #4]
0x0224	0xF7FFFFD0  BL	_Get_Fosc_kHz+0
0x0228	0xF24031E8  MOVW	R1, #1000
0x022C	0xFB00F201  MUL	R2, R0, R1
0x0230	0x9901    LDR	R1, [SP, #4]
0x0232	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 437 :: 		
0x0234	0x491F    LDR	R1, [PC, #124]
0x0236	0x7809    LDRB	R1, [R1, #0]
0x0238	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x023C	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 438 :: 		
0x023E	0x491E    LDR	R1, [PC, #120]
0x0240	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0242	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0244	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 440 :: 		
0x0246	0x1D1A    ADDS	R2, R3, #4
0x0248	0x6819    LDR	R1, [R3, #0]
0x024A	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x024C	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 442 :: 		
0x024E	0x4919    LDR	R1, [PC, #100]
0x0250	0x8809    LDRH	R1, [R1, #0]
0x0252	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x0256	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 443 :: 		
0x0258	0x4917    LDR	R1, [PC, #92]
0x025A	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x025C	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x025E	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 445 :: 		
0x0260	0xF2030208  ADDW	R2, R3, #8
0x0264	0x1D19    ADDS	R1, R3, #4
0x0266	0x6809    LDR	R1, [R1, #0]
0x0268	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x026A	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 447 :: 		
0x026C	0x4911    LDR	R1, [PC, #68]
0x026E	0x8809    LDRH	R1, [R1, #0]
0x0270	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x0274	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 448 :: 		
0x0276	0x4910    LDR	R1, [PC, #64]
0x0278	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x027A	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x027C	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 450 :: 		
0x027E	0xF203020C  ADDW	R2, R3, #12
0x0282	0x1D19    ADDS	R1, R3, #4
0x0284	0x6809    LDR	R1, [R1, #0]
0x0286	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0288	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 452 :: 		
0x028A	0x490A    LDR	R1, [PC, #40]
0x028C	0x8809    LDRH	R1, [R1, #0]
0x028E	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x0292	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 453 :: 		
0x0294	0x4909    LDR	R1, [PC, #36]
0x0296	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0298	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x029A	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 455 :: 		
0x029C	0xF2030210  ADDW	R2, R3, #16
0x02A0	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x02A4	0x6809    LDR	R1, [R1, #0]
0x02A6	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x02AA	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 456 :: 		
L_end_RCC_GetClocksFrequency:
0x02AC	0xF8DDE000  LDR	LR, [SP, #0]
0x02B0	0xB002    ADD	SP, SP, #8
0x02B2	0x4770    BX	LR
0x02B4	0x10044002  	RCC_CFGRbits+0
0x02B8	0x15C80000  	__Lib_System_101_102_103_APBAHBPrescTable+0
0x02BC	0x0C6C0000  	__Lib_System_101_102_103_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x01C8	0x4801    LDR	R0, [PC, #4]
0x01CA	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x01CC	0x4770    BX	LR
0x01CE	0xBF00    NOP
0x01D0	0x07F02000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x02E4	0xB081    SUB	SP, SP, #4
0x02E6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x02EA	0x2201    MOVS	R2, #1
0x02EC	0xB252    SXTB	R2, R2
0x02EE	0x493E    LDR	R1, [PC, #248]
0x02F0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x02F2	0xF2000168  ADDW	R1, R0, #104
0x02F6	0x680B    LDR	R3, [R1, #0]
0x02F8	0xF06F6100  MVN	R1, #134217728
0x02FC	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0300	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x0302	0xF0036100  AND	R1, R3, #134217728
0x0306	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0308	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x030A	0xF0024100  AND	R1, R2, #-2147483648
0x030E	0xF1B14F00  CMP	R1, #-2147483648
0x0312	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x0314	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0316	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0318	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x031A	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x031C	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x031E	0xF4042170  AND	R1, R4, #983040
0x0322	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x0324	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x0326	0xF64F71FF  MOVW	R1, #65535
0x032A	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x032E	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x0330	0xF4041140  AND	R1, R4, #3145728
0x0334	0xF5B11F40  CMP	R1, #3145728
0x0338	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x033A	0xF06F6170  MVN	R1, #251658240
0x033E	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x0342	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x0344	0x492A    LDR	R1, [PC, #168]
0x0346	0x680A    LDR	R2, [R1, #0]
0x0348	0xF06F6170  MVN	R1, #251658240
0x034C	0x400A    ANDS	R2, R1
0x034E	0x4928    LDR	R1, [PC, #160]
0x0350	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x0352	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x0354	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x0356	0xF4041180  AND	R1, R4, #1048576
0x035A	0xF5B11F80  CMP	R1, #1048576
0x035E	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0360	0xF04F0103  MOV	R1, #3
0x0364	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x0366	0x43C9    MVN	R1, R1
0x0368	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x036C	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x0370	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x0372	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x0374	0x0D61    LSRS	R1, R4, #21
0x0376	0x0109    LSLS	R1, R1, #4
0x0378	0xFA05F101  LSL	R1, R5, R1
0x037C	0x43C9    MVN	R1, R1
0x037E	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0380	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x0384	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x0386	0x0D61    LSRS	R1, R4, #21
0x0388	0x0109    LSLS	R1, R1, #4
0x038A	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x038E	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0390	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x0392	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x0396	0xF1B14F00  CMP	R1, #-2147483648
0x039A	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x039C	0x4913    LDR	R1, [PC, #76]
0x039E	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x03A0	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x03A2	0x4913    LDR	R1, [PC, #76]
0x03A4	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x03A6	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x03AA	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x03AC	0xEA4F018A  LSL	R1, R10, #2
0x03B0	0xEB090101  ADD	R1, R9, R1, LSL #0
0x03B4	0x6809    LDR	R1, [R1, #0]
0x03B6	0xF1B13FFF  CMP	R1, #-1
0x03BA	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x03BC	0xF1090134  ADD	R1, R9, #52
0x03C0	0xEA4F038A  LSL	R3, R10, #2
0x03C4	0x18C9    ADDS	R1, R1, R3
0x03C6	0x6809    LDR	R1, [R1, #0]
0x03C8	0x460A    MOV	R2, R1
0x03CA	0xEB090103  ADD	R1, R9, R3, LSL #0
0x03CE	0x6809    LDR	R1, [R1, #0]
0x03D0	0x4608    MOV	R0, R1
0x03D2	0x4611    MOV	R1, R2
0x03D4	0xF7FFFEAC  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x03D8	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x03DC	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x03DE	0xF8DDE000  LDR	LR, [SP, #0]
0x03E2	0xB001    ADD	SP, SP, #4
0x03E4	0x4770    BX	LR
0x03E6	0xBF00    NOP
0x03E8	0x03004242  	RCC_APB2ENRbits+0
0x03EC	0x001C4001  	AFIO_MAPR2+0
0x03F0	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0130	0xB083    SUB	SP, SP, #12
0x0132	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x0136	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x013A	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x013C	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x013E	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x0142	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0144	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x0146	0x4A19    LDR	R2, [PC, #100]
0x0148	0x9202    STR	R2, [SP, #8]
0x014A	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x014C	0x4A18    LDR	R2, [PC, #96]
0x014E	0x9202    STR	R2, [SP, #8]
0x0150	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x0152	0x4A18    LDR	R2, [PC, #96]
0x0154	0x9202    STR	R2, [SP, #8]
0x0156	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0158	0x4A17    LDR	R2, [PC, #92]
0x015A	0x9202    STR	R2, [SP, #8]
0x015C	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x015E	0x4A17    LDR	R2, [PC, #92]
0x0160	0x9202    STR	R2, [SP, #8]
0x0162	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0164	0x4A16    LDR	R2, [PC, #88]
0x0166	0x9202    STR	R2, [SP, #8]
0x0168	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x016A	0x4A16    LDR	R2, [PC, #88]
0x016C	0x9202    STR	R2, [SP, #8]
0x016E	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x0170	0x2800    CMP	R0, #0
0x0172	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0174	0x2801    CMP	R0, #1
0x0176	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0178	0x2802    CMP	R0, #2
0x017A	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x017C	0x2803    CMP	R0, #3
0x017E	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0180	0x2804    CMP	R0, #4
0x0182	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0184	0x2805    CMP	R0, #5
0x0186	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0188	0x2806    CMP	R0, #6
0x018A	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x018C	0x2201    MOVS	R2, #1
0x018E	0xB212    SXTH	R2, R2
0x0190	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x0192	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0196	0x9802    LDR	R0, [SP, #8]
0x0198	0x460A    MOV	R2, R1
0x019A	0xF8BD1004  LDRH	R1, [SP, #4]
0x019E	0xF000FB71  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x01A2	0xF8DDE000  LDR	LR, [SP, #0]
0x01A6	0xB003    ADD	SP, SP, #12
0x01A8	0x4770    BX	LR
0x01AA	0xBF00    NOP
0x01AC	0x08004001  	#1073809408
0x01B0	0x0C004001  	#1073810432
0x01B4	0x10004001  	#1073811456
0x01B8	0x14004001  	#1073812480
0x01BC	0x18004001  	#1073813504
0x01C0	0x1C004001  	#1073814528
0x01C4	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_SPI1_Init:
;__Lib_SPI_123.c, 92 :: 		
0x0C4C	0xB081    SUB	SP, SP, #4
0x0C4E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_SPI_123.c, 96 :: 		
0x0C52	0x4A05    LDR	R2, [PC, #20]
;__Lib_SPI_123.c, 95 :: 		
0x0C54	0xF2403104  MOVW	R1, #772
;__Lib_SPI_123.c, 93 :: 		
0x0C58	0x2005    MOVS	R0, #5
;__Lib_SPI_123.c, 96 :: 		
0x0C5A	0xF7FFFF0D  BL	_SPI1_Init_Advanced+0
;__Lib_SPI_123.c, 97 :: 		
L_end_SPI1_Init:
0x0C5E	0xF8DDE000  LDR	LR, [SP, #0]
0x0C62	0xB001    ADD	SP, SP, #4
0x0C64	0x4770    BX	LR
0x0C66	0xBF00    NOP
0x0C68	0x14E00000  	__GPIO_MODULE_SPI1_PA567+0
; end of _SPI1_Init
_SPI1_Init_Advanced:
;__Lib_SPI_123.c, 82 :: 		
; module start address is: 8 (R2)
0x0A78	0xB083    SUB	SP, SP, #12
0x0A7A	0xF8CDE000  STR	LR, [SP, #0]
0x0A7E	0xF88D0004  STRB	R0, [SP, #4]
0x0A82	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 83 :: 		
0x0A84	0x4C0B    LDR	R4, [PC, #44]
0x0A86	0x4B0C    LDR	R3, [PC, #48]
0x0A88	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 84 :: 		
0x0A8A	0x4C0C    LDR	R4, [PC, #48]
0x0A8C	0x4B0C    LDR	R3, [PC, #48]
0x0A8E	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 86 :: 		
0x0A90	0x2401    MOVS	R4, #1
0x0A92	0xB264    SXTB	R4, R4
0x0A94	0x4B0B    LDR	R3, [PC, #44]
0x0A96	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 87 :: 		
0x0A98	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x0A9A	0xF7FFFC23  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 89 :: 		
0x0A9E	0x9A02    LDR	R2, [SP, #8]
0x0AA0	0xF89D1004  LDRB	R1, [SP, #4]
0x0AA4	0x4808    LDR	R0, [PC, #32]
0x0AA6	0xF7FFFB95  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 90 :: 		
L_end_SPI1_Init_Advanced:
0x0AAA	0xF8DDE000  LDR	LR, [SP, #0]
0x0AAE	0xB003    ADD	SP, SP, #12
0x0AB0	0x4770    BX	LR
0x0AB2	0xBF00    NOP
0x0AB4	0x04A10000  	_SPI1_Read+0
0x0AB8	0x07F42000  	_SPI_Rd_Ptr+0
0x0ABC	0x04BD0000  	_SPI1_Write+0
0x0AC0	0x07F82000  	_SPI_Wr_Ptr+0
0x0AC4	0x03304242  	RCC_APB2ENR+0
0x0AC8	0x30004001  	SPI1_CR1+0
; end of _SPI1_Init_Advanced
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x01D4	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x01D6	0x2300    MOVS	R3, #0
0x01D8	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x01DA	0x00CB    LSLS	R3, R1, #3
0x01DC	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x01DE	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x01E2	0x6804    LDR	R4, [R0, #0]
0x01E4	0xB29B    UXTH	R3, R3
0x01E6	0xEA440303  ORR	R3, R4, R3, LSL #0
0x01EA	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x01EC	0x1D05    ADDS	R5, R0, #4
0x01EE	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x01F0	0x461C    MOV	R4, R3
0x01F2	0x682B    LDR	R3, [R5, #0]
0x01F4	0xF3640382  BFI	R3, R4, #2, #1
0x01F8	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x01FA	0xF200051C  ADDW	R5, R0, #28
0x01FE	0x2400    MOVS	R4, #0
0x0200	0x682B    LDR	R3, [R5, #0]
0x0202	0xF36423CB  BFI	R3, R4, #11, #1
0x0206	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x0208	0x2401    MOVS	R4, #1
0x020A	0x6803    LDR	R3, [R0, #0]
0x020C	0xF3641386  BFI	R3, R4, #6, #1
0x0210	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x0212	0xB001    ADD	SP, SP, #4
0x0214	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_init_Radio:
;NRF24L01_RX.c, 110 :: 		char init_Radio()
0x0C70	0xB081    SUB	SP, SP, #4
0x0C72	0xF8CDE000  STR	LR, [SP, #0]
;NRF24L01_RX.c, 113 :: 		Ce_pin = 0;                                      // must be in standby or power down to write
0x0C76	0x2100    MOVS	R1, #0
0x0C78	0xB249    SXTB	R1, R1
0x0C7A	0x48F4    LDR	R0, [PC, #976]
0x0C7C	0x6001    STR	R1, [R0, #0]
;NRF24L01_RX.c, 114 :: 		Delay_us(10);
0x0C7E	0xF2400777  MOVW	R7, #119
0x0C82	0xF2C00700  MOVT	R7, #0
0x0C86	0xBF00    NOP
0x0C88	0xBF00    NOP
L_init_Radio25:
0x0C8A	0x1E7F    SUBS	R7, R7, #1
0x0C8C	0xD1FD    BNE	L_init_Radio25
0x0C8E	0xBF00    NOP
0x0C90	0xBF00    NOP
0x0C92	0xBF00    NOP
;NRF24L01_RX.c, 115 :: 		toggleCSN();
0x0C94	0xF7FFFC54  BL	_toggleCSN+0
;NRF24L01_RX.c, 116 :: 		SPI1_Write(CONFIG | W_REGISTER);
0x0C98	0x2020    MOVS	R0, #32
0x0C9A	0xF7FFFC0F  BL	_SPI1_Write+0
;NRF24L01_RX.c, 117 :: 		Delay_us(10);
0x0C9E	0xF2400777  MOVW	R7, #119
0x0CA2	0xF2C00700  MOVT	R7, #0
0x0CA6	0xBF00    NOP
0x0CA8	0xBF00    NOP
L_init_Radio27:
0x0CAA	0x1E7F    SUBS	R7, R7, #1
0x0CAC	0xD1FD    BNE	L_init_Radio27
0x0CAE	0xBF00    NOP
0x0CB0	0xBF00    NOP
0x0CB2	0xBF00    NOP
;NRF24L01_RX.c, 119 :: 		SPI1_Write(PRIM_RX + PWR_UP + CRCO + EN_CRC);    // Receiver
0x0CB4	0xF240000F  MOVW	R0, #15
0x0CB8	0xF7FFFC00  BL	_SPI1_Write+0
;NRF24L01_RX.c, 121 :: 		toggleCSN();
0x0CBC	0xF7FFFC40  BL	_toggleCSN+0
;NRF24L01_RX.c, 122 :: 		SPI1_Write(EN_AA | W_REGISTER);
0x0CC0	0x2021    MOVS	R0, #33
0x0CC2	0xF7FFFBFB  BL	_SPI1_Write+0
;NRF24L01_RX.c, 123 :: 		Delay_us(10);
0x0CC6	0xF2400777  MOVW	R7, #119
0x0CCA	0xF2C00700  MOVT	R7, #0
0x0CCE	0xBF00    NOP
0x0CD0	0xBF00    NOP
L_init_Radio29:
0x0CD2	0x1E7F    SUBS	R7, R7, #1
0x0CD4	0xD1FD    BNE	L_init_Radio29
0x0CD6	0xBF00    NOP
0x0CD8	0xBF00    NOP
0x0CDA	0xBF00    NOP
;NRF24L01_RX.c, 124 :: 		SPI1_Write(ENAA_P0 + ENAA_P1 + ENAA_P2 + ENAA_P3 + ENAA_P4 + ENAA_P5);
0x0CDC	0xF240003F  MOVW	R0, #63
0x0CE0	0xF7FFFBEC  BL	_SPI1_Write+0
;NRF24L01_RX.c, 125 :: 		Delay_us(10);
0x0CE4	0xF2400777  MOVW	R7, #119
0x0CE8	0xF2C00700  MOVT	R7, #0
0x0CEC	0xBF00    NOP
0x0CEE	0xBF00    NOP
L_init_Radio31:
0x0CF0	0x1E7F    SUBS	R7, R7, #1
0x0CF2	0xD1FD    BNE	L_init_Radio31
0x0CF4	0xBF00    NOP
0x0CF6	0xBF00    NOP
0x0CF8	0xBF00    NOP
;NRF24L01_RX.c, 127 :: 		toggleCSN();
0x0CFA	0xF7FFFC21  BL	_toggleCSN+0
;NRF24L01_RX.c, 128 :: 		SPI1_Write(EN_RXADDR | W_REGISTER);
0x0CFE	0x2022    MOVS	R0, #34
0x0D00	0xF7FFFBDC  BL	_SPI1_Write+0
;NRF24L01_RX.c, 129 :: 		Delay_us(10);
0x0D04	0xF2400777  MOVW	R7, #119
0x0D08	0xF2C00700  MOVT	R7, #0
0x0D0C	0xBF00    NOP
0x0D0E	0xBF00    NOP
L_init_Radio33:
0x0D10	0x1E7F    SUBS	R7, R7, #1
0x0D12	0xD1FD    BNE	L_init_Radio33
0x0D14	0xBF00    NOP
0x0D16	0xBF00    NOP
0x0D18	0xBF00    NOP
;NRF24L01_RX.c, 130 :: 		SPI1_Write(ERX_P0 + ERX_P1 + ERX_P2 + ERX_P3 + ERX_P4 + ERX_P5);
0x0D1A	0xF240003F  MOVW	R0, #63
0x0D1E	0xF7FFFBCD  BL	_SPI1_Write+0
;NRF24L01_RX.c, 131 :: 		Delay_us(10);
0x0D22	0xF2400777  MOVW	R7, #119
0x0D26	0xF2C00700  MOVT	R7, #0
L_init_Radio35:
0x0D2A	0x1E7F    SUBS	R7, R7, #1
0x0D2C	0xD1FD    BNE	L_init_Radio35
0x0D2E	0xBF00    NOP
0x0D30	0xBF00    NOP
0x0D32	0xBF00    NOP
0x0D34	0xBF00    NOP
0x0D36	0xBF00    NOP
;NRF24L01_RX.c, 133 :: 		toggleCSN();
0x0D38	0xF7FFFC02  BL	_toggleCSN+0
;NRF24L01_RX.c, 134 :: 		SPI1_Write(SETUP_AW | W_REGISTER);
0x0D3C	0x2023    MOVS	R0, #35
0x0D3E	0xF7FFFBBD  BL	_SPI1_Write+0
;NRF24L01_RX.c, 135 :: 		Delay_us(10);
0x0D42	0xF2400777  MOVW	R7, #119
0x0D46	0xF2C00700  MOVT	R7, #0
L_init_Radio37:
0x0D4A	0x1E7F    SUBS	R7, R7, #1
0x0D4C	0xD1FD    BNE	L_init_Radio37
0x0D4E	0xBF00    NOP
0x0D50	0xBF00    NOP
0x0D52	0xBF00    NOP
0x0D54	0xBF00    NOP
0x0D56	0xBF00    NOP
;NRF24L01_RX.c, 136 :: 		SPI1_Write(AW5);
0x0D58	0x2003    MOVS	R0, #3
0x0D5A	0xF7FFFBAF  BL	_SPI1_Write+0
;NRF24L01_RX.c, 137 :: 		Delay_us(10);
0x0D5E	0xF2400777  MOVW	R7, #119
0x0D62	0xF2C00700  MOVT	R7, #0
0x0D66	0xBF00    NOP
0x0D68	0xBF00    NOP
L_init_Radio39:
0x0D6A	0x1E7F    SUBS	R7, R7, #1
0x0D6C	0xD1FD    BNE	L_init_Radio39
0x0D6E	0xBF00    NOP
0x0D70	0xBF00    NOP
0x0D72	0xBF00    NOP
;NRF24L01_RX.c, 139 :: 		toggleCSN();
0x0D74	0xF7FFFBE4  BL	_toggleCSN+0
;NRF24L01_RX.c, 140 :: 		SPI1_Write(SETUP_RETR | W_REGISTER);
0x0D78	0x2024    MOVS	R0, #36
0x0D7A	0xF7FFFB9F  BL	_SPI1_Write+0
;NRF24L01_RX.c, 141 :: 		Delay_us(10);
0x0D7E	0xF2400777  MOVW	R7, #119
0x0D82	0xF2C00700  MOVT	R7, #0
0x0D86	0xBF00    NOP
0x0D88	0xBF00    NOP
L_init_Radio41:
0x0D8A	0x1E7F    SUBS	R7, R7, #1
0x0D8C	0xD1FD    BNE	L_init_Radio41
0x0D8E	0xBF00    NOP
0x0D90	0xBF00    NOP
0x0D92	0xBF00    NOP
;NRF24L01_RX.c, 142 :: 		SPI1_Write(0xfaf);
0x0D94	0xF64070AF  MOVW	R0, #4015
0x0D98	0xF7FFFB90  BL	_SPI1_Write+0
;NRF24L01_RX.c, 143 :: 		Delay_us(10);
0x0D9C	0xF2400777  MOVW	R7, #119
0x0DA0	0xF2C00700  MOVT	R7, #0
0x0DA4	0xBF00    NOP
0x0DA6	0xBF00    NOP
L_init_Radio43:
0x0DA8	0x1E7F    SUBS	R7, R7, #1
0x0DAA	0xD1FD    BNE	L_init_Radio43
0x0DAC	0xBF00    NOP
0x0DAE	0xBF00    NOP
0x0DB0	0xBF00    NOP
;NRF24L01_RX.c, 145 :: 		toggleCSN();
0x0DB2	0xF7FFFBC5  BL	_toggleCSN+0
;NRF24L01_RX.c, 146 :: 		SPI1_Write(RF_CH | W_REGISTER);
0x0DB6	0x2025    MOVS	R0, #37
0x0DB8	0xF7FFFB80  BL	_SPI1_Write+0
;NRF24L01_RX.c, 147 :: 		Delay_us(10);
0x0DBC	0xF2400777  MOVW	R7, #119
0x0DC0	0xF2C00700  MOVT	R7, #0
0x0DC4	0xBF00    NOP
0x0DC6	0xBF00    NOP
L_init_Radio45:
0x0DC8	0x1E7F    SUBS	R7, R7, #1
0x0DCA	0xD1FD    BNE	L_init_Radio45
0x0DCC	0xBF00    NOP
0x0DCE	0xBF00    NOP
0x0DD0	0xBF00    NOP
;NRF24L01_RX.c, 148 :: 		SPI1_Write(Channel);                                      // Set your channel here.
0x0DD2	0x2053    MOVS	R0, #83
0x0DD4	0xF7FFFB72  BL	_SPI1_Write+0
;NRF24L01_RX.c, 149 :: 		Delay_us(10);
0x0DD8	0xF2400777  MOVW	R7, #119
0x0DDC	0xF2C00700  MOVT	R7, #0
L_init_Radio47:
0x0DE0	0x1E7F    SUBS	R7, R7, #1
0x0DE2	0xD1FD    BNE	L_init_Radio47
0x0DE4	0xBF00    NOP
0x0DE6	0xBF00    NOP
0x0DE8	0xBF00    NOP
0x0DEA	0xBF00    NOP
0x0DEC	0xBF00    NOP
;NRF24L01_RX.c, 151 :: 		toggleCSN();
0x0DEE	0xF7FFFBA7  BL	_toggleCSN+0
;NRF24L01_RX.c, 152 :: 		SPI1_Write(RF_SETUP | W_REGISTER);
0x0DF2	0x2026    MOVS	R0, #38
0x0DF4	0xF7FFFB62  BL	_SPI1_Write+0
;NRF24L01_RX.c, 153 :: 		Delay_us(10);
0x0DF8	0xF2400777  MOVW	R7, #119
0x0DFC	0xF2C00700  MOVT	R7, #0
L_init_Radio49:
0x0E00	0x1E7F    SUBS	R7, R7, #1
0x0E02	0xD1FD    BNE	L_init_Radio49
0x0E04	0xBF00    NOP
0x0E06	0xBF00    NOP
0x0E08	0xBF00    NOP
0x0E0A	0xBF00    NOP
0x0E0C	0xBF00    NOP
;NRF24L01_RX.c, 154 :: 		SPI1_Write(RF_PWR + LNA_HCURR);
0x0E0E	0xF2400007  MOVW	R0, #7
0x0E12	0xF7FFFB53  BL	_SPI1_Write+0
;NRF24L01_RX.c, 155 :: 		Delay_us(10);
0x0E16	0xF2400777  MOVW	R7, #119
0x0E1A	0xF2C00700  MOVT	R7, #0
0x0E1E	0xBF00    NOP
0x0E20	0xBF00    NOP
L_init_Radio51:
0x0E22	0x1E7F    SUBS	R7, R7, #1
0x0E24	0xD1FD    BNE	L_init_Radio51
0x0E26	0xBF00    NOP
0x0E28	0xBF00    NOP
0x0E2A	0xBF00    NOP
;NRF24L01_RX.c, 158 :: 		toggleCSN();
0x0E2C	0xF7FFFB88  BL	_toggleCSN+0
;NRF24L01_RX.c, 159 :: 		SPI1_Write(RX_ADDR_P0 | W_REGISTER);
0x0E30	0x202A    MOVS	R0, #42
0x0E32	0xF7FFFB43  BL	_SPI1_Write+0
;NRF24L01_RX.c, 160 :: 		for(i=0;i<5;i++){Delay_us(10); SPI1_Write(adr0[i]);}
; i start address is: 16 (R4)
0x0E36	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
L_init_Radio53:
; i start address is: 16 (R4)
0x0E38	0x2C05    CMP	R4, #5
0x0E3A	0xD212    BCS	L_init_Radio54
0x0E3C	0xF2400777  MOVW	R7, #119
0x0E40	0xF2C00700  MOVT	R7, #0
0x0E44	0xBF00    NOP
0x0E46	0xBF00    NOP
L_init_Radio56:
0x0E48	0x1E7F    SUBS	R7, R7, #1
0x0E4A	0xD1FD    BNE	L_init_Radio56
0x0E4C	0xBF00    NOP
0x0E4E	0xBF00    NOP
0x0E50	0xBF00    NOP
0x0E52	0x487F    LDR	R0, [PC, #508]
0x0E54	0x1900    ADDS	R0, R0, R4
0x0E56	0x7800    LDRB	R0, [R0, #0]
0x0E58	0xF7FFFB30  BL	_SPI1_Write+0
0x0E5C	0x1C64    ADDS	R4, R4, #1
0x0E5E	0xB2E4    UXTB	R4, R4
; i end address is: 16 (R4)
0x0E60	0xE7EA    B	L_init_Radio53
L_init_Radio54:
;NRF24L01_RX.c, 161 :: 		Delay_us(10);
0x0E62	0xF2400777  MOVW	R7, #119
0x0E66	0xF2C00700  MOVT	R7, #0
L_init_Radio58:
0x0E6A	0x1E7F    SUBS	R7, R7, #1
0x0E6C	0xD1FD    BNE	L_init_Radio58
0x0E6E	0xBF00    NOP
0x0E70	0xBF00    NOP
0x0E72	0xBF00    NOP
0x0E74	0xBF00    NOP
0x0E76	0xBF00    NOP
;NRF24L01_RX.c, 163 :: 		toggleCSN();
0x0E78	0xF7FFFB62  BL	_toggleCSN+0
;NRF24L01_RX.c, 164 :: 		SPI1_Write(RX_ADDR_P1 | W_REGISTER);
0x0E7C	0x202B    MOVS	R0, #43
0x0E7E	0xF7FFFB1D  BL	_SPI1_Write+0
;NRF24L01_RX.c, 165 :: 		for(i=0;i<5;i++){Delay_us(10); SPI1_Write(adr1[i]);}
; i start address is: 16 (R4)
0x0E82	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
L_init_Radio60:
; i start address is: 16 (R4)
0x0E84	0x2C05    CMP	R4, #5
0x0E86	0xD212    BCS	L_init_Radio61
0x0E88	0xF2400777  MOVW	R7, #119
0x0E8C	0xF2C00700  MOVT	R7, #0
L_init_Radio63:
0x0E90	0x1E7F    SUBS	R7, R7, #1
0x0E92	0xD1FD    BNE	L_init_Radio63
0x0E94	0xBF00    NOP
0x0E96	0xBF00    NOP
0x0E98	0xBF00    NOP
0x0E9A	0xBF00    NOP
0x0E9C	0xBF00    NOP
0x0E9E	0x486D    LDR	R0, [PC, #436]
0x0EA0	0x1900    ADDS	R0, R0, R4
0x0EA2	0x7800    LDRB	R0, [R0, #0]
0x0EA4	0xF7FFFB0A  BL	_SPI1_Write+0
0x0EA8	0x1C64    ADDS	R4, R4, #1
0x0EAA	0xB2E4    UXTB	R4, R4
; i end address is: 16 (R4)
0x0EAC	0xE7EA    B	L_init_Radio60
L_init_Radio61:
;NRF24L01_RX.c, 166 :: 		Delay_us(10);
0x0EAE	0xF2400777  MOVW	R7, #119
0x0EB2	0xF2C00700  MOVT	R7, #0
0x0EB6	0xBF00    NOP
0x0EB8	0xBF00    NOP
L_init_Radio65:
0x0EBA	0x1E7F    SUBS	R7, R7, #1
0x0EBC	0xD1FD    BNE	L_init_Radio65
0x0EBE	0xBF00    NOP
0x0EC0	0xBF00    NOP
0x0EC2	0xBF00    NOP
;NRF24L01_RX.c, 168 :: 		toggleCSN();
0x0EC4	0xF7FFFB3C  BL	_toggleCSN+0
;NRF24L01_RX.c, 169 :: 		SPI1_Write(RX_ADDR_P2 | W_REGISTER);
0x0EC8	0x202C    MOVS	R0, #44
0x0ECA	0xF7FFFAF7  BL	_SPI1_Write+0
;NRF24L01_RX.c, 170 :: 		for(i=0;i<5;i++){Delay_us(10); SPI1_Write(adr2[i]);}
; i start address is: 16 (R4)
0x0ECE	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
L_init_Radio67:
; i start address is: 16 (R4)
0x0ED0	0x2C05    CMP	R4, #5
0x0ED2	0xD212    BCS	L_init_Radio68
0x0ED4	0xF2400777  MOVW	R7, #119
0x0ED8	0xF2C00700  MOVT	R7, #0
0x0EDC	0xBF00    NOP
0x0EDE	0xBF00    NOP
L_init_Radio70:
0x0EE0	0x1E7F    SUBS	R7, R7, #1
0x0EE2	0xD1FD    BNE	L_init_Radio70
0x0EE4	0xBF00    NOP
0x0EE6	0xBF00    NOP
0x0EE8	0xBF00    NOP
0x0EEA	0x485B    LDR	R0, [PC, #364]
0x0EEC	0x1900    ADDS	R0, R0, R4
0x0EEE	0x7800    LDRB	R0, [R0, #0]
0x0EF0	0xF7FFFAE4  BL	_SPI1_Write+0
0x0EF4	0x1C64    ADDS	R4, R4, #1
0x0EF6	0xB2E4    UXTB	R4, R4
; i end address is: 16 (R4)
0x0EF8	0xE7EA    B	L_init_Radio67
L_init_Radio68:
;NRF24L01_RX.c, 171 :: 		Delay_us(10);
0x0EFA	0xF2400777  MOVW	R7, #119
0x0EFE	0xF2C00700  MOVT	R7, #0
L_init_Radio72:
0x0F02	0x1E7F    SUBS	R7, R7, #1
0x0F04	0xD1FD    BNE	L_init_Radio72
0x0F06	0xBF00    NOP
0x0F08	0xBF00    NOP
0x0F0A	0xBF00    NOP
0x0F0C	0xBF00    NOP
0x0F0E	0xBF00    NOP
;NRF24L01_RX.c, 173 :: 		toggleCSN();
0x0F10	0xF7FFFB16  BL	_toggleCSN+0
;NRF24L01_RX.c, 174 :: 		SPI1_Write(RX_ADDR_P3 | W_REGISTER);
0x0F14	0x202D    MOVS	R0, #45
0x0F16	0xF7FFFAD1  BL	_SPI1_Write+0
;NRF24L01_RX.c, 175 :: 		for(i=0;i<5;i++){Delay_us(10); SPI1_Write(adr3[i]);}
; i start address is: 16 (R4)
0x0F1A	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
L_init_Radio74:
; i start address is: 16 (R4)
0x0F1C	0x2C05    CMP	R4, #5
0x0F1E	0xD212    BCS	L_init_Radio75
0x0F20	0xF2400777  MOVW	R7, #119
0x0F24	0xF2C00700  MOVT	R7, #0
L_init_Radio77:
0x0F28	0x1E7F    SUBS	R7, R7, #1
0x0F2A	0xD1FD    BNE	L_init_Radio77
0x0F2C	0xBF00    NOP
0x0F2E	0xBF00    NOP
0x0F30	0xBF00    NOP
0x0F32	0xBF00    NOP
0x0F34	0xBF00    NOP
0x0F36	0x4849    LDR	R0, [PC, #292]
0x0F38	0x1900    ADDS	R0, R0, R4
0x0F3A	0x7800    LDRB	R0, [R0, #0]
0x0F3C	0xF7FFFABE  BL	_SPI1_Write+0
0x0F40	0x1C64    ADDS	R4, R4, #1
0x0F42	0xB2E4    UXTB	R4, R4
; i end address is: 16 (R4)
0x0F44	0xE7EA    B	L_init_Radio74
L_init_Radio75:
;NRF24L01_RX.c, 176 :: 		Delay_us(10);
0x0F46	0xF2400777  MOVW	R7, #119
0x0F4A	0xF2C00700  MOVT	R7, #0
0x0F4E	0xBF00    NOP
0x0F50	0xBF00    NOP
L_init_Radio79:
0x0F52	0x1E7F    SUBS	R7, R7, #1
0x0F54	0xD1FD    BNE	L_init_Radio79
0x0F56	0xBF00    NOP
0x0F58	0xBF00    NOP
0x0F5A	0xBF00    NOP
;NRF24L01_RX.c, 178 :: 		toggleCSN();
0x0F5C	0xF7FFFAF0  BL	_toggleCSN+0
;NRF24L01_RX.c, 179 :: 		SPI1_Write(RX_ADDR_P4 | W_REGISTER);
0x0F60	0x202E    MOVS	R0, #46
0x0F62	0xF7FFFAAB  BL	_SPI1_Write+0
;NRF24L01_RX.c, 180 :: 		for(i=0;i<5;i++){Delay_us(10); SPI1_Write(adr4[i]);}
; i start address is: 16 (R4)
0x0F66	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
L_init_Radio81:
; i start address is: 16 (R4)
0x0F68	0x2C05    CMP	R4, #5
0x0F6A	0xD212    BCS	L_init_Radio82
0x0F6C	0xF2400777  MOVW	R7, #119
0x0F70	0xF2C00700  MOVT	R7, #0
0x0F74	0xBF00    NOP
0x0F76	0xBF00    NOP
L_init_Radio84:
0x0F78	0x1E7F    SUBS	R7, R7, #1
0x0F7A	0xD1FD    BNE	L_init_Radio84
0x0F7C	0xBF00    NOP
0x0F7E	0xBF00    NOP
0x0F80	0xBF00    NOP
0x0F82	0x4837    LDR	R0, [PC, #220]
0x0F84	0x1900    ADDS	R0, R0, R4
0x0F86	0x7800    LDRB	R0, [R0, #0]
0x0F88	0xF7FFFA98  BL	_SPI1_Write+0
0x0F8C	0x1C64    ADDS	R4, R4, #1
0x0F8E	0xB2E4    UXTB	R4, R4
; i end address is: 16 (R4)
0x0F90	0xE7EA    B	L_init_Radio81
L_init_Radio82:
;NRF24L01_RX.c, 181 :: 		Delay_us(10);
0x0F92	0xF2400777  MOVW	R7, #119
0x0F96	0xF2C00700  MOVT	R7, #0
L_init_Radio86:
0x0F9A	0x1E7F    SUBS	R7, R7, #1
0x0F9C	0xD1FD    BNE	L_init_Radio86
0x0F9E	0xBF00    NOP
0x0FA0	0xBF00    NOP
0x0FA2	0xBF00    NOP
0x0FA4	0xBF00    NOP
0x0FA6	0xBF00    NOP
;NRF24L01_RX.c, 183 :: 		toggleCSN();
0x0FA8	0xF7FFFACA  BL	_toggleCSN+0
;NRF24L01_RX.c, 184 :: 		SPI1_Write(RX_ADDR_P5 | W_REGISTER);
0x0FAC	0x202F    MOVS	R0, #47
0x0FAE	0xF7FFFA85  BL	_SPI1_Write+0
;NRF24L01_RX.c, 185 :: 		for(i=0;i<5;i++){Delay_us(10); SPI1_Write(adr5[i]);}
; i start address is: 16 (R4)
0x0FB2	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
L_init_Radio88:
; i start address is: 16 (R4)
0x0FB4	0x2C05    CMP	R4, #5
0x0FB6	0xD212    BCS	L_init_Radio89
0x0FB8	0xF2400777  MOVW	R7, #119
0x0FBC	0xF2C00700  MOVT	R7, #0
L_init_Radio91:
0x0FC0	0x1E7F    SUBS	R7, R7, #1
0x0FC2	0xD1FD    BNE	L_init_Radio91
0x0FC4	0xBF00    NOP
0x0FC6	0xBF00    NOP
0x0FC8	0xBF00    NOP
0x0FCA	0xBF00    NOP
0x0FCC	0xBF00    NOP
0x0FCE	0x4825    LDR	R0, [PC, #148]
0x0FD0	0x1900    ADDS	R0, R0, R4
0x0FD2	0x7800    LDRB	R0, [R0, #0]
0x0FD4	0xF7FFFA72  BL	_SPI1_Write+0
0x0FD8	0x1C64    ADDS	R4, R4, #1
0x0FDA	0xB2E4    UXTB	R4, R4
; i end address is: 16 (R4)
0x0FDC	0xE7EA    B	L_init_Radio88
L_init_Radio89:
;NRF24L01_RX.c, 186 :: 		Delay_us(10);
0x0FDE	0xF2400777  MOVW	R7, #119
0x0FE2	0xF2C00700  MOVT	R7, #0
0x0FE6	0xBF00    NOP
0x0FE8	0xBF00    NOP
L_init_Radio93:
0x0FEA	0x1E7F    SUBS	R7, R7, #1
0x0FEC	0xD1FD    BNE	L_init_Radio93
0x0FEE	0xBF00    NOP
0x0FF0	0xBF00    NOP
0x0FF2	0xBF00    NOP
;NRF24L01_RX.c, 188 :: 		toggleCSN();
0x0FF4	0xF7FFFAA4  BL	_toggleCSN+0
;NRF24L01_RX.c, 189 :: 		SPI1_Write(TX_ADDR | W_REGISTER);
0x0FF8	0x2030    MOVS	R0, #48
0x0FFA	0xF7FFFA5F  BL	_SPI1_Write+0
;NRF24L01_RX.c, 190 :: 		for(i=0;i<5;i++){Delay_us(10); SPI1_Write(adr0[i]);}
; i start address is: 16 (R4)
0x0FFE	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
L_init_Radio95:
; i start address is: 16 (R4)
0x1000	0x2C05    CMP	R4, #5
0x1002	0xD212    BCS	L_init_Radio96
0x1004	0xF2400777  MOVW	R7, #119
0x1008	0xF2C00700  MOVT	R7, #0
0x100C	0xBF00    NOP
0x100E	0xBF00    NOP
L_init_Radio98:
0x1010	0x1E7F    SUBS	R7, R7, #1
0x1012	0xD1FD    BNE	L_init_Radio98
0x1014	0xBF00    NOP
0x1016	0xBF00    NOP
0x1018	0xBF00    NOP
0x101A	0x480D    LDR	R0, [PC, #52]
0x101C	0x1900    ADDS	R0, R0, R4
0x101E	0x7800    LDRB	R0, [R0, #0]
0x1020	0xF7FFFA4C  BL	_SPI1_Write+0
0x1024	0x1C64    ADDS	R4, R4, #1
0x1026	0xB2E4    UXTB	R4, R4
; i end address is: 16 (R4)
0x1028	0xE7EA    B	L_init_Radio95
L_init_Radio96:
;NRF24L01_RX.c, 191 :: 		Delay_us(10);
0x102A	0xF2400777  MOVW	R7, #119
0x102E	0xF2C00700  MOVT	R7, #0
L_init_Radio100:
0x1032	0x1E7F    SUBS	R7, R7, #1
0x1034	0xD1FD    BNE	L_init_Radio100
0x1036	0xBF00    NOP
0x1038	0xBF00    NOP
0x103A	0xBF00    NOP
0x103C	0xBF00    NOP
0x103E	0xBF00    NOP
;NRF24L01_RX.c, 193 :: 		toggleCSN();
0x1040	0xF7FFFA7E  BL	_toggleCSN+0
;NRF24L01_RX.c, 194 :: 		SPI1_Write(RX_PW_P1 | W_REGISTER);
0x1044	0x2032    MOVS	R0, #50
0x1046	0xF7FFFA39  BL	_SPI1_Write+0
0x104A	0xE00D    B	#26
0x104C	0x81BC4221  	GPIOB_ODR+0
0x1050	0x15E20000  	_adr0+0
0x1054	0x15DD0000  	_adr1+0
0x1058	0x15E70000  	_adr2+0
0x105C	0x15F10000  	_adr3+0
0x1060	0x15EC0000  	_adr4+0
0x1064	0x15D80000  	_adr5+0
;NRF24L01_RX.c, 195 :: 		Delay_us(10);
0x1068	0xF2400777  MOVW	R7, #119
0x106C	0xF2C00700  MOVT	R7, #0
L_init_Radio102:
0x1070	0x1E7F    SUBS	R7, R7, #1
0x1072	0xD1FD    BNE	L_init_Radio102
0x1074	0xBF00    NOP
0x1076	0xBF00    NOP
0x1078	0xBF00    NOP
0x107A	0xBF00    NOP
0x107C	0xBF00    NOP
;NRF24L01_RX.c, 196 :: 		SPI1_Write(dataLength);
0x107E	0x485D    LDR	R0, [PC, #372]
0x1080	0xF9900000  LDRSB	R0, [R0, #0]
0x1084	0xF7FFFA1A  BL	_SPI1_Write+0
;NRF24L01_RX.c, 197 :: 		Delay_us(10);
0x1088	0xF2400777  MOVW	R7, #119
0x108C	0xF2C00700  MOVT	R7, #0
L_init_Radio104:
0x1090	0x1E7F    SUBS	R7, R7, #1
0x1092	0xD1FD    BNE	L_init_Radio104
0x1094	0xBF00    NOP
0x1096	0xBF00    NOP
0x1098	0xBF00    NOP
0x109A	0xBF00    NOP
0x109C	0xBF00    NOP
;NRF24L01_RX.c, 199 :: 		toggleCSN();
0x109E	0xF7FFFA4F  BL	_toggleCSN+0
;NRF24L01_RX.c, 200 :: 		SPI1_Write(RX_PW_P2 | W_REGISTER);
0x10A2	0x2033    MOVS	R0, #51
0x10A4	0xF7FFFA0A  BL	_SPI1_Write+0
;NRF24L01_RX.c, 201 :: 		Delay_us(10);
0x10A8	0xF2400777  MOVW	R7, #119
0x10AC	0xF2C00700  MOVT	R7, #0
L_init_Radio106:
0x10B0	0x1E7F    SUBS	R7, R7, #1
0x10B2	0xD1FD    BNE	L_init_Radio106
0x10B4	0xBF00    NOP
0x10B6	0xBF00    NOP
0x10B8	0xBF00    NOP
0x10BA	0xBF00    NOP
0x10BC	0xBF00    NOP
;NRF24L01_RX.c, 202 :: 		SPI1_Write(dataLength);
0x10BE	0x484D    LDR	R0, [PC, #308]
0x10C0	0xF9900000  LDRSB	R0, [R0, #0]
0x10C4	0xF7FFF9FA  BL	_SPI1_Write+0
;NRF24L01_RX.c, 203 :: 		Delay_us(10);
0x10C8	0xF2400777  MOVW	R7, #119
0x10CC	0xF2C00700  MOVT	R7, #0
L_init_Radio108:
0x10D0	0x1E7F    SUBS	R7, R7, #1
0x10D2	0xD1FD    BNE	L_init_Radio108
0x10D4	0xBF00    NOP
0x10D6	0xBF00    NOP
0x10D8	0xBF00    NOP
0x10DA	0xBF00    NOP
0x10DC	0xBF00    NOP
;NRF24L01_RX.c, 205 :: 		toggleCSN();
0x10DE	0xF7FFFA2F  BL	_toggleCSN+0
;NRF24L01_RX.c, 206 :: 		SPI1_Write(RX_PW_P3 | W_REGISTER);
0x10E2	0x2034    MOVS	R0, #52
0x10E4	0xF7FFF9EA  BL	_SPI1_Write+0
;NRF24L01_RX.c, 207 :: 		Delay_us(10);
0x10E8	0xF2400777  MOVW	R7, #119
0x10EC	0xF2C00700  MOVT	R7, #0
L_init_Radio110:
0x10F0	0x1E7F    SUBS	R7, R7, #1
0x10F2	0xD1FD    BNE	L_init_Radio110
0x10F4	0xBF00    NOP
0x10F6	0xBF00    NOP
0x10F8	0xBF00    NOP
0x10FA	0xBF00    NOP
0x10FC	0xBF00    NOP
;NRF24L01_RX.c, 208 :: 		SPI1_Write(dataLength);
0x10FE	0x483D    LDR	R0, [PC, #244]
0x1100	0xF9900000  LDRSB	R0, [R0, #0]
0x1104	0xF7FFF9DA  BL	_SPI1_Write+0
;NRF24L01_RX.c, 209 :: 		Delay_us(10);
0x1108	0xF2400777  MOVW	R7, #119
0x110C	0xF2C00700  MOVT	R7, #0
L_init_Radio112:
0x1110	0x1E7F    SUBS	R7, R7, #1
0x1112	0xD1FD    BNE	L_init_Radio112
0x1114	0xBF00    NOP
0x1116	0xBF00    NOP
0x1118	0xBF00    NOP
0x111A	0xBF00    NOP
0x111C	0xBF00    NOP
;NRF24L01_RX.c, 211 :: 		toggleCSN();
0x111E	0xF7FFFA0F  BL	_toggleCSN+0
;NRF24L01_RX.c, 212 :: 		SPI1_Write(RX_PW_P4 | W_REGISTER);
0x1122	0x2035    MOVS	R0, #53
0x1124	0xF7FFF9CA  BL	_SPI1_Write+0
;NRF24L01_RX.c, 213 :: 		Delay_us(10);
0x1128	0xF2400777  MOVW	R7, #119
0x112C	0xF2C00700  MOVT	R7, #0
L_init_Radio114:
0x1130	0x1E7F    SUBS	R7, R7, #1
0x1132	0xD1FD    BNE	L_init_Radio114
0x1134	0xBF00    NOP
0x1136	0xBF00    NOP
0x1138	0xBF00    NOP
0x113A	0xBF00    NOP
0x113C	0xBF00    NOP
;NRF24L01_RX.c, 214 :: 		SPI1_Write(dataLength);
0x113E	0x482D    LDR	R0, [PC, #180]
0x1140	0xF9900000  LDRSB	R0, [R0, #0]
0x1144	0xF7FFF9BA  BL	_SPI1_Write+0
;NRF24L01_RX.c, 215 :: 		Delay_us(10);
0x1148	0xF2400777  MOVW	R7, #119
0x114C	0xF2C00700  MOVT	R7, #0
L_init_Radio116:
0x1150	0x1E7F    SUBS	R7, R7, #1
0x1152	0xD1FD    BNE	L_init_Radio116
0x1154	0xBF00    NOP
0x1156	0xBF00    NOP
0x1158	0xBF00    NOP
0x115A	0xBF00    NOP
0x115C	0xBF00    NOP
;NRF24L01_RX.c, 217 :: 		toggleCSN();
0x115E	0xF7FFF9EF  BL	_toggleCSN+0
;NRF24L01_RX.c, 218 :: 		SPI1_Write(RX_PW_P5 | W_REGISTER);
0x1162	0x2036    MOVS	R0, #54
0x1164	0xF7FFF9AA  BL	_SPI1_Write+0
;NRF24L01_RX.c, 219 :: 		Delay_us(10);
0x1168	0xF2400777  MOVW	R7, #119
0x116C	0xF2C00700  MOVT	R7, #0
L_init_Radio118:
0x1170	0x1E7F    SUBS	R7, R7, #1
0x1172	0xD1FD    BNE	L_init_Radio118
0x1174	0xBF00    NOP
0x1176	0xBF00    NOP
0x1178	0xBF00    NOP
0x117A	0xBF00    NOP
0x117C	0xBF00    NOP
;NRF24L01_RX.c, 220 :: 		SPI1_Write(dataLength);
0x117E	0x481D    LDR	R0, [PC, #116]
0x1180	0xF9900000  LDRSB	R0, [R0, #0]
0x1184	0xF7FFF99A  BL	_SPI1_Write+0
;NRF24L01_RX.c, 221 :: 		Delay_us(10);
0x1188	0xF2400777  MOVW	R7, #119
0x118C	0xF2C00700  MOVT	R7, #0
L_init_Radio120:
0x1190	0x1E7F    SUBS	R7, R7, #1
0x1192	0xD1FD    BNE	L_init_Radio120
0x1194	0xBF00    NOP
0x1196	0xBF00    NOP
0x1198	0xBF00    NOP
0x119A	0xBF00    NOP
0x119C	0xBF00    NOP
;NRF24L01_RX.c, 224 :: 		toggleCSN();
0x119E	0xF7FFF9CF  BL	_toggleCSN+0
;NRF24L01_RX.c, 225 :: 		SPI1_Write(RX_PW_P0 | W_REGISTER);
0x11A2	0x2031    MOVS	R0, #49
0x11A4	0xF7FFF98A  BL	_SPI1_Write+0
;NRF24L01_RX.c, 226 :: 		Delay_us(10);
0x11A8	0xF2400777  MOVW	R7, #119
0x11AC	0xF2C00700  MOVT	R7, #0
L_init_Radio122:
0x11B0	0x1E7F    SUBS	R7, R7, #1
0x11B2	0xD1FD    BNE	L_init_Radio122
0x11B4	0xBF00    NOP
0x11B6	0xBF00    NOP
0x11B8	0xBF00    NOP
0x11BA	0xBF00    NOP
0x11BC	0xBF00    NOP
;NRF24L01_RX.c, 227 :: 		SPI1_Write(dataLength);
0x11BE	0x480D    LDR	R0, [PC, #52]
0x11C0	0xF9900000  LDRSB	R0, [R0, #0]
0x11C4	0xF7FFF97A  BL	_SPI1_Write+0
;NRF24L01_RX.c, 228 :: 		Delay_us(10);
0x11C8	0xF2400777  MOVW	R7, #119
0x11CC	0xF2C00700  MOVT	R7, #0
L_init_Radio124:
0x11D0	0x1E7F    SUBS	R7, R7, #1
0x11D2	0xD1FD    BNE	L_init_Radio124
0x11D4	0xBF00    NOP
0x11D6	0xBF00    NOP
0x11D8	0xBF00    NOP
0x11DA	0xBF00    NOP
0x11DC	0xBF00    NOP
;NRF24L01_RX.c, 230 :: 		Csn_pin = 1;
0x11DE	0x2101    MOVS	R1, #1
0x11E0	0xB249    SXTB	R1, R1
0x11E2	0x4805    LDR	R0, [PC, #20]
0x11E4	0x6001    STR	R1, [R0, #0]
;NRF24L01_RX.c, 231 :: 		i = Get_Status();
0x11E6	0xF7FFF9E7  BL	_Get_Status+0
;NRF24L01_RX.c, 232 :: 		return i;
;NRF24L01_RX.c, 233 :: 		}
L_end_init_Radio:
0x11EA	0xF8DDE000  LDR	LR, [SP, #0]
0x11EE	0xB001    ADD	SP, SP, #4
0x11F0	0x4770    BX	LR
0x11F2	0xBF00    NOP
0x11F4	0x00002000  	_dataLength+0
0x11F8	0x81B84221  	GPIOB_ODR+0
; end of _init_Radio
_toggleCSN:
;NRF24L01_RX.c, 47 :: 		void toggleCSN()
;NRF24L01_RX.c, 49 :: 		Csn_pin = 1;
0x0540	0x2101    MOVS	R1, #1
0x0542	0xB249    SXTB	R1, R1
0x0544	0x480E    LDR	R0, [PC, #56]
0x0546	0x6001    STR	R1, [R0, #0]
;NRF24L01_RX.c, 50 :: 		Delay_us(20);                      // You can experiment with this delay
0x0548	0xF24007EF  MOVW	R7, #239
0x054C	0xF2C00700  MOVT	R7, #0
L_toggleCSN3:
0x0550	0x1E7F    SUBS	R7, R7, #1
0x0552	0xD1FD    BNE	L_toggleCSN3
0x0554	0xBF00    NOP
0x0556	0xBF00    NOP
0x0558	0xBF00    NOP
0x055A	0xBF00    NOP
0x055C	0xBF00    NOP
;NRF24L01_RX.c, 51 :: 		Csn_pin = 0;
0x055E	0x2100    MOVS	R1, #0
0x0560	0xB249    SXTB	R1, R1
0x0562	0x4807    LDR	R0, [PC, #28]
0x0564	0x6001    STR	R1, [R0, #0]
;NRF24L01_RX.c, 52 :: 		Delay_us(10);
0x0566	0xF2400777  MOVW	R7, #119
0x056A	0xF2C00700  MOVT	R7, #0
0x056E	0xBF00    NOP
0x0570	0xBF00    NOP
L_toggleCSN5:
0x0572	0x1E7F    SUBS	R7, R7, #1
0x0574	0xD1FD    BNE	L_toggleCSN5
0x0576	0xBF00    NOP
0x0578	0xBF00    NOP
0x057A	0xBF00    NOP
;NRF24L01_RX.c, 53 :: 		}
L_end_toggleCSN:
0x057C	0x4770    BX	LR
0x057E	0xBF00    NOP
0x0580	0x81B84221  	GPIOB_ODR+0
; end of _toggleCSN
_SPI1_Write:
;__Lib_SPI_123.c, 78 :: 		
; data_out start address is: 0 (R0)
0x04BC	0xB081    SUB	SP, SP, #4
0x04BE	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 79 :: 		
0x04C2	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x04C4	0x4803    LDR	R0, [PC, #12]
0x04C6	0xF7FFFEFB  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 80 :: 		
L_end_SPI1_Write:
0x04CA	0xF8DDE000  LDR	LR, [SP, #0]
0x04CE	0xB001    ADD	SP, SP, #4
0x04D0	0x4770    BX	LR
0x04D2	0xBF00    NOP
0x04D4	0x30004001  	SPI1_CR1+0
; end of _SPI1_Write
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x02C0	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x02C2	0xF200020C  ADDW	R2, R0, #12
0x02C6	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x02C8	0xF2000208  ADDW	R2, R0, #8
0x02CC	0x6813    LDR	R3, [R2, #0]
0x02CE	0xF3C30200  UBFX	R2, R3, #0, #1
0x02D2	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x02D4	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x02D6	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x02DA	0x6812    LDR	R2, [R2, #0]
0x02DC	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x02DE	0xB001    ADD	SP, SP, #4
0x02E0	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_Get_Status:
;NRF24L01_RX.c, 55 :: 		char Get_Status()
0x05B8	0xB081    SUB	SP, SP, #4
0x05BA	0xF8CDE000  STR	LR, [SP, #0]
;NRF24L01_RX.c, 58 :: 		Ce_pin = 0;
0x05BE	0x2100    MOVS	R1, #0
0x05C0	0xB249    SXTB	R1, R1
0x05C2	0x4815    LDR	R0, [PC, #84]
0x05C4	0x6001    STR	R1, [R0, #0]
;NRF24L01_RX.c, 59 :: 		toggleCSN();
0x05C6	0xF7FFFFBB  BL	_toggleCSN+0
;NRF24L01_RX.c, 60 :: 		SPI1_Write(STATUS);
0x05CA	0x2007    MOVS	R0, #7
0x05CC	0xF7FFFF76  BL	_SPI1_Write+0
;NRF24L01_RX.c, 61 :: 		Delay_us(10);
0x05D0	0xF2400777  MOVW	R7, #119
0x05D4	0xF2C00700  MOVT	R7, #0
L_Get_Status7:
0x05D8	0x1E7F    SUBS	R7, R7, #1
0x05DA	0xD1FD    BNE	L_Get_Status7
0x05DC	0xBF00    NOP
0x05DE	0xBF00    NOP
0x05E0	0xBF00    NOP
0x05E2	0xBF00    NOP
0x05E4	0xBF00    NOP
;NRF24L01_RX.c, 62 :: 		s = SPI1_Read(NOP);
0x05E6	0x20FF    MOVS	R0, #255
0x05E8	0xF7FFFF5A  BL	_SPI1_Read+0
; s start address is: 8 (R2)
0x05EC	0xB2C2    UXTB	R2, R0
;NRF24L01_RX.c, 63 :: 		Delay_us(10);
0x05EE	0xF2400777  MOVW	R7, #119
0x05F2	0xF2C00700  MOVT	R7, #0
0x05F6	0xBF00    NOP
0x05F8	0xBF00    NOP
L_Get_Status9:
0x05FA	0x1E7F    SUBS	R7, R7, #1
0x05FC	0xD1FD    BNE	L_Get_Status9
0x05FE	0xBF00    NOP
0x0600	0xBF00    NOP
0x0602	0xBF00    NOP
;NRF24L01_RX.c, 64 :: 		Csn_pin = 1;
0x0604	0x2101    MOVS	R1, #1
0x0606	0xB249    SXTB	R1, R1
0x0608	0x4804    LDR	R0, [PC, #16]
0x060A	0x6001    STR	R1, [R0, #0]
;NRF24L01_RX.c, 65 :: 		return s;
0x060C	0xB2D0    UXTB	R0, R2
; s end address is: 8 (R2)
;NRF24L01_RX.c, 66 :: 		}
L_end_Get_Status:
0x060E	0xF8DDE000  LDR	LR, [SP, #0]
0x0612	0xB001    ADD	SP, SP, #4
0x0614	0x4770    BX	LR
0x0616	0xBF00    NOP
0x0618	0x81BC4221  	GPIOB_ODR+0
0x061C	0x81B84221  	GPIOB_ODR+0
; end of _Get_Status
_SPI1_Read:
;__Lib_SPI_123.c, 74 :: 		
; data_out start address is: 0 (R0)
0x04A0	0xB081    SUB	SP, SP, #4
0x04A2	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 75 :: 		
0x04A6	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x04A8	0x4803    LDR	R0, [PC, #12]
0x04AA	0xF7FFFF09  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 76 :: 		
L_end_SPI1_Read:
0x04AE	0xF8DDE000  LDR	LR, [SP, #0]
0x04B2	0xB001    ADD	SP, SP, #4
0x04B4	0x4770    BX	LR
0x04B6	0xBF00    NOP
0x04B8	0x30004001  	SPI1_CR1+0
; end of _SPI1_Read
_ByteToHex:
;__Lib_Conversions.c, 5 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x124C	0xB081    SUB	SP, SP, #4
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 4 (R1)
;__Lib_Conversions.c, 6 :: 		
0x124E	0x0903    LSRS	R3, R0, #4
0x1250	0xB2DB    UXTB	R3, R3
0x1252	0x4A08    LDR	R2, [PC, #32]
0x1254	0x18D2    ADDS	R2, R2, R3
0x1256	0x7812    LDRB	R2, [R2, #0]
0x1258	0x700A    STRB	R2, [R1, #0]
;__Lib_Conversions.c, 7 :: 		
0x125A	0x1C4C    ADDS	R4, R1, #1
0x125C	0xF000030F  AND	R3, R0, #15
0x1260	0xB2DB    UXTB	R3, R3
; input end address is: 0 (R0)
0x1262	0x4A04    LDR	R2, [PC, #16]
0x1264	0x18D2    ADDS	R2, R2, R3
0x1266	0x7812    LDRB	R2, [R2, #0]
0x1268	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 8 :: 		
0x126A	0x1C8B    ADDS	R3, R1, #2
; output end address is: 4 (R1)
0x126C	0x2200    MOVS	R2, #0
0x126E	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 9 :: 		
L_end_ByteToHex:
0x1270	0xB001    ADD	SP, SP, #4
0x1272	0x4770    BX	LR
0x1274	0x15B80000  	__Lib_Conversions_Digits+0
; end of _ByteToHex
_UART1_Write_Text:
;__Lib_UART_123_45.c, 75 :: 		
; uart_text start address is: 0 (R0)
0x1230	0xB081    SUB	SP, SP, #4
0x1232	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45.c, 76 :: 		
0x1236	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x1238	0x4803    LDR	R0, [PC, #12]
0x123A	0xF7FFF9A3  BL	__Lib_UART_123_45_UARTx_Write_Text+0
;__Lib_UART_123_45.c, 77 :: 		
L_end_UART1_Write_Text:
0x123E	0xF8DDE000  LDR	LR, [SP, #0]
0x1242	0xB001    ADD	SP, SP, #4
0x1244	0x4770    BX	LR
0x1246	0xBF00    NOP
0x1248	0x38004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_UARTx_Write_Text:
;__Lib_UART_123_45.c, 64 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0584	0xB081    SUB	SP, SP, #4
0x0586	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45.c, 65 :: 		
; counter start address is: 24 (R6)
0x058A	0x2600    MOVS	R6, #0
;__Lib_UART_123_45.c, 67 :: 		
0x058C	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x058E	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x0590	0x4605    MOV	R5, R0
0x0592	0xB2D8    UXTB	R0, R3
0x0594	0x460C    MOV	R4, R1
;__Lib_UART_123_45.c, 68 :: 		
L___Lib_UART_123_45_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x0596	0xB150    CBZ	R0, L___Lib_UART_123_45_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45.c, 69 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x0598	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x059A	0x4628    MOV	R0, R5
0x059C	0xF7FFFF70  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 70 :: 		
0x05A0	0x1C72    ADDS	R2, R6, #1
0x05A2	0xB2D2    UXTB	R2, R2
0x05A4	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45.c, 71 :: 		
0x05A6	0x18A2    ADDS	R2, R4, R2
0x05A8	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x05AA	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45.c, 72 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x05AC	0xE7F3    B	L___Lib_UART_123_45_UARTx_Write_Text2
L___Lib_UART_123_45_UARTx_Write_Text3:
;__Lib_UART_123_45.c, 73 :: 		
L_end_UARTx_Write_Text:
0x05AE	0xF8DDE000  LDR	LR, [SP, #0]
0x05B2	0xB001    ADD	SP, SP, #4
0x05B4	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write_Text
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0480	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0482	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0486	0x4601    MOV	R1, R0
0x0488	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x048C	0x680B    LDR	R3, [R1, #0]
0x048E	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0492	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x0494	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x0496	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0498	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x049A	0xB001    ADD	SP, SP, #4
0x049C	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x0ACC	0xB081    SUB	SP, SP, #4
0x0ACE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x0AD2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0AD4	0x4803    LDR	R0, [PC, #12]
0x0AD6	0xF7FFFCD3  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x0ADA	0xF8DDE000  LDR	LR, [SP, #0]
0x0ADE	0xB001    ADD	SP, SP, #4
0x0AE0	0x4770    BX	LR
0x0AE2	0xBF00    NOP
0x0AE4	0x38004001  	USART1_SR+0
; end of _UART1_Write
_readBuffer:
;NRF24L01_RX.c, 91 :: 		char readBuffer()
0x0B38	0xB082    SUB	SP, SP, #8
0x0B3A	0xF8CDE000  STR	LR, [SP, #0]
;NRF24L01_RX.c, 94 :: 		Ce_pin = 0;
0x0B3E	0x2100    MOVS	R1, #0
0x0B40	0xB249    SXTB	R1, R1
0x0B42	0x4823    LDR	R0, [PC, #140]
0x0B44	0x6001    STR	R1, [R0, #0]
;NRF24L01_RX.c, 95 :: 		Clear_Data(Data_In);
0x0B46	0x4823    LDR	R0, [PC, #140]
0x0B48	0xF7FFFD6A  BL	_Clear_Data+0
;NRF24L01_RX.c, 96 :: 		s = Get_FIFO_Flags();
0x0B4C	0xF7FFFCC4  BL	_Get_FIFO_Flags+0
; s start address is: 20 (R5)
0x0B50	0xB2C5    UXTB	R5, R0
;NRF24L01_RX.c, 97 :: 		if((s & 2) != 0){
0x0B52	0xF0000002  AND	R0, R0, #2
0x0B56	0xB2C0    UXTB	R0, R0
0x0B58	0xB368    CBZ	R0, L__readBuffer126
;NRF24L01_RX.c, 98 :: 		toggleCSN();
0x0B5A	0xF7FFFCF1  BL	_toggleCSN+0
;NRF24L01_RX.c, 99 :: 		SPI1_Write(R_RX_PAYLOAD);
0x0B5E	0x2061    MOVS	R0, #97
0x0B60	0xF7FFFCAC  BL	_SPI1_Write+0
;NRF24L01_RX.c, 100 :: 		for(i=0; i < dataLength; i++){Delay_us(10); Data_In[i] = SPI1_Read(0);}
; i start address is: 16 (R4)
0x0B64	0x2400    MOVS	R4, #0
; s end address is: 20 (R5)
; i end address is: 16 (R4)
L_readBuffer18:
; i start address is: 16 (R4)
; s start address is: 20 (R5)
0x0B66	0x481C    LDR	R0, [PC, #112]
0x0B68	0xF9900000  LDRSB	R0, [R0, #0]
0x0B6C	0x4284    CMP	R4, R0
0x0B6E	0xDA15    BGE	L_readBuffer19
0x0B70	0xF2400777  MOVW	R7, #119
0x0B74	0xF2C00700  MOVT	R7, #0
L_readBuffer21:
0x0B78	0x1E7F    SUBS	R7, R7, #1
0x0B7A	0xD1FD    BNE	L_readBuffer21
0x0B7C	0xBF00    NOP
0x0B7E	0xBF00    NOP
0x0B80	0xBF00    NOP
0x0B82	0xBF00    NOP
0x0B84	0xBF00    NOP
0x0B86	0x4813    LDR	R0, [PC, #76]
0x0B88	0x1900    ADDS	R0, R0, R4
0x0B8A	0x9001    STR	R0, [SP, #4]
0x0B8C	0x2000    MOVS	R0, #0
0x0B8E	0xF7FFFC87  BL	_SPI1_Read+0
0x0B92	0x9901    LDR	R1, [SP, #4]
0x0B94	0x7008    STRB	R0, [R1, #0]
0x0B96	0x1C64    ADDS	R4, R4, #1
0x0B98	0xB2E4    UXTB	R4, R4
; i end address is: 16 (R4)
0x0B9A	0xE7E4    B	L_readBuffer18
L_readBuffer19:
;NRF24L01_RX.c, 101 :: 		Delay_us(10);
0x0B9C	0xF2400777  MOVW	R7, #119
0x0BA0	0xF2C00700  MOVT	R7, #0
0x0BA4	0xBF00    NOP
0x0BA6	0xBF00    NOP
L_readBuffer23:
0x0BA8	0x1E7F    SUBS	R7, R7, #1
0x0BAA	0xD1FD    BNE	L_readBuffer23
0x0BAC	0xBF00    NOP
0x0BAE	0xBF00    NOP
0x0BB0	0xBF00    NOP
; s end address is: 20 (R5)
0x0BB2	0xB2EA    UXTB	R2, R5
;NRF24L01_RX.c, 102 :: 		}
0x0BB4	0xE000    B	L_readBuffer17
L__readBuffer126:
;NRF24L01_RX.c, 97 :: 		if((s & 2) != 0){
0x0BB6	0xB2EA    UXTB	R2, R5
;NRF24L01_RX.c, 102 :: 		}
L_readBuffer17:
;NRF24L01_RX.c, 103 :: 		Csn_pin = 1;
; s start address is: 8 (R2)
0x0BB8	0x2101    MOVS	R1, #1
0x0BBA	0xB249    SXTB	R1, R1
0x0BBC	0x4807    LDR	R0, [PC, #28]
0x0BBE	0x6001    STR	R1, [R0, #0]
;NRF24L01_RX.c, 104 :: 		Ce_pin = 1;
0x0BC0	0x4803    LDR	R0, [PC, #12]
0x0BC2	0x6001    STR	R1, [R0, #0]
;NRF24L01_RX.c, 105 :: 		return s;
0x0BC4	0xB2D0    UXTB	R0, R2
; s end address is: 8 (R2)
;NRF24L01_RX.c, 106 :: 		}
L_end_readBuffer:
0x0BC6	0xF8DDE000  LDR	LR, [SP, #0]
0x0BCA	0xB002    ADD	SP, SP, #8
0x0BCC	0x4770    BX	LR
0x0BCE	0xBF00    NOP
0x0BD0	0x81BC4221  	GPIOB_ODR+0
0x0BD4	0x07D92000  	_Data_In+0
0x0BD8	0x00002000  	_dataLength+0
0x0BDC	0x81B84221  	GPIOB_ODR+0
; end of _readBuffer
_Clear_Data:
;NRF24L01_RX.c, 41 :: 		void Clear_Data(char dat[])
; dat start address is: 0 (R0)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
;NRF24L01_RX.c, 44 :: 		for(i=0;i<dataLength;i++)dat[i] = ' ';
; i start address is: 12 (R3)
0x0620	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
L_Clear_Data0:
; i start address is: 12 (R3)
; dat start address is: 0 (R0)
; dat end address is: 0 (R0)
0x0622	0x4906    LDR	R1, [PC, #24]
0x0624	0xF9911000  LDRSB	R1, [R1, #0]
0x0628	0x428B    CMP	R3, R1
0x062A	0xDA05    BGE	L_Clear_Data1
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
0x062C	0x18C2    ADDS	R2, R0, R3
0x062E	0x2120    MOVS	R1, #32
0x0630	0x7011    STRB	R1, [R2, #0]
0x0632	0x1C5B    ADDS	R3, R3, #1
0x0634	0xB2DB    UXTB	R3, R3
; dat end address is: 0 (R0)
; i end address is: 12 (R3)
0x0636	0xE7F4    B	L_Clear_Data0
L_Clear_Data1:
;NRF24L01_RX.c, 45 :: 		}
L_end_Clear_Data:
0x0638	0x4770    BX	LR
0x063A	0xBF00    NOP
0x063C	0x00002000  	_dataLength+0
; end of _Clear_Data
_Get_FIFO_Flags:
;NRF24L01_RX.c, 77 :: 		char Get_FIFO_Flags()
0x04D8	0xB081    SUB	SP, SP, #4
0x04DA	0xF8CDE000  STR	LR, [SP, #0]
;NRF24L01_RX.c, 80 :: 		Ce_pin = 0;
0x04DE	0x2100    MOVS	R1, #0
0x04E0	0xB249    SXTB	R1, R1
0x04E2	0x4815    LDR	R0, [PC, #84]
0x04E4	0x6001    STR	R1, [R0, #0]
;NRF24L01_RX.c, 81 :: 		toggleCSN();
0x04E6	0xF000F82B  BL	_toggleCSN+0
;NRF24L01_RX.c, 82 :: 		SPI1_Write(FIFO_STATUS);
0x04EA	0x2017    MOVS	R0, #23
0x04EC	0xF7FFFFE6  BL	_SPI1_Write+0
;NRF24L01_RX.c, 83 :: 		Delay_us(10);
0x04F0	0xF2400777  MOVW	R7, #119
0x04F4	0xF2C00700  MOVT	R7, #0
L_Get_FIFO_Flags13:
0x04F8	0x1E7F    SUBS	R7, R7, #1
0x04FA	0xD1FD    BNE	L_Get_FIFO_Flags13
0x04FC	0xBF00    NOP
0x04FE	0xBF00    NOP
0x0500	0xBF00    NOP
0x0502	0xBF00    NOP
0x0504	0xBF00    NOP
;NRF24L01_RX.c, 84 :: 		s = SPI1_Read(NOP);
0x0506	0x20FF    MOVS	R0, #255
0x0508	0xF7FFFFCA  BL	_SPI1_Read+0
; s start address is: 8 (R2)
0x050C	0xB2C2    UXTB	R2, R0
;NRF24L01_RX.c, 85 :: 		Delay_us(10);
0x050E	0xF2400777  MOVW	R7, #119
0x0512	0xF2C00700  MOVT	R7, #0
0x0516	0xBF00    NOP
0x0518	0xBF00    NOP
L_Get_FIFO_Flags15:
0x051A	0x1E7F    SUBS	R7, R7, #1
0x051C	0xD1FD    BNE	L_Get_FIFO_Flags15
0x051E	0xBF00    NOP
0x0520	0xBF00    NOP
0x0522	0xBF00    NOP
;NRF24L01_RX.c, 86 :: 		Csn_pin = 1;
0x0524	0x2101    MOVS	R1, #1
0x0526	0xB249    SXTB	R1, R1
0x0528	0x4804    LDR	R0, [PC, #16]
0x052A	0x6001    STR	R1, [R0, #0]
;NRF24L01_RX.c, 87 :: 		return s;
0x052C	0xB2D0    UXTB	R0, R2
; s end address is: 8 (R2)
;NRF24L01_RX.c, 88 :: 		}
L_end_Get_FIFO_Flags:
0x052E	0xF8DDE000  LDR	LR, [SP, #0]
0x0532	0xB001    ADD	SP, SP, #4
0x0534	0x4770    BX	LR
0x0536	0xBF00    NOP
0x0538	0x81BC4221  	GPIOB_ODR+0
0x053C	0x81B84221  	GPIOB_ODR+0
; end of _Get_FIFO_Flags
___CC2DW:
;__Lib_System_101_102_103.c, 28 :: 		
0x0BE0	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 30 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 31 :: 		
0x0BE2	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x0BE6	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 33 :: 		
0x0BEA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 34 :: 		
0x0BEE	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 36 :: 		
L_end___CC2DW:
0x0BF0	0xB001    ADD	SP, SP, #4
0x0BF2	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 377 :: 		
0x13F0	0xB082    SUB	SP, SP, #8
0x13F2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 380 :: 		
; ulRCC_CR start address is: 8 (R2)
0x13F6	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 381 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x13F8	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 382 :: 		
; Fosc_kHz start address is: 4 (R1)
0x13FA	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 389 :: 		
0x13FC	0xF64B3080  MOVW	R0, #48000
0x1400	0x4281    CMP	R1, R0
0x1402	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 390 :: 		
0x1404	0x4832    LDR	R0, [PC, #200]
0x1406	0x6800    LDR	R0, [R0, #0]
0x1408	0xF0400102  ORR	R1, R0, #2
0x140C	0x4830    LDR	R0, [PC, #192]
0x140E	0x6001    STR	R1, [R0, #0]
0x1410	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 391 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1412	0xF64550C0  MOVW	R0, #24000
0x1416	0x4281    CMP	R1, R0
0x1418	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 392 :: 		
0x141A	0x482D    LDR	R0, [PC, #180]
0x141C	0x6800    LDR	R0, [R0, #0]
0x141E	0xF0400101  ORR	R1, R0, #1
0x1422	0x482B    LDR	R0, [PC, #172]
0x1424	0x6001    STR	R1, [R0, #0]
0x1426	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 394 :: 		
0x1428	0x4829    LDR	R0, [PC, #164]
0x142A	0x6801    LDR	R1, [R0, #0]
0x142C	0xF06F0007  MVN	R0, #7
0x1430	0x4001    ANDS	R1, R0
0x1432	0x4827    LDR	R0, [PC, #156]
0x1434	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 396 :: 		
0x1436	0xF7FFFB57  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 398 :: 		
0x143A	0x4826    LDR	R0, [PC, #152]
0x143C	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 399 :: 		
0x143E	0x4826    LDR	R0, [PC, #152]
0x1440	0xEA020100  AND	R1, R2, R0, LSL #0
0x1444	0x4825    LDR	R0, [PC, #148]
0x1446	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 401 :: 		
0x1448	0xF0020001  AND	R0, R2, #1
0x144C	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x144E	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 402 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1450	0x4822    LDR	R0, [PC, #136]
0x1452	0x6800    LDR	R0, [R0, #0]
0x1454	0xF0000002  AND	R0, R0, #2
0x1458	0x2800    CMP	R0, #0
0x145A	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
;__Lib_System_101_102_103.c, 403 :: 		
0x145C	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 404 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x145E	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 401 :: 		
0x1460	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 404 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
;__Lib_System_101_102_103.c, 406 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1462	0xF4023080  AND	R0, R2, #65536
0x1466	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x1468	0x481C    LDR	R0, [PC, #112]
0x146A	0x6800    LDR	R0, [R0, #0]
0x146C	0xF4003000  AND	R0, R0, #131072
0x1470	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC241
;__Lib_System_101_102_103.c, 408 :: 		
0x1472	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC240
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 409 :: 		
0x1474	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x1476	0x460A    MOV	R2, R1
0x1478	0x9901    LDR	R1, [SP, #4]
0x147A	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 406 :: 		
0x147C	0x9101    STR	R1, [SP, #4]
0x147E	0x4611    MOV	R1, R2
0x1480	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 409 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1482	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1486	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC249
;__Lib_System_101_102_103.c, 412 :: 		
0x1488	0x4814    LDR	R0, [PC, #80]
0x148A	0x6800    LDR	R0, [R0, #0]
0x148C	0xF0407180  ORR	R1, R0, #16777216
0x1490	0x4812    LDR	R0, [PC, #72]
0x1492	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1494	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 413 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 4 (R1)
0x1496	0x4811    LDR	R0, [PC, #68]
0x1498	0x6800    LDR	R0, [R0, #0]
0x149A	0xF0007000  AND	R0, R0, #33554432
0x149E	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC244
;__Lib_System_101_102_103.c, 414 :: 		
0x14A0	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC243
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 415 :: 		
0x14A2	0x460A    MOV	R2, R1
0x14A4	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC249:
;__Lib_System_101_102_103.c, 411 :: 		
;__Lib_System_101_102_103.c, 415 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
;__Lib_System_101_102_103.c, 418 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 8 (R2)
0x14A6	0x480B    LDR	R0, [PC, #44]
0x14A8	0x6800    LDR	R0, [R0, #0]
0x14AA	0xF000010C  AND	R1, R0, #12
0x14AE	0x0090    LSLS	R0, R2, #2
0x14B0	0xF000000C  AND	R0, R0, #12
0x14B4	0x4281    CMP	R1, R0
0x14B6	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC246
;__Lib_System_101_102_103.c, 419 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x14B8	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 421 :: 		
L_end_InitialSetUpRCCRCC2:
0x14BA	0xF8DDE000  LDR	LR, [SP, #0]
0x14BE	0xB002    ADD	SP, SP, #8
0x14C0	0x4770    BX	LR
0x14C2	0xBF00    NOP
0x14C4	0x00800101  	#16842880
0x14C8	0x0002001D  	#1900546
0x14CC	0x19400001  	#72000
0x14D0	0x20004002  	FLASH_ACR+0
0x14D4	0x10044002  	RCC_CFGR+0
0x14D8	0xFFFF000F  	#1048575
0x14DC	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 356 :: 		
0x0AE8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 359 :: 		
0x0AEA	0x480F    LDR	R0, [PC, #60]
0x0AEC	0x6800    LDR	R0, [R0, #0]
0x0AEE	0xF0400101  ORR	R1, R0, #1
0x0AF2	0x480D    LDR	R0, [PC, #52]
0x0AF4	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 362 :: 		
0x0AF6	0x490D    LDR	R1, [PC, #52]
0x0AF8	0x480D    LDR	R0, [PC, #52]
0x0AFA	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 365 :: 		
0x0AFC	0x480A    LDR	R0, [PC, #40]
0x0AFE	0x6801    LDR	R1, [R0, #0]
0x0B00	0x480C    LDR	R0, [PC, #48]
0x0B02	0x4001    ANDS	R1, R0
0x0B04	0x4808    LDR	R0, [PC, #32]
0x0B06	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 368 :: 		
0x0B08	0x4807    LDR	R0, [PC, #28]
0x0B0A	0x6801    LDR	R1, [R0, #0]
0x0B0C	0xF46F2080  MVN	R0, #262144
0x0B10	0x4001    ANDS	R1, R0
0x0B12	0x4805    LDR	R0, [PC, #20]
0x0B14	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 371 :: 		
0x0B16	0x4806    LDR	R0, [PC, #24]
0x0B18	0x6801    LDR	R1, [R0, #0]
0x0B1A	0xF46F00FE  MVN	R0, #8323072
0x0B1E	0x4001    ANDS	R1, R0
0x0B20	0x4803    LDR	R0, [PC, #12]
0x0B22	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 375 :: 		
L_end_SystemClockSetDefault:
0x0B24	0xB001    ADD	SP, SP, #4
0x0B26	0x4770    BX	LR
0x0B28	0x10004002  	RCC_CR+0
0x0B2C	0x0000F8FF  	#-117506048
0x0B30	0x10044002  	RCC_CFGR+0
0x0B34	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 423 :: 		
0x1280	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 424 :: 		
0x1282	0x4902    LDR	R1, [PC, #8]
0x1284	0x4802    LDR	R0, [PC, #8]
0x1286	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 425 :: 		
L_end_InitialSetUpFosc:
0x1288	0xB001    ADD	SP, SP, #4
0x128A	0x4770    BX	LR
0x128C	0x19400001  	#72000
0x1290	0x07F02000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 307 :: 		
0x1278	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 308 :: 		
L___GenExcept28:
0x127A	0xE7FE    B	L___GenExcept28
;__Lib_System_101_102_103.c, 309 :: 		
L_end___GenExcept:
0x127C	0xB001    ADD	SP, SP, #4
0x127E	0x4770    BX	LR
; end of ___GenExcept
0x15F8	0xB500    PUSH	(R14)
0x15FA	0xF8DFB014  LDR	R11, [PC, #20]
0x15FE	0xF8DFA014  LDR	R10, [PC, #20]
0x1602	0xF8DFC014  LDR	R12, [PC, #20]
0x1606	0xF7FFFAEB  BL	3040
0x160A	0xBD00    POP	(R15)
0x160C	0x4770    BX	LR
0x160E	0xBF00    NOP
0x1610	0x00002000  	#536870912
0x1614	0x00012000  	#536870913
0x1618	0x02160000  	#534
0x1678	0xB500    PUSH	(R14)
0x167A	0xF8DFB010  LDR	R11, [PC, #16]
0x167E	0xF8DFA010  LDR	R10, [PC, #16]
0x1682	0xF7FFFAB7  BL	3060
0x1686	0xBD00    POP	(R15)
0x1688	0x4770    BX	LR
0x168A	0xBF00    NOP
0x168C	0x00002000  	#536870912
0x1690	0x080C2000  	#536872972
;NRF24L01_RX.c,0 :: ?ICS_dataLength [1]
0x0216	0x14 ;?ICS_dataLength+0
; end of ?ICS_dataLength
;__Lib_System_101_102_103.c,428 :: __Lib_System_101_102_103_ADCPrescTable [4]
0x0C6C	0x08060402 ;__Lib_System_101_102_103_ADCPrescTable+0
; end of __Lib_System_101_102_103_ADCPrescTable
;__Lib_GPIO_32F10x_Defs.c,655 :: __GPIO_MODULE_SPI1_PA567 [108]
0x14E0	0x00000005 ;__GPIO_MODULE_SPI1_PA567+0
0x14E4	0x00000006 ;__GPIO_MODULE_SPI1_PA567+4
0x14E8	0x00000007 ;__GPIO_MODULE_SPI1_PA567+8
0x14EC	0xFFFFFFFF ;__GPIO_MODULE_SPI1_PA567+12
0x14F0	0x00000000 ;__GPIO_MODULE_SPI1_PA567+16
0x14F4	0x00000000 ;__GPIO_MODULE_SPI1_PA567+20
0x14F8	0x00000000 ;__GPIO_MODULE_SPI1_PA567+24
0x14FC	0x00000000 ;__GPIO_MODULE_SPI1_PA567+28
0x1500	0x00000000 ;__GPIO_MODULE_SPI1_PA567+32
0x1504	0x00000000 ;__GPIO_MODULE_SPI1_PA567+36
0x1508	0x00000000 ;__GPIO_MODULE_SPI1_PA567+40
0x150C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+44
0x1510	0x00000000 ;__GPIO_MODULE_SPI1_PA567+48
0x1514	0x00000818 ;__GPIO_MODULE_SPI1_PA567+52
0x1518	0x00000818 ;__GPIO_MODULE_SPI1_PA567+56
0x151C	0x00000818 ;__GPIO_MODULE_SPI1_PA567+60
0x1520	0x00000000 ;__GPIO_MODULE_SPI1_PA567+64
0x1524	0x00000000 ;__GPIO_MODULE_SPI1_PA567+68
0x1528	0x00000000 ;__GPIO_MODULE_SPI1_PA567+72
0x152C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+76
0x1530	0x00000000 ;__GPIO_MODULE_SPI1_PA567+80
0x1534	0x00000000 ;__GPIO_MODULE_SPI1_PA567+84
0x1538	0x00000000 ;__GPIO_MODULE_SPI1_PA567+88
0x153C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+92
0x1540	0x00000000 ;__GPIO_MODULE_SPI1_PA567+96
0x1544	0x00000000 ;__GPIO_MODULE_SPI1_PA567+100
0x1548	0x00000001 ;__GPIO_MODULE_SPI1_PA567+104
; end of __GPIO_MODULE_SPI1_PA567
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x154C	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x1550	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x1554	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x1558	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x155C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x1560	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x1564	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x1568	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x156C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x1570	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x1574	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x1578	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x157C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x1580	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x1584	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x1588	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x158C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x1590	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x1594	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x1598	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x159C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x15A0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x15A4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x15A8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x15AC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x15B0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x15B4	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_Conversions.c,3 :: __Lib_Conversions_Digits [16]
0x15B8	0x33323130 ;__Lib_Conversions_Digits+0
0x15BC	0x37363534 ;__Lib_Conversions_Digits+4
0x15C0	0x42413938 ;__Lib_Conversions_Digits+8
0x15C4	0x46454443 ;__Lib_Conversions_Digits+12
; end of __Lib_Conversions_Digits
;__Lib_System_101_102_103.c,427 :: __Lib_System_101_102_103_APBAHBPrescTable [16]
0x15C8	0x00000000 ;__Lib_System_101_102_103_APBAHBPrescTable+0
0x15CC	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+4
0x15D0	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+8
0x15D4	0x09080706 ;__Lib_System_101_102_103_APBAHBPrescTable+12
; end of __Lib_System_101_102_103_APBAHBPrescTable
;,0 :: _initBlock_6 [10]
; Containing: adr5 [5]
;             adr1 [5]
0x15D8	0xB6B5B475 ;_initBlock_6+0 : adr5 at 0x15D8
0x15DC	0xB5B4F1B3 ;_initBlock_6+4 : adr1 at 0x15DD
0x15E0	0xB3B6 ;_initBlock_6+8
; end of _initBlock_6
;,0 :: _initBlock_7 [10]
; Containing: adr0 [5]
;             adr2 [5]
0x15E2	0x78787878 ;_initBlock_7+0 : adr0 at 0x15E2
0x15E6	0xB5B4B378 ;_initBlock_7+4 : adr2 at 0x15E7
0x15EA	0xB3B6 ;_initBlock_7+8
; end of _initBlock_7
;,0 :: _initBlock_8 [10]
; Containing: adr4 [5]
;             adr3 [5]
0x15EC	0xB6B5B4CF ;_initBlock_8+0 : adr4 at 0x15EC
0x15F0	0xB5B483B3 ;_initBlock_8+4 : adr3 at 0x15F1
0x15F4	0xB3B6 ;_initBlock_8+8
; end of _initBlock_8
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x01C8      [12]    _Get_Fosc_kHz
0x01D4      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x0218     [168]    _RCC_GetClocksFrequency
0x02C0      [34]    __Lib_SPI_123_SPIx_Read
0x02E4     [272]    _GPIO_Alternate_Function_Enable
0x03F4     [140]    _GPIO_Clk_Enable
0x0480      [30]    __Lib_UART_123_45_UARTx_Write
0x04A0      [28]    _SPI1_Read
0x04BC      [28]    _SPI1_Write
0x04D8     [104]    _Get_FIFO_Flags
0x0540      [68]    _toggleCSN
0x0584      [50]    __Lib_UART_123_45_UARTx_Write_Text
0x05B8     [104]    _Get_Status
0x0620      [32]    _Clear_Data
0x0640     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x0884     [500]    _GPIO_Config
0x0A78      [84]    _SPI1_Init_Advanced
0x0ACC      [28]    _UART1_Write
0x0AE8      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0B38     [168]    _readBuffer
0x0BE0      [20]    ___CC2DW
0x0BF4      [58]    ___FillZeros
0x0C30      [28]    _GPIO_Digital_Output
0x0C4C      [32]    _SPI1_Init
0x0C70    [1420]    _init_Radio
0x11FC      [52]    _UART1_Init
0x1230      [28]    _UART1_Write_Text
0x124C      [44]    _ByteToHex
0x1278       [8]    ___GenExcept
0x1280      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x1298     [344]    _main
0x13F0     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [1]    _dataLength
0x20000001       [1]    _stat
0x20000002       [1]    _dat1
0x200007D4       [5]    _txt
0x200007D9      [21]    _Data_In
0x200007F0       [4]    ___System_CLOCK_IN_KHZ
0x200007F4       [4]    _SPI_Rd_Ptr
0x200007F8       [4]    _SPI_Wr_Ptr
0x200007FC       [4]    _UART_Wr_Ptr
0x20000800       [4]    _UART_Rd_Ptr
0x20000804       [4]    _UART_Rdy_Ptr
0x20000808       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0216       [1]    ?ICS_dataLength
0x0C6C       [4]    __Lib_System_101_102_103_ADCPrescTable
0x14E0     [108]    __GPIO_MODULE_SPI1_PA567
0x154C     [108]    __GPIO_MODULE_USART1_PA9_10
0x15B8      [16]    __Lib_Conversions_Digits
0x15C8      [16]    __Lib_System_101_102_103_APBAHBPrescTable
0x15D8       [5]    _adr5
0x15DD       [5]    _adr1
0x15E2       [5]    _adr0
0x15E7       [5]    _adr2
0x15EC       [5]    _adr4
0x15F1       [5]    _adr3
