INST.,enableRegRead1(23),enableRegRead2(22),enableRegWrite(21),enableReadWrite(20),ImmSelction(19),AluSelection(18-15),enableMemRead(14),enableMemWrite(13),enablePush(12),enablePop(11),StackMode(10-9),enableIN(8),enableOUT(7),NextNotInst(6),enableGlobalStop(5)
,,,,,,,,,,,,,,,
00000 : NOP,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"00001 : MOV  Rsrc1, Rdst",1,0,1,0,0,0,0,0,0,0,0,0,0,0,0
"00010 : ADD   Rsrc1, Rsrc2, Rdst",1,1,1,0,0,1,0,0,0,0,0,0,0,0,0
"00011 : SUB    Rsrc1, Rsrc2, Rdst",1,1,1,0,0,10,0,0,0,0,0,0,0,0,0
"00100 : AND  Rsrc1, Rsrc2, Rdst",1,1,1,0,0,11,0,0,0,0,0,0,0,0,0
"00101 : OR     Rsrc1, Rsrc2, Rdst",1,1,1,0,0,100,0,0,0,0,0,0,0,0,0
00110 : RLC    Rdst,1,0,1,1,0,101,0,0,0,0,0,0,0,0,0
00111 : RRC   Rdst ,1,0,1,1,0,110,0,0,0,0,0,0,0,0,0
"01000 : SHL    Rdst, Imm  ",1,0,1,1,1,111,0,0,0,0,0,0,0,0,0
"01001 : SHR   Rdst, Imm",1,0,1,1,1,1000,0,0,0,0,0,0,0,0,0
01010 : SETC ,0,0,0,0,0,1101,0,0,0,0,0,0,0,0,0
01011 : CLRC ,0,0,0,0,0,1110,0,0,0,0,0,0,0,0,0
01100 : PUSH Rdst,1,0,0,1,0,0,0,0,1,0,0,0,0,0,0
01101 : POP  Rdst ,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0
01110 : OUT  Rdst,1,0,0,1,0,0,0,0,0,0,0,0,1,0,0
01111 : IN      Rdst,0,0,1,0,0,0,0,0,0,0,0,1,0,0,0
10000 : NOT  Rdst ,1,0,1,1,0,1001,0,0,0,0,0,0,0,0,0
10001 : NEG  Rdst ,1,0,1,1,0,1010,0,0,0,0,0,0,0,0,0
10010 : INC   Rdst,1,0,1,1,0,1011,0,0,0,0,0,0,0,0,0
10011 : DEC  Rdst ,1,0,1,1,0,1100,0,0,0,0,0,0,0,0,0
10100 : JZ      Rdst,1,0,0,1,0,0,0,0,0,0,0,0,0,0,0
10101 : JN     Rdst ,1,0,0,1,0,0,0,0,0,0,0,0,0,0,0
10110 : JC     Rdst,1,0,0,1,0,0,0,0,0,0,0,0,0,0,0
10111 : JMP  Rdst ,1,0,0,1,0,0,0,0,0,0,0,0,0,0,0
11000 : CALL Rdst,1,0,0,1,0,0,0,0,1,0,11,0,0,0,0
11001 : RET  ,0,0,0,0,0,0,0,0,0,1,11,0,0,0,0
11010 : RTI ,0,0,0,0,0,0,0,0,0,1,11,0,0,0,0
"11011 : LDM  Rdst, Imm ",0,0,1,0,0,0,0,0,0,0,0,0,0,1,0
"11100 : LDD   Rdst, EA",0,0,1,0,0,0,1,0,0,0,0,0,0,1,0
"11101 : STD  Rdst, EA",0,0,1,1,0,0,0,1,0,0,0,0,0,1,0
