
SPI_Test_RGBWSK6812.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a24  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002ae4  08002ae4  00012ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b14  08002b14  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002b14  08002b14  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b14  08002b14  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b14  08002b14  00012b14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b18  08002b18  00012b18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002b1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000994  2000000c  08002b28  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009a0  08002b28  000209a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005a18  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001239  00000000  00000000  00025a4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000580  00000000  00000000  00026c88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000004d8  00000000  00000000  00027208  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000140ff  00000000  00000000  000276e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005746  00000000  00000000  0003b7df  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006d758  00000000  00000000  00040f25  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ae67d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001220  00000000  00000000  000ae6f8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002acc 	.word	0x08002acc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002acc 	.word	0x08002acc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000224:	4b07      	ldr	r3, [pc, #28]	; (8000244 <HAL_Init+0x24>)
 8000226:	681a      	ldr	r2, [r3, #0]
 8000228:	4b06      	ldr	r3, [pc, #24]	; (8000244 <HAL_Init+0x24>)
 800022a:	2110      	movs	r1, #16
 800022c:	430a      	orrs	r2, r1
 800022e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000230:	2000      	movs	r0, #0
 8000232:	f000 f809 	bl	8000248 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000236:	f002 fb4b 	bl	80028d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800023a:	2300      	movs	r3, #0
}
 800023c:	0018      	movs	r0, r3
 800023e:	46bd      	mov	sp, r7
 8000240:	bd80      	pop	{r7, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	40022000 	.word	0x40022000

08000248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000248:	b590      	push	{r4, r7, lr}
 800024a:	b083      	sub	sp, #12
 800024c:	af00      	add	r7, sp, #0
 800024e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000250:	4b14      	ldr	r3, [pc, #80]	; (80002a4 <HAL_InitTick+0x5c>)
 8000252:	681c      	ldr	r4, [r3, #0]
 8000254:	4b14      	ldr	r3, [pc, #80]	; (80002a8 <HAL_InitTick+0x60>)
 8000256:	781b      	ldrb	r3, [r3, #0]
 8000258:	0019      	movs	r1, r3
 800025a:	23fa      	movs	r3, #250	; 0xfa
 800025c:	0098      	lsls	r0, r3, #2
 800025e:	f7ff ff53 	bl	8000108 <__udivsi3>
 8000262:	0003      	movs	r3, r0
 8000264:	0019      	movs	r1, r3
 8000266:	0020      	movs	r0, r4
 8000268:	f7ff ff4e 	bl	8000108 <__udivsi3>
 800026c:	0003      	movs	r3, r0
 800026e:	0018      	movs	r0, r3
 8000270:	f000 f903 	bl	800047a <HAL_SYSTICK_Config>
 8000274:	1e03      	subs	r3, r0, #0
 8000276:	d001      	beq.n	800027c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000278:	2301      	movs	r3, #1
 800027a:	e00f      	b.n	800029c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	2b03      	cmp	r3, #3
 8000280:	d80b      	bhi.n	800029a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000282:	6879      	ldr	r1, [r7, #4]
 8000284:	2301      	movs	r3, #1
 8000286:	425b      	negs	r3, r3
 8000288:	2200      	movs	r2, #0
 800028a:	0018      	movs	r0, r3
 800028c:	f000 f8e0 	bl	8000450 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000290:	4b06      	ldr	r3, [pc, #24]	; (80002ac <HAL_InitTick+0x64>)
 8000292:	687a      	ldr	r2, [r7, #4]
 8000294:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000296:	2300      	movs	r3, #0
 8000298:	e000      	b.n	800029c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800029a:	2301      	movs	r3, #1
}
 800029c:	0018      	movs	r0, r3
 800029e:	46bd      	mov	sp, r7
 80002a0:	b003      	add	sp, #12
 80002a2:	bd90      	pop	{r4, r7, pc}
 80002a4:	20000008 	.word	0x20000008
 80002a8:	20000004 	.word	0x20000004
 80002ac:	20000000 	.word	0x20000000

080002b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80002b4:	4b05      	ldr	r3, [pc, #20]	; (80002cc <HAL_IncTick+0x1c>)
 80002b6:	781b      	ldrb	r3, [r3, #0]
 80002b8:	001a      	movs	r2, r3
 80002ba:	4b05      	ldr	r3, [pc, #20]	; (80002d0 <HAL_IncTick+0x20>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	18d2      	adds	r2, r2, r3
 80002c0:	4b03      	ldr	r3, [pc, #12]	; (80002d0 <HAL_IncTick+0x20>)
 80002c2:	601a      	str	r2, [r3, #0]
}
 80002c4:	46c0      	nop			; (mov r8, r8)
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bd80      	pop	{r7, pc}
 80002ca:	46c0      	nop			; (mov r8, r8)
 80002cc:	20000004 	.word	0x20000004
 80002d0:	20000028 	.word	0x20000028

080002d4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	af00      	add	r7, sp, #0
  return uwTick;
 80002d8:	4b02      	ldr	r3, [pc, #8]	; (80002e4 <HAL_GetTick+0x10>)
 80002da:	681b      	ldr	r3, [r3, #0]
}
 80002dc:	0018      	movs	r0, r3
 80002de:	46bd      	mov	sp, r7
 80002e0:	bd80      	pop	{r7, pc}
 80002e2:	46c0      	nop			; (mov r8, r8)
 80002e4:	20000028 	.word	0x20000028

080002e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b084      	sub	sp, #16
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80002f0:	f7ff fff0 	bl	80002d4 <HAL_GetTick>
 80002f4:	0003      	movs	r3, r0
 80002f6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002fc:	68fb      	ldr	r3, [r7, #12]
 80002fe:	3301      	adds	r3, #1
 8000300:	d005      	beq.n	800030e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000302:	4b09      	ldr	r3, [pc, #36]	; (8000328 <HAL_Delay+0x40>)
 8000304:	781b      	ldrb	r3, [r3, #0]
 8000306:	001a      	movs	r2, r3
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	189b      	adds	r3, r3, r2
 800030c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800030e:	46c0      	nop			; (mov r8, r8)
 8000310:	f7ff ffe0 	bl	80002d4 <HAL_GetTick>
 8000314:	0002      	movs	r2, r0
 8000316:	68bb      	ldr	r3, [r7, #8]
 8000318:	1ad3      	subs	r3, r2, r3
 800031a:	68fa      	ldr	r2, [r7, #12]
 800031c:	429a      	cmp	r2, r3
 800031e:	d8f7      	bhi.n	8000310 <HAL_Delay+0x28>
  {
  }
}
 8000320:	46c0      	nop			; (mov r8, r8)
 8000322:	46bd      	mov	sp, r7
 8000324:	b004      	add	sp, #16
 8000326:	bd80      	pop	{r7, pc}
 8000328:	20000004 	.word	0x20000004

0800032c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800032c:	b590      	push	{r4, r7, lr}
 800032e:	b083      	sub	sp, #12
 8000330:	af00      	add	r7, sp, #0
 8000332:	0002      	movs	r2, r0
 8000334:	6039      	str	r1, [r7, #0]
 8000336:	1dfb      	adds	r3, r7, #7
 8000338:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800033a:	1dfb      	adds	r3, r7, #7
 800033c:	781b      	ldrb	r3, [r3, #0]
 800033e:	2b7f      	cmp	r3, #127	; 0x7f
 8000340:	d828      	bhi.n	8000394 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000342:	4a2f      	ldr	r2, [pc, #188]	; (8000400 <__NVIC_SetPriority+0xd4>)
 8000344:	1dfb      	adds	r3, r7, #7
 8000346:	781b      	ldrb	r3, [r3, #0]
 8000348:	b25b      	sxtb	r3, r3
 800034a:	089b      	lsrs	r3, r3, #2
 800034c:	33c0      	adds	r3, #192	; 0xc0
 800034e:	009b      	lsls	r3, r3, #2
 8000350:	589b      	ldr	r3, [r3, r2]
 8000352:	1dfa      	adds	r2, r7, #7
 8000354:	7812      	ldrb	r2, [r2, #0]
 8000356:	0011      	movs	r1, r2
 8000358:	2203      	movs	r2, #3
 800035a:	400a      	ands	r2, r1
 800035c:	00d2      	lsls	r2, r2, #3
 800035e:	21ff      	movs	r1, #255	; 0xff
 8000360:	4091      	lsls	r1, r2
 8000362:	000a      	movs	r2, r1
 8000364:	43d2      	mvns	r2, r2
 8000366:	401a      	ands	r2, r3
 8000368:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800036a:	683b      	ldr	r3, [r7, #0]
 800036c:	019b      	lsls	r3, r3, #6
 800036e:	22ff      	movs	r2, #255	; 0xff
 8000370:	401a      	ands	r2, r3
 8000372:	1dfb      	adds	r3, r7, #7
 8000374:	781b      	ldrb	r3, [r3, #0]
 8000376:	0018      	movs	r0, r3
 8000378:	2303      	movs	r3, #3
 800037a:	4003      	ands	r3, r0
 800037c:	00db      	lsls	r3, r3, #3
 800037e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000380:	481f      	ldr	r0, [pc, #124]	; (8000400 <__NVIC_SetPriority+0xd4>)
 8000382:	1dfb      	adds	r3, r7, #7
 8000384:	781b      	ldrb	r3, [r3, #0]
 8000386:	b25b      	sxtb	r3, r3
 8000388:	089b      	lsrs	r3, r3, #2
 800038a:	430a      	orrs	r2, r1
 800038c:	33c0      	adds	r3, #192	; 0xc0
 800038e:	009b      	lsls	r3, r3, #2
 8000390:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000392:	e031      	b.n	80003f8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000394:	4a1b      	ldr	r2, [pc, #108]	; (8000404 <__NVIC_SetPriority+0xd8>)
 8000396:	1dfb      	adds	r3, r7, #7
 8000398:	781b      	ldrb	r3, [r3, #0]
 800039a:	0019      	movs	r1, r3
 800039c:	230f      	movs	r3, #15
 800039e:	400b      	ands	r3, r1
 80003a0:	3b08      	subs	r3, #8
 80003a2:	089b      	lsrs	r3, r3, #2
 80003a4:	3306      	adds	r3, #6
 80003a6:	009b      	lsls	r3, r3, #2
 80003a8:	18d3      	adds	r3, r2, r3
 80003aa:	3304      	adds	r3, #4
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	1dfa      	adds	r2, r7, #7
 80003b0:	7812      	ldrb	r2, [r2, #0]
 80003b2:	0011      	movs	r1, r2
 80003b4:	2203      	movs	r2, #3
 80003b6:	400a      	ands	r2, r1
 80003b8:	00d2      	lsls	r2, r2, #3
 80003ba:	21ff      	movs	r1, #255	; 0xff
 80003bc:	4091      	lsls	r1, r2
 80003be:	000a      	movs	r2, r1
 80003c0:	43d2      	mvns	r2, r2
 80003c2:	401a      	ands	r2, r3
 80003c4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80003c6:	683b      	ldr	r3, [r7, #0]
 80003c8:	019b      	lsls	r3, r3, #6
 80003ca:	22ff      	movs	r2, #255	; 0xff
 80003cc:	401a      	ands	r2, r3
 80003ce:	1dfb      	adds	r3, r7, #7
 80003d0:	781b      	ldrb	r3, [r3, #0]
 80003d2:	0018      	movs	r0, r3
 80003d4:	2303      	movs	r3, #3
 80003d6:	4003      	ands	r3, r0
 80003d8:	00db      	lsls	r3, r3, #3
 80003da:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80003dc:	4809      	ldr	r0, [pc, #36]	; (8000404 <__NVIC_SetPriority+0xd8>)
 80003de:	1dfb      	adds	r3, r7, #7
 80003e0:	781b      	ldrb	r3, [r3, #0]
 80003e2:	001c      	movs	r4, r3
 80003e4:	230f      	movs	r3, #15
 80003e6:	4023      	ands	r3, r4
 80003e8:	3b08      	subs	r3, #8
 80003ea:	089b      	lsrs	r3, r3, #2
 80003ec:	430a      	orrs	r2, r1
 80003ee:	3306      	adds	r3, #6
 80003f0:	009b      	lsls	r3, r3, #2
 80003f2:	18c3      	adds	r3, r0, r3
 80003f4:	3304      	adds	r3, #4
 80003f6:	601a      	str	r2, [r3, #0]
}
 80003f8:	46c0      	nop			; (mov r8, r8)
 80003fa:	46bd      	mov	sp, r7
 80003fc:	b003      	add	sp, #12
 80003fe:	bd90      	pop	{r4, r7, pc}
 8000400:	e000e100 	.word	0xe000e100
 8000404:	e000ed00 	.word	0xe000ed00

08000408 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b082      	sub	sp, #8
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	3b01      	subs	r3, #1
 8000414:	4a0c      	ldr	r2, [pc, #48]	; (8000448 <SysTick_Config+0x40>)
 8000416:	4293      	cmp	r3, r2
 8000418:	d901      	bls.n	800041e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800041a:	2301      	movs	r3, #1
 800041c:	e010      	b.n	8000440 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800041e:	4b0b      	ldr	r3, [pc, #44]	; (800044c <SysTick_Config+0x44>)
 8000420:	687a      	ldr	r2, [r7, #4]
 8000422:	3a01      	subs	r2, #1
 8000424:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000426:	2301      	movs	r3, #1
 8000428:	425b      	negs	r3, r3
 800042a:	2103      	movs	r1, #3
 800042c:	0018      	movs	r0, r3
 800042e:	f7ff ff7d 	bl	800032c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000432:	4b06      	ldr	r3, [pc, #24]	; (800044c <SysTick_Config+0x44>)
 8000434:	2200      	movs	r2, #0
 8000436:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000438:	4b04      	ldr	r3, [pc, #16]	; (800044c <SysTick_Config+0x44>)
 800043a:	2207      	movs	r2, #7
 800043c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800043e:	2300      	movs	r3, #0
}
 8000440:	0018      	movs	r0, r3
 8000442:	46bd      	mov	sp, r7
 8000444:	b002      	add	sp, #8
 8000446:	bd80      	pop	{r7, pc}
 8000448:	00ffffff 	.word	0x00ffffff
 800044c:	e000e010 	.word	0xe000e010

08000450 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000450:	b580      	push	{r7, lr}
 8000452:	b084      	sub	sp, #16
 8000454:	af00      	add	r7, sp, #0
 8000456:	60b9      	str	r1, [r7, #8]
 8000458:	607a      	str	r2, [r7, #4]
 800045a:	210f      	movs	r1, #15
 800045c:	187b      	adds	r3, r7, r1
 800045e:	1c02      	adds	r2, r0, #0
 8000460:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000462:	68ba      	ldr	r2, [r7, #8]
 8000464:	187b      	adds	r3, r7, r1
 8000466:	781b      	ldrb	r3, [r3, #0]
 8000468:	b25b      	sxtb	r3, r3
 800046a:	0011      	movs	r1, r2
 800046c:	0018      	movs	r0, r3
 800046e:	f7ff ff5d 	bl	800032c <__NVIC_SetPriority>
}
 8000472:	46c0      	nop			; (mov r8, r8)
 8000474:	46bd      	mov	sp, r7
 8000476:	b004      	add	sp, #16
 8000478:	bd80      	pop	{r7, pc}

0800047a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800047a:	b580      	push	{r7, lr}
 800047c:	b082      	sub	sp, #8
 800047e:	af00      	add	r7, sp, #0
 8000480:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	0018      	movs	r0, r3
 8000486:	f7ff ffbf 	bl	8000408 <SysTick_Config>
 800048a:	0003      	movs	r3, r0
}
 800048c:	0018      	movs	r0, r3
 800048e:	46bd      	mov	sp, r7
 8000490:	b002      	add	sp, #8
 8000492:	bd80      	pop	{r7, pc}

08000494 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000494:	b580      	push	{r7, lr}
 8000496:	b086      	sub	sp, #24
 8000498:	af00      	add	r7, sp, #0
 800049a:	6078      	str	r0, [r7, #4]
 800049c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800049e:	2300      	movs	r3, #0
 80004a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80004a2:	e149      	b.n	8000738 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80004a4:	683b      	ldr	r3, [r7, #0]
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	2101      	movs	r1, #1
 80004aa:	697a      	ldr	r2, [r7, #20]
 80004ac:	4091      	lsls	r1, r2
 80004ae:	000a      	movs	r2, r1
 80004b0:	4013      	ands	r3, r2
 80004b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80004b4:	68fb      	ldr	r3, [r7, #12]
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d100      	bne.n	80004bc <HAL_GPIO_Init+0x28>
 80004ba:	e13a      	b.n	8000732 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80004bc:	683b      	ldr	r3, [r7, #0]
 80004be:	685b      	ldr	r3, [r3, #4]
 80004c0:	2b02      	cmp	r3, #2
 80004c2:	d003      	beq.n	80004cc <HAL_GPIO_Init+0x38>
 80004c4:	683b      	ldr	r3, [r7, #0]
 80004c6:	685b      	ldr	r3, [r3, #4]
 80004c8:	2b12      	cmp	r3, #18
 80004ca:	d123      	bne.n	8000514 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80004cc:	697b      	ldr	r3, [r7, #20]
 80004ce:	08da      	lsrs	r2, r3, #3
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	3208      	adds	r2, #8
 80004d4:	0092      	lsls	r2, r2, #2
 80004d6:	58d3      	ldr	r3, [r2, r3]
 80004d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80004da:	697b      	ldr	r3, [r7, #20]
 80004dc:	2207      	movs	r2, #7
 80004de:	4013      	ands	r3, r2
 80004e0:	009b      	lsls	r3, r3, #2
 80004e2:	220f      	movs	r2, #15
 80004e4:	409a      	lsls	r2, r3
 80004e6:	0013      	movs	r3, r2
 80004e8:	43da      	mvns	r2, r3
 80004ea:	693b      	ldr	r3, [r7, #16]
 80004ec:	4013      	ands	r3, r2
 80004ee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80004f0:	683b      	ldr	r3, [r7, #0]
 80004f2:	691a      	ldr	r2, [r3, #16]
 80004f4:	697b      	ldr	r3, [r7, #20]
 80004f6:	2107      	movs	r1, #7
 80004f8:	400b      	ands	r3, r1
 80004fa:	009b      	lsls	r3, r3, #2
 80004fc:	409a      	lsls	r2, r3
 80004fe:	0013      	movs	r3, r2
 8000500:	693a      	ldr	r2, [r7, #16]
 8000502:	4313      	orrs	r3, r2
 8000504:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000506:	697b      	ldr	r3, [r7, #20]
 8000508:	08da      	lsrs	r2, r3, #3
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	3208      	adds	r2, #8
 800050e:	0092      	lsls	r2, r2, #2
 8000510:	6939      	ldr	r1, [r7, #16]
 8000512:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800051a:	697b      	ldr	r3, [r7, #20]
 800051c:	005b      	lsls	r3, r3, #1
 800051e:	2203      	movs	r2, #3
 8000520:	409a      	lsls	r2, r3
 8000522:	0013      	movs	r3, r2
 8000524:	43da      	mvns	r2, r3
 8000526:	693b      	ldr	r3, [r7, #16]
 8000528:	4013      	ands	r3, r2
 800052a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800052c:	683b      	ldr	r3, [r7, #0]
 800052e:	685b      	ldr	r3, [r3, #4]
 8000530:	2203      	movs	r2, #3
 8000532:	401a      	ands	r2, r3
 8000534:	697b      	ldr	r3, [r7, #20]
 8000536:	005b      	lsls	r3, r3, #1
 8000538:	409a      	lsls	r2, r3
 800053a:	0013      	movs	r3, r2
 800053c:	693a      	ldr	r2, [r7, #16]
 800053e:	4313      	orrs	r3, r2
 8000540:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	693a      	ldr	r2, [r7, #16]
 8000546:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000548:	683b      	ldr	r3, [r7, #0]
 800054a:	685b      	ldr	r3, [r3, #4]
 800054c:	2b01      	cmp	r3, #1
 800054e:	d00b      	beq.n	8000568 <HAL_GPIO_Init+0xd4>
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	685b      	ldr	r3, [r3, #4]
 8000554:	2b02      	cmp	r3, #2
 8000556:	d007      	beq.n	8000568 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800055c:	2b11      	cmp	r3, #17
 800055e:	d003      	beq.n	8000568 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	685b      	ldr	r3, [r3, #4]
 8000564:	2b12      	cmp	r3, #18
 8000566:	d130      	bne.n	80005ca <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	689b      	ldr	r3, [r3, #8]
 800056c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800056e:	697b      	ldr	r3, [r7, #20]
 8000570:	005b      	lsls	r3, r3, #1
 8000572:	2203      	movs	r2, #3
 8000574:	409a      	lsls	r2, r3
 8000576:	0013      	movs	r3, r2
 8000578:	43da      	mvns	r2, r3
 800057a:	693b      	ldr	r3, [r7, #16]
 800057c:	4013      	ands	r3, r2
 800057e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000580:	683b      	ldr	r3, [r7, #0]
 8000582:	68da      	ldr	r2, [r3, #12]
 8000584:	697b      	ldr	r3, [r7, #20]
 8000586:	005b      	lsls	r3, r3, #1
 8000588:	409a      	lsls	r2, r3
 800058a:	0013      	movs	r3, r2
 800058c:	693a      	ldr	r2, [r7, #16]
 800058e:	4313      	orrs	r3, r2
 8000590:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	693a      	ldr	r2, [r7, #16]
 8000596:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	685b      	ldr	r3, [r3, #4]
 800059c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800059e:	2201      	movs	r2, #1
 80005a0:	697b      	ldr	r3, [r7, #20]
 80005a2:	409a      	lsls	r2, r3
 80005a4:	0013      	movs	r3, r2
 80005a6:	43da      	mvns	r2, r3
 80005a8:	693b      	ldr	r3, [r7, #16]
 80005aa:	4013      	ands	r3, r2
 80005ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80005ae:	683b      	ldr	r3, [r7, #0]
 80005b0:	685b      	ldr	r3, [r3, #4]
 80005b2:	091b      	lsrs	r3, r3, #4
 80005b4:	2201      	movs	r2, #1
 80005b6:	401a      	ands	r2, r3
 80005b8:	697b      	ldr	r3, [r7, #20]
 80005ba:	409a      	lsls	r2, r3
 80005bc:	0013      	movs	r3, r2
 80005be:	693a      	ldr	r2, [r7, #16]
 80005c0:	4313      	orrs	r3, r2
 80005c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	693a      	ldr	r2, [r7, #16]
 80005c8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	68db      	ldr	r3, [r3, #12]
 80005ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80005d0:	697b      	ldr	r3, [r7, #20]
 80005d2:	005b      	lsls	r3, r3, #1
 80005d4:	2203      	movs	r2, #3
 80005d6:	409a      	lsls	r2, r3
 80005d8:	0013      	movs	r3, r2
 80005da:	43da      	mvns	r2, r3
 80005dc:	693b      	ldr	r3, [r7, #16]
 80005de:	4013      	ands	r3, r2
 80005e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80005e2:	683b      	ldr	r3, [r7, #0]
 80005e4:	689a      	ldr	r2, [r3, #8]
 80005e6:	697b      	ldr	r3, [r7, #20]
 80005e8:	005b      	lsls	r3, r3, #1
 80005ea:	409a      	lsls	r2, r3
 80005ec:	0013      	movs	r3, r2
 80005ee:	693a      	ldr	r2, [r7, #16]
 80005f0:	4313      	orrs	r3, r2
 80005f2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	693a      	ldr	r2, [r7, #16]
 80005f8:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80005fa:	683b      	ldr	r3, [r7, #0]
 80005fc:	685a      	ldr	r2, [r3, #4]
 80005fe:	2380      	movs	r3, #128	; 0x80
 8000600:	055b      	lsls	r3, r3, #21
 8000602:	4013      	ands	r3, r2
 8000604:	d100      	bne.n	8000608 <HAL_GPIO_Init+0x174>
 8000606:	e094      	b.n	8000732 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000608:	4b51      	ldr	r3, [pc, #324]	; (8000750 <HAL_GPIO_Init+0x2bc>)
 800060a:	699a      	ldr	r2, [r3, #24]
 800060c:	4b50      	ldr	r3, [pc, #320]	; (8000750 <HAL_GPIO_Init+0x2bc>)
 800060e:	2101      	movs	r1, #1
 8000610:	430a      	orrs	r2, r1
 8000612:	619a      	str	r2, [r3, #24]
 8000614:	4b4e      	ldr	r3, [pc, #312]	; (8000750 <HAL_GPIO_Init+0x2bc>)
 8000616:	699b      	ldr	r3, [r3, #24]
 8000618:	2201      	movs	r2, #1
 800061a:	4013      	ands	r3, r2
 800061c:	60bb      	str	r3, [r7, #8]
 800061e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000620:	4a4c      	ldr	r2, [pc, #304]	; (8000754 <HAL_GPIO_Init+0x2c0>)
 8000622:	697b      	ldr	r3, [r7, #20]
 8000624:	089b      	lsrs	r3, r3, #2
 8000626:	3302      	adds	r3, #2
 8000628:	009b      	lsls	r3, r3, #2
 800062a:	589b      	ldr	r3, [r3, r2]
 800062c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800062e:	697b      	ldr	r3, [r7, #20]
 8000630:	2203      	movs	r2, #3
 8000632:	4013      	ands	r3, r2
 8000634:	009b      	lsls	r3, r3, #2
 8000636:	220f      	movs	r2, #15
 8000638:	409a      	lsls	r2, r3
 800063a:	0013      	movs	r3, r2
 800063c:	43da      	mvns	r2, r3
 800063e:	693b      	ldr	r3, [r7, #16]
 8000640:	4013      	ands	r3, r2
 8000642:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000644:	687a      	ldr	r2, [r7, #4]
 8000646:	2390      	movs	r3, #144	; 0x90
 8000648:	05db      	lsls	r3, r3, #23
 800064a:	429a      	cmp	r2, r3
 800064c:	d00d      	beq.n	800066a <HAL_GPIO_Init+0x1d6>
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	4a41      	ldr	r2, [pc, #260]	; (8000758 <HAL_GPIO_Init+0x2c4>)
 8000652:	4293      	cmp	r3, r2
 8000654:	d007      	beq.n	8000666 <HAL_GPIO_Init+0x1d2>
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	4a40      	ldr	r2, [pc, #256]	; (800075c <HAL_GPIO_Init+0x2c8>)
 800065a:	4293      	cmp	r3, r2
 800065c:	d101      	bne.n	8000662 <HAL_GPIO_Init+0x1ce>
 800065e:	2302      	movs	r3, #2
 8000660:	e004      	b.n	800066c <HAL_GPIO_Init+0x1d8>
 8000662:	2305      	movs	r3, #5
 8000664:	e002      	b.n	800066c <HAL_GPIO_Init+0x1d8>
 8000666:	2301      	movs	r3, #1
 8000668:	e000      	b.n	800066c <HAL_GPIO_Init+0x1d8>
 800066a:	2300      	movs	r3, #0
 800066c:	697a      	ldr	r2, [r7, #20]
 800066e:	2103      	movs	r1, #3
 8000670:	400a      	ands	r2, r1
 8000672:	0092      	lsls	r2, r2, #2
 8000674:	4093      	lsls	r3, r2
 8000676:	693a      	ldr	r2, [r7, #16]
 8000678:	4313      	orrs	r3, r2
 800067a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800067c:	4935      	ldr	r1, [pc, #212]	; (8000754 <HAL_GPIO_Init+0x2c0>)
 800067e:	697b      	ldr	r3, [r7, #20]
 8000680:	089b      	lsrs	r3, r3, #2
 8000682:	3302      	adds	r3, #2
 8000684:	009b      	lsls	r3, r3, #2
 8000686:	693a      	ldr	r2, [r7, #16]
 8000688:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800068a:	4b35      	ldr	r3, [pc, #212]	; (8000760 <HAL_GPIO_Init+0x2cc>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	43da      	mvns	r2, r3
 8000694:	693b      	ldr	r3, [r7, #16]
 8000696:	4013      	ands	r3, r2
 8000698:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	685a      	ldr	r2, [r3, #4]
 800069e:	2380      	movs	r3, #128	; 0x80
 80006a0:	025b      	lsls	r3, r3, #9
 80006a2:	4013      	ands	r3, r2
 80006a4:	d003      	beq.n	80006ae <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80006a6:	693a      	ldr	r2, [r7, #16]
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	4313      	orrs	r3, r2
 80006ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80006ae:	4b2c      	ldr	r3, [pc, #176]	; (8000760 <HAL_GPIO_Init+0x2cc>)
 80006b0:	693a      	ldr	r2, [r7, #16]
 80006b2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80006b4:	4b2a      	ldr	r3, [pc, #168]	; (8000760 <HAL_GPIO_Init+0x2cc>)
 80006b6:	685b      	ldr	r3, [r3, #4]
 80006b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	43da      	mvns	r2, r3
 80006be:	693b      	ldr	r3, [r7, #16]
 80006c0:	4013      	ands	r3, r2
 80006c2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006c4:	683b      	ldr	r3, [r7, #0]
 80006c6:	685a      	ldr	r2, [r3, #4]
 80006c8:	2380      	movs	r3, #128	; 0x80
 80006ca:	029b      	lsls	r3, r3, #10
 80006cc:	4013      	ands	r3, r2
 80006ce:	d003      	beq.n	80006d8 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80006d0:	693a      	ldr	r2, [r7, #16]
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	4313      	orrs	r3, r2
 80006d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80006d8:	4b21      	ldr	r3, [pc, #132]	; (8000760 <HAL_GPIO_Init+0x2cc>)
 80006da:	693a      	ldr	r2, [r7, #16]
 80006dc:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80006de:	4b20      	ldr	r3, [pc, #128]	; (8000760 <HAL_GPIO_Init+0x2cc>)
 80006e0:	689b      	ldr	r3, [r3, #8]
 80006e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	43da      	mvns	r2, r3
 80006e8:	693b      	ldr	r3, [r7, #16]
 80006ea:	4013      	ands	r3, r2
 80006ec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80006ee:	683b      	ldr	r3, [r7, #0]
 80006f0:	685a      	ldr	r2, [r3, #4]
 80006f2:	2380      	movs	r3, #128	; 0x80
 80006f4:	035b      	lsls	r3, r3, #13
 80006f6:	4013      	ands	r3, r2
 80006f8:	d003      	beq.n	8000702 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80006fa:	693a      	ldr	r2, [r7, #16]
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	4313      	orrs	r3, r2
 8000700:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000702:	4b17      	ldr	r3, [pc, #92]	; (8000760 <HAL_GPIO_Init+0x2cc>)
 8000704:	693a      	ldr	r2, [r7, #16]
 8000706:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000708:	4b15      	ldr	r3, [pc, #84]	; (8000760 <HAL_GPIO_Init+0x2cc>)
 800070a:	68db      	ldr	r3, [r3, #12]
 800070c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	43da      	mvns	r2, r3
 8000712:	693b      	ldr	r3, [r7, #16]
 8000714:	4013      	ands	r3, r2
 8000716:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000718:	683b      	ldr	r3, [r7, #0]
 800071a:	685a      	ldr	r2, [r3, #4]
 800071c:	2380      	movs	r3, #128	; 0x80
 800071e:	039b      	lsls	r3, r3, #14
 8000720:	4013      	ands	r3, r2
 8000722:	d003      	beq.n	800072c <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8000724:	693a      	ldr	r2, [r7, #16]
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	4313      	orrs	r3, r2
 800072a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800072c:	4b0c      	ldr	r3, [pc, #48]	; (8000760 <HAL_GPIO_Init+0x2cc>)
 800072e:	693a      	ldr	r2, [r7, #16]
 8000730:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000732:	697b      	ldr	r3, [r7, #20]
 8000734:	3301      	adds	r3, #1
 8000736:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000738:	683b      	ldr	r3, [r7, #0]
 800073a:	681a      	ldr	r2, [r3, #0]
 800073c:	697b      	ldr	r3, [r7, #20]
 800073e:	40da      	lsrs	r2, r3
 8000740:	1e13      	subs	r3, r2, #0
 8000742:	d000      	beq.n	8000746 <HAL_GPIO_Init+0x2b2>
 8000744:	e6ae      	b.n	80004a4 <HAL_GPIO_Init+0x10>
  } 
}
 8000746:	46c0      	nop			; (mov r8, r8)
 8000748:	46bd      	mov	sp, r7
 800074a:	b006      	add	sp, #24
 800074c:	bd80      	pop	{r7, pc}
 800074e:	46c0      	nop			; (mov r8, r8)
 8000750:	40021000 	.word	0x40021000
 8000754:	40010000 	.word	0x40010000
 8000758:	48000400 	.word	0x48000400
 800075c:	48000800 	.word	0x48000800
 8000760:	40010400 	.word	0x40010400

08000764 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b088      	sub	sp, #32
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	2b00      	cmp	r3, #0
 8000770:	d102      	bne.n	8000778 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000772:	2301      	movs	r3, #1
 8000774:	f000 fb76 	bl	8000e64 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	2201      	movs	r2, #1
 800077e:	4013      	ands	r3, r2
 8000780:	d100      	bne.n	8000784 <HAL_RCC_OscConfig+0x20>
 8000782:	e08e      	b.n	80008a2 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000784:	4bc5      	ldr	r3, [pc, #788]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 8000786:	685b      	ldr	r3, [r3, #4]
 8000788:	220c      	movs	r2, #12
 800078a:	4013      	ands	r3, r2
 800078c:	2b04      	cmp	r3, #4
 800078e:	d00e      	beq.n	80007ae <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000790:	4bc2      	ldr	r3, [pc, #776]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 8000792:	685b      	ldr	r3, [r3, #4]
 8000794:	220c      	movs	r2, #12
 8000796:	4013      	ands	r3, r2
 8000798:	2b08      	cmp	r3, #8
 800079a:	d117      	bne.n	80007cc <HAL_RCC_OscConfig+0x68>
 800079c:	4bbf      	ldr	r3, [pc, #764]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 800079e:	685a      	ldr	r2, [r3, #4]
 80007a0:	23c0      	movs	r3, #192	; 0xc0
 80007a2:	025b      	lsls	r3, r3, #9
 80007a4:	401a      	ands	r2, r3
 80007a6:	2380      	movs	r3, #128	; 0x80
 80007a8:	025b      	lsls	r3, r3, #9
 80007aa:	429a      	cmp	r2, r3
 80007ac:	d10e      	bne.n	80007cc <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007ae:	4bbb      	ldr	r3, [pc, #748]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 80007b0:	681a      	ldr	r2, [r3, #0]
 80007b2:	2380      	movs	r3, #128	; 0x80
 80007b4:	029b      	lsls	r3, r3, #10
 80007b6:	4013      	ands	r3, r2
 80007b8:	d100      	bne.n	80007bc <HAL_RCC_OscConfig+0x58>
 80007ba:	e071      	b.n	80008a0 <HAL_RCC_OscConfig+0x13c>
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	685b      	ldr	r3, [r3, #4]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d000      	beq.n	80007c6 <HAL_RCC_OscConfig+0x62>
 80007c4:	e06c      	b.n	80008a0 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 80007c6:	2301      	movs	r3, #1
 80007c8:	f000 fb4c 	bl	8000e64 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	685b      	ldr	r3, [r3, #4]
 80007d0:	2b01      	cmp	r3, #1
 80007d2:	d107      	bne.n	80007e4 <HAL_RCC_OscConfig+0x80>
 80007d4:	4bb1      	ldr	r3, [pc, #708]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 80007d6:	681a      	ldr	r2, [r3, #0]
 80007d8:	4bb0      	ldr	r3, [pc, #704]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 80007da:	2180      	movs	r1, #128	; 0x80
 80007dc:	0249      	lsls	r1, r1, #9
 80007de:	430a      	orrs	r2, r1
 80007e0:	601a      	str	r2, [r3, #0]
 80007e2:	e02f      	b.n	8000844 <HAL_RCC_OscConfig+0xe0>
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	685b      	ldr	r3, [r3, #4]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d10c      	bne.n	8000806 <HAL_RCC_OscConfig+0xa2>
 80007ec:	4bab      	ldr	r3, [pc, #684]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 80007ee:	681a      	ldr	r2, [r3, #0]
 80007f0:	4baa      	ldr	r3, [pc, #680]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 80007f2:	49ab      	ldr	r1, [pc, #684]	; (8000aa0 <HAL_RCC_OscConfig+0x33c>)
 80007f4:	400a      	ands	r2, r1
 80007f6:	601a      	str	r2, [r3, #0]
 80007f8:	4ba8      	ldr	r3, [pc, #672]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 80007fa:	681a      	ldr	r2, [r3, #0]
 80007fc:	4ba7      	ldr	r3, [pc, #668]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 80007fe:	49a9      	ldr	r1, [pc, #676]	; (8000aa4 <HAL_RCC_OscConfig+0x340>)
 8000800:	400a      	ands	r2, r1
 8000802:	601a      	str	r2, [r3, #0]
 8000804:	e01e      	b.n	8000844 <HAL_RCC_OscConfig+0xe0>
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	685b      	ldr	r3, [r3, #4]
 800080a:	2b05      	cmp	r3, #5
 800080c:	d10e      	bne.n	800082c <HAL_RCC_OscConfig+0xc8>
 800080e:	4ba3      	ldr	r3, [pc, #652]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 8000810:	681a      	ldr	r2, [r3, #0]
 8000812:	4ba2      	ldr	r3, [pc, #648]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 8000814:	2180      	movs	r1, #128	; 0x80
 8000816:	02c9      	lsls	r1, r1, #11
 8000818:	430a      	orrs	r2, r1
 800081a:	601a      	str	r2, [r3, #0]
 800081c:	4b9f      	ldr	r3, [pc, #636]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 800081e:	681a      	ldr	r2, [r3, #0]
 8000820:	4b9e      	ldr	r3, [pc, #632]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 8000822:	2180      	movs	r1, #128	; 0x80
 8000824:	0249      	lsls	r1, r1, #9
 8000826:	430a      	orrs	r2, r1
 8000828:	601a      	str	r2, [r3, #0]
 800082a:	e00b      	b.n	8000844 <HAL_RCC_OscConfig+0xe0>
 800082c:	4b9b      	ldr	r3, [pc, #620]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 800082e:	681a      	ldr	r2, [r3, #0]
 8000830:	4b9a      	ldr	r3, [pc, #616]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 8000832:	499b      	ldr	r1, [pc, #620]	; (8000aa0 <HAL_RCC_OscConfig+0x33c>)
 8000834:	400a      	ands	r2, r1
 8000836:	601a      	str	r2, [r3, #0]
 8000838:	4b98      	ldr	r3, [pc, #608]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 800083a:	681a      	ldr	r2, [r3, #0]
 800083c:	4b97      	ldr	r3, [pc, #604]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 800083e:	4999      	ldr	r1, [pc, #612]	; (8000aa4 <HAL_RCC_OscConfig+0x340>)
 8000840:	400a      	ands	r2, r1
 8000842:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	685b      	ldr	r3, [r3, #4]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d014      	beq.n	8000876 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800084c:	f7ff fd42 	bl	80002d4 <HAL_GetTick>
 8000850:	0003      	movs	r3, r0
 8000852:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000854:	e008      	b.n	8000868 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000856:	f7ff fd3d 	bl	80002d4 <HAL_GetTick>
 800085a:	0002      	movs	r2, r0
 800085c:	69bb      	ldr	r3, [r7, #24]
 800085e:	1ad3      	subs	r3, r2, r3
 8000860:	2b64      	cmp	r3, #100	; 0x64
 8000862:	d901      	bls.n	8000868 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8000864:	2303      	movs	r3, #3
 8000866:	e2fd      	b.n	8000e64 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000868:	4b8c      	ldr	r3, [pc, #560]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 800086a:	681a      	ldr	r2, [r3, #0]
 800086c:	2380      	movs	r3, #128	; 0x80
 800086e:	029b      	lsls	r3, r3, #10
 8000870:	4013      	ands	r3, r2
 8000872:	d0f0      	beq.n	8000856 <HAL_RCC_OscConfig+0xf2>
 8000874:	e015      	b.n	80008a2 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000876:	f7ff fd2d 	bl	80002d4 <HAL_GetTick>
 800087a:	0003      	movs	r3, r0
 800087c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800087e:	e008      	b.n	8000892 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000880:	f7ff fd28 	bl	80002d4 <HAL_GetTick>
 8000884:	0002      	movs	r2, r0
 8000886:	69bb      	ldr	r3, [r7, #24]
 8000888:	1ad3      	subs	r3, r2, r3
 800088a:	2b64      	cmp	r3, #100	; 0x64
 800088c:	d901      	bls.n	8000892 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800088e:	2303      	movs	r3, #3
 8000890:	e2e8      	b.n	8000e64 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000892:	4b82      	ldr	r3, [pc, #520]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 8000894:	681a      	ldr	r2, [r3, #0]
 8000896:	2380      	movs	r3, #128	; 0x80
 8000898:	029b      	lsls	r3, r3, #10
 800089a:	4013      	ands	r3, r2
 800089c:	d1f0      	bne.n	8000880 <HAL_RCC_OscConfig+0x11c>
 800089e:	e000      	b.n	80008a2 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008a0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	2202      	movs	r2, #2
 80008a8:	4013      	ands	r3, r2
 80008aa:	d100      	bne.n	80008ae <HAL_RCC_OscConfig+0x14a>
 80008ac:	e06c      	b.n	8000988 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80008ae:	4b7b      	ldr	r3, [pc, #492]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 80008b0:	685b      	ldr	r3, [r3, #4]
 80008b2:	220c      	movs	r2, #12
 80008b4:	4013      	ands	r3, r2
 80008b6:	d00e      	beq.n	80008d6 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80008b8:	4b78      	ldr	r3, [pc, #480]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 80008ba:	685b      	ldr	r3, [r3, #4]
 80008bc:	220c      	movs	r2, #12
 80008be:	4013      	ands	r3, r2
 80008c0:	2b08      	cmp	r3, #8
 80008c2:	d11f      	bne.n	8000904 <HAL_RCC_OscConfig+0x1a0>
 80008c4:	4b75      	ldr	r3, [pc, #468]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 80008c6:	685a      	ldr	r2, [r3, #4]
 80008c8:	23c0      	movs	r3, #192	; 0xc0
 80008ca:	025b      	lsls	r3, r3, #9
 80008cc:	401a      	ands	r2, r3
 80008ce:	2380      	movs	r3, #128	; 0x80
 80008d0:	021b      	lsls	r3, r3, #8
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d116      	bne.n	8000904 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008d6:	4b71      	ldr	r3, [pc, #452]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	2202      	movs	r2, #2
 80008dc:	4013      	ands	r3, r2
 80008de:	d005      	beq.n	80008ec <HAL_RCC_OscConfig+0x188>
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	68db      	ldr	r3, [r3, #12]
 80008e4:	2b01      	cmp	r3, #1
 80008e6:	d001      	beq.n	80008ec <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80008e8:	2301      	movs	r3, #1
 80008ea:	e2bb      	b.n	8000e64 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008ec:	4b6b      	ldr	r3, [pc, #428]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	22f8      	movs	r2, #248	; 0xf8
 80008f2:	4393      	bics	r3, r2
 80008f4:	0019      	movs	r1, r3
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	691b      	ldr	r3, [r3, #16]
 80008fa:	00da      	lsls	r2, r3, #3
 80008fc:	4b67      	ldr	r3, [pc, #412]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 80008fe:	430a      	orrs	r2, r1
 8000900:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000902:	e041      	b.n	8000988 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	68db      	ldr	r3, [r3, #12]
 8000908:	2b00      	cmp	r3, #0
 800090a:	d024      	beq.n	8000956 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800090c:	4b63      	ldr	r3, [pc, #396]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 800090e:	681a      	ldr	r2, [r3, #0]
 8000910:	4b62      	ldr	r3, [pc, #392]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 8000912:	2101      	movs	r1, #1
 8000914:	430a      	orrs	r2, r1
 8000916:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000918:	f7ff fcdc 	bl	80002d4 <HAL_GetTick>
 800091c:	0003      	movs	r3, r0
 800091e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000920:	e008      	b.n	8000934 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000922:	f7ff fcd7 	bl	80002d4 <HAL_GetTick>
 8000926:	0002      	movs	r2, r0
 8000928:	69bb      	ldr	r3, [r7, #24]
 800092a:	1ad3      	subs	r3, r2, r3
 800092c:	2b02      	cmp	r3, #2
 800092e:	d901      	bls.n	8000934 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8000930:	2303      	movs	r3, #3
 8000932:	e297      	b.n	8000e64 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000934:	4b59      	ldr	r3, [pc, #356]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	2202      	movs	r2, #2
 800093a:	4013      	ands	r3, r2
 800093c:	d0f1      	beq.n	8000922 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800093e:	4b57      	ldr	r3, [pc, #348]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	22f8      	movs	r2, #248	; 0xf8
 8000944:	4393      	bics	r3, r2
 8000946:	0019      	movs	r1, r3
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	691b      	ldr	r3, [r3, #16]
 800094c:	00da      	lsls	r2, r3, #3
 800094e:	4b53      	ldr	r3, [pc, #332]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 8000950:	430a      	orrs	r2, r1
 8000952:	601a      	str	r2, [r3, #0]
 8000954:	e018      	b.n	8000988 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000956:	4b51      	ldr	r3, [pc, #324]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 8000958:	681a      	ldr	r2, [r3, #0]
 800095a:	4b50      	ldr	r3, [pc, #320]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 800095c:	2101      	movs	r1, #1
 800095e:	438a      	bics	r2, r1
 8000960:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000962:	f7ff fcb7 	bl	80002d4 <HAL_GetTick>
 8000966:	0003      	movs	r3, r0
 8000968:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800096a:	e008      	b.n	800097e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800096c:	f7ff fcb2 	bl	80002d4 <HAL_GetTick>
 8000970:	0002      	movs	r2, r0
 8000972:	69bb      	ldr	r3, [r7, #24]
 8000974:	1ad3      	subs	r3, r2, r3
 8000976:	2b02      	cmp	r3, #2
 8000978:	d901      	bls.n	800097e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800097a:	2303      	movs	r3, #3
 800097c:	e272      	b.n	8000e64 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800097e:	4b47      	ldr	r3, [pc, #284]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	2202      	movs	r2, #2
 8000984:	4013      	ands	r3, r2
 8000986:	d1f1      	bne.n	800096c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	2208      	movs	r2, #8
 800098e:	4013      	ands	r3, r2
 8000990:	d036      	beq.n	8000a00 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	69db      	ldr	r3, [r3, #28]
 8000996:	2b00      	cmp	r3, #0
 8000998:	d019      	beq.n	80009ce <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800099a:	4b40      	ldr	r3, [pc, #256]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 800099c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800099e:	4b3f      	ldr	r3, [pc, #252]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 80009a0:	2101      	movs	r1, #1
 80009a2:	430a      	orrs	r2, r1
 80009a4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009a6:	f7ff fc95 	bl	80002d4 <HAL_GetTick>
 80009aa:	0003      	movs	r3, r0
 80009ac:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009ae:	e008      	b.n	80009c2 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80009b0:	f7ff fc90 	bl	80002d4 <HAL_GetTick>
 80009b4:	0002      	movs	r2, r0
 80009b6:	69bb      	ldr	r3, [r7, #24]
 80009b8:	1ad3      	subs	r3, r2, r3
 80009ba:	2b02      	cmp	r3, #2
 80009bc:	d901      	bls.n	80009c2 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80009be:	2303      	movs	r3, #3
 80009c0:	e250      	b.n	8000e64 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009c2:	4b36      	ldr	r3, [pc, #216]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 80009c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009c6:	2202      	movs	r2, #2
 80009c8:	4013      	ands	r3, r2
 80009ca:	d0f1      	beq.n	80009b0 <HAL_RCC_OscConfig+0x24c>
 80009cc:	e018      	b.n	8000a00 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80009ce:	4b33      	ldr	r3, [pc, #204]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 80009d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80009d2:	4b32      	ldr	r3, [pc, #200]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 80009d4:	2101      	movs	r1, #1
 80009d6:	438a      	bics	r2, r1
 80009d8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009da:	f7ff fc7b 	bl	80002d4 <HAL_GetTick>
 80009de:	0003      	movs	r3, r0
 80009e0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009e2:	e008      	b.n	80009f6 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80009e4:	f7ff fc76 	bl	80002d4 <HAL_GetTick>
 80009e8:	0002      	movs	r2, r0
 80009ea:	69bb      	ldr	r3, [r7, #24]
 80009ec:	1ad3      	subs	r3, r2, r3
 80009ee:	2b02      	cmp	r3, #2
 80009f0:	d901      	bls.n	80009f6 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80009f2:	2303      	movs	r3, #3
 80009f4:	e236      	b.n	8000e64 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009f6:	4b29      	ldr	r3, [pc, #164]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 80009f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009fa:	2202      	movs	r2, #2
 80009fc:	4013      	ands	r3, r2
 80009fe:	d1f1      	bne.n	80009e4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	2204      	movs	r2, #4
 8000a06:	4013      	ands	r3, r2
 8000a08:	d100      	bne.n	8000a0c <HAL_RCC_OscConfig+0x2a8>
 8000a0a:	e0b5      	b.n	8000b78 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000a0c:	231f      	movs	r3, #31
 8000a0e:	18fb      	adds	r3, r7, r3
 8000a10:	2200      	movs	r2, #0
 8000a12:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a14:	4b21      	ldr	r3, [pc, #132]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 8000a16:	69da      	ldr	r2, [r3, #28]
 8000a18:	2380      	movs	r3, #128	; 0x80
 8000a1a:	055b      	lsls	r3, r3, #21
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	d111      	bne.n	8000a44 <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a20:	4b1e      	ldr	r3, [pc, #120]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 8000a22:	69da      	ldr	r2, [r3, #28]
 8000a24:	4b1d      	ldr	r3, [pc, #116]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 8000a26:	2180      	movs	r1, #128	; 0x80
 8000a28:	0549      	lsls	r1, r1, #21
 8000a2a:	430a      	orrs	r2, r1
 8000a2c:	61da      	str	r2, [r3, #28]
 8000a2e:	4b1b      	ldr	r3, [pc, #108]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 8000a30:	69da      	ldr	r2, [r3, #28]
 8000a32:	2380      	movs	r3, #128	; 0x80
 8000a34:	055b      	lsls	r3, r3, #21
 8000a36:	4013      	ands	r3, r2
 8000a38:	60fb      	str	r3, [r7, #12]
 8000a3a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000a3c:	231f      	movs	r3, #31
 8000a3e:	18fb      	adds	r3, r7, r3
 8000a40:	2201      	movs	r2, #1
 8000a42:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a44:	4b18      	ldr	r3, [pc, #96]	; (8000aa8 <HAL_RCC_OscConfig+0x344>)
 8000a46:	681a      	ldr	r2, [r3, #0]
 8000a48:	2380      	movs	r3, #128	; 0x80
 8000a4a:	005b      	lsls	r3, r3, #1
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	d11a      	bne.n	8000a86 <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a50:	4b15      	ldr	r3, [pc, #84]	; (8000aa8 <HAL_RCC_OscConfig+0x344>)
 8000a52:	681a      	ldr	r2, [r3, #0]
 8000a54:	4b14      	ldr	r3, [pc, #80]	; (8000aa8 <HAL_RCC_OscConfig+0x344>)
 8000a56:	2180      	movs	r1, #128	; 0x80
 8000a58:	0049      	lsls	r1, r1, #1
 8000a5a:	430a      	orrs	r2, r1
 8000a5c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000a5e:	f7ff fc39 	bl	80002d4 <HAL_GetTick>
 8000a62:	0003      	movs	r3, r0
 8000a64:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a66:	e008      	b.n	8000a7a <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a68:	f7ff fc34 	bl	80002d4 <HAL_GetTick>
 8000a6c:	0002      	movs	r2, r0
 8000a6e:	69bb      	ldr	r3, [r7, #24]
 8000a70:	1ad3      	subs	r3, r2, r3
 8000a72:	2b64      	cmp	r3, #100	; 0x64
 8000a74:	d901      	bls.n	8000a7a <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 8000a76:	2303      	movs	r3, #3
 8000a78:	e1f4      	b.n	8000e64 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a7a:	4b0b      	ldr	r3, [pc, #44]	; (8000aa8 <HAL_RCC_OscConfig+0x344>)
 8000a7c:	681a      	ldr	r2, [r3, #0]
 8000a7e:	2380      	movs	r3, #128	; 0x80
 8000a80:	005b      	lsls	r3, r3, #1
 8000a82:	4013      	ands	r3, r2
 8000a84:	d0f0      	beq.n	8000a68 <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	689b      	ldr	r3, [r3, #8]
 8000a8a:	2b01      	cmp	r3, #1
 8000a8c:	d10e      	bne.n	8000aac <HAL_RCC_OscConfig+0x348>
 8000a8e:	4b03      	ldr	r3, [pc, #12]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 8000a90:	6a1a      	ldr	r2, [r3, #32]
 8000a92:	4b02      	ldr	r3, [pc, #8]	; (8000a9c <HAL_RCC_OscConfig+0x338>)
 8000a94:	2101      	movs	r1, #1
 8000a96:	430a      	orrs	r2, r1
 8000a98:	621a      	str	r2, [r3, #32]
 8000a9a:	e035      	b.n	8000b08 <HAL_RCC_OscConfig+0x3a4>
 8000a9c:	40021000 	.word	0x40021000
 8000aa0:	fffeffff 	.word	0xfffeffff
 8000aa4:	fffbffff 	.word	0xfffbffff
 8000aa8:	40007000 	.word	0x40007000
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	689b      	ldr	r3, [r3, #8]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d10c      	bne.n	8000ace <HAL_RCC_OscConfig+0x36a>
 8000ab4:	4bca      	ldr	r3, [pc, #808]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000ab6:	6a1a      	ldr	r2, [r3, #32]
 8000ab8:	4bc9      	ldr	r3, [pc, #804]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000aba:	2101      	movs	r1, #1
 8000abc:	438a      	bics	r2, r1
 8000abe:	621a      	str	r2, [r3, #32]
 8000ac0:	4bc7      	ldr	r3, [pc, #796]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000ac2:	6a1a      	ldr	r2, [r3, #32]
 8000ac4:	4bc6      	ldr	r3, [pc, #792]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000ac6:	2104      	movs	r1, #4
 8000ac8:	438a      	bics	r2, r1
 8000aca:	621a      	str	r2, [r3, #32]
 8000acc:	e01c      	b.n	8000b08 <HAL_RCC_OscConfig+0x3a4>
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	689b      	ldr	r3, [r3, #8]
 8000ad2:	2b05      	cmp	r3, #5
 8000ad4:	d10c      	bne.n	8000af0 <HAL_RCC_OscConfig+0x38c>
 8000ad6:	4bc2      	ldr	r3, [pc, #776]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000ad8:	6a1a      	ldr	r2, [r3, #32]
 8000ada:	4bc1      	ldr	r3, [pc, #772]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000adc:	2104      	movs	r1, #4
 8000ade:	430a      	orrs	r2, r1
 8000ae0:	621a      	str	r2, [r3, #32]
 8000ae2:	4bbf      	ldr	r3, [pc, #764]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000ae4:	6a1a      	ldr	r2, [r3, #32]
 8000ae6:	4bbe      	ldr	r3, [pc, #760]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000ae8:	2101      	movs	r1, #1
 8000aea:	430a      	orrs	r2, r1
 8000aec:	621a      	str	r2, [r3, #32]
 8000aee:	e00b      	b.n	8000b08 <HAL_RCC_OscConfig+0x3a4>
 8000af0:	4bbb      	ldr	r3, [pc, #748]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000af2:	6a1a      	ldr	r2, [r3, #32]
 8000af4:	4bba      	ldr	r3, [pc, #744]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000af6:	2101      	movs	r1, #1
 8000af8:	438a      	bics	r2, r1
 8000afa:	621a      	str	r2, [r3, #32]
 8000afc:	4bb8      	ldr	r3, [pc, #736]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000afe:	6a1a      	ldr	r2, [r3, #32]
 8000b00:	4bb7      	ldr	r3, [pc, #732]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000b02:	2104      	movs	r1, #4
 8000b04:	438a      	bics	r2, r1
 8000b06:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	689b      	ldr	r3, [r3, #8]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d014      	beq.n	8000b3a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b10:	f7ff fbe0 	bl	80002d4 <HAL_GetTick>
 8000b14:	0003      	movs	r3, r0
 8000b16:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b18:	e009      	b.n	8000b2e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b1a:	f7ff fbdb 	bl	80002d4 <HAL_GetTick>
 8000b1e:	0002      	movs	r2, r0
 8000b20:	69bb      	ldr	r3, [r7, #24]
 8000b22:	1ad3      	subs	r3, r2, r3
 8000b24:	4aaf      	ldr	r2, [pc, #700]	; (8000de4 <HAL_RCC_OscConfig+0x680>)
 8000b26:	4293      	cmp	r3, r2
 8000b28:	d901      	bls.n	8000b2e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8000b2a:	2303      	movs	r3, #3
 8000b2c:	e19a      	b.n	8000e64 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b2e:	4bac      	ldr	r3, [pc, #688]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000b30:	6a1b      	ldr	r3, [r3, #32]
 8000b32:	2202      	movs	r2, #2
 8000b34:	4013      	ands	r3, r2
 8000b36:	d0f0      	beq.n	8000b1a <HAL_RCC_OscConfig+0x3b6>
 8000b38:	e013      	b.n	8000b62 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b3a:	f7ff fbcb 	bl	80002d4 <HAL_GetTick>
 8000b3e:	0003      	movs	r3, r0
 8000b40:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b42:	e009      	b.n	8000b58 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b44:	f7ff fbc6 	bl	80002d4 <HAL_GetTick>
 8000b48:	0002      	movs	r2, r0
 8000b4a:	69bb      	ldr	r3, [r7, #24]
 8000b4c:	1ad3      	subs	r3, r2, r3
 8000b4e:	4aa5      	ldr	r2, [pc, #660]	; (8000de4 <HAL_RCC_OscConfig+0x680>)
 8000b50:	4293      	cmp	r3, r2
 8000b52:	d901      	bls.n	8000b58 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8000b54:	2303      	movs	r3, #3
 8000b56:	e185      	b.n	8000e64 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b58:	4ba1      	ldr	r3, [pc, #644]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000b5a:	6a1b      	ldr	r3, [r3, #32]
 8000b5c:	2202      	movs	r2, #2
 8000b5e:	4013      	ands	r3, r2
 8000b60:	d1f0      	bne.n	8000b44 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000b62:	231f      	movs	r3, #31
 8000b64:	18fb      	adds	r3, r7, r3
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d105      	bne.n	8000b78 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b6c:	4b9c      	ldr	r3, [pc, #624]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000b6e:	69da      	ldr	r2, [r3, #28]
 8000b70:	4b9b      	ldr	r3, [pc, #620]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000b72:	499d      	ldr	r1, [pc, #628]	; (8000de8 <HAL_RCC_OscConfig+0x684>)
 8000b74:	400a      	ands	r2, r1
 8000b76:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	2210      	movs	r2, #16
 8000b7e:	4013      	ands	r3, r2
 8000b80:	d063      	beq.n	8000c4a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	695b      	ldr	r3, [r3, #20]
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d12a      	bne.n	8000be0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000b8a:	4b95      	ldr	r3, [pc, #596]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000b8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b8e:	4b94      	ldr	r3, [pc, #592]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000b90:	2104      	movs	r1, #4
 8000b92:	430a      	orrs	r2, r1
 8000b94:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000b96:	4b92      	ldr	r3, [pc, #584]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000b98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b9a:	4b91      	ldr	r3, [pc, #580]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000b9c:	2101      	movs	r1, #1
 8000b9e:	430a      	orrs	r2, r1
 8000ba0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ba2:	f7ff fb97 	bl	80002d4 <HAL_GetTick>
 8000ba6:	0003      	movs	r3, r0
 8000ba8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000baa:	e008      	b.n	8000bbe <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000bac:	f7ff fb92 	bl	80002d4 <HAL_GetTick>
 8000bb0:	0002      	movs	r2, r0
 8000bb2:	69bb      	ldr	r3, [r7, #24]
 8000bb4:	1ad3      	subs	r3, r2, r3
 8000bb6:	2b02      	cmp	r3, #2
 8000bb8:	d901      	bls.n	8000bbe <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8000bba:	2303      	movs	r3, #3
 8000bbc:	e152      	b.n	8000e64 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000bbe:	4b88      	ldr	r3, [pc, #544]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000bc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bc2:	2202      	movs	r2, #2
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	d0f1      	beq.n	8000bac <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000bc8:	4b85      	ldr	r3, [pc, #532]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000bca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bcc:	22f8      	movs	r2, #248	; 0xf8
 8000bce:	4393      	bics	r3, r2
 8000bd0:	0019      	movs	r1, r3
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	699b      	ldr	r3, [r3, #24]
 8000bd6:	00da      	lsls	r2, r3, #3
 8000bd8:	4b81      	ldr	r3, [pc, #516]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000bda:	430a      	orrs	r2, r1
 8000bdc:	635a      	str	r2, [r3, #52]	; 0x34
 8000bde:	e034      	b.n	8000c4a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	695b      	ldr	r3, [r3, #20]
 8000be4:	3305      	adds	r3, #5
 8000be6:	d111      	bne.n	8000c0c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000be8:	4b7d      	ldr	r3, [pc, #500]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000bea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bec:	4b7c      	ldr	r3, [pc, #496]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000bee:	2104      	movs	r1, #4
 8000bf0:	438a      	bics	r2, r1
 8000bf2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000bf4:	4b7a      	ldr	r3, [pc, #488]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000bf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bf8:	22f8      	movs	r2, #248	; 0xf8
 8000bfa:	4393      	bics	r3, r2
 8000bfc:	0019      	movs	r1, r3
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	699b      	ldr	r3, [r3, #24]
 8000c02:	00da      	lsls	r2, r3, #3
 8000c04:	4b76      	ldr	r3, [pc, #472]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000c06:	430a      	orrs	r2, r1
 8000c08:	635a      	str	r2, [r3, #52]	; 0x34
 8000c0a:	e01e      	b.n	8000c4a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000c0c:	4b74      	ldr	r3, [pc, #464]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000c0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c10:	4b73      	ldr	r3, [pc, #460]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000c12:	2104      	movs	r1, #4
 8000c14:	430a      	orrs	r2, r1
 8000c16:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8000c18:	4b71      	ldr	r3, [pc, #452]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000c1a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c1c:	4b70      	ldr	r3, [pc, #448]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000c1e:	2101      	movs	r1, #1
 8000c20:	438a      	bics	r2, r1
 8000c22:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c24:	f7ff fb56 	bl	80002d4 <HAL_GetTick>
 8000c28:	0003      	movs	r3, r0
 8000c2a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000c2c:	e008      	b.n	8000c40 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000c2e:	f7ff fb51 	bl	80002d4 <HAL_GetTick>
 8000c32:	0002      	movs	r2, r0
 8000c34:	69bb      	ldr	r3, [r7, #24]
 8000c36:	1ad3      	subs	r3, r2, r3
 8000c38:	2b02      	cmp	r3, #2
 8000c3a:	d901      	bls.n	8000c40 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8000c3c:	2303      	movs	r3, #3
 8000c3e:	e111      	b.n	8000e64 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000c40:	4b67      	ldr	r3, [pc, #412]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000c42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c44:	2202      	movs	r2, #2
 8000c46:	4013      	ands	r3, r2
 8000c48:	d1f1      	bne.n	8000c2e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	2220      	movs	r2, #32
 8000c50:	4013      	ands	r3, r2
 8000c52:	d05c      	beq.n	8000d0e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000c54:	4b62      	ldr	r3, [pc, #392]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	220c      	movs	r2, #12
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	2b0c      	cmp	r3, #12
 8000c5e:	d00e      	beq.n	8000c7e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000c60:	4b5f      	ldr	r3, [pc, #380]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	220c      	movs	r2, #12
 8000c66:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000c68:	2b08      	cmp	r3, #8
 8000c6a:	d114      	bne.n	8000c96 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000c6c:	4b5c      	ldr	r3, [pc, #368]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000c6e:	685a      	ldr	r2, [r3, #4]
 8000c70:	23c0      	movs	r3, #192	; 0xc0
 8000c72:	025b      	lsls	r3, r3, #9
 8000c74:	401a      	ands	r2, r3
 8000c76:	23c0      	movs	r3, #192	; 0xc0
 8000c78:	025b      	lsls	r3, r3, #9
 8000c7a:	429a      	cmp	r2, r3
 8000c7c:	d10b      	bne.n	8000c96 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000c7e:	4b58      	ldr	r3, [pc, #352]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000c80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c82:	2380      	movs	r3, #128	; 0x80
 8000c84:	025b      	lsls	r3, r3, #9
 8000c86:	4013      	ands	r3, r2
 8000c88:	d040      	beq.n	8000d0c <HAL_RCC_OscConfig+0x5a8>
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	6a1b      	ldr	r3, [r3, #32]
 8000c8e:	2b01      	cmp	r3, #1
 8000c90:	d03c      	beq.n	8000d0c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8000c92:	2301      	movs	r3, #1
 8000c94:	e0e6      	b.n	8000e64 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	6a1b      	ldr	r3, [r3, #32]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d01b      	beq.n	8000cd6 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8000c9e:	4b50      	ldr	r3, [pc, #320]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000ca0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ca2:	4b4f      	ldr	r3, [pc, #316]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000ca4:	2180      	movs	r1, #128	; 0x80
 8000ca6:	0249      	lsls	r1, r1, #9
 8000ca8:	430a      	orrs	r2, r1
 8000caa:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cac:	f7ff fb12 	bl	80002d4 <HAL_GetTick>
 8000cb0:	0003      	movs	r3, r0
 8000cb2:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000cb4:	e008      	b.n	8000cc8 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000cb6:	f7ff fb0d 	bl	80002d4 <HAL_GetTick>
 8000cba:	0002      	movs	r2, r0
 8000cbc:	69bb      	ldr	r3, [r7, #24]
 8000cbe:	1ad3      	subs	r3, r2, r3
 8000cc0:	2b02      	cmp	r3, #2
 8000cc2:	d901      	bls.n	8000cc8 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8000cc4:	2303      	movs	r3, #3
 8000cc6:	e0cd      	b.n	8000e64 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000cc8:	4b45      	ldr	r3, [pc, #276]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000cca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ccc:	2380      	movs	r3, #128	; 0x80
 8000cce:	025b      	lsls	r3, r3, #9
 8000cd0:	4013      	ands	r3, r2
 8000cd2:	d0f0      	beq.n	8000cb6 <HAL_RCC_OscConfig+0x552>
 8000cd4:	e01b      	b.n	8000d0e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8000cd6:	4b42      	ldr	r3, [pc, #264]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000cd8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cda:	4b41      	ldr	r3, [pc, #260]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000cdc:	4943      	ldr	r1, [pc, #268]	; (8000dec <HAL_RCC_OscConfig+0x688>)
 8000cde:	400a      	ands	r2, r1
 8000ce0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ce2:	f7ff faf7 	bl	80002d4 <HAL_GetTick>
 8000ce6:	0003      	movs	r3, r0
 8000ce8:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000cea:	e008      	b.n	8000cfe <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000cec:	f7ff faf2 	bl	80002d4 <HAL_GetTick>
 8000cf0:	0002      	movs	r2, r0
 8000cf2:	69bb      	ldr	r3, [r7, #24]
 8000cf4:	1ad3      	subs	r3, r2, r3
 8000cf6:	2b02      	cmp	r3, #2
 8000cf8:	d901      	bls.n	8000cfe <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8000cfa:	2303      	movs	r3, #3
 8000cfc:	e0b2      	b.n	8000e64 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000cfe:	4b38      	ldr	r3, [pc, #224]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000d00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d02:	2380      	movs	r3, #128	; 0x80
 8000d04:	025b      	lsls	r3, r3, #9
 8000d06:	4013      	ands	r3, r2
 8000d08:	d1f0      	bne.n	8000cec <HAL_RCC_OscConfig+0x588>
 8000d0a:	e000      	b.n	8000d0e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000d0c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d100      	bne.n	8000d18 <HAL_RCC_OscConfig+0x5b4>
 8000d16:	e0a4      	b.n	8000e62 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000d18:	4b31      	ldr	r3, [pc, #196]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	220c      	movs	r2, #12
 8000d1e:	4013      	ands	r3, r2
 8000d20:	2b08      	cmp	r3, #8
 8000d22:	d100      	bne.n	8000d26 <HAL_RCC_OscConfig+0x5c2>
 8000d24:	e078      	b.n	8000e18 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d2a:	2b02      	cmp	r3, #2
 8000d2c:	d14c      	bne.n	8000dc8 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d2e:	4b2c      	ldr	r3, [pc, #176]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000d30:	681a      	ldr	r2, [r3, #0]
 8000d32:	4b2b      	ldr	r3, [pc, #172]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000d34:	492e      	ldr	r1, [pc, #184]	; (8000df0 <HAL_RCC_OscConfig+0x68c>)
 8000d36:	400a      	ands	r2, r1
 8000d38:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d3a:	f7ff facb 	bl	80002d4 <HAL_GetTick>
 8000d3e:	0003      	movs	r3, r0
 8000d40:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d42:	e008      	b.n	8000d56 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d44:	f7ff fac6 	bl	80002d4 <HAL_GetTick>
 8000d48:	0002      	movs	r2, r0
 8000d4a:	69bb      	ldr	r3, [r7, #24]
 8000d4c:	1ad3      	subs	r3, r2, r3
 8000d4e:	2b02      	cmp	r3, #2
 8000d50:	d901      	bls.n	8000d56 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8000d52:	2303      	movs	r3, #3
 8000d54:	e086      	b.n	8000e64 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d56:	4b22      	ldr	r3, [pc, #136]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000d58:	681a      	ldr	r2, [r3, #0]
 8000d5a:	2380      	movs	r3, #128	; 0x80
 8000d5c:	049b      	lsls	r3, r3, #18
 8000d5e:	4013      	ands	r3, r2
 8000d60:	d1f0      	bne.n	8000d44 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d62:	4b1f      	ldr	r3, [pc, #124]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d66:	220f      	movs	r2, #15
 8000d68:	4393      	bics	r3, r2
 8000d6a:	0019      	movs	r1, r3
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d70:	4b1b      	ldr	r3, [pc, #108]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000d72:	430a      	orrs	r2, r1
 8000d74:	62da      	str	r2, [r3, #44]	; 0x2c
 8000d76:	4b1a      	ldr	r3, [pc, #104]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	4a1e      	ldr	r2, [pc, #120]	; (8000df4 <HAL_RCC_OscConfig+0x690>)
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	0019      	movs	r1, r3
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d88:	431a      	orrs	r2, r3
 8000d8a:	4b15      	ldr	r3, [pc, #84]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000d8c:	430a      	orrs	r2, r1
 8000d8e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000d90:	4b13      	ldr	r3, [pc, #76]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000d92:	681a      	ldr	r2, [r3, #0]
 8000d94:	4b12      	ldr	r3, [pc, #72]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000d96:	2180      	movs	r1, #128	; 0x80
 8000d98:	0449      	lsls	r1, r1, #17
 8000d9a:	430a      	orrs	r2, r1
 8000d9c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d9e:	f7ff fa99 	bl	80002d4 <HAL_GetTick>
 8000da2:	0003      	movs	r3, r0
 8000da4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000da6:	e008      	b.n	8000dba <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000da8:	f7ff fa94 	bl	80002d4 <HAL_GetTick>
 8000dac:	0002      	movs	r2, r0
 8000dae:	69bb      	ldr	r3, [r7, #24]
 8000db0:	1ad3      	subs	r3, r2, r3
 8000db2:	2b02      	cmp	r3, #2
 8000db4:	d901      	bls.n	8000dba <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8000db6:	2303      	movs	r3, #3
 8000db8:	e054      	b.n	8000e64 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000dba:	4b09      	ldr	r3, [pc, #36]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000dbc:	681a      	ldr	r2, [r3, #0]
 8000dbe:	2380      	movs	r3, #128	; 0x80
 8000dc0:	049b      	lsls	r3, r3, #18
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	d0f0      	beq.n	8000da8 <HAL_RCC_OscConfig+0x644>
 8000dc6:	e04c      	b.n	8000e62 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000dc8:	4b05      	ldr	r3, [pc, #20]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	4b04      	ldr	r3, [pc, #16]	; (8000de0 <HAL_RCC_OscConfig+0x67c>)
 8000dce:	4908      	ldr	r1, [pc, #32]	; (8000df0 <HAL_RCC_OscConfig+0x68c>)
 8000dd0:	400a      	ands	r2, r1
 8000dd2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dd4:	f7ff fa7e 	bl	80002d4 <HAL_GetTick>
 8000dd8:	0003      	movs	r3, r0
 8000dda:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ddc:	e015      	b.n	8000e0a <HAL_RCC_OscConfig+0x6a6>
 8000dde:	46c0      	nop			; (mov r8, r8)
 8000de0:	40021000 	.word	0x40021000
 8000de4:	00001388 	.word	0x00001388
 8000de8:	efffffff 	.word	0xefffffff
 8000dec:	fffeffff 	.word	0xfffeffff
 8000df0:	feffffff 	.word	0xfeffffff
 8000df4:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000df8:	f7ff fa6c 	bl	80002d4 <HAL_GetTick>
 8000dfc:	0002      	movs	r2, r0
 8000dfe:	69bb      	ldr	r3, [r7, #24]
 8000e00:	1ad3      	subs	r3, r2, r3
 8000e02:	2b02      	cmp	r3, #2
 8000e04:	d901      	bls.n	8000e0a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8000e06:	2303      	movs	r3, #3
 8000e08:	e02c      	b.n	8000e64 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e0a:	4b18      	ldr	r3, [pc, #96]	; (8000e6c <HAL_RCC_OscConfig+0x708>)
 8000e0c:	681a      	ldr	r2, [r3, #0]
 8000e0e:	2380      	movs	r3, #128	; 0x80
 8000e10:	049b      	lsls	r3, r3, #18
 8000e12:	4013      	ands	r3, r2
 8000e14:	d1f0      	bne.n	8000df8 <HAL_RCC_OscConfig+0x694>
 8000e16:	e024      	b.n	8000e62 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	d101      	bne.n	8000e24 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8000e20:	2301      	movs	r3, #1
 8000e22:	e01f      	b.n	8000e64 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8000e24:	4b11      	ldr	r3, [pc, #68]	; (8000e6c <HAL_RCC_OscConfig+0x708>)
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8000e2a:	4b10      	ldr	r3, [pc, #64]	; (8000e6c <HAL_RCC_OscConfig+0x708>)
 8000e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e2e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e30:	697a      	ldr	r2, [r7, #20]
 8000e32:	23c0      	movs	r3, #192	; 0xc0
 8000e34:	025b      	lsls	r3, r3, #9
 8000e36:	401a      	ands	r2, r3
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	d10e      	bne.n	8000e5e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8000e40:	693b      	ldr	r3, [r7, #16]
 8000e42:	220f      	movs	r2, #15
 8000e44:	401a      	ands	r2, r3
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	d107      	bne.n	8000e5e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8000e4e:	697a      	ldr	r2, [r7, #20]
 8000e50:	23f0      	movs	r3, #240	; 0xf0
 8000e52:	039b      	lsls	r3, r3, #14
 8000e54:	401a      	ands	r2, r3
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d001      	beq.n	8000e62 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	e000      	b.n	8000e64 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8000e62:	2300      	movs	r3, #0
}
 8000e64:	0018      	movs	r0, r3
 8000e66:	46bd      	mov	sp, r7
 8000e68:	b008      	add	sp, #32
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	40021000 	.word	0x40021000

08000e70 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
 8000e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d101      	bne.n	8000e84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000e80:	2301      	movs	r3, #1
 8000e82:	e0bf      	b.n	8001004 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000e84:	4b61      	ldr	r3, [pc, #388]	; (800100c <HAL_RCC_ClockConfig+0x19c>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	2201      	movs	r2, #1
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	683a      	ldr	r2, [r7, #0]
 8000e8e:	429a      	cmp	r2, r3
 8000e90:	d911      	bls.n	8000eb6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e92:	4b5e      	ldr	r3, [pc, #376]	; (800100c <HAL_RCC_ClockConfig+0x19c>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	2201      	movs	r2, #1
 8000e98:	4393      	bics	r3, r2
 8000e9a:	0019      	movs	r1, r3
 8000e9c:	4b5b      	ldr	r3, [pc, #364]	; (800100c <HAL_RCC_ClockConfig+0x19c>)
 8000e9e:	683a      	ldr	r2, [r7, #0]
 8000ea0:	430a      	orrs	r2, r1
 8000ea2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000ea4:	4b59      	ldr	r3, [pc, #356]	; (800100c <HAL_RCC_ClockConfig+0x19c>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	4013      	ands	r3, r2
 8000eac:	683a      	ldr	r2, [r7, #0]
 8000eae:	429a      	cmp	r2, r3
 8000eb0:	d001      	beq.n	8000eb6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	e0a6      	b.n	8001004 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	2202      	movs	r2, #2
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	d015      	beq.n	8000eec <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2204      	movs	r2, #4
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	d006      	beq.n	8000ed8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8000eca:	4b51      	ldr	r3, [pc, #324]	; (8001010 <HAL_RCC_ClockConfig+0x1a0>)
 8000ecc:	685a      	ldr	r2, [r3, #4]
 8000ece:	4b50      	ldr	r3, [pc, #320]	; (8001010 <HAL_RCC_ClockConfig+0x1a0>)
 8000ed0:	21e0      	movs	r1, #224	; 0xe0
 8000ed2:	00c9      	lsls	r1, r1, #3
 8000ed4:	430a      	orrs	r2, r1
 8000ed6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ed8:	4b4d      	ldr	r3, [pc, #308]	; (8001010 <HAL_RCC_ClockConfig+0x1a0>)
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	22f0      	movs	r2, #240	; 0xf0
 8000ede:	4393      	bics	r3, r2
 8000ee0:	0019      	movs	r1, r3
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	689a      	ldr	r2, [r3, #8]
 8000ee6:	4b4a      	ldr	r3, [pc, #296]	; (8001010 <HAL_RCC_ClockConfig+0x1a0>)
 8000ee8:	430a      	orrs	r2, r1
 8000eea:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	d04c      	beq.n	8000f90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	2b01      	cmp	r3, #1
 8000efc:	d107      	bne.n	8000f0e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000efe:	4b44      	ldr	r3, [pc, #272]	; (8001010 <HAL_RCC_ClockConfig+0x1a0>)
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	2380      	movs	r3, #128	; 0x80
 8000f04:	029b      	lsls	r3, r3, #10
 8000f06:	4013      	ands	r3, r2
 8000f08:	d120      	bne.n	8000f4c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e07a      	b.n	8001004 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	2b02      	cmp	r3, #2
 8000f14:	d107      	bne.n	8000f26 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f16:	4b3e      	ldr	r3, [pc, #248]	; (8001010 <HAL_RCC_ClockConfig+0x1a0>)
 8000f18:	681a      	ldr	r2, [r3, #0]
 8000f1a:	2380      	movs	r3, #128	; 0x80
 8000f1c:	049b      	lsls	r3, r3, #18
 8000f1e:	4013      	ands	r3, r2
 8000f20:	d114      	bne.n	8000f4c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8000f22:	2301      	movs	r3, #1
 8000f24:	e06e      	b.n	8001004 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	2b03      	cmp	r3, #3
 8000f2c:	d107      	bne.n	8000f3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000f2e:	4b38      	ldr	r3, [pc, #224]	; (8001010 <HAL_RCC_ClockConfig+0x1a0>)
 8000f30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f32:	2380      	movs	r3, #128	; 0x80
 8000f34:	025b      	lsls	r3, r3, #9
 8000f36:	4013      	ands	r3, r2
 8000f38:	d108      	bne.n	8000f4c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e062      	b.n	8001004 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f3e:	4b34      	ldr	r3, [pc, #208]	; (8001010 <HAL_RCC_ClockConfig+0x1a0>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	2202      	movs	r2, #2
 8000f44:	4013      	ands	r3, r2
 8000f46:	d101      	bne.n	8000f4c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	e05b      	b.n	8001004 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f4c:	4b30      	ldr	r3, [pc, #192]	; (8001010 <HAL_RCC_ClockConfig+0x1a0>)
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	2203      	movs	r2, #3
 8000f52:	4393      	bics	r3, r2
 8000f54:	0019      	movs	r1, r3
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	685a      	ldr	r2, [r3, #4]
 8000f5a:	4b2d      	ldr	r3, [pc, #180]	; (8001010 <HAL_RCC_ClockConfig+0x1a0>)
 8000f5c:	430a      	orrs	r2, r1
 8000f5e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000f60:	f7ff f9b8 	bl	80002d4 <HAL_GetTick>
 8000f64:	0003      	movs	r3, r0
 8000f66:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f68:	e009      	b.n	8000f7e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f6a:	f7ff f9b3 	bl	80002d4 <HAL_GetTick>
 8000f6e:	0002      	movs	r2, r0
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	1ad3      	subs	r3, r2, r3
 8000f74:	4a27      	ldr	r2, [pc, #156]	; (8001014 <HAL_RCC_ClockConfig+0x1a4>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d901      	bls.n	8000f7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000f7a:	2303      	movs	r3, #3
 8000f7c:	e042      	b.n	8001004 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f7e:	4b24      	ldr	r3, [pc, #144]	; (8001010 <HAL_RCC_ClockConfig+0x1a0>)
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	220c      	movs	r2, #12
 8000f84:	401a      	ands	r2, r3
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	009b      	lsls	r3, r3, #2
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	d1ec      	bne.n	8000f6a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000f90:	4b1e      	ldr	r3, [pc, #120]	; (800100c <HAL_RCC_ClockConfig+0x19c>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2201      	movs	r2, #1
 8000f96:	4013      	ands	r3, r2
 8000f98:	683a      	ldr	r2, [r7, #0]
 8000f9a:	429a      	cmp	r2, r3
 8000f9c:	d211      	bcs.n	8000fc2 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f9e:	4b1b      	ldr	r3, [pc, #108]	; (800100c <HAL_RCC_ClockConfig+0x19c>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	4393      	bics	r3, r2
 8000fa6:	0019      	movs	r1, r3
 8000fa8:	4b18      	ldr	r3, [pc, #96]	; (800100c <HAL_RCC_ClockConfig+0x19c>)
 8000faa:	683a      	ldr	r2, [r7, #0]
 8000fac:	430a      	orrs	r2, r1
 8000fae:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fb0:	4b16      	ldr	r3, [pc, #88]	; (800100c <HAL_RCC_ClockConfig+0x19c>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	683a      	ldr	r2, [r7, #0]
 8000fba:	429a      	cmp	r2, r3
 8000fbc:	d001      	beq.n	8000fc2 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e020      	b.n	8001004 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	2204      	movs	r2, #4
 8000fc8:	4013      	ands	r3, r2
 8000fca:	d009      	beq.n	8000fe0 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000fcc:	4b10      	ldr	r3, [pc, #64]	; (8001010 <HAL_RCC_ClockConfig+0x1a0>)
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	4a11      	ldr	r2, [pc, #68]	; (8001018 <HAL_RCC_ClockConfig+0x1a8>)
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	0019      	movs	r1, r3
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	68da      	ldr	r2, [r3, #12]
 8000fda:	4b0d      	ldr	r3, [pc, #52]	; (8001010 <HAL_RCC_ClockConfig+0x1a0>)
 8000fdc:	430a      	orrs	r2, r1
 8000fde:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000fe0:	f000 f820 	bl	8001024 <HAL_RCC_GetSysClockFreq>
 8000fe4:	0001      	movs	r1, r0
 8000fe6:	4b0a      	ldr	r3, [pc, #40]	; (8001010 <HAL_RCC_ClockConfig+0x1a0>)
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	091b      	lsrs	r3, r3, #4
 8000fec:	220f      	movs	r2, #15
 8000fee:	4013      	ands	r3, r2
 8000ff0:	4a0a      	ldr	r2, [pc, #40]	; (800101c <HAL_RCC_ClockConfig+0x1ac>)
 8000ff2:	5cd3      	ldrb	r3, [r2, r3]
 8000ff4:	000a      	movs	r2, r1
 8000ff6:	40da      	lsrs	r2, r3
 8000ff8:	4b09      	ldr	r3, [pc, #36]	; (8001020 <HAL_RCC_ClockConfig+0x1b0>)
 8000ffa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000ffc:	2000      	movs	r0, #0
 8000ffe:	f7ff f923 	bl	8000248 <HAL_InitTick>
  
  return HAL_OK;
 8001002:	2300      	movs	r3, #0
}
 8001004:	0018      	movs	r0, r3
 8001006:	46bd      	mov	sp, r7
 8001008:	b004      	add	sp, #16
 800100a:	bd80      	pop	{r7, pc}
 800100c:	40022000 	.word	0x40022000
 8001010:	40021000 	.word	0x40021000
 8001014:	00001388 	.word	0x00001388
 8001018:	fffff8ff 	.word	0xfffff8ff
 800101c:	08002b04 	.word	0x08002b04
 8001020:	20000008 	.word	0x20000008

08001024 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001024:	b590      	push	{r4, r7, lr}
 8001026:	b08f      	sub	sp, #60	; 0x3c
 8001028:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800102a:	2314      	movs	r3, #20
 800102c:	18fb      	adds	r3, r7, r3
 800102e:	4a37      	ldr	r2, [pc, #220]	; (800110c <HAL_RCC_GetSysClockFreq+0xe8>)
 8001030:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001032:	c313      	stmia	r3!, {r0, r1, r4}
 8001034:	6812      	ldr	r2, [r2, #0]
 8001036:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001038:	1d3b      	adds	r3, r7, #4
 800103a:	4a35      	ldr	r2, [pc, #212]	; (8001110 <HAL_RCC_GetSysClockFreq+0xec>)
 800103c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800103e:	c313      	stmia	r3!, {r0, r1, r4}
 8001040:	6812      	ldr	r2, [r2, #0]
 8001042:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001044:	2300      	movs	r3, #0
 8001046:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001048:	2300      	movs	r3, #0
 800104a:	62bb      	str	r3, [r7, #40]	; 0x28
 800104c:	2300      	movs	r3, #0
 800104e:	637b      	str	r3, [r7, #52]	; 0x34
 8001050:	2300      	movs	r3, #0
 8001052:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001054:	2300      	movs	r3, #0
 8001056:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001058:	4b2e      	ldr	r3, [pc, #184]	; (8001114 <HAL_RCC_GetSysClockFreq+0xf0>)
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800105e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001060:	220c      	movs	r2, #12
 8001062:	4013      	ands	r3, r2
 8001064:	2b08      	cmp	r3, #8
 8001066:	d006      	beq.n	8001076 <HAL_RCC_GetSysClockFreq+0x52>
 8001068:	2b0c      	cmp	r3, #12
 800106a:	d043      	beq.n	80010f4 <HAL_RCC_GetSysClockFreq+0xd0>
 800106c:	2b04      	cmp	r3, #4
 800106e:	d144      	bne.n	80010fa <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001070:	4b29      	ldr	r3, [pc, #164]	; (8001118 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001072:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001074:	e044      	b.n	8001100 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001078:	0c9b      	lsrs	r3, r3, #18
 800107a:	220f      	movs	r2, #15
 800107c:	4013      	ands	r3, r2
 800107e:	2214      	movs	r2, #20
 8001080:	18ba      	adds	r2, r7, r2
 8001082:	5cd3      	ldrb	r3, [r2, r3]
 8001084:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001086:	4b23      	ldr	r3, [pc, #140]	; (8001114 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800108a:	220f      	movs	r2, #15
 800108c:	4013      	ands	r3, r2
 800108e:	1d3a      	adds	r2, r7, #4
 8001090:	5cd3      	ldrb	r3, [r2, r3]
 8001092:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001094:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001096:	23c0      	movs	r3, #192	; 0xc0
 8001098:	025b      	lsls	r3, r3, #9
 800109a:	401a      	ands	r2, r3
 800109c:	2380      	movs	r3, #128	; 0x80
 800109e:	025b      	lsls	r3, r3, #9
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d109      	bne.n	80010b8 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80010a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80010a6:	481c      	ldr	r0, [pc, #112]	; (8001118 <HAL_RCC_GetSysClockFreq+0xf4>)
 80010a8:	f7ff f82e 	bl	8000108 <__udivsi3>
 80010ac:	0003      	movs	r3, r0
 80010ae:	001a      	movs	r2, r3
 80010b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010b2:	4353      	muls	r3, r2
 80010b4:	637b      	str	r3, [r7, #52]	; 0x34
 80010b6:	e01a      	b.n	80010ee <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80010b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80010ba:	23c0      	movs	r3, #192	; 0xc0
 80010bc:	025b      	lsls	r3, r3, #9
 80010be:	401a      	ands	r2, r3
 80010c0:	23c0      	movs	r3, #192	; 0xc0
 80010c2:	025b      	lsls	r3, r3, #9
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d109      	bne.n	80010dc <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80010c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80010ca:	4814      	ldr	r0, [pc, #80]	; (800111c <HAL_RCC_GetSysClockFreq+0xf8>)
 80010cc:	f7ff f81c 	bl	8000108 <__udivsi3>
 80010d0:	0003      	movs	r3, r0
 80010d2:	001a      	movs	r2, r3
 80010d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010d6:	4353      	muls	r3, r2
 80010d8:	637b      	str	r3, [r7, #52]	; 0x34
 80010da:	e008      	b.n	80010ee <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80010dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80010de:	480e      	ldr	r0, [pc, #56]	; (8001118 <HAL_RCC_GetSysClockFreq+0xf4>)
 80010e0:	f7ff f812 	bl	8000108 <__udivsi3>
 80010e4:	0003      	movs	r3, r0
 80010e6:	001a      	movs	r2, r3
 80010e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ea:	4353      	muls	r3, r2
 80010ec:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80010ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010f0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80010f2:	e005      	b.n	8001100 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80010f4:	4b09      	ldr	r3, [pc, #36]	; (800111c <HAL_RCC_GetSysClockFreq+0xf8>)
 80010f6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80010f8:	e002      	b.n	8001100 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80010fa:	4b07      	ldr	r3, [pc, #28]	; (8001118 <HAL_RCC_GetSysClockFreq+0xf4>)
 80010fc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80010fe:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001102:	0018      	movs	r0, r3
 8001104:	46bd      	mov	sp, r7
 8001106:	b00f      	add	sp, #60	; 0x3c
 8001108:	bd90      	pop	{r4, r7, pc}
 800110a:	46c0      	nop			; (mov r8, r8)
 800110c:	08002ae4 	.word	0x08002ae4
 8001110:	08002af4 	.word	0x08002af4
 8001114:	40021000 	.word	0x40021000
 8001118:	007a1200 	.word	0x007a1200
 800111c:	02dc6c00 	.word	0x02dc6c00

08001120 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d101      	bne.n	8001132 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800112e:	2301      	movs	r3, #1
 8001130:	e08a      	b.n	8001248 <HAL_SPI_Init+0x128>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2200      	movs	r2, #0
 8001136:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	225d      	movs	r2, #93	; 0x5d
 800113c:	5c9b      	ldrb	r3, [r3, r2]
 800113e:	b2db      	uxtb	r3, r3
 8001140:	2b00      	cmp	r3, #0
 8001142:	d107      	bne.n	8001154 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	225c      	movs	r2, #92	; 0x5c
 8001148:	2100      	movs	r1, #0
 800114a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	0018      	movs	r0, r3
 8001150:	f001 fbe2 	bl	8002918 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	225d      	movs	r2, #93	; 0x5d
 8001158:	2102      	movs	r1, #2
 800115a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	2140      	movs	r1, #64	; 0x40
 8001168:	438a      	bics	r2, r1
 800116a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	68da      	ldr	r2, [r3, #12]
 8001170:	23e0      	movs	r3, #224	; 0xe0
 8001172:	00db      	lsls	r3, r3, #3
 8001174:	429a      	cmp	r2, r3
 8001176:	d902      	bls.n	800117e <HAL_SPI_Init+0x5e>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001178:	2300      	movs	r3, #0
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	e002      	b.n	8001184 <HAL_SPI_Init+0x64>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800117e:	2380      	movs	r3, #128	; 0x80
 8001180:	015b      	lsls	r3, r3, #5
 8001182:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	68da      	ldr	r2, [r3, #12]
 8001188:	23f0      	movs	r3, #240	; 0xf0
 800118a:	011b      	lsls	r3, r3, #4
 800118c:	429a      	cmp	r2, r3
 800118e:	d008      	beq.n	80011a2 <HAL_SPI_Init+0x82>
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	68da      	ldr	r2, [r3, #12]
 8001194:	23e0      	movs	r3, #224	; 0xe0
 8001196:	00db      	lsls	r3, r3, #3
 8001198:	429a      	cmp	r2, r3
 800119a:	d002      	beq.n	80011a2 <HAL_SPI_Init+0x82>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2200      	movs	r2, #0
 80011a0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d10c      	bne.n	80011c4 <HAL_SPI_Init+0xa4>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	68da      	ldr	r2, [r3, #12]
 80011ae:	23e0      	movs	r3, #224	; 0xe0
 80011b0:	00db      	lsls	r3, r3, #3
 80011b2:	429a      	cmp	r2, r3
 80011b4:	d903      	bls.n	80011be <HAL_SPI_Init+0x9e>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2202      	movs	r2, #2
 80011ba:	631a      	str	r2, [r3, #48]	; 0x30
 80011bc:	e002      	b.n	80011c4 <HAL_SPI_Init+0xa4>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2201      	movs	r2, #1
 80011c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	685a      	ldr	r2, [r3, #4]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	431a      	orrs	r2, r3
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	691b      	ldr	r3, [r3, #16]
 80011d2:	431a      	orrs	r2, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	695b      	ldr	r3, [r3, #20]
 80011d8:	431a      	orrs	r2, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6999      	ldr	r1, [r3, #24]
 80011de:	2380      	movs	r3, #128	; 0x80
 80011e0:	009b      	lsls	r3, r3, #2
 80011e2:	400b      	ands	r3, r1
 80011e4:	431a      	orrs	r2, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	69db      	ldr	r3, [r3, #28]
 80011ea:	431a      	orrs	r2, r3
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6a1b      	ldr	r3, [r3, #32]
 80011f0:	431a      	orrs	r2, r3
 80011f2:	0011      	movs	r1, r2
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	430a      	orrs	r2, r1
 80011fe:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	699b      	ldr	r3, [r3, #24]
 8001204:	0c1b      	lsrs	r3, r3, #16
 8001206:	2204      	movs	r2, #4
 8001208:	401a      	ands	r2, r3
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800120e:	431a      	orrs	r2, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001214:	431a      	orrs	r2, r3
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	68db      	ldr	r3, [r3, #12]
 800121a:	431a      	orrs	r2, r3
 800121c:	0011      	movs	r1, r2
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	68fa      	ldr	r2, [r7, #12]
 8001224:	430a      	orrs	r2, r1
 8001226:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	69da      	ldr	r2, [r3, #28]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4907      	ldr	r1, [pc, #28]	; (8001250 <HAL_SPI_Init+0x130>)
 8001234:	400a      	ands	r2, r1
 8001236:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2200      	movs	r2, #0
 800123c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	225d      	movs	r2, #93	; 0x5d
 8001242:	2101      	movs	r1, #1
 8001244:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001246:	2300      	movs	r3, #0
}
 8001248:	0018      	movs	r0, r3
 800124a:	46bd      	mov	sp, r7
 800124c:	b004      	add	sp, #16
 800124e:	bd80      	pop	{r7, pc}
 8001250:	fffff7ff 	.word	0xfffff7ff

08001254 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b088      	sub	sp, #32
 8001258:	af00      	add	r7, sp, #0
 800125a:	60f8      	str	r0, [r7, #12]
 800125c:	60b9      	str	r1, [r7, #8]
 800125e:	603b      	str	r3, [r7, #0]
 8001260:	1dbb      	adds	r3, r7, #6
 8001262:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001264:	231f      	movs	r3, #31
 8001266:	18fb      	adds	r3, r7, r3
 8001268:	2200      	movs	r2, #0
 800126a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	225c      	movs	r2, #92	; 0x5c
 8001270:	5c9b      	ldrb	r3, [r3, r2]
 8001272:	2b01      	cmp	r3, #1
 8001274:	d101      	bne.n	800127a <HAL_SPI_Transmit+0x26>
 8001276:	2302      	movs	r3, #2
 8001278:	e169      	b.n	800154e <HAL_SPI_Transmit+0x2fa>
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	225c      	movs	r2, #92	; 0x5c
 800127e:	2101      	movs	r1, #1
 8001280:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001282:	f7ff f827 	bl	80002d4 <HAL_GetTick>
 8001286:	0003      	movs	r3, r0
 8001288:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800128a:	2316      	movs	r3, #22
 800128c:	18fb      	adds	r3, r7, r3
 800128e:	1dba      	adds	r2, r7, #6
 8001290:	8812      	ldrh	r2, [r2, #0]
 8001292:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	225d      	movs	r2, #93	; 0x5d
 8001298:	5c9b      	ldrb	r3, [r3, r2]
 800129a:	b2db      	uxtb	r3, r3
 800129c:	2b01      	cmp	r3, #1
 800129e:	d004      	beq.n	80012aa <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80012a0:	231f      	movs	r3, #31
 80012a2:	18fb      	adds	r3, r7, r3
 80012a4:	2202      	movs	r2, #2
 80012a6:	701a      	strb	r2, [r3, #0]
    goto error;
 80012a8:	e146      	b.n	8001538 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80012aa:	68bb      	ldr	r3, [r7, #8]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d003      	beq.n	80012b8 <HAL_SPI_Transmit+0x64>
 80012b0:	1dbb      	adds	r3, r7, #6
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d104      	bne.n	80012c2 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80012b8:	231f      	movs	r3, #31
 80012ba:	18fb      	adds	r3, r7, r3
 80012bc:	2201      	movs	r2, #1
 80012be:	701a      	strb	r2, [r3, #0]
    goto error;
 80012c0:	e13a      	b.n	8001538 <HAL_SPI_Transmit+0x2e4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	225d      	movs	r2, #93	; 0x5d
 80012c6:	2103      	movs	r1, #3
 80012c8:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	2200      	movs	r2, #0
 80012ce:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	68ba      	ldr	r2, [r7, #8]
 80012d4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	1dba      	adds	r2, r7, #6
 80012da:	8812      	ldrh	r2, [r2, #0]
 80012dc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	1dba      	adds	r2, r7, #6
 80012e2:	8812      	ldrh	r2, [r2, #0]
 80012e4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	2200      	movs	r2, #0
 80012ea:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	2244      	movs	r2, #68	; 0x44
 80012f0:	2100      	movs	r1, #0
 80012f2:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	2246      	movs	r2, #70	; 0x46
 80012f8:	2100      	movs	r1, #0
 80012fa:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	2200      	movs	r2, #0
 8001300:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	2200      	movs	r2, #0
 8001306:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	689a      	ldr	r2, [r3, #8]
 800130c:	2380      	movs	r3, #128	; 0x80
 800130e:	021b      	lsls	r3, r3, #8
 8001310:	429a      	cmp	r2, r3
 8001312:	d108      	bne.n	8001326 <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	2180      	movs	r1, #128	; 0x80
 8001320:	01c9      	lsls	r1, r1, #7
 8001322:	430a      	orrs	r2, r1
 8001324:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	2240      	movs	r2, #64	; 0x40
 800132e:	4013      	ands	r3, r2
 8001330:	2b40      	cmp	r3, #64	; 0x40
 8001332:	d007      	beq.n	8001344 <HAL_SPI_Transmit+0xf0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	2140      	movs	r1, #64	; 0x40
 8001340:	430a      	orrs	r2, r1
 8001342:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	68da      	ldr	r2, [r3, #12]
 8001348:	23e0      	movs	r3, #224	; 0xe0
 800134a:	00db      	lsls	r3, r3, #3
 800134c:	429a      	cmp	r2, r3
 800134e:	d94e      	bls.n	80013ee <HAL_SPI_Transmit+0x19a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d004      	beq.n	8001362 <HAL_SPI_Transmit+0x10e>
 8001358:	2316      	movs	r3, #22
 800135a:	18fb      	adds	r3, r7, r3
 800135c:	881b      	ldrh	r3, [r3, #0]
 800135e:	2b01      	cmp	r3, #1
 8001360:	d13f      	bne.n	80013e2 <HAL_SPI_Transmit+0x18e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001366:	881a      	ldrh	r2, [r3, #0]
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001372:	1c9a      	adds	r2, r3, #2
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800137c:	b29b      	uxth	r3, r3
 800137e:	3b01      	subs	r3, #1
 8001380:	b29a      	uxth	r2, r3
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001386:	e02c      	b.n	80013e2 <HAL_SPI_Transmit+0x18e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	2202      	movs	r2, #2
 8001390:	4013      	ands	r3, r2
 8001392:	2b02      	cmp	r3, #2
 8001394:	d112      	bne.n	80013bc <HAL_SPI_Transmit+0x168>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800139a:	881a      	ldrh	r2, [r3, #0]
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013a6:	1c9a      	adds	r2, r3, #2
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	3b01      	subs	r3, #1
 80013b4:	b29a      	uxth	r2, r3
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80013ba:	e012      	b.n	80013e2 <HAL_SPI_Transmit+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80013bc:	f7fe ff8a 	bl	80002d4 <HAL_GetTick>
 80013c0:	0002      	movs	r2, r0
 80013c2:	69bb      	ldr	r3, [r7, #24]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	683a      	ldr	r2, [r7, #0]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d802      	bhi.n	80013d2 <HAL_SPI_Transmit+0x17e>
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	3301      	adds	r3, #1
 80013d0:	d102      	bne.n	80013d8 <HAL_SPI_Transmit+0x184>
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d104      	bne.n	80013e2 <HAL_SPI_Transmit+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 80013d8:	231f      	movs	r3, #31
 80013da:	18fb      	adds	r3, r7, r3
 80013dc:	2203      	movs	r2, #3
 80013de:	701a      	strb	r2, [r3, #0]
          goto error;
 80013e0:	e0aa      	b.n	8001538 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d1cd      	bne.n	8001388 <HAL_SPI_Transmit+0x134>
 80013ec:	e080      	b.n	80014f0 <HAL_SPI_Transmit+0x29c>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d005      	beq.n	8001402 <HAL_SPI_Transmit+0x1ae>
 80013f6:	2316      	movs	r3, #22
 80013f8:	18fb      	adds	r3, r7, r3
 80013fa:	881b      	ldrh	r3, [r3, #0]
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	d000      	beq.n	8001402 <HAL_SPI_Transmit+0x1ae>
 8001400:	e071      	b.n	80014e6 <HAL_SPI_Transmit+0x292>
    {
      if (hspi->TxXferCount > 1U)
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001406:	b29b      	uxth	r3, r3
 8001408:	2b01      	cmp	r3, #1
 800140a:	d912      	bls.n	8001432 <HAL_SPI_Transmit+0x1de>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001410:	881a      	ldrh	r2, [r3, #0]
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800141c:	1c9a      	adds	r2, r3, #2
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001426:	b29b      	uxth	r3, r3
 8001428:	3b02      	subs	r3, #2
 800142a:	b29a      	uxth	r2, r3
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001430:	e059      	b.n	80014e6 <HAL_SPI_Transmit+0x292>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	330c      	adds	r3, #12
 800143c:	7812      	ldrb	r2, [r2, #0]
 800143e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001444:	1c5a      	adds	r2, r3, #1
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800144e:	b29b      	uxth	r3, r3
 8001450:	3b01      	subs	r3, #1
 8001452:	b29a      	uxth	r2, r3
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8001458:	e045      	b.n	80014e6 <HAL_SPI_Transmit+0x292>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	2202      	movs	r2, #2
 8001462:	4013      	ands	r3, r2
 8001464:	2b02      	cmp	r3, #2
 8001466:	d12b      	bne.n	80014c0 <HAL_SPI_Transmit+0x26c>
      {
        if (hspi->TxXferCount > 1U)
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800146c:	b29b      	uxth	r3, r3
 800146e:	2b01      	cmp	r3, #1
 8001470:	d912      	bls.n	8001498 <HAL_SPI_Transmit+0x244>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001476:	881a      	ldrh	r2, [r3, #0]
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001482:	1c9a      	adds	r2, r3, #2
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800148c:	b29b      	uxth	r3, r3
 800148e:	3b02      	subs	r3, #2
 8001490:	b29a      	uxth	r2, r3
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001496:	e026      	b.n	80014e6 <HAL_SPI_Transmit+0x292>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	330c      	adds	r3, #12
 80014a2:	7812      	ldrb	r2, [r2, #0]
 80014a4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014aa:	1c5a      	adds	r2, r3, #1
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	3b01      	subs	r3, #1
 80014b8:	b29a      	uxth	r2, r3
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80014be:	e012      	b.n	80014e6 <HAL_SPI_Transmit+0x292>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80014c0:	f7fe ff08 	bl	80002d4 <HAL_GetTick>
 80014c4:	0002      	movs	r2, r0
 80014c6:	69bb      	ldr	r3, [r7, #24]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	683a      	ldr	r2, [r7, #0]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d802      	bhi.n	80014d6 <HAL_SPI_Transmit+0x282>
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	3301      	adds	r3, #1
 80014d4:	d102      	bne.n	80014dc <HAL_SPI_Transmit+0x288>
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d104      	bne.n	80014e6 <HAL_SPI_Transmit+0x292>
        {
          errorcode = HAL_TIMEOUT;
 80014dc:	231f      	movs	r3, #31
 80014de:	18fb      	adds	r3, r7, r3
 80014e0:	2203      	movs	r2, #3
 80014e2:	701a      	strb	r2, [r3, #0]
          goto error;
 80014e4:	e028      	b.n	8001538 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d1b4      	bne.n	800145a <HAL_SPI_Transmit+0x206>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80014f0:	69ba      	ldr	r2, [r7, #24]
 80014f2:	6839      	ldr	r1, [r7, #0]
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	0018      	movs	r0, r3
 80014f8:	f000 f912 	bl	8001720 <SPI_EndRxTxTransaction>
 80014fc:	1e03      	subs	r3, r0, #0
 80014fe:	d002      	beq.n	8001506 <HAL_SPI_Transmit+0x2b2>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	2220      	movs	r2, #32
 8001504:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d10a      	bne.n	8001524 <HAL_SPI_Transmit+0x2d0>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800150e:	2300      	movs	r3, #0
 8001510:	613b      	str	r3, [r7, #16]
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	613b      	str	r3, [r7, #16]
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	613b      	str	r3, [r7, #16]
 8001522:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001528:	2b00      	cmp	r3, #0
 800152a:	d004      	beq.n	8001536 <HAL_SPI_Transmit+0x2e2>
  {
    errorcode = HAL_ERROR;
 800152c:	231f      	movs	r3, #31
 800152e:	18fb      	adds	r3, r7, r3
 8001530:	2201      	movs	r2, #1
 8001532:	701a      	strb	r2, [r3, #0]
 8001534:	e000      	b.n	8001538 <HAL_SPI_Transmit+0x2e4>
  }

error:
 8001536:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	225d      	movs	r2, #93	; 0x5d
 800153c:	2101      	movs	r1, #1
 800153e:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	225c      	movs	r2, #92	; 0x5c
 8001544:	2100      	movs	r1, #0
 8001546:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8001548:	231f      	movs	r3, #31
 800154a:	18fb      	adds	r3, r7, r3
 800154c:	781b      	ldrb	r3, [r3, #0]
}
 800154e:	0018      	movs	r0, r3
 8001550:	46bd      	mov	sp, r7
 8001552:	b008      	add	sp, #32
 8001554:	bd80      	pop	{r7, pc}
	...

08001558 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	603b      	str	r3, [r7, #0]
 8001564:	1dfb      	adds	r3, r7, #7
 8001566:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001568:	e050      	b.n	800160c <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	3301      	adds	r3, #1
 800156e:	d04d      	beq.n	800160c <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001570:	f7fe feb0 	bl	80002d4 <HAL_GetTick>
 8001574:	0002      	movs	r2, r0
 8001576:	69bb      	ldr	r3, [r7, #24]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	683a      	ldr	r2, [r7, #0]
 800157c:	429a      	cmp	r2, r3
 800157e:	d902      	bls.n	8001586 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d142      	bne.n	800160c <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	685a      	ldr	r2, [r3, #4]
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	21e0      	movs	r1, #224	; 0xe0
 8001592:	438a      	bics	r2, r1
 8001594:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	685a      	ldr	r2, [r3, #4]
 800159a:	2382      	movs	r3, #130	; 0x82
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	429a      	cmp	r2, r3
 80015a0:	d113      	bne.n	80015ca <SPI_WaitFlagStateUntilTimeout+0x72>
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	689a      	ldr	r2, [r3, #8]
 80015a6:	2380      	movs	r3, #128	; 0x80
 80015a8:	021b      	lsls	r3, r3, #8
 80015aa:	429a      	cmp	r2, r3
 80015ac:	d005      	beq.n	80015ba <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	689a      	ldr	r2, [r3, #8]
 80015b2:	2380      	movs	r3, #128	; 0x80
 80015b4:	00db      	lsls	r3, r3, #3
 80015b6:	429a      	cmp	r2, r3
 80015b8:	d107      	bne.n	80015ca <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	2140      	movs	r1, #64	; 0x40
 80015c6:	438a      	bics	r2, r1
 80015c8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80015ce:	2380      	movs	r3, #128	; 0x80
 80015d0:	019b      	lsls	r3, r3, #6
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d110      	bne.n	80015f8 <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4914      	ldr	r1, [pc, #80]	; (8001634 <SPI_WaitFlagStateUntilTimeout+0xdc>)
 80015e2:	400a      	ands	r2, r1
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	2180      	movs	r1, #128	; 0x80
 80015f2:	0189      	lsls	r1, r1, #6
 80015f4:	430a      	orrs	r2, r1
 80015f6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	225d      	movs	r2, #93	; 0x5d
 80015fc:	2101      	movs	r1, #1
 80015fe:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	225c      	movs	r2, #92	; 0x5c
 8001604:	2100      	movs	r1, #0
 8001606:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001608:	2303      	movs	r3, #3
 800160a:	e00f      	b.n	800162c <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	689b      	ldr	r3, [r3, #8]
 8001612:	68ba      	ldr	r2, [r7, #8]
 8001614:	4013      	ands	r3, r2
 8001616:	68ba      	ldr	r2, [r7, #8]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	425a      	negs	r2, r3
 800161c:	4153      	adcs	r3, r2
 800161e:	b2db      	uxtb	r3, r3
 8001620:	001a      	movs	r2, r3
 8001622:	1dfb      	adds	r3, r7, #7
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	429a      	cmp	r2, r3
 8001628:	d19f      	bne.n	800156a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800162a:	2300      	movs	r3, #0
}
 800162c:	0018      	movs	r0, r3
 800162e:	46bd      	mov	sp, r7
 8001630:	b004      	add	sp, #16
 8001632:	bd80      	pop	{r7, pc}
 8001634:	ffffdfff 	.word	0xffffdfff

08001638 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	60b9      	str	r1, [r7, #8]
 8001642:	607a      	str	r2, [r7, #4]
 8001644:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8001646:	e05c      	b.n	8001702 <SPI_WaitFifoStateUntilTimeout+0xca>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001648:	68ba      	ldr	r2, [r7, #8]
 800164a:	23c0      	movs	r3, #192	; 0xc0
 800164c:	00db      	lsls	r3, r3, #3
 800164e:	429a      	cmp	r2, r3
 8001650:	d106      	bne.n	8001660 <SPI_WaitFifoStateUntilTimeout+0x28>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d103      	bne.n	8001660 <SPI_WaitFifoStateUntilTimeout+0x28>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	330c      	adds	r3, #12
 800165e:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	3301      	adds	r3, #1
 8001664:	d04d      	beq.n	8001702 <SPI_WaitFifoStateUntilTimeout+0xca>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001666:	f7fe fe35 	bl	80002d4 <HAL_GetTick>
 800166a:	0002      	movs	r2, r0
 800166c:	69bb      	ldr	r3, [r7, #24]
 800166e:	1ad3      	subs	r3, r2, r3
 8001670:	683a      	ldr	r2, [r7, #0]
 8001672:	429a      	cmp	r2, r3
 8001674:	d902      	bls.n	800167c <SPI_WaitFifoStateUntilTimeout+0x44>
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d142      	bne.n	8001702 <SPI_WaitFifoStateUntilTimeout+0xca>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	685a      	ldr	r2, [r3, #4]
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	21e0      	movs	r1, #224	; 0xe0
 8001688:	438a      	bics	r2, r1
 800168a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	685a      	ldr	r2, [r3, #4]
 8001690:	2382      	movs	r3, #130	; 0x82
 8001692:	005b      	lsls	r3, r3, #1
 8001694:	429a      	cmp	r2, r3
 8001696:	d113      	bne.n	80016c0 <SPI_WaitFifoStateUntilTimeout+0x88>
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	689a      	ldr	r2, [r3, #8]
 800169c:	2380      	movs	r3, #128	; 0x80
 800169e:	021b      	lsls	r3, r3, #8
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d005      	beq.n	80016b0 <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	689a      	ldr	r2, [r3, #8]
 80016a8:	2380      	movs	r3, #128	; 0x80
 80016aa:	00db      	lsls	r3, r3, #3
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d107      	bne.n	80016c0 <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	2140      	movs	r1, #64	; 0x40
 80016bc:	438a      	bics	r2, r1
 80016be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80016c4:	2380      	movs	r3, #128	; 0x80
 80016c6:	019b      	lsls	r3, r3, #6
 80016c8:	429a      	cmp	r2, r3
 80016ca:	d110      	bne.n	80016ee <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          SPI_RESET_CRC(hspi);
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4911      	ldr	r1, [pc, #68]	; (800171c <SPI_WaitFifoStateUntilTimeout+0xe4>)
 80016d8:	400a      	ands	r2, r1
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	2180      	movs	r1, #128	; 0x80
 80016e8:	0189      	lsls	r1, r1, #6
 80016ea:	430a      	orrs	r2, r1
 80016ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	225d      	movs	r2, #93	; 0x5d
 80016f2:	2101      	movs	r1, #1
 80016f4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	225c      	movs	r2, #92	; 0x5c
 80016fa:	2100      	movs	r1, #0
 80016fc:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80016fe:	2303      	movs	r3, #3
 8001700:	e008      	b.n	8001714 <SPI_WaitFifoStateUntilTimeout+0xdc>
  while ((hspi->Instance->SR & Fifo) != State)
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	68ba      	ldr	r2, [r7, #8]
 800170a:	4013      	ands	r3, r2
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	429a      	cmp	r2, r3
 8001710:	d19a      	bne.n	8001648 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8001712:	2300      	movs	r3, #0
}
 8001714:	0018      	movs	r0, r3
 8001716:	46bd      	mov	sp, r7
 8001718:	b004      	add	sp, #16
 800171a:	bd80      	pop	{r7, pc}
 800171c:	ffffdfff 	.word	0xffffdfff

08001720 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af02      	add	r7, sp, #8
 8001726:	60f8      	str	r0, [r7, #12]
 8001728:	60b9      	str	r1, [r7, #8]
 800172a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800172c:	68ba      	ldr	r2, [r7, #8]
 800172e:	23c0      	movs	r3, #192	; 0xc0
 8001730:	0159      	lsls	r1, r3, #5
 8001732:	68f8      	ldr	r0, [r7, #12]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	9300      	str	r3, [sp, #0]
 8001738:	0013      	movs	r3, r2
 800173a:	2200      	movs	r2, #0
 800173c:	f7ff ff7c 	bl	8001638 <SPI_WaitFifoStateUntilTimeout>
 8001740:	1e03      	subs	r3, r0, #0
 8001742:	d007      	beq.n	8001754 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001748:	2220      	movs	r2, #32
 800174a:	431a      	orrs	r2, r3
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8001750:	2303      	movs	r3, #3
 8001752:	e027      	b.n	80017a4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001754:	68ba      	ldr	r2, [r7, #8]
 8001756:	68f8      	ldr	r0, [r7, #12]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	9300      	str	r3, [sp, #0]
 800175c:	0013      	movs	r3, r2
 800175e:	2200      	movs	r2, #0
 8001760:	2180      	movs	r1, #128	; 0x80
 8001762:	f7ff fef9 	bl	8001558 <SPI_WaitFlagStateUntilTimeout>
 8001766:	1e03      	subs	r3, r0, #0
 8001768:	d007      	beq.n	800177a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800176e:	2220      	movs	r2, #32
 8001770:	431a      	orrs	r2, r3
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8001776:	2303      	movs	r3, #3
 8001778:	e014      	b.n	80017a4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800177a:	68ba      	ldr	r2, [r7, #8]
 800177c:	23c0      	movs	r3, #192	; 0xc0
 800177e:	00d9      	lsls	r1, r3, #3
 8001780:	68f8      	ldr	r0, [r7, #12]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	9300      	str	r3, [sp, #0]
 8001786:	0013      	movs	r3, r2
 8001788:	2200      	movs	r2, #0
 800178a:	f7ff ff55 	bl	8001638 <SPI_WaitFifoStateUntilTimeout>
 800178e:	1e03      	subs	r3, r0, #0
 8001790:	d007      	beq.n	80017a2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001796:	2220      	movs	r2, #32
 8001798:	431a      	orrs	r2, r3
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e000      	b.n	80017a4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80017a2:	2300      	movs	r3, #0
}
 80017a4:	0018      	movs	r0, r3
 80017a6:	46bd      	mov	sp, r7
 80017a8:	b004      	add	sp, #16
 80017aa:	bd80      	pop	{r7, pc}

080017ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017ac:	b590      	push	{r4, r7, lr}
 80017ae:	b08b      	sub	sp, #44	; 0x2c
 80017b0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017b2:	f7fe fd35 	bl	8000220 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017b6:	f000 f987 	bl	8001ac8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017ba:	f000 fa0f 	bl	8001bdc <MX_GPIO_Init>
  MX_SPI1_Init();
 80017be:	f000 f9cf 	bl	8001b60 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  smartled_init(&hspi1);
 80017c2:	4bc0      	ldr	r3, [pc, #768]	; (8001ac4 <main+0x318>)
 80017c4:	0018      	movs	r0, r3
 80017c6:	f000 fa35 	bl	8001c34 <smartled_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  for(uint16_t i = 0; i < maxleds; i=i+8) {
 80017ca:	231e      	movs	r3, #30
 80017cc:	18fb      	adds	r3, r7, r3
 80017ce:	2200      	movs	r2, #0
 80017d0:	801a      	strh	r2, [r3, #0]
 80017d2:	e00e      	b.n	80017f2 <main+0x46>
		  smartled_rgbw(i ,8, 50,0,0);
 80017d4:	241e      	movs	r4, #30
 80017d6:	193b      	adds	r3, r7, r4
 80017d8:	8818      	ldrh	r0, [r3, #0]
 80017da:	2300      	movs	r3, #0
 80017dc:	9300      	str	r3, [sp, #0]
 80017de:	2300      	movs	r3, #0
 80017e0:	2232      	movs	r2, #50	; 0x32
 80017e2:	2108      	movs	r1, #8
 80017e4:	f000 fd22 	bl	800222c <smartled_rgbw>
	  for(uint16_t i = 0; i < maxleds; i=i+8) {
 80017e8:	193b      	adds	r3, r7, r4
 80017ea:	193a      	adds	r2, r7, r4
 80017ec:	8812      	ldrh	r2, [r2, #0]
 80017ee:	3208      	adds	r2, #8
 80017f0:	801a      	strh	r2, [r3, #0]
 80017f2:	231e      	movs	r3, #30
 80017f4:	18fb      	adds	r3, r7, r3
 80017f6:	881b      	ldrh	r3, [r3, #0]
 80017f8:	2bff      	cmp	r3, #255	; 0xff
 80017fa:	d9eb      	bls.n	80017d4 <main+0x28>
	  }
	  for(uint16_t i = 0; i < maxleds; i=i+8) {
 80017fc:	231c      	movs	r3, #28
 80017fe:	18fb      	adds	r3, r7, r3
 8001800:	2200      	movs	r2, #0
 8001802:	801a      	strh	r2, [r3, #0]
 8001804:	e00e      	b.n	8001824 <main+0x78>
		  smartled_rgbw(i ,8, 255,0,0);
 8001806:	241c      	movs	r4, #28
 8001808:	193b      	adds	r3, r7, r4
 800180a:	8818      	ldrh	r0, [r3, #0]
 800180c:	2300      	movs	r3, #0
 800180e:	9300      	str	r3, [sp, #0]
 8001810:	2300      	movs	r3, #0
 8001812:	22ff      	movs	r2, #255	; 0xff
 8001814:	2108      	movs	r1, #8
 8001816:	f000 fd09 	bl	800222c <smartled_rgbw>
	  for(uint16_t i = 0; i < maxleds; i=i+8) {
 800181a:	193b      	adds	r3, r7, r4
 800181c:	193a      	adds	r2, r7, r4
 800181e:	8812      	ldrh	r2, [r2, #0]
 8001820:	3208      	adds	r2, #8
 8001822:	801a      	strh	r2, [r3, #0]
 8001824:	231c      	movs	r3, #28
 8001826:	18fb      	adds	r3, r7, r3
 8001828:	881b      	ldrh	r3, [r3, #0]
 800182a:	2bff      	cmp	r3, #255	; 0xff
 800182c:	d9eb      	bls.n	8001806 <main+0x5a>
	  }
	  for(uint16_t i = 0; i < maxleds; i=i+8) {
 800182e:	231a      	movs	r3, #26
 8001830:	18fb      	adds	r3, r7, r3
 8001832:	2200      	movs	r2, #0
 8001834:	801a      	strh	r2, [r3, #0]
 8001836:	e00e      	b.n	8001856 <main+0xaa>
		  smartled_rgbw(i ,8, 50,50,0);
 8001838:	241a      	movs	r4, #26
 800183a:	193b      	adds	r3, r7, r4
 800183c:	8818      	ldrh	r0, [r3, #0]
 800183e:	2300      	movs	r3, #0
 8001840:	9300      	str	r3, [sp, #0]
 8001842:	2332      	movs	r3, #50	; 0x32
 8001844:	2232      	movs	r2, #50	; 0x32
 8001846:	2108      	movs	r1, #8
 8001848:	f000 fcf0 	bl	800222c <smartled_rgbw>
	  for(uint16_t i = 0; i < maxleds; i=i+8) {
 800184c:	193b      	adds	r3, r7, r4
 800184e:	193a      	adds	r2, r7, r4
 8001850:	8812      	ldrh	r2, [r2, #0]
 8001852:	3208      	adds	r2, #8
 8001854:	801a      	strh	r2, [r3, #0]
 8001856:	231a      	movs	r3, #26
 8001858:	18fb      	adds	r3, r7, r3
 800185a:	881b      	ldrh	r3, [r3, #0]
 800185c:	2bff      	cmp	r3, #255	; 0xff
 800185e:	d9eb      	bls.n	8001838 <main+0x8c>
	  }
	  for(uint16_t i = 0; i < maxleds; i=i+8) {
 8001860:	2318      	movs	r3, #24
 8001862:	18fb      	adds	r3, r7, r3
 8001864:	2200      	movs	r2, #0
 8001866:	801a      	strh	r2, [r3, #0]
 8001868:	e00e      	b.n	8001888 <main+0xdc>
		  smartled_rgbw(i ,8, 255,255,0);
 800186a:	2418      	movs	r4, #24
 800186c:	193b      	adds	r3, r7, r4
 800186e:	8818      	ldrh	r0, [r3, #0]
 8001870:	2300      	movs	r3, #0
 8001872:	9300      	str	r3, [sp, #0]
 8001874:	23ff      	movs	r3, #255	; 0xff
 8001876:	22ff      	movs	r2, #255	; 0xff
 8001878:	2108      	movs	r1, #8
 800187a:	f000 fcd7 	bl	800222c <smartled_rgbw>
	  for(uint16_t i = 0; i < maxleds; i=i+8) {
 800187e:	193b      	adds	r3, r7, r4
 8001880:	193a      	adds	r2, r7, r4
 8001882:	8812      	ldrh	r2, [r2, #0]
 8001884:	3208      	adds	r2, #8
 8001886:	801a      	strh	r2, [r3, #0]
 8001888:	2318      	movs	r3, #24
 800188a:	18fb      	adds	r3, r7, r3
 800188c:	881b      	ldrh	r3, [r3, #0]
 800188e:	2bff      	cmp	r3, #255	; 0xff
 8001890:	d9eb      	bls.n	800186a <main+0xbe>
	  }
	  for(uint16_t i = 0; i < maxleds; i=i+8) {
 8001892:	2316      	movs	r3, #22
 8001894:	18fb      	adds	r3, r7, r3
 8001896:	2200      	movs	r2, #0
 8001898:	801a      	strh	r2, [r3, #0]
 800189a:	e00e      	b.n	80018ba <main+0x10e>
		  smartled_rgbw(i ,8, 50,0,50);
 800189c:	2416      	movs	r4, #22
 800189e:	193b      	adds	r3, r7, r4
 80018a0:	8818      	ldrh	r0, [r3, #0]
 80018a2:	2332      	movs	r3, #50	; 0x32
 80018a4:	9300      	str	r3, [sp, #0]
 80018a6:	2300      	movs	r3, #0
 80018a8:	2232      	movs	r2, #50	; 0x32
 80018aa:	2108      	movs	r1, #8
 80018ac:	f000 fcbe 	bl	800222c <smartled_rgbw>
	  for(uint16_t i = 0; i < maxleds; i=i+8) {
 80018b0:	193b      	adds	r3, r7, r4
 80018b2:	193a      	adds	r2, r7, r4
 80018b4:	8812      	ldrh	r2, [r2, #0]
 80018b6:	3208      	adds	r2, #8
 80018b8:	801a      	strh	r2, [r3, #0]
 80018ba:	2316      	movs	r3, #22
 80018bc:	18fb      	adds	r3, r7, r3
 80018be:	881b      	ldrh	r3, [r3, #0]
 80018c0:	2bff      	cmp	r3, #255	; 0xff
 80018c2:	d9eb      	bls.n	800189c <main+0xf0>
	  }
	  for(uint16_t i = 0; i < maxleds; i=i+8) {
 80018c4:	2314      	movs	r3, #20
 80018c6:	18fb      	adds	r3, r7, r3
 80018c8:	2200      	movs	r2, #0
 80018ca:	801a      	strh	r2, [r3, #0]
 80018cc:	e00e      	b.n	80018ec <main+0x140>
		  smartled_rgbw(i ,8, 255,0,255);
 80018ce:	2414      	movs	r4, #20
 80018d0:	193b      	adds	r3, r7, r4
 80018d2:	8818      	ldrh	r0, [r3, #0]
 80018d4:	23ff      	movs	r3, #255	; 0xff
 80018d6:	9300      	str	r3, [sp, #0]
 80018d8:	2300      	movs	r3, #0
 80018da:	22ff      	movs	r2, #255	; 0xff
 80018dc:	2108      	movs	r1, #8
 80018de:	f000 fca5 	bl	800222c <smartled_rgbw>
	  for(uint16_t i = 0; i < maxleds; i=i+8) {
 80018e2:	193b      	adds	r3, r7, r4
 80018e4:	193a      	adds	r2, r7, r4
 80018e6:	8812      	ldrh	r2, [r2, #0]
 80018e8:	3208      	adds	r2, #8
 80018ea:	801a      	strh	r2, [r3, #0]
 80018ec:	2314      	movs	r3, #20
 80018ee:	18fb      	adds	r3, r7, r3
 80018f0:	881b      	ldrh	r3, [r3, #0]
 80018f2:	2bff      	cmp	r3, #255	; 0xff
 80018f4:	d9eb      	bls.n	80018ce <main+0x122>
	  }
	  for(uint16_t i = 0; i < maxleds; i=i+8) {
 80018f6:	2312      	movs	r3, #18
 80018f8:	18fb      	adds	r3, r7, r3
 80018fa:	2200      	movs	r2, #0
 80018fc:	801a      	strh	r2, [r3, #0]
 80018fe:	e00e      	b.n	800191e <main+0x172>
		  smartled_rgbw(i ,8, 50,50,50);
 8001900:	2412      	movs	r4, #18
 8001902:	193b      	adds	r3, r7, r4
 8001904:	8818      	ldrh	r0, [r3, #0]
 8001906:	2332      	movs	r3, #50	; 0x32
 8001908:	9300      	str	r3, [sp, #0]
 800190a:	2332      	movs	r3, #50	; 0x32
 800190c:	2232      	movs	r2, #50	; 0x32
 800190e:	2108      	movs	r1, #8
 8001910:	f000 fc8c 	bl	800222c <smartled_rgbw>
	  for(uint16_t i = 0; i < maxleds; i=i+8) {
 8001914:	193b      	adds	r3, r7, r4
 8001916:	193a      	adds	r2, r7, r4
 8001918:	8812      	ldrh	r2, [r2, #0]
 800191a:	3208      	adds	r2, #8
 800191c:	801a      	strh	r2, [r3, #0]
 800191e:	2312      	movs	r3, #18
 8001920:	18fb      	adds	r3, r7, r3
 8001922:	881b      	ldrh	r3, [r3, #0]
 8001924:	2bff      	cmp	r3, #255	; 0xff
 8001926:	d9eb      	bls.n	8001900 <main+0x154>
	  }
	  for(uint16_t i = 0; i < maxleds; i=i+8) {
 8001928:	2310      	movs	r3, #16
 800192a:	18fb      	adds	r3, r7, r3
 800192c:	2200      	movs	r2, #0
 800192e:	801a      	strh	r2, [r3, #0]
 8001930:	e00e      	b.n	8001950 <main+0x1a4>
		  smartled_rgbw(i ,8, 255,255,255);
 8001932:	2410      	movs	r4, #16
 8001934:	193b      	adds	r3, r7, r4
 8001936:	8818      	ldrh	r0, [r3, #0]
 8001938:	23ff      	movs	r3, #255	; 0xff
 800193a:	9300      	str	r3, [sp, #0]
 800193c:	23ff      	movs	r3, #255	; 0xff
 800193e:	22ff      	movs	r2, #255	; 0xff
 8001940:	2108      	movs	r1, #8
 8001942:	f000 fc73 	bl	800222c <smartled_rgbw>
	  for(uint16_t i = 0; i < maxleds; i=i+8) {
 8001946:	193b      	adds	r3, r7, r4
 8001948:	193a      	adds	r2, r7, r4
 800194a:	8812      	ldrh	r2, [r2, #0]
 800194c:	3208      	adds	r2, #8
 800194e:	801a      	strh	r2, [r3, #0]
 8001950:	2310      	movs	r3, #16
 8001952:	18fb      	adds	r3, r7, r3
 8001954:	881b      	ldrh	r3, [r3, #0]
 8001956:	2bff      	cmp	r3, #255	; 0xff
 8001958:	d9eb      	bls.n	8001932 <main+0x186>
	  }

	  for(uint16_t i = 0; i < 255; i=i+5) {
 800195a:	230e      	movs	r3, #14
 800195c:	18fb      	adds	r3, r7, r3
 800195e:	2200      	movs	r2, #0
 8001960:	801a      	strh	r2, [r3, #0]
 8001962:	e00d      	b.n	8001980 <main+0x1d4>
		  smartled_set_all(i,0,0);
 8001964:	240e      	movs	r4, #14
 8001966:	193b      	adds	r3, r7, r4
 8001968:	881b      	ldrh	r3, [r3, #0]
 800196a:	b2db      	uxtb	r3, r3
 800196c:	2200      	movs	r2, #0
 800196e:	2100      	movs	r1, #0
 8001970:	0018      	movs	r0, r3
 8001972:	f000 f997 	bl	8001ca4 <smartled_set_all>
	  for(uint16_t i = 0; i < 255; i=i+5) {
 8001976:	193b      	adds	r3, r7, r4
 8001978:	193a      	adds	r2, r7, r4
 800197a:	8812      	ldrh	r2, [r2, #0]
 800197c:	3205      	adds	r2, #5
 800197e:	801a      	strh	r2, [r3, #0]
 8001980:	230e      	movs	r3, #14
 8001982:	18fb      	adds	r3, r7, r3
 8001984:	881b      	ldrh	r3, [r3, #0]
 8001986:	2bfe      	cmp	r3, #254	; 0xfe
 8001988:	d9ec      	bls.n	8001964 <main+0x1b8>
	  }
	  for(uint16_t i = 255; i > 0; i=i-5) {
 800198a:	230c      	movs	r3, #12
 800198c:	18fb      	adds	r3, r7, r3
 800198e:	22ff      	movs	r2, #255	; 0xff
 8001990:	801a      	strh	r2, [r3, #0]
 8001992:	e00d      	b.n	80019b0 <main+0x204>
		  smartled_set_all(i,0,0);
 8001994:	240c      	movs	r4, #12
 8001996:	193b      	adds	r3, r7, r4
 8001998:	881b      	ldrh	r3, [r3, #0]
 800199a:	b2db      	uxtb	r3, r3
 800199c:	2200      	movs	r2, #0
 800199e:	2100      	movs	r1, #0
 80019a0:	0018      	movs	r0, r3
 80019a2:	f000 f97f 	bl	8001ca4 <smartled_set_all>
	  for(uint16_t i = 255; i > 0; i=i-5) {
 80019a6:	193b      	adds	r3, r7, r4
 80019a8:	193a      	adds	r2, r7, r4
 80019aa:	8812      	ldrh	r2, [r2, #0]
 80019ac:	3a05      	subs	r2, #5
 80019ae:	801a      	strh	r2, [r3, #0]
 80019b0:	230c      	movs	r3, #12
 80019b2:	18fb      	adds	r3, r7, r3
 80019b4:	881b      	ldrh	r3, [r3, #0]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d1ec      	bne.n	8001994 <main+0x1e8>
	  }

	  for(uint16_t i = 0; i < 255; i=i+5) {
 80019ba:	230a      	movs	r3, #10
 80019bc:	18fb      	adds	r3, r7, r3
 80019be:	2200      	movs	r2, #0
 80019c0:	801a      	strh	r2, [r3, #0]
 80019c2:	e00d      	b.n	80019e0 <main+0x234>
		  smartled_set_all(0,i,0);
 80019c4:	240a      	movs	r4, #10
 80019c6:	193b      	adds	r3, r7, r4
 80019c8:	881b      	ldrh	r3, [r3, #0]
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	2200      	movs	r2, #0
 80019ce:	0019      	movs	r1, r3
 80019d0:	2000      	movs	r0, #0
 80019d2:	f000 f967 	bl	8001ca4 <smartled_set_all>
	  for(uint16_t i = 0; i < 255; i=i+5) {
 80019d6:	193b      	adds	r3, r7, r4
 80019d8:	193a      	adds	r2, r7, r4
 80019da:	8812      	ldrh	r2, [r2, #0]
 80019dc:	3205      	adds	r2, #5
 80019de:	801a      	strh	r2, [r3, #0]
 80019e0:	230a      	movs	r3, #10
 80019e2:	18fb      	adds	r3, r7, r3
 80019e4:	881b      	ldrh	r3, [r3, #0]
 80019e6:	2bfe      	cmp	r3, #254	; 0xfe
 80019e8:	d9ec      	bls.n	80019c4 <main+0x218>
	  }
	  for(uint16_t i = 255; i > 0; i=i-5) {
 80019ea:	2308      	movs	r3, #8
 80019ec:	18fb      	adds	r3, r7, r3
 80019ee:	22ff      	movs	r2, #255	; 0xff
 80019f0:	801a      	strh	r2, [r3, #0]
 80019f2:	e00d      	b.n	8001a10 <main+0x264>
		  smartled_set_all(0,i,0);
 80019f4:	2408      	movs	r4, #8
 80019f6:	193b      	adds	r3, r7, r4
 80019f8:	881b      	ldrh	r3, [r3, #0]
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	2200      	movs	r2, #0
 80019fe:	0019      	movs	r1, r3
 8001a00:	2000      	movs	r0, #0
 8001a02:	f000 f94f 	bl	8001ca4 <smartled_set_all>
	  for(uint16_t i = 255; i > 0; i=i-5) {
 8001a06:	193b      	adds	r3, r7, r4
 8001a08:	193a      	adds	r2, r7, r4
 8001a0a:	8812      	ldrh	r2, [r2, #0]
 8001a0c:	3a05      	subs	r2, #5
 8001a0e:	801a      	strh	r2, [r3, #0]
 8001a10:	2308      	movs	r3, #8
 8001a12:	18fb      	adds	r3, r7, r3
 8001a14:	881b      	ldrh	r3, [r3, #0]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d1ec      	bne.n	80019f4 <main+0x248>
	  }

	  for(uint16_t i = 0; i < 255; i=i+5) {
 8001a1a:	1dbb      	adds	r3, r7, #6
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	801a      	strh	r2, [r3, #0]
 8001a20:	e00c      	b.n	8001a3c <main+0x290>
		  smartled_set_all(0,0,i);
 8001a22:	1dbb      	adds	r3, r7, #6
 8001a24:	881b      	ldrh	r3, [r3, #0]
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	001a      	movs	r2, r3
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	2000      	movs	r0, #0
 8001a2e:	f000 f939 	bl	8001ca4 <smartled_set_all>
	  for(uint16_t i = 0; i < 255; i=i+5) {
 8001a32:	1dbb      	adds	r3, r7, #6
 8001a34:	1dba      	adds	r2, r7, #6
 8001a36:	8812      	ldrh	r2, [r2, #0]
 8001a38:	3205      	adds	r2, #5
 8001a3a:	801a      	strh	r2, [r3, #0]
 8001a3c:	1dbb      	adds	r3, r7, #6
 8001a3e:	881b      	ldrh	r3, [r3, #0]
 8001a40:	2bfe      	cmp	r3, #254	; 0xfe
 8001a42:	d9ee      	bls.n	8001a22 <main+0x276>
	  }
	  for(uint16_t i = 255; i > 0; i=i-5) {
 8001a44:	1d3b      	adds	r3, r7, #4
 8001a46:	22ff      	movs	r2, #255	; 0xff
 8001a48:	801a      	strh	r2, [r3, #0]
 8001a4a:	e00c      	b.n	8001a66 <main+0x2ba>
		  smartled_set_all(0,0,i);
 8001a4c:	1d3b      	adds	r3, r7, #4
 8001a4e:	881b      	ldrh	r3, [r3, #0]
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	001a      	movs	r2, r3
 8001a54:	2100      	movs	r1, #0
 8001a56:	2000      	movs	r0, #0
 8001a58:	f000 f924 	bl	8001ca4 <smartled_set_all>
	  for(uint16_t i = 255; i > 0; i=i-5) {
 8001a5c:	1d3b      	adds	r3, r7, #4
 8001a5e:	1d3a      	adds	r2, r7, #4
 8001a60:	8812      	ldrh	r2, [r2, #0]
 8001a62:	3a05      	subs	r2, #5
 8001a64:	801a      	strh	r2, [r3, #0]
 8001a66:	1d3b      	adds	r3, r7, #4
 8001a68:	881b      	ldrh	r3, [r3, #0]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d1ee      	bne.n	8001a4c <main+0x2a0>
	  }

	  for(uint8_t i = 0; i < 9; i++) {
 8001a6e:	1cfb      	adds	r3, r7, #3
 8001a70:	2200      	movs	r2, #0
 8001a72:	701a      	strb	r2, [r3, #0]
 8001a74:	e01b      	b.n	8001aae <main+0x302>
		  smartled_rgbw(0, i, 100, 20, 70);
 8001a76:	1cfb      	adds	r3, r7, #3
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	b299      	uxth	r1, r3
 8001a7c:	2346      	movs	r3, #70	; 0x46
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	2314      	movs	r3, #20
 8001a82:	2264      	movs	r2, #100	; 0x64
 8001a84:	2000      	movs	r0, #0
 8001a86:	f000 fbd1 	bl	800222c <smartled_rgbw>
		  smartled_rgbw(248, i, 70, 20, 100);
 8001a8a:	1cfb      	adds	r3, r7, #3
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	b299      	uxth	r1, r3
 8001a90:	2364      	movs	r3, #100	; 0x64
 8001a92:	9300      	str	r3, [sp, #0]
 8001a94:	2314      	movs	r3, #20
 8001a96:	2246      	movs	r2, #70	; 0x46
 8001a98:	20f8      	movs	r0, #248	; 0xf8
 8001a9a:	f000 fbc7 	bl	800222c <smartled_rgbw>
		  HAL_Delay(100);
 8001a9e:	2064      	movs	r0, #100	; 0x64
 8001aa0:	f7fe fc22 	bl	80002e8 <HAL_Delay>
	  for(uint8_t i = 0; i < 9; i++) {
 8001aa4:	1cfb      	adds	r3, r7, #3
 8001aa6:	781a      	ldrb	r2, [r3, #0]
 8001aa8:	1cfb      	adds	r3, r7, #3
 8001aaa:	3201      	adds	r2, #1
 8001aac:	701a      	strb	r2, [r3, #0]
 8001aae:	1cfb      	adds	r3, r7, #3
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	2b08      	cmp	r3, #8
 8001ab4:	d9df      	bls.n	8001a76 <main+0x2ca>
	  }
	  smartled_set_all(0,0,0);
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	2100      	movs	r1, #0
 8001aba:	2000      	movs	r0, #0
 8001abc:	f000 f8f2 	bl	8001ca4 <smartled_set_all>
	  for(uint16_t i = 0; i < maxleds; i=i+8) {
 8001ac0:	e683      	b.n	80017ca <main+0x1e>
 8001ac2:	46c0      	nop			; (mov r8, r8)
 8001ac4:	2000002c 	.word	0x2000002c

08001ac8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ac8:	b590      	push	{r4, r7, lr}
 8001aca:	b093      	sub	sp, #76	; 0x4c
 8001acc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ace:	2414      	movs	r4, #20
 8001ad0:	193b      	adds	r3, r7, r4
 8001ad2:	0018      	movs	r0, r3
 8001ad4:	2334      	movs	r3, #52	; 0x34
 8001ad6:	001a      	movs	r2, r3
 8001ad8:	2100      	movs	r1, #0
 8001ada:	f000 ffef 	bl	8002abc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ade:	1d3b      	adds	r3, r7, #4
 8001ae0:	0018      	movs	r0, r3
 8001ae2:	2310      	movs	r3, #16
 8001ae4:	001a      	movs	r2, r3
 8001ae6:	2100      	movs	r1, #0
 8001ae8:	f000 ffe8 	bl	8002abc <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001aec:	0021      	movs	r1, r4
 8001aee:	187b      	adds	r3, r7, r1
 8001af0:	2202      	movs	r2, #2
 8001af2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001af4:	187b      	adds	r3, r7, r1
 8001af6:	2201      	movs	r2, #1
 8001af8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001afa:	187b      	adds	r3, r7, r1
 8001afc:	2210      	movs	r2, #16
 8001afe:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b00:	187b      	adds	r3, r7, r1
 8001b02:	2202      	movs	r2, #2
 8001b04:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b06:	187b      	adds	r3, r7, r1
 8001b08:	2280      	movs	r2, #128	; 0x80
 8001b0a:	0212      	lsls	r2, r2, #8
 8001b0c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001b0e:	187b      	adds	r3, r7, r1
 8001b10:	22e0      	movs	r2, #224	; 0xe0
 8001b12:	0352      	lsls	r2, r2, #13
 8001b14:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 8001b16:	187b      	adds	r3, r7, r1
 8001b18:	2201      	movs	r2, #1
 8001b1a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b1c:	187b      	adds	r3, r7, r1
 8001b1e:	0018      	movs	r0, r3
 8001b20:	f7fe fe20 	bl	8000764 <HAL_RCC_OscConfig>
 8001b24:	1e03      	subs	r3, r0, #0
 8001b26:	d001      	beq.n	8001b2c <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001b28:	f000 f87e 	bl	8001c28 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b2c:	1d3b      	adds	r3, r7, #4
 8001b2e:	2207      	movs	r2, #7
 8001b30:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b32:	1d3b      	adds	r3, r7, #4
 8001b34:	2202      	movs	r2, #2
 8001b36:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b38:	1d3b      	adds	r3, r7, #4
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b3e:	1d3b      	adds	r3, r7, #4
 8001b40:	2200      	movs	r2, #0
 8001b42:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001b44:	1d3b      	adds	r3, r7, #4
 8001b46:	2101      	movs	r1, #1
 8001b48:	0018      	movs	r0, r3
 8001b4a:	f7ff f991 	bl	8000e70 <HAL_RCC_ClockConfig>
 8001b4e:	1e03      	subs	r3, r0, #0
 8001b50:	d001      	beq.n	8001b56 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001b52:	f000 f869 	bl	8001c28 <Error_Handler>
  }
}
 8001b56:	46c0      	nop			; (mov r8, r8)
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	b013      	add	sp, #76	; 0x4c
 8001b5c:	bd90      	pop	{r4, r7, pc}
	...

08001b60 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001b64:	4b1b      	ldr	r3, [pc, #108]	; (8001bd4 <MX_SPI1_Init+0x74>)
 8001b66:	4a1c      	ldr	r2, [pc, #112]	; (8001bd8 <MX_SPI1_Init+0x78>)
 8001b68:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b6a:	4b1a      	ldr	r3, [pc, #104]	; (8001bd4 <MX_SPI1_Init+0x74>)
 8001b6c:	2282      	movs	r2, #130	; 0x82
 8001b6e:	0052      	lsls	r2, r2, #1
 8001b70:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b72:	4b18      	ldr	r3, [pc, #96]	; (8001bd4 <MX_SPI1_Init+0x74>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b78:	4b16      	ldr	r3, [pc, #88]	; (8001bd4 <MX_SPI1_Init+0x74>)
 8001b7a:	22e0      	movs	r2, #224	; 0xe0
 8001b7c:	00d2      	lsls	r2, r2, #3
 8001b7e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001b80:	4b14      	ldr	r3, [pc, #80]	; (8001bd4 <MX_SPI1_Init+0x74>)
 8001b82:	2202      	movs	r2, #2
 8001b84:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001b86:	4b13      	ldr	r3, [pc, #76]	; (8001bd4 <MX_SPI1_Init+0x74>)
 8001b88:	2201      	movs	r2, #1
 8001b8a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b8c:	4b11      	ldr	r3, [pc, #68]	; (8001bd4 <MX_SPI1_Init+0x74>)
 8001b8e:	2280      	movs	r2, #128	; 0x80
 8001b90:	0092      	lsls	r2, r2, #2
 8001b92:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001b94:	4b0f      	ldr	r3, [pc, #60]	; (8001bd4 <MX_SPI1_Init+0x74>)
 8001b96:	2218      	movs	r2, #24
 8001b98:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b9a:	4b0e      	ldr	r3, [pc, #56]	; (8001bd4 <MX_SPI1_Init+0x74>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ba0:	4b0c      	ldr	r3, [pc, #48]	; (8001bd4 <MX_SPI1_Init+0x74>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ba6:	4b0b      	ldr	r3, [pc, #44]	; (8001bd4 <MX_SPI1_Init+0x74>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001bac:	4b09      	ldr	r3, [pc, #36]	; (8001bd4 <MX_SPI1_Init+0x74>)
 8001bae:	2207      	movs	r2, #7
 8001bb0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001bb2:	4b08      	ldr	r3, [pc, #32]	; (8001bd4 <MX_SPI1_Init+0x74>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001bb8:	4b06      	ldr	r3, [pc, #24]	; (8001bd4 <MX_SPI1_Init+0x74>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001bbe:	4b05      	ldr	r3, [pc, #20]	; (8001bd4 <MX_SPI1_Init+0x74>)
 8001bc0:	0018      	movs	r0, r3
 8001bc2:	f7ff faad 	bl	8001120 <HAL_SPI_Init>
 8001bc6:	1e03      	subs	r3, r0, #0
 8001bc8:	d001      	beq.n	8001bce <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001bca:	f000 f82d 	bl	8001c28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001bce:	46c0      	nop			; (mov r8, r8)
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	2000002c 	.word	0x2000002c
 8001bd8:	40013000 	.word	0x40013000

08001bdc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001be2:	4b10      	ldr	r3, [pc, #64]	; (8001c24 <MX_GPIO_Init+0x48>)
 8001be4:	695a      	ldr	r2, [r3, #20]
 8001be6:	4b0f      	ldr	r3, [pc, #60]	; (8001c24 <MX_GPIO_Init+0x48>)
 8001be8:	2180      	movs	r1, #128	; 0x80
 8001bea:	0289      	lsls	r1, r1, #10
 8001bec:	430a      	orrs	r2, r1
 8001bee:	615a      	str	r2, [r3, #20]
 8001bf0:	4b0c      	ldr	r3, [pc, #48]	; (8001c24 <MX_GPIO_Init+0x48>)
 8001bf2:	695a      	ldr	r2, [r3, #20]
 8001bf4:	2380      	movs	r3, #128	; 0x80
 8001bf6:	029b      	lsls	r3, r3, #10
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	607b      	str	r3, [r7, #4]
 8001bfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfe:	4b09      	ldr	r3, [pc, #36]	; (8001c24 <MX_GPIO_Init+0x48>)
 8001c00:	695a      	ldr	r2, [r3, #20]
 8001c02:	4b08      	ldr	r3, [pc, #32]	; (8001c24 <MX_GPIO_Init+0x48>)
 8001c04:	2180      	movs	r1, #128	; 0x80
 8001c06:	02c9      	lsls	r1, r1, #11
 8001c08:	430a      	orrs	r2, r1
 8001c0a:	615a      	str	r2, [r3, #20]
 8001c0c:	4b05      	ldr	r3, [pc, #20]	; (8001c24 <MX_GPIO_Init+0x48>)
 8001c0e:	695a      	ldr	r2, [r3, #20]
 8001c10:	2380      	movs	r3, #128	; 0x80
 8001c12:	02db      	lsls	r3, r3, #11
 8001c14:	4013      	ands	r3, r2
 8001c16:	603b      	str	r3, [r7, #0]
 8001c18:	683b      	ldr	r3, [r7, #0]

}
 8001c1a:	46c0      	nop			; (mov r8, r8)
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	b002      	add	sp, #8
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	46c0      	nop			; (mov r8, r8)
 8001c24:	40021000 	.word	0x40021000

08001c28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001c2c:	46c0      	nop			; (mov r8, r8)
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
	...

08001c34 <smartled_init>:
/* led data to send */
uint8_t led_array[maxleds*bits*3+reset+1];

/*	spi init	*/
SPI_HandleTypeDef* spi;
void smartled_init(SPI_HandleTypeDef* hspi) {
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
	spi = hspi;
 8001c3c:	4b16      	ldr	r3, [pc, #88]	; (8001c98 <smartled_init+0x64>)
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	601a      	str	r2, [r3, #0]

	for(uint16_t i = 0; i < maxleds*bits*3; i=i+3) {
 8001c42:	230e      	movs	r3, #14
 8001c44:	18fb      	adds	r3, r7, r3
 8001c46:	2200      	movs	r2, #0
 8001c48:	801a      	strh	r2, [r3, #0]
 8001c4a:	e016      	b.n	8001c7a <smartled_init+0x46>
		led_array[i] = 219;
 8001c4c:	200e      	movs	r0, #14
 8001c4e:	183b      	adds	r3, r7, r0
 8001c50:	881b      	ldrh	r3, [r3, #0]
 8001c52:	4a12      	ldr	r2, [pc, #72]	; (8001c9c <smartled_init+0x68>)
 8001c54:	21db      	movs	r1, #219	; 0xdb
 8001c56:	54d1      	strb	r1, [r2, r3]
		led_array[i+1] = 109;
 8001c58:	183b      	adds	r3, r7, r0
 8001c5a:	881b      	ldrh	r3, [r3, #0]
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	4a0f      	ldr	r2, [pc, #60]	; (8001c9c <smartled_init+0x68>)
 8001c60:	216d      	movs	r1, #109	; 0x6d
 8001c62:	54d1      	strb	r1, [r2, r3]
		led_array[i+2] = 182;
 8001c64:	183b      	adds	r3, r7, r0
 8001c66:	881b      	ldrh	r3, [r3, #0]
 8001c68:	3302      	adds	r3, #2
 8001c6a:	4a0c      	ldr	r2, [pc, #48]	; (8001c9c <smartled_init+0x68>)
 8001c6c:	21b6      	movs	r1, #182	; 0xb6
 8001c6e:	54d1      	strb	r1, [r2, r3]
	for(uint16_t i = 0; i < maxleds*bits*3; i=i+3) {
 8001c70:	183b      	adds	r3, r7, r0
 8001c72:	183a      	adds	r2, r7, r0
 8001c74:	8812      	ldrh	r2, [r2, #0]
 8001c76:	3203      	adds	r2, #3
 8001c78:	801a      	strh	r2, [r3, #0]
 8001c7a:	230e      	movs	r3, #14
 8001c7c:	18fb      	adds	r3, r7, r3
 8001c7e:	881b      	ldrh	r3, [r3, #0]
 8001c80:	4a07      	ldr	r2, [pc, #28]	; (8001ca0 <smartled_init+0x6c>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d9e2      	bls.n	8001c4c <smartled_init+0x18>
	}
	smartled_set_all(0,0,0);
 8001c86:	2200      	movs	r2, #0
 8001c88:	2100      	movs	r1, #0
 8001c8a:	2000      	movs	r0, #0
 8001c8c:	f000 f80a 	bl	8001ca4 <smartled_set_all>
}
 8001c90:	46c0      	nop			; (mov r8, r8)
 8001c92:	46bd      	mov	sp, r7
 8001c94:	b004      	add	sp, #16
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	20000090 	.word	0x20000090
 8001c9c:	20000094 	.word	0x20000094
 8001ca0:	000008ff 	.word	0x000008ff

08001ca4 <smartled_set_all>:

void smartled_set_all(uint8_t r, uint8_t g, uint8_t b) {
 8001ca4:	b5b0      	push	{r4, r5, r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	0004      	movs	r4, r0
 8001cac:	0008      	movs	r0, r1
 8001cae:	0011      	movs	r1, r2
 8001cb0:	1dfb      	adds	r3, r7, #7
 8001cb2:	1c22      	adds	r2, r4, #0
 8001cb4:	701a      	strb	r2, [r3, #0]
 8001cb6:	1dbb      	adds	r3, r7, #6
 8001cb8:	1c02      	adds	r2, r0, #0
 8001cba:	701a      	strb	r2, [r3, #0]
 8001cbc:	1d7b      	adds	r3, r7, #5
 8001cbe:	1c0a      	adds	r2, r1, #0
 8001cc0:	701a      	strb	r2, [r3, #0]

	for(uint16_t i = 0; i < maxleds+1; i++) {
 8001cc2:	230e      	movs	r3, #14
 8001cc4:	18fb      	adds	r3, r7, r3
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	801a      	strh	r2, [r3, #0]
 8001cca:	e011      	b.n	8001cf0 <smartled_set_all+0x4c>
		smartled_set(i, r, g, b);
 8001ccc:	1d7b      	adds	r3, r7, #5
 8001cce:	781c      	ldrb	r4, [r3, #0]
 8001cd0:	1dbb      	adds	r3, r7, #6
 8001cd2:	781a      	ldrb	r2, [r3, #0]
 8001cd4:	1dfb      	adds	r3, r7, #7
 8001cd6:	7819      	ldrb	r1, [r3, #0]
 8001cd8:	250e      	movs	r5, #14
 8001cda:	197b      	adds	r3, r7, r5
 8001cdc:	8818      	ldrh	r0, [r3, #0]
 8001cde:	0023      	movs	r3, r4
 8001ce0:	f000 f814 	bl	8001d0c <smartled_set>
	for(uint16_t i = 0; i < maxleds+1; i++) {
 8001ce4:	0029      	movs	r1, r5
 8001ce6:	187b      	adds	r3, r7, r1
 8001ce8:	881a      	ldrh	r2, [r3, #0]
 8001cea:	187b      	adds	r3, r7, r1
 8001cec:	3201      	adds	r2, #1
 8001cee:	801a      	strh	r2, [r3, #0]
 8001cf0:	230e      	movs	r3, #14
 8001cf2:	18fb      	adds	r3, r7, r3
 8001cf4:	881a      	ldrh	r2, [r3, #0]
 8001cf6:	2380      	movs	r3, #128	; 0x80
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	d9e6      	bls.n	8001ccc <smartled_set_all+0x28>
	}
	smartled_write();
 8001cfe:	f000 fa83 	bl	8002208 <smartled_write>
}
 8001d02:	46c0      	nop			; (mov r8, r8)
 8001d04:	46bd      	mov	sp, r7
 8001d06:	b004      	add	sp, #16
 8001d08:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001d0c <smartled_set>:

void smartled_set(uint16_t led, uint8_t r, uint8_t g, uint8_t b) {
 8001d0c:	b5b0      	push	{r4, r5, r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	0005      	movs	r5, r0
 8001d14:	000c      	movs	r4, r1
 8001d16:	0010      	movs	r0, r2
 8001d18:	0019      	movs	r1, r3
 8001d1a:	1dbb      	adds	r3, r7, #6
 8001d1c:	1c2a      	adds	r2, r5, #0
 8001d1e:	801a      	strh	r2, [r3, #0]
 8001d20:	1d7b      	adds	r3, r7, #5
 8001d22:	1c22      	adds	r2, r4, #0
 8001d24:	701a      	strb	r2, [r3, #0]
 8001d26:	1d3b      	adds	r3, r7, #4
 8001d28:	1c02      	adds	r2, r0, #0
 8001d2a:	701a      	strb	r2, [r3, #0]
 8001d2c:	1cfb      	adds	r3, r7, #3
 8001d2e:	1c0a      	adds	r2, r1, #0
 8001d30:	701a      	strb	r2, [r3, #0]

	uint16_t pos = 0;
 8001d32:	230e      	movs	r3, #14
 8001d34:	18fb      	adds	r3, r7, r3
 8001d36:	2200      	movs	r2, #0
 8001d38:	801a      	strh	r2, [r3, #0]
	uint8_t colors[bits] = {g,r,b};
 8001d3a:	2108      	movs	r1, #8
 8001d3c:	187b      	adds	r3, r7, r1
 8001d3e:	1d3a      	adds	r2, r7, #4
 8001d40:	7812      	ldrb	r2, [r2, #0]
 8001d42:	701a      	strb	r2, [r3, #0]
 8001d44:	187b      	adds	r3, r7, r1
 8001d46:	1d7a      	adds	r2, r7, #5
 8001d48:	7812      	ldrb	r2, [r2, #0]
 8001d4a:	705a      	strb	r2, [r3, #1]
 8001d4c:	187b      	adds	r3, r7, r1
 8001d4e:	1cfa      	adds	r2, r7, #3
 8001d50:	7812      	ldrb	r2, [r2, #0]
 8001d52:	709a      	strb	r2, [r3, #2]

    /* skip leds that wont change (offset) */
	for(uint16_t i = 0; i < led; i++)
 8001d54:	230c      	movs	r3, #12
 8001d56:	18fb      	adds	r3, r7, r3
 8001d58:	2200      	movs	r2, #0
 8001d5a:	801a      	strh	r2, [r3, #0]
 8001d5c:	e016      	b.n	8001d8c <smartled_set+0x80>
	{
		if(i>0 && led <= maxleds)
 8001d5e:	230c      	movs	r3, #12
 8001d60:	18fb      	adds	r3, r7, r3
 8001d62:	881b      	ldrh	r3, [r3, #0]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d00b      	beq.n	8001d80 <smartled_set+0x74>
 8001d68:	1dbb      	adds	r3, r7, #6
 8001d6a:	881a      	ldrh	r2, [r3, #0]
 8001d6c:	2380      	movs	r3, #128	; 0x80
 8001d6e:	005b      	lsls	r3, r3, #1
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d805      	bhi.n	8001d80 <smartled_set+0x74>
			pos += bits*3;
 8001d74:	220e      	movs	r2, #14
 8001d76:	18bb      	adds	r3, r7, r2
 8001d78:	18ba      	adds	r2, r7, r2
 8001d7a:	8812      	ldrh	r2, [r2, #0]
 8001d7c:	3209      	adds	r2, #9
 8001d7e:	801a      	strh	r2, [r3, #0]
	for(uint16_t i = 0; i < led; i++)
 8001d80:	210c      	movs	r1, #12
 8001d82:	187b      	adds	r3, r7, r1
 8001d84:	881a      	ldrh	r2, [r3, #0]
 8001d86:	187b      	adds	r3, r7, r1
 8001d88:	3201      	adds	r2, #1
 8001d8a:	801a      	strh	r2, [r3, #0]
 8001d8c:	230c      	movs	r3, #12
 8001d8e:	18fa      	adds	r2, r7, r3
 8001d90:	1dbb      	adds	r3, r7, #6
 8001d92:	8812      	ldrh	r2, [r2, #0]
 8001d94:	881b      	ldrh	r3, [r3, #0]
 8001d96:	429a      	cmp	r2, r3
 8001d98:	d3e1      	bcc.n	8001d5e <smartled_set+0x52>
	}

	for(uint8_t i = 0; i < bits; i++) {
 8001d9a:	230b      	movs	r3, #11
 8001d9c:	18fb      	adds	r3, r7, r3
 8001d9e:	2200      	movs	r2, #0
 8001da0:	701a      	strb	r2, [r3, #0]
 8001da2:	e225      	b.n	80021f0 <smartled_set+0x4e4>

		if(colors[i] & (1<<7))
 8001da4:	230b      	movs	r3, #11
 8001da6:	18fb      	adds	r3, r7, r3
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	2208      	movs	r2, #8
 8001dac:	18ba      	adds	r2, r7, r2
 8001dae:	5cd3      	ldrb	r3, [r2, r3]
 8001db0:	b25b      	sxtb	r3, r3
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	da19      	bge.n	8001dea <smartled_set+0xde>
			led_array[i * 3 + pos] |= 1 << 6;			// 0b0000 0000 -> 0b1100 0000
 8001db6:	200b      	movs	r0, #11
 8001db8:	183b      	adds	r3, r7, r0
 8001dba:	781a      	ldrb	r2, [r3, #0]
 8001dbc:	0013      	movs	r3, r2
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	189a      	adds	r2, r3, r2
 8001dc2:	240e      	movs	r4, #14
 8001dc4:	193b      	adds	r3, r7, r4
 8001dc6:	881b      	ldrh	r3, [r3, #0]
 8001dc8:	18d3      	adds	r3, r2, r3
 8001dca:	4ad6      	ldr	r2, [pc, #856]	; (8002124 <smartled_set+0x418>)
 8001dcc:	5cd1      	ldrb	r1, [r2, r3]
 8001dce:	183b      	adds	r3, r7, r0
 8001dd0:	781a      	ldrb	r2, [r3, #0]
 8001dd2:	0013      	movs	r3, r2
 8001dd4:	005b      	lsls	r3, r3, #1
 8001dd6:	189a      	adds	r2, r3, r2
 8001dd8:	193b      	adds	r3, r7, r4
 8001dda:	881b      	ldrh	r3, [r3, #0]
 8001ddc:	18d3      	adds	r3, r2, r3
 8001dde:	2240      	movs	r2, #64	; 0x40
 8001de0:	430a      	orrs	r2, r1
 8001de2:	b2d1      	uxtb	r1, r2
 8001de4:	4acf      	ldr	r2, [pc, #828]	; (8002124 <smartled_set+0x418>)
 8001de6:	54d1      	strb	r1, [r2, r3]
 8001de8:	e019      	b.n	8001e1e <smartled_set+0x112>
		else
			led_array[i * 3 + pos] &= ~(1 << 6);		// 0b0000 0000 -> 0b1000 0000
 8001dea:	200b      	movs	r0, #11
 8001dec:	183b      	adds	r3, r7, r0
 8001dee:	781a      	ldrb	r2, [r3, #0]
 8001df0:	0013      	movs	r3, r2
 8001df2:	005b      	lsls	r3, r3, #1
 8001df4:	189a      	adds	r2, r3, r2
 8001df6:	240e      	movs	r4, #14
 8001df8:	193b      	adds	r3, r7, r4
 8001dfa:	881b      	ldrh	r3, [r3, #0]
 8001dfc:	18d3      	adds	r3, r2, r3
 8001dfe:	4ac9      	ldr	r2, [pc, #804]	; (8002124 <smartled_set+0x418>)
 8001e00:	5cd1      	ldrb	r1, [r2, r3]
 8001e02:	183b      	adds	r3, r7, r0
 8001e04:	781a      	ldrb	r2, [r3, #0]
 8001e06:	0013      	movs	r3, r2
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	189a      	adds	r2, r3, r2
 8001e0c:	193b      	adds	r3, r7, r4
 8001e0e:	881b      	ldrh	r3, [r3, #0]
 8001e10:	18d3      	adds	r3, r2, r3
 8001e12:	2240      	movs	r2, #64	; 0x40
 8001e14:	4391      	bics	r1, r2
 8001e16:	000a      	movs	r2, r1
 8001e18:	b2d1      	uxtb	r1, r2
 8001e1a:	4ac2      	ldr	r2, [pc, #776]	; (8002124 <smartled_set+0x418>)
 8001e1c:	54d1      	strb	r1, [r2, r3]


		if(colors[i] & (1<<6))
 8001e1e:	230b      	movs	r3, #11
 8001e20:	18fb      	adds	r3, r7, r3
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	2208      	movs	r2, #8
 8001e26:	18ba      	adds	r2, r7, r2
 8001e28:	5cd3      	ldrb	r3, [r2, r3]
 8001e2a:	001a      	movs	r2, r3
 8001e2c:	2340      	movs	r3, #64	; 0x40
 8001e2e:	4013      	ands	r3, r2
 8001e30:	d019      	beq.n	8001e66 <smartled_set+0x15a>
			led_array[i * 3 + pos] |= 1 << 3;			// 0b1100 0000 -> 0b1101 1000
 8001e32:	200b      	movs	r0, #11
 8001e34:	183b      	adds	r3, r7, r0
 8001e36:	781a      	ldrb	r2, [r3, #0]
 8001e38:	0013      	movs	r3, r2
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	189a      	adds	r2, r3, r2
 8001e3e:	240e      	movs	r4, #14
 8001e40:	193b      	adds	r3, r7, r4
 8001e42:	881b      	ldrh	r3, [r3, #0]
 8001e44:	18d3      	adds	r3, r2, r3
 8001e46:	4ab7      	ldr	r2, [pc, #732]	; (8002124 <smartled_set+0x418>)
 8001e48:	5cd1      	ldrb	r1, [r2, r3]
 8001e4a:	183b      	adds	r3, r7, r0
 8001e4c:	781a      	ldrb	r2, [r3, #0]
 8001e4e:	0013      	movs	r3, r2
 8001e50:	005b      	lsls	r3, r3, #1
 8001e52:	189a      	adds	r2, r3, r2
 8001e54:	193b      	adds	r3, r7, r4
 8001e56:	881b      	ldrh	r3, [r3, #0]
 8001e58:	18d3      	adds	r3, r2, r3
 8001e5a:	2208      	movs	r2, #8
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	b2d1      	uxtb	r1, r2
 8001e60:	4ab0      	ldr	r2, [pc, #704]	; (8002124 <smartled_set+0x418>)
 8001e62:	54d1      	strb	r1, [r2, r3]
 8001e64:	e019      	b.n	8001e9a <smartled_set+0x18e>
		else
			led_array[i * 3 + pos] &= ~(1 << 3);		// 0b1000 0000 -> 0b1001 0000
 8001e66:	200b      	movs	r0, #11
 8001e68:	183b      	adds	r3, r7, r0
 8001e6a:	781a      	ldrb	r2, [r3, #0]
 8001e6c:	0013      	movs	r3, r2
 8001e6e:	005b      	lsls	r3, r3, #1
 8001e70:	189a      	adds	r2, r3, r2
 8001e72:	240e      	movs	r4, #14
 8001e74:	193b      	adds	r3, r7, r4
 8001e76:	881b      	ldrh	r3, [r3, #0]
 8001e78:	18d3      	adds	r3, r2, r3
 8001e7a:	4aaa      	ldr	r2, [pc, #680]	; (8002124 <smartled_set+0x418>)
 8001e7c:	5cd1      	ldrb	r1, [r2, r3]
 8001e7e:	183b      	adds	r3, r7, r0
 8001e80:	781a      	ldrb	r2, [r3, #0]
 8001e82:	0013      	movs	r3, r2
 8001e84:	005b      	lsls	r3, r3, #1
 8001e86:	189a      	adds	r2, r3, r2
 8001e88:	193b      	adds	r3, r7, r4
 8001e8a:	881b      	ldrh	r3, [r3, #0]
 8001e8c:	18d3      	adds	r3, r2, r3
 8001e8e:	2208      	movs	r2, #8
 8001e90:	4391      	bics	r1, r2
 8001e92:	000a      	movs	r2, r1
 8001e94:	b2d1      	uxtb	r1, r2
 8001e96:	4aa3      	ldr	r2, [pc, #652]	; (8002124 <smartled_set+0x418>)
 8001e98:	54d1      	strb	r1, [r2, r3]

		/*  2 bits    */
		if(colors[i] & (1<<5))
 8001e9a:	230b      	movs	r3, #11
 8001e9c:	18fb      	adds	r3, r7, r3
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	2208      	movs	r2, #8
 8001ea2:	18ba      	adds	r2, r7, r2
 8001ea4:	5cd3      	ldrb	r3, [r2, r3]
 8001ea6:	001a      	movs	r2, r3
 8001ea8:	2320      	movs	r3, #32
 8001eaa:	4013      	ands	r3, r2
 8001eac:	d019      	beq.n	8001ee2 <smartled_set+0x1d6>
			led_array[i * 3 + pos] |= 1 << 0;			// 0b1101 1000 -> 0b1101 1011
 8001eae:	200b      	movs	r0, #11
 8001eb0:	183b      	adds	r3, r7, r0
 8001eb2:	781a      	ldrb	r2, [r3, #0]
 8001eb4:	0013      	movs	r3, r2
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	189a      	adds	r2, r3, r2
 8001eba:	240e      	movs	r4, #14
 8001ebc:	193b      	adds	r3, r7, r4
 8001ebe:	881b      	ldrh	r3, [r3, #0]
 8001ec0:	18d3      	adds	r3, r2, r3
 8001ec2:	4a98      	ldr	r2, [pc, #608]	; (8002124 <smartled_set+0x418>)
 8001ec4:	5cd1      	ldrb	r1, [r2, r3]
 8001ec6:	183b      	adds	r3, r7, r0
 8001ec8:	781a      	ldrb	r2, [r3, #0]
 8001eca:	0013      	movs	r3, r2
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	189a      	adds	r2, r3, r2
 8001ed0:	193b      	adds	r3, r7, r4
 8001ed2:	881b      	ldrh	r3, [r3, #0]
 8001ed4:	18d3      	adds	r3, r2, r3
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	b2d1      	uxtb	r1, r2
 8001edc:	4a91      	ldr	r2, [pc, #580]	; (8002124 <smartled_set+0x418>)
 8001ede:	54d1      	strb	r1, [r2, r3]
 8001ee0:	e019      	b.n	8001f16 <smartled_set+0x20a>
		else
			led_array[i * 3 + pos] &= ~(1 << 0);		// 0b1101 1000 -> 0b1101 1010
 8001ee2:	200b      	movs	r0, #11
 8001ee4:	183b      	adds	r3, r7, r0
 8001ee6:	781a      	ldrb	r2, [r3, #0]
 8001ee8:	0013      	movs	r3, r2
 8001eea:	005b      	lsls	r3, r3, #1
 8001eec:	189a      	adds	r2, r3, r2
 8001eee:	240e      	movs	r4, #14
 8001ef0:	193b      	adds	r3, r7, r4
 8001ef2:	881b      	ldrh	r3, [r3, #0]
 8001ef4:	18d3      	adds	r3, r2, r3
 8001ef6:	4a8b      	ldr	r2, [pc, #556]	; (8002124 <smartled_set+0x418>)
 8001ef8:	5cd1      	ldrb	r1, [r2, r3]
 8001efa:	183b      	adds	r3, r7, r0
 8001efc:	781a      	ldrb	r2, [r3, #0]
 8001efe:	0013      	movs	r3, r2
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	189a      	adds	r2, r3, r2
 8001f04:	193b      	adds	r3, r7, r4
 8001f06:	881b      	ldrh	r3, [r3, #0]
 8001f08:	18d3      	adds	r3, r2, r3
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	4391      	bics	r1, r2
 8001f0e:	000a      	movs	r2, r1
 8001f10:	b2d1      	uxtb	r1, r2
 8001f12:	4a84      	ldr	r2, [pc, #528]	; (8002124 <smartled_set+0x418>)
 8001f14:	54d1      	strb	r1, [r2, r3]

		/*  leave last bit to 0 (MSB)   */
		if(colors[i] & (1<<4))
 8001f16:	230b      	movs	r3, #11
 8001f18:	18fb      	adds	r3, r7, r3
 8001f1a:	781b      	ldrb	r3, [r3, #0]
 8001f1c:	2208      	movs	r2, #8
 8001f1e:	18ba      	adds	r2, r7, r2
 8001f20:	5cd3      	ldrb	r3, [r2, r3]
 8001f22:	001a      	movs	r2, r3
 8001f24:	2310      	movs	r3, #16
 8001f26:	4013      	ands	r3, r2
 8001f28:	d01b      	beq.n	8001f62 <smartled_set+0x256>
			led_array[i * 3 + 1 + pos] |= 1 << 5;		// 0b0000 0000 -> 0b0110 0000
 8001f2a:	200b      	movs	r0, #11
 8001f2c:	183b      	adds	r3, r7, r0
 8001f2e:	781a      	ldrb	r2, [r3, #0]
 8001f30:	0013      	movs	r3, r2
 8001f32:	005b      	lsls	r3, r3, #1
 8001f34:	189b      	adds	r3, r3, r2
 8001f36:	1c5a      	adds	r2, r3, #1
 8001f38:	240e      	movs	r4, #14
 8001f3a:	193b      	adds	r3, r7, r4
 8001f3c:	881b      	ldrh	r3, [r3, #0]
 8001f3e:	18d3      	adds	r3, r2, r3
 8001f40:	4a78      	ldr	r2, [pc, #480]	; (8002124 <smartled_set+0x418>)
 8001f42:	5cd1      	ldrb	r1, [r2, r3]
 8001f44:	183b      	adds	r3, r7, r0
 8001f46:	781a      	ldrb	r2, [r3, #0]
 8001f48:	0013      	movs	r3, r2
 8001f4a:	005b      	lsls	r3, r3, #1
 8001f4c:	189b      	adds	r3, r3, r2
 8001f4e:	1c5a      	adds	r2, r3, #1
 8001f50:	193b      	adds	r3, r7, r4
 8001f52:	881b      	ldrh	r3, [r3, #0]
 8001f54:	18d3      	adds	r3, r2, r3
 8001f56:	2220      	movs	r2, #32
 8001f58:	430a      	orrs	r2, r1
 8001f5a:	b2d1      	uxtb	r1, r2
 8001f5c:	4a71      	ldr	r2, [pc, #452]	; (8002124 <smartled_set+0x418>)
 8001f5e:	54d1      	strb	r1, [r2, r3]
 8001f60:	e01b      	b.n	8001f9a <smartled_set+0x28e>
		else
			led_array[i * 3 + 1 + pos] &= ~(1 << 5);	// 0b0000 0000 -> 0b0100 0000
 8001f62:	200b      	movs	r0, #11
 8001f64:	183b      	adds	r3, r7, r0
 8001f66:	781a      	ldrb	r2, [r3, #0]
 8001f68:	0013      	movs	r3, r2
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	189b      	adds	r3, r3, r2
 8001f6e:	1c5a      	adds	r2, r3, #1
 8001f70:	240e      	movs	r4, #14
 8001f72:	193b      	adds	r3, r7, r4
 8001f74:	881b      	ldrh	r3, [r3, #0]
 8001f76:	18d3      	adds	r3, r2, r3
 8001f78:	4a6a      	ldr	r2, [pc, #424]	; (8002124 <smartled_set+0x418>)
 8001f7a:	5cd1      	ldrb	r1, [r2, r3]
 8001f7c:	183b      	adds	r3, r7, r0
 8001f7e:	781a      	ldrb	r2, [r3, #0]
 8001f80:	0013      	movs	r3, r2
 8001f82:	005b      	lsls	r3, r3, #1
 8001f84:	189b      	adds	r3, r3, r2
 8001f86:	1c5a      	adds	r2, r3, #1
 8001f88:	193b      	adds	r3, r7, r4
 8001f8a:	881b      	ldrh	r3, [r3, #0]
 8001f8c:	18d3      	adds	r3, r2, r3
 8001f8e:	2220      	movs	r2, #32
 8001f90:	4391      	bics	r1, r2
 8001f92:	000a      	movs	r2, r1
 8001f94:	b2d1      	uxtb	r1, r2
 8001f96:	4a63      	ldr	r2, [pc, #396]	; (8002124 <smartled_set+0x418>)
 8001f98:	54d1      	strb	r1, [r2, r3]

		if(colors[i] & (1<<3))
 8001f9a:	230b      	movs	r3, #11
 8001f9c:	18fb      	adds	r3, r7, r3
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	2208      	movs	r2, #8
 8001fa2:	18ba      	adds	r2, r7, r2
 8001fa4:	5cd3      	ldrb	r3, [r2, r3]
 8001fa6:	001a      	movs	r2, r3
 8001fa8:	2308      	movs	r3, #8
 8001faa:	4013      	ands	r3, r2
 8001fac:	d01b      	beq.n	8001fe6 <smartled_set+0x2da>
			led_array[i * 3 + 1 + pos] |= 1 << 2;		// 0b0000 0000 -> 0b0110 1100
 8001fae:	200b      	movs	r0, #11
 8001fb0:	183b      	adds	r3, r7, r0
 8001fb2:	781a      	ldrb	r2, [r3, #0]
 8001fb4:	0013      	movs	r3, r2
 8001fb6:	005b      	lsls	r3, r3, #1
 8001fb8:	189b      	adds	r3, r3, r2
 8001fba:	1c5a      	adds	r2, r3, #1
 8001fbc:	240e      	movs	r4, #14
 8001fbe:	193b      	adds	r3, r7, r4
 8001fc0:	881b      	ldrh	r3, [r3, #0]
 8001fc2:	18d3      	adds	r3, r2, r3
 8001fc4:	4a57      	ldr	r2, [pc, #348]	; (8002124 <smartled_set+0x418>)
 8001fc6:	5cd1      	ldrb	r1, [r2, r3]
 8001fc8:	183b      	adds	r3, r7, r0
 8001fca:	781a      	ldrb	r2, [r3, #0]
 8001fcc:	0013      	movs	r3, r2
 8001fce:	005b      	lsls	r3, r3, #1
 8001fd0:	189b      	adds	r3, r3, r2
 8001fd2:	1c5a      	adds	r2, r3, #1
 8001fd4:	193b      	adds	r3, r7, r4
 8001fd6:	881b      	ldrh	r3, [r3, #0]
 8001fd8:	18d3      	adds	r3, r2, r3
 8001fda:	2204      	movs	r2, #4
 8001fdc:	430a      	orrs	r2, r1
 8001fde:	b2d1      	uxtb	r1, r2
 8001fe0:	4a50      	ldr	r2, [pc, #320]	; (8002124 <smartled_set+0x418>)
 8001fe2:	54d1      	strb	r1, [r2, r3]
 8001fe4:	e01b      	b.n	800201e <smartled_set+0x312>
		else
			led_array[i * 3 + 1 + pos] &= ~(1 << 2);	// 0b0000 0000 -> 0b0100 1000
 8001fe6:	200b      	movs	r0, #11
 8001fe8:	183b      	adds	r3, r7, r0
 8001fea:	781a      	ldrb	r2, [r3, #0]
 8001fec:	0013      	movs	r3, r2
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	189b      	adds	r3, r3, r2
 8001ff2:	1c5a      	adds	r2, r3, #1
 8001ff4:	240e      	movs	r4, #14
 8001ff6:	193b      	adds	r3, r7, r4
 8001ff8:	881b      	ldrh	r3, [r3, #0]
 8001ffa:	18d3      	adds	r3, r2, r3
 8001ffc:	4a49      	ldr	r2, [pc, #292]	; (8002124 <smartled_set+0x418>)
 8001ffe:	5cd1      	ldrb	r1, [r2, r3]
 8002000:	183b      	adds	r3, r7, r0
 8002002:	781a      	ldrb	r2, [r3, #0]
 8002004:	0013      	movs	r3, r2
 8002006:	005b      	lsls	r3, r3, #1
 8002008:	189b      	adds	r3, r3, r2
 800200a:	1c5a      	adds	r2, r3, #1
 800200c:	193b      	adds	r3, r7, r4
 800200e:	881b      	ldrh	r3, [r3, #0]
 8002010:	18d3      	adds	r3, r2, r3
 8002012:	2204      	movs	r2, #4
 8002014:	4391      	bics	r1, r2
 8002016:	000a      	movs	r2, r1
 8002018:	b2d1      	uxtb	r1, r2
 800201a:	4a42      	ldr	r2, [pc, #264]	; (8002124 <smartled_set+0x418>)
 800201c:	54d1      	strb	r1, [r2, r3]

		/*  set 1 bit   */
		led_array[i * 3 + 1 + pos] |= 1 << 0;	    	// 0b0000 0000 -> 0b0100 1001
 800201e:	200b      	movs	r0, #11
 8002020:	183b      	adds	r3, r7, r0
 8002022:	781a      	ldrb	r2, [r3, #0]
 8002024:	0013      	movs	r3, r2
 8002026:	005b      	lsls	r3, r3, #1
 8002028:	189b      	adds	r3, r3, r2
 800202a:	1c5a      	adds	r2, r3, #1
 800202c:	240e      	movs	r4, #14
 800202e:	193b      	adds	r3, r7, r4
 8002030:	881b      	ldrh	r3, [r3, #0]
 8002032:	18d3      	adds	r3, r2, r3
 8002034:	4a3b      	ldr	r2, [pc, #236]	; (8002124 <smartled_set+0x418>)
 8002036:	5cd1      	ldrb	r1, [r2, r3]
 8002038:	183b      	adds	r3, r7, r0
 800203a:	781a      	ldrb	r2, [r3, #0]
 800203c:	0013      	movs	r3, r2
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	189b      	adds	r3, r3, r2
 8002042:	1c5a      	adds	r2, r3, #1
 8002044:	193b      	adds	r3, r7, r4
 8002046:	881b      	ldrh	r3, [r3, #0]
 8002048:	18d3      	adds	r3, r2, r3
 800204a:	2201      	movs	r2, #1
 800204c:	430a      	orrs	r2, r1
 800204e:	b2d1      	uxtb	r1, r2
 8002050:	4a34      	ldr	r2, [pc, #208]	; (8002124 <smartled_set+0x418>)
 8002052:	54d1      	strb	r1, [r2, r3]

		if(colors[i] & (1<<2))
 8002054:	183b      	adds	r3, r7, r0
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	2208      	movs	r2, #8
 800205a:	18ba      	adds	r2, r7, r2
 800205c:	5cd3      	ldrb	r3, [r2, r3]
 800205e:	001a      	movs	r2, r3
 8002060:	2304      	movs	r3, #4
 8002062:	4013      	ands	r3, r2
 8002064:	d01c      	beq.n	80020a0 <smartled_set+0x394>
			led_array[i * 3 + 2 + pos] |= 1 << 7;	    // 0b0000 0000 -> 0b1000 0000
 8002066:	200b      	movs	r0, #11
 8002068:	183b      	adds	r3, r7, r0
 800206a:	781a      	ldrb	r2, [r3, #0]
 800206c:	0013      	movs	r3, r2
 800206e:	005b      	lsls	r3, r3, #1
 8002070:	189b      	adds	r3, r3, r2
 8002072:	1c9a      	adds	r2, r3, #2
 8002074:	240e      	movs	r4, #14
 8002076:	193b      	adds	r3, r7, r4
 8002078:	881b      	ldrh	r3, [r3, #0]
 800207a:	18d3      	adds	r3, r2, r3
 800207c:	4a29      	ldr	r2, [pc, #164]	; (8002124 <smartled_set+0x418>)
 800207e:	5cd1      	ldrb	r1, [r2, r3]
 8002080:	183b      	adds	r3, r7, r0
 8002082:	781a      	ldrb	r2, [r3, #0]
 8002084:	0013      	movs	r3, r2
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	189b      	adds	r3, r3, r2
 800208a:	1c9a      	adds	r2, r3, #2
 800208c:	193b      	adds	r3, r7, r4
 800208e:	881b      	ldrh	r3, [r3, #0]
 8002090:	18d3      	adds	r3, r2, r3
 8002092:	2280      	movs	r2, #128	; 0x80
 8002094:	4252      	negs	r2, r2
 8002096:	430a      	orrs	r2, r1
 8002098:	b2d1      	uxtb	r1, r2
 800209a:	4a22      	ldr	r2, [pc, #136]	; (8002124 <smartled_set+0x418>)
 800209c:	54d1      	strb	r1, [r2, r3]
 800209e:	e01a      	b.n	80020d6 <smartled_set+0x3ca>
		else
			led_array[i * 3 + 2 + pos] &= ~(1 << 7);	// 0b0000 0000 -> 0b0000 0000
 80020a0:	200b      	movs	r0, #11
 80020a2:	183b      	adds	r3, r7, r0
 80020a4:	781a      	ldrb	r2, [r3, #0]
 80020a6:	0013      	movs	r3, r2
 80020a8:	005b      	lsls	r3, r3, #1
 80020aa:	189b      	adds	r3, r3, r2
 80020ac:	1c9a      	adds	r2, r3, #2
 80020ae:	240e      	movs	r4, #14
 80020b0:	193b      	adds	r3, r7, r4
 80020b2:	881b      	ldrh	r3, [r3, #0]
 80020b4:	18d3      	adds	r3, r2, r3
 80020b6:	4a1b      	ldr	r2, [pc, #108]	; (8002124 <smartled_set+0x418>)
 80020b8:	5cd1      	ldrb	r1, [r2, r3]
 80020ba:	183b      	adds	r3, r7, r0
 80020bc:	781a      	ldrb	r2, [r3, #0]
 80020be:	0013      	movs	r3, r2
 80020c0:	005b      	lsls	r3, r3, #1
 80020c2:	189b      	adds	r3, r3, r2
 80020c4:	1c9a      	adds	r2, r3, #2
 80020c6:	193b      	adds	r3, r7, r4
 80020c8:	881b      	ldrh	r3, [r3, #0]
 80020ca:	18d3      	adds	r3, r2, r3
 80020cc:	227f      	movs	r2, #127	; 0x7f
 80020ce:	400a      	ands	r2, r1
 80020d0:	b2d1      	uxtb	r1, r2
 80020d2:	4a14      	ldr	r2, [pc, #80]	; (8002124 <smartled_set+0x418>)
 80020d4:	54d1      	strb	r1, [r2, r3]

		if(colors[i] & (1<<1))
 80020d6:	230b      	movs	r3, #11
 80020d8:	18fb      	adds	r3, r7, r3
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	2208      	movs	r2, #8
 80020de:	18ba      	adds	r2, r7, r2
 80020e0:	5cd3      	ldrb	r3, [r2, r3]
 80020e2:	001a      	movs	r2, r3
 80020e4:	2302      	movs	r3, #2
 80020e6:	4013      	ands	r3, r2
 80020e8:	d01e      	beq.n	8002128 <smartled_set+0x41c>
			led_array[i * 3 + 2 + pos] |= 1 << 4;		// 0b0000 0000 -> 0b1011 0000
 80020ea:	200b      	movs	r0, #11
 80020ec:	183b      	adds	r3, r7, r0
 80020ee:	781a      	ldrb	r2, [r3, #0]
 80020f0:	0013      	movs	r3, r2
 80020f2:	005b      	lsls	r3, r3, #1
 80020f4:	189b      	adds	r3, r3, r2
 80020f6:	1c9a      	adds	r2, r3, #2
 80020f8:	240e      	movs	r4, #14
 80020fa:	193b      	adds	r3, r7, r4
 80020fc:	881b      	ldrh	r3, [r3, #0]
 80020fe:	18d3      	adds	r3, r2, r3
 8002100:	4a08      	ldr	r2, [pc, #32]	; (8002124 <smartled_set+0x418>)
 8002102:	5cd1      	ldrb	r1, [r2, r3]
 8002104:	183b      	adds	r3, r7, r0
 8002106:	781a      	ldrb	r2, [r3, #0]
 8002108:	0013      	movs	r3, r2
 800210a:	005b      	lsls	r3, r3, #1
 800210c:	189b      	adds	r3, r3, r2
 800210e:	1c9a      	adds	r2, r3, #2
 8002110:	193b      	adds	r3, r7, r4
 8002112:	881b      	ldrh	r3, [r3, #0]
 8002114:	18d3      	adds	r3, r2, r3
 8002116:	2210      	movs	r2, #16
 8002118:	430a      	orrs	r2, r1
 800211a:	b2d1      	uxtb	r1, r2
 800211c:	4a01      	ldr	r2, [pc, #4]	; (8002124 <smartled_set+0x418>)
 800211e:	54d1      	strb	r1, [r2, r3]
 8002120:	e01e      	b.n	8002160 <smartled_set+0x454>
 8002122:	46c0      	nop			; (mov r8, r8)
 8002124:	20000094 	.word	0x20000094
		else
			led_array[i * 3 + 2 + pos] &= ~(1 << 4);	// 0b0000 0000 -> 0b0010 0000
 8002128:	200b      	movs	r0, #11
 800212a:	183b      	adds	r3, r7, r0
 800212c:	781a      	ldrb	r2, [r3, #0]
 800212e:	0013      	movs	r3, r2
 8002130:	005b      	lsls	r3, r3, #1
 8002132:	189b      	adds	r3, r3, r2
 8002134:	1c9a      	adds	r2, r3, #2
 8002136:	240e      	movs	r4, #14
 8002138:	193b      	adds	r3, r7, r4
 800213a:	881b      	ldrh	r3, [r3, #0]
 800213c:	18d3      	adds	r3, r2, r3
 800213e:	4a31      	ldr	r2, [pc, #196]	; (8002204 <smartled_set+0x4f8>)
 8002140:	5cd1      	ldrb	r1, [r2, r3]
 8002142:	183b      	adds	r3, r7, r0
 8002144:	781a      	ldrb	r2, [r3, #0]
 8002146:	0013      	movs	r3, r2
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	189b      	adds	r3, r3, r2
 800214c:	1c9a      	adds	r2, r3, #2
 800214e:	193b      	adds	r3, r7, r4
 8002150:	881b      	ldrh	r3, [r3, #0]
 8002152:	18d3      	adds	r3, r2, r3
 8002154:	2210      	movs	r2, #16
 8002156:	4391      	bics	r1, r2
 8002158:	000a      	movs	r2, r1
 800215a:	b2d1      	uxtb	r1, r2
 800215c:	4a29      	ldr	r2, [pc, #164]	; (8002204 <smartled_set+0x4f8>)
 800215e:	54d1      	strb	r1, [r2, r3]

		if(colors[i] & (1<<0))
 8002160:	230b      	movs	r3, #11
 8002162:	18fb      	adds	r3, r7, r3
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	2208      	movs	r2, #8
 8002168:	18ba      	adds	r2, r7, r2
 800216a:	5cd3      	ldrb	r3, [r2, r3]
 800216c:	001a      	movs	r2, r3
 800216e:	2301      	movs	r3, #1
 8002170:	4013      	ands	r3, r2
 8002172:	d01b      	beq.n	80021ac <smartled_set+0x4a0>
			led_array[i * 3 + 2 + pos] |= 1 << 1;		// 0b0000 0000 -> 0b1011 0110
 8002174:	200b      	movs	r0, #11
 8002176:	183b      	adds	r3, r7, r0
 8002178:	781a      	ldrb	r2, [r3, #0]
 800217a:	0013      	movs	r3, r2
 800217c:	005b      	lsls	r3, r3, #1
 800217e:	189b      	adds	r3, r3, r2
 8002180:	1c9a      	adds	r2, r3, #2
 8002182:	240e      	movs	r4, #14
 8002184:	193b      	adds	r3, r7, r4
 8002186:	881b      	ldrh	r3, [r3, #0]
 8002188:	18d3      	adds	r3, r2, r3
 800218a:	4a1e      	ldr	r2, [pc, #120]	; (8002204 <smartled_set+0x4f8>)
 800218c:	5cd1      	ldrb	r1, [r2, r3]
 800218e:	183b      	adds	r3, r7, r0
 8002190:	781a      	ldrb	r2, [r3, #0]
 8002192:	0013      	movs	r3, r2
 8002194:	005b      	lsls	r3, r3, #1
 8002196:	189b      	adds	r3, r3, r2
 8002198:	1c9a      	adds	r2, r3, #2
 800219a:	193b      	adds	r3, r7, r4
 800219c:	881b      	ldrh	r3, [r3, #0]
 800219e:	18d3      	adds	r3, r2, r3
 80021a0:	2202      	movs	r2, #2
 80021a2:	430a      	orrs	r2, r1
 80021a4:	b2d1      	uxtb	r1, r2
 80021a6:	4a17      	ldr	r2, [pc, #92]	; (8002204 <smartled_set+0x4f8>)
 80021a8:	54d1      	strb	r1, [r2, r3]
 80021aa:	e01b      	b.n	80021e4 <smartled_set+0x4d8>
		else
			led_array[i * 3 + 2 + pos] &= ~(1 << 1);	// 0b0000 0000 -> 0b0010 0100
 80021ac:	200b      	movs	r0, #11
 80021ae:	183b      	adds	r3, r7, r0
 80021b0:	781a      	ldrb	r2, [r3, #0]
 80021b2:	0013      	movs	r3, r2
 80021b4:	005b      	lsls	r3, r3, #1
 80021b6:	189b      	adds	r3, r3, r2
 80021b8:	1c9a      	adds	r2, r3, #2
 80021ba:	240e      	movs	r4, #14
 80021bc:	193b      	adds	r3, r7, r4
 80021be:	881b      	ldrh	r3, [r3, #0]
 80021c0:	18d3      	adds	r3, r2, r3
 80021c2:	4a10      	ldr	r2, [pc, #64]	; (8002204 <smartled_set+0x4f8>)
 80021c4:	5cd1      	ldrb	r1, [r2, r3]
 80021c6:	183b      	adds	r3, r7, r0
 80021c8:	781a      	ldrb	r2, [r3, #0]
 80021ca:	0013      	movs	r3, r2
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	189b      	adds	r3, r3, r2
 80021d0:	1c9a      	adds	r2, r3, #2
 80021d2:	193b      	adds	r3, r7, r4
 80021d4:	881b      	ldrh	r3, [r3, #0]
 80021d6:	18d3      	adds	r3, r2, r3
 80021d8:	2202      	movs	r2, #2
 80021da:	4391      	bics	r1, r2
 80021dc:	000a      	movs	r2, r1
 80021de:	b2d1      	uxtb	r1, r2
 80021e0:	4a08      	ldr	r2, [pc, #32]	; (8002204 <smartled_set+0x4f8>)
 80021e2:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < bits; i++) {
 80021e4:	210b      	movs	r1, #11
 80021e6:	187b      	adds	r3, r7, r1
 80021e8:	781a      	ldrb	r2, [r3, #0]
 80021ea:	187b      	adds	r3, r7, r1
 80021ec:	3201      	adds	r2, #1
 80021ee:	701a      	strb	r2, [r3, #0]
 80021f0:	230b      	movs	r3, #11
 80021f2:	18fb      	adds	r3, r7, r3
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	d800      	bhi.n	80021fc <smartled_set+0x4f0>
 80021fa:	e5d3      	b.n	8001da4 <smartled_set+0x98>
	    }
}
 80021fc:	46c0      	nop			; (mov r8, r8)
 80021fe:	46bd      	mov	sp, r7
 8002200:	b004      	add	sp, #16
 8002202:	bdb0      	pop	{r4, r5, r7, pc}
 8002204:	20000094 	.word	0x20000094

08002208 <smartled_write>:

void smartled_write(void) {
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0

	HAL_SPI_Transmit(spi,led_array, maxleds*bits*3+reset+1, 100);
 800220c:	4b04      	ldr	r3, [pc, #16]	; (8002220 <smartled_write+0x18>)
 800220e:	6818      	ldr	r0, [r3, #0]
 8002210:	4a04      	ldr	r2, [pc, #16]	; (8002224 <smartled_write+0x1c>)
 8002212:	4905      	ldr	r1, [pc, #20]	; (8002228 <smartled_write+0x20>)
 8002214:	2364      	movs	r3, #100	; 0x64
 8002216:	f7ff f81d 	bl	8001254 <HAL_SPI_Transmit>
}
 800221a:	46c0      	nop			; (mov r8, r8)
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	20000090 	.word	0x20000090
 8002224:	0000090b 	.word	0x0000090b
 8002228:	20000094 	.word	0x20000094

0800222c <smartled_rgbw>:

/* set one led data */
void smartled_rgbw(uint16_t start_p, uint16_t led_count, uint8_t r, uint8_t g, uint8_t b) {
 800222c:	b5b0      	push	{r4, r5, r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
 8002232:	0005      	movs	r5, r0
 8002234:	000c      	movs	r4, r1
 8002236:	0010      	movs	r0, r2
 8002238:	0019      	movs	r1, r3
 800223a:	1dbb      	adds	r3, r7, #6
 800223c:	1c2a      	adds	r2, r5, #0
 800223e:	801a      	strh	r2, [r3, #0]
 8002240:	1d3b      	adds	r3, r7, #4
 8002242:	1c22      	adds	r2, r4, #0
 8002244:	801a      	strh	r2, [r3, #0]
 8002246:	1cfb      	adds	r3, r7, #3
 8002248:	1c02      	adds	r2, r0, #0
 800224a:	701a      	strb	r2, [r3, #0]
 800224c:	1cbb      	adds	r3, r7, #2
 800224e:	1c0a      	adds	r2, r1, #0
 8002250:	701a      	strb	r2, [r3, #0]

    uint16_t pos = 0;
 8002252:	230e      	movs	r3, #14
 8002254:	18fb      	adds	r3, r7, r3
 8002256:	2200      	movs	r2, #0
 8002258:	801a      	strh	r2, [r3, #0]
	uint8_t colors[bits] = {g,r,b};
 800225a:	2108      	movs	r1, #8
 800225c:	187b      	adds	r3, r7, r1
 800225e:	1cba      	adds	r2, r7, #2
 8002260:	7812      	ldrb	r2, [r2, #0]
 8002262:	701a      	strb	r2, [r3, #0]
 8002264:	187b      	adds	r3, r7, r1
 8002266:	1cfa      	adds	r2, r7, #3
 8002268:	7812      	ldrb	r2, [r2, #0]
 800226a:	705a      	strb	r2, [r3, #1]
 800226c:	187b      	adds	r3, r7, r1
 800226e:	2220      	movs	r2, #32
 8002270:	18ba      	adds	r2, r7, r2
 8002272:	7812      	ldrb	r2, [r2, #0]
 8002274:	709a      	strb	r2, [r3, #2]

    /* 	encode r g b w decimal values, start with red
		please do not touch this section of the code	*/
    for(uint16_t a = 0; a < led_count; a++) {
 8002276:	230c      	movs	r3, #12
 8002278:	18fb      	adds	r3, r7, r3
 800227a:	2200      	movs	r2, #0
 800227c:	801a      	strh	r2, [r3, #0]
 800227e:	e30d      	b.n	800289c <smartled_rgbw+0x670>
		if(a>0)
 8002280:	230c      	movs	r3, #12
 8002282:	18fb      	adds	r3, r7, r3
 8002284:	881b      	ldrh	r3, [r3, #0]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d005      	beq.n	8002296 <smartled_rgbw+0x6a>
			pos+=bits*3;
 800228a:	220e      	movs	r2, #14
 800228c:	18bb      	adds	r3, r7, r2
 800228e:	18ba      	adds	r2, r7, r2
 8002290:	8812      	ldrh	r2, [r2, #0]
 8002292:	3209      	adds	r2, #9
 8002294:	801a      	strh	r2, [r3, #0]
		for(uint8_t i = 0; i < bits; i++) {
 8002296:	230b      	movs	r3, #11
 8002298:	18fb      	adds	r3, r7, r3
 800229a:	2200      	movs	r2, #0
 800229c:	701a      	strb	r2, [r3, #0]
 800229e:	e2f1      	b.n	8002884 <smartled_rgbw+0x658>

			if(colors[i] & (1<<7))
 80022a0:	230b      	movs	r3, #11
 80022a2:	18fb      	adds	r3, r7, r3
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	2208      	movs	r2, #8
 80022a8:	18ba      	adds	r2, r7, r2
 80022aa:	5cd3      	ldrb	r3, [r2, r3]
 80022ac:	b25b      	sxtb	r3, r3
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	da25      	bge.n	80022fe <smartled_rgbw+0xd2>
				led_array[(i * 3) + pos + start_p*bits*3] |= 1 << 6;		// 0b0000 0000 -> 0b1100 0000
 80022b2:	200b      	movs	r0, #11
 80022b4:	183b      	adds	r3, r7, r0
 80022b6:	781a      	ldrb	r2, [r3, #0]
 80022b8:	0013      	movs	r3, r2
 80022ba:	005b      	lsls	r3, r3, #1
 80022bc:	189a      	adds	r2, r3, r2
 80022be:	240e      	movs	r4, #14
 80022c0:	193b      	adds	r3, r7, r4
 80022c2:	881b      	ldrh	r3, [r3, #0]
 80022c4:	18d1      	adds	r1, r2, r3
 80022c6:	1dbb      	adds	r3, r7, #6
 80022c8:	881a      	ldrh	r2, [r3, #0]
 80022ca:	0013      	movs	r3, r2
 80022cc:	00db      	lsls	r3, r3, #3
 80022ce:	189b      	adds	r3, r3, r2
 80022d0:	18cb      	adds	r3, r1, r3
 80022d2:	4aba      	ldr	r2, [pc, #744]	; (80025bc <smartled_rgbw+0x390>)
 80022d4:	5cd1      	ldrb	r1, [r2, r3]
 80022d6:	183b      	adds	r3, r7, r0
 80022d8:	781a      	ldrb	r2, [r3, #0]
 80022da:	0013      	movs	r3, r2
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	189a      	adds	r2, r3, r2
 80022e0:	193b      	adds	r3, r7, r4
 80022e2:	881b      	ldrh	r3, [r3, #0]
 80022e4:	18d0      	adds	r0, r2, r3
 80022e6:	1dbb      	adds	r3, r7, #6
 80022e8:	881a      	ldrh	r2, [r3, #0]
 80022ea:	0013      	movs	r3, r2
 80022ec:	00db      	lsls	r3, r3, #3
 80022ee:	189b      	adds	r3, r3, r2
 80022f0:	18c3      	adds	r3, r0, r3
 80022f2:	2240      	movs	r2, #64	; 0x40
 80022f4:	430a      	orrs	r2, r1
 80022f6:	b2d1      	uxtb	r1, r2
 80022f8:	4ab0      	ldr	r2, [pc, #704]	; (80025bc <smartled_rgbw+0x390>)
 80022fa:	54d1      	strb	r1, [r2, r3]
 80022fc:	e025      	b.n	800234a <smartled_rgbw+0x11e>
			else
				led_array[i * 3 + pos + start_p*bits*3] &= ~(1 << 6);		// 0b0000 0000 -> 0b1000 0000
 80022fe:	200b      	movs	r0, #11
 8002300:	183b      	adds	r3, r7, r0
 8002302:	781a      	ldrb	r2, [r3, #0]
 8002304:	0013      	movs	r3, r2
 8002306:	005b      	lsls	r3, r3, #1
 8002308:	189a      	adds	r2, r3, r2
 800230a:	240e      	movs	r4, #14
 800230c:	193b      	adds	r3, r7, r4
 800230e:	881b      	ldrh	r3, [r3, #0]
 8002310:	18d1      	adds	r1, r2, r3
 8002312:	1dbb      	adds	r3, r7, #6
 8002314:	881a      	ldrh	r2, [r3, #0]
 8002316:	0013      	movs	r3, r2
 8002318:	00db      	lsls	r3, r3, #3
 800231a:	189b      	adds	r3, r3, r2
 800231c:	18cb      	adds	r3, r1, r3
 800231e:	4aa7      	ldr	r2, [pc, #668]	; (80025bc <smartled_rgbw+0x390>)
 8002320:	5cd1      	ldrb	r1, [r2, r3]
 8002322:	183b      	adds	r3, r7, r0
 8002324:	781a      	ldrb	r2, [r3, #0]
 8002326:	0013      	movs	r3, r2
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	189a      	adds	r2, r3, r2
 800232c:	193b      	adds	r3, r7, r4
 800232e:	881b      	ldrh	r3, [r3, #0]
 8002330:	18d0      	adds	r0, r2, r3
 8002332:	1dbb      	adds	r3, r7, #6
 8002334:	881a      	ldrh	r2, [r3, #0]
 8002336:	0013      	movs	r3, r2
 8002338:	00db      	lsls	r3, r3, #3
 800233a:	189b      	adds	r3, r3, r2
 800233c:	18c3      	adds	r3, r0, r3
 800233e:	2240      	movs	r2, #64	; 0x40
 8002340:	4391      	bics	r1, r2
 8002342:	000a      	movs	r2, r1
 8002344:	b2d1      	uxtb	r1, r2
 8002346:	4a9d      	ldr	r2, [pc, #628]	; (80025bc <smartled_rgbw+0x390>)
 8002348:	54d1      	strb	r1, [r2, r3]

			if(colors[i] & (1<<6))
 800234a:	230b      	movs	r3, #11
 800234c:	18fb      	adds	r3, r7, r3
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	2208      	movs	r2, #8
 8002352:	18ba      	adds	r2, r7, r2
 8002354:	5cd3      	ldrb	r3, [r2, r3]
 8002356:	001a      	movs	r2, r3
 8002358:	2340      	movs	r3, #64	; 0x40
 800235a:	4013      	ands	r3, r2
 800235c:	d025      	beq.n	80023aa <smartled_rgbw+0x17e>
				led_array[i * 3 + pos + start_p*bits*3] |= 1 << 3;			// 0b1100 0000 -> 0b1101 1000
 800235e:	200b      	movs	r0, #11
 8002360:	183b      	adds	r3, r7, r0
 8002362:	781a      	ldrb	r2, [r3, #0]
 8002364:	0013      	movs	r3, r2
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	189a      	adds	r2, r3, r2
 800236a:	240e      	movs	r4, #14
 800236c:	193b      	adds	r3, r7, r4
 800236e:	881b      	ldrh	r3, [r3, #0]
 8002370:	18d1      	adds	r1, r2, r3
 8002372:	1dbb      	adds	r3, r7, #6
 8002374:	881a      	ldrh	r2, [r3, #0]
 8002376:	0013      	movs	r3, r2
 8002378:	00db      	lsls	r3, r3, #3
 800237a:	189b      	adds	r3, r3, r2
 800237c:	18cb      	adds	r3, r1, r3
 800237e:	4a8f      	ldr	r2, [pc, #572]	; (80025bc <smartled_rgbw+0x390>)
 8002380:	5cd1      	ldrb	r1, [r2, r3]
 8002382:	183b      	adds	r3, r7, r0
 8002384:	781a      	ldrb	r2, [r3, #0]
 8002386:	0013      	movs	r3, r2
 8002388:	005b      	lsls	r3, r3, #1
 800238a:	189a      	adds	r2, r3, r2
 800238c:	193b      	adds	r3, r7, r4
 800238e:	881b      	ldrh	r3, [r3, #0]
 8002390:	18d0      	adds	r0, r2, r3
 8002392:	1dbb      	adds	r3, r7, #6
 8002394:	881a      	ldrh	r2, [r3, #0]
 8002396:	0013      	movs	r3, r2
 8002398:	00db      	lsls	r3, r3, #3
 800239a:	189b      	adds	r3, r3, r2
 800239c:	18c3      	adds	r3, r0, r3
 800239e:	2208      	movs	r2, #8
 80023a0:	430a      	orrs	r2, r1
 80023a2:	b2d1      	uxtb	r1, r2
 80023a4:	4a85      	ldr	r2, [pc, #532]	; (80025bc <smartled_rgbw+0x390>)
 80023a6:	54d1      	strb	r1, [r2, r3]
 80023a8:	e025      	b.n	80023f6 <smartled_rgbw+0x1ca>
			else
				led_array[i * 3 + pos + start_p*bits*3] &= ~(1 << 3);		// 0b1000 0000 -> 0b1001 0000
 80023aa:	200b      	movs	r0, #11
 80023ac:	183b      	adds	r3, r7, r0
 80023ae:	781a      	ldrb	r2, [r3, #0]
 80023b0:	0013      	movs	r3, r2
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	189a      	adds	r2, r3, r2
 80023b6:	240e      	movs	r4, #14
 80023b8:	193b      	adds	r3, r7, r4
 80023ba:	881b      	ldrh	r3, [r3, #0]
 80023bc:	18d1      	adds	r1, r2, r3
 80023be:	1dbb      	adds	r3, r7, #6
 80023c0:	881a      	ldrh	r2, [r3, #0]
 80023c2:	0013      	movs	r3, r2
 80023c4:	00db      	lsls	r3, r3, #3
 80023c6:	189b      	adds	r3, r3, r2
 80023c8:	18cb      	adds	r3, r1, r3
 80023ca:	4a7c      	ldr	r2, [pc, #496]	; (80025bc <smartled_rgbw+0x390>)
 80023cc:	5cd1      	ldrb	r1, [r2, r3]
 80023ce:	183b      	adds	r3, r7, r0
 80023d0:	781a      	ldrb	r2, [r3, #0]
 80023d2:	0013      	movs	r3, r2
 80023d4:	005b      	lsls	r3, r3, #1
 80023d6:	189a      	adds	r2, r3, r2
 80023d8:	193b      	adds	r3, r7, r4
 80023da:	881b      	ldrh	r3, [r3, #0]
 80023dc:	18d0      	adds	r0, r2, r3
 80023de:	1dbb      	adds	r3, r7, #6
 80023e0:	881a      	ldrh	r2, [r3, #0]
 80023e2:	0013      	movs	r3, r2
 80023e4:	00db      	lsls	r3, r3, #3
 80023e6:	189b      	adds	r3, r3, r2
 80023e8:	18c3      	adds	r3, r0, r3
 80023ea:	2208      	movs	r2, #8
 80023ec:	4391      	bics	r1, r2
 80023ee:	000a      	movs	r2, r1
 80023f0:	b2d1      	uxtb	r1, r2
 80023f2:	4a72      	ldr	r2, [pc, #456]	; (80025bc <smartled_rgbw+0x390>)
 80023f4:	54d1      	strb	r1, [r2, r3]

			/*  2 bits    */
			if(colors[i] & (1<<5))
 80023f6:	230b      	movs	r3, #11
 80023f8:	18fb      	adds	r3, r7, r3
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	2208      	movs	r2, #8
 80023fe:	18ba      	adds	r2, r7, r2
 8002400:	5cd3      	ldrb	r3, [r2, r3]
 8002402:	001a      	movs	r2, r3
 8002404:	2320      	movs	r3, #32
 8002406:	4013      	ands	r3, r2
 8002408:	d025      	beq.n	8002456 <smartled_rgbw+0x22a>
				led_array[i * 3 + pos + start_p*bits*3] |= 1 << 0;			// 0b1101 1000 -> 0b1101 1011
 800240a:	200b      	movs	r0, #11
 800240c:	183b      	adds	r3, r7, r0
 800240e:	781a      	ldrb	r2, [r3, #0]
 8002410:	0013      	movs	r3, r2
 8002412:	005b      	lsls	r3, r3, #1
 8002414:	189a      	adds	r2, r3, r2
 8002416:	240e      	movs	r4, #14
 8002418:	193b      	adds	r3, r7, r4
 800241a:	881b      	ldrh	r3, [r3, #0]
 800241c:	18d1      	adds	r1, r2, r3
 800241e:	1dbb      	adds	r3, r7, #6
 8002420:	881a      	ldrh	r2, [r3, #0]
 8002422:	0013      	movs	r3, r2
 8002424:	00db      	lsls	r3, r3, #3
 8002426:	189b      	adds	r3, r3, r2
 8002428:	18cb      	adds	r3, r1, r3
 800242a:	4a64      	ldr	r2, [pc, #400]	; (80025bc <smartled_rgbw+0x390>)
 800242c:	5cd1      	ldrb	r1, [r2, r3]
 800242e:	183b      	adds	r3, r7, r0
 8002430:	781a      	ldrb	r2, [r3, #0]
 8002432:	0013      	movs	r3, r2
 8002434:	005b      	lsls	r3, r3, #1
 8002436:	189a      	adds	r2, r3, r2
 8002438:	193b      	adds	r3, r7, r4
 800243a:	881b      	ldrh	r3, [r3, #0]
 800243c:	18d0      	adds	r0, r2, r3
 800243e:	1dbb      	adds	r3, r7, #6
 8002440:	881a      	ldrh	r2, [r3, #0]
 8002442:	0013      	movs	r3, r2
 8002444:	00db      	lsls	r3, r3, #3
 8002446:	189b      	adds	r3, r3, r2
 8002448:	18c3      	adds	r3, r0, r3
 800244a:	2201      	movs	r2, #1
 800244c:	430a      	orrs	r2, r1
 800244e:	b2d1      	uxtb	r1, r2
 8002450:	4a5a      	ldr	r2, [pc, #360]	; (80025bc <smartled_rgbw+0x390>)
 8002452:	54d1      	strb	r1, [r2, r3]
 8002454:	e025      	b.n	80024a2 <smartled_rgbw+0x276>
			else
				led_array[i * 3 + pos + start_p*bits*3] &= ~(1 << 0);		// 0b1101 1000 -> 0b1101 1010
 8002456:	200b      	movs	r0, #11
 8002458:	183b      	adds	r3, r7, r0
 800245a:	781a      	ldrb	r2, [r3, #0]
 800245c:	0013      	movs	r3, r2
 800245e:	005b      	lsls	r3, r3, #1
 8002460:	189a      	adds	r2, r3, r2
 8002462:	240e      	movs	r4, #14
 8002464:	193b      	adds	r3, r7, r4
 8002466:	881b      	ldrh	r3, [r3, #0]
 8002468:	18d1      	adds	r1, r2, r3
 800246a:	1dbb      	adds	r3, r7, #6
 800246c:	881a      	ldrh	r2, [r3, #0]
 800246e:	0013      	movs	r3, r2
 8002470:	00db      	lsls	r3, r3, #3
 8002472:	189b      	adds	r3, r3, r2
 8002474:	18cb      	adds	r3, r1, r3
 8002476:	4a51      	ldr	r2, [pc, #324]	; (80025bc <smartled_rgbw+0x390>)
 8002478:	5cd1      	ldrb	r1, [r2, r3]
 800247a:	183b      	adds	r3, r7, r0
 800247c:	781a      	ldrb	r2, [r3, #0]
 800247e:	0013      	movs	r3, r2
 8002480:	005b      	lsls	r3, r3, #1
 8002482:	189a      	adds	r2, r3, r2
 8002484:	193b      	adds	r3, r7, r4
 8002486:	881b      	ldrh	r3, [r3, #0]
 8002488:	18d0      	adds	r0, r2, r3
 800248a:	1dbb      	adds	r3, r7, #6
 800248c:	881a      	ldrh	r2, [r3, #0]
 800248e:	0013      	movs	r3, r2
 8002490:	00db      	lsls	r3, r3, #3
 8002492:	189b      	adds	r3, r3, r2
 8002494:	18c3      	adds	r3, r0, r3
 8002496:	2201      	movs	r2, #1
 8002498:	4391      	bics	r1, r2
 800249a:	000a      	movs	r2, r1
 800249c:	b2d1      	uxtb	r1, r2
 800249e:	4a47      	ldr	r2, [pc, #284]	; (80025bc <smartled_rgbw+0x390>)
 80024a0:	54d1      	strb	r1, [r2, r3]

			/*  leave last bit to 0 (MSB)   */
			if(colors[i] & (1<<4))
 80024a2:	230b      	movs	r3, #11
 80024a4:	18fb      	adds	r3, r7, r3
 80024a6:	781b      	ldrb	r3, [r3, #0]
 80024a8:	2208      	movs	r2, #8
 80024aa:	18ba      	adds	r2, r7, r2
 80024ac:	5cd3      	ldrb	r3, [r2, r3]
 80024ae:	001a      	movs	r2, r3
 80024b0:	2310      	movs	r3, #16
 80024b2:	4013      	ands	r3, r2
 80024b4:	d027      	beq.n	8002506 <smartled_rgbw+0x2da>
				led_array[i * 3 + 1 + pos + start_p*bits*3] |= 1 << 5;		// 0b0000 0000 -> 0b0110 0000
 80024b6:	200b      	movs	r0, #11
 80024b8:	183b      	adds	r3, r7, r0
 80024ba:	781a      	ldrb	r2, [r3, #0]
 80024bc:	0013      	movs	r3, r2
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	189b      	adds	r3, r3, r2
 80024c2:	1c5a      	adds	r2, r3, #1
 80024c4:	240e      	movs	r4, #14
 80024c6:	193b      	adds	r3, r7, r4
 80024c8:	881b      	ldrh	r3, [r3, #0]
 80024ca:	18d1      	adds	r1, r2, r3
 80024cc:	1dbb      	adds	r3, r7, #6
 80024ce:	881a      	ldrh	r2, [r3, #0]
 80024d0:	0013      	movs	r3, r2
 80024d2:	00db      	lsls	r3, r3, #3
 80024d4:	189b      	adds	r3, r3, r2
 80024d6:	18cb      	adds	r3, r1, r3
 80024d8:	4a38      	ldr	r2, [pc, #224]	; (80025bc <smartled_rgbw+0x390>)
 80024da:	5cd1      	ldrb	r1, [r2, r3]
 80024dc:	183b      	adds	r3, r7, r0
 80024de:	781a      	ldrb	r2, [r3, #0]
 80024e0:	0013      	movs	r3, r2
 80024e2:	005b      	lsls	r3, r3, #1
 80024e4:	189b      	adds	r3, r3, r2
 80024e6:	1c5a      	adds	r2, r3, #1
 80024e8:	193b      	adds	r3, r7, r4
 80024ea:	881b      	ldrh	r3, [r3, #0]
 80024ec:	18d0      	adds	r0, r2, r3
 80024ee:	1dbb      	adds	r3, r7, #6
 80024f0:	881a      	ldrh	r2, [r3, #0]
 80024f2:	0013      	movs	r3, r2
 80024f4:	00db      	lsls	r3, r3, #3
 80024f6:	189b      	adds	r3, r3, r2
 80024f8:	18c3      	adds	r3, r0, r3
 80024fa:	2220      	movs	r2, #32
 80024fc:	430a      	orrs	r2, r1
 80024fe:	b2d1      	uxtb	r1, r2
 8002500:	4a2e      	ldr	r2, [pc, #184]	; (80025bc <smartled_rgbw+0x390>)
 8002502:	54d1      	strb	r1, [r2, r3]
 8002504:	e027      	b.n	8002556 <smartled_rgbw+0x32a>
			else
				led_array[i * 3 + 1 + pos + start_p*bits*3] &= ~(1 << 5);	// 0b0000 0000 -> 0b0100 0000
 8002506:	200b      	movs	r0, #11
 8002508:	183b      	adds	r3, r7, r0
 800250a:	781a      	ldrb	r2, [r3, #0]
 800250c:	0013      	movs	r3, r2
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	189b      	adds	r3, r3, r2
 8002512:	1c5a      	adds	r2, r3, #1
 8002514:	240e      	movs	r4, #14
 8002516:	193b      	adds	r3, r7, r4
 8002518:	881b      	ldrh	r3, [r3, #0]
 800251a:	18d1      	adds	r1, r2, r3
 800251c:	1dbb      	adds	r3, r7, #6
 800251e:	881a      	ldrh	r2, [r3, #0]
 8002520:	0013      	movs	r3, r2
 8002522:	00db      	lsls	r3, r3, #3
 8002524:	189b      	adds	r3, r3, r2
 8002526:	18cb      	adds	r3, r1, r3
 8002528:	4a24      	ldr	r2, [pc, #144]	; (80025bc <smartled_rgbw+0x390>)
 800252a:	5cd1      	ldrb	r1, [r2, r3]
 800252c:	183b      	adds	r3, r7, r0
 800252e:	781a      	ldrb	r2, [r3, #0]
 8002530:	0013      	movs	r3, r2
 8002532:	005b      	lsls	r3, r3, #1
 8002534:	189b      	adds	r3, r3, r2
 8002536:	1c5a      	adds	r2, r3, #1
 8002538:	193b      	adds	r3, r7, r4
 800253a:	881b      	ldrh	r3, [r3, #0]
 800253c:	18d0      	adds	r0, r2, r3
 800253e:	1dbb      	adds	r3, r7, #6
 8002540:	881a      	ldrh	r2, [r3, #0]
 8002542:	0013      	movs	r3, r2
 8002544:	00db      	lsls	r3, r3, #3
 8002546:	189b      	adds	r3, r3, r2
 8002548:	18c3      	adds	r3, r0, r3
 800254a:	2220      	movs	r2, #32
 800254c:	4391      	bics	r1, r2
 800254e:	000a      	movs	r2, r1
 8002550:	b2d1      	uxtb	r1, r2
 8002552:	4a1a      	ldr	r2, [pc, #104]	; (80025bc <smartled_rgbw+0x390>)
 8002554:	54d1      	strb	r1, [r2, r3]

			if(colors[i] & (1<<3))
 8002556:	230b      	movs	r3, #11
 8002558:	18fb      	adds	r3, r7, r3
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	2208      	movs	r2, #8
 800255e:	18ba      	adds	r2, r7, r2
 8002560:	5cd3      	ldrb	r3, [r2, r3]
 8002562:	001a      	movs	r2, r3
 8002564:	2308      	movs	r3, #8
 8002566:	4013      	ands	r3, r2
 8002568:	d02a      	beq.n	80025c0 <smartled_rgbw+0x394>
				led_array[i * 3 + 1 + pos + start_p*bits*3] |= 1 << 2;		// 0b0000 0000 -> 0b0110 1100
 800256a:	200b      	movs	r0, #11
 800256c:	183b      	adds	r3, r7, r0
 800256e:	781a      	ldrb	r2, [r3, #0]
 8002570:	0013      	movs	r3, r2
 8002572:	005b      	lsls	r3, r3, #1
 8002574:	189b      	adds	r3, r3, r2
 8002576:	1c5a      	adds	r2, r3, #1
 8002578:	240e      	movs	r4, #14
 800257a:	193b      	adds	r3, r7, r4
 800257c:	881b      	ldrh	r3, [r3, #0]
 800257e:	18d1      	adds	r1, r2, r3
 8002580:	1dbb      	adds	r3, r7, #6
 8002582:	881a      	ldrh	r2, [r3, #0]
 8002584:	0013      	movs	r3, r2
 8002586:	00db      	lsls	r3, r3, #3
 8002588:	189b      	adds	r3, r3, r2
 800258a:	18cb      	adds	r3, r1, r3
 800258c:	4a0b      	ldr	r2, [pc, #44]	; (80025bc <smartled_rgbw+0x390>)
 800258e:	5cd1      	ldrb	r1, [r2, r3]
 8002590:	183b      	adds	r3, r7, r0
 8002592:	781a      	ldrb	r2, [r3, #0]
 8002594:	0013      	movs	r3, r2
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	189b      	adds	r3, r3, r2
 800259a:	1c5a      	adds	r2, r3, #1
 800259c:	193b      	adds	r3, r7, r4
 800259e:	881b      	ldrh	r3, [r3, #0]
 80025a0:	18d0      	adds	r0, r2, r3
 80025a2:	1dbb      	adds	r3, r7, #6
 80025a4:	881a      	ldrh	r2, [r3, #0]
 80025a6:	0013      	movs	r3, r2
 80025a8:	00db      	lsls	r3, r3, #3
 80025aa:	189b      	adds	r3, r3, r2
 80025ac:	18c3      	adds	r3, r0, r3
 80025ae:	2204      	movs	r2, #4
 80025b0:	430a      	orrs	r2, r1
 80025b2:	b2d1      	uxtb	r1, r2
 80025b4:	4a01      	ldr	r2, [pc, #4]	; (80025bc <smartled_rgbw+0x390>)
 80025b6:	54d1      	strb	r1, [r2, r3]
 80025b8:	e02a      	b.n	8002610 <smartled_rgbw+0x3e4>
 80025ba:	46c0      	nop			; (mov r8, r8)
 80025bc:	20000094 	.word	0x20000094
			else
				led_array[i * 3 + 1 + pos + start_p*bits*3] &= ~(1 << 2);	// 0b0000 0000 -> 0b0100 1000
 80025c0:	200b      	movs	r0, #11
 80025c2:	183b      	adds	r3, r7, r0
 80025c4:	781a      	ldrb	r2, [r3, #0]
 80025c6:	0013      	movs	r3, r2
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	189b      	adds	r3, r3, r2
 80025cc:	1c5a      	adds	r2, r3, #1
 80025ce:	240e      	movs	r4, #14
 80025d0:	193b      	adds	r3, r7, r4
 80025d2:	881b      	ldrh	r3, [r3, #0]
 80025d4:	18d1      	adds	r1, r2, r3
 80025d6:	1dbb      	adds	r3, r7, #6
 80025d8:	881a      	ldrh	r2, [r3, #0]
 80025da:	0013      	movs	r3, r2
 80025dc:	00db      	lsls	r3, r3, #3
 80025de:	189b      	adds	r3, r3, r2
 80025e0:	18cb      	adds	r3, r1, r3
 80025e2:	4ab8      	ldr	r2, [pc, #736]	; (80028c4 <smartled_rgbw+0x698>)
 80025e4:	5cd1      	ldrb	r1, [r2, r3]
 80025e6:	183b      	adds	r3, r7, r0
 80025e8:	781a      	ldrb	r2, [r3, #0]
 80025ea:	0013      	movs	r3, r2
 80025ec:	005b      	lsls	r3, r3, #1
 80025ee:	189b      	adds	r3, r3, r2
 80025f0:	1c5a      	adds	r2, r3, #1
 80025f2:	193b      	adds	r3, r7, r4
 80025f4:	881b      	ldrh	r3, [r3, #0]
 80025f6:	18d0      	adds	r0, r2, r3
 80025f8:	1dbb      	adds	r3, r7, #6
 80025fa:	881a      	ldrh	r2, [r3, #0]
 80025fc:	0013      	movs	r3, r2
 80025fe:	00db      	lsls	r3, r3, #3
 8002600:	189b      	adds	r3, r3, r2
 8002602:	18c3      	adds	r3, r0, r3
 8002604:	2204      	movs	r2, #4
 8002606:	4391      	bics	r1, r2
 8002608:	000a      	movs	r2, r1
 800260a:	b2d1      	uxtb	r1, r2
 800260c:	4aad      	ldr	r2, [pc, #692]	; (80028c4 <smartled_rgbw+0x698>)
 800260e:	54d1      	strb	r1, [r2, r3]

			/*  set 1 bit   */
			led_array[i * 3 + 1 + pos + start_p*bits*3] |= 1 << 0;	    	// 0b0000 0000 -> 0b0100 1001
 8002610:	240b      	movs	r4, #11
 8002612:	193b      	adds	r3, r7, r4
 8002614:	781a      	ldrb	r2, [r3, #0]
 8002616:	0013      	movs	r3, r2
 8002618:	005b      	lsls	r3, r3, #1
 800261a:	189b      	adds	r3, r3, r2
 800261c:	1c5a      	adds	r2, r3, #1
 800261e:	200e      	movs	r0, #14
 8002620:	183b      	adds	r3, r7, r0
 8002622:	881b      	ldrh	r3, [r3, #0]
 8002624:	18d1      	adds	r1, r2, r3
 8002626:	1dbb      	adds	r3, r7, #6
 8002628:	881a      	ldrh	r2, [r3, #0]
 800262a:	0013      	movs	r3, r2
 800262c:	00db      	lsls	r3, r3, #3
 800262e:	189b      	adds	r3, r3, r2
 8002630:	18cb      	adds	r3, r1, r3
 8002632:	4aa4      	ldr	r2, [pc, #656]	; (80028c4 <smartled_rgbw+0x698>)
 8002634:	5cd1      	ldrb	r1, [r2, r3]
 8002636:	193b      	adds	r3, r7, r4
 8002638:	781a      	ldrb	r2, [r3, #0]
 800263a:	0013      	movs	r3, r2
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	189b      	adds	r3, r3, r2
 8002640:	1c5a      	adds	r2, r3, #1
 8002642:	183b      	adds	r3, r7, r0
 8002644:	881b      	ldrh	r3, [r3, #0]
 8002646:	18d0      	adds	r0, r2, r3
 8002648:	1dbb      	adds	r3, r7, #6
 800264a:	881a      	ldrh	r2, [r3, #0]
 800264c:	0013      	movs	r3, r2
 800264e:	00db      	lsls	r3, r3, #3
 8002650:	189b      	adds	r3, r3, r2
 8002652:	18c3      	adds	r3, r0, r3
 8002654:	2201      	movs	r2, #1
 8002656:	430a      	orrs	r2, r1
 8002658:	b2d1      	uxtb	r1, r2
 800265a:	4a9a      	ldr	r2, [pc, #616]	; (80028c4 <smartled_rgbw+0x698>)
 800265c:	54d1      	strb	r1, [r2, r3]

			if(colors[i] & (1<<2))
 800265e:	193b      	adds	r3, r7, r4
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	2208      	movs	r2, #8
 8002664:	18ba      	adds	r2, r7, r2
 8002666:	5cd3      	ldrb	r3, [r2, r3]
 8002668:	001a      	movs	r2, r3
 800266a:	2304      	movs	r3, #4
 800266c:	4013      	ands	r3, r2
 800266e:	d028      	beq.n	80026c2 <smartled_rgbw+0x496>
				led_array[i * 3 + 2 + pos + start_p*bits*3] |= 1 << 7;	    // 0b0000 0000 -> 0b1000 0000
 8002670:	200b      	movs	r0, #11
 8002672:	183b      	adds	r3, r7, r0
 8002674:	781a      	ldrb	r2, [r3, #0]
 8002676:	0013      	movs	r3, r2
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	189b      	adds	r3, r3, r2
 800267c:	1c9a      	adds	r2, r3, #2
 800267e:	240e      	movs	r4, #14
 8002680:	193b      	adds	r3, r7, r4
 8002682:	881b      	ldrh	r3, [r3, #0]
 8002684:	18d1      	adds	r1, r2, r3
 8002686:	1dbb      	adds	r3, r7, #6
 8002688:	881a      	ldrh	r2, [r3, #0]
 800268a:	0013      	movs	r3, r2
 800268c:	00db      	lsls	r3, r3, #3
 800268e:	189b      	adds	r3, r3, r2
 8002690:	18cb      	adds	r3, r1, r3
 8002692:	4a8c      	ldr	r2, [pc, #560]	; (80028c4 <smartled_rgbw+0x698>)
 8002694:	5cd1      	ldrb	r1, [r2, r3]
 8002696:	183b      	adds	r3, r7, r0
 8002698:	781a      	ldrb	r2, [r3, #0]
 800269a:	0013      	movs	r3, r2
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	189b      	adds	r3, r3, r2
 80026a0:	1c9a      	adds	r2, r3, #2
 80026a2:	193b      	adds	r3, r7, r4
 80026a4:	881b      	ldrh	r3, [r3, #0]
 80026a6:	18d0      	adds	r0, r2, r3
 80026a8:	1dbb      	adds	r3, r7, #6
 80026aa:	881a      	ldrh	r2, [r3, #0]
 80026ac:	0013      	movs	r3, r2
 80026ae:	00db      	lsls	r3, r3, #3
 80026b0:	189b      	adds	r3, r3, r2
 80026b2:	18c3      	adds	r3, r0, r3
 80026b4:	2280      	movs	r2, #128	; 0x80
 80026b6:	4252      	negs	r2, r2
 80026b8:	430a      	orrs	r2, r1
 80026ba:	b2d1      	uxtb	r1, r2
 80026bc:	4a81      	ldr	r2, [pc, #516]	; (80028c4 <smartled_rgbw+0x698>)
 80026be:	54d1      	strb	r1, [r2, r3]
 80026c0:	e026      	b.n	8002710 <smartled_rgbw+0x4e4>
			else
				led_array[i * 3 + 2 + pos + start_p*bits*3] &= ~(1 << 7);	// 0b0000 0000 -> 0b0000 0000
 80026c2:	200b      	movs	r0, #11
 80026c4:	183b      	adds	r3, r7, r0
 80026c6:	781a      	ldrb	r2, [r3, #0]
 80026c8:	0013      	movs	r3, r2
 80026ca:	005b      	lsls	r3, r3, #1
 80026cc:	189b      	adds	r3, r3, r2
 80026ce:	1c9a      	adds	r2, r3, #2
 80026d0:	240e      	movs	r4, #14
 80026d2:	193b      	adds	r3, r7, r4
 80026d4:	881b      	ldrh	r3, [r3, #0]
 80026d6:	18d1      	adds	r1, r2, r3
 80026d8:	1dbb      	adds	r3, r7, #6
 80026da:	881a      	ldrh	r2, [r3, #0]
 80026dc:	0013      	movs	r3, r2
 80026de:	00db      	lsls	r3, r3, #3
 80026e0:	189b      	adds	r3, r3, r2
 80026e2:	18cb      	adds	r3, r1, r3
 80026e4:	4a77      	ldr	r2, [pc, #476]	; (80028c4 <smartled_rgbw+0x698>)
 80026e6:	5cd1      	ldrb	r1, [r2, r3]
 80026e8:	183b      	adds	r3, r7, r0
 80026ea:	781a      	ldrb	r2, [r3, #0]
 80026ec:	0013      	movs	r3, r2
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	189b      	adds	r3, r3, r2
 80026f2:	1c9a      	adds	r2, r3, #2
 80026f4:	193b      	adds	r3, r7, r4
 80026f6:	881b      	ldrh	r3, [r3, #0]
 80026f8:	18d0      	adds	r0, r2, r3
 80026fa:	1dbb      	adds	r3, r7, #6
 80026fc:	881a      	ldrh	r2, [r3, #0]
 80026fe:	0013      	movs	r3, r2
 8002700:	00db      	lsls	r3, r3, #3
 8002702:	189b      	adds	r3, r3, r2
 8002704:	18c3      	adds	r3, r0, r3
 8002706:	227f      	movs	r2, #127	; 0x7f
 8002708:	400a      	ands	r2, r1
 800270a:	b2d1      	uxtb	r1, r2
 800270c:	4a6d      	ldr	r2, [pc, #436]	; (80028c4 <smartled_rgbw+0x698>)
 800270e:	54d1      	strb	r1, [r2, r3]

			if(colors[i] & (1<<1))
 8002710:	230b      	movs	r3, #11
 8002712:	18fb      	adds	r3, r7, r3
 8002714:	781b      	ldrb	r3, [r3, #0]
 8002716:	2208      	movs	r2, #8
 8002718:	18ba      	adds	r2, r7, r2
 800271a:	5cd3      	ldrb	r3, [r2, r3]
 800271c:	001a      	movs	r2, r3
 800271e:	2302      	movs	r3, #2
 8002720:	4013      	ands	r3, r2
 8002722:	d027      	beq.n	8002774 <smartled_rgbw+0x548>
				led_array[i * 3 + 2 + pos + start_p*bits*3] |= 1 << 4;		// 0b0000 0000 -> 0b1011 0000
 8002724:	200b      	movs	r0, #11
 8002726:	183b      	adds	r3, r7, r0
 8002728:	781a      	ldrb	r2, [r3, #0]
 800272a:	0013      	movs	r3, r2
 800272c:	005b      	lsls	r3, r3, #1
 800272e:	189b      	adds	r3, r3, r2
 8002730:	1c9a      	adds	r2, r3, #2
 8002732:	240e      	movs	r4, #14
 8002734:	193b      	adds	r3, r7, r4
 8002736:	881b      	ldrh	r3, [r3, #0]
 8002738:	18d1      	adds	r1, r2, r3
 800273a:	1dbb      	adds	r3, r7, #6
 800273c:	881a      	ldrh	r2, [r3, #0]
 800273e:	0013      	movs	r3, r2
 8002740:	00db      	lsls	r3, r3, #3
 8002742:	189b      	adds	r3, r3, r2
 8002744:	18cb      	adds	r3, r1, r3
 8002746:	4a5f      	ldr	r2, [pc, #380]	; (80028c4 <smartled_rgbw+0x698>)
 8002748:	5cd1      	ldrb	r1, [r2, r3]
 800274a:	183b      	adds	r3, r7, r0
 800274c:	781a      	ldrb	r2, [r3, #0]
 800274e:	0013      	movs	r3, r2
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	189b      	adds	r3, r3, r2
 8002754:	1c9a      	adds	r2, r3, #2
 8002756:	193b      	adds	r3, r7, r4
 8002758:	881b      	ldrh	r3, [r3, #0]
 800275a:	18d0      	adds	r0, r2, r3
 800275c:	1dbb      	adds	r3, r7, #6
 800275e:	881a      	ldrh	r2, [r3, #0]
 8002760:	0013      	movs	r3, r2
 8002762:	00db      	lsls	r3, r3, #3
 8002764:	189b      	adds	r3, r3, r2
 8002766:	18c3      	adds	r3, r0, r3
 8002768:	2210      	movs	r2, #16
 800276a:	430a      	orrs	r2, r1
 800276c:	b2d1      	uxtb	r1, r2
 800276e:	4a55      	ldr	r2, [pc, #340]	; (80028c4 <smartled_rgbw+0x698>)
 8002770:	54d1      	strb	r1, [r2, r3]
 8002772:	e027      	b.n	80027c4 <smartled_rgbw+0x598>
			else
				led_array[i * 3 + 2 + pos + start_p*bits*3] &= ~(1 << 4);	// 0b0000 0000 -> 0b0010 0000
 8002774:	200b      	movs	r0, #11
 8002776:	183b      	adds	r3, r7, r0
 8002778:	781a      	ldrb	r2, [r3, #0]
 800277a:	0013      	movs	r3, r2
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	189b      	adds	r3, r3, r2
 8002780:	1c9a      	adds	r2, r3, #2
 8002782:	240e      	movs	r4, #14
 8002784:	193b      	adds	r3, r7, r4
 8002786:	881b      	ldrh	r3, [r3, #0]
 8002788:	18d1      	adds	r1, r2, r3
 800278a:	1dbb      	adds	r3, r7, #6
 800278c:	881a      	ldrh	r2, [r3, #0]
 800278e:	0013      	movs	r3, r2
 8002790:	00db      	lsls	r3, r3, #3
 8002792:	189b      	adds	r3, r3, r2
 8002794:	18cb      	adds	r3, r1, r3
 8002796:	4a4b      	ldr	r2, [pc, #300]	; (80028c4 <smartled_rgbw+0x698>)
 8002798:	5cd1      	ldrb	r1, [r2, r3]
 800279a:	183b      	adds	r3, r7, r0
 800279c:	781a      	ldrb	r2, [r3, #0]
 800279e:	0013      	movs	r3, r2
 80027a0:	005b      	lsls	r3, r3, #1
 80027a2:	189b      	adds	r3, r3, r2
 80027a4:	1c9a      	adds	r2, r3, #2
 80027a6:	193b      	adds	r3, r7, r4
 80027a8:	881b      	ldrh	r3, [r3, #0]
 80027aa:	18d0      	adds	r0, r2, r3
 80027ac:	1dbb      	adds	r3, r7, #6
 80027ae:	881a      	ldrh	r2, [r3, #0]
 80027b0:	0013      	movs	r3, r2
 80027b2:	00db      	lsls	r3, r3, #3
 80027b4:	189b      	adds	r3, r3, r2
 80027b6:	18c3      	adds	r3, r0, r3
 80027b8:	2210      	movs	r2, #16
 80027ba:	4391      	bics	r1, r2
 80027bc:	000a      	movs	r2, r1
 80027be:	b2d1      	uxtb	r1, r2
 80027c0:	4a40      	ldr	r2, [pc, #256]	; (80028c4 <smartled_rgbw+0x698>)
 80027c2:	54d1      	strb	r1, [r2, r3]

			if(colors[i] & (1<<0))
 80027c4:	230b      	movs	r3, #11
 80027c6:	18fb      	adds	r3, r7, r3
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	2208      	movs	r2, #8
 80027cc:	18ba      	adds	r2, r7, r2
 80027ce:	5cd3      	ldrb	r3, [r2, r3]
 80027d0:	001a      	movs	r2, r3
 80027d2:	2301      	movs	r3, #1
 80027d4:	4013      	ands	r3, r2
 80027d6:	d027      	beq.n	8002828 <smartled_rgbw+0x5fc>
				led_array[i * 3 + 2 + pos + start_p*bits*3] |= 1 << 1;		// 0b0000 0000 -> 0b1011 0110
 80027d8:	200b      	movs	r0, #11
 80027da:	183b      	adds	r3, r7, r0
 80027dc:	781a      	ldrb	r2, [r3, #0]
 80027de:	0013      	movs	r3, r2
 80027e0:	005b      	lsls	r3, r3, #1
 80027e2:	189b      	adds	r3, r3, r2
 80027e4:	1c9a      	adds	r2, r3, #2
 80027e6:	240e      	movs	r4, #14
 80027e8:	193b      	adds	r3, r7, r4
 80027ea:	881b      	ldrh	r3, [r3, #0]
 80027ec:	18d1      	adds	r1, r2, r3
 80027ee:	1dbb      	adds	r3, r7, #6
 80027f0:	881a      	ldrh	r2, [r3, #0]
 80027f2:	0013      	movs	r3, r2
 80027f4:	00db      	lsls	r3, r3, #3
 80027f6:	189b      	adds	r3, r3, r2
 80027f8:	18cb      	adds	r3, r1, r3
 80027fa:	4a32      	ldr	r2, [pc, #200]	; (80028c4 <smartled_rgbw+0x698>)
 80027fc:	5cd1      	ldrb	r1, [r2, r3]
 80027fe:	183b      	adds	r3, r7, r0
 8002800:	781a      	ldrb	r2, [r3, #0]
 8002802:	0013      	movs	r3, r2
 8002804:	005b      	lsls	r3, r3, #1
 8002806:	189b      	adds	r3, r3, r2
 8002808:	1c9a      	adds	r2, r3, #2
 800280a:	193b      	adds	r3, r7, r4
 800280c:	881b      	ldrh	r3, [r3, #0]
 800280e:	18d0      	adds	r0, r2, r3
 8002810:	1dbb      	adds	r3, r7, #6
 8002812:	881a      	ldrh	r2, [r3, #0]
 8002814:	0013      	movs	r3, r2
 8002816:	00db      	lsls	r3, r3, #3
 8002818:	189b      	adds	r3, r3, r2
 800281a:	18c3      	adds	r3, r0, r3
 800281c:	2202      	movs	r2, #2
 800281e:	430a      	orrs	r2, r1
 8002820:	b2d1      	uxtb	r1, r2
 8002822:	4a28      	ldr	r2, [pc, #160]	; (80028c4 <smartled_rgbw+0x698>)
 8002824:	54d1      	strb	r1, [r2, r3]
 8002826:	e027      	b.n	8002878 <smartled_rgbw+0x64c>
			else
				led_array[i * 3 + 2 + pos + start_p*bits*3] &= ~(1 << 1);	// 0b0000 0000 -> 0b0010 0100
 8002828:	200b      	movs	r0, #11
 800282a:	183b      	adds	r3, r7, r0
 800282c:	781a      	ldrb	r2, [r3, #0]
 800282e:	0013      	movs	r3, r2
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	189b      	adds	r3, r3, r2
 8002834:	1c9a      	adds	r2, r3, #2
 8002836:	240e      	movs	r4, #14
 8002838:	193b      	adds	r3, r7, r4
 800283a:	881b      	ldrh	r3, [r3, #0]
 800283c:	18d1      	adds	r1, r2, r3
 800283e:	1dbb      	adds	r3, r7, #6
 8002840:	881a      	ldrh	r2, [r3, #0]
 8002842:	0013      	movs	r3, r2
 8002844:	00db      	lsls	r3, r3, #3
 8002846:	189b      	adds	r3, r3, r2
 8002848:	18cb      	adds	r3, r1, r3
 800284a:	4a1e      	ldr	r2, [pc, #120]	; (80028c4 <smartled_rgbw+0x698>)
 800284c:	5cd1      	ldrb	r1, [r2, r3]
 800284e:	183b      	adds	r3, r7, r0
 8002850:	781a      	ldrb	r2, [r3, #0]
 8002852:	0013      	movs	r3, r2
 8002854:	005b      	lsls	r3, r3, #1
 8002856:	189b      	adds	r3, r3, r2
 8002858:	1c9a      	adds	r2, r3, #2
 800285a:	193b      	adds	r3, r7, r4
 800285c:	881b      	ldrh	r3, [r3, #0]
 800285e:	18d0      	adds	r0, r2, r3
 8002860:	1dbb      	adds	r3, r7, #6
 8002862:	881a      	ldrh	r2, [r3, #0]
 8002864:	0013      	movs	r3, r2
 8002866:	00db      	lsls	r3, r3, #3
 8002868:	189b      	adds	r3, r3, r2
 800286a:	18c3      	adds	r3, r0, r3
 800286c:	2202      	movs	r2, #2
 800286e:	4391      	bics	r1, r2
 8002870:	000a      	movs	r2, r1
 8002872:	b2d1      	uxtb	r1, r2
 8002874:	4a13      	ldr	r2, [pc, #76]	; (80028c4 <smartled_rgbw+0x698>)
 8002876:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 0; i < bits; i++) {
 8002878:	210b      	movs	r1, #11
 800287a:	187b      	adds	r3, r7, r1
 800287c:	781a      	ldrb	r2, [r3, #0]
 800287e:	187b      	adds	r3, r7, r1
 8002880:	3201      	adds	r2, #1
 8002882:	701a      	strb	r2, [r3, #0]
 8002884:	230b      	movs	r3, #11
 8002886:	18fb      	adds	r3, r7, r3
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	2b02      	cmp	r3, #2
 800288c:	d800      	bhi.n	8002890 <smartled_rgbw+0x664>
 800288e:	e507      	b.n	80022a0 <smartled_rgbw+0x74>
    for(uint16_t a = 0; a < led_count; a++) {
 8002890:	210c      	movs	r1, #12
 8002892:	187b      	adds	r3, r7, r1
 8002894:	881a      	ldrh	r2, [r3, #0]
 8002896:	187b      	adds	r3, r7, r1
 8002898:	3201      	adds	r2, #1
 800289a:	801a      	strh	r2, [r3, #0]
 800289c:	230c      	movs	r3, #12
 800289e:	18fa      	adds	r2, r7, r3
 80028a0:	1d3b      	adds	r3, r7, #4
 80028a2:	8812      	ldrh	r2, [r2, #0]
 80028a4:	881b      	ldrh	r3, [r3, #0]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d200      	bcs.n	80028ac <smartled_rgbw+0x680>
 80028aa:	e4e9      	b.n	8002280 <smartled_rgbw+0x54>
    }

	/*	send big pile of shit	*/
    /*	here u have to use ur own spi send function	*/

	HAL_SPI_Transmit(spi,led_array, maxleds*bits*3+reset+1, 100);
 80028ac:	4b06      	ldr	r3, [pc, #24]	; (80028c8 <smartled_rgbw+0x69c>)
 80028ae:	6818      	ldr	r0, [r3, #0]
 80028b0:	4a06      	ldr	r2, [pc, #24]	; (80028cc <smartled_rgbw+0x6a0>)
 80028b2:	4904      	ldr	r1, [pc, #16]	; (80028c4 <smartled_rgbw+0x698>)
 80028b4:	2364      	movs	r3, #100	; 0x64
 80028b6:	f7fe fccd 	bl	8001254 <HAL_SPI_Transmit>
}
 80028ba:	46c0      	nop			; (mov r8, r8)
 80028bc:	46bd      	mov	sp, r7
 80028be:	b004      	add	sp, #16
 80028c0:	bdb0      	pop	{r4, r5, r7, pc}
 80028c2:	46c0      	nop			; (mov r8, r8)
 80028c4:	20000094 	.word	0x20000094
 80028c8:	20000090 	.word	0x20000090
 80028cc:	0000090b 	.word	0x0000090b

080028d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028d6:	4b0f      	ldr	r3, [pc, #60]	; (8002914 <HAL_MspInit+0x44>)
 80028d8:	699a      	ldr	r2, [r3, #24]
 80028da:	4b0e      	ldr	r3, [pc, #56]	; (8002914 <HAL_MspInit+0x44>)
 80028dc:	2101      	movs	r1, #1
 80028de:	430a      	orrs	r2, r1
 80028e0:	619a      	str	r2, [r3, #24]
 80028e2:	4b0c      	ldr	r3, [pc, #48]	; (8002914 <HAL_MspInit+0x44>)
 80028e4:	699b      	ldr	r3, [r3, #24]
 80028e6:	2201      	movs	r2, #1
 80028e8:	4013      	ands	r3, r2
 80028ea:	607b      	str	r3, [r7, #4]
 80028ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028ee:	4b09      	ldr	r3, [pc, #36]	; (8002914 <HAL_MspInit+0x44>)
 80028f0:	69da      	ldr	r2, [r3, #28]
 80028f2:	4b08      	ldr	r3, [pc, #32]	; (8002914 <HAL_MspInit+0x44>)
 80028f4:	2180      	movs	r1, #128	; 0x80
 80028f6:	0549      	lsls	r1, r1, #21
 80028f8:	430a      	orrs	r2, r1
 80028fa:	61da      	str	r2, [r3, #28]
 80028fc:	4b05      	ldr	r3, [pc, #20]	; (8002914 <HAL_MspInit+0x44>)
 80028fe:	69da      	ldr	r2, [r3, #28]
 8002900:	2380      	movs	r3, #128	; 0x80
 8002902:	055b      	lsls	r3, r3, #21
 8002904:	4013      	ands	r3, r2
 8002906:	603b      	str	r3, [r7, #0]
 8002908:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800290a:	46c0      	nop			; (mov r8, r8)
 800290c:	46bd      	mov	sp, r7
 800290e:	b002      	add	sp, #8
 8002910:	bd80      	pop	{r7, pc}
 8002912:	46c0      	nop			; (mov r8, r8)
 8002914:	40021000 	.word	0x40021000

08002918 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b08a      	sub	sp, #40	; 0x28
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002920:	2314      	movs	r3, #20
 8002922:	18fb      	adds	r3, r7, r3
 8002924:	0018      	movs	r0, r3
 8002926:	2314      	movs	r3, #20
 8002928:	001a      	movs	r2, r3
 800292a:	2100      	movs	r1, #0
 800292c:	f000 f8c6 	bl	8002abc <memset>
  if(hspi->Instance==SPI1)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a1c      	ldr	r2, [pc, #112]	; (80029a8 <HAL_SPI_MspInit+0x90>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d131      	bne.n	800299e <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800293a:	4b1c      	ldr	r3, [pc, #112]	; (80029ac <HAL_SPI_MspInit+0x94>)
 800293c:	699a      	ldr	r2, [r3, #24]
 800293e:	4b1b      	ldr	r3, [pc, #108]	; (80029ac <HAL_SPI_MspInit+0x94>)
 8002940:	2180      	movs	r1, #128	; 0x80
 8002942:	0149      	lsls	r1, r1, #5
 8002944:	430a      	orrs	r2, r1
 8002946:	619a      	str	r2, [r3, #24]
 8002948:	4b18      	ldr	r3, [pc, #96]	; (80029ac <HAL_SPI_MspInit+0x94>)
 800294a:	699a      	ldr	r2, [r3, #24]
 800294c:	2380      	movs	r3, #128	; 0x80
 800294e:	015b      	lsls	r3, r3, #5
 8002950:	4013      	ands	r3, r2
 8002952:	613b      	str	r3, [r7, #16]
 8002954:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002956:	4b15      	ldr	r3, [pc, #84]	; (80029ac <HAL_SPI_MspInit+0x94>)
 8002958:	695a      	ldr	r2, [r3, #20]
 800295a:	4b14      	ldr	r3, [pc, #80]	; (80029ac <HAL_SPI_MspInit+0x94>)
 800295c:	2180      	movs	r1, #128	; 0x80
 800295e:	02c9      	lsls	r1, r1, #11
 8002960:	430a      	orrs	r2, r1
 8002962:	615a      	str	r2, [r3, #20]
 8002964:	4b11      	ldr	r3, [pc, #68]	; (80029ac <HAL_SPI_MspInit+0x94>)
 8002966:	695a      	ldr	r2, [r3, #20]
 8002968:	2380      	movs	r3, #128	; 0x80
 800296a:	02db      	lsls	r3, r3, #11
 800296c:	4013      	ands	r3, r2
 800296e:	60fb      	str	r3, [r7, #12]
 8002970:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002972:	2114      	movs	r1, #20
 8002974:	187b      	adds	r3, r7, r1
 8002976:	2238      	movs	r2, #56	; 0x38
 8002978:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800297a:	187b      	adds	r3, r7, r1
 800297c:	2202      	movs	r2, #2
 800297e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002980:	187b      	adds	r3, r7, r1
 8002982:	2200      	movs	r2, #0
 8002984:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002986:	187b      	adds	r3, r7, r1
 8002988:	2203      	movs	r2, #3
 800298a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800298c:	187b      	adds	r3, r7, r1
 800298e:	2200      	movs	r2, #0
 8002990:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002992:	187b      	adds	r3, r7, r1
 8002994:	4a06      	ldr	r2, [pc, #24]	; (80029b0 <HAL_SPI_MspInit+0x98>)
 8002996:	0019      	movs	r1, r3
 8002998:	0010      	movs	r0, r2
 800299a:	f7fd fd7b 	bl	8000494 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800299e:	46c0      	nop			; (mov r8, r8)
 80029a0:	46bd      	mov	sp, r7
 80029a2:	b00a      	add	sp, #40	; 0x28
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	46c0      	nop			; (mov r8, r8)
 80029a8:	40013000 	.word	0x40013000
 80029ac:	40021000 	.word	0x40021000
 80029b0:	48000400 	.word	0x48000400

080029b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80029b8:	46c0      	nop			; (mov r8, r8)
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}

080029be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029be:	b580      	push	{r7, lr}
 80029c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029c2:	e7fe      	b.n	80029c2 <HardFault_Handler+0x4>

080029c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80029c8:	46c0      	nop			; (mov r8, r8)
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}

080029ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029ce:	b580      	push	{r7, lr}
 80029d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029d2:	46c0      	nop			; (mov r8, r8)
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029dc:	f7fd fc68 	bl	80002b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029e0:	46c0      	nop			; (mov r8, r8)
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}

080029e6 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029e6:	b580      	push	{r7, lr}
 80029e8:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80029ea:	46c0      	nop			; (mov r8, r8)
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}

080029f0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80029f0:	4813      	ldr	r0, [pc, #76]	; (8002a40 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80029f2:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 80029f4:	4813      	ldr	r0, [pc, #76]	; (8002a44 <LoopForever+0x6>)
    LDR R1, [R0]
 80029f6:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 80029f8:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 80029fa:	4a13      	ldr	r2, [pc, #76]	; (8002a48 <LoopForever+0xa>)
    CMP R1, R2
 80029fc:	4291      	cmp	r1, r2
    BNE ApplicationStart
 80029fe:	d105      	bne.n	8002a0c <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8002a00:	4812      	ldr	r0, [pc, #72]	; (8002a4c <LoopForever+0xe>)
    LDR R1,=0x00000001
 8002a02:	4913      	ldr	r1, [pc, #76]	; (8002a50 <LoopForever+0x12>)
    STR R1, [R0]
 8002a04:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8002a06:	4813      	ldr	r0, [pc, #76]	; (8002a54 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8002a08:	4913      	ldr	r1, [pc, #76]	; (8002a58 <LoopForever+0x1a>)
    STR R1, [R0]
 8002a0a:	6001      	str	r1, [r0, #0]

08002a0c <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a0c:	4813      	ldr	r0, [pc, #76]	; (8002a5c <LoopForever+0x1e>)
  ldr r1, =_edata
 8002a0e:	4914      	ldr	r1, [pc, #80]	; (8002a60 <LoopForever+0x22>)
  ldr r2, =_sidata
 8002a10:	4a14      	ldr	r2, [pc, #80]	; (8002a64 <LoopForever+0x26>)
  movs r3, #0
 8002a12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a14:	e002      	b.n	8002a1c <LoopCopyDataInit>

08002a16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a1a:	3304      	adds	r3, #4

08002a1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a20:	d3f9      	bcc.n	8002a16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a22:	4a11      	ldr	r2, [pc, #68]	; (8002a68 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8002a24:	4c11      	ldr	r4, [pc, #68]	; (8002a6c <LoopForever+0x2e>)
  movs r3, #0
 8002a26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a28:	e001      	b.n	8002a2e <LoopFillZerobss>

08002a2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a2c:	3204      	adds	r2, #4

08002a2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a30:	d3fb      	bcc.n	8002a2a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002a32:	f7ff ffd8 	bl	80029e6 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002a36:	f000 f81d 	bl	8002a74 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a3a:	f7fe feb7 	bl	80017ac <main>

08002a3e <LoopForever>:

LoopForever:
    b LoopForever
 8002a3e:	e7fe      	b.n	8002a3e <LoopForever>
  ldr   r0, =_estack
 8002a40:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8002a44:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8002a48:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8002a4c:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8002a50:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8002a54:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8002a58:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8002a5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a60:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002a64:	08002b1c 	.word	0x08002b1c
  ldr r2, =_sbss
 8002a68:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002a6c:	200009a0 	.word	0x200009a0

08002a70 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a70:	e7fe      	b.n	8002a70 <ADC1_IRQHandler>
	...

08002a74 <__libc_init_array>:
 8002a74:	b570      	push	{r4, r5, r6, lr}
 8002a76:	2600      	movs	r6, #0
 8002a78:	4d0c      	ldr	r5, [pc, #48]	; (8002aac <__libc_init_array+0x38>)
 8002a7a:	4c0d      	ldr	r4, [pc, #52]	; (8002ab0 <__libc_init_array+0x3c>)
 8002a7c:	1b64      	subs	r4, r4, r5
 8002a7e:	10a4      	asrs	r4, r4, #2
 8002a80:	42a6      	cmp	r6, r4
 8002a82:	d109      	bne.n	8002a98 <__libc_init_array+0x24>
 8002a84:	2600      	movs	r6, #0
 8002a86:	f000 f821 	bl	8002acc <_init>
 8002a8a:	4d0a      	ldr	r5, [pc, #40]	; (8002ab4 <__libc_init_array+0x40>)
 8002a8c:	4c0a      	ldr	r4, [pc, #40]	; (8002ab8 <__libc_init_array+0x44>)
 8002a8e:	1b64      	subs	r4, r4, r5
 8002a90:	10a4      	asrs	r4, r4, #2
 8002a92:	42a6      	cmp	r6, r4
 8002a94:	d105      	bne.n	8002aa2 <__libc_init_array+0x2e>
 8002a96:	bd70      	pop	{r4, r5, r6, pc}
 8002a98:	00b3      	lsls	r3, r6, #2
 8002a9a:	58eb      	ldr	r3, [r5, r3]
 8002a9c:	4798      	blx	r3
 8002a9e:	3601      	adds	r6, #1
 8002aa0:	e7ee      	b.n	8002a80 <__libc_init_array+0xc>
 8002aa2:	00b3      	lsls	r3, r6, #2
 8002aa4:	58eb      	ldr	r3, [r5, r3]
 8002aa6:	4798      	blx	r3
 8002aa8:	3601      	adds	r6, #1
 8002aaa:	e7f2      	b.n	8002a92 <__libc_init_array+0x1e>
 8002aac:	08002b14 	.word	0x08002b14
 8002ab0:	08002b14 	.word	0x08002b14
 8002ab4:	08002b14 	.word	0x08002b14
 8002ab8:	08002b18 	.word	0x08002b18

08002abc <memset>:
 8002abc:	0003      	movs	r3, r0
 8002abe:	1812      	adds	r2, r2, r0
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d100      	bne.n	8002ac6 <memset+0xa>
 8002ac4:	4770      	bx	lr
 8002ac6:	7019      	strb	r1, [r3, #0]
 8002ac8:	3301      	adds	r3, #1
 8002aca:	e7f9      	b.n	8002ac0 <memset+0x4>

08002acc <_init>:
 8002acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ace:	46c0      	nop			; (mov r8, r8)
 8002ad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ad2:	bc08      	pop	{r3}
 8002ad4:	469e      	mov	lr, r3
 8002ad6:	4770      	bx	lr

08002ad8 <_fini>:
 8002ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ada:	46c0      	nop			; (mov r8, r8)
 8002adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ade:	bc08      	pop	{r3}
 8002ae0:	469e      	mov	lr, r3
 8002ae2:	4770      	bx	lr
