
---------- Begin Simulation Statistics ----------
final_tick                                 1181117200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 187990                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                   330843                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.45                       # Real time elapsed on the host
host_tick_rate                               94867944                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2340488                       # Number of instructions simulated
sim_ops                                       4119033                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001181                       # Number of seconds simulated
sim_ticks                                  1181117200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               485649                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25281                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            515667                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             266680                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          485649                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           218969                       # Number of indirect misses.
system.cpu.branchPred.lookups                  550754                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15677                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12615                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2677113                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2116144                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25378                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     401504                       # Number of branches committed
system.cpu.commit.bw_lim_events                680080                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          910276                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2340488                       # Number of instructions committed
system.cpu.commit.committedOps                4119033                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2541448                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.620743                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.724488                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1179892     46.43%     46.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       223906      8.81%     55.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       197903      7.79%     63.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       259667     10.22%     73.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       680080     26.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2541448                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      92479                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                13714                       # Number of function calls committed.
system.cpu.commit.int_insts                   4048112                       # Number of committed integer instructions.
system.cpu.commit.loads                        554406                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        22496      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3231520     78.45%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            4368      0.11%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37707      0.92%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3657      0.09%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.15%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           14325      0.35%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           15288      0.37%     81.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          13484      0.33%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1162      0.03%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          533088     12.94%     94.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         200519      4.87%     99.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        21318      0.52%     99.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12623      0.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4119033                       # Class of committed instruction
system.cpu.commit.refs                         767548                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2340488                       # Number of Instructions Simulated
system.cpu.committedOps                       4119033                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.261615                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.261615                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8151                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        32463                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        47475                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4409                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1029136                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5254768                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   346267                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1297847                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25457                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 90808                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      640339                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2114                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      233095                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           174                       # TLB misses on write requests
system.cpu.fetch.Branches                      550754                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    289272                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2383086                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4710                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3131306                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  143                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           707                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   50914                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.186520                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             380088                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             282357                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.060455                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2789515                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.984013                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.926425                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1280840     45.92%     45.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    93964      3.37%     49.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    65934      2.36%     51.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    86505      3.10%     54.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1262272     45.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2789515                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    152986                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    83022                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    244999600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    244999600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    244999600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    244999600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    244999200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    244999200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9154000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9153600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       649600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       649200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       648800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       648800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5932400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5868000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5798800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5753200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     88889600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     88828400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     88860800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     88826800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1869658800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          163279                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                30049                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   433529                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.580548                       # Inst execution rate
system.cpu.iew.exec_refs                       875061                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     232977                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  693866                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                674067                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                938                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               576                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               244242                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5029248                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                642084                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             36014                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4667032                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3265                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8559                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25457                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14638                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           597                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            45064                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          270                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           58                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       119659                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        31099                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             90                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21431                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8618                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6393209                       # num instructions consuming a value
system.cpu.iew.wb_count                       4644202                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.572610                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3660815                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.572816                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4651528                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7202560                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3972221                       # number of integer regfile writes
system.cpu.ipc                               0.792635                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.792635                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             28899      0.61%      0.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3674993     78.14%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4390      0.09%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41379      0.88%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5237      0.11%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1254      0.03%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6940      0.15%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                17964      0.38%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                17106      0.36%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               14087      0.30%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2284      0.05%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               625596     13.30%     94.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              221616      4.71%     99.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27245      0.58%     99.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14059      0.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4703049                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  109505                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              220391                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       105997                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             150027                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4564645                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11994563                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4538205                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5789512                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5028122                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4703049                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1126                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          910204                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19344                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            384                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1349418                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2789515                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.685974                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.664098                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1190331     42.67%     42.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              206931      7.42%     50.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              340641     12.21%     62.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              391612     14.04%     76.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              660000     23.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2789515                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.592745                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      289389                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           368                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11267                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4415                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               674067                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              244242                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1780061                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2952794                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  840411                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5529661                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               18                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47445                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   397893                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16504                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4684                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13492434                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5176929                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6957367                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1328412                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  75875                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25457                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                177655                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1427683                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            187909                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8171321                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19687                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                881                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    210251                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            932                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6890677                       # The number of ROB reads
system.cpu.rob.rob_writes                    10307619                       # The number of ROB writes
system.cpu.timesIdled                            1606                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          436                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38294                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              436                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          696                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            696                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              128                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9510                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23144                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1181117200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12187                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1341                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8169                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1447                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1447                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12187                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       958400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       958400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  958400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13634                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13634    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13634                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11432614                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29592286                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1181117200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17588                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4138                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23961                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                974                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2199                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2199                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17588                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8305                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49774                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58079                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       182528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1262656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1445184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10570                       # Total snoops (count)
system.l2bus.snoopTraffic                       86016                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30355                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014792                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120720                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29906     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      449      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30355                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20319199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18996225                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3426000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1181117200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1181117200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       285725                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           285725                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       285725                       # number of overall hits
system.cpu.icache.overall_hits::total          285725                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3546                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3546                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3546                       # number of overall misses
system.cpu.icache.overall_misses::total          3546                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    176656800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    176656800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    176656800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    176656800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       289271                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       289271                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       289271                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       289271                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012258                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012258                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012258                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012258                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49818.612521                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49818.612521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49818.612521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49818.612521                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          249                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          691                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          691                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          691                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          691                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2855                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2855                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2855                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2855                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143526000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143526000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143526000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143526000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009870                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009870                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009870                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009870                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50271.803853                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50271.803853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50271.803853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50271.803853                       # average overall mshr miss latency
system.cpu.icache.replacements                   2598                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       285725                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          285725                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3546                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3546                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    176656800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    176656800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       289271                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       289271                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012258                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012258                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49818.612521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49818.612521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          691                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          691                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2855                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2855                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143526000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143526000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009870                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009870                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50271.803853                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50271.803853                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1181117200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1181117200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.647600                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              250696                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2599                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             96.458638                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.647600                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990811                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990811                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            581397                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           581397                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1181117200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1181117200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1181117200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       772645                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           772645                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       772645                       # number of overall hits
system.cpu.dcache.overall_hits::total          772645                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34628                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34628                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34628                       # number of overall misses
system.cpu.dcache.overall_misses::total         34628                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1682099600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1682099600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1682099600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1682099600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       807273                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       807273                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       807273                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       807273                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042895                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042895                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042895                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042895                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48576.285087                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48576.285087                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48576.285087                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48576.285087                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29069                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               735                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.549660                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1750                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2797                       # number of writebacks
system.cpu.dcache.writebacks::total              2797                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22067                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22067                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22067                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22067                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12561                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12561                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12561                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4372                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16933                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    581114000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    581114000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    581114000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    249816101                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    830930101                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015560                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015560                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015560                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020976                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46263.354828                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46263.354828                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46263.354828                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57140.004803                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49071.641233                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15908                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       561620                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          561620                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32394                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32394                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1570300400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1570300400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       594014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       594014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.054534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48475.038587                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48475.038587                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22033                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22033                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10361                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10361                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    472256000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    472256000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45580.156356                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45580.156356                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       211025                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         211025                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2234                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2234                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    111799200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    111799200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       213259                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       213259                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010476                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010476                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50044.404655                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50044.404655                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2200                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2200                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    108858000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    108858000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010316                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010316                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49480.909091                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49480.909091                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4372                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4372                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    249816101                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    249816101                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57140.004803                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57140.004803                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1181117200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1181117200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           980.855383                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              640831                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15908                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.283568                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   742.907453                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   237.947930                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.725496                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.232371                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.957867                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          201                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          669                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.196289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1631478                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1631478                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1181117200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             894                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4882                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          920                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6696                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            894                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4882                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          920                       # number of overall hits
system.l2cache.overall_hits::total               6696                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1958                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7678                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3452                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13088                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1958                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7678                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3452                       # number of overall misses
system.l2cache.overall_misses::total            13088                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132558000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    524676400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    239667598                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    896901998                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132558000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    524676400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    239667598                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    896901998                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2852                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12560                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4372                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19784                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2852                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12560                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4372                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19784                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.686536                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.611306                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.789570                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.661545                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.686536                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.611306                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.789570                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.661545                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67700.715015                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68335.035165                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69428.620510                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68528.575642                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67700.715015                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68335.035165                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69428.620510                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68528.575642                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1341                       # number of writebacks
system.l2cache.writebacks::total                 1341                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             29                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            29                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1958                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7666                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3435                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13059                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1958                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7666                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3435                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          575                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13634                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116894000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    462788800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    211271214                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    790954014                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116894000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    462788800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    211271214                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     35683434                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    826637448                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.686536                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.610350                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.785682                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.660079                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.686536                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.610350                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.785682                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.689143                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59700.715015                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60369.006001                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61505.448035                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60567.732139                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59700.715015                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60369.006001                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61505.448035                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 62058.146087                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60630.588822                       # average overall mshr miss latency
system.l2cache.replacements                      9593                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2797                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2797                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2797                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2797                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          575                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          575                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     35683434                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     35683434                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 62058.146087                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 62058.146087                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          748                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              748                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1451                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1451                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     99823200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     99823200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2199                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2199                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.659845                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.659845                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68796.140593                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68796.140593                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1447                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1447                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     88169200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     88169200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.658026                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.658026                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60932.411887                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60932.411887                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          894                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4134                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          920                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5948                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1958                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6227                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3452                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11637                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132558000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    424853200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    239667598                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    797078798                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2852                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10361                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4372                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17585                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.686536                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.601004                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.789570                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.661757                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67700.715015                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68227.589529                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69428.620510                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68495.213371                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1958                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6219                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3435                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11612                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116894000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374619600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    211271214                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    702784814                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.686536                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.600232                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.785682                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.660336                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59700.715015                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60237.916064                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61505.448035                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60522.288495                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1181117200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1181117200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3743.564916                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26433                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9593                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.755447                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.405069                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   339.562160                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2327.245072                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   917.277875                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   146.074740                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003273                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.082901                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.568175                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223945                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035663                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.913956                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1114                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2982                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1105                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2659                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.271973                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.728027                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               319945                       # Number of tag accesses
system.l2cache.tags.data_accesses              319945                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1181117200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125312                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          490624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       219840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              872576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125312                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125312                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1958                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7666                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3435                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          575                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13634                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1341                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1341                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          106096160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          415389768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    186128862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     31156942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              738771732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     106096160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         106096160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        72663407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              72663407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        72663407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         106096160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         415389768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    186128862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     31156942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             811435140                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1300757600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2016200                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                  3452303                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.37                       # Real time elapsed on the host
host_tick_rate                               87634330                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2751764                       # Number of instructions simulated
sim_ops                                       4712779                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000120                       # Number of seconds simulated
sim_ticks                                   119640400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                57994                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4221                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             76337                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              55944                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           57994                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2050                       # Number of indirect misses.
system.cpu.branchPred.lookups                   76846                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     247                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          321                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    350743                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   251496                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4221                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      65753                       # Number of branches committed
system.cpu.commit.bw_lim_events                 93848                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           60305                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               411276                       # Number of instructions committed
system.cpu.commit.committedOps                 593746                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       281598                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.108488                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.667804                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        77085     27.37%     27.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        52920     18.79%     46.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7801      2.77%     48.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        49944     17.74%     66.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        93848     33.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       281598                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                    593269                       # Number of committed integer instructions.
system.cpu.commit.loads                         65549                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          316      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           494202     83.23%     83.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     83.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.01%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.01%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.01%     83.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.01%     83.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           65427     11.02%     94.35% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          33336      5.61%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.02%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            593746                       # Class of committed instruction
system.cpu.commit.refs                          98957                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      411276                       # Number of Instructions Simulated
system.cpu.committedOps                        593746                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.727251                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.727251                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            8                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            8                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 14584                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 685735                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    73794                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    200673                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4222                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  4534                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       68552                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       37460                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       76846                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     77611                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        214871                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1531                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         481517                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    8444                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.256923                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              78714                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              56191                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.609881                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             297807                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.348840                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.801355                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    85621     28.75%     28.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    36794     12.35%     41.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    19161      6.43%     47.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      539      0.18%     47.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   155692     52.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               297807                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       772                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      475                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     35864400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     35864400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     35864400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     35864000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     35864400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     35864400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        28400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        28400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        29600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        28800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     10806800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     10805600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     10807200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     10808400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      258584400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1294                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4407                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    69850                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.134707                       # Inst execution rate
system.cpu.iew.exec_refs                       106007                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      37460                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   13731                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 72439                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                37659                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              654051                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 68547                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8340                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                638493                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4222                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    16                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            17081                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          202                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6890                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4252                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2367                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2040                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    562999                       # num instructions consuming a value
system.cpu.iew.wb_count                        636271                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.716545                       # average fanout of values written-back
system.cpu.iew.wb_producers                    403414                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.127278                       # insts written-back per cycle
system.cpu.iew.wb_sent                         636428                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   948916                       # number of integer regfile reads
system.cpu.int_regfile_writes                  528422                       # number of integer regfile writes
system.cpu.ipc                               1.375041                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.375041                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               372      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                537966     83.17%     83.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     83.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    58      0.01%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  48      0.01%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   38      0.01%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   86      0.01%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   81      0.01%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  35      0.01%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 48      0.01%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                70298     10.87%     94.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               37478      5.79%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             215      0.03%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             78      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 646833                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     665                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1340                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          613                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1242                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 645796                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1590387                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       635658                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            713116                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     654030                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    646833                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           60305                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               254                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        37850                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        297807                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.171987                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.179176                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               36020     12.10%     12.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               36251     12.17%     24.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              107553     36.12%     60.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               76456     25.67%     86.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               41527     13.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          297807                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.162591                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       77611                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               173                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                5                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                72439                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               37659                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  246069                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           299101                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   13814                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                725778                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     83                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    77841                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    170                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   128                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1633065                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 669999                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              818454                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    199185                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    139                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4222                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2401                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    92675                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1252                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1004525                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      8211                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       841801                       # The number of ROB reads
system.cpu.rob.rob_writes                     1324323                       # The number of ROB writes
system.cpu.timesIdled                              15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           62                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            124                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           32                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            64                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    119640400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 32                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               28                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            32                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                32                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      32    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  32                       # Request fanout histogram
system.membus.reqLayer2.occupancy               32000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              68100                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    119640400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  62                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            17                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                79                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             62                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           78                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     186                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                34                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 96                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.031250                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.174906                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       93     96.88%     96.88% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      3.12%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   96                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               43200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                61197                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               31200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       119640400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    119640400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        77583                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            77583                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        77583                       # number of overall hits
system.cpu.icache.overall_hits::total           77583                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1079600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1079600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1079600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1079600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        77611                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        77611                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        77611                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        77611                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000361                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000361                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000361                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000361                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38557.142857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38557.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38557.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38557.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           26                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           26                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1048400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1048400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1048400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1048400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000335                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000335                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000335                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000335                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40323.076923                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40323.076923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40323.076923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40323.076923                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        77583                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           77583                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1079600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1079600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        77611                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        77611                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000361                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000361                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38557.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38557.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           26                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1048400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1048400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000335                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000335                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40323.076923                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40323.076923                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    119640400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    119640400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2142                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                26                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             82.384615                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            155248                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           155248                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    119640400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    119640400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    119640400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        84817                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            84817                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        84817                       # number of overall hits
system.cpu.dcache.overall_hits::total           84817                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           59                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             59                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           59                       # number of overall misses
system.cpu.dcache.overall_misses::total            59                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2762000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2762000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2762000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2762000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        84876                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        84876                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        84876                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        84876                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000695                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000695                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000695                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000695                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46813.559322                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46813.559322                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46813.559322                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46813.559322                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 4                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           13                       # number of writebacks
system.cpu.dcache.writebacks::total                13                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           27                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           27                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           32                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           32                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1395600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1395600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1395600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       101197                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1496797                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000377                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000377                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000377                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000424                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43612.500000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43612.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43612.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 25299.250000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41577.694444                       # average overall mshr miss latency
system.cpu.dcache.replacements                     36                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        51409                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           51409                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           59                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            59                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2762000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2762000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        51468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        51468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46813.559322                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46813.559322                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           32                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1395600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1395600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43612.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43612.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        33408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          33408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data        33408                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        33408                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       101197                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       101197                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 25299.250000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 25299.250000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    119640400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    119640400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4469                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                36                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            124.138889                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   828.942979                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   195.057021                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.809515                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.190485                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          195                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          829                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          829                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.190430                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.809570                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            169788                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           169788                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    119640400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  30                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             15                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 30                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                32                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           14                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           17                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            1                       # number of overall misses
system.l2cache.overall_misses::total               32                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst       916400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1231200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher        72000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2219600                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst       916400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1231200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher        72000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2219600                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           26                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           32                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              62                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           26                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           32                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            4                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             62                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.538462                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.531250                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.516129                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.538462                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.531250                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.516129                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65457.142857                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 72423.529412                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        72000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69362.500000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65457.142857                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 72423.529412                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        72000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69362.500000                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            1                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       804400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1095200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher        64000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1963600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       804400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1095200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        64000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1963600                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.538462                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.531250                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.516129                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.538462                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.531250                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.516129                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57457.142857                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 64423.529412                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        64000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61362.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57457.142857                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 64423.529412                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        64000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61362.500000                       # average overall mshr miss latency
system.l2cache.replacements                        34                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           30                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           32                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst       916400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1231200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher        72000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2219600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           62                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.538462                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.531250                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.516129                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65457.142857                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 72423.529412                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        72000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69362.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           32                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       804400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1095200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher        64000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1963600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.538462                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.531250                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.516129                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57457.142857                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64423.529412                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        64000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61362.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    119640400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    119640400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     88                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   34                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.588235                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.005423                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1041.772846                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1911.171240                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   971.050491                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          138                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008302                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.254339                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.466595                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.237073                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033691                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1111                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2985                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1093                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           18                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2791                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          194                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.271240                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.728760                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1026                       # Number of tag accesses
system.l2cache.tags.data_accesses                1026                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    119640400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher           64                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            896                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            1                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   32                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            7489109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            9093918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher       534936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               17117963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       7489109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           7489109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         2139745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               2139745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         2139745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           7489109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           9093918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher       534936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              19257709                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1421976800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1953911                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412968                       # Number of bytes of host memory used
host_op_rate                                  3387760                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.57                       # Real time elapsed on the host
host_tick_rate                               77407913                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3059639                       # Number of instructions simulated
sim_ops                                       5305114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000121                       # Number of seconds simulated
sim_ticks                                   121219200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                64157                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2365                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             62506                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30462                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           64157                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            33695                       # Number of indirect misses.
system.cpu.branchPred.lookups                   72407                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4790                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1998                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    346580                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   201894                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2402                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      62996                       # Number of branches committed
system.cpu.commit.bw_lim_events                 95842                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             130                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           45342                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               307875                       # Number of instructions committed
system.cpu.commit.committedOps                 592335                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       266239                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.224824                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.604696                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        58666     22.04%     22.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        47748     17.93%     39.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        30730     11.54%     51.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        33253     12.49%     64.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        95842     36.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       266239                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      21457                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4574                       # Number of function calls committed.
system.cpu.commit.int_insts                    575230                       # Number of committed integer instructions.
system.cpu.commit.loads                         72205                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         2383      0.40%      0.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           452781     76.44%     76.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3107      0.52%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              234      0.04%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            916      0.15%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.04%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.02%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3279      0.55%     78.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            3360      0.57%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7148      1.21%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.02%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           69322     11.70%     91.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          45406      7.67%     99.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2883      0.49%     99.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1068      0.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            592335                       # Class of committed instruction
system.cpu.commit.refs                         118679                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      307875                       # Number of Instructions Simulated
system.cpu.committedOps                        592335                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.984322                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.984322                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           52                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          140                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          244                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 25925                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 656369                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    65859                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    181978                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2424                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  3335                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       76083                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            93                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       48639                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                       72407                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     53412                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        211863                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   461                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         344134                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           248                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    4848                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.238929                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              64938                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              35252                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.135576                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             279521                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.389996                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.838273                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    88905     31.81%     31.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    22744      8.14%     39.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7882      2.82%     42.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    10414      3.73%     46.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   149576     53.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               279521                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     36022                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    19113                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     31701200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     31701200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     31701200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     31701600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     31701600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     31701600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       676800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       676800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       126400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       126800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       126400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       126400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      1428800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      1465200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      1399200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      1466800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     12627600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     12594400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     12633600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     12608000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      248291600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23527                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2895                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    65192                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.045633                       # Inst execution rate
system.cpu.iew.exec_refs                       124586                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      48518                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   16289                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 78588                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                204                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                35                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                50871                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              637666                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 76068                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4211                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                619925                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     27                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   656                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2424                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   705                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5049                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6385                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4397                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             23                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2661                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            234                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    700603                       # num instructions consuming a value
system.cpu.iew.wb_count                        618235                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621302                       # average fanout of values written-back
system.cpu.iew.wb_producers                    435286                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.040056                       # insts written-back per cycle
system.cpu.iew.wb_sent                         618714                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   928759                       # number of integer regfile reads
system.cpu.int_regfile_writes                  486974                       # number of integer regfile writes
system.cpu.ipc                               1.015928                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.015928                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              3407      0.55%      0.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                475519     76.19%     76.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3108      0.50%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   276      0.04%     77.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1021      0.16%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 244      0.04%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  144      0.02%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3429      0.55%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3455      0.55%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7188      1.15%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                184      0.03%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                73892     11.84%     91.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               47839      7.66%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3225      0.52%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1202      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 624133                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   22460                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               44966                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        22221                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              24609                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 598266                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1484738                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       596014                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            658421                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     637352                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    624133                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 314                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           45341                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1914                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            184                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        54296                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        279521                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.232866                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.517968                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               59768     21.38%     21.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               35820     12.81%     34.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               45434     16.25%     50.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               56551     20.23%     70.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               81948     29.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          279521                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.059519                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       53454                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            73                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              2391                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              622                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                78588                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               50871                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  258618                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           303048                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      4                       # Number of system calls
system.cpu.rename.BlockCycles                   18649                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                682509                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1034                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    68151                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    238                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    48                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1651908                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 650112                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              739361                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    182570                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2956                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2424                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5321                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    56876                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             37751                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           975568                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2406                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                149                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      5438                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            163                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       808074                       # The number of ROB reads
system.cpu.rob.rob_writes                     1288776                       # The number of ROB writes
system.cpu.timesIdled                             312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          932                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           49                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1865                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               49                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          441                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           910                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    121219200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           30                       # Transaction distribution
system.membus.trans_dist::CleanEvict              411                       # Transaction distribution
system.membus.trans_dist::ReadExReq                49                       # Transaction distribution
system.membus.trans_dist::ReadExResp               49                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           420                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        31936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        31936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   31936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               469                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     469    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 469                       # Request fanout histogram
system.membus.reqLayer2.occupancy              412034                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1010666                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    121219200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 842                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           184                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1226                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 90                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                90                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            843                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1627                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1170                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2797                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        34688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        34816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    69504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               478                       # Total snoops (count)
system.l2bus.snoopTraffic                        1920                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1411                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.034727                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.183153                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1362     96.53%     96.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                       49      3.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1411                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              468000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               881960                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              650799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       121219200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    121219200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        52745                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            52745                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        52745                       # number of overall hits
system.cpu.icache.overall_hits::total           52745                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          667                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            667                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          667                       # number of overall misses
system.cpu.icache.overall_misses::total           667                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26024800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26024800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26024800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26024800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        53412                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        53412                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        53412                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        53412                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012488                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012488                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012488                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012488                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39017.691154                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39017.691154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39017.691154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39017.691154                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          124                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          124                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          543                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          543                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          543                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          543                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20526800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20526800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20526800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20526800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010166                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010166                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010166                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010166                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37802.578269                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37802.578269                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37802.578269                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37802.578269                       # average overall mshr miss latency
system.cpu.icache.replacements                    542                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        52745                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           52745                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          667                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           667                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26024800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26024800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        53412                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        53412                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012488                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012488                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39017.691154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39017.691154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          124                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20526800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20526800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010166                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010166                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37802.578269                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37802.578269                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    121219200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    121219200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              166638                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               798                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            208.819549                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            107366                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           107366                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    121219200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    121219200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    121219200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       116981                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           116981                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       116981                       # number of overall hits
system.cpu.dcache.overall_hits::total          116981                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          591                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            591                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          591                       # number of overall misses
system.cpu.dcache.overall_misses::total           591                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23242800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23242800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23242800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23242800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       117572                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       117572                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       117572                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       117572                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005027                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005027                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005027                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005027                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39327.918782                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39327.918782                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39327.918782                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39327.918782                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          227                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.833333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                20                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          154                       # number of writebacks
system.cpu.dcache.writebacks::total               154                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          239                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          239                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          239                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          239                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          352                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          352                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           38                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          390                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13306800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13306800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13306800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2362360                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15669160                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002994                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002994                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002994                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003317                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37803.409091                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37803.409091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37803.409091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62167.368421                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40177.333333                       # average overall mshr miss latency
system.cpu.dcache.replacements                    390                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        70476                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           70476                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          501                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           501                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19439600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19439600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        70977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        70977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007059                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007059                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38801.596806                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38801.596806                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          239                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          239                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          262                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          262                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9575600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9575600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36548.091603                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36548.091603                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46505                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46505                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           90                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3803200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3803200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001932                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001932                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42257.777778                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42257.777778                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           90                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3731200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3731200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001932                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001932                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41457.777778                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41457.777778                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           38                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           38                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2362360                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2362360                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62167.368421                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 62167.368421                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    121219200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    121219200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              346502                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1414                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            245.050919                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   847.397815                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   176.602185                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.827537                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.172463                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          147                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          877                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          681                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.143555                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.856445                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            235534                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           235534                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    121219200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             277                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             182                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 463                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            277                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            182                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                463                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           266                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           170                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           34                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               470                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          266                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          170                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           34                       # number of overall misses
system.l2cache.overall_misses::total              470                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17544000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     11310400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2309565                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     31163965                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17544000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     11310400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2309565                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     31163965                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          543                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          352                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           38                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             933                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          543                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          352                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           38                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            933                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.489871                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.482955                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.894737                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.503751                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.489871                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.482955                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.894737                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.503751                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65954.887218                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66531.764706                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67928.382353                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66306.308511                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65954.887218                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66531.764706                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67928.382353                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66306.308511                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             30                       # number of writebacks
system.l2cache.writebacks::total                   30                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          266                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          170                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           34                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          470                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          266                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          170                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           34                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          470                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15424000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      9950400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2037565                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     27411965                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15424000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      9950400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2037565                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     27411965                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.489871                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.482955                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.894737                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.503751                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.489871                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.482955                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.894737                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.503751                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57984.962406                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58531.764706                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59928.382353                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58323.329787                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57984.962406                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58531.764706                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59928.382353                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58323.329787                       # average overall mshr miss latency
system.l2cache.replacements                       478                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          154                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          154                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          154                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          154                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           41                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               41                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           49                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             49                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      3245200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      3245200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           90                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.544444                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.544444                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66228.571429                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66228.571429                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           49                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           49                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2853200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2853200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.544444                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.544444                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58228.571429                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58228.571429                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          277                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          141                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          422                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          266                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          121                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           34                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          421                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17544000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8065200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2309565                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27918765                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          543                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          262                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           38                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          843                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.489871                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.461832                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.894737                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.499407                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65954.887218                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66654.545455                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67928.382353                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66315.356295                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          266                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          121                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           34                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          421                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15424000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7097200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2037565                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24558765                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.489871                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.461832                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.894737                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.499407                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57984.962406                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58654.545455                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59928.382353                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58334.358670                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    121219200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    121219200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13929                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4574                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.045256                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.873251                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1116.216383                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1889.803292                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   924.063979                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   127.043095                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009491                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.272514                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.461378                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.225602                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031016                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          971                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3125                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          931                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           29                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2626                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.237061                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.762939                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                15398                       # Number of tag accesses
system.l2cache.tags.data_accesses               15398                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    121219200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               30016                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1920                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1920                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              265                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              170                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           34                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  469                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            30                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  30                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          139911829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           89754758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     17950952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              247617539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     139911829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         139911829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        15839075                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              15839075                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        15839075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         139911829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          89754758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     17950952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             263456614                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
