--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml uart.twx uart.ncd -o uart.twr uart.pcf -ucf uart.ucf

Design file:              uart.ncd
Physical constraint file: uart.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_100_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2226 paths analyzed, 300 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.998ns.
--------------------------------------------------------------------------------

Paths for end point recive/buffer_2 (SLICE_X14Y13.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               recive/counter_4 (FF)
  Destination:          recive/buffer_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.912ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.662 - 0.713)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: recive/counter_4 to recive/buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AQ        Tcko                  0.430   recive/counter<7>
                                                       recive/counter_4
    SLICE_X9Y10.D2       net (fanout=6)        1.427   recive/counter<4>
    SLICE_X9Y10.D        Tilo                  0.259   recive/GND_4_o_GND_4_o_equal_9_o<15>
                                                       recive/GND_4_o_GND_4_o_equal_9_o<15>1
    SLICE_X9Y10.C6       net (fanout=2)        0.151   recive/GND_4_o_GND_4_o_equal_9_o<15>
    SLICE_X9Y10.C        Tilo                  0.259   recive/GND_4_o_GND_4_o_equal_9_o<15>
                                                       recive/GND_4_o_GND_4_o_equal_9_o<15>3_1
    SLICE_X14Y13.D1      net (fanout=2)        1.185   recive/GND_4_o_GND_4_o_equal_9_o<15>3
    SLICE_X14Y13.D       Tilo                  0.235   recive/buffer<1>
                                                       recive/_n0207_inv1
    SLICE_X14Y13.CE      net (fanout=3)        0.652   recive/_n0207_inv
    SLICE_X14Y13.CLK     Tceck                 0.314   recive/buffer<1>
                                                       recive/buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      4.912ns (1.497ns logic, 3.415ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               recive/counter_5 (FF)
  Destination:          recive/buffer_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.892ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.662 - 0.713)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: recive/counter_5 to recive/buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.BQ        Tcko                  0.430   recive/counter<7>
                                                       recive/counter_5
    SLICE_X10Y10.D1      net (fanout=7)        1.486   recive/counter<5>
    SLICE_X10Y10.D       Tilo                  0.235   recive/GND_4_o_GND_4_o_equal_33_o<15>
                                                       recive/GND_4_o_GND_4_o_equal_33_o<15>1
    SLICE_X10Y10.C6      net (fanout=3)        0.150   recive/GND_4_o_GND_4_o_equal_33_o<15>
    SLICE_X10Y10.C       Tilo                  0.235   recive/GND_4_o_GND_4_o_equal_33_o<15>
                                                       recive/GND_4_o_GND_4_o_equal_33_o<15>3_1
    SLICE_X14Y13.D5      net (fanout=2)        1.155   recive/GND_4_o_GND_4_o_equal_33_o<15>3
    SLICE_X14Y13.D       Tilo                  0.235   recive/buffer<1>
                                                       recive/_n0207_inv1
    SLICE_X14Y13.CE      net (fanout=3)        0.652   recive/_n0207_inv
    SLICE_X14Y13.CLK     Tceck                 0.314   recive/buffer<1>
                                                       recive/buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (1.449ns logic, 3.443ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               recive/counter_2 (FF)
  Destination:          recive/buffer_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.775ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.662 - 0.703)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: recive/counter_2 to recive/buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y8.CQ        Tcko                  0.525   recive/counter<3>
                                                       recive/counter_2
    SLICE_X8Y10.A1       net (fanout=5)        0.805   recive/counter<2>
    SLICE_X8Y10.A        Tilo                  0.254   recive/counter<14>
                                                       recive/GND_4_o_GND_4_o_equal_9_o<15>2
    SLICE_X10Y10.C4      net (fanout=5)        0.600   recive/GND_4_o_GND_4_o_equal_33_o<15>1
    SLICE_X10Y10.C       Tilo                  0.235   recive/GND_4_o_GND_4_o_equal_33_o<15>
                                                       recive/GND_4_o_GND_4_o_equal_33_o<15>3_1
    SLICE_X14Y13.D5      net (fanout=2)        1.155   recive/GND_4_o_GND_4_o_equal_33_o<15>3
    SLICE_X14Y13.D       Tilo                  0.235   recive/buffer<1>
                                                       recive/_n0207_inv1
    SLICE_X14Y13.CE      net (fanout=3)        0.652   recive/_n0207_inv
    SLICE_X14Y13.CLK     Tceck                 0.314   recive/buffer<1>
                                                       recive/buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      4.775ns (1.563ns logic, 3.212ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point recive/num_bits_1 (SLICE_X17Y12.B1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               recive/counter_4 (FF)
  Destination:          recive/num_bits_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.882ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.660 - 0.713)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: recive/counter_4 to recive/num_bits_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AQ        Tcko                  0.430   recive/counter<7>
                                                       recive/counter_4
    SLICE_X9Y10.D2       net (fanout=6)        1.427   recive/counter<4>
    SLICE_X9Y10.D        Tilo                  0.259   recive/GND_4_o_GND_4_o_equal_9_o<15>
                                                       recive/GND_4_o_GND_4_o_equal_9_o<15>1
    SLICE_X8Y11.B6       net (fanout=2)        0.589   recive/GND_4_o_GND_4_o_equal_9_o<15>
    SLICE_X8Y11.B        Tilo                  0.254   recive/counter<15>
                                                       recive/GND_4_o_GND_4_o_equal_9_o<15>3
    SLICE_X17Y12.B1      net (fanout=23)       1.550   recive/GND_4_o_GND_4_o_equal_9_o
    SLICE_X17Y12.CLK     Tas                   0.373   recive/num_bits<4>
                                                       recive/num_bits_1_dpot
                                                       recive/num_bits_1
    -------------------------------------------------  ---------------------------
    Total                                      4.882ns (1.316ns logic, 3.566ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               recive/counter_6 (FF)
  Destination:          recive/num_bits_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.546ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.660 - 0.713)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: recive/counter_6 to recive/num_bits_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.CQ        Tcko                  0.430   recive/counter<7>
                                                       recive/counter_6
    SLICE_X9Y10.D1       net (fanout=8)        1.091   recive/counter<6>
    SLICE_X9Y10.D        Tilo                  0.259   recive/GND_4_o_GND_4_o_equal_9_o<15>
                                                       recive/GND_4_o_GND_4_o_equal_9_o<15>1
    SLICE_X8Y11.B6       net (fanout=2)        0.589   recive/GND_4_o_GND_4_o_equal_9_o<15>
    SLICE_X8Y11.B        Tilo                  0.254   recive/counter<15>
                                                       recive/GND_4_o_GND_4_o_equal_9_o<15>3
    SLICE_X17Y12.B1      net (fanout=23)       1.550   recive/GND_4_o_GND_4_o_equal_9_o
    SLICE_X17Y12.CLK     Tas                   0.373   recive/num_bits<4>
                                                       recive/num_bits_1_dpot
                                                       recive/num_bits_1
    -------------------------------------------------  ---------------------------
    Total                                      4.546ns (1.316ns logic, 3.230ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               recive/counter_10 (FF)
  Destination:          recive/num_bits_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.530ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.660 - 0.716)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: recive/counter_10 to recive/num_bits_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y10.CQ       Tcko                  0.430   recive/counter<11>
                                                       recive/counter_10
    SLICE_X9Y10.D4       net (fanout=8)        1.075   recive/counter<10>
    SLICE_X9Y10.D        Tilo                  0.259   recive/GND_4_o_GND_4_o_equal_9_o<15>
                                                       recive/GND_4_o_GND_4_o_equal_9_o<15>1
    SLICE_X8Y11.B6       net (fanout=2)        0.589   recive/GND_4_o_GND_4_o_equal_9_o<15>
    SLICE_X8Y11.B        Tilo                  0.254   recive/counter<15>
                                                       recive/GND_4_o_GND_4_o_equal_9_o<15>3
    SLICE_X17Y12.B1      net (fanout=23)       1.550   recive/GND_4_o_GND_4_o_equal_9_o
    SLICE_X17Y12.CLK     Tas                   0.373   recive/num_bits<4>
                                                       recive/num_bits_1_dpot
                                                       recive/num_bits_1
    -------------------------------------------------  ---------------------------
    Total                                      4.530ns (1.316ns logic, 3.214ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point recive/buffer_1 (SLICE_X14Y13.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               recive/counter_4 (FF)
  Destination:          recive/buffer_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.869ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.662 - 0.713)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: recive/counter_4 to recive/buffer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AQ        Tcko                  0.430   recive/counter<7>
                                                       recive/counter_4
    SLICE_X9Y10.D2       net (fanout=6)        1.427   recive/counter<4>
    SLICE_X9Y10.D        Tilo                  0.259   recive/GND_4_o_GND_4_o_equal_9_o<15>
                                                       recive/GND_4_o_GND_4_o_equal_9_o<15>1
    SLICE_X9Y10.C6       net (fanout=2)        0.151   recive/GND_4_o_GND_4_o_equal_9_o<15>
    SLICE_X9Y10.C        Tilo                  0.259   recive/GND_4_o_GND_4_o_equal_9_o<15>
                                                       recive/GND_4_o_GND_4_o_equal_9_o<15>3_1
    SLICE_X14Y13.D1      net (fanout=2)        1.185   recive/GND_4_o_GND_4_o_equal_9_o<15>3
    SLICE_X14Y13.D       Tilo                  0.235   recive/buffer<1>
                                                       recive/_n0207_inv1
    SLICE_X14Y13.CE      net (fanout=3)        0.652   recive/_n0207_inv
    SLICE_X14Y13.CLK     Tceck                 0.271   recive/buffer<1>
                                                       recive/buffer_1
    -------------------------------------------------  ---------------------------
    Total                                      4.869ns (1.454ns logic, 3.415ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               recive/counter_5 (FF)
  Destination:          recive/buffer_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.849ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.662 - 0.713)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: recive/counter_5 to recive/buffer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.BQ        Tcko                  0.430   recive/counter<7>
                                                       recive/counter_5
    SLICE_X10Y10.D1      net (fanout=7)        1.486   recive/counter<5>
    SLICE_X10Y10.D       Tilo                  0.235   recive/GND_4_o_GND_4_o_equal_33_o<15>
                                                       recive/GND_4_o_GND_4_o_equal_33_o<15>1
    SLICE_X10Y10.C6      net (fanout=3)        0.150   recive/GND_4_o_GND_4_o_equal_33_o<15>
    SLICE_X10Y10.C       Tilo                  0.235   recive/GND_4_o_GND_4_o_equal_33_o<15>
                                                       recive/GND_4_o_GND_4_o_equal_33_o<15>3_1
    SLICE_X14Y13.D5      net (fanout=2)        1.155   recive/GND_4_o_GND_4_o_equal_33_o<15>3
    SLICE_X14Y13.D       Tilo                  0.235   recive/buffer<1>
                                                       recive/_n0207_inv1
    SLICE_X14Y13.CE      net (fanout=3)        0.652   recive/_n0207_inv
    SLICE_X14Y13.CLK     Tceck                 0.271   recive/buffer<1>
                                                       recive/buffer_1
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (1.406ns logic, 3.443ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               recive/counter_2 (FF)
  Destination:          recive/buffer_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.732ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.662 - 0.703)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: recive/counter_2 to recive/buffer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y8.CQ        Tcko                  0.525   recive/counter<3>
                                                       recive/counter_2
    SLICE_X8Y10.A1       net (fanout=5)        0.805   recive/counter<2>
    SLICE_X8Y10.A        Tilo                  0.254   recive/counter<14>
                                                       recive/GND_4_o_GND_4_o_equal_9_o<15>2
    SLICE_X10Y10.C4      net (fanout=5)        0.600   recive/GND_4_o_GND_4_o_equal_33_o<15>1
    SLICE_X10Y10.C       Tilo                  0.235   recive/GND_4_o_GND_4_o_equal_33_o<15>
                                                       recive/GND_4_o_GND_4_o_equal_33_o<15>3_1
    SLICE_X14Y13.D5      net (fanout=2)        1.155   recive/GND_4_o_GND_4_o_equal_33_o<15>3
    SLICE_X14Y13.D       Tilo                  0.235   recive/buffer<1>
                                                       recive/_n0207_inv1
    SLICE_X14Y13.CE      net (fanout=3)        0.652   recive/_n0207_inv
    SLICE_X14Y13.CLK     Tceck                 0.271   recive/buffer<1>
                                                       recive/buffer_1
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (1.520ns logic, 3.212ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_100_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point recive/buffer_2 (SLICE_X14Y13.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               recive/buffer_2 (FF)
  Destination:          recive/buffer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 10.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: recive/buffer_2 to recive/buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.AQ      Tcko                  0.200   recive/buffer<1>
                                                       recive/buffer_2
    SLICE_X14Y13.A6      net (fanout=2)        0.026   recive/buffer<2>
    SLICE_X14Y13.CLK     Tah         (-Th)    -0.190   recive/buffer<1>
                                                       recive/Mmux__n016931
                                                       recive/buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------

Paths for end point recive/buffer_6 (SLICE_X15Y13.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               recive/buffer_6 (FF)
  Destination:          recive/buffer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 10.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: recive/buffer_6 to recive/buffer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y13.AQ      Tcko                  0.198   recive/buffer<3>
                                                       recive/buffer_6
    SLICE_X15Y13.A6      net (fanout=2)        0.025   recive/buffer<6>
    SLICE_X15Y13.CLK     Tah         (-Th)    -0.215   recive/buffer<3>
                                                       recive/Mmux__n016971
                                                       recive/buffer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point recive/buffer_5 (SLICE_X15Y14.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               recive/buffer_5 (FF)
  Destination:          recive/buffer_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 10.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: recive/buffer_5 to recive/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y14.DQ      Tcko                  0.198   recive/buffer<5>
                                                       recive/buffer_5
    SLICE_X15Y14.D6      net (fanout=2)        0.025   recive/buffer<5>
    SLICE_X15Y14.CLK     Tah         (-Th)    -0.215   recive/buffer<5>
                                                       recive/Mmux__n016961
                                                       recive/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_100_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_100_BUFGP/BUFG/I0
  Logical resource: clk_100_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_100_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: recive/counter<13>/CLK
  Logical resource: recive/counter_12/CK
  Location pin: SLICE_X4Y11.CLK
  Clock network: clk_100_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: recive/counter<13>/CLK
  Logical resource: recive/counter_13/CK
  Location pin: SLICE_X4Y11.CLK
  Clock network: clk_100_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    4.998|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2226 paths, 0 nets, and 514 connections

Design statistics:
   Minimum period:   4.998ns{1}   (Maximum frequency: 200.080MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 16 01:22:58 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



