{
  "domain_title": "computer-architecture-and-organization",
  "category_title": "system-fundamentals",
  "curriculum_type": "software-engineering",
  "subdomain_count": 5,
  "aggregated_at": "2025-12-29T16:15:56.359517",
  "subdomains": [
    {
      "subdomain_title": "Computer Organization",
      "processed_at": "2025-12-29T15:02:38.718598",
      "result": {
        "subdomain_title": "Computer Organization",
        "curriculum_type": "software-engineering",
        "topic_root": "Computer Organization",
        "topic_root_citation": "https://nsec.sjtu.edu.cn/data/MK.Computer.Organization.and.Design.4th.Edition.Oct.2011.pdf",
        "detailed_hierarchy": [
          {
            "level": 1,
            "domain": "Digital Logic Fundamentals",
            "subdomains": [
              {
                "level": 2,
                "subdomain": "Boolean Algebra and Logic Gates",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Boolean Expressions and Laws"
                  },
                  {
                    "level": 3,
                    "topic": "Truth Tables and Canonical Forms"
                  },
                  {
                    "level": 3,
                    "topic": "Basic Logic Gates (AND, OR, NOT, NAND, NOR, XOR)"
                  },
                  {
                    "level": 3,
                    "topic": "Universal Gates"
                  },
                  {
                    "level": 3,
                    "topic": "Logic Minimization (Karnaugh Maps, Quine-McCluskey)"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Combinational Circuits",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Multiplexers and Demultiplexers"
                  },
                  {
                    "level": 3,
                    "topic": "Encoders and Decoders"
                  },
                  {
                    "level": 3,
                    "topic": "Adders (Half Adder, Full Adder, Ripple Carry)"
                  },
                  {
                    "level": 3,
                    "topic": "Subtractors"
                  },
                  {
                    "level": 3,
                    "topic": "Comparators"
                  },
                  {
                    "level": 3,
                    "topic": "Carry Lookahead Adder"
                  },
                  {
                    "level": 3,
                    "topic": "Arithmetic Logic Unit (ALU) Design"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Sequential Circuits",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Flip-Flops (SR, D, JK, T)"
                  },
                  {
                    "level": 3,
                    "topic": "Latches vs Flip-Flops"
                  },
                  {
                    "level": 3,
                    "topic": "Registers and Register Files"
                  },
                  {
                    "level": 3,
                    "topic": "Shift Registers"
                  },
                  {
                    "level": 3,
                    "topic": "Counters (Synchronous and Asynchronous)"
                  },
                  {
                    "level": 3,
                    "topic": "Finite State Machines (FSM)"
                  },
                  {
                    "level": 3,
                    "topic": "Moore and Mealy Machines"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Timing and Clocking",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Clock Signals and Frequency"
                  },
                  {
                    "level": 3,
                    "topic": "Setup and Hold Time"
                  },
                  {
                    "level": 3,
                    "topic": "Propagation Delay"
                  },
                  {
                    "level": 3,
                    "topic": "Clock Skew and Jitter"
                  },
                  {
                    "level": 3,
                    "topic": "Synchronous vs Asynchronous Design"
                  },
                  {
                    "level": 3,
                    "topic": "Metastability"
                  }
                ]
              }
            ]
          },
          {
            "level": 1,
            "domain": "Data Representation",
            "subdomains": [
              {
                "level": 2,
                "subdomain": "Number Systems",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Binary Number System"
                  },
                  {
                    "level": 3,
                    "topic": "Octal Number System"
                  },
                  {
                    "level": 3,
                    "topic": "Decimal Number System"
                  },
                  {
                    "level": 3,
                    "topic": "Hexadecimal Number System"
                  },
                  {
                    "level": 3,
                    "topic": "Base Conversion Techniques"
                  },
                  {
                    "level": 3,
                    "topic": "Binary Arithmetic Operations"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Integer Representation",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Unsigned Integers"
                  },
                  {
                    "level": 3,
                    "topic": "Signed Magnitude Representation"
                  },
                  {
                    "level": 3,
                    "topic": "One's Complement Representation"
                  },
                  {
                    "level": 3,
                    "topic": "Two's Complement Representation"
                  },
                  {
                    "level": 3,
                    "topic": "Sign Extension"
                  },
                  {
                    "level": 3,
                    "topic": "Overflow Detection"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Floating-Point Representation",
                "topics": [
                  {
                    "level": 3,
                    "topic": "IEEE 754 Standard"
                  },
                  {
                    "level": 3,
                    "topic": "Single Precision (32-bit) Format"
                  },
                  {
                    "level": 3,
                    "topic": "Double Precision (64-bit) Format"
                  },
                  {
                    "level": 3,
                    "topic": "Normalized and Denormalized Numbers"
                  },
                  {
                    "level": 3,
                    "topic": "Special Values (Infinity, NaN)"
                  },
                  {
                    "level": 3,
                    "topic": "Rounding Modes"
                  },
                  {
                    "level": 3,
                    "topic": "Floating-Point Accuracy and Precision"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Character and Text Encoding",
                "topics": [
                  {
                    "level": 3,
                    "topic": "ASCII Code"
                  },
                  {
                    "level": 3,
                    "topic": "Extended ASCII"
                  },
                  {
                    "level": 3,
                    "topic": "Unicode (UTF-8, UTF-16, UTF-32)"
                  },
                  {
                    "level": 3,
                    "topic": "EBCDIC"
                  },
                  {
                    "level": 3,
                    "topic": "Binary Coded Decimal (BCD)"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Error Detection and Correction",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Parity Bits (Even and Odd)"
                  },
                  {
                    "level": 3,
                    "topic": "Hamming Code"
                  },
                  {
                    "level": 3,
                    "topic": "Cyclic Redundancy Check (CRC)"
                  },
                  {
                    "level": 3,
                    "topic": "Checksums"
                  },
                  {
                    "level": 3,
                    "topic": "Error Correcting Code (ECC) Memory"
                  }
                ]
              }
            ]
          },
          {
            "level": 1,
            "domain": "Instruction Set Architecture",
            "subdomains": [
              {
                "level": 2,
                "subdomain": "Instruction Formats",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Fixed-Length vs Variable-Length Instructions"
                  },
                  {
                    "level": 3,
                    "topic": "Three-Address Instructions"
                  },
                  {
                    "level": 3,
                    "topic": "Two-Address Instructions"
                  },
                  {
                    "level": 3,
                    "topic": "One-Address (Accumulator) Instructions"
                  },
                  {
                    "level": 3,
                    "topic": "Zero-Address (Stack) Instructions"
                  },
                  {
                    "level": 3,
                    "topic": "Instruction Encoding and Decoding"
                  },
                  {
                    "level": 3,
                    "topic": "Opcode and Operand Fields"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Addressing Modes",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Immediate Addressing"
                  },
                  {
                    "level": 3,
                    "topic": "Direct (Absolute) Addressing"
                  },
                  {
                    "level": 3,
                    "topic": "Indirect Addressing"
                  },
                  {
                    "level": 3,
                    "topic": "Register Addressing"
                  },
                  {
                    "level": 3,
                    "topic": "Register Indirect Addressing"
                  },
                  {
                    "level": 3,
                    "topic": "Indexed Addressing"
                  },
                  {
                    "level": 3,
                    "topic": "Base-Register Addressing"
                  },
                  {
                    "level": 3,
                    "topic": "PC-Relative Addressing"
                  },
                  {
                    "level": 3,
                    "topic": "Auto-Increment and Auto-Decrement Addressing"
                  },
                  {
                    "level": 3,
                    "topic": "Stack Addressing"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Instruction Types",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Data Transfer Instructions (Load, Store, Move)"
                  },
                  {
                    "level": 3,
                    "topic": "Arithmetic Instructions (Add, Subtract, Multiply, Divide)"
                  },
                  {
                    "level": 3,
                    "topic": "Logical Instructions (AND, OR, NOT, XOR)"
                  },
                  {
                    "level": 3,
                    "topic": "Shift and Rotate Instructions"
                  },
                  {
                    "level": 3,
                    "topic": "Branch Instructions (Conditional and Unconditional)"
                  },
                  {
                    "level": 3,
                    "topic": "Jump Instructions"
                  },
                  {
                    "level": 3,
                    "topic": "Subroutine Call and Return Instructions"
                  },
                  {
                    "level": 3,
                    "topic": "Input/Output Instructions"
                  },
                  {
                    "level": 3,
                    "topic": "System Control Instructions"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "RISC vs CISC Architectures",
                "topics": [
                  {
                    "level": 3,
                    "topic": "RISC Design Principles"
                  },
                  {
                    "level": 3,
                    "topic": "CISC Design Principles"
                  },
                  {
                    "level": 3,
                    "topic": "Instruction Set Complexity Trade-offs"
                  },
                  {
                    "level": 3,
                    "topic": "Load-Store Architecture"
                  },
                  {
                    "level": 3,
                    "topic": "Register Usage Patterns"
                  },
                  {
                    "level": 3,
                    "topic": "MIPS Architecture"
                  },
                  {
                    "level": 3,
                    "topic": "ARM Architecture"
                  },
                  {
                    "level": 3,
                    "topic": "x86 Architecture"
                  },
                  {
                    "level": 3,
                    "topic": "RISC-V Architecture"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Assembly Language Programming",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Assembly Language Syntax"
                  },
                  {
                    "level": 3,
                    "topic": "Assembler Directives"
                  },
                  {
                    "level": 3,
                    "topic": "Symbolic Addressing and Labels"
                  },
                  {
                    "level": 3,
                    "topic": "Macros and Procedures"
                  },
                  {
                    "level": 3,
                    "topic": "Linking and Loading"
                  },
                  {
                    "level": 3,
                    "topic": "System Calls"
                  },
                  {
                    "level": 3,
                    "topic": "Debugging Assembly Code"
                  }
                ]
              }
            ]
          },
          {
            "level": 1,
            "domain": "CPU Organization and Design",
            "subdomains": [
              {
                "level": 2,
                "subdomain": "CPU Components",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Arithmetic Logic Unit (ALU)"
                  },
                  {
                    "level": 3,
                    "topic": "Control Unit (CU)"
                  },
                  {
                    "level": 3,
                    "topic": "Program Counter (PC)"
                  },
                  {
                    "level": 3,
                    "topic": "Instruction Register (IR)"
                  },
                  {
                    "level": 3,
                    "topic": "Memory Address Register (MAR)"
                  },
                  {
                    "level": 3,
                    "topic": "Memory Data Register (MDR)"
                  },
                  {
                    "level": 3,
                    "topic": "General Purpose Registers"
                  },
                  {
                    "level": 3,
                    "topic": "Status Flags Register"
                  },
                  {
                    "level": 3,
                    "topic": "Stack Pointer"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Instruction Cycle",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Fetch Phase"
                  },
                  {
                    "level": 3,
                    "topic": "Decode Phase"
                  },
                  {
                    "level": 3,
                    "topic": "Execute Phase"
                  },
                  {
                    "level": 3,
                    "topic": "Memory Access Phase"
                  },
                  {
                    "level": 3,
                    "topic": "Write-Back Phase"
                  },
                  {
                    "level": 3,
                    "topic": "Instruction Timing Diagrams"
                  },
                  {
                    "level": 3,
                    "topic": "Micro-operations in Each Phase"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Datapath Design",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Single-Cycle Datapath"
                  },
                  {
                    "level": 3,
                    "topic": "Multi-Cycle Datapath"
                  },
                  {
                    "level": 3,
                    "topic": "Register File Design"
                  },
                  {
                    "level": 3,
                    "topic": "ALU Datapath"
                  },
                  {
                    "level": 3,
                    "topic": "Memory Interface"
                  },
                  {
                    "level": 3,
                    "topic": "Datapath Control Signals"
                  },
                  {
                    "level": 3,
                    "topic": "Bus Architecture"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Control Unit Design",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Hardwired Control"
                  },
                  {
                    "level": 3,
                    "topic": "Microprogrammed Control"
                  },
                  {
                    "level": 3,
                    "topic": "Control Memory"
                  },
                  {
                    "level": 3,
                    "topic": "Microinstructions"
                  },
                  {
                    "level": 3,
                    "topic": "Horizontal vs Vertical Microprogramming"
                  },
                  {
                    "level": 3,
                    "topic": "Address Sequencing"
                  },
                  {
                    "level": 3,
                    "topic": "Control Signal Generation"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Stack Organization",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Register Stack"
                  },
                  {
                    "level": 3,
                    "topic": "Memory Stack"
                  },
                  {
                    "level": 3,
                    "topic": "Push and Pop Operations"
                  },
                  {
                    "level": 3,
                    "topic": "Stack Pointer Management"
                  },
                  {
                    "level": 3,
                    "topic": "Reverse Polish Notation Evaluation"
                  },
                  {
                    "level": 3,
                    "topic": "Subroutine Call Stack"
                  },
                  {
                    "level": 3,
                    "topic": "Stack Frame and Activation Records"
                  }
                ]
              }
            ]
          },
          {
            "level": 1,
            "domain": "Computer Arithmetic",
            "subdomains": [
              {
                "level": 2,
                "subdomain": "Integer Addition and Subtraction",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Binary Addition"
                  },
                  {
                    "level": 3,
                    "topic": "Binary Subtraction"
                  },
                  {
                    "level": 3,
                    "topic": "Carry and Borrow Generation"
                  },
                  {
                    "level": 3,
                    "topic": "Two's Complement Addition"
                  },
                  {
                    "level": 3,
                    "topic": "Two's Complement Subtraction"
                  },
                  {
                    "level": 3,
                    "topic": "Overflow Detection in Addition/Subtraction"
                  },
                  {
                    "level": 3,
                    "topic": "Fast Adder Designs (Carry Lookahead, Carry Select)"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Integer Multiplication",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Shift-and-Add Multiplication"
                  },
                  {
                    "level": 3,
                    "topic": "Unsigned Multiplication Algorithm"
                  },
                  {
                    "level": 3,
                    "topic": "Signed Multiplication (Sign Extension)"
                  },
                  {
                    "level": 3,
                    "topic": "Booth's Multiplication Algorithm"
                  },
                  {
                    "level": 3,
                    "topic": "Modified Booth's Algorithm"
                  },
                  {
                    "level": 3,
                    "topic": "Array Multiplier"
                  },
                  {
                    "level": 3,
                    "topic": "Wallace Tree Multiplier"
                  },
                  {
                    "level": 3,
                    "topic": "Hardware Multiplier Design"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Integer Division",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Restoring Division Algorithm"
                  },
                  {
                    "level": 3,
                    "topic": "Non-Restoring Division Algorithm"
                  },
                  {
                    "level": 3,
                    "topic": "Unsigned Division"
                  },
                  {
                    "level": 3,
                    "topic": "Signed Division"
                  },
                  {
                    "level": 3,
                    "topic": "Division by Zero Handling"
                  },
                  {
                    "level": 3,
                    "topic": "Divide Overflow"
                  },
                  {
                    "level": 3,
                    "topic": "Hardware Divider Design"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Floating-Point Arithmetic",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Floating-Point Addition"
                  },
                  {
                    "level": 3,
                    "topic": "Floating-Point Subtraction"
                  },
                  {
                    "level": 3,
                    "topic": "Exponent Alignment"
                  },
                  {
                    "level": 3,
                    "topic": "Floating-Point Multiplication"
                  },
                  {
                    "level": 3,
                    "topic": "Floating-Point Division"
                  },
                  {
                    "level": 3,
                    "topic": "Normalization and Denormalization"
                  },
                  {
                    "level": 3,
                    "topic": "Rounding Techniques"
                  },
                  {
                    "level": 3,
                    "topic": "Floating-Point Exception Handling"
                  },
                  {
                    "level": 3,
                    "topic": "Guard Bits and Sticky Bits"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Decimal and BCD Arithmetic",
                "topics": [
                  {
                    "level": 3,
                    "topic": "BCD Addition"
                  },
                  {
                    "level": 3,
                    "topic": "BCD Subtraction"
                  },
                  {
                    "level": 3,
                    "topic": "BCD to Binary Conversion"
                  },
                  {
                    "level": 3,
                    "topic": "Binary to BCD Conversion"
                  },
                  {
                    "level": 3,
                    "topic": "Packed vs Unpacked BCD"
                  },
                  {
                    "level": 3,
                    "topic": "Decimal Adjust Instructions"
                  }
                ]
              }
            ]
          },
          {
            "level": 1,
            "domain": "Pipelining and Instruction-Level Parallelism",
            "subdomains": [
              {
                "level": 2,
                "subdomain": "Pipeline Fundamentals",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Pipeline Concept and Benefits"
                  },
                  {
                    "level": 3,
                    "topic": "Pipeline Stages"
                  },
                  {
                    "level": 3,
                    "topic": "Pipeline Throughput and Latency"
                  },
                  {
                    "level": 3,
                    "topic": "Ideal Pipeline Performance"
                  },
                  {
                    "level": 3,
                    "topic": "Pipeline Speedup Calculation"
                  },
                  {
                    "level": 3,
                    "topic": "Pipeline Efficiency"
                  },
                  {
                    "level": 3,
                    "topic": "Instruction Pipeline vs Arithmetic Pipeline"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Pipeline Hazards",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Structural Hazards"
                  },
                  {
                    "level": 3,
                    "topic": "Data Hazards (RAW, WAR, WAW)"
                  },
                  {
                    "level": 3,
                    "topic": "Control Hazards"
                  },
                  {
                    "level": 3,
                    "topic": "Pipeline Stalls and Bubbles"
                  },
                  {
                    "level": 3,
                    "topic": "Hazard Detection Unit"
                  },
                  {
                    "level": 3,
                    "topic": "Dependency Analysis"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Hazard Resolution Techniques",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Data Forwarding (Bypassing)"
                  },
                  {
                    "level": 3,
                    "topic": "Pipeline Interlocking"
                  },
                  {
                    "level": 3,
                    "topic": "Compiler-Based Scheduling"
                  },
                  {
                    "level": 3,
                    "topic": "Register Renaming"
                  },
                  {
                    "level": 3,
                    "topic": "Out-of-Order Execution"
                  },
                  {
                    "level": 3,
                    "topic": "Scoreboarding"
                  },
                  {
                    "level": 3,
                    "topic": "Tomasulo's Algorithm"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Branch Prediction",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Static Branch Prediction"
                  },
                  {
                    "level": 3,
                    "topic": "Dynamic Branch Prediction"
                  },
                  {
                    "level": 3,
                    "topic": "Branch History Table (BHT)"
                  },
                  {
                    "level": 3,
                    "topic": "Two-Level Adaptive Branch Prediction"
                  },
                  {
                    "level": 3,
                    "topic": "Branch Target Buffer (BTB)"
                  },
                  {
                    "level": 3,
                    "topic": "Return Address Stack"
                  },
                  {
                    "level": 3,
                    "topic": "Speculative Execution"
                  },
                  {
                    "level": 3,
                    "topic": "Branch Penalty Reduction"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Superscalar and VLIW Architectures",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Superscalar Processor Design"
                  },
                  {
                    "level": 3,
                    "topic": "Multiple Issue Pipelines"
                  },
                  {
                    "level": 3,
                    "topic": "Instruction Dispatch and Issue"
                  },
                  {
                    "level": 3,
                    "topic": "Very Long Instruction Word (VLIW)"
                  },
                  {
                    "level": 3,
                    "topic": "Explicitly Parallel Instruction Computing (EPIC)"
                  },
                  {
                    "level": 3,
                    "topic": "Dynamic Scheduling"
                  },
                  {
                    "level": 3,
                    "topic": "Instruction-Level Parallelism (ILP) Limits"
                  }
                ]
              }
            ]
          },
          {
            "level": 1,
            "domain": "Memory Hierarchy",
            "subdomains": [
              {
                "level": 2,
                "subdomain": "Memory Hierarchy Concepts",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Principle of Locality (Temporal and Spatial)"
                  },
                  {
                    "level": 3,
                    "topic": "Memory Hierarchy Levels"
                  },
                  {
                    "level": 3,
                    "topic": "Memory Access Time"
                  },
                  {
                    "level": 3,
                    "topic": "Memory Cycle Time"
                  },
                  {
                    "level": 3,
                    "topic": "Bandwidth and Latency"
                  },
                  {
                    "level": 3,
                    "topic": "Cost per Bit Analysis"
                  },
                  {
                    "level": 3,
                    "topic": "Memory Hierarchy Trade-offs"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Cache Memory Organization",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Cache Hit and Miss"
                  },
                  {
                    "level": 3,
                    "topic": "Direct-Mapped Cache"
                  },
                  {
                    "level": 3,
                    "topic": "Fully Associative Cache"
                  },
                  {
                    "level": 3,
                    "topic": "Set-Associative Cache"
                  },
                  {
                    "level": 3,
                    "topic": "Cache Line and Block Size"
                  },
                  {
                    "level": 3,
                    "topic": "Tag, Index, and Offset Fields"
                  },
                  {
                    "level": 3,
                    "topic": "Cache Address Mapping"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Cache Replacement and Write Policies",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Least Recently Used (LRU)"
                  },
                  {
                    "level": 3,
                    "topic": "First-In First-Out (FIFO)"
                  },
                  {
                    "level": 3,
                    "topic": "Random Replacement"
                  },
                  {
                    "level": 3,
                    "topic": "Write-Through Policy"
                  },
                  {
                    "level": 3,
                    "topic": "Write-Back Policy"
                  },
                  {
                    "level": 3,
                    "topic": "Write-Allocate vs No-Write-Allocate"
                  },
                  {
                    "level": 3,
                    "topic": "Dirty Bits and Valid Bits"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Cache Performance",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Hit Rate and Miss Rate"
                  },
                  {
                    "level": 3,
                    "topic": "Average Memory Access Time (AMAT)"
                  },
                  {
                    "level": 3,
                    "topic": "Cache Miss Types (Compulsory, Capacity, Conflict)"
                  },
                  {
                    "level": 3,
                    "topic": "Multi-Level Cache Hierarchies"
                  },
                  {
                    "level": 3,
                    "topic": "Inclusive vs Exclusive Cache"
                  },
                  {
                    "level": 3,
                    "topic": "Cache Performance Optimization"
                  },
                  {
                    "level": 3,
                    "topic": "Split Cache (I-Cache and D-Cache)"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Main Memory Technologies",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Static RAM (SRAM)"
                  },
                  {
                    "level": 3,
                    "topic": "Dynamic RAM (DRAM)"
                  },
                  {
                    "level": 3,
                    "topic": "DRAM Refresh"
                  },
                  {
                    "level": 3,
                    "topic": "Synchronous DRAM (SDRAM)"
                  },
                  {
                    "level": 3,
                    "topic": "Double Data Rate (DDR) SDRAM"
                  },
                  {
                    "level": 3,
                    "topic": "Memory Modules (DIMM, SIMM)"
                  },
                  {
                    "level": 3,
                    "topic": "Memory Banks and Interleaving"
                  },
                  {
                    "level": 3,
                    "topic": "Memory Controller"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Read-Only Memory (ROM)",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Mask ROM"
                  },
                  {
                    "level": 3,
                    "topic": "Programmable ROM (PROM)"
                  },
                  {
                    "level": 3,
                    "topic": "Erasable PROM (EPROM)"
                  },
                  {
                    "level": 3,
                    "topic": "Electrically Erasable PROM (EEPROM)"
                  },
                  {
                    "level": 3,
                    "topic": "Flash Memory"
                  },
                  {
                    "level": 3,
                    "topic": "ROM Applications in Computer Systems"
                  }
                ]
              }
            ]
          },
          {
            "level": 1,
            "domain": "Virtual Memory",
            "subdomains": [
              {
                "level": 2,
                "subdomain": "Virtual Memory Fundamentals",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Virtual Address Space"
                  },
                  {
                    "level": 3,
                    "topic": "Physical Address Space"
                  },
                  {
                    "level": 3,
                    "topic": "Address Translation"
                  },
                  {
                    "level": 3,
                    "topic": "Memory Management Unit (MMU)"
                  },
                  {
                    "level": 3,
                    "topic": "Virtual Memory Benefits"
                  },
                  {
                    "level": 3,
                    "topic": "Demand Paging"
                  },
                  {
                    "level": 3,
                    "topic": "Page Fault Handling"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Paging Systems",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Page and Frame Concepts"
                  },
                  {
                    "level": 3,
                    "topic": "Page Table Structure"
                  },
                  {
                    "level": 3,
                    "topic": "Page Table Entry (PTE)"
                  },
                  {
                    "level": 3,
                    "topic": "Multi-Level Page Tables"
                  },
                  {
                    "level": 3,
                    "topic": "Inverted Page Tables"
                  },
                  {
                    "level": 3,
                    "topic": "Page Size Selection"
                  },
                  {
                    "level": 3,
                    "topic": "Present Bit and Dirty Bit"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Translation Lookaside Buffer (TLB)",
                "topics": [
                  {
                    "level": 3,
                    "topic": "TLB Structure and Operation"
                  },
                  {
                    "level": 3,
                    "topic": "TLB Hit and Miss"
                  },
                  {
                    "level": 3,
                    "topic": "TLB Reach"
                  },
                  {
                    "level": 3,
                    "topic": "TLB Replacement Policies"
                  },
                  {
                    "level": 3,
                    "topic": "TLB Flush and Context Switching"
                  },
                  {
                    "level": 3,
                    "topic": "Address Space Identifiers (ASID)"
                  },
                  {
                    "level": 3,
                    "topic": "TLB Performance Analysis"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Page Replacement Algorithms",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Optimal Page Replacement (OPT)"
                  },
                  {
                    "level": 3,
                    "topic": "First-In First-Out (FIFO)"
                  },
                  {
                    "level": 3,
                    "topic": "Least Recently Used (LRU)"
                  },
                  {
                    "level": 3,
                    "topic": "LRU Approximation Algorithms"
                  },
                  {
                    "level": 3,
                    "topic": "Clock (Second Chance) Algorithm"
                  },
                  {
                    "level": 3,
                    "topic": "Not Recently Used (NRU)"
                  },
                  {
                    "level": 3,
                    "topic": "Working Set Model"
                  },
                  {
                    "level": 3,
                    "topic": "Thrashing and Prevention"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Segmentation",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Segmentation Concepts"
                  },
                  {
                    "level": 3,
                    "topic": "Segment Table"
                  },
                  {
                    "level": 3,
                    "topic": "Segment Descriptor"
                  },
                  {
                    "level": 3,
                    "topic": "Segmentation vs Paging"
                  },
                  {
                    "level": 3,
                    "topic": "Segmentation with Paging"
                  },
                  {
                    "level": 3,
                    "topic": "Protection and Sharing in Segmentation"
                  },
                  {
                    "level": 3,
                    "topic": "External Fragmentation"
                  }
                ]
              }
            ]
          },
          {
            "level": 1,
            "domain": "Input/Output Organization",
            "subdomains": [
              {
                "level": 2,
                "subdomain": "I/O Interface and Addressing",
                "topics": [
                  {
                    "level": 3,
                    "topic": "I/O Port Organization"
                  },
                  {
                    "level": 3,
                    "topic": "Memory-Mapped I/O"
                  },
                  {
                    "level": 3,
                    "topic": "Isolated (Port-Mapped) I/O"
                  },
                  {
                    "level": 3,
                    "topic": "I/O Address Decoding"
                  },
                  {
                    "level": 3,
                    "topic": "I/O Interface Chips"
                  },
                  {
                    "level": 3,
                    "topic": "Peripheral Device Controllers"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "I/O Data Transfer Methods",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Programmed I/O (Polling)"
                  },
                  {
                    "level": 3,
                    "topic": "Interrupt-Driven I/O"
                  },
                  {
                    "level": 3,
                    "topic": "Direct Memory Access (DMA)"
                  },
                  {
                    "level": 3,
                    "topic": "Channel I/O and I/O Processors"
                  },
                  {
                    "level": 3,
                    "topic": "Synchronous vs Asynchronous Transfer"
                  },
                  {
                    "level": 3,
                    "topic": "Handshaking Protocols"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Interrupts",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Interrupt Mechanism"
                  },
                  {
                    "level": 3,
                    "topic": "Interrupt Vector Table"
                  },
                  {
                    "level": 3,
                    "topic": "Interrupt Service Routines (ISR)"
                  },
                  {
                    "level": 3,
                    "topic": "Interrupt Priority and Nesting"
                  },
                  {
                    "level": 3,
                    "topic": "Maskable vs Non-Maskable Interrupts"
                  },
                  {
                    "level": 3,
                    "topic": "Software Interrupts (Traps and Exceptions)"
                  },
                  {
                    "level": 3,
                    "topic": "Interrupt Latency"
                  },
                  {
                    "level": 3,
                    "topic": "Daisy Chain Priority"
                  },
                  {
                    "level": 3,
                    "topic": "Polling vs Vectored Interrupts"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Direct Memory Access (DMA)",
                "topics": [
                  {
                    "level": 3,
                    "topic": "DMA Controller Architecture"
                  },
                  {
                    "level": 3,
                    "topic": "DMA Transfer Modes (Burst, Cycle Stealing, Transparent)"
                  },
                  {
                    "level": 3,
                    "topic": "DMA Channel Configuration"
                  },
                  {
                    "level": 3,
                    "topic": "DMA Address and Count Registers"
                  },
                  {
                    "level": 3,
                    "topic": "Bus Arbitration for DMA"
                  },
                  {
                    "level": 3,
                    "topic": "DMA Transfer Completion"
                  },
                  {
                    "level": 3,
                    "topic": "Scatter-Gather DMA"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Bus Systems",
                "topics": [
                  {
                    "level": 3,
                    "topic": "System Bus Architecture"
                  },
                  {
                    "level": 3,
                    "topic": "Data Bus, Address Bus, Control Bus"
                  },
                  {
                    "level": 3,
                    "topic": "Bus Protocols and Timing"
                  },
                  {
                    "level": 3,
                    "topic": "Bus Arbitration Methods"
                  },
                  {
                    "level": 3,
                    "topic": "Centralized vs Distributed Arbitration"
                  },
                  {
                    "level": 3,
                    "topic": "Bus Hierarchy (Processor, Memory, I/O Buses)"
                  },
                  {
                    "level": 3,
                    "topic": "Bus Standards (PCI, PCIe, USB, SATA)"
                  },
                  {
                    "level": 3,
                    "topic": "Bus Bandwidth and Latency"
                  }
                ]
              }
            ]
          },
          {
            "level": 1,
            "domain": "Secondary Storage Systems",
            "subdomains": [
              {
                "level": 2,
                "subdomain": "Magnetic Disk Storage",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Hard Disk Drive (HDD) Structure"
                  },
                  {
                    "level": 3,
                    "topic": "Tracks, Sectors, and Cylinders"
                  },
                  {
                    "level": 3,
                    "topic": "Disk Access Time Components"
                  },
                  {
                    "level": 3,
                    "topic": "Seek Time and Rotational Latency"
                  },
                  {
                    "level": 3,
                    "topic": "Transfer Time Calculation"
                  },
                  {
                    "level": 3,
                    "topic": "Disk Scheduling Algorithms (FCFS, SSTF, SCAN, C-SCAN)"
                  },
                  {
                    "level": 3,
                    "topic": "Disk Performance Optimization"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Solid-State Storage",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Flash Memory Technology"
                  },
                  {
                    "level": 3,
                    "topic": "NAND vs NOR Flash"
                  },
                  {
                    "level": 3,
                    "topic": "Solid-State Drive (SSD) Architecture"
                  },
                  {
                    "level": 3,
                    "topic": "Wear Leveling"
                  },
                  {
                    "level": 3,
                    "topic": "Garbage 003_003_Collection in SSDs"
                  },
                  {
                    "level": 3,
                    "topic": "TRIM Command"
                  },
                  {
                    "level": 3,
                    "topic": "SSD vs HDD Performance Comparison"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "RAID Systems",
                "topics": [
                  {
                    "level": 3,
                    "topic": "RAID Concepts and Benefits"
                  },
                  {
                    "level": 3,
                    "topic": "RAID Level 0 (Striping)"
                  },
                  {
                    "level": 3,
                    "topic": "RAID Level 1 (Mirroring)"
                  },
                  {
                    "level": 3,
                    "topic": "RAID Level 2 (Bit-Level Striping with Hamming Code)"
                  },
                  {
                    "level": 3,
                    "topic": "RAID Level 3 (Byte-Level Striping with Parity)"
                  },
                  {
                    "level": 3,
                    "topic": "RAID Level 4 (Block-Level Striping with Parity)"
                  },
                  {
                    "level": 3,
                    "topic": "RAID Level 5 (Block-Level Striping with Distributed Parity)"
                  },
                  {
                    "level": 3,
                    "topic": "RAID Level 6 (Block-Level Striping with Double Parity)"
                  },
                  {
                    "level": 3,
                    "topic": "Nested RAID Levels (RAID 10, RAID 50)"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Storage Reliability",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Mean Time Between Failures (MTBF)"
                  },
                  {
                    "level": 3,
                    "topic": "Mean Time To Repair (MTTR)"
                  },
                  {
                    "level": 3,
                    "topic": "Availability Calculation"
                  },
                  {
                    "level": 3,
                    "topic": "Data Redundancy Techniques"
                  },
                  {
                    "level": 3,
                    "topic": "Backup Strategies"
                  },
                  {
                    "level": 3,
                    "topic": "Fault Tolerance Mechanisms"
                  }
                ]
              }
            ]
          },
          {
            "level": 1,
            "domain": "Multiprocessor and Parallel Systems",
            "subdomains": [
              {
                "level": 2,
                "subdomain": "Parallel Architecture Classifications",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Flynn's Taxonomy (SISD, SIMD, MISD, MIMD)"
                  },
                  {
                    "level": 3,
                    "topic": "Single Instruction Single Data (SISD)"
                  },
                  {
                    "level": 3,
                    "topic": "Single Instruction Multiple Data (SIMD)"
                  },
                  {
                    "level": 3,
                    "topic": "Multiple Instruction Multiple Data (MIMD)"
                  },
                  {
                    "level": 3,
                    "topic": "Vector Processors"
                  },
                  {
                    "level": 3,
                    "topic": "Array Processors"
                  },
                  {
                    "level": 3,
                    "topic": "Data Parallelism vs Task Parallelism"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Shared Memory Multiprocessors",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Uniform Memory Access (UMA)"
                  },
                  {
                    "level": 3,
                    "topic": "Non-Uniform Memory Access (NUMA)"
                  },
                  {
                    "level": 3,
                    "topic": "Symmetric Multiprocessing (SMP)"
                  },
                  {
                    "level": 3,
                    "topic": "Cache Coherence Problem"
                  },
                  {
                    "level": 3,
                    "topic": "Snooping Protocols"
                  },
                  {
                    "level": 3,
                    "topic": "Directory-Based Protocols"
                  },
                  {
                    "level": 3,
                    "topic": "MESI Cache Coherence Protocol"
                  },
                  {
                    "level": 3,
                    "topic": "Memory Consistency Models"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Distributed Memory Multiprocessors",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Message Passing Architecture"
                  },
                  {
                    "level": 3,
                    "topic": "Cluster Computing"
                  },
                  {
                    "level": 3,
                    "topic": "Interconnection Networks"
                  },
                  {
                    "level": 3,
                    "topic": "Network Topology (Mesh, Torus, Hypercube)"
                  },
                  {
                    "level": 3,
                    "topic": "Routing Algorithms"
                  },
                  {
                    "level": 3,
                    "topic": "Latency and Bandwidth Trade-offs"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Multithreading",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Hardware Multithreading"
                  },
                  {
                    "level": 3,
                    "topic": "Fine-Grained Multithreading"
                  },
                  {
                    "level": 3,
                    "topic": "Coarse-Grained Multithreading"
                  },
                  {
                    "level": 3,
                    "topic": "Simultaneous Multithreading (SMT)"
                  },
                  {
                    "level": 3,
                    "topic": "Hyper-Threading Technology"
                  },
                  {
                    "level": 3,
                    "topic": "Thread-Level Parallelism (TLP)"
                  },
                  {
                    "level": 3,
                    "topic": "Context Switching Overhead"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Synchronization Mechanisms",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Atomic Operations"
                  },
                  {
                    "level": 3,
                    "topic": "Test-and-Set Instruction"
                  },
                  {
                    "level": 3,
                    "topic": "Compare-and-Swap Instruction"
                  },
                  {
                    "level": 3,
                    "topic": "Load-Linked and Store-Conditional"
                  },
                  {
                    "level": 3,
                    "topic": "Locks and Mutexes"
                  },
                  {
                    "level": 3,
                    "topic": "Semaphores"
                  },
                  {
                    "level": 3,
                    "topic": "Barriers and Spinlocks"
                  },
                  {
                    "level": 3,
                    "topic": "Memory Fences"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "GPU and Accelerator Architectures",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Graphics Processing Unit (GPU) Architecture"
                  },
                  {
                    "level": 3,
                    "topic": "CUDA Programming Model"
                  },
                  {
                    "level": 3,
                    "topic": "GPU Memory Hierarchy"
                  },
                  {
                    "level": 3,
                    "topic": "Streaming Multiprocessors"
                  },
                  {
                    "level": 3,
                    "topic": "Warp Execution"
                  },
                  {
                    "level": 3,
                    "topic": "GPU vs CPU Performance"
                  },
                  {
                    "level": 3,
                    "topic": "Heterogeneous Computing"
                  }
                ]
              }
            ]
          },
          {
            "level": 1,
            "domain": "Performance Analysis and Optimization",
            "subdomains": [
              {
                "level": 2,
                "subdomain": "Performance Metrics",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Execution Time and Response Time"
                  },
                  {
                    "level": 3,
                    "topic": "Throughput and Bandwidth"
                  },
                  {
                    "level": 3,
                    "topic": "Clock Cycles per Instruction (CPI)"
                  },
                  {
                    "level": 3,
                    "topic": "Instructions per Cycle (IPC)"
                  },
                  {
                    "level": 3,
                    "topic": "Million Instructions per Second (MIPS)"
                  },
                  {
                    "level": 3,
                    "topic": "Floating-Point Operations per Second (FLOPS)"
                  },
                  {
                    "level": 3,
                    "topic": "CPU Time Equation"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Benchmarking",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Benchmark Suites (SPEC, TPC)"
                  },
                  {
                    "level": 3,
                    "topic": "Synthetic Benchmarks"
                  },
                  {
                    "level": 3,
                    "topic": "Application Benchmarks"
                  },
                  {
                    "level": 3,
                    "topic": "Microbenchmarks"
                  },
                  {
                    "level": 3,
                    "topic": "Workload Characterization"
                  },
                  {
                    "level": 3,
                    "topic": "Benchmark Interpretation and Pitfalls"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Amdahl's Law and Speedup",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Amdahl's Law Formulation"
                  },
                  {
                    "level": 3,
                    "topic": "Speedup Calculation"
                  },
                  {
                    "level": 3,
                    "topic": "Parallel Portion and Sequential Portion"
                  },
                  {
                    "level": 3,
                    "topic": "Scalability Limits"
                  },
                  {
                    "level": 3,
                    "topic": "Gustafson's Law"
                  },
                  {
                    "level": 3,
                    "topic": "Strong vs Weak Scaling"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Performance Optimization Techniques",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Code Optimization (Loop Unrolling, Inlining)"
                  },
                  {
                    "level": 3,
                    "topic": "Compiler Optimization Levels"
                  },
                  {
                    "level": 3,
                    "topic": "Data Cache Optimization"
                  },
                  {
                    "level": 3,
                    "topic": "Instruction Cache Optimization"
                  },
                  {
                    "level": 3,
                    "topic": "Branch Prediction Optimization"
                  },
                  {
                    "level": 3,
                    "topic": "Memory Access Pattern Optimization"
                  },
                  {
                    "level": 3,
                    "topic": "Prefetching Techniques"
                  }
                ]
              },
              {
                "level": 2,
                "subdomain": "Power and Energy Efficiency",
                "topics": [
                  {
                    "level": 3,
                    "topic": "Power Consumption Components (Dynamic and Static)"
                  },
                  {
                    "level": 3,
                    "topic": "Dynamic Voltage and Frequency Scaling (DVFS)"
                  },
                  {
                    "level": 3,
                    "topic": "Clock Gating"
                  },
                  {
                    "level": 3,
                    "topic": "Power Gating"
                  },
                  {
                    "level": 3,
                    "topic": "Thermal Design Power (TDP)"
                  },
                  {
                    "level": 3,
                    "topic": "Energy-Performance Trade-offs"
                  },
                  {
                    "level": 3,
                    "topic": "Green Computing Principles"
                  }
                ]
              }
            ]
          }
        ]
      }
    },
    {
      "subdomain_title": "Digital Logic Design",
      "processed_at": "2025-12-29T15:02:43.005913",
      "result": {
        "subdomain_title": "Digital Logic Design",
        "curriculum_type": "software-engineering",
        "topic_root": "Digital Logic Design",
        "topic_root_citation": "https://ocw.mit.edu/courses/6-111-introductory-digital-systems-laboratory-fall-2002/pages/syllabus/",
        "detailed_hierarchy": [
          {
            "domain": "Number Systems and Data Representation",
            "subdomains": [
              {
                "subdomain": "Number Systems",
                "atomic_topics": [
                  "Decimal Number System",
                  "Binary Number System",
                  "Octal Number System",
                  "Hexadecimal Number System",
                  "Positional and Non-Positional Number Systems"
                ]
              },
              {
                "subdomain": "Number Base Conversions",
                "atomic_topics": [
                  "Binary to Decimal Conversion",
                  "Decimal to Binary Conversion",
                  "Binary to Octal Conversion",
                  "Octal to Binary Conversion",
                  "Binary to Hexadecimal Conversion",
                  "Hexadecimal to Binary Conversion",
                  "General Base Conversion Methods"
                ]
              },
              {
                "subdomain": "Binary Arithmetic",
                "atomic_topics": [
                  "Binary Addition",
                  "Binary Subtraction",
                  "Binary Multiplication",
                  "Binary Division",
                  "Overflow Detection"
                ]
              },
              {
                "subdomain": "Signed Number Representation",
                "atomic_topics": [
                  "Sign-Magnitude Representation",
                  "1's Complement Representation",
                  "2's Complement Representation",
                  "Offset Binary Representation",
                  "Signed Arithmetic Operations"
                ]
              },
              {
                "subdomain": "Binary Codes",
                "atomic_topics": [
                  "Binary Coded Decimal (BCD)",
                  "Excess-3 Code",
                  "Gray Code",
                  "Weighted Codes (8421, 2421, 5211)",
                  "Alphanumeric Codes (ASCII, EBCDIC)",
                  "Error Detection Codes (Parity)",
                  "Error Correction Codes (Hamming Code)"
                ]
              },
              {
                "subdomain": "Floating Point Representation",
                "atomic_topics": [
                  "IEEE 754 Standard",
                  "Single Precision Format",
                  "Double Precision Format",
                  "Normalized and Denormalized Numbers",
                  "Special Values (NaN, Infinity)"
                ]
              }
            ]
          },
          {
            "domain": "Boolean Algebra and Logic Functions",
            "subdomains": [
              {
                "subdomain": "Boolean Algebra Fundamentals",
                "atomic_topics": [
                  "Boolean Variables and Operations",
                  "Axiomatic Definition of Boolean Algebra",
                  "Huntington Postulates",
                  "Duality Principle",
                  "Boolean Functions and Truth Tables"
                ]
              },
              {
                "subdomain": "Boolean Theorems and Properties",
                "atomic_topics": [
                  "Identity Laws",
                  "Null (Dominance) Laws",
                  "Idempotent Laws",
                  "Inverse (Complement) Laws",
                  "Commutative Laws",
                  "Associative Laws",
                  "Distributive Laws",
                  "Absorption Laws",
                  "De Morgan's Theorems",
                  "Consensus Theorem"
                ]
              },
              {
                "subdomain": "Boolean Function Representation",
                "atomic_topics": [
                  "Sum of Products (SOP)",
                  "Product of Sums (POS)",
                  "Minterms and Maxterms",
                  "Canonical SOP Form",
                  "Canonical POS Form",
                  "Standard Forms",
                  "Function Conversion Methods"
                ]
              },
              {
                "subdomain": "Boolean Function Minimization",
                "atomic_topics": [
                  "Algebraic Manipulation",
                  "Karnaugh Maps (K-Maps)",
                  "Two-Variable K-Maps",
                  "Three-Variable K-Maps",
                  "Four-Variable K-Maps",
                  "Five-Variable K-Maps",
                  "Don't Care Conditions",
                  "Quine-McCluskey Method",
                  "Prime Implicants and Essential Prime Implicants"
                ]
              },
              {
                "subdomain": "Multi-Level Logic Optimization",
                "atomic_topics": [
                  "Factoring and Decomposition",
                  "Extraction and Substitution",
                  "Technology Mapping",
                  "Logic Synthesis Algorithms"
                ]
              }
            ]
          },
          {
            "domain": "Digital Logic Gates",
            "subdomains": [
              {
                "subdomain": "Basic Logic Gates",
                "atomic_topics": [
                  "AND Gate",
                  "OR Gate",
                  "NOT Gate (Inverter)",
                  "Buffer",
                  "Logic Gate Symbols and Truth Tables",
                  "Gate Propagation Delay"
                ]
              },
              {
                "subdomain": "Universal Gates",
                "atomic_topics": [
                  "NAND Gate",
                  "NOR Gate",
                  "Universal Gate Properties",
                  "NAND-NAND Implementation",
                  "NOR-NOR Implementation"
                ]
              },
              {
                "subdomain": "Exclusive Logic Gates",
                "atomic_topics": [
                  "XOR (Exclusive OR) Gate",
                  "XNOR (Exclusive NOR) Gate",
                  "XOR Properties and Applications",
                  "Parity Generation using XOR",
                  "Comparator Circuits using XOR"
                ]
              },
              {
                "subdomain": "Gate-Level Implementation",
                "atomic_topics": [
                  "Two-Level Logic Implementation",
                  "Multi-Level Logic Implementation",
                  "NAND-Only Implementation",
                  "NOR-Only Implementation",
                  "AND-OR-INVERT Implementation",
                  "OR-AND-INVERT Implementation"
                ]
              },
              {
                "subdomain": "Logic Families and Characteristics",
                "atomic_topics": [
                  "TTL (Transistor-Transistor Logic)",
                  "CMOS (Complementary Metal-Oxide-Semiconductor)",
                  "ECL (Emitter-Coupled Logic)",
                  "NMOS and PMOS Technology",
                  "RTL, DTL, and HTL Families",
                  "Noise Margins",
                  "Fan-In and Fan-Out",
                  "Power Dissipation",
                  "Propagation Delay",
                  "Speed-Power Product"
                ]
              },
              {
                "subdomain": "Tri-State and Open-Collector Gates",
                "atomic_topics": [
                  "Tri-State Logic Buffers",
                  "Tri-State Gate Applications",
                  "Open-Collector Gates",
                  "Wired-AND Configuration",
                  "Bus Systems using Tri-State Logic"
                ]
              }
            ]
          },
          {
            "domain": "Combinational Logic Circuits",
            "subdomains": [
              {
                "subdomain": "Combinational Circuit Analysis and Design",
                "atomic_topics": [
                  "Combinational Circuit Definition",
                  "Analysis Procedure",
                  "Design Procedure",
                  "Problem Formulation",
                  "Circuit Optimization Techniques"
                ]
              },
              {
                "subdomain": "Arithmetic Circuits",
                "atomic_topics": [
                  "Half Adder",
                  "Full Adder",
                  "Ripple Carry Adder",
                  "Carry Look-Ahead Adder",
                  "Carry Select Adder",
                  "Carry Save Adder",
                  "Half Subtractor",
                  "Full Subtractor",
                  "Adder-Subtractor Circuit",
                  "BCD Adder",
                  "Binary Multiplier",
                  "Booth's Multiplication Algorithm",
                  "Array Multiplier",
                  "Binary Divider"
                ]
              },
              {
                "subdomain": "Code Converters",
                "atomic_topics": [
                  "Binary to Gray Code Converter",
                  "Gray to Binary Code Converter",
                  "Binary to BCD Converter",
                  "BCD to Binary Converter",
                  "BCD to Excess-3 Converter",
                  "Excess-3 to BCD Converter",
                  "Seven-Segment Display Decoder"
                ]
              },
              {
                "subdomain": "Comparators",
                "atomic_topics": [
                  "1-Bit Magnitude Comparator",
                  "2-Bit Magnitude Comparator",
                  "4-Bit Magnitude Comparator",
                  "Cascading Comparators",
                  "Equality Detector"
                ]
              },
              {
                "subdomain": "Encoders and Decoders",
                "atomic_topics": [
                  "Binary Encoder",
                  "Priority Encoder",
                  "Decimal to BCD Encoder",
                  "Octal to Binary Encoder",
                  "Binary Decoder",
                  "BCD to Decimal Decoder",
                  "BCD to Seven-Segment Decoder",
                  "Decoder Applications in Memory"
                ]
              },
              {
                "subdomain": "Multiplexers and Demultiplexers",
                "atomic_topics": [
                  "2-to-1 Multiplexer",
                  "4-to-1 Multiplexer",
                  "8-to-1 Multiplexer",
                  "Cascading Multiplexers",
                  "Multiplexer as Universal Logic Module",
                  "Function Implementation using Multiplexers",
                  "1-to-2 Demultiplexer",
                  "1-to-4 Demultiplexer",
                  "1-to-8 Demultiplexer",
                  "Demultiplexer Applications"
                ]
              },
              {
                "subdomain": "Parity Generators and Checkers",
                "atomic_topics": [
                  "Even Parity Generator",
                  "Odd Parity Generator",
                  "Even Parity Checker",
                  "Odd Parity Checker",
                  "Error Detection Circuits"
                ]
              }
            ]
          },
          {
            "domain": "Sequential Logic Circuits",
            "subdomains": [
              {
                "subdomain": "Sequential Circuit Fundamentals",
                "atomic_topics": [
                  "Combinational vs Sequential Circuits",
                  "Synchronous vs Asynchronous Sequential Circuits",
                  "State and State Variables",
                  "Clock Signals and Timing",
                  "Setup Time and Hold Time",
                  "Clock Skew and Clock Jitter"
                ]
              },
              {
                "subdomain": "Latches",
                "atomic_topics": [
                  "SR Latch (NAND and NOR)",
                  "S'R' Latch",
                  "Gated SR Latch",
                  "D Latch (Transparent Latch)",
                  "Latch Timing Characteristics",
                  "Latch Applications"
                ]
              },
              {
                "subdomain": "Flip-Flops",
                "atomic_topics": [
                  "SR Flip-Flop",
                  "JK Flip-Flop",
                  "D Flip-Flop",
                  "T Flip-Flop",
                  "Master-Slave Flip-Flop",
                  "Edge-Triggered Flip-Flops",
                  "Positive Edge-Triggered vs Negative Edge-Triggered",
                  "Flip-Flop Excitation Tables",
                  "Flip-Flop Conversion"
                ]
              },
              {
                "subdomain": "Triggering Mechanisms",
                "atomic_topics": [
                  "Level Triggering",
                  "Edge Triggering",
                  "Pulse Triggering",
                  "Master-Slave Triggering",
                  "Data Lockout Characteristics"
                ]
              },
              {
                "subdomain": "Registers",
                "atomic_topics": [
                  "Parallel Load Register",
                  "Shift Register",
                  "Serial-In Serial-Out (SISO) Shift Register",
                  "Serial-In Parallel-Out (SIPO) Shift Register",
                  "Parallel-In Serial-Out (PISO) Shift Register",
                  "Parallel-In Parallel-Out (PIPO) Shift Register",
                  "Bidirectional Shift Register",
                  "Universal Shift Register",
                  "Ring Counter",
                  "Johnson Counter (Twisted Ring Counter)",
                  "Register Applications"
                ]
              },
              {
                "subdomain": "Counters",
                "atomic_topics": [
                  "Asynchronous (Ripple) Counters",
                  "Synchronous Counters",
                  "Up Counter",
                  "Down Counter",
                  "Up-Down Counter",
                  "Modulo-N Counters",
                  "BCD Counter (Decade Counter)",
                  "Binary Counter",
                  "Counter with Parallel Load",
                  "Counter Design using Flip-Flops",
                  "Counter Applications and Timing Circuits"
                ]
              },
              {
                "subdomain": "Synchronous Sequential Circuit Design",
                "atomic_topics": [
                  "State Diagrams",
                  "State Tables",
                  "State Equations",
                  "State Minimization",
                  "State Assignment",
                  "Flip-Flop Input Equations",
                  "Output Equations",
                  "Sequential Circuit Analysis",
                  "Sequential Circuit Synthesis"
                ]
              },
              {
                "subdomain": "Finite State Machines (FSM)",
                "atomic_topics": [
                  "Moore Machine",
                  "Mealy Machine",
                  "Moore vs Mealy Comparison",
                  "FSM State Reduction",
                  "FSM State Assignment Methods",
                  "FSM Implementation using Flip-Flops",
                  "FSM Design Examples",
                  "Sequence Detectors",
                  "Pattern Recognition Circuits"
                ]
              },
              {
                "subdomain": "Asynchronous Sequential Circuits",
                "atomic_topics": [
                  "Fundamental Mode Operation",
                  "Flow Tables",
                  "Race Conditions",
                  "Critical Races",
                  "Non-Critical Races",
                  "Race-Free State Assignment",
                  "Cycles and Hazards",
                  "Static Hazards",
                  "Dynamic Hazards",
                  "Essential Hazards",
                  "Hazard Elimination Techniques"
                ]
              },
              {
                "subdomain": "Timing and Synchronization",
                "atomic_topics": [
                  "Clock Distribution",
                  "Clock Synchronization",
                  "Metastability",
                  "Synchronizer Design",
                  "Handshaking Protocols",
                  "Asynchronous Data Transfer",
                  "Clock Domain Crossing"
                ]
              }
            ]
          },
          {
            "domain": "Memory and Storage Systems",
            "subdomains": [
              {
                "subdomain": "Memory Fundamentals",
                "atomic_topics": [
                  "Memory Organization",
                  "Memory Capacity and Word Size",
                  "Address Bus and Data Bus",
                  "Memory Read and Write Operations",
                  "Memory Access Time",
                  "Memory Cycle Time"
                ]
              },
              {
                "subdomain": "Random Access Memory (RAM)",
                "atomic_topics": [
                  "Static RAM (SRAM)",
                  "SRAM Cell Structure",
                  "Dynamic RAM (DRAM)",
                  "DRAM Cell Structure",
                  "DRAM Refresh Mechanism",
                  "Synchronous DRAM (SDRAM)",
                  "DDR SDRAM Variants",
                  "RAM Timing Diagrams"
                ]
              },
              {
                "subdomain": "Read-Only Memory (ROM)",
                "atomic_topics": [
                  "Mask-Programmed ROM",
                  "Programmable ROM (PROM)",
                  "Erasable PROM (EPROM)",
                  "Electrically Erasable PROM (EEPROM)",
                  "Flash Memory",
                  "ROM Applications in Logic Implementation"
                ]
              },
              {
                "subdomain": "Memory Decoding",
                "atomic_topics": [
                  "Address Decoding Techniques",
                  "Linear Decoding",
                  "Full Address Decoding",
                  "Partial Address Decoding",
                  "Memory Address Map",
                  "Decoder ICs for Memory Selection"
                ]
              },
              {
                "subdomain": "Memory Hierarchy",
                "atomic_topics": [
                  "Cache Memory",
                  "Cache Mapping Techniques",
                  "Direct Mapped Cache",
                  "Fully Associative Cache",
                  "Set-Associative Cache",
                  "Cache Replacement Policies",
                  "Write-Through vs Write-Back",
                  "Memory Hierarchy Levels"
                ]
              },
              {
                "subdomain": "Content Addressable Memory (CAM)",
                "atomic_topics": [
                  "CAM Architecture",
                  "CAM Operations",
                  "CAM Applications"
                ]
              }
            ]
          },
          {
            "domain": "Programmable Logic Devices",
            "subdomains": [
              {
                "subdomain": "Programmable Logic Array (PLA)",
                "atomic_topics": [
                  "PLA Structure",
                  "PLA Programming",
                  "Function Implementation using PLA",
                  "PLA Optimization"
                ]
              },
              {
                "subdomain": "Programmable Array Logic (PAL)",
                "atomic_topics": [
                  "PAL Structure",
                  "PAL vs PLA Comparison",
                  "PAL Programming",
                  "Function Implementation using PAL"
                ]
              },
              {
                "subdomain": "Complex Programmable Logic Device (CPLD)",
                "atomic_topics": [
                  "CPLD Architecture",
                  "Logic Blocks and Interconnects",
                  "CPLD Programming",
                  "CPLD Applications"
                ]
              },
              {
                "subdomain": "Field Programmable Gate Array (FPGA)",
                "atomic_topics": [
                  "FPGA Architecture",
                  "Configurable Logic Blocks (CLB)",
                  "Look-Up Tables (LUT)",
                  "Routing Resources",
                  "I/O Blocks",
                  "FPGA Configuration Methods",
                  "SRAM-Based vs Antifuse FPGA",
                  "FPGA Design Flow"
                ]
              },
              {
                "subdomain": "Programmable Logic Device Applications",
                "atomic_topics": [
                  "Combinational Circuit Implementation",
                  "Sequential Circuit Implementation",
                  "State Machine Implementation",
                  "Prototyping and Rapid Development"
                ]
              }
            ]
          },
          {
            "domain": "Hardware Description Languages (HDL)",
            "subdomains": [
              {
                "subdomain": "VHDL Fundamentals",
                "atomic_topics": [
                  "VHDL Syntax and Structure",
                  "Entity Declaration",
                  "Architecture Body",
                  "Data Types and Objects",
                  "Operators",
                  "Concurrent Statements",
                  "Sequential Statements",
                  "Process Statement",
                  "Signal Assignment"
                ]
              },
              {
                "subdomain": "Verilog Fundamentals",
                "atomic_topics": [
                  "Verilog Syntax and Structure",
                  "Module Declaration",
                  "Data Types and Net Types",
                  "Operators",
                  "Continuous Assignment",
                  "Procedural Blocks (always, initial)",
                  "Blocking vs Non-Blocking Assignment",
                  "Behavioral Modeling"
                ]
              },
              {
                "subdomain": "HDL Modeling Techniques",
                "atomic_topics": [
                  "Structural Modeling",
                  "Dataflow Modeling",
                  "Behavioral Modeling",
                  "Mixed-Level Modeling",
                  "Testbench Development"
                ]
              },
              {
                "subdomain": "HDL Simulation and Synthesis",
                "atomic_topics": [
                  "Simulation Concepts",
                  "Timing Simulation",
                  "Functional Simulation",
                  "Logic Synthesis",
                  "Technology Mapping",
                  "Synthesis Constraints"
                ]
              }
            ]
          },
          {
            "domain": "Data Conversion and Interface Circuits",
            "subdomains": [
              {
                "subdomain": "Digital-to-Analog Converters (DAC)",
                "atomic_topics": [
                  "DAC Principles",
                  "Weighted Resistor DAC",
                  "R-2R Ladder DAC",
                  "Binary Weighted DAC",
                  "DAC Specifications (Resolution, Accuracy, Settling Time)",
                  "DAC Applications"
                ]
              },
              {
                "subdomain": "Analog-to-Digital Converters (ADC)",
                "atomic_topics": [
                  "ADC Principles",
                  "Sampling and Quantization",
                  "Flash ADC (Parallel ADC)",
                  "Successive Approximation ADC",
                  "Dual Slope ADC",
                  "Single Slope ADC",
                  "Counter-Type ADC",
                  "Sigma-Delta ADC",
                  "ADC Specifications (Resolution, Conversion Time, Quantization Error)",
                  "ADC Applications"
                ]
              },
              {
                "subdomain": "Sample and Hold Circuits",
                "atomic_topics": [
                  "Sample and Hold Operation",
                  "Aperture Time",
                  "Droop Rate",
                  "Sample and Hold Applications"
                ]
              }
            ]
          },
          {
            "domain": "Computer Organization and Architecture",
            "subdomains": [
              {
                "subdomain": "Instruction Set Architecture (ISA)",
                "atomic_topics": [
                  "Instruction Formats",
                  "Addressing Modes",
                  "Instruction Types",
                  "RISC vs CISC",
                  "Assembly Language Programming"
                ]
              },
              {
                "subdomain": "Processor Design",
                "atomic_topics": [
                  "Control Unit Design",
                  "Hardwired Control",
                  "Microprogrammed Control",
                  "Microcode",
                  "Control Word Generation",
                  "Single-Cycle Processor",
                  "Multi-Cycle Processor",
                  "Pipelined Processor",
                  "Pipeline Hazards",
                  "Hazard Detection and Resolution"
                ]
              },
              {
                "subdomain": "Datapath Design",
                "atomic_topics": [
                  "Arithmetic Logic Unit (ALU)",
                  "Register File",
                  "Program Counter (PC)",
                  "Instruction Register",
                  "Control and Datapath Partitioning",
                  "Datapath Components and Connections"
                ]
              },
              {
                "subdomain": "Input/Output Systems",
                "atomic_topics": [
                  "I/O Interfacing",
                  "Memory-Mapped I/O",
                  "Isolated I/O",
                  "Interrupt Handling",
                  "Direct Memory Access (DMA)",
                  "I/O Controllers"
                ]
              }
            ]
          },
          {
            "domain": "Fault Diagnosis and Testing",
            "subdomains": [
              {
                "subdomain": "Fault Models",
                "atomic_topics": [
                  "Stuck-At Faults",
                  "Bridging Faults",
                  "Delay Faults",
                  "Transistor-Level Faults",
                  "Fault Coverage"
                ]
              },
              {
                "subdomain": "Testing Techniques",
                "atomic_topics": [
                  "Combinational Circuit Testing",
                  "Sequential Circuit Testing",
                  "Path Sensitization",
                  "Test Pattern Generation",
                  "Automatic Test Pattern Generation (ATPG)",
                  "Built-In Self-Test (BIST)",
                  "Boundary Scan Testing (JTAG)",
                  "Scan Chain Design"
                ]
              },
              {
                "subdomain": "Design for Testability (DFT)",
                "atomic_topics": [
                  "Controllability and Observability",
                  "Scan Design",
                  "Partial Scan",
                  "Full Scan",
                  "Test Point Insertion",
                  "DFT Guidelines"
                ]
              }
            ]
          },
          {
            "domain": "Advanced Digital Design Topics",
            "subdomains": [
              {
                "subdomain": "Low-Power Design",
                "atomic_topics": [
                  "Power Dissipation Sources",
                  "Static Power Dissipation",
                  "Dynamic Power Dissipation",
                  "Clock Gating",
                  "Power Gating",
                  "Voltage Scaling",
                  "Low-Power Design Techniques"
                ]
              },
              {
                "subdomain": "High-Speed Design",
                "atomic_topics": [
                  "Timing Constraints",
                  "Critical Path Analysis",
                  "Pipelining Techniques",
                  "Retiming",
                  "Parallel Processing",
                  "Performance Optimization"
                ]
              },
              {
                "subdomain": "Instrumentation and Interfacing",
                "atomic_topics": [
                  "Signal Conditioning",
                  "Level Shifters",
                  "Bus Interfaces",
                  "Serial Communication (UART, SPI, I2C)",
                  "Parallel Communication",
                  "Oscilloscope and Logic Analyzer Usage"
                ]
              },
              {
                "subdomain": "System Design Methodology",
                "atomic_topics": [
                  "Top-Down Design",
                  "Bottom-Up Design",
                  "Hierarchical Design",
                  "Modular Design",
                  "Design Verification",
                  "Simulation and Testing",
                  "Documentation and Reporting"
                ]
              }
            ]
          }
        ]
      }
    },
    {
      "subdomain_title": "I/O Systems",
      "processed_at": "2025-12-29T15:02:35.844905",
      "result": {
        "subdomain_title": "I/O Systems",
        "curriculum_type": "software-engineering",
        "topic_root": "I/O Systems",
        "topic_root_citation": "https://www.cs.uic.edu/~jbell/CourseNotes/OperatingSystems/13_IOSystems.html",
        "detailed_hierarchy": [
          {
            "domain": "I/O Hardware Architecture",
            "subdomains": [
              {
                "subdomain": "System Interconnects",
                "topics": [
                  "Memory Bus",
                  "General I/O Bus (PCI/PCIe)",
                  "Peripheral Bus (SCSI/SATA/USB)",
                  "Bus Hierarchies and Physics",
                  "Point-to-Point Interconnects",
                  "Direct Media Interface (DMI)",
                  "Bus Arbitration",
                  "Daisy-Chain Architecture"
                ]
              },
              {
                "subdomain": "Device Components",
                "topics": [
                  "Ports",
                  "Controllers and Host Adapters",
                  "Device Registers (Data-in, Data-out, Status, Control)",
                  "Microcontrollers",
                  "Device Memory",
                  "Firmware and Embedded Software"
                ]
              },
              {
                "subdomain": "I/O Addressing",
                "topics": [
                  "Direct I/O Instructions",
                  "Memory-Mapped I/O (MMIO)",
                  "Port-Mapped I/O",
                  "I/O Address Space",
                  "Privileged I/O Instructions"
                ]
              },
              {
                "subdomain": "Storage Device Architecture",
                "topics": [
                  "Hard Disk Drive (HDD) Components",
                  "Platters and Spindles",
                  "Tracks and Sectors",
                  "Disk Arm and Head",
                  "Cylinders",
                  "Solid-State Drives (SSDs)",
                  "Flash-Based Storage"
                ]
              }
            ]
          },
          {
            "domain": "I/O Communication Methods",
            "subdomains": [
              {
                "subdomain": "Polling",
                "topics": [
                  "Busy-Wait Cycle",
                  "Status Register Polling",
                  "Handshaking Protocol",
                  "Busy Bit and Command-Ready Bit",
                  "Polling Efficiency Trade-offs",
                  "NAPI (Network API) Polling"
                ]
              },
              {
                "subdomain": "Interrupt-Driven I/O",
                "topics": [
                  "Interrupt Request Lines",
                  "Interrupt Handlers",
                  "Interrupt Vector and Dispatch Table",
                  "Interrupt Chaining",
                  "Maskable vs. Non-Maskable Interrupts",
                  "Interrupt Priority Levels",
                  "Context Switching on Interrupts",
                  "Interrupt Service Routines (ISR)",
                  "Top Half and Bottom Half Processing",
                  "Interrupt Coalescing"
                ]
              },
              {
                "subdomain": "Direct Memory Access (DMA)",
                "topics": [
                  "DMA Controller",
                  "Bus Mastering",
                  "Cycle Stealing",
                  "DMA Command Blocks",
                  "Source and Destination Addressing",
                  "Byte Count and Transfer Size",
                  "Direct Virtual Memory Access (DVMA)",
                  "Scatter-Gather DMA",
                  "DMA Transfer Completion"
                ]
              },
              {
                "subdomain": "Programmed I/O (PIO)",
                "topics": [
                  "CPU-Controlled Data Transfer",
                  "PIO vs DMA Trade-offs",
                  "PIO for Small Transfers"
                ]
              }
            ]
          },
          {
            "domain": "Device Drivers",
            "subdomains": [
              {
                "subdomain": "Driver Architecture",
                "topics": [
                  "Device-Specific Implementation",
                  "Uniform Device Interface",
                  "Driver Encapsulation",
                  "Kernel-Mode vs User-Mode Drivers",
                  "Loadable Kernel Modules",
                  "Driver Registration"
                ]
              },
              {
                "subdomain": "Driver Operations",
                "topics": [
                  "Device Initialization",
                  "Command Execution",
                  "Status Monitoring",
                  "Error Detection and Reporting",
                  "Driver State Management",
                  "Device Power Management"
                ]
              },
              {
                "subdomain": "Driver Categories",
                "topics": [
                  "Block Device Drivers",
                  "Character Device Drivers",
                  "Network Device Drivers",
                  "Graphics Drivers",
                  "USB Drivers",
                  "Storage Drivers"
                ]
              }
            ]
          },
          {
            "domain": "Application I/O Interface",
            "subdomains": [
              {
                "subdomain": "I/O Device Characteristics",
                "topics": [
                  "Data Transfer Mode (Character vs Block)",
                  "Access Method (Sequential vs Random)",
                  "Transfer Schedule (Synchronous vs Asynchronous)",
                  "Sharing Model (Dedicated vs Sharable)",
                  "I/O Direction (Read/Write/Both)",
                  "Device Speed Classes"
                ]
              },
              {
                "subdomain": "Block Devices",
                "topics": [
                  "Block Read Operations",
                  "Block Write Operations",
                  "Seek Operations",
                  "Raw I/O Access",
                  "Direct I/O",
                  "File System Access",
                  "Memory-Mapped File Access"
                ]
              },
              {
                "subdomain": "Character Devices",
                "topics": [
                  "Stream-Based I/O",
                  "Get and Put Operations",
                  "Line Editing",
                  "Terminal I/O",
                  "Serial Communication"
                ]
              },
              {
                "subdomain": "Network Devices",
                "topics": [
                  "Socket Interface",
                  "Select System Call",
                  "Protocol Independence",
                  "Network I/O Operations"
                ]
              },
              {
                "subdomain": "Clocks and Timers",
                "topics": [
                  "System Clock",
                  "Current Time Retrieval",
                  "Elapsed Time Measurement",
                  "Programmable Interval Timer (PIT)",
                  "Timer Interrupts",
                  "High-Resolution Timers"
                ]
              },
              {
                "subdomain": "I/O Operation Modes",
                "topics": [
                  "Blocking I/O",
                  "Non-Blocking I/O",
                  "Asynchronous I/O (AIO)",
                  "Vectored I/O (Scatter-Gather)",
                  "readv and writev System Calls",
                  "I/O Completion Notifications",
                  "Callbacks and Signals"
                ]
              },
              {
                "subdomain": "Special I/O Interfaces",
                "topics": [
                  "ioctl System Call",
                  "Device-Specific Commands",
                  "Escape Mechanisms",
                  "fcntl Operations"
                ]
              }
            ]
          },
          {
            "domain": "Kernel I/O Subsystem",
            "subdomains": [
              {
                "subdomain": "I/O Scheduling",
                "topics": [
                  "Per-Device Request Queues",
                  "I/O Request Ordering",
                  "Fairness Policies",
                  "Quality of Service (QoS)",
                  "Priority-Based Scheduling",
                  "Device-Status Tables"
                ]
              },
              {
                "subdomain": "Buffering",
                "topics": [
                  "Single Buffering",
                  "Double Buffering",
                  "Circular Buffering",
                  "Buffer Pools",
                  "Speed Mismatch Handling",
                  "Transfer Size Adaptation",
                  "Copy Semantics",
                  "Zero-Copy Techniques"
                ]
              },
              {
                "subdomain": "Caching",
                "topics": [
                  "Buffer Cache",
                  "Page Cache",
                  "Cache Coherence",
                  "Write-Through Policy",
                  "Write-Back Policy",
                  "Cache Replacement Policies",
                  "Cache Hit/Miss Handling"
                ]
              },
              {
                "subdomain": "Spooling",
                "topics": [
                  "Print Spooling",
                  "Job Queuing",
                  "Spooler Daemon",
                  "Output Management for Non-Interleaved Devices"
                ]
              },
              {
                "subdomain": "Device Allocation",
                "topics": [
                  "Device Reservation",
                  "Exclusive Access Control",
                  "Device Sharing",
                  "Deadlock Prevention in Device Allocation",
                  "Resource Management"
                ]
              },
              {
                "subdomain": "Error Handling",
                "topics": [
                  "Error Detection",
                  "Error Codes and Status",
                  "errno Global Variable",
                  "Retry Mechanisms",
                  "Error Logging",
                  "Failure Rate Tracking",
                  "Transient vs Permanent Errors",
                  "Error 005_005_Recovery Strategies",
                  "Fault Management Architecture (FMA)"
                ]
              },
              {
                "subdomain": "I/O Protection",
                "topics": [
                  "Privileged I/O Instructions",
                  "Kernel Mode Requirements",
                  "Memory Protection for MMIO",
                  "Access Control Lists",
                  "Unauthorized I/O Prevention"
                ]
              },
              {
                "subdomain": "Kernel Data Structures",
                "topics": [
                  "Open File Tables",
                  "Network Connection Tables",
                  "Character Device State Tables",
                  "Device Driver Registry",
                  "I/O Request Tracking",
                  "Object-Oriented I/O Structures"
                ]
              },
              {
                "subdomain": "Naming and Access Control",
                "topics": [
                  "Device Files",
                  "Device Naming (/dev directory)",
                  "Major and Minor Device Numbers",
                  "Mount Tables",
                  "Device Node Creation",
                  "Permission Management"
                ]
              }
            ]
          },
          {
            "domain": "Disk Scheduling Algorithms",
            "subdomains": [
              {
                "subdomain": "Basic Scheduling Algorithms",
                "topics": [
                  "First-Come First-Served (FCFS)",
                  "Shortest Seek Time First (SSTF)",
                  "Shortest Positioning Time First (SPTF)",
                  "Random Scheduling (RSS)",
                  "Last-In First-Out (LIFO)"
                ]
              },
              {
                "subdomain": "Sweep-Based Algorithms",
                "topics": [
                  "SCAN (Elevator Algorithm)",
                  "C-SCAN (Circular SCAN)",
                  "LOOK Algorithm",
                  "C-LOOK Algorithm"
                ]
              },
              {
                "subdomain": "Advanced Scheduling Techniques",
                "topics": [
                  "N-Step SCAN",
                  "F-SCAN (Two-Queue SCAN)",
                  "Anticipatory Scheduling",
                  "Deadline Scheduling",
                  "Completely Fair Queuing (CFQ)"
                ]
              },
              {
                "subdomain": "Disk Performance Metrics",
                "topics": [
                  "Seek Time",
                  "Rotational Latency",
                  "Transfer Time",
                  "Disk Access Time",
                  "Disk Response Time",
                  "Throughput Optimization",
                  "Starvation Prevention"
                ]
              }
            ]
          },
          {
            "domain": "RAID and Storage Systems",
            "subdomains": [
              {
                "subdomain": "RAID Fundamentals",
                "topics": [
                  "Redundant Arrays of Independent Disks Concept",
                  "Performance Gains through Parallelism",
                  "Capacity Aggregation",
                  "Reliability Improvement",
                  "Mirroring",
                  "Striping",
                  "Parity"
                ]
              },
              {
                "subdomain": "RAID Levels",
                "topics": [
                  "RAID 0 (Striping)",
                  "RAID 1 (Mirroring)",
                  "RAID 5 (Distributed Parity)",
                  "RAID 6 (Double Parity)",
                  "RAID 10 (1+0)",
                  "Erasure Coding"
                ]
              },
              {
                "subdomain": "RAID Implementation",
                "topics": [
                  "Hardware RAID",
                  "Software RAID",
                  "RAID Controllers",
                  "Hot Spare Configuration",
                  "Rebuild Process",
                  "RAID Performance Characteristics"
                ]
              },
              {
                "subdomain": "Storage Technologies",
                "topics": [
                  "Hard Disk Drives (HDD)",
                  "Solid-State Drives (SSD)",
                  "Hybrid Storage (SSHD)",
                  "NVMe (Non-Volatile Memory Express)",
                  "Storage Area Networks (SAN)",
                  "Network-Attached Storage (NAS)"
                ]
              }
            ]
          },
          {
            "domain": "I/O Request Lifecycle",
            "subdomains": [
              {
                "subdomain": "Request Processing",
                "topics": [
                  "System Call Entry",
                  "Name Translation",
                  "Device Mapping",
                  "Permission Checking",
                  "Request Queuing",
                  "Driver Invocation"
                ]
              },
              {
                "subdomain": "Data Transfer",
                "topics": [
                  "Buffer Allocation",
                  "Data Copy to Kernel Space",
                  "Physical Device Access",
                  "DMA Setup and Transfer",
                  "Data Copy to User Space",
                  "Completion Notification"
                ]
              },
              {
                "subdomain": "Interrupt Handling in I/O",
                "topics": [
                  "Device Interrupt Generation",
                  "Interrupt Context Saving",
                  "Interrupt Handler Execution",
                  "Process Wake-up",
                  "Context Restoration",
                  "Control Return to User Space"
                ]
              }
            ]
          },
          {
            "domain": "STREAMS Architecture",
            "subdomains": [
              {
                "subdomain": "STREAMS Components",
                "topics": [
                  "Stream Head",
                  "Stream Modules",
                  "Driver End",
                  "Read Queue",
                  "Write Queue"
                ]
              },
              {
                "subdomain": "STREAMS Operations",
                "topics": [
                  "Full-Duplex Communication",
                  "Message Passing",
                  "Flow Control",
                  "Module Push/Pop",
                  "Bi-Directional Pipelines"
                ]
              }
            ]
          },
          {
            "domain": "I/O Performance Optimization",
            "subdomains": [
              {
                "subdomain": "Performance Bottlenecks",
                "topics": [
                  "CPU Overhead",
                  "Context Switch Overhead",
                  "Data Copying Overhead",
                  "Interrupt Frequency",
                  "Bus Contention",
                  "Network Livelock"
                ]
              },
              {
                "subdomain": "Optimization Techniques",
                "topics": [
                  "Reducing Context Switches",
                  "Minimizing Data Copies",
                  "Large Transfer Blocks",
                  "DMA Utilization",
                  "Smart Controllers",
                  "Intelligent Hardware Devices",
                  "Polling for High-Speed Devices",
                  "User-Mode to Kernel Thread Migration",
                  "Front-End Processors",
                  "Terminal Concentrators"
                ]
              },
              {
                "subdomain": "Throughput Balancing",
                "topics": [
                  "CPU Throughput",
                  "Memory Throughput",
                  "Bus Throughput",
                  "I/O Throughput",
                  "System Bottleneck Identification",
                  "Load Balancing"
                ]
              },
              {
                "subdomain": "Concurrency and Parallelism",
                "topics": [
                  "Overlapping Computation and I/O",
                  "Parallel I/O Operations",
                  "Asynchronous Processing",
                  "Multi-Queue Management"
                ]
              }
            ]
          },
          {
            "domain": "Power Management",
            "subdomains": [
              {
                "subdomain": "Device Power States",
                "topics": [
                  "Active State",
                  "Idle State",
                  "Sleep State",
                  "Power Collapse",
                  "Wake Events"
                ]
              },
              {
                "subdomain": "Power Management Standards",
                "topics": [
                  "ACPI (Advanced Configuration and Power Interface)",
                  "Component-Level Power Management",
                  "Device Trees",
                  "Wake Locks",
                  "Dynamic Voltage and Frequency Scaling (DVFS)"
                ]
              },
              {
                "subdomain": "Platform-Specific Power Management",
                "topics": [
                  "Android Power Management",
                  "Mobile Device Power Optimization",
                  "Desktop Power Management",
                  "Server Power Efficiency"
                ]
              }
            ]
          },
          {
            "domain": "I/O Virtualization",
            "subdomains": [
              {
                "subdomain": "Virtual Device Drivers",
                "topics": [
                  "Para-Virtualized Drivers",
                  "Emulated Devices",
                  "Pass-Through Devices",
                  "Virtual I/O Queues"
                ]
              },
              {
                "subdomain": "I/O Memory Management Unit (IOMMU)",
                "topics": [
                  "DMA Remapping",
                  "Device Address Translation",
                  "Interrupt Remapping",
                  "IOMMU Page Tables"
                ]
              },
              {
                "subdomain": "SR-IOV (Single Root I/O Virtualization)",
                "topics": [
                  "Physical Functions (PF)",
                  "Virtual Functions (VF)",
                  "Direct Device Assignment",
                  "Hardware Virtualization Support"
                ]
              }
            ]
          }
        ]
      }
    },
    {
      "subdomain_title": "Memory Systems",
      "processed_at": "2025-12-29T15:02:39.451648",
      "result": {
        "subdomain_title": "Memory Systems",
        "curriculum_type": "software-engineering",
        "topic_root": "Memory Systems",
        "topic_root_citation": "https://people.inf.ethz.ch/omutlu/pub/memory-systems-introduction_computing-handbook14.pdf",
        "detailed_hierarchy": [
          {
            "domain": "Memory Hierarchy",
            "subdomains": [
              {
                "subdomain": "Hierarchy Fundamentals",
                "topics": [
                  "Capacity and Address Space",
                  "Performance Metrics",
                  "Latency and Access Time",
                  "Bandwidth and Throughput",
                  "Cost-Performance Trade-offs",
                  "Volatility and Persistence",
                  "Hierarchy Levels"
                ]
              },
              {
                "subdomain": "Locality Principles",
                "topics": [
                  "Temporal Locality",
                  "Spatial Locality",
                  "Working Set Theory",
                  "Locality-Based Optimization",
                  "Reference Patterns",
                  "Loop Ordering Impact",
                  "Data Structure Layout"
                ]
              },
              {
                "subdomain": "Hierarchy Management",
                "topics": [
                  "Hardware-Managed Levels",
                  "Software-Managed Levels",
                  "Operating System Role",
                  "Compiler Optimization",
                  "Block Transfer Mechanisms",
                  "Hierarchy Coordination",
                  "Multi-Level Interactions"
                ]
              }
            ]
          },
          {
            "domain": "Memory Technologies",
            "subdomains": [
              {
                "subdomain": "Static RAM (SRAM)",
                "topics": [
                  "6-Transistor Cell Design",
                  "Flip-Flop Storage Mechanism",
                  "1D and 2D Cell Arrays",
                  "Read and Write Operations",
                  "Access Time Characteristics",
                  "Power Consumption",
                  "Density Limitations"
                ]
              },
              {
                "subdomain": "Dynamic RAM (DRAM)",
                "topics": [
                  "1-Transistor 1-Capacitor Cell",
                  "Charge Storage and Leakage",
                  "Refresh Requirements",
                  "Row Address Strobe (RAS)",
                  "Column Address Strobe (CAS)",
                  "Address Multiplexing",
                  "Sense Amplifiers and Bitlines"
                ]
              },
              {
                "subdomain": "DRAM Variants",
                "topics": [
                  "SDRAM (Synchronous DRAM)",
                  "DDR SDRAM Generations",
                  "GDDR (Graphics DDR)",
                  "LPDDR (Low-Power DDR)",
                  "HBM (High Bandwidth Memory)",
                  "3D-Stacked Memory",
                  "Through-Silicon Vias (TSV)"
                ]
              },
              {
                "subdomain": "Non-Volatile Memory (NVM)",
                "topics": [
                  "Flash Memory",
                  "Phase-Change Memory (PCM)",
                  "Resistive RAM (ReRAM)",
                  "Magnetoresistive RAM (MRAM)",
                  "Storage-Class Memory (SCM)",
                  "Persistent Memory (PMEM)",
                  "NVDIMM Technology"
                ]
              },
              {
                "subdomain": "Read-Only Memory",
                "topics": [
                  "Mask-Programmed ROM",
                  "PROM (Programmable ROM)",
                  "EPROM (Erasable PROM)",
                  "EEPROM (Electrically Erasable)",
                  "Flash EPROM",
                  "CMOS ROM Implementation",
                  "Programming Methods"
                ]
              }
            ]
          },
          {
            "domain": "Cache Memory",
            "subdomains": [
              {
                "subdomain": "Cache Organization",
                "topics": [
                  "Cache Blocks and Lines",
                  "Tag Memory",
                  "Valid Bits",
                  "Dirty Bits",
                  "Cache Sets",
                  "Indexing Schemes",
                  "Physical vs Virtual Addressing"
                ]
              },
              {
                "subdomain": "Mapping Functions",
                "topics": [
                  "Fully-Associative Mapping",
                  "Direct-Mapped Caches",
                  "Set-Associative Mapping",
                  "N-Way Set Associativity",
                  "Content-Addressable Memory",
                  "Conflict Misses",
                  "Thrashing Prevention"
                ]
              },
              {
                "subdomain": "Replacement Policies",
                "topics": [
                  "Least Recently Used (LRU)",
                  "Least Frequently Used (LFU)",
                  "Random Replacement",
                  "FIFO Replacement",
                  "Pseudo-LRU",
                  "Belady's Optimal Algorithm",
                  "Replacement Policy Counters"
                ]
              },
              {
                "subdomain": "Write Policies",
                "topics": [
                  "Write-Through Strategy",
                  "Write-Back Strategy",
                  "Write-Allocate Policy",
                  "No-Write-Allocate Policy",
                  "Write Buffers",
                  "Store Forwarding",
                  "Write-Miss Handling"
                ]
              },
              {
                "subdomain": "Multi-Level Caches",
                "topics": [
                  "L1 Cache Design",
                  "L2 Cache Design",
                  "L3 Cache Design",
                  "Last-Level Cache (LLC)",
                  "Inclusive Caches",
                  "Exclusive Caches",
                  "Non-Inclusive Caches"
                ]
              },
              {
                "subdomain": "Specialized Caches",
                "topics": [
                  "Instruction Cache (I-Cache)",
                  "Data Cache (D-Cache)",
                  "Unified Caches",
                  "Trace Cache",
                  "Victim Cache",
                  "Micro-Operation Cache",
                  "Translation Lookaside Buffer (TLB)"
                ]
              },
              {
                "subdomain": "Cache Performance",
                "topics": [
                  "Hit Rate and Miss Rate",
                  "Hit Time",
                  "Miss Penalty",
                  "Average Memory Access Time",
                  "Cache Miss Types",
                  "Compulsory Misses",
                  "Capacity Misses"
                ]
              }
            ]
          },
          {
            "domain": "Main Memory Organization",
            "subdomains": [
              {
                "subdomain": "Memory Architecture",
                "topics": [
                  "Memory Channels",
                  "Ranks and DIMMs",
                  "Bank Organization",
                  "Bank-Level Parallelism",
                  "Row Buffer",
                  "Wordlines and Bitlines",
                  "Memory Bus Architecture"
                ]
              },
              {
                "subdomain": "Memory Operations",
                "topics": [
                  "ACTIVATE Command",
                  "READ Command",
                  "WRITE Command",
                  "PRECHARGE Command",
                  "REFRESH Command",
                  "Timing Constraints",
                  "Command Scheduling"
                ]
              },
              {
                "subdomain": "Memory Controller",
                "topics": [
                  "Request Queue Management",
                  "Address Mapping",
                  "Bank Conflict Detection",
                  "Row-Buffer Management",
                  "Open-Page Policy",
                  "Close-Page Policy",
                  "Memory Request Scheduling"
                ]
              },
              {
                "subdomain": "Memory Timing",
                "topics": [
                  "CAS Latency (CL)",
                  "RAS to CAS Delay (tRCD)",
                  "RAS Precharge Time (tRP)",
                  "Active to Precharge (tRAS)",
                  "Cycle Time (tCK)",
                  "Burst Length",
                  "Command Rate"
                ]
              },
              {
                "subdomain": "Memory Modules",
                "topics": [
                  "SIMM (Single In-line)",
                  "DIMM (Dual In-line)",
                  "SODIMM (Small Outline)",
                  "RDIMM (Registered)",
                  "UDIMM (Unbuffered)",
                  "LRDIMM (Load-Reduced)",
                  "Module Interleaving"
                ]
              },
              {
                "subdomain": "DRAM Refresh",
                "topics": [
                  "Refresh Interval",
                  "Refresh Mechanisms",
                  "RAS-Only Refresh",
                  "CAS-Before-RAS Refresh",
                  "Hidden Refresh",
                  "Auto-Refresh",
                  "Self-Refresh Mode"
                ]
              },
              {
                "subdomain": "Memory Interfaces",
                "topics": [
                  "Address Bus",
                  "Data Bus",
                  "Command Bus",
                  "Control Signals",
                  "Chip Select",
                  "Bus Width",
                  "Bus Speed"
                ]
              }
            ]
          },
          {
            "domain": "Virtual Memory",
            "subdomains": [
              {
                "subdomain": "Address Translation",
                "topics": [
                  "Virtual Address Space",
                  "Physical Address Space",
                  "Virtual Page Number (VPN)",
                  "Physical Page Number (PPN)",
                  "Page Offset",
                  "Address Translation Process",
                  "Multi-Level Translation"
                ]
              },
              {
                "subdomain": "Paging",
                "topics": [
                  "Page Tables",
                  "Page Table Entries (PTE)",
                  "Page Size",
                  "Page Frames",
                  "Page Hit",
                  "Page Fault",
                  "Demand Paging"
                ]
              },
              {
                "subdomain": "Page Table Structures",
                "topics": [
                  "Single-Level Page Tables",
                  "Multi-Level Page Tables",
                  "Hierarchical Page Tables",
                  "Inverted Page Tables",
                  "Hash-Based Page Tables",
                  "Page Table Base Register",
                  "Page Directory"
                ]
              },
              {
                "subdomain": "Translation Lookaside Buffer",
                "topics": [
                  "TLB Organization",
                  "TLB Hit and Miss",
                  "Fully-Associative TLB",
                  "Set-Associative TLB",
                  "TLB Reach",
                  "TLB Coverage",
                  "TLB Shootdown"
                ]
              },
              {
                "subdomain": "Page Replacement",
                "topics": [
                  "Optimal Replacement",
                  "FIFO Replacement",
                  "LRU Replacement",
                  "Clock Algorithm",
                  "Second-Chance Algorithm",
                  "Working Set Model",
                  "Thrashing Prevention"
                ]
              },
              {
                "subdomain": "Memory Protection",
                "topics": [
                  "Protection Bits",
                  "Read-Write-Execute Permissions",
                  "Privilege Levels",
                  "Address Space Isolation",
                  "Process Protection",
                  "Segmentation Fault",
                  "Access Violations"
                ]
              },
              {
                "subdomain": "Segmentation",
                "topics": [
                  "Segment Tables",
                  "Segment Base Register",
                  "Segment Limit Register",
                  "Logical Address Space",
                  "Segmentation with Paging",
                  "External Fragmentation",
                  "Memory Compaction"
                ]
              },
              {
                "subdomain": "Virtual Memory Benefits",
                "topics": [
                  "Process Isolation",
                  "Memory Sharing",
                  "Shared Libraries",
                  "Copy-on-Write",
                  "Memory Overcommitment",
                  "Swapping",
                  "Efficient Context Switching"
                ]
              }
            ]
          },
          {
            "domain": "Cache Coherence",
            "subdomains": [
              {
                "subdomain": "Coherence Fundamentals",
                "topics": [
                  "Single-Writer Multiple-Reader Invariant",
                  "Data-Value Invariant",
                  "Coherence Epochs",
                  "Cache Block Granularity",
                  "Write Serialization",
                  "Coherence vs Consistency",
                  "Coherence Definition"
                ]
              },
              {
                "subdomain": "Coherence States",
                "topics": [
                  "Invalid State",
                  "Shared State",
                  "Modified State",
                  "Exclusive State",
                  "Owned State",
                  "Forward State",
                  "MOESI State Diagram"
                ]
              },
              {
                "subdomain": "Snooping Protocols",
                "topics": [
                  "MSI Protocol",
                  "MESI Protocol",
                  "MOESI Protocol",
                  "Dragon Protocol",
                  "Bus Snooping",
                  "Broadcast Networks",
                  "Split-Transaction Buses"
                ]
              },
              {
                "subdomain": "Directory Protocols",
                "topics": [
                  "Directory Controllers",
                  "Home Nodes",
                  "Forwarded Requests",
                  "Point-to-Point Networks",
                  "Directory State Representation",
                  "Limited Pointer Schemes",
                  "Coarse Directories"
                ]
              },
              {
                "subdomain": "Coherence Transactions",
                "topics": [
                  "GetShared (GetS)",
                  "GetModified (GetM)",
                  "Upgrade (Upg)",
                  "PutShared (PutS)",
                  "PutExclusive (PutE)",
                  "Invalidation Messages",
                  "Acknowledgment Counting"
                ]
              },
              {
                "subdomain": "Advanced Coherence",
                "topics": [
                  "Hierarchical Coherence",
                  "Token Coherence",
                  "Instruction Cache Coherence",
                  "TLB Coherence",
                  "Virtual Cache Coherence",
                  "Temporal Coherence",
                  "Release Consistency-Directed Coherence"
                ]
              },
              {
                "subdomain": "Coherence Optimization",
                "topics": [
                  "Migratory Sharing",
                  "Producer-Consumer Optimization",
                  "False Sharing Avoidance",
                  "Sub-Block Coherence",
                  "Prefetch and Coherence",
                  "Speculative Coherence",
                  "Coherence for Accelerators"
                ]
              }
            ]
          },
          {
            "domain": "Memory Consistency Models",
            "subdomains": [
              {
                "subdomain": "Sequential Consistency",
                "topics": [
                  "Program Order",
                  "Memory Order",
                  "Atomic Operations",
                  "Read-Modify-Write",
                  "SC Definition",
                  "Implementation Approaches",
                  "SC with Cache Coherence"
                ]
              },
              {
                "subdomain": "Relaxed Consistency Models",
                "topics": [
                  "Total Store Order (TSO)",
                  "Partial Store Order (PSO)",
                  "Weak Ordering (WO)",
                  "Release Consistency (RC)",
                  "RISC-V Weak Memory Order",
                  "ARM Memory Model",
                  "IBM Power Memory Model"
                ]
              },
              {
                "subdomain": "Memory Ordering",
                "topics": [
                  "Write-Read Reordering",
                  "Read-Read Reordering",
                  "Write-Write Reordering",
                  "Read-Write Reordering",
                  "Store Buffers",
                  "Write Buffer Bypassing",
                  "Coalescing Write Buffers"
                ]
              },
              {
                "subdomain": "Synchronization Primitives",
                "topics": [
                  "Memory Fences",
                  "Memory Barriers",
                  "Acquire Operations",
                  "Release Operations",
                  "Load Fences",
                  "Store Fences",
                  "Full Memory Barriers"
                ]
              },
              {
                "subdomain": "Atomic Operations",
                "topics": [
                  "Test-and-Set",
                  "Compare-and-Swap",
                  "Fetch-and-Increment",
                  "Load-Linked/Store-Conditional",
                  "Atomic Read-Modify-Write",
                  "Lock-Free Algorithms",
                  "Wait-Free Algorithms"
                ]
              },
              {
                "subdomain": "Language-Level Models",
                "topics": [
                  "C11 Memory Model",
                  "C++11 Memory Model",
                  "Java Memory Model",
                  "Data-Race-Free Programs",
                  "Sequential Consistency for DRF",
                  "Happens-Before Relation",
                  "Compiler Reordering"
                ]
              },
              {
                "subdomain": "Consistency Specification",
                "topics": [
                  "Operational Specification",
                  "Axiomatic Specification",
                  "Litmus Tests",
                  "Model Checking",
                  "Formal Verification",
                  "Causality",
                  "Write Atomicity"
                ]
              }
            ]
          },
          {
            "domain": "Memory Optimization",
            "subdomains": [
              {
                "subdomain": "Prefetching",
                "topics": [
                  "Hardware Prefetching",
                  "Software Prefetching",
                  "Stride Prefetching",
                  "Stream Buffers",
                  "Prefetch Distance",
                  "Prefetch Accuracy",
                  "Prefetch Timeliness"
                ]
              },
              {
                "subdomain": "Bandwidth Optimization",
                "topics": [
                  "Memory-Level Parallelism",
                  "Bank Parallelism",
                  "Channel Parallelism",
                  "Request Reordering",
                  "Row Buffer Locality",
                  "Bandwidth Utilization",
                  "Memory Traffic Reduction"
                ]
              },
              {
                "subdomain": "Latency Hiding",
                "topics": [
                  "Out-of-Order Execution",
                  "Multithreading",
                  "Overlapping Memory Operations",
                  "Non-Blocking Caches",
                  "Miss Status Holding Registers",
                  "Critical Word First",
                  "Early Restart"
                ]
              },
              {
                "subdomain": "Data Layout Optimization",
                "topics": [
                  "Array of Structures (AoS)",
                  "Structure of Arrays (SoA)",
                  "Cache-Aware Layouts",
                  "Data Alignment",
                  "Padding and Packing",
                  "Cache Line Alignment",
                  "False Sharing Prevention"
                ]
              },
              {
                "subdomain": "Compiler Optimizations",
                "topics": [
                  "Loop Tiling",
                  "Loop Fusion",
                  "Loop Interchange",
                  "Loop Unrolling",
                  "Register Blocking",
                  "Vectorization",
                  "Software Pipelining"
                ]
              },
              {
                "subdomain": "Quality of Service",
                "topics": [
                  "Cache Partitioning",
                  "Memory Bandwidth Allocation",
                  "Fair Memory Scheduling",
                  "Memory Request Throttling",
                  "Application Interference",
                  "Priority-Based Scheduling",
                  "Multi-Core QoS"
                ]
              },
              {
                "subdomain": "Power Optimization",
                "topics": [
                  "Dynamic Voltage Scaling",
                  "Clock Gating",
                  "Power Gating",
                  "Low-Power DRAM Modes",
                  "Refresh Rate Reduction",
                  "Cache Resizing",
                  "Energy-Efficient Scheduling"
                ]
              }
            ]
          },
          {
            "domain": "Memory Allocation and Management",
            "subdomains": [
              {
                "subdomain": "Dynamic Memory Allocation",
                "topics": [
                  "Malloc Implementation",
                  "Free Implementation",
                  "Heap Management",
                  "Free List Management",
                  "First-Fit Strategy",
                  "Best-Fit Strategy",
                  "Buddy System"
                ]
              },
              {
                "subdomain": "Memory Allocators",
                "topics": [
                  "Sequential Allocators",
                  "Pool Allocators",
                  "Stack Allocators",
                  "Arena Allocators",
                  "Slab Allocators",
                  "TCMalloc",
                  "jemalloc"
                ]
              },
              {
                "subdomain": "Garbage 003_003_Collection",
                "topics": [
                  "Reference Counting",
                  "Mark-and-Sweep",
                  "Copying Collectors",
                  "Generational 003_003_Collection",
                  "Incremental 003_003_Collection",
                  "Concurrent 003_003_Collection",
                  "Stop-the-World 003_003_Collection"
                ]
              },
              {
                "subdomain": "Memory Fragmentation",
                "topics": [
                  "Internal Fragmentation",
                  "External Fragmentation",
                  "Compaction",
                  "Coalescing",
                  "Splitting",
                  "Fragmentation Measurement",
                  "Anti-Fragmentation Techniques"
                ]
              },
              {
                "subdomain": "Memory Pools",
                "topics": [
                  "Fixed-Size Pools",
                  "Variable-Size Pools",
                  "Pool Allocation Strategies",
                  "Pool Deallocation",
                  "Thread-Local Pools",
                  "Per-CPU Pools",
                  "Pool Reuse"
                ]
              },
              {
                "subdomain": "Memory Mapping",
                "topics": [
                  "mmap System Call",
                  "Anonymous Mappings",
                  "File-Backed Mappings",
                  "Shared Mappings",
                  "Private Mappings",
                  "Memory-Mapped I/O",
                  "Mapping Permissions"
                ]
              },
              {
                "subdomain": "OS Memory Management",
                "topics": [
                  "Kernel Memory Allocation",
                  "User Space Allocation",
                  "Physical Memory Management",
                  "Memory Reclamation",
                  "Page Eviction",
                  "OOM (Out-of-Memory) Killer",
                  "Memory Pressure"
                ]
              }
            ]
          },
          {
            "domain": "Memory Reliability and Error Handling",
            "subdomains": [
              {
                "subdomain": "Error Detection",
                "topics": [
                  "Parity Checking",
                  "Single-Bit Parity",
                  "Hamming Codes",
                  "Error Detection Codes",
                  "Checksums",
                  "CRC (Cyclic Redundancy Check)",
                  "Silent Data Corruption"
                ]
              },
              {
                "subdomain": "Error Correction",
                "topics": [
                  "Error Correcting Code (ECC)",
                  "Single-Error Correction",
                  "Double-Error Detection (SECDED)",
                  "Chipkill Technology",
                  "Symbol-Based ECC",
                  "Multi-Bit Error Correction",
                  "ECC Scrubbing"
                ]
              },
              {
                "subdomain": "Fault Tolerance",
                "topics": [
                  "Redundant Data Storage",
                  "Mirrored Memory",
                  "RAID for Memory",
                  "Hot-Spare Memory",
                  "Memory Sparing",
                  "Memory Failover",
                  "Lockstep Execution"
                ]
              },
              {
                "subdomain": "Soft Errors",
                "topics": [
                  "Cosmic Ray Strikes",
                  "Alpha Particle Interference",
                  "Single-Event Upsets (SEU)",
                  "Transient Faults",
                  "Soft Error Rate (SER)",
                  "Bit Flips",
                  "Radiation Hardening"
                ]
              },
              {
                "subdomain": "Memory Testing",
                "topics": [
                  "Built-In Self-Test (BIST)",
                  "Memory Test Patterns",
                  "March Tests",
                  "Walking Patterns",
                  "Stress Testing",
                  "Burn-In Testing",
                  "Manufacturing Defects"
                ]
              },
              {
                "subdomain": "Reliability Mechanisms",
                "topics": [
                  "Patrol Scrubbing",
                  "Memory Scrubbing",
                  "Correctable Error Logging",
                  "Uncorrectable Error Handling",
                  "Error Thresholds",
                  "Predictive Failure Analysis",
                  "Memory RAS Features"
                ]
              }
            ]
          },
          {
            "domain": "Memory Performance Analysis",
            "subdomains": [
              {
                "subdomain": "Performance Metrics",
                "topics": [
                  "Cache Hit Rate",
                  "Cache Miss Rate",
                  "Memory Bandwidth Utilization",
                  "Memory Latency",
                  "Cycles Per Instruction (CPI)",
                  "Instructions Per Cycle (IPC)",
                  "Memory Stall Cycles"
                ]
              },
              {
                "subdomain": "Profiling Tools",
                "topics": [
                  "Hardware Performance Counters",
                  "perf Tool",
                  "VTune Profiler",
                  "Cachegrind",
                  "Valgrind",
                  "AMD uProf",
                  "Memory Access Analysis"
                ]
              },
              {
                "subdomain": "Cache Analysis",
                "topics": [
                  "Cache Miss Classification",
                  "Conflict Miss Detection",
                  "Capacity Miss Analysis",
                  "Compulsory Miss Identification",
                  "Cache Line Utilization",
                  "Working Set Analysis",
                  "Reuse Distance Profiling"
                ]
              },
              {
                "subdomain": "Memory Bottleneck Identification",
                "topics": [
                  "Memory-Bound Applications",
                  "Compute-Bound Applications",
                  "Bandwidth-Limited Workloads",
                  "Latency-Sensitive Operations",
                  "NUMA Effects",
                  "Remote Memory Access",
                  "Memory Controller Saturation"
                ]
              },
              {
                "subdomain": "Benchmarking",
                "topics": [
                  "Memory Bandwidth Benchmarks",
                  "Memory Latency Benchmarks",
                  "STREAM Benchmark",
                  "Pointer Chasing",
                  "Random Access Patterns",
                  "Sequential Access Patterns",
                  "Synthetic Workloads"
                ]
              },
              {
                "subdomain": "Trace Analysis",
                "topics": [
                  "Memory Trace 003_003_Collection",
                  "Address Trace Analysis",
                  "Temporal Patterns",
                  "Spatial Patterns",
                  "Memory Access Visualization",
                  "Trace-Driven Simulation",
                  "Cache Simulation"
                ]
              }
            ]
          },
          {
            "domain": "Emerging Memory Technologies",
            "subdomains": [
              {
                "subdomain": "3D Memory",
                "topics": [
                  "3D-Stacked DRAM",
                  "Through-Silicon Vias (TSV)",
                  "Wide I/O Interfaces",
                  "Hybrid Memory Cube (HMC)",
                  "High Bandwidth Memory (HBM)",
                  "Thermal Management",
                  "Vertical Integration"
                ]
              },
              {
                "subdomain": "Persistent Memory",
                "topics": [
                  "Byte-Addressable NVM",
                  "NVDIMM",
                  "Intel Optane",
                  "Persistent Memory Programming",
                  "PM-Aware Algorithms",
                  "PM Consistency Models",
                  "PM Error Handling"
                ]
              },
              {
                "subdomain": "Hybrid Memory Systems",
                "topics": [
                  "DRAM-NVM Hybrid",
                  "DRAM-PCM Hybrid",
                  "Memory Tiering",
                  "Hot-Cold Data Separation",
                  "Data Migration",
                  "Wear Leveling",
                  "Hybrid Memory Controller"
                ]
              },
              {
                "subdomain": "Processing-in-Memory",
                "topics": [
                  "Near-Memory Computing",
                  "In-Memory Computing",
                  "PIM Architectures",
                  "Logic-in-Memory",
                  "Computational Memory",
                  "Data Movement Reduction",
                  "PIM Programming Models"
                ]
              },
              {
                "subdomain": "Neuromorphic Memory",
                "topics": [
                  "Memristor Technology",
                  "Synaptic Memory",
                  "Analog Memory",
                  "Neural Network Accelerators",
                  "Weight Storage",
                  "Neuromorphic Architectures",
                  "Brain-Inspired Computing"
                ]
              },
              {
                "subdomain": "Future Memory Trends",
                "topics": [
                  "Carbon Nanotube Memory",
                  "Graphene-Based Memory",
                  "Spintronics",
                  "Quantum Memory",
                  "DNA Storage",
                  "Memory Scaling Challenges",
                  "Post-CMOS Memory"
                ]
              }
            ]
          },
          {
            "domain": "Memory System Integration",
            "subdomains": [
              {
                "subdomain": "Processor-Memory Interface",
                "topics": [
                  "Front-Side Bus",
                  "Memory Bus Protocol",
                  "Load-Store Unit",
                  "Memory Request Generation",
                  "Memory Response Handling",
                  "Bus Arbitration",
                  "Memory Access Ordering"
                ]
              },
              {
                "subdomain": "System-on-Chip Memory",
                "topics": [
                  "On-Chip Memory",
                  "Scratchpad Memory",
                  "Tightly-Coupled Memory",
                  "Shared Memory Systems",
                  "Distributed Memory Systems",
                  "Network-on-Chip",
                  "Memory Interconnects"
                ]
              },
              {
                "subdomain": "NUMA Architecture",
                "topics": [
                  "Non-Uniform Memory Access",
                  "NUMA Nodes",
                  "Local vs Remote Access",
                  "NUMA-Aware Scheduling",
                  "Memory Affinity",
                  "NUMA Balancing",
                  "ccNUMA (Cache-Coherent NUMA)"
                ]
              },
              {
                "subdomain": "Multi-Processor Systems",
                "topics": [
                  "Symmetric Multiprocessing (SMP)",
                  "Shared Memory Architecture",
                  "Private Caches",
                  "Shared Last-Level Cache",
                  "Cache Hierarchies",
                  "Memory Consistency in SMP",
                  "Load Balancing"
                ]
              },
              {
                "subdomain": "I/O and Memory",
                "topics": [
                  "Direct Memory Access (DMA)",
                  "Memory-Mapped I/O",
                  "I/O Memory Management Unit",
                  "Device Memory",
                  "DMA Coherence",
                  "Bounce Buffers",
                  "I/O TLB"
                ]
              },
              {
                "subdomain": "Accelerator Memory",
                "topics": [
                  "GPU Memory Hierarchy",
                  "Unified Memory",
                  "FPGA Memory Systems",
                  "Accelerator Coherence",
                  "Heterogeneous Memory",
                  "Memory Copy Offload",
                  "Shared Virtual Memory"
                ]
              },
              {
                "subdomain": "Cloud and Datacenter Memory",
                "topics": [
                  "Memory Disaggregation",
                  "Remote Memory Access",
                  "RDMA (Remote Direct Memory Access)",
                  "Memory Pooling",
                  "Memory Sharing Across VMs",
                  "Memory Oversubscription",
                  "Memory Ballooning"
                ]
              }
            ]
          }
        ]
      }
    },
    {
      "subdomain_title": "Performance and Energy",
      "processed_at": "2025-12-29T15:02:38.032675",
      "result": {
        "subdomain_title": "Performance and Energy",
        "curriculum_type": "software-engineering",
        "topic_root": "Performance and Energy",
        "topic_root_citation": "https://dl.acm.org/doi/10.1145/3511094",
        "detailed_hierarchy": [
          {
            "domain": "Hardware Architecture and Microarchitecture",
            "subdomains": [
              {
                "subdomain": "Processor Design and Optimization",
                "atomic_topics": [
                  "Instruction Level Parallelism (ILP)",
                  "Pipelining and Superscalar Execution",
                  "Out-of-Order Execution and Register Renaming",
                  "Speculative Execution and Branch Prediction",
                  "VLIW and EPIC Architectures",
                  "Dynamic Voltage and Frequency Scaling (DVFS)",
                  "Dynamic Frequency Scaling (DFS)",
                  "Adaptive Voltage Frequency Scaling (AVFS)",
                  "Clock Gating and Wait-For-Idle",
                  "Power Gating and Dormant Modes",
                  "Simultaneous Multithreading (SMT)",
                  "Heterogeneous Multi-Core (big.LITTLE, DynamIQ)",
                  "CPU Capacity and Normalization",
                  "Performance Domains and Operating Performance Points (OPP)",
                  "Subthreshold Voltage Designs",
                  "Threshold Voltage (VT) Techniques",
                  "Reverse Body Bias (RBB) and Forward Body Bias (FBB)",
                  "Adaptive Body Bias (ABB)",
                  "Multi-Threshold CMOS (MTCMOS)",
                  "Razor Flip-Flops for Timing Speculation",
                  "Double-Sampling and Error 005_005_Recovery"
                ]
              },
              {
                "subdomain": "Memory Systems and Hierarchy",
                "atomic_topics": [
                  "Cache Architecture Design",
                  "Cache Coherence Protocols",
                  "Set-Associative Cache Optimizations",
                  "Phased Caches and Sequential Access",
                  "Way Prediction (MRU/MMRU)",
                  "Selective Direct-Mapping",
                  "Way Halting and Decaying Bloom Filters",
                  "Memory DVFS",
                  "Retention-Aware Intelligent DRAM Refresh (RAIDR)",
                  "Reduced-Voltage Operation (Voltron)",
                  "Dynamic Zero Compression (DZC)",
                  "Frequent Value Cache (FVC)",
                  "Heterogeneous Memory Systems",
                  "Processing-in-Memory (PIM)",
                  "Cache Block Layer I/O",
                  "Emerging Memory Technologies",
                  "Instruction Register File and Instruction Compression"
                ]
              },
              {
                "subdomain": "Domain-Specific and Specialized Architectures",
                "atomic_topics": [
                  "Domain Specific Architectures (DSA)",
                  "AI/ML Accelerators (TPU, Neural Engines)",
                  "GPU Architecture and CUDA Programming",
                  "GPGPU and Many-Core Processors",
                  "Hardware Accelerators",
                  "Networking Processors (P4GPU)",
                  "Vision Processors (Mobileye)",
                  "Non-von Neumann Architectures",
                  "Dataflow Architectures (Eyeriss, Wave Computing)",
                  "Spiking Neural Networks (SNN)",
                  "Neuromorphic Computing (IBM TrueNorth, Intel Loihi, SpiNNaker)",
                  "Quantum Computing",
                  "Thermodynamic Computing and Landauer Limit",
                  "Vector Processors (NEC SX-Aurora Tsubasa)",
                  "Cell/B.E. Architecture"
                ]
              },
              {
                "subdomain": "Advanced Packaging and Integration",
                "atomic_topics": [
                  "3D Stacking Technologies",
                  "Through-Silicon-Via (TSV)",
                  "Chiplets and Disaggregated Design",
                  "Intel Foveros Technology",
                  "Co-Packaged Optics (CPO)",
                  "Hardware Miniaturization",
                  "Component Reduction for Reliability"
                ]
              },
              {
                "subdomain": "Embedded and IoT Hardware",
                "atomic_topics": [
                  "Arm Cortex-M Architecture",
                  "RISC-V Customizable Architecture",
                  "Ultra-Low-Power Microcontrollers (ESP32, STM32L)",
                  "Low-Voltage Operation (3.3V vs 5V)",
                  "Quiescent Current Draw Minimization",
                  "Power Supply Management and Voltage Rails",
                  "Clock Prescalers and Frequency Regulation",
                  "Peripheral Management and Disabling",
                  "Real-Time Clock (RTC) Timer-Only Mode",
                  "Efficiency Sub-Processors (ATtiny)"
                ]
              }
            ]
          },
          {
            "domain": "Power Management Techniques",
            "subdomains": [
              {
                "subdomain": "Dynamic Power Management",
                "atomic_topics": [
                  "Activity Factor Optimization",
                  "Capacitance Estimation and Reduction",
                  "Switching Activity Minimization",
                  "Idle-Unit Activity Control",
                  "Deterministic Clock Gating",
                  "Precomputation and Guarded Evaluation",
                  "Narrow-Width Operand Detection",
                  "Value Gating",
                  "Operation Packing",
                  "Significance Compression",
                  "Byte-Serial vs Byte-Parallel Pipelines",
                  "Resource Resizing (IQ, LSQ, ROB)",
                  "Wire Partitioning with Tri-State Buffers",
                  "Bit-Line Segmentation",
                  "Complexity-Adaptive Structures",
                  "Bus Encoding Techniques (Gray-Code, T0, WZE, Bus-Invert)"
                ]
              },
              {
                "subdomain": "Static and Leakage Power Management",
                "atomic_topics": [
                  "Subthreshold Leakage Control",
                  "Gate-Oxide Leakage and Tunneling",
                  "Stacking Effect",
                  "Gated Vdd and Sleep Transistors",
                  "Dynamically Resized (DRI) Cache",
                  "Cache Decay and Generational Behavior",
                  "Dead Time Prediction",
                  "Adaptive Mode Control (AMC)",
                  "Integral Miss Control (IMC)",
                  "Drowsy Caches and Drowsy Effect",
                  "Dynamic Voltage Scaling for Leakage",
                  "Bank-Level Leakage Control",
                  "Next Sub-Bank Prediction (NSBP)",
                  "Dual-VT in Functional Units",
                  "Asymmetric Memory Cells",
                  "Thermal Runaway Prevention",
                  "Temperature-Adaptive Hybrid Decay"
                ]
              },
              {
                "subdomain": "Sleep States and Low-Power Modes",
                "atomic_topics": [
                  "Deep Sleep and Power-Down Modes",
                  "Light Sleep and Intermediate States",
                  "Standby Mode and Reduced Frequency",
                  "System Sleep States (S0ix, S2R, Suspend-to-Disk)",
                  "Active Idle (S0ix)",
                  "CPU C-States and CPUIdle",
                  "Hibernation and Disk Sleep",
                  "Screen Sleep",
                  "Modem-Sleep for Wireless",
                  "Nanoamp-Level Consumption",
                  "Wake-Up Triggers and Threshold Events"
                ]
              },
              {
                "subdomain": "Voltage and Frequency Control",
                "atomic_topics": [
                  "System-Level DVFS",
                  "Interval-Based Scheduling (OPT, FUTURE, PAST)",
                  "Interactive Deadline Discovery",
                  "Program-Level DVFS",
                  "Profile-Assisted Compiler Analysis",
                  "Mixed-Integer Linear Programming (MILP) for Loop Nests",
                  "Runtime DVFS Optimizer (RDO)",
                  "Multiple Clock Domains (MCD)",
                  "Globally Asynchronous Locally Synchronous (GALS)",
                  "Decentralized Control (Attack/Decay Algorithm)",
                  "Inter-Domain Slack 005_005_Exploitation",
                  "Intel Speed Shift (Hardware P-states)",
                  "CPU Clock Modulation",
                  "User-Space Idle State Instructions"
                ]
              },
              {
                "subdomain": "Hardware Power Control and External Management",
                "atomic_topics": [
                  "Series Resistor Optimization",
                  "Total Electrical Cutoff with Relays",
                  "Transistor-Based Power Switching",
                  "RTC-Triggered Wake-Up",
                  "Safe Shutdown vs Hard Power Cutoff",
                  "Software-Controlled Power Tails",
                  "Power Supply Unit (PSU) Control",
                  "Voltage Regulator Frameworks",
                  "RAPL Energy Counters (Intel)",
                  "On-Chip Controllers",
                  "Power Capping Mechanisms"
                ]
              }
            ]
          },
          {
            "domain": "Operating System and System Software",
            "subdomains": [
              {
                "subdomain": "OS Power Management Frameworks",
                "atomic_topics": [
                  "Tickless Scheduling",
                  "CPUFreq Governors (On-Demand, Interactive, Schedutil)",
                  "Runtime PM Framework",
                  "PM Quality of Service (QoS)",
                  "Intel Dynamic Platform and Thermal Framework (DPTF)",
                  "Operating System Scheduler Interaction",
                  "Kernel Power Management Subsystems",
                  "Power Management APIs",
                  "System-Level Power States"
                ]
              },
              {
                "subdomain": "Energy-Aware Scheduling",
                "atomic_topics": [
                  "Energy Aware Scheduling (EAS)",
                  "Energy Model (EM) Framework",
                  "Performance Domains",
                  "Root Domains",
                  "Per-Entity Load Tracking (PELT)",
                  "Utilization Signals (Frequency-Invariant, CPU-Invariant)",
                  "Spare Capacity Calculation",
                  "Energy-Aware Task Placement",
                  "Wake-Up Balancing",
                  "Task Migration Simulation",
                  "Energy Forecasting and Estimation",
                  "Over-Utilization Detection",
                  "Load Balancing Optimization",
                  "Capacity Aware Scheduling",
                  "Asymmetric CPU Topology Handling",
                  "Heterogeneous CPU Topology Support",
                  "Exclusive Cpusets",
                  "Scheduling Domain Hierarchy"
                ]
              },
              {
                "subdomain": "Real-Time and Deadline Scheduling",
                "atomic_topics": [
                  "Energy-Aware Real-Time Scheduling",
                  "Deadline Scheduler Extension",
                  "Real-Time Task Energy Optimization",
                  "Dynamic Voltage Scaling for Real-Time",
                  "Worst-Case Execution Time (WCET) Analysis",
                  "Timing Constraint Satisfaction"
                ]
              }
            ]
          },
          {
            "domain": "Parallel and Distributed Computing",
            "subdomains": [
              {
                "subdomain": "Parallelism Strategies and Models",
                "atomic_topics": [
                  "Instruction-Level Parallelism (ILP)",
                  "Thread-Level Parallelism (TLP)",
                  "Data-Level Parallelism (DLP)",
                  "Task-Level Parallelism",
                  "OpenMP Programming and Scalability",
                  "GASPI (Global Address Space Programming Interface)",
                  "Amdahl's Law and Speedup Limits",
                  "Parallel Scaling Efficiency",
                  "Resource Aggregation Trade-offs"
                ]
              },
              {
                "subdomain": "High-Performance Computing (HPC)",
                "atomic_topics": [
                  "Supercomputer Energy Management",
                  "HPC Energy-Aware Control",
                  "GEOPM (Global Extensible Open Power Manager)",
                  "Energy Efficient HPC (EEHPC) Consortium",
                  "Warehouse-Scale Computing",
                  "Multi-Node Performance-Energy Trade-offs",
                  "Execution Geometries (GPUs per Node, IB Connections)",
                  "InfiniBand Network Optimization",
                  "Time to Solution vs Energy to Solution",
                  "Scientific Computing Carbon Footprint"
                ]
              },
              {
                "subdomain": "Heterogeneous and Accelerated Computing",
                "atomic_topics": [
                  "GPU-Accelerated Computing",
                  "CPU-GPU Heterogeneous Systems",
                  "Heterogeneous Multi-Processing (HMP)",
                  "Performance and Energy Trade-Offs for Parallel Applications",
                  "Dynamic Work Steering",
                  "Width-Partitioned Microarchitectures",
                  "Single-ISA Heterogeneous Cores",
                  "Core Switching Based on Program Phases",
                  "Activity Migration for Thermal Management",
                  "Custom ARM Silicon (AWS Graviton)"
                ]
              },
              {
                "subdomain": "Interconnection and Communication",
                "atomic_topics": [
                  "Chip-Scale Interconnection Networks",
                  "Network-on-Chip (NoC) Design",
                  "Emerging Interconnect Technologies",
                  "Communication-Computation Overlap",
                  "Message Passing Optimization",
                  "Collective Communication Primitives"
                ]
              }
            ]
          },
          {
            "domain": "Application-Level Optimization",
            "subdomains": [
              {
                "subdomain": "Compiler and Code Optimization",
                "atomic_topics": [
                  "Compiler Energy Efficiency Analysis",
                  "Performance vs Energy Optimization Trade-offs",
                  "Code Generation for Energy Efficiency",
                  "Loop Optimization and Unrolling",
                  "Vectorization",
                  "Dead Code Elimination",
                  "Instruction Selection",
                  "Register Allocation",
                  "Profile-Guided Optimization (PGO)",
                  "Link-Time Optimization (LTO)",
                  "Optimization Levels (-O1, -O2, -O3, -Os)"
                ]
              },
              {
                "subdomain": "Algorithm and Software Design",
                "atomic_topics": [
                  "Algorithmic Efficiency",
                  "Computational Complexity Reduction",
                  "Optimized Processing Algorithms",
                  "Interrupt Handling Optimization",
                  "Event-Driven Programming",
                  "Polling vs Event-Driven Design",
                  "Operation Memoization and Work Reuse",
                  "Instruction-Level Memoization",
                  "Basic Block and Trace-Level Reuse",
                  "Filter, Loop, and Trace Caches",
                  "Speculative Activity Control",
                  "Pipeline Gating",
                  "Selective Throttling"
                ]
              },
              {
                "subdomain": "Application Profiling and Monitoring",
                "atomic_topics": [
                  "Performance Counter Analysis",
                  "Hardware Performance Counters",
                  "Activity Proxies",
                  "024_024_Application Performance Monitoring (APM)",
                  "Trace Analysis",
                  "Top-Down Microarchitecture Analysis",
                  "Software Tracing Tools (Score-P, lo2s)",
                  "Benchmarking Frameworks (BenchIT)",
                  "Dynamic Code Generation for Stress Tests (FIRESTARTER)",
                  "Energy Profiling Tools"
                ]
              },
              {
                "subdomain": "Domain-Specific Application Optimization",
                "atomic_topics": [
                  "Computational Fluid Dynamics (CFD) Optimization",
                  "Molecular Dynamics Optimization (GROMACS, LAMMPS)",
                  "Numerical Weather Prediction (NWP)",
                  "Climate Modeling Optimization (ICON)",
                  "Quantum Chromodynamics (QCD) Lattice Computations (MILC)",
                  "Matrix Multiplication Optimization (DGEMM)",
                  "Fast Matrix Multiplication Algorithms",
                  "Scientific Application Porting"
                ]
              }
            ]
          },
          {
            "domain": "Machine Learning and AI Systems",
            "subdomains": [
              {
                "subdomain": "Model 005_005_Architecture and Design",
                "atomic_topics": [
                  "Transformer Architecture Efficiency",
                  "Mixture-of-Experts (MoE)",
                  "Hybrid Reasoning Architectures",
                  "Model Compression Techniques",
                  "Knowledge Distillation",
                  "Neural Architecture Search (NAS)",
                  "Efficient Neural Network Design"
                ]
              },
              {
                "subdomain": "Training Optimization",
                "atomic_topics": [
                  "Training Energy Consumption",
                  "Carbon Footprint of Training LLMs",
                  "Distributed Training Strategies",
                  "Mixed-Precision Training",
                  "Accurate Quantized Training (AQT)",
                  "Gradient Accumulation",
                  "Training Cluster Optimization",
                  "GPU Clock Frequency Management"
                ]
              },
              {
                "subdomain": "Inference Optimization",
                "atomic_topics": [
                  "Inference Energy Consumption",
                  "Model Quantization for Inference",
                  "Speculative Decoding",
                  "Large Batch Size Processing",
                  "Optimized Idling and Model Movement",
                  "XLA ML Compiler",
                  "Pallas Kernels",
                  "Pathways Systems for JAX",
                  "TPU Optimization for Inference",
                  "Dynamic Near-Real-Time Scheduling",
                  "Edge Computing and Local Inference"
                ]
              },
              {
                "subdomain": "AI Infrastructure and Carbon Metrics",
                "atomic_topics": [
                  "Full System Dynamic Power Measurement",
                  "Idle Machine Accounting",
                  "Host Component Consumption",
                  "AI Cluster Densification",
                  "FLOPS-to-Power Efficiency",
                  "Carbon Offsetting",
                  "Water-Energy Trade-offs in Cooling",
                  "Watershed Health Assessments",
                  "Environmental Impact Metrics"
                ]
              }
            ]
          },
          {
            "domain": "Networking and Communication",
            "subdomains": [
              {
                "subdomain": "Data Center Networking",
                "atomic_topics": [
                  "Power Consumption per Unit Throughput (W/Gbit)",
                  "Power Envelope Management",
                  "Network Processor Evolution (FP4 to FP5)",
                  "High-Throughput Switching (102.4 Tbps)",
                  "Line-Rate 800GE Port Density",
                  "Data Center Fabric Optimization",
                  "Network Switch Energy Efficiency",
                  "Router Power Management",
                  "Throughput-to-Footprint Ratio"
                ]
              },
              {
                "subdomain": "Optical and Physical Layer",
                "atomic_topics": [
                  "Linear Drive Pluggable Optics (LPO)",
                  "Low Power Receive Optics (LRO)",
                  "Co-Packaged Optics (CPO)",
                  "Digital Signal Processor (DSP) Elimination",
                  "Photonic Computing"
                ]
              },
              {
                "subdomain": "Wireless and IoT Networking",
                "atomic_topics": [
                  "Low-Power Wide-Area Networks (LPWAN)",
                  "NB-IoT",
                  "Sigfox",
                  "LoRaWAN and Duty Cycling",
                  "Bluetooth Low Energy (BLE)",
                  "BLE Advertising Packets",
                  "Wi-Fi Power Management",
                  "Cellular Network Energy Optimization",
                  "Radio-Frequency (RF) Minimization",
                  "MQTT-SN Protocol",
                  "Rx vs Tx Power Management",
                  "Intermittent Transmission Strategies"
                ]
              }
            ]
          },
          {
            "domain": "Storage Systems",
            "subdomains": [
              {
                "subdomain": "Storage Architecture and Technologies",
                "atomic_topics": [
                  "Solid-State Drives (SSD) Energy Efficiency",
                  "Hard Disk Drive (HDD) Power Consumption",
                  "HDD Spin Speed Optimization (RPM)",
                  "Tape Storage Zero-Energy Idle",
                  "NVMe Power States",
                  "SSD Low-Power Modes",
                  "Storage Media Selection"
                ]
              },
              {
                "subdomain": "RAID and Redundancy",
                "atomic_topics": [
                  "RAID Configuration Energy Awareness",
                  "RAID Level Selection (RAID 1, 5, 6, 10)",
                  "RAID Controller Power Management",
                  "Energy-Aware RAID for SSDs",
                  "Drive Energy Saving Functions",
                  "RAID Group Energy Saving"
                ]
              },
              {
                "subdomain": "Storage Management and Optimization",
                "atomic_topics": [
                  "Tiered Storage",
                  "Automated Storage Tiering (AST)",
                  "Storage Virtualization",
                  "Software-Defined Storage (SDS)",
                  "Thin Provisioning",
                  "Data Compression",
                  "Deduplication",
                  "Snapshot Technology",
                  "Delta Snapshots",
                  "Massive Array of Idle Disks (MAID)",
                  "Scale-Out Storage",
                  "Storage Utilization Optimization",
                  "Scalable I/O Analysis"
                ]
              }
            ]
          },
          {
            "domain": "Database Systems",
            "subdomains": [
              {
                "subdomain": "Query Optimization",
                "atomic_topics": [
                  "Energy-Aware Query Optimization",
                  "Query Execution Planning",
                  "SQL Query Processor Optimization",
                  "Index Selection and Design",
                  "Query Rewriting",
                  "Join Optimization",
                  "Predicate Pushdown"
                ]
              },
              {
                "subdomain": "Database Architecture",
                "atomic_topics": [
                  "Relational Database Energy Efficiency",
                  "NoSQL Database Energy Analysis",
                  "Distributed Database Systems",
                  "In-Memory Databases",
                  "Columnar Storage",
                  "Row-Based Storage"
                ]
              },
              {
                "subdomain": "Database Resource Management",
                "atomic_topics": [
                  "Buffer Pool Management",
                  "Cache Warming",
                  "Connection Pooling",
                  "Transaction Processing Optimization",
                  "Concurrency Control",
                  "Lock Management",
                  "Energy Consumption Profiling for Queries"
                ]
              }
            ]
          },
          {
            "domain": "Data Center and Cloud Infrastructure",
            "subdomains": [
              {
                "subdomain": "Data Center Energy Efficiency",
                "atomic_topics": [
                  "Power Usage Effectiveness (PUE)",
                  "ISO/IEC Energy Standards",
                  "Ultra-Low PUE Design (1.09-1.15)",
                  "Air-Cooled vs Liquid-Cooled Systems",
                  "Cooling System Optimization",
                  "Data Center Overhead Accounting",
                  "Space and Electrical Energy Demand",
                  "Science-Backed Cooling Design"
                ]
              },
              {
                "subdomain": "Workload and Resource Management",
                "atomic_topics": [
                  "Energy Proportional Computing",
                  "Workload Consolidation",
                  "Server Consolidation",
                  "Job Batching",
                  "Dynamic Resource Allocation",
                  "Resource Monitoring",
                  "Resource Adaptation",
                  "Utilization Rate Optimization",
                  "Over-Provisioning Prevention"
                ]
              },
              {
                "subdomain": "Cloud and Virtualization",
                "atomic_topics": [
                  "Virtual Machine (VM) Power Management",
                  "Container Energy Efficiency",
                  "Hypervisor Optimization",
                  "VM Migration Strategies",
                  "Serverless Computing Energy",
                  "Multi-Tenancy Resource Sharing",
                  "Cloud Provider Carbon Metrics"
                ]
              }
            ]
          },
          {
            "domain": "Measurement, Modeling, and Metrics",
            "subdomains": [
              {
                "subdomain": "Power and Energy Metrics",
                "atomic_topics": [
                  "Energy (Joules)",
                  "Power (Watts)",
                  "Kilowatt-Hours (kWh)",
                  "Energy-per-Instruction (EPI)",
                  "Energy-Delay Product (EDP)",
                  "Energy-Delay-Squared (ED2P)",
                  "Energy-Delay-Cubed (ED3P)",
                  "Performance per Watt",
                  "Watts per Gbit (W/Gbit)",
                  "FLOPS per Watt"
                ]
              },
              {
                "subdomain": "Power Modeling and Simulation",
                "atomic_topics": [
                  "Analytic Power Models",
                  "Empirical Power Models",
                  "Dynamic Power Modeling",
                  "Leakage Power Modeling",
                  "Subthreshold Leakage Equations",
                  "Butts and Sohi Models",
                  "K-Design and K-Tech Factors",
                  "Thermal Modeling (RC Duals)",
                  "HotSpot Compact Models",
                  "Steady-State vs Localized Heating"
                ]
              },
              {
                "subdomain": "Measurement and Monitoring Tools",
                "atomic_topics": [
                  "Wattch Simulator",
                  "Cacti Power Model",
                  "SimplePower",
                  "PowerTimer",
                  "High Definition Energy Efficiency Monitoring (HDEEM)",
                  "MetricQ Time-Series Infrastructure",
                  "Infrared (IR) Thermal Imaging",
                  "Inverse Heat Transfer Solutions",
                  "RAPL (Running Average Power Limit)",
                  "Grafana API Power Queries",
                  "Hardware Power Meters"
                ]
              },
              {
                "subdomain": "Performance Evaluation Standards",
                "atomic_topics": [
                  "SPEC (Standard Performance Evaluation Cooperation)",
                  "SPEC Power Benchmarks",
                  "SPEC CPU Benchmarks",
                  "Energy Star Certification",
                  "Arm-membench Throughput Benchmark",
                  "Multi-Objective Optimization Models",
                  "Pareto Front Analysis",
                  "Speedup Calculations"
                ]
              }
            ]
          },
          {
            "domain": "Green and Sustainable Computing",
            "subdomains": [
              {
                "subdomain": "Green Software Development",
                "atomic_topics": [
                  "Green Software Foundation Principles",
                  "Energy Efficiency in Software",
                  "Carbon-Aware Computing",
                  "Sustainable Software Design",
                  "Green Coding Practices",
                  "Energy-Efficient Programming Languages",
                  "Code Optimization for Sustainability",
                  "End-to-End Efficiency"
                ]
              },
              {
                "subdomain": "Carbon and Environmental Metrics",
                "atomic_topics": [
                  "Carbon Footprint Measurement",
                  "Carbon Dioxide Emissions (mTon CO2eq)",
                  "User-Centric Carbon Footprints",
                  "Greenhouse Gas Emissions",
                  "Clean Energy vs Fossil Fuels",
                  "Green Energy and Renewable Energy",
                  "High-Carbon vs Low-Carbon Sources",
                  "Primary vs Secondary Energy",
                  "Electricity as Carbon Proxy"
                ]
              },
              {
                "subdomain": "Sustainability Strategies",
                "atomic_topics": [
                  "Carbon Offsetting",
                  "Energy-to-Solution Tracking",
                  "Scientific Results per Megawatt-Hour",
                  "Sustainable Computing Goals",
                  "The Green Grid Consortium",
                  "Energy Reduction vs Neutralization",
                  "Data Center Twins",
                  "Location-Based Energy-Water-Emissions Balance"
                ]
              }
            ]
          },
          {
            "domain": "Scaling Laws and Fundamental Limits",
            "subdomains": [
              {
                "subdomain": "Historical Scaling Trends",
                "atomic_topics": [
                  "Moore's Law",
                  "Dennard Scaling",
                  "Transistor Density Scaling",
                  "Voltage and Current Scaling Limits",
                  "Constant Power Density Era",
                  "End of Dennard Scaling",
                  "CMOS Technology Limits"
                ]
              },
              {
                "subdomain": "Physical and Theoretical Limits",
                "atomic_topics": [
                  "Power Walls",
                  "Dark Silicon",
                  "Thermal Limits",
                  "Landauer Limit",
                  "Speed vs Energy Relationship",
                  "Quadratic Energy-Speed Trade-off",
                  "Exponential Power Increase with Speed",
                  "Soft Error Rate (SER) at Low Voltages"
                ]
              }
            ]
          },
          {
            "domain": "Standards, Frameworks, and Consortiums",
            "subdomains": [
              {
                "subdomain": "Industry Standards",
                "atomic_topics": [
                  "Unified Power Format (UPF) IEEE 1801",
                  "IEEE P2415 Cross-Layer Abstractions",
                  "IEEE P2416 Cross-Layer Abstractions",
                  "ISO/IEC Energy Standards",
                  "ACPI (Advanced Configuration and Power Interface)",
                  "CXL (Compute Express Link)",
                  "PCI-SIG Standards"
                ]
              },
              {
                "subdomain": "Consortiums and Organizations",
                "atomic_topics": [
                  "Green Software Foundation",
                  "The Green Grid",
                  "Energy Efficient HPC (EEHPC) Consortium",
                  "Standard Performance Evaluation Cooperation (SPEC)",
                  "Energy Star Program"
                ]
              }
            ]
          }
        ]
      }
    }
  ]
}