# Compile of main.v failed with 1 errors.
# Compile of reg16.v was successful.
# Compile of ADD.v was successful.
# Compile of AND.v was successful.
# Compile of DECO.v was successful.
# Compile of EXCH.v was successful.
# Compile of INST.v was successful.
# Compile of MOV.v was successful.
# Compile of OR.v was successful.
# Compile of SHR.v was successful.
# Compile of SUB.v was successful.
# Compile of XOR.v was successful.
# Compile of blue.v was successful.
# Compile of instruction.v was successful.
# Compile of PC.v was successful.
# Compile of red.v was successful.
# Compile of ROM.v was successful.
# Compile of carry.v was successful.
# Compile of negative.v was successful.
# Compile of zero.v was successful.
# Compile of reg3.v was successful.
# Compile of becode.v was successful.
# Compile of yellow.v was successful.
# Compile of CLR.v was successful.
# Compile of CMP.v was successful.
# Compile of DECOY.v was successful.
# Compile of EXT.v was successful.
# Compile of INSTY.v was successful.
# Compile of SET.v was successful.
# 29 compiles, 1 failed with 1 error.
# Compile of main.v was successful.
# Compile of main.v was successful.
# Compile of reg16.v was successful.
# Compile of ADD.v was successful.
# Compile of AND.v was successful.
# Compile of DECO.v was successful.
# Compile of EXCH.v was successful.
# Compile of INST.v was successful.
# Compile of MOV.v was successful.
# Compile of OR.v was successful.
# Compile of SHR.v was successful.
# Compile of SUB.v was successful.
# Compile of XOR.v was successful.
# Compile of blue.v was successful.
# Compile of instruction.v was successful.
# Compile of PC.v was successful.
# Compile of red.v was successful.
# Compile of ROM.v was successful.
# Compile of carry.v was successful.
# Compile of negative.v was successful.
# Compile of zero.v was successful.
# Compile of reg3.v was successful.
# Compile of becode.v was successful.
# Compile of yellow.v was successful.
# Compile of CLR.v was successful.
# Compile of CMP.v was successful.
# Compile of DECOY.v was successful.
# Compile of EXT.v was successful.
# Compile of INSTY.v was successful.
# Compile of SET.v was successful.
# Compile of green.v was successful.
# Compile of RAM.v was successful.
# Compile of ST.v was successful.
# 32 compiles, 0 failed with no errors.
vsim work.main
# vsim work.main 
# Start time: 20:34:46 on Dec 02,2023
# Loading work.main
# Loading work.red
# Loading work.reg16
# Loading work.PC_reg
# Loading work.ROM
# Loading work.ADD
# Loading work.blue
# Loading work.instruction
# Loading work.INST
# Loading work.SUB
# Loading work.OR
# Loading work.AND
# Loading work.XOR
# Loading work.SHR
# Loading work.MOV
# Loading work.EXCH
# Loading work.DECO
# Loading work.zero
# Loading work.negative
# Loading work.carry
# Loading work.yellow
# Loading work.CMP
# Loading work.reg3
# Loading work.green
# Loading work.ST
# Loading work.RAM
# Loading work.becode
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'RB'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Blue/Instructions/ADD.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /main/red/ADD File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Red/red.v Line: 19
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'yellow'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'clk'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Yellow/yellow.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'en'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Yellow/yellow.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3722) C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v(41): [TFMPC] - Missing connection for port 'znc_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'addr'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/ST.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /main/green/ST File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/green.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'address'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/RAM.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/green/RAM File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/green.v Line: 21
mem load -i C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Programs/ADDSUB.mem /main/red/ROM/memory
mem save -o C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Programs/SRLD.mem -f mti -data symbolic -addr hex /main/red/ROM/memory
mem save -o C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Programs/SRLD.mem -f mti -data hex -addr hex /main/red/ROM/memory
mem load -i C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Programs/ADDSUB.mem /main/red/ROM/memory
mem load -i C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Programs/SRLD.mem /main/red/ROM/memory
add wave -position end  sim:/main/clk
add wave -position end  sim:/main/A_in
add wave -position end  sim:/main/B_in
force -freeze sim:/main/A_in 1 0
force -freeze sim:/main/B_in 11 0
force -freeze sim:/main/A_in 0000000000000001 0
force -freeze sim:/main/A_in 111 0
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/main/opCode
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'RB'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Blue/Instructions/ADD.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /main/red/ADD File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Red/red.v Line: 19
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'yellow'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'clk'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Yellow/yellow.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'en'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Yellow/yellow.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3722) C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v(41): [TFMPC] - Missing connection for port 'znc_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'addr'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/ST.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /main/green/ST File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/green.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'address'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/RAM.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/green/RAM File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/green.v Line: 21
mem load -i C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Programs/SRLD.mem /main/red/ROM/memory
force -freeze sim:/main/A_in 111 0
force -freeze sim:/main/B_in 11 0
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'RB'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Blue/Instructions/ADD.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /main/red/ADD File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Red/red.v Line: 19
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'yellow'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'clk'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Yellow/yellow.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'en'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Yellow/yellow.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3722) C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v(41): [TFMPC] - Missing connection for port 'znc_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'addr'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/ST.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /main/green/ST File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/green.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'address'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/RAM.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/green/RAM File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/green.v Line: 21
force -freeze sim:/main/opCode h2004 0
# Invalid binary digit: h.
# ** UI-Msg: (vsim-4011) Invalid force value: h2004 0.
# 
force -freeze sim:/main/opCode 16'h2004 0
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
force -freeze sim:/main/A_in 0 0
force -freeze sim:/main/B_in 0 0
run
run
run
run
add wave -position end sim:/main/green/ST/*
run
run
run
run
run
run
add wave -position end sim:/main/green/RAM/*
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
run
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
run
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
run
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
run
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
run
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
run
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
run
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# checkArgs: WlfValueId for /main/green/RAM/WE has no logfile info. (an=00000000, channel=1DC28A48)
# Compile of main.v was successful.
# Compile of reg16.v was successful.
# Compile of ADD.v was successful.
# Compile of AND.v was successful.
# Compile of DECO.v was successful.
# Compile of EXCH.v was successful.
# Compile of INST.v was successful.
# Compile of MOV.v was successful.
# Compile of OR.v was successful.
# Compile of SHR.v was successful.
# Compile of SUB.v was successful.
# Compile of XOR.v was successful.
# Compile of blue.v was successful.
# Compile of instruction.v was successful.
# Compile of PC.v was successful.
# Compile of red.v was successful.
# Compile of ROM.v was successful.
# Compile of carry.v was successful.
# Compile of negative.v was successful.
# Compile of zero.v was successful.
# Compile of reg3.v was successful.
# Compile of becode.v was successful.
# Compile of yellow.v was successful.
# Compile of CLR.v was successful.
# Compile of CMP.v was successful.
# Compile of DECOY.v was successful.
# Compile of EXT.v was successful.
# Compile of INSTY.v was successful.
# Compile of SET.v was successful.
# Compile of green.v was successful.
# Compile of RAM.v was successful.
# Compile of ST.v was successful.
# 32 compiles, 0 failed with no errors.
vsim work.main
# End time: 20:44:01 on Dec 02,2023, Elapsed time: 0:09:15
# Errors: 0, Warnings: 9
# vsim work.main 
# Start time: 20:44:01 on Dec 02,2023
# Loading work.main
# Loading work.red
# Loading work.reg16
# Loading work.PC_reg
# Loading work.ROM
# Loading work.ADD
# Loading work.blue
# Loading work.instruction
# Loading work.INST
# Loading work.SUB
# Loading work.OR
# Loading work.AND
# Loading work.XOR
# Loading work.SHR
# Loading work.MOV
# Loading work.EXCH
# Loading work.DECO
# Loading work.zero
# Loading work.negative
# Loading work.carry
# Loading work.yellow
# Loading work.CMP
# Loading work.reg3
# Loading work.green
# Loading work.ST
# Loading work.RAM
# Loading work.becode
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'RB'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Blue/Instructions/ADD.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /main/red/ADD File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Red/red.v Line: 19
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'yellow'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'clk'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Yellow/yellow.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'en'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Yellow/yellow.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3722) C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v(41): [TFMPC] - Missing connection for port 'znc_in'.
mem load -i C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Programs/SRLD.mem /main/red/ROM/memory
add wave -position end  sim:/main/clk
add wave -position end  sim:/main/A_in
add wave -position end  sim:/main/B_in
force -freeze sim:/main/A_in 0 0
force -freeze sim:/main/B_in 0 0
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
# Compile of green.v was successful.
# Compile of LD.v was successful.
vsim work.main
# End time: 20:50:30 on Dec 02,2023, Elapsed time: 0:06:29
# Errors: 0, Warnings: 9
# vsim work.main 
# Start time: 20:50:30 on Dec 02,2023
# Loading work.main
# Loading work.red
# Loading work.reg16
# Loading work.PC_reg
# Loading work.ROM
# Loading work.ADD
# Loading work.blue
# Loading work.instruction
# Loading work.INST
# Loading work.SUB
# Loading work.OR
# Loading work.AND
# Loading work.XOR
# Loading work.SHR
# Loading work.MOV
# Loading work.EXCH
# Loading work.DECO
# Loading work.zero
# Loading work.negative
# Loading work.carry
# Loading work.yellow
# Loading work.CMP
# Loading work.reg3
# Loading work.green
# Loading work.LD
# Loading work.ST
# Loading work.RAM
# Loading work.becode
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'RB'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Blue/Instructions/ADD.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /main/red/ADD File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Red/red.v Line: 19
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'yellow'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'clk'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Yellow/yellow.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'en'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Yellow/yellow.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3722) C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v(41): [TFMPC] - Missing connection for port 'znc_in'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'green'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /main/green File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 42
# ** Warning: (vsim-3722) C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v(42): [TFMPC] - Missing connection for port 'A_out'.
add wave -position end  sim:/main/clk
mem load -filltype value -filldata {0000 } -fillradix hexadecimal /main/green/RAM/memory(0)
add wave -position end  sim:/main/opCode
add wave -position end  sim:/main/A_out
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/opCode h'FFFF 0
# Invalid (0-size) sized constant.
# ** UI-Msg: (vsim-4011) Invalid force value: h'FFFF 0.
# 
force -freeze sim:/main/opCode 'hFFFF 0
force -freeze sim:/main/opCode '0000 0
# Invalid radix for based number: 0.
# ** UI-Msg: (vsim-4011) Invalid force value: '0000 0.
# 
run
run
run
run
run
force -freeze sim:/main/opCode 'h0000 0
run
run
run
run
mem load -filltype value -filldata 0000 -fillradix hexadecimal /main/green/RAM/memory(0)
run
run
run
run
run
run
add wave -position end sim:/main/green/RAM/*
force -freeze sim:/main/green/RAM/WE 0 0
run
run
run
run
run
run
mem load -filltype value -filldata 0000 -fillradix hexadecimal /main/green/RAM/memory(0)
run
run
run
run
run
run
add wave -position end sim:/main/green/LD/*
run
run
run
run
run
mem load -filltype value -filldata FFFF -fillradix hexadecimal /main/green/RAM/memory(0)
run
run
run
run
run
run
add wave -position end sim:/main/green/*
run
run
run
run
add wave -position end sim:/main/becode/*
run
run
run
run
run
run
run
# Compile of main.v was successful.
vsim work.main
# End time: 20:56:54 on Dec 02,2023, Elapsed time: 0:06:24
# Errors: 0, Warnings: 9
# vsim work.main 
# Start time: 20:56:54 on Dec 02,2023
# Loading work.main
# Loading work.red
# Loading work.reg16
# Loading work.PC_reg
# Loading work.ROM
# Loading work.ADD
# Loading work.blue
# Loading work.instruction
# Loading work.INST
# Loading work.SUB
# Loading work.OR
# Loading work.AND
# Loading work.XOR
# Loading work.SHR
# Loading work.MOV
# Loading work.EXCH
# Loading work.DECO
# Loading work.zero
# Loading work.negative
# Loading work.carry
# Loading work.yellow
# Loading work.CMP
# Loading work.reg3
# Loading work.green
# Loading work.LD
# Loading work.ST
# Loading work.RAM
# Loading work.becode
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'RB'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Blue/Instructions/ADD.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /main/red/ADD File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Red/red.v Line: 19
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'yellow'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'clk'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Yellow/yellow.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'en'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Yellow/yellow.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3722) C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v(41): [TFMPC] - Missing connection for port 'znc_in'.
add wave -position end  sim:/main/clk
add wave -position end  sim:/main/A_out
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
add wave -position end  sim:/main/opCode
force -freeze sim:/main/opCode 0000 0
force -freeze sim:/main/opCode 0000000000000000 0
mem load -filltype value -filldata FFFF -fillradix hexadecimal /main/green/RAM/memory(0)
run
run
run
run
run
# Compile of main.v was successful.
# Compile of main.v was successful.
# Compile of reg16.v was successful.
# Compile of ADD.v was successful.
# Compile of AND.v was successful.
# Compile of DECO.v was successful.
# Compile of EXCH.v was successful.
# Compile of INST.v was successful.
# Compile of MOV.v was successful.
# Compile of OR.v was successful.
# Compile of SHR.v was successful.
# Compile of SUB.v was successful.
# Compile of XOR.v was successful.
# Compile of blue.v was successful.
# Compile of instruction.v was successful.
# Compile of PC.v was successful.
# Compile of red.v was successful.
# Compile of ROM.v was successful.
# Compile of carry.v was successful.
# Compile of negative.v was successful.
# Compile of zero.v was successful.
# Compile of reg3.v was successful.
# Compile of becode.v was successful.
# Compile of yellow.v was successful.
# Compile of CLR.v was successful.
# Compile of CMP.v was successful.
# Compile of DECOY.v was successful.
# Compile of EXT.v was successful.
# Compile of INSTY.v was successful.
# Compile of SET.v was successful.
# Compile of green.v failed with 1 errors.
# Compile of RAM.v was successful.
# Compile of ST.v was successful.
# Compile of LD.v was successful.
# 33 compiles, 1 failed with 1 error.
# Compile of main.v was successful.
# Compile of main.v was successful.
# Compile of reg16.v was successful.
# Compile of ADD.v was successful.
# Compile of AND.v was successful.
# Compile of DECO.v was successful.
# Compile of EXCH.v was successful.
# Compile of INST.v was successful.
# Compile of MOV.v was successful.
# Compile of OR.v was successful.
# Compile of SHR.v was successful.
# Compile of SUB.v was successful.
# Compile of XOR.v was successful.
# Compile of blue.v was successful.
# Compile of instruction.v was successful.
# Compile of PC.v was successful.
# Compile of red.v was successful.
# Compile of ROM.v was successful.
# Compile of carry.v was successful.
# Compile of negative.v was successful.
# Compile of zero.v was successful.
# Compile of reg3.v was successful.
# Compile of becode.v was successful.
# Compile of yellow.v was successful.
# Compile of CLR.v was successful.
# Compile of CMP.v was successful.
# Compile of DECOY.v was successful.
# Compile of EXT.v was successful.
# Compile of INSTY.v was successful.
# Compile of SET.v was successful.
# Compile of green.v was successful.
# Compile of RAM.v was successful.
# Compile of ST.v was successful.
# Compile of LD.v was successful.
# 33 compiles, 0 failed with no errors.
vsim work.main
# End time: 21:00:59 on Dec 02,2023, Elapsed time: 0:04:05
# Errors: 0, Warnings: 10
# vsim work.main 
# Start time: 21:00:59 on Dec 02,2023
# Loading work.main
# Loading work.red
# Loading work.reg16
# Loading work.PC_reg
# Loading work.ROM
# Loading work.ADD
# Loading work.blue
# Loading work.instruction
# Loading work.INST
# Loading work.SUB
# Loading work.OR
# Loading work.AND
# Loading work.XOR
# Loading work.SHR
# Loading work.MOV
# Loading work.EXCH
# Loading work.DECO
# Loading work.zero
# Loading work.negative
# Loading work.carry
# Loading work.yellow
# Loading work.CMP
# Loading work.reg3
# Loading work.green
# Loading work.LD
# Loading work.RAM
# Loading work.becode
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'RB'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Blue/Instructions/ADD.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /main/red/ADD File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Red/red.v Line: 19
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'yellow'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'clk'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Yellow/yellow.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'en'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Yellow/yellow.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3722) C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v(41): [TFMPC] - Missing connection for port 'znc_in'.
add wave -position end  sim:/main/clk
add wave -position end  sim:/main/WE
force -freeze sim:/main/WE 0 0
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
add wave -position end  sim:/main/A_out
add wave -position end  sim:/main/opCode
force -freeze sim:/main/opCode 0000 0
mem load -filltype value -filldata ffff -fillradix hexadecimal /main/green/RAM/memory(0)
run
run
run
run
run
run
force -freeze sim:/main/opCode 'h0800 0
run
run
run
force -freeze sim:/main/opCode 0001100000000000 0
run
run
force -freeze sim:/main/opCode 'h0800 0
run
run
run
force -freeze sim:/main/opCode 'h0400 0
run
run
run
run
run
run
run
run
force -freeze sim:/main/opCode 'h04ff 0
run
run
run
run
force -freeze sim:/main/opCode 0000110011111111 0
run
run
run
run
force -freeze sim:/main/opCode 0000011011111111 0
run
run
run
run
vlog -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:15:32 on Dec 02,2023
# vlog -reportprogress 300 -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v 
# -- Compiling module LD
# ** Error (suppressible): C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(14): (vlog-13299) Undefined variable: 'A_in'.
# ** Error (suppressible): C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(14): (vlog-13299) Undefined variable: 'B_in'.
# ** Error: (vlog-13069) C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(22): near "[": syntax error, unexpected '['.
# ** Error: (vlog-13069) C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(24): near "[": syntax error, unexpected '['.
# ** Error: (vlog-13069) C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(28): near "endmodule": syntax error, unexpected endmodule, expecting ';' or ','.
# End time: 21:15:32 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:15:54 on Dec 02,2023
# vlog -reportprogress 300 -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v 
# -- Compiling module LD
# ** Error (suppressible): C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(14): (vlog-13299) Undefined variable: 'A_in'.
# ** Error (suppressible): C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(14): (vlog-13299) Undefined variable: 'B_in'.
# ** Error: (vlog-13069) C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(28): near "endmodule": syntax error, unexpected endmodule, expecting ';' or ','.
# End time: 21:15:55 on Dec 02,2023, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:03 on Dec 02,2023
# vlog -reportprogress 300 -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v 
# -- Compiling module LD
# ** Error (suppressible): C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(14): (vlog-13299) Undefined variable: 'A_in'.
# ** Error (suppressible): C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(14): (vlog-13299) Undefined variable: 'B_in'.
# ** Error: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(5): (vlog-2730) Undefined variable: 'A_in'.
# ** Error: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(5): (vlog-13294) Identifier must be declared with a port mode: A_in.
# ** Error: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(5): (vlog-2730) Undefined variable: 'B_in'.
# ** Error: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(5): (vlog-13294) Identifier must be declared with a port mode: B_in.
# End time: 21:16:03 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:32 on Dec 02,2023
# vlog -reportprogress 300 -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v 
# -- Compiling module LD
# ** Error: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(18): The generate if condition must be a constant expression.
# ** Error: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(21): The generate if condition must be a constant expression.
# End time: 21:16:32 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:54 on Dec 02,2023
# vlog -reportprogress 300 -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v 
# -- Compiling module LD
# ** Error: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(18): The generate if condition must be a constant expression.
# ** Error: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(21): The generate if condition must be a constant expression.
# End time: 21:16:54 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:46 on Dec 02,2023
# vlog -reportprogress 300 -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v 
# -- Compiling module LD
# ** Error: (vlog-13069) C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(17): near "ins": syntax error, unexpected IDENTIFIER, expecting '('.
# End time: 21:17:46 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:00 on Dec 02,2023
# vlog -reportprogress 300 -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v 
# -- Compiling module LD
# ** Error: (vlog-13069) C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(20): near "ins": syntax error, unexpected IDENTIFIER, expecting '('.
# End time: 21:18:00 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:08 on Dec 02,2023
# vlog -reportprogress 300 -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v 
# -- Compiling module LD
# ** Error: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(17): The generate if condition must be a constant expression.
# ** Error: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(20): The generate if condition must be a constant expression.
# End time: 21:18:08 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:52 on Dec 02,2023
# vlog -reportprogress 300 -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v 
# -- Compiling module LD
# ** Error: (vlog-13069) C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(19): near "=": syntax error, unexpected '=', expecting '('.
# End time: 21:18:52 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:01 on Dec 02,2023
# vlog -reportprogress 300 -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v 
# -- Compiling module LD
# ** Error: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(19): (vlog-2110) Illegal reference to net "temp".
# ** Error: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(22): (vlog-2110) Illegal reference to net "temp".
# ** Error: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(24): (vlog-2110) Illegal reference to net "temp".
# End time: 21:19:01 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:18 on Dec 02,2023
# vlog -reportprogress 300 -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v 
# -- Compiling module LD
# ** Error: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(19): LHS in procedural continuous assignment may not be a net: temp.
# ** Error: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(22): LHS in procedural continuous assignment may not be a net: temp.
# ** Error: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(24): LHS in procedural continuous assignment may not be a net: temp.
# End time: 21:19:18 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:35 on Dec 02,2023
# vlog -reportprogress 300 -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v 
# -- Compiling module LD
# ** Error: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(19): (vlog-2110) Illegal reference to net "temp".
# ** Error: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(22): (vlog-2110) Illegal reference to net "temp".
# ** Error: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v(24): (vlog-2110) Illegal reference to net "temp".
# End time: 21:19:35 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:48 on Dec 02,2023
# vlog -reportprogress 300 -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v 
# -- Compiling module LD
# 
# Top level modules:
# 	LD
# End time: 21:19:48 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:56 on Dec 02,2023
# vlog -reportprogress 300 -work work C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Green/LD.v 
# -- Compiling module LD
# 
# Top level modules:
# 	LD
# End time: 21:19:56 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of green.v was successful.
# Compile of LD.v was successful.
vsim work.main
# End time: 21:20:19 on Dec 02,2023, Elapsed time: 0:19:20
# Errors: 0, Warnings: 8
# vsim work.main 
# Start time: 21:20:19 on Dec 02,2023
# Loading work.main
# Loading work.red
# Loading work.reg16
# Loading work.PC_reg
# Loading work.ROM
# Loading work.ADD
# Loading work.blue
# Loading work.instruction
# Loading work.INST
# Loading work.SUB
# Loading work.OR
# Loading work.AND
# Loading work.XOR
# Loading work.SHR
# Loading work.MOV
# Loading work.EXCH
# Loading work.DECO
# Loading work.zero
# Loading work.negative
# Loading work.carry
# Loading work.yellow
# Loading work.CMP
# Loading work.reg3
# Loading work.green
# Loading work.LD
# Loading work.RAM
# Loading work.becode
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'RB'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Blue/Instructions/ADD.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /main/red/ADD File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Red/red.v Line: 19
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'yellow'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'clk'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Yellow/yellow.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'en'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Yellow/yellow.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v Line: 41
# ** Warning: (vsim-3722) C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Main/main.v(41): [TFMPC] - Missing connection for port 'znc_in'.
add wave -position end  sim:/main/clk
noforce sim:/main/clk
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
add wave -position end  sim:/main/A_out
add wave -position end  sim:/main/opCode
force -freeze sim:/main/opCode 'h0400 0
run
run
run
run
add wave -position end  sim:/main/A_in
run
run
run
run
add wave -position end  sim:/main/A_green
run -continue
run
run
run
add wave -position end sim:/main/green/LD/*
run
run
run
run
# Compile of LD.v failed with 1 errors.
# Compile of LD.v failed with 5 errors.
# Compile of LD.v was successful.
vsim work.LD
# End time: 21:33:23 on Dec 02,2023, Elapsed time: 0:13:04
# Errors: 0, Warnings: 9
# vsim work.LD 
# Start time: 21:33:23 on Dec 02,2023
# Loading work.LD
add wave -position end  sim:/LD/data
add wave -position end  sim:/LD/ins
add wave -position end  sim:/LD/A_in
add wave -position end  sim:/LD/B_in
add wave -position end  sim:/LD/addr
add wave -position end  sim:/LD/out
force -freeze sim:/LD/ins 'h0000 0
run
run
run
run
force -freeze sim:/LD/data 0 0
run
run
# Compile of LD.v was successful.
vsim work.LD
# End time: 21:35:13 on Dec 02,2023, Elapsed time: 0:01:50
# Errors: 0, Warnings: 2
# vsim work.LD 
# Start time: 21:35:13 on Dec 02,2023
# Loading work.LD
add wave -position end  sim:/LD/data
add wave -position end  sim:/LD/ins
add wave -position end  sim:/LD/A_in
add wave -position end  sim:/LD/B_in
add wave -position end  sim:/LD/addr
add wave -position end  sim:/LD/out
force -freeze sim:/LD/data 0 0
force -freeze sim:/LD/ins 0 0
run
run
run
run
force -freeze sim:/LD/addr 11111111 0
run
run
run
force -freeze sim:/LD/A_in 000000000000000 0
force -freeze sim:/LD/B_in 0 0
force -freeze sim:/LD/A_in 0010000000000000 0
run
run
run
run
noforce sim:/LD/B_in
noforce sim:/LD/A_in
run
run
run
run
run
force -freeze sim:/LD/ins 'h04ff 0
run
run
run
run
run
force -freeze sim:/LD/A_in 0 0
force -freeze sim:/LD/B_in 0 0
run
run
run
run
force -freeze sim:/LD/A_in 'hffff 0
run
run
run
run
run
force -freeze sim:/LD/addr 01010101010 0
run
run
run
run
run
noforce sim:/LD/addr
force -freeze sim:/LD/ins 000001001010101010 0
run
run
run
run
run
run
force -freeze sim:/LD/ins 0000000000000000000 0
run
run
run
run
run
run
force -freeze sim:/LD/data 0000000000000001 0
run
run
run
run
run
force -freeze sim:/LD/ins 0000010000000000 0
run
run
run
run
run
force -freeze sim:/LD/B_in 1010000000000000000 0
run
run
run
run
force -freeze sim:/LD/B_in 0010100000000000 0
run
run
run
run
run
force -freeze sim:/LD/ins 0000110000000000 0
run
run
run
run
run
force -freeze sim:/LD/ins 0000110000000011 0
run
run
run
force -freeze sim:/LD/ins 0001110000000011 0
run
run
run
run
force -freeze sim:/LD/ins 0000111000000011 0
run
run
run
run
force -freeze sim:/LD/ins 0000011000000011 0
run
run
run
run
force -freeze sim:/LD/ins 0000010000000011 0
run
run
run
run
