Running: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/ram_test_isim_beh.exe -prj /home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/ram_test_beh.prj work.ram_test work.glbl 
ISim P.40xd (signature 0xfbc00daa)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/SRAM_8K.v" into library work
Analyzing Verilog file "/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/ram_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.3/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/wf1772ip_pkg.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 85660 KB
Fuse CPU Usage: 740 ms
Compiling module SRAM_8K
Compiling module ram_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/ram_test_isim_beh.exe
Fuse Memory Usage: 2218676 KB
Fuse CPU Usage: 750 ms
GCC CPU Usage: 120 ms
