// Seed: 1780962131
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input wand id_2,
    input wire id_3,
    input wand id_4
);
  assign id_1 = 1;
  assign module_1.type_22 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output wor id_2,
    output wand id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wire id_6,
    input tri0 id_7,
    input supply1 id_8,
    output supply0 id_9,
    output tri0 id_10,
    output supply1 id_11,
    output tri0 id_12,
    output tri id_13,
    output tri1 id_14,
    output tri0 id_15,
    output logic id_16
);
  final begin : LABEL_0
    if (1) id_16 <= 1;
  end
  wire id_18;
  module_0 modCall_1 (
      id_15,
      id_2,
      id_6,
      id_4,
      id_8
  );
endmodule
