# mixsignalfpga
Mixed Signal SoC (RISC-V based Core + PLL) on FPGA

### ABOUT THE WORKSHOP
Mixed Signal SoC (RISC-V based Core + PLL) on FPGA
### AUTHOR OF THE WORKSHOP
#### Shivani Shah
#### Mr. Kunal Ghosh
Co-founder of VLSI System Design (VSD) Corporation Private Limited
#### Mr. Steve Hoover
Founder of RedwoodEDA Inc.
### AGENDA
 [Day 1 : ](#Day1)
  * [Part 1: In](#Part1-Introduction-to-RISC-V-basic-keywords)
  * [Part 2: Labw](#Part2-Labwork-for-RISC-V-software-toolchain)
  * [Part 3: Inte](#Part3-Integer-number-representation)
 
![](mixfpga/mixfpga.png)
![](mixfpga/mixfpga_vfiles.png)
![](mixfpga/mixfpga_vfiles_rvmyth.png)
![](mixfpga/mixfpga_vfiles_gtkwave.png)
![](mixfpga/mixfpga_gtkwave_decimal.png)
![](mixfpga/mixfpga_gtkwave_analog.png)
![](mixfpga/mixfpga_vivado_project.png)
![](mixfpga/mixfpga_vivado_addfiles.png)
![](mixfpga/mixfpga_vivado_top_SoCv.png)
![](mixfpga/mixfpga_vivado_headerinrvmyth.png)
![](mixfpga/mixfpga_vivado_ippll.png)
![](mixfpga/mixfpga_vivado_ippllbufin.png)
![](mixfpga/mixfpga_vivado_ila.png)
![](mixfpga/mixfpga_vivado_tb.png)
![](mixfpga/mixfpga_vivado_runsimulation.png)
![](mixfpga2/mixfpga_vivado_frequencyanalog.png)
![](mixfpga2/mixfpga_vivado_constraint.png)
![](mixfpga2/mixfpga_vivado_synthesiscomplete.png)
![](mixfpga2/mixfpga_vivado_implementationfail.png)
![](mixfpga2/mixfpga_vivado_holdviolations.png)
![](mixfpga2/mixfpga_vivado_holdviolationspath70.png)
![](mixfpga2/mixfpga_vivado_holdviolationspath69.png)
![](mixfpga2/mixfpga_vivado_constrainedited.png)
![](mixfpga2/mixfpga_vivado_implementationcomplete.png)
![](mixfpga2/mixfpga_vivado_implementationcomplet2.png)
![](mixfpga2/mixfpga_vivado_generatebitstream.png)
![](mixfpga2/mixfpga_vivado_openmanager.png)
![](mixfpga2/mixfpga_vivado_noboard.png)

