/*
 * Copyright 2017-2018 NXP
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#ifndef __LX2160ARDB_QIXIS_H__
#define __LX2160ARDB_QIXIS_H__

/* Definitions of QIXIS Registers for LX2160QDS */

/* SYSCLK */
#define QIXIS_SYSCLK_100		0x0

/* DDRCLK */
#define QIXIS_DDRCLK_100		0x0

/* BRDCFG2 - SD clock*/
#define QIXIS_SDCLK1_100		0x0
#define QIXIS_SDCLK1_125		0x1
#define QIXIS_SDCLK1_156		0x2
#define QIXIS_SDCLK1_161		0x3
#define QIXIS_SDCLK1_322		0x4
#define QIXIS_SDCLK1_100_SP		0xf

#endif
