Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Oct 27 19:00:20 2020
| Host         : CEBA-X1C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.696        0.000                      0                10879        0.086        0.000                      0                10879        3.000        0.000                       0                  3412  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     8.408        0.000                       0                     3  
  cpu_clk_clk_pll          0.696        0.000                      0                10813        0.086        0.000                      0                10813        8.870        0.000                       0                  3307  
  timer_clk_clk_pll        6.698        0.000                      0                   66        0.118        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.498ns  (logic 5.143ns (27.803%)  route 13.355ns (72.197%))
  Logic Levels:           18  (CARRY4=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 18.825 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.364ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        1.824    -1.364    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y1          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.761 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.288     3.050    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_6[0]
    SLICE_X117Y59        LUT6 (Prop_lut6_I3_O)        0.105     3.155 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.155    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6_n_0
    SLICE_X117Y59        MUXF7 (Prop_muxf7_I1_O)      0.182     3.337 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.337    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X117Y59        MUXF8 (Prop_muxf8_I1_O)      0.079     3.416 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.524     3.939    bridge_1x2/douta[0]
    SLICE_X114Y66        LUT4 (Prop_lut4_I0_O)        0.267     4.206 r  bridge_1x2/ms_to_ws_bus_r[32]_i_3/O
                         net (fo=2, routed)           0.395     4.602    bridge_1x2/cpu_data_rdata[0]
    SLICE_X112Y66        LUT6 (Prop_lut6_I5_O)        0.275     4.877 r  bridge_1x2/ms_to_ws_bus_r[56]_i_5/O
                         net (fo=1, routed)           0.250     5.127    bridge_1x2/ms_to_ws_bus_r[56]_i_5_n_0
    SLICE_X110Y66        LUT3 (Prop_lut3_I2_O)        0.105     5.232 r  bridge_1x2/ms_to_ws_bus_r[56]_i_2/O
                         net (fo=2, routed)           0.671     5.902    cpu/mem_stage/ms_to_ws_bus_r_reg[32]_1
    SLICE_X110Y73        LUT5 (Prop_lut5_I1_O)        0.105     6.007 r  cpu/mem_stage/ms_to_ws_bus_r[32]_i_1/O
                         net (fo=3, routed)           0.565     6.573    cpu/mem_stage/D[0]
    SLICE_X105Y79        LUT6 (Prop_lut6_I0_O)        0.105     6.678 r  cpu/mem_stage/ds_to_es_bus_r[64]_i_2/O
                         net (fo=2, routed)           0.687     7.365    cpu/exe_stage/ds_to_es_bus_r_reg[64]_0
    SLICE_X102Y81        LUT3 (Prop_lut3_I2_O)        0.126     7.491 r  cpu/exe_stage/ds_to_es_bus_r[64]_i_1/O
                         net (fo=6, routed)           1.034     8.525    cpu/exe_stage/reg_LO_reg[31]_0[0]
    SLICE_X94Y81         LUT6 (Prop_lut6_I2_O)        0.283     8.808 r  cpu/exe_stage/rs_eq_rt_carry_i_4/O
                         net (fo=1, routed)           0.000     8.808    cpu/id_stage/rs_eq_rt_carry__0_0[0]
    SLICE_X94Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.231 r  cpu/id_stage/rs_eq_rt_carry/CO[3]
                         net (fo=1, routed)           0.000     9.231    cpu/id_stage/rs_eq_rt_carry_n_0
    SLICE_X94Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.331 r  cpu/id_stage/rs_eq_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.331    cpu/id_stage/rs_eq_rt_carry__0_n_0
    SLICE_X94Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.522 r  cpu/id_stage/rs_eq_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.541    10.063    cpu/id_stage/rs_eq_rt
    SLICE_X91Y90         LUT6 (Prop_lut6_I1_O)        0.252    10.315 r  cpu/id_stage/fs_pc[31]_i_15/O
                         net (fo=1, routed)           0.264    10.579    cpu/id_stage/fs_pc[31]_i_15_n_0
    SLICE_X90Y90         LUT6 (Prop_lut6_I5_O)        0.105    10.684 r  cpu/id_stage/fs_pc[31]_i_5/O
                         net (fo=32, routed)          0.806    11.490    cpu/id_stage/fs_to_ds_bus_r_reg[48]_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I2_O)        0.105    11.595 r  cpu/id_stage/fs_pc[14]_i_1/O
                         net (fo=9, routed)           0.890    12.485    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra[12]
    SLICE_X74Y99         LUT3 (Prop_lut3_I0_O)        0.105    12.590 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          1.745    14.335    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[185].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X54Y139        LUT5 (Prop_lut5_I4_O)        0.105    14.440 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[185].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__31/O
                         net (fo=4, routed)           2.694    17.134    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X2Y48         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        1.492    18.825    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_init.ram/clka
    RAMB36_X2Y48         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.304    
                         clock uncertainty           -0.087    18.217    
    RAMB36_X2Y48         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.830    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.830    
                         arrival time                         -17.134    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[185].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.487ns  (logic 5.143ns (27.820%)  route 13.344ns (72.180%))
  Logic Levels:           18  (CARRY4=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.085ns = ( 18.915 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.364ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        1.824    -1.364    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y1          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.761 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.288     3.050    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_6[0]
    SLICE_X117Y59        LUT6 (Prop_lut6_I3_O)        0.105     3.155 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.155    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6_n_0
    SLICE_X117Y59        MUXF7 (Prop_muxf7_I1_O)      0.182     3.337 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.337    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X117Y59        MUXF8 (Prop_muxf8_I1_O)      0.079     3.416 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.524     3.939    bridge_1x2/douta[0]
    SLICE_X114Y66        LUT4 (Prop_lut4_I0_O)        0.267     4.206 r  bridge_1x2/ms_to_ws_bus_r[32]_i_3/O
                         net (fo=2, routed)           0.395     4.602    bridge_1x2/cpu_data_rdata[0]
    SLICE_X112Y66        LUT6 (Prop_lut6_I5_O)        0.275     4.877 r  bridge_1x2/ms_to_ws_bus_r[56]_i_5/O
                         net (fo=1, routed)           0.250     5.127    bridge_1x2/ms_to_ws_bus_r[56]_i_5_n_0
    SLICE_X110Y66        LUT3 (Prop_lut3_I2_O)        0.105     5.232 r  bridge_1x2/ms_to_ws_bus_r[56]_i_2/O
                         net (fo=2, routed)           0.671     5.902    cpu/mem_stage/ms_to_ws_bus_r_reg[32]_1
    SLICE_X110Y73        LUT5 (Prop_lut5_I1_O)        0.105     6.007 r  cpu/mem_stage/ms_to_ws_bus_r[32]_i_1/O
                         net (fo=3, routed)           0.565     6.573    cpu/mem_stage/D[0]
    SLICE_X105Y79        LUT6 (Prop_lut6_I0_O)        0.105     6.678 r  cpu/mem_stage/ds_to_es_bus_r[64]_i_2/O
                         net (fo=2, routed)           0.687     7.365    cpu/exe_stage/ds_to_es_bus_r_reg[64]_0
    SLICE_X102Y81        LUT3 (Prop_lut3_I2_O)        0.126     7.491 r  cpu/exe_stage/ds_to_es_bus_r[64]_i_1/O
                         net (fo=6, routed)           1.034     8.525    cpu/exe_stage/reg_LO_reg[31]_0[0]
    SLICE_X94Y81         LUT6 (Prop_lut6_I2_O)        0.283     8.808 r  cpu/exe_stage/rs_eq_rt_carry_i_4/O
                         net (fo=1, routed)           0.000     8.808    cpu/id_stage/rs_eq_rt_carry__0_0[0]
    SLICE_X94Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.231 r  cpu/id_stage/rs_eq_rt_carry/CO[3]
                         net (fo=1, routed)           0.000     9.231    cpu/id_stage/rs_eq_rt_carry_n_0
    SLICE_X94Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.331 r  cpu/id_stage/rs_eq_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.331    cpu/id_stage/rs_eq_rt_carry__0_n_0
    SLICE_X94Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.522 r  cpu/id_stage/rs_eq_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.541    10.063    cpu/id_stage/rs_eq_rt
    SLICE_X91Y90         LUT6 (Prop_lut6_I1_O)        0.252    10.315 r  cpu/id_stage/fs_pc[31]_i_15/O
                         net (fo=1, routed)           0.264    10.579    cpu/id_stage/fs_pc[31]_i_15_n_0
    SLICE_X90Y90         LUT6 (Prop_lut6_I5_O)        0.105    10.684 r  cpu/id_stage/fs_pc[31]_i_5/O
                         net (fo=32, routed)          0.806    11.490    cpu/id_stage/fs_to_ds_bus_r_reg[48]_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I2_O)        0.105    11.595 r  cpu/id_stage/fs_pc[14]_i_1/O
                         net (fo=9, routed)           0.890    12.485    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra[12]
    SLICE_X74Y99         LUT3 (Prop_lut3_I0_O)        0.105    12.590 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          1.745    14.335    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[185].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X54Y139        LUT5 (Prop_lut5_I4_O)        0.105    14.440 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[185].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__31/O
                         net (fo=4, routed)           2.683    17.123    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[185].ram.r/prim_init.ram/addra_13_sn_1
    RAMB36_X0Y40         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[185].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        1.582    18.915    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[185].ram.r/prim_init.ram/clka
    RAMB36_X0Y40         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[185].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.394    
                         clock uncertainty           -0.087    18.307    
    RAMB36_X0Y40         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.920    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[185].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.920    
                         arrival time                         -17.123    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[178].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.264ns  (logic 5.143ns (28.159%)  route 13.121ns (71.841%))
  Logic Levels:           18  (CARRY4=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.364ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        1.824    -1.364    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y1          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.761 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.288     3.050    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_6[0]
    SLICE_X117Y59        LUT6 (Prop_lut6_I3_O)        0.105     3.155 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.155    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6_n_0
    SLICE_X117Y59        MUXF7 (Prop_muxf7_I1_O)      0.182     3.337 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.337    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X117Y59        MUXF8 (Prop_muxf8_I1_O)      0.079     3.416 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.524     3.939    bridge_1x2/douta[0]
    SLICE_X114Y66        LUT4 (Prop_lut4_I0_O)        0.267     4.206 r  bridge_1x2/ms_to_ws_bus_r[32]_i_3/O
                         net (fo=2, routed)           0.395     4.602    bridge_1x2/cpu_data_rdata[0]
    SLICE_X112Y66        LUT6 (Prop_lut6_I5_O)        0.275     4.877 r  bridge_1x2/ms_to_ws_bus_r[56]_i_5/O
                         net (fo=1, routed)           0.250     5.127    bridge_1x2/ms_to_ws_bus_r[56]_i_5_n_0
    SLICE_X110Y66        LUT3 (Prop_lut3_I2_O)        0.105     5.232 r  bridge_1x2/ms_to_ws_bus_r[56]_i_2/O
                         net (fo=2, routed)           0.671     5.902    cpu/mem_stage/ms_to_ws_bus_r_reg[32]_1
    SLICE_X110Y73        LUT5 (Prop_lut5_I1_O)        0.105     6.007 r  cpu/mem_stage/ms_to_ws_bus_r[32]_i_1/O
                         net (fo=3, routed)           0.565     6.573    cpu/mem_stage/D[0]
    SLICE_X105Y79        LUT6 (Prop_lut6_I0_O)        0.105     6.678 r  cpu/mem_stage/ds_to_es_bus_r[64]_i_2/O
                         net (fo=2, routed)           0.687     7.365    cpu/exe_stage/ds_to_es_bus_r_reg[64]_0
    SLICE_X102Y81        LUT3 (Prop_lut3_I2_O)        0.126     7.491 r  cpu/exe_stage/ds_to_es_bus_r[64]_i_1/O
                         net (fo=6, routed)           1.034     8.525    cpu/exe_stage/reg_LO_reg[31]_0[0]
    SLICE_X94Y81         LUT6 (Prop_lut6_I2_O)        0.283     8.808 r  cpu/exe_stage/rs_eq_rt_carry_i_4/O
                         net (fo=1, routed)           0.000     8.808    cpu/id_stage/rs_eq_rt_carry__0_0[0]
    SLICE_X94Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.231 r  cpu/id_stage/rs_eq_rt_carry/CO[3]
                         net (fo=1, routed)           0.000     9.231    cpu/id_stage/rs_eq_rt_carry_n_0
    SLICE_X94Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.331 r  cpu/id_stage/rs_eq_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.331    cpu/id_stage/rs_eq_rt_carry__0_n_0
    SLICE_X94Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.522 r  cpu/id_stage/rs_eq_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.541    10.063    cpu/id_stage/rs_eq_rt
    SLICE_X91Y90         LUT6 (Prop_lut6_I1_O)        0.252    10.315 r  cpu/id_stage/fs_pc[31]_i_15/O
                         net (fo=1, routed)           0.264    10.579    cpu/id_stage/fs_pc[31]_i_15_n_0
    SLICE_X90Y90         LUT6 (Prop_lut6_I5_O)        0.105    10.684 r  cpu/id_stage/fs_pc[31]_i_5/O
                         net (fo=32, routed)          0.806    11.490    cpu/id_stage/fs_to_ds_bus_r_reg[48]_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I2_O)        0.105    11.595 f  cpu/id_stage/fs_pc[14]_i_1/O
                         net (fo=9, routed)           0.590    12.185    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/addra[12]
    SLICE_X83Y94         LUT3 (Prop_lut3_I0_O)        0.105    12.290 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=16, routed)          2.149    14.439    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[178].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X54Y140        LUT5 (Prop_lut5_I4_O)        0.105    14.544 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[178].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=4, routed)           2.356    16.901    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[178].ram.r/prim_init.ram/addra_13_sn_1
    RAMB36_X0Y39         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[178].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        1.416    18.749    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[178].ram.r/prim_init.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[178].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.228    
                         clock uncertainty           -0.087    18.141    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.754    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[178].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.754    
                         arrival time                         -16.901    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.298ns  (logic 5.143ns (28.106%)  route 13.155ns (71.894%))
  Logic Levels:           18  (CARRY4=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.181ns = ( 18.819 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.364ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        1.824    -1.364    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y1          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.761 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.288     3.050    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_6[0]
    SLICE_X117Y59        LUT6 (Prop_lut6_I3_O)        0.105     3.155 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.155    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6_n_0
    SLICE_X117Y59        MUXF7 (Prop_muxf7_I1_O)      0.182     3.337 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.337    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X117Y59        MUXF8 (Prop_muxf8_I1_O)      0.079     3.416 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.524     3.939    bridge_1x2/douta[0]
    SLICE_X114Y66        LUT4 (Prop_lut4_I0_O)        0.267     4.206 r  bridge_1x2/ms_to_ws_bus_r[32]_i_3/O
                         net (fo=2, routed)           0.395     4.602    bridge_1x2/cpu_data_rdata[0]
    SLICE_X112Y66        LUT6 (Prop_lut6_I5_O)        0.275     4.877 r  bridge_1x2/ms_to_ws_bus_r[56]_i_5/O
                         net (fo=1, routed)           0.250     5.127    bridge_1x2/ms_to_ws_bus_r[56]_i_5_n_0
    SLICE_X110Y66        LUT3 (Prop_lut3_I2_O)        0.105     5.232 r  bridge_1x2/ms_to_ws_bus_r[56]_i_2/O
                         net (fo=2, routed)           0.671     5.902    cpu/mem_stage/ms_to_ws_bus_r_reg[32]_1
    SLICE_X110Y73        LUT5 (Prop_lut5_I1_O)        0.105     6.007 r  cpu/mem_stage/ms_to_ws_bus_r[32]_i_1/O
                         net (fo=3, routed)           0.565     6.573    cpu/mem_stage/D[0]
    SLICE_X105Y79        LUT6 (Prop_lut6_I0_O)        0.105     6.678 r  cpu/mem_stage/ds_to_es_bus_r[64]_i_2/O
                         net (fo=2, routed)           0.687     7.365    cpu/exe_stage/ds_to_es_bus_r_reg[64]_0
    SLICE_X102Y81        LUT3 (Prop_lut3_I2_O)        0.126     7.491 r  cpu/exe_stage/ds_to_es_bus_r[64]_i_1/O
                         net (fo=6, routed)           1.034     8.525    cpu/exe_stage/reg_LO_reg[31]_0[0]
    SLICE_X94Y81         LUT6 (Prop_lut6_I2_O)        0.283     8.808 r  cpu/exe_stage/rs_eq_rt_carry_i_4/O
                         net (fo=1, routed)           0.000     8.808    cpu/id_stage/rs_eq_rt_carry__0_0[0]
    SLICE_X94Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.231 r  cpu/id_stage/rs_eq_rt_carry/CO[3]
                         net (fo=1, routed)           0.000     9.231    cpu/id_stage/rs_eq_rt_carry_n_0
    SLICE_X94Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.331 r  cpu/id_stage/rs_eq_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.331    cpu/id_stage/rs_eq_rt_carry__0_n_0
    SLICE_X94Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.522 r  cpu/id_stage/rs_eq_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.541    10.063    cpu/id_stage/rs_eq_rt
    SLICE_X91Y90         LUT6 (Prop_lut6_I1_O)        0.252    10.315 r  cpu/id_stage/fs_pc[31]_i_15/O
                         net (fo=1, routed)           0.264    10.579    cpu/id_stage/fs_pc[31]_i_15_n_0
    SLICE_X90Y90         LUT6 (Prop_lut6_I5_O)        0.105    10.684 r  cpu/id_stage/fs_pc[31]_i_5/O
                         net (fo=32, routed)          0.806    11.490    cpu/id_stage/fs_to_ds_bus_r_reg[48]_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I2_O)        0.105    11.595 f  cpu/id_stage/fs_pc[14]_i_1/O
                         net (fo=9, routed)           0.590    12.185    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/addra[12]
    SLICE_X83Y94         LUT3 (Prop_lut3_I0_O)        0.105    12.290 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=16, routed)          1.802    14.092    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X61Y137        LUT5 (Prop_lut5_I4_O)        0.105    14.197 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=4, routed)           2.738    16.935    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_init.ram/addra_13_sn_1
    RAMB36_X2Y46         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        1.486    18.819    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_init.ram/clka
    RAMB36_X2Y46         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.298    
                         clock uncertainty           -0.087    18.211    
    RAMB36_X2Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.824    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.824    
                         arrival time                         -16.935    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[251].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.043ns  (logic 5.164ns (28.620%)  route 12.879ns (71.380%))
  Logic Levels:           18  (CARRY4=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 18.737 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.364ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        1.824    -1.364    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y1          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.761 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.288     3.050    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_6[0]
    SLICE_X117Y59        LUT6 (Prop_lut6_I3_O)        0.105     3.155 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.155    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6_n_0
    SLICE_X117Y59        MUXF7 (Prop_muxf7_I1_O)      0.182     3.337 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.337    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X117Y59        MUXF8 (Prop_muxf8_I1_O)      0.079     3.416 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.524     3.939    bridge_1x2/douta[0]
    SLICE_X114Y66        LUT4 (Prop_lut4_I0_O)        0.267     4.206 r  bridge_1x2/ms_to_ws_bus_r[32]_i_3/O
                         net (fo=2, routed)           0.395     4.602    bridge_1x2/cpu_data_rdata[0]
    SLICE_X112Y66        LUT6 (Prop_lut6_I5_O)        0.275     4.877 r  bridge_1x2/ms_to_ws_bus_r[56]_i_5/O
                         net (fo=1, routed)           0.250     5.127    bridge_1x2/ms_to_ws_bus_r[56]_i_5_n_0
    SLICE_X110Y66        LUT3 (Prop_lut3_I2_O)        0.105     5.232 r  bridge_1x2/ms_to_ws_bus_r[56]_i_2/O
                         net (fo=2, routed)           0.671     5.902    cpu/mem_stage/ms_to_ws_bus_r_reg[32]_1
    SLICE_X110Y73        LUT5 (Prop_lut5_I1_O)        0.105     6.007 r  cpu/mem_stage/ms_to_ws_bus_r[32]_i_1/O
                         net (fo=3, routed)           0.565     6.573    cpu/mem_stage/D[0]
    SLICE_X105Y79        LUT6 (Prop_lut6_I0_O)        0.105     6.678 r  cpu/mem_stage/ds_to_es_bus_r[64]_i_2/O
                         net (fo=2, routed)           0.687     7.365    cpu/exe_stage/ds_to_es_bus_r_reg[64]_0
    SLICE_X102Y81        LUT3 (Prop_lut3_I2_O)        0.126     7.491 r  cpu/exe_stage/ds_to_es_bus_r[64]_i_1/O
                         net (fo=6, routed)           1.034     8.525    cpu/exe_stage/reg_LO_reg[31]_0[0]
    SLICE_X94Y81         LUT6 (Prop_lut6_I2_O)        0.283     8.808 r  cpu/exe_stage/rs_eq_rt_carry_i_4/O
                         net (fo=1, routed)           0.000     8.808    cpu/id_stage/rs_eq_rt_carry__0_0[0]
    SLICE_X94Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.231 r  cpu/id_stage/rs_eq_rt_carry/CO[3]
                         net (fo=1, routed)           0.000     9.231    cpu/id_stage/rs_eq_rt_carry_n_0
    SLICE_X94Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.331 r  cpu/id_stage/rs_eq_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.331    cpu/id_stage/rs_eq_rt_carry__0_n_0
    SLICE_X94Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.522 r  cpu/id_stage/rs_eq_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.541    10.063    cpu/id_stage/rs_eq_rt
    SLICE_X91Y90         LUT6 (Prop_lut6_I1_O)        0.252    10.315 r  cpu/id_stage/fs_pc[31]_i_15/O
                         net (fo=1, routed)           0.264    10.579    cpu/id_stage/fs_pc[31]_i_15_n_0
    SLICE_X90Y90         LUT6 (Prop_lut6_I5_O)        0.105    10.684 r  cpu/id_stage/fs_pc[31]_i_5/O
                         net (fo=32, routed)          0.806    11.490    cpu/id_stage/fs_to_ds_bus_r_reg[48]_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I2_O)        0.105    11.595 r  cpu/id_stage/fs_pc[14]_i_1/O
                         net (fo=9, routed)           0.890    12.485    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra[12]
    SLICE_X74Y99         LUT3 (Prop_lut3_I0_O)        0.105    12.590 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          1.576    14.166    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[187].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X61Y126        LUT5 (Prop_lut5_I4_O)        0.126    14.292 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[187].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__47/O
                         net (fo=4, routed)           2.387    16.679    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[251].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[251].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        1.404    18.737    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[251].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[251].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.216    
                         clock uncertainty           -0.087    18.129    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549    17.580    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[251].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.580    
                         arrival time                         -16.679    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.967ns  (logic 5.146ns (28.641%)  route 12.821ns (71.359%))
  Logic Levels:           18  (CARRY4=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.364ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        1.824    -1.364    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y1          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.761 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.288     3.050    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_6[0]
    SLICE_X117Y59        LUT6 (Prop_lut6_I3_O)        0.105     3.155 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.155    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6_n_0
    SLICE_X117Y59        MUXF7 (Prop_muxf7_I1_O)      0.182     3.337 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.337    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X117Y59        MUXF8 (Prop_muxf8_I1_O)      0.079     3.416 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.524     3.939    bridge_1x2/douta[0]
    SLICE_X114Y66        LUT4 (Prop_lut4_I0_O)        0.267     4.206 r  bridge_1x2/ms_to_ws_bus_r[32]_i_3/O
                         net (fo=2, routed)           0.395     4.602    bridge_1x2/cpu_data_rdata[0]
    SLICE_X112Y66        LUT6 (Prop_lut6_I5_O)        0.275     4.877 r  bridge_1x2/ms_to_ws_bus_r[56]_i_5/O
                         net (fo=1, routed)           0.250     5.127    bridge_1x2/ms_to_ws_bus_r[56]_i_5_n_0
    SLICE_X110Y66        LUT3 (Prop_lut3_I2_O)        0.105     5.232 r  bridge_1x2/ms_to_ws_bus_r[56]_i_2/O
                         net (fo=2, routed)           0.671     5.902    cpu/mem_stage/ms_to_ws_bus_r_reg[32]_1
    SLICE_X110Y73        LUT5 (Prop_lut5_I1_O)        0.105     6.007 r  cpu/mem_stage/ms_to_ws_bus_r[32]_i_1/O
                         net (fo=3, routed)           0.565     6.573    cpu/mem_stage/D[0]
    SLICE_X105Y79        LUT6 (Prop_lut6_I0_O)        0.105     6.678 r  cpu/mem_stage/ds_to_es_bus_r[64]_i_2/O
                         net (fo=2, routed)           0.687     7.365    cpu/exe_stage/ds_to_es_bus_r_reg[64]_0
    SLICE_X102Y81        LUT3 (Prop_lut3_I2_O)        0.126     7.491 r  cpu/exe_stage/ds_to_es_bus_r[64]_i_1/O
                         net (fo=6, routed)           1.034     8.525    cpu/exe_stage/reg_LO_reg[31]_0[0]
    SLICE_X94Y81         LUT6 (Prop_lut6_I2_O)        0.283     8.808 r  cpu/exe_stage/rs_eq_rt_carry_i_4/O
                         net (fo=1, routed)           0.000     8.808    cpu/id_stage/rs_eq_rt_carry__0_0[0]
    SLICE_X94Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.231 r  cpu/id_stage/rs_eq_rt_carry/CO[3]
                         net (fo=1, routed)           0.000     9.231    cpu/id_stage/rs_eq_rt_carry_n_0
    SLICE_X94Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.331 r  cpu/id_stage/rs_eq_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.331    cpu/id_stage/rs_eq_rt_carry__0_n_0
    SLICE_X94Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.522 r  cpu/id_stage/rs_eq_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.541    10.063    cpu/id_stage/rs_eq_rt
    SLICE_X91Y90         LUT6 (Prop_lut6_I1_O)        0.252    10.315 r  cpu/id_stage/fs_pc[31]_i_15/O
                         net (fo=1, routed)           0.264    10.579    cpu/id_stage/fs_pc[31]_i_15_n_0
    SLICE_X90Y90         LUT6 (Prop_lut6_I5_O)        0.105    10.684 r  cpu/id_stage/fs_pc[31]_i_5/O
                         net (fo=32, routed)          0.806    11.490    cpu/id_stage/fs_to_ds_bus_r_reg[48]_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I2_O)        0.105    11.595 f  cpu/id_stage/fs_pc[14]_i_1/O
                         net (fo=9, routed)           0.590    12.185    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/addra[12]
    SLICE_X83Y94         LUT3 (Prop_lut3_I0_O)        0.105    12.290 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=16, routed)          0.834    13.124    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X73Y96         LUT5 (Prop_lut5_I4_O)        0.108    13.232 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=4, routed)           3.372    16.603    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y37         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        1.413    18.746    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.225    
                         clock uncertainty           -0.087    18.138    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549    17.589    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.589    
                         arrival time                         -16.603    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[247].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.922ns  (logic 5.164ns (28.814%)  route 12.758ns (71.186%))
  Logic Levels:           18  (CARRY4=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.364ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        1.824    -1.364    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y1          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.761 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.288     3.050    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_6[0]
    SLICE_X117Y59        LUT6 (Prop_lut6_I3_O)        0.105     3.155 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.155    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6_n_0
    SLICE_X117Y59        MUXF7 (Prop_muxf7_I1_O)      0.182     3.337 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.337    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X117Y59        MUXF8 (Prop_muxf8_I1_O)      0.079     3.416 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.524     3.939    bridge_1x2/douta[0]
    SLICE_X114Y66        LUT4 (Prop_lut4_I0_O)        0.267     4.206 r  bridge_1x2/ms_to_ws_bus_r[32]_i_3/O
                         net (fo=2, routed)           0.395     4.602    bridge_1x2/cpu_data_rdata[0]
    SLICE_X112Y66        LUT6 (Prop_lut6_I5_O)        0.275     4.877 r  bridge_1x2/ms_to_ws_bus_r[56]_i_5/O
                         net (fo=1, routed)           0.250     5.127    bridge_1x2/ms_to_ws_bus_r[56]_i_5_n_0
    SLICE_X110Y66        LUT3 (Prop_lut3_I2_O)        0.105     5.232 r  bridge_1x2/ms_to_ws_bus_r[56]_i_2/O
                         net (fo=2, routed)           0.671     5.902    cpu/mem_stage/ms_to_ws_bus_r_reg[32]_1
    SLICE_X110Y73        LUT5 (Prop_lut5_I1_O)        0.105     6.007 r  cpu/mem_stage/ms_to_ws_bus_r[32]_i_1/O
                         net (fo=3, routed)           0.565     6.573    cpu/mem_stage/D[0]
    SLICE_X105Y79        LUT6 (Prop_lut6_I0_O)        0.105     6.678 r  cpu/mem_stage/ds_to_es_bus_r[64]_i_2/O
                         net (fo=2, routed)           0.687     7.365    cpu/exe_stage/ds_to_es_bus_r_reg[64]_0
    SLICE_X102Y81        LUT3 (Prop_lut3_I2_O)        0.126     7.491 r  cpu/exe_stage/ds_to_es_bus_r[64]_i_1/O
                         net (fo=6, routed)           1.034     8.525    cpu/exe_stage/reg_LO_reg[31]_0[0]
    SLICE_X94Y81         LUT6 (Prop_lut6_I2_O)        0.283     8.808 r  cpu/exe_stage/rs_eq_rt_carry_i_4/O
                         net (fo=1, routed)           0.000     8.808    cpu/id_stage/rs_eq_rt_carry__0_0[0]
    SLICE_X94Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.231 r  cpu/id_stage/rs_eq_rt_carry/CO[3]
                         net (fo=1, routed)           0.000     9.231    cpu/id_stage/rs_eq_rt_carry_n_0
    SLICE_X94Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.331 r  cpu/id_stage/rs_eq_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.331    cpu/id_stage/rs_eq_rt_carry__0_n_0
    SLICE_X94Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.522 r  cpu/id_stage/rs_eq_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.541    10.063    cpu/id_stage/rs_eq_rt
    SLICE_X91Y90         LUT6 (Prop_lut6_I1_O)        0.252    10.315 r  cpu/id_stage/fs_pc[31]_i_15/O
                         net (fo=1, routed)           0.264    10.579    cpu/id_stage/fs_pc[31]_i_15_n_0
    SLICE_X90Y90         LUT6 (Prop_lut6_I5_O)        0.105    10.684 r  cpu/id_stage/fs_pc[31]_i_5/O
                         net (fo=32, routed)          0.806    11.490    cpu/id_stage/fs_to_ds_bus_r_reg[48]_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I2_O)        0.105    11.595 r  cpu/id_stage/fs_pc[14]_i_1/O
                         net (fo=9, routed)           0.890    12.485    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra[12]
    SLICE_X74Y99         LUT3 (Prop_lut3_I0_O)        0.105    12.590 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          1.796    14.386    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[183].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X58Y135        LUT5 (Prop_lut5_I4_O)        0.126    14.512 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[183].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__48/O
                         net (fo=4, routed)           2.046    16.558    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[247].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X1Y37         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[247].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        1.410    18.743    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[247].ram.r/prim_init.ram/clka
    RAMB36_X1Y37         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[247].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.222    
                         clock uncertainty           -0.087    18.135    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549    17.586    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[247].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.586    
                         arrival time                         -16.558    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.248ns  (logic 5.143ns (28.184%)  route 13.105ns (71.816%))
  Logic Levels:           18  (CARRY4=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.100ns = ( 18.900 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.364ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        1.824    -1.364    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y1          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.761 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.288     3.050    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_6[0]
    SLICE_X117Y59        LUT6 (Prop_lut6_I3_O)        0.105     3.155 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.155    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6_n_0
    SLICE_X117Y59        MUXF7 (Prop_muxf7_I1_O)      0.182     3.337 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.337    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X117Y59        MUXF8 (Prop_muxf8_I1_O)      0.079     3.416 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.524     3.939    bridge_1x2/douta[0]
    SLICE_X114Y66        LUT4 (Prop_lut4_I0_O)        0.267     4.206 r  bridge_1x2/ms_to_ws_bus_r[32]_i_3/O
                         net (fo=2, routed)           0.395     4.602    bridge_1x2/cpu_data_rdata[0]
    SLICE_X112Y66        LUT6 (Prop_lut6_I5_O)        0.275     4.877 r  bridge_1x2/ms_to_ws_bus_r[56]_i_5/O
                         net (fo=1, routed)           0.250     5.127    bridge_1x2/ms_to_ws_bus_r[56]_i_5_n_0
    SLICE_X110Y66        LUT3 (Prop_lut3_I2_O)        0.105     5.232 r  bridge_1x2/ms_to_ws_bus_r[56]_i_2/O
                         net (fo=2, routed)           0.671     5.902    cpu/mem_stage/ms_to_ws_bus_r_reg[32]_1
    SLICE_X110Y73        LUT5 (Prop_lut5_I1_O)        0.105     6.007 r  cpu/mem_stage/ms_to_ws_bus_r[32]_i_1/O
                         net (fo=3, routed)           0.565     6.573    cpu/mem_stage/D[0]
    SLICE_X105Y79        LUT6 (Prop_lut6_I0_O)        0.105     6.678 r  cpu/mem_stage/ds_to_es_bus_r[64]_i_2/O
                         net (fo=2, routed)           0.687     7.365    cpu/exe_stage/ds_to_es_bus_r_reg[64]_0
    SLICE_X102Y81        LUT3 (Prop_lut3_I2_O)        0.126     7.491 r  cpu/exe_stage/ds_to_es_bus_r[64]_i_1/O
                         net (fo=6, routed)           1.034     8.525    cpu/exe_stage/reg_LO_reg[31]_0[0]
    SLICE_X94Y81         LUT6 (Prop_lut6_I2_O)        0.283     8.808 r  cpu/exe_stage/rs_eq_rt_carry_i_4/O
                         net (fo=1, routed)           0.000     8.808    cpu/id_stage/rs_eq_rt_carry__0_0[0]
    SLICE_X94Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.231 r  cpu/id_stage/rs_eq_rt_carry/CO[3]
                         net (fo=1, routed)           0.000     9.231    cpu/id_stage/rs_eq_rt_carry_n_0
    SLICE_X94Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.331 r  cpu/id_stage/rs_eq_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.331    cpu/id_stage/rs_eq_rt_carry__0_n_0
    SLICE_X94Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.522 r  cpu/id_stage/rs_eq_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.541    10.063    cpu/id_stage/rs_eq_rt
    SLICE_X91Y90         LUT6 (Prop_lut6_I1_O)        0.252    10.315 r  cpu/id_stage/fs_pc[31]_i_15/O
                         net (fo=1, routed)           0.264    10.579    cpu/id_stage/fs_pc[31]_i_15_n_0
    SLICE_X90Y90         LUT6 (Prop_lut6_I5_O)        0.105    10.684 r  cpu/id_stage/fs_pc[31]_i_5/O
                         net (fo=32, routed)          0.806    11.490    cpu/id_stage/fs_to_ds_bus_r_reg[48]_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I2_O)        0.105    11.595 f  cpu/id_stage/fs_pc[14]_i_1/O
                         net (fo=9, routed)           0.738    12.333    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_init.ram/addra[12]
    SLICE_X84Y105        LUT3 (Prop_lut3_I0_O)        0.105    12.438 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=16, routed)          1.444    13.882    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[154].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X89Y130        LUT5 (Prop_lut5_I4_O)        0.105    13.987 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[154].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17/O
                         net (fo=4, routed)           2.898    16.884    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y18         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        1.567    18.900    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    18.392    
                         clock uncertainty           -0.087    18.305    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.918    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.918    
                         arrival time                         -16.884    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[242].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.061ns  (logic 5.143ns (28.476%)  route 12.918ns (71.524%))
  Logic Levels:           18  (CARRY4=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.364ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        1.824    -1.364    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y1          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.761 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.288     3.050    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_6[0]
    SLICE_X117Y59        LUT6 (Prop_lut6_I3_O)        0.105     3.155 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.155    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6_n_0
    SLICE_X117Y59        MUXF7 (Prop_muxf7_I1_O)      0.182     3.337 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.337    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X117Y59        MUXF8 (Prop_muxf8_I1_O)      0.079     3.416 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.524     3.939    bridge_1x2/douta[0]
    SLICE_X114Y66        LUT4 (Prop_lut4_I0_O)        0.267     4.206 r  bridge_1x2/ms_to_ws_bus_r[32]_i_3/O
                         net (fo=2, routed)           0.395     4.602    bridge_1x2/cpu_data_rdata[0]
    SLICE_X112Y66        LUT6 (Prop_lut6_I5_O)        0.275     4.877 r  bridge_1x2/ms_to_ws_bus_r[56]_i_5/O
                         net (fo=1, routed)           0.250     5.127    bridge_1x2/ms_to_ws_bus_r[56]_i_5_n_0
    SLICE_X110Y66        LUT3 (Prop_lut3_I2_O)        0.105     5.232 r  bridge_1x2/ms_to_ws_bus_r[56]_i_2/O
                         net (fo=2, routed)           0.671     5.902    cpu/mem_stage/ms_to_ws_bus_r_reg[32]_1
    SLICE_X110Y73        LUT5 (Prop_lut5_I1_O)        0.105     6.007 r  cpu/mem_stage/ms_to_ws_bus_r[32]_i_1/O
                         net (fo=3, routed)           0.565     6.573    cpu/mem_stage/D[0]
    SLICE_X105Y79        LUT6 (Prop_lut6_I0_O)        0.105     6.678 r  cpu/mem_stage/ds_to_es_bus_r[64]_i_2/O
                         net (fo=2, routed)           0.687     7.365    cpu/exe_stage/ds_to_es_bus_r_reg[64]_0
    SLICE_X102Y81        LUT3 (Prop_lut3_I2_O)        0.126     7.491 r  cpu/exe_stage/ds_to_es_bus_r[64]_i_1/O
                         net (fo=6, routed)           1.034     8.525    cpu/exe_stage/reg_LO_reg[31]_0[0]
    SLICE_X94Y81         LUT6 (Prop_lut6_I2_O)        0.283     8.808 r  cpu/exe_stage/rs_eq_rt_carry_i_4/O
                         net (fo=1, routed)           0.000     8.808    cpu/id_stage/rs_eq_rt_carry__0_0[0]
    SLICE_X94Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.231 r  cpu/id_stage/rs_eq_rt_carry/CO[3]
                         net (fo=1, routed)           0.000     9.231    cpu/id_stage/rs_eq_rt_carry_n_0
    SLICE_X94Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.331 r  cpu/id_stage/rs_eq_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.331    cpu/id_stage/rs_eq_rt_carry__0_n_0
    SLICE_X94Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.522 r  cpu/id_stage/rs_eq_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.541    10.063    cpu/id_stage/rs_eq_rt
    SLICE_X91Y90         LUT6 (Prop_lut6_I1_O)        0.252    10.315 r  cpu/id_stage/fs_pc[31]_i_15/O
                         net (fo=1, routed)           0.264    10.579    cpu/id_stage/fs_pc[31]_i_15_n_0
    SLICE_X90Y90         LUT6 (Prop_lut6_I5_O)        0.105    10.684 r  cpu/id_stage/fs_pc[31]_i_5/O
                         net (fo=32, routed)          0.806    11.490    cpu/id_stage/fs_to_ds_bus_r_reg[48]_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I2_O)        0.105    11.595 f  cpu/id_stage/fs_pc[14]_i_1/O
                         net (fo=9, routed)           0.590    12.185    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/addra[12]
    SLICE_X83Y94         LUT3 (Prop_lut3_I0_O)        0.105    12.290 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=16, routed)          2.149    14.439    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[178].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X54Y140        LUT5 (Prop_lut5_I4_O)        0.105    14.544 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[178].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=4, routed)           2.153    16.697    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[242].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y38         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[242].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        1.416    18.749    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[242].ram.r/prim_init.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[242].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.228    
                         clock uncertainty           -0.087    18.141    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.754    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[242].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.754    
                         arrival time                         -16.697    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[240].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.183ns  (logic 5.143ns (28.285%)  route 13.040ns (71.715%))
  Logic Levels:           18  (CARRY4=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.089ns = ( 18.911 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.364ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        1.824    -1.364    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y1          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.761 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.288     3.050    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_6[0]
    SLICE_X117Y59        LUT6 (Prop_lut6_I3_O)        0.105     3.155 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.155    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6_n_0
    SLICE_X117Y59        MUXF7 (Prop_muxf7_I1_O)      0.182     3.337 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.337    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X117Y59        MUXF8 (Prop_muxf8_I1_O)      0.079     3.416 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.524     3.939    bridge_1x2/douta[0]
    SLICE_X114Y66        LUT4 (Prop_lut4_I0_O)        0.267     4.206 r  bridge_1x2/ms_to_ws_bus_r[32]_i_3/O
                         net (fo=2, routed)           0.395     4.602    bridge_1x2/cpu_data_rdata[0]
    SLICE_X112Y66        LUT6 (Prop_lut6_I5_O)        0.275     4.877 r  bridge_1x2/ms_to_ws_bus_r[56]_i_5/O
                         net (fo=1, routed)           0.250     5.127    bridge_1x2/ms_to_ws_bus_r[56]_i_5_n_0
    SLICE_X110Y66        LUT3 (Prop_lut3_I2_O)        0.105     5.232 r  bridge_1x2/ms_to_ws_bus_r[56]_i_2/O
                         net (fo=2, routed)           0.671     5.902    cpu/mem_stage/ms_to_ws_bus_r_reg[32]_1
    SLICE_X110Y73        LUT5 (Prop_lut5_I1_O)        0.105     6.007 r  cpu/mem_stage/ms_to_ws_bus_r[32]_i_1/O
                         net (fo=3, routed)           0.565     6.573    cpu/mem_stage/D[0]
    SLICE_X105Y79        LUT6 (Prop_lut6_I0_O)        0.105     6.678 r  cpu/mem_stage/ds_to_es_bus_r[64]_i_2/O
                         net (fo=2, routed)           0.687     7.365    cpu/exe_stage/ds_to_es_bus_r_reg[64]_0
    SLICE_X102Y81        LUT3 (Prop_lut3_I2_O)        0.126     7.491 r  cpu/exe_stage/ds_to_es_bus_r[64]_i_1/O
                         net (fo=6, routed)           1.034     8.525    cpu/exe_stage/reg_LO_reg[31]_0[0]
    SLICE_X94Y81         LUT6 (Prop_lut6_I2_O)        0.283     8.808 r  cpu/exe_stage/rs_eq_rt_carry_i_4/O
                         net (fo=1, routed)           0.000     8.808    cpu/id_stage/rs_eq_rt_carry__0_0[0]
    SLICE_X94Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.231 r  cpu/id_stage/rs_eq_rt_carry/CO[3]
                         net (fo=1, routed)           0.000     9.231    cpu/id_stage/rs_eq_rt_carry_n_0
    SLICE_X94Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.331 r  cpu/id_stage/rs_eq_rt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.331    cpu/id_stage/rs_eq_rt_carry__0_n_0
    SLICE_X94Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.522 r  cpu/id_stage/rs_eq_rt_carry__1/CO[2]
                         net (fo=1, routed)           0.541    10.063    cpu/id_stage/rs_eq_rt
    SLICE_X91Y90         LUT6 (Prop_lut6_I1_O)        0.252    10.315 r  cpu/id_stage/fs_pc[31]_i_15/O
                         net (fo=1, routed)           0.264    10.579    cpu/id_stage/fs_pc[31]_i_15_n_0
    SLICE_X90Y90         LUT6 (Prop_lut6_I5_O)        0.105    10.684 r  cpu/id_stage/fs_pc[31]_i_5/O
                         net (fo=32, routed)          0.806    11.490    cpu/id_stage/fs_to_ds_bus_r_reg[48]_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I2_O)        0.105    11.595 f  cpu/id_stage/fs_pc[14]_i_1/O
                         net (fo=9, routed)           0.590    12.185    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/addra[12]
    SLICE_X83Y94         LUT3 (Prop_lut3_I0_O)        0.105    12.290 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=16, routed)          1.802    14.092    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X61Y137        LUT5 (Prop_lut5_I4_O)        0.105    14.197 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=4, routed)           2.622    16.819    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[240].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X1Y41         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[240].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        1.578    18.911    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[240].ram.r/prim_init.ram/clka
    RAMB36_X1Y41         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[240].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.390    
                         clock uncertainty           -0.087    18.303    
    RAMB36_X1Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.916    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[240].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.916    
                         arrival time                         -16.819    
  -------------------------------------------------------------------
                         slack                                  1.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.099%)  route 0.158ns (52.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        0.649    -0.470    cpu/wb_stage/cpu_clk
    SLICE_X106Y82        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/Q
                         net (fo=194, routed)         0.158    -0.171    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/A4
    SLICE_X104Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        0.921    -0.230    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/WCLK
    SLICE_X104Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/DP/CLK
                         clock pessimism             -0.227    -0.457    
    SLICE_X104Y81        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.257    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/DP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.099%)  route 0.158ns (52.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        0.649    -0.470    cpu/wb_stage/cpu_clk
    SLICE_X106Y82        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/Q
                         net (fo=194, routed)         0.158    -0.171    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/A4
    SLICE_X104Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        0.921    -0.230    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/WCLK
    SLICE_X104Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/SP/CLK
                         clock pessimism             -0.227    -0.457    
    SLICE_X104Y81        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.257    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/SP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r2_0_31_25_25/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.099%)  route 0.158ns (52.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        0.649    -0.470    cpu/wb_stage/cpu_clk
    SLICE_X106Y82        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/Q
                         net (fo=194, routed)         0.158    -0.171    cpu/id_stage/u_regfile/rf_reg_r2_0_31_25_25/A4
    SLICE_X104Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_25_25/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        0.921    -0.230    cpu/id_stage/u_regfile/rf_reg_r2_0_31_25_25/WCLK
    SLICE_X104Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_25_25/DP/CLK
                         clock pessimism             -0.227    -0.457    
    SLICE_X104Y81        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.257    cpu/id_stage/u_regfile/rf_reg_r2_0_31_25_25/DP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r2_0_31_25_25/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.099%)  route 0.158ns (52.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        0.649    -0.470    cpu/wb_stage/cpu_clk
    SLICE_X106Y82        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/Q
                         net (fo=194, routed)         0.158    -0.171    cpu/id_stage/u_regfile/rf_reg_r2_0_31_25_25/A4
    SLICE_X104Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_25_25/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        0.921    -0.230    cpu/id_stage/u_regfile/rf_reg_r2_0_31_25_25/WCLK
    SLICE_X104Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_25_25/SP/CLK
                         clock pessimism             -0.227    -0.457    
    SLICE_X104Y81        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.257    cpu/id_stage/u_regfile/rf_reg_r2_0_31_25_25/SP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r2_0_31_26_26/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.099%)  route 0.158ns (52.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        0.649    -0.470    cpu/wb_stage/cpu_clk
    SLICE_X106Y82        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/Q
                         net (fo=194, routed)         0.158    -0.171    cpu/id_stage/u_regfile/rf_reg_r2_0_31_26_26/A4
    SLICE_X104Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_26_26/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        0.921    -0.230    cpu/id_stage/u_regfile/rf_reg_r2_0_31_26_26/WCLK
    SLICE_X104Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_26_26/DP/CLK
                         clock pessimism             -0.227    -0.457    
    SLICE_X104Y81        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.257    cpu/id_stage/u_regfile/rf_reg_r2_0_31_26_26/DP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r2_0_31_26_26/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.099%)  route 0.158ns (52.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        0.649    -0.470    cpu/wb_stage/cpu_clk
    SLICE_X106Y82        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/Q
                         net (fo=194, routed)         0.158    -0.171    cpu/id_stage/u_regfile/rf_reg_r2_0_31_26_26/A4
    SLICE_X104Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_26_26/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        0.921    -0.230    cpu/id_stage/u_regfile/rf_reg_r2_0_31_26_26/WCLK
    SLICE_X104Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_26_26/SP/CLK
                         clock pessimism             -0.227    -0.457    
    SLICE_X104Y81        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.257    cpu/id_stage/u_regfile/rf_reg_r2_0_31_26_26/SP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r2_0_31_27_27/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.099%)  route 0.158ns (52.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        0.649    -0.470    cpu/wb_stage/cpu_clk
    SLICE_X106Y82        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/Q
                         net (fo=194, routed)         0.158    -0.171    cpu/id_stage/u_regfile/rf_reg_r2_0_31_27_27/A4
    SLICE_X104Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_27_27/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        0.921    -0.230    cpu/id_stage/u_regfile/rf_reg_r2_0_31_27_27/WCLK
    SLICE_X104Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_27_27/DP/CLK
                         clock pessimism             -0.227    -0.457    
    SLICE_X104Y81        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.257    cpu/id_stage/u_regfile/rf_reg_r2_0_31_27_27/DP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r2_0_31_27_27/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.099%)  route 0.158ns (52.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        0.649    -0.470    cpu/wb_stage/cpu_clk
    SLICE_X106Y82        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/Q
                         net (fo=194, routed)         0.158    -0.171    cpu/id_stage/u_regfile/rf_reg_r2_0_31_27_27/A4
    SLICE_X104Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_27_27/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        0.921    -0.230    cpu/id_stage/u_regfile/rf_reg_r2_0_31_27_27/WCLK
    SLICE_X104Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_27_27/SP/CLK
                         clock pessimism             -0.227    -0.457    
    SLICE_X104Y81        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.257    cpu/id_stage/u_regfile/rf_reg_r2_0_31_27_27/SP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.671%)  route 0.278ns (66.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        0.649    -0.470    cpu/wb_stage/cpu_clk
    SLICE_X107Y82        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  cpu/wb_stage/ms_to_ws_bus_r_reg[64]/Q
                         net (fo=194, routed)         0.278    -0.052    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/A0
    SLICE_X104Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        0.921    -0.230    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/WCLK
    SLICE_X104Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/DP/CLK
                         clock pessimism             -0.227    -0.457    
    SLICE_X104Y81        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.147    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/DP
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.671%)  route 0.278ns (66.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        0.649    -0.470    cpu/wb_stage/cpu_clk
    SLICE_X107Y82        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  cpu/wb_stage/ms_to_ws_bus_r_reg[64]/Q
                         net (fo=194, routed)         0.278    -0.052    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/A0
    SLICE_X104Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3312, routed)        0.921    -0.230    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/WCLK
    SLICE_X104Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/SP/CLK
                         clock pessimism             -0.227    -0.457    
    SLICE_X104Y81        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.147    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_24/SP
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y12    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y12    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X5Y14    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X5Y14    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y0     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y0     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y23    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y23    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y24    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[169].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y24    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[169].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y78   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y78   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y77   cpu/id_stage/u_regfile/rf_reg_r1_0_31_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y77   cpu/id_stage/u_regfile/rf_reg_r1_0_31_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y77   cpu/id_stage/u_regfile/rf_reg_r1_0_31_11_11/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y77   cpu/id_stage/u_regfile/rf_reg_r1_0_31_11_11/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y77   cpu/id_stage/u_regfile/rf_reg_r1_0_31_12_12/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y77   cpu/id_stage/u_regfile/rf_reg_r1_0_31_12_12/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y77   cpu/id_stage/u_regfile/rf_reg_r1_0_31_13_13/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y77   cpu/id_stage/u_regfile/rf_reg_r1_0_31_13_13/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y75   cpu/id_stage/u_regfile/rf_reg_r1_0_31_14_14/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y75   cpu/id_stage/u_regfile/rf_reg_r1_0_31_14_14/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y75   cpu/id_stage/u_regfile/rf_reg_r1_0_31_15_15/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y75   cpu/id_stage/u_regfile/rf_reg_r1_0_31_15_15/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y75   cpu/id_stage/u_regfile/rf_reg_r1_0_31_20_20/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y75   cpu/id_stage/u_regfile/rf_reg_r1_0_31_20_20/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y75   cpu/id_stage/u_regfile/rf_reg_r1_0_31_21_21/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y75   cpu/id_stage/u_regfile/rf_reg_r1_0_31_21_21/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y75   cpu/id_stage/u_regfile/rf_reg_r1_0_31_22_22/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y75   cpu/id_stage/u_regfile/rf_reg_r1_0_31_22_22/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.698ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 1.794ns (55.311%)  route 1.449ns (44.689%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.226ns = ( 8.774 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X127Y74        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y74        FDRE (Prop_fdre_C_Q)         0.379    -1.255 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.441     0.187    confreg/write_timer_begin_r3
    SLICE_X126Y68        LUT4 (Prop_lut4_I1_O)        0.105     0.292 r  confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.292    confreg/timer[0]_i_5_n_0
    SLICE_X126Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.749 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.749    confreg/timer_reg[0]_i_1_n_0
    SLICE_X126Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.847 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.847    confreg/timer_reg[4]_i_1_n_0
    SLICE_X126Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.945 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.945    confreg/timer_reg[8]_i_1_n_0
    SLICE_X126Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.043 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.043    confreg/timer_reg[12]_i_1_n_0
    SLICE_X126Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.141 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    confreg/timer_reg[16]_i_1_n_0
    SLICE_X126Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.239 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.239    confreg/timer_reg[20]_i_1_n_0
    SLICE_X126Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.337 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.345    confreg/timer_reg[24]_i_1_n_0
    SLICE_X126Y75        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.610 r  confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.610    confreg/timer_reg[28]_i_1_n_6
    SLICE_X126Y75        FDRE                                         r  confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.441     8.774    confreg/timer_clk
    SLICE_X126Y75        FDRE                                         r  confreg/timer_reg[29]/C
                         clock pessimism             -0.448     8.326    
                         clock uncertainty           -0.077     8.249    
    SLICE_X126Y75        FDRE (Setup_fdre_C_D)        0.059     8.308    confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          8.308    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                  6.698    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 1.789ns (55.242%)  route 1.449ns (44.758%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.226ns = ( 8.774 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X127Y74        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y74        FDRE (Prop_fdre_C_Q)         0.379    -1.255 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.441     0.187    confreg/write_timer_begin_r3
    SLICE_X126Y68        LUT4 (Prop_lut4_I1_O)        0.105     0.292 r  confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.292    confreg/timer[0]_i_5_n_0
    SLICE_X126Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.749 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.749    confreg/timer_reg[0]_i_1_n_0
    SLICE_X126Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.847 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.847    confreg/timer_reg[4]_i_1_n_0
    SLICE_X126Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.945 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.945    confreg/timer_reg[8]_i_1_n_0
    SLICE_X126Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.043 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.043    confreg/timer_reg[12]_i_1_n_0
    SLICE_X126Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.141 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    confreg/timer_reg[16]_i_1_n_0
    SLICE_X126Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.239 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.239    confreg/timer_reg[20]_i_1_n_0
    SLICE_X126Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.337 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.345    confreg/timer_reg[24]_i_1_n_0
    SLICE_X126Y75        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.605 r  confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.605    confreg/timer_reg[28]_i_1_n_4
    SLICE_X126Y75        FDRE                                         r  confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.441     8.774    confreg/timer_clk
    SLICE_X126Y75        FDRE                                         r  confreg/timer_reg[31]/C
                         clock pessimism             -0.448     8.326    
                         clock uncertainty           -0.077     8.249    
    SLICE_X126Y75        FDRE (Setup_fdre_C_D)        0.059     8.308    confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          8.308    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 1.729ns (54.397%)  route 1.449ns (45.603%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.226ns = ( 8.774 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X127Y74        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y74        FDRE (Prop_fdre_C_Q)         0.379    -1.255 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.441     0.187    confreg/write_timer_begin_r3
    SLICE_X126Y68        LUT4 (Prop_lut4_I1_O)        0.105     0.292 r  confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.292    confreg/timer[0]_i_5_n_0
    SLICE_X126Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.749 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.749    confreg/timer_reg[0]_i_1_n_0
    SLICE_X126Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.847 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.847    confreg/timer_reg[4]_i_1_n_0
    SLICE_X126Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.945 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.945    confreg/timer_reg[8]_i_1_n_0
    SLICE_X126Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.043 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.043    confreg/timer_reg[12]_i_1_n_0
    SLICE_X126Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.141 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    confreg/timer_reg[16]_i_1_n_0
    SLICE_X126Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.239 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.239    confreg/timer_reg[20]_i_1_n_0
    SLICE_X126Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.337 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.345    confreg/timer_reg[24]_i_1_n_0
    SLICE_X126Y75        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.545 r  confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.545    confreg/timer_reg[28]_i_1_n_5
    SLICE_X126Y75        FDRE                                         r  confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.441     8.774    confreg/timer_clk
    SLICE_X126Y75        FDRE                                         r  confreg/timer_reg[30]/C
                         clock pessimism             -0.448     8.326    
                         clock uncertainty           -0.077     8.249    
    SLICE_X126Y75        FDRE (Setup_fdre_C_D)        0.059     8.308    confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          8.308    
                         arrival time                          -1.545    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.782ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 1.710ns (54.123%)  route 1.449ns (45.877%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.226ns = ( 8.774 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X127Y74        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y74        FDRE (Prop_fdre_C_Q)         0.379    -1.255 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.441     0.187    confreg/write_timer_begin_r3
    SLICE_X126Y68        LUT4 (Prop_lut4_I1_O)        0.105     0.292 r  confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.292    confreg/timer[0]_i_5_n_0
    SLICE_X126Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.749 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.749    confreg/timer_reg[0]_i_1_n_0
    SLICE_X126Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.847 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.847    confreg/timer_reg[4]_i_1_n_0
    SLICE_X126Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.945 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.945    confreg/timer_reg[8]_i_1_n_0
    SLICE_X126Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.043 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.043    confreg/timer_reg[12]_i_1_n_0
    SLICE_X126Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.141 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    confreg/timer_reg[16]_i_1_n_0
    SLICE_X126Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.239 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.239    confreg/timer_reg[20]_i_1_n_0
    SLICE_X126Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.337 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.345    confreg/timer_reg[24]_i_1_n_0
    SLICE_X126Y75        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.526 r  confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.526    confreg/timer_reg[28]_i_1_n_7
    SLICE_X126Y75        FDRE                                         r  confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.441     8.774    confreg/timer_clk
    SLICE_X126Y75        FDRE                                         r  confreg/timer_reg[28]/C
                         clock pessimism             -0.448     8.326    
                         clock uncertainty           -0.077     8.249    
    SLICE_X126Y75        FDRE (Setup_fdre_C_D)        0.059     8.308    confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          8.308    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                  6.782    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 1.696ns (54.057%)  route 1.441ns (45.943%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.226ns = ( 8.774 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X127Y74        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y74        FDRE (Prop_fdre_C_Q)         0.379    -1.255 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.441     0.187    confreg/write_timer_begin_r3
    SLICE_X126Y68        LUT4 (Prop_lut4_I1_O)        0.105     0.292 r  confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.292    confreg/timer[0]_i_5_n_0
    SLICE_X126Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.749 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.749    confreg/timer_reg[0]_i_1_n_0
    SLICE_X126Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.847 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.847    confreg/timer_reg[4]_i_1_n_0
    SLICE_X126Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.945 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.945    confreg/timer_reg[8]_i_1_n_0
    SLICE_X126Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.043 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.043    confreg/timer_reg[12]_i_1_n_0
    SLICE_X126Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.141 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    confreg/timer_reg[16]_i_1_n_0
    SLICE_X126Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.239 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.239    confreg/timer_reg[20]_i_1_n_0
    SLICE_X126Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.504 r  confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.504    confreg/timer_reg[24]_i_1_n_6
    SLICE_X126Y74        FDRE                                         r  confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.441     8.774    confreg/timer_clk
    SLICE_X126Y74        FDRE                                         r  confreg/timer_reg[25]/C
                         clock pessimism             -0.432     8.342    
                         clock uncertainty           -0.077     8.265    
    SLICE_X126Y74        FDRE (Setup_fdre_C_D)        0.059     8.324    confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -1.504    
  -------------------------------------------------------------------
                         slack                                  6.820    

Slack (MET) :             6.825ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.691ns (53.984%)  route 1.441ns (46.016%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.226ns = ( 8.774 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X127Y74        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y74        FDRE (Prop_fdre_C_Q)         0.379    -1.255 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.441     0.187    confreg/write_timer_begin_r3
    SLICE_X126Y68        LUT4 (Prop_lut4_I1_O)        0.105     0.292 r  confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.292    confreg/timer[0]_i_5_n_0
    SLICE_X126Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.749 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.749    confreg/timer_reg[0]_i_1_n_0
    SLICE_X126Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.847 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.847    confreg/timer_reg[4]_i_1_n_0
    SLICE_X126Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.945 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.945    confreg/timer_reg[8]_i_1_n_0
    SLICE_X126Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.043 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.043    confreg/timer_reg[12]_i_1_n_0
    SLICE_X126Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.141 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    confreg/timer_reg[16]_i_1_n_0
    SLICE_X126Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.239 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.239    confreg/timer_reg[20]_i_1_n_0
    SLICE_X126Y74        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.499 r  confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.499    confreg/timer_reg[24]_i_1_n_4
    SLICE_X126Y74        FDRE                                         r  confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.441     8.774    confreg/timer_clk
    SLICE_X126Y74        FDRE                                         r  confreg/timer_reg[27]/C
                         clock pessimism             -0.432     8.342    
                         clock uncertainty           -0.077     8.265    
    SLICE_X126Y74        FDRE (Setup_fdre_C_D)        0.059     8.324    confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  6.825    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 1.631ns (53.085%)  route 1.441ns (46.915%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.226ns = ( 8.774 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X127Y74        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y74        FDRE (Prop_fdre_C_Q)         0.379    -1.255 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.441     0.187    confreg/write_timer_begin_r3
    SLICE_X126Y68        LUT4 (Prop_lut4_I1_O)        0.105     0.292 r  confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.292    confreg/timer[0]_i_5_n_0
    SLICE_X126Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.749 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.749    confreg/timer_reg[0]_i_1_n_0
    SLICE_X126Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.847 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.847    confreg/timer_reg[4]_i_1_n_0
    SLICE_X126Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.945 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.945    confreg/timer_reg[8]_i_1_n_0
    SLICE_X126Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.043 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.043    confreg/timer_reg[12]_i_1_n_0
    SLICE_X126Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.141 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    confreg/timer_reg[16]_i_1_n_0
    SLICE_X126Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.239 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.239    confreg/timer_reg[20]_i_1_n_0
    SLICE_X126Y74        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.439 r  confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.439    confreg/timer_reg[24]_i_1_n_5
    SLICE_X126Y74        FDRE                                         r  confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.441     8.774    confreg/timer_clk
    SLICE_X126Y74        FDRE                                         r  confreg/timer_reg[26]/C
                         clock pessimism             -0.432     8.342    
                         clock uncertainty           -0.077     8.265    
    SLICE_X126Y74        FDRE (Setup_fdre_C_D)        0.059     8.324    confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -1.439    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 1.612ns (52.793%)  route 1.441ns (47.207%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.226ns = ( 8.774 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X127Y74        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y74        FDRE (Prop_fdre_C_Q)         0.379    -1.255 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.441     0.187    confreg/write_timer_begin_r3
    SLICE_X126Y68        LUT4 (Prop_lut4_I1_O)        0.105     0.292 r  confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.292    confreg/timer[0]_i_5_n_0
    SLICE_X126Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.749 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.749    confreg/timer_reg[0]_i_1_n_0
    SLICE_X126Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.847 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.847    confreg/timer_reg[4]_i_1_n_0
    SLICE_X126Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.945 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.945    confreg/timer_reg[8]_i_1_n_0
    SLICE_X126Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.043 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.043    confreg/timer_reg[12]_i_1_n_0
    SLICE_X126Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.141 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    confreg/timer_reg[16]_i_1_n_0
    SLICE_X126Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.239 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.239    confreg/timer_reg[20]_i_1_n_0
    SLICE_X126Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.420 r  confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.420    confreg/timer_reg[24]_i_1_n_7
    SLICE_X126Y74        FDRE                                         r  confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.441     8.774    confreg/timer_clk
    SLICE_X126Y74        FDRE                                         r  confreg/timer_reg[24]/C
                         clock pessimism             -0.432     8.342    
                         clock uncertainty           -0.077     8.265    
    SLICE_X126Y74        FDRE (Setup_fdre_C_D)        0.059     8.324    confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -1.420    
  -------------------------------------------------------------------
                         slack                                  6.904    

Slack (MET) :             6.919ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 1.598ns (52.576%)  route 1.441ns (47.424%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.225ns = ( 8.775 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X127Y74        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y74        FDRE (Prop_fdre_C_Q)         0.379    -1.255 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.441     0.187    confreg/write_timer_begin_r3
    SLICE_X126Y68        LUT4 (Prop_lut4_I1_O)        0.105     0.292 r  confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.292    confreg/timer[0]_i_5_n_0
    SLICE_X126Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.749 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.749    confreg/timer_reg[0]_i_1_n_0
    SLICE_X126Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.847 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.847    confreg/timer_reg[4]_i_1_n_0
    SLICE_X126Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.945 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.945    confreg/timer_reg[8]_i_1_n_0
    SLICE_X126Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.043 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.043    confreg/timer_reg[12]_i_1_n_0
    SLICE_X126Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.141 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    confreg/timer_reg[16]_i_1_n_0
    SLICE_X126Y73        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.406 r  confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.406    confreg/timer_reg[20]_i_1_n_6
    SLICE_X126Y73        FDRE                                         r  confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.442     8.775    confreg/timer_clk
    SLICE_X126Y73        FDRE                                         r  confreg/timer_reg[21]/C
                         clock pessimism             -0.432     8.343    
                         clock uncertainty           -0.077     8.266    
    SLICE_X126Y73        FDRE (Setup_fdre_C_D)        0.059     8.325    confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                  6.919    

Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 1.593ns (52.497%)  route 1.441ns (47.503%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.225ns = ( 8.775 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X127Y74        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y74        FDRE (Prop_fdre_C_Q)         0.379    -1.255 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.441     0.187    confreg/write_timer_begin_r3
    SLICE_X126Y68        LUT4 (Prop_lut4_I1_O)        0.105     0.292 r  confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.292    confreg/timer[0]_i_5_n_0
    SLICE_X126Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.749 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.749    confreg/timer_reg[0]_i_1_n_0
    SLICE_X126Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.847 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.847    confreg/timer_reg[4]_i_1_n_0
    SLICE_X126Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.945 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.945    confreg/timer_reg[8]_i_1_n_0
    SLICE_X126Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.043 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.043    confreg/timer_reg[12]_i_1_n_0
    SLICE_X126Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.141 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    confreg/timer_reg[16]_i_1_n_0
    SLICE_X126Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.401 r  confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.401    confreg/timer_reg[20]_i_1_n_4
    SLICE_X126Y73        FDRE                                         r  confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.442     8.775    confreg/timer_clk
    SLICE_X126Y73        FDRE                                         r  confreg/timer_reg[23]/C
                         clock pessimism             -0.432     8.343    
                         clock uncertainty           -0.077     8.266    
    SLICE_X126Y73        FDRE (Setup_fdre_C_D)        0.059     8.325    confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                  6.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.651    -0.468    confreg/timer_clk
    SLICE_X125Y70        FDRE                                         r  confreg/conf_wdata_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  confreg/conf_wdata_r1_reg[8]/Q
                         net (fo=1, routed)           0.055    -0.272    confreg/conf_wdata_r1[8]
    SLICE_X125Y70        FDRE                                         r  confreg/conf_wdata_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.924    -0.227    confreg/timer_clk
    SLICE_X125Y70        FDRE                                         r  confreg/conf_wdata_r2_reg[8]/C
                         clock pessimism             -0.241    -0.468    
    SLICE_X125Y70        FDRE (Hold_fdre_C_D)         0.078    -0.390    confreg/conf_wdata_r2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.651    -0.468    confreg/timer_clk
    SLICE_X125Y70        FDRE                                         r  confreg/conf_wdata_r1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  confreg/conf_wdata_r1_reg[15]/Q
                         net (fo=1, routed)           0.055    -0.272    confreg/conf_wdata_r1[15]
    SLICE_X125Y70        FDRE                                         r  confreg/conf_wdata_r2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.924    -0.227    confreg/timer_clk
    SLICE_X125Y70        FDRE                                         r  confreg/conf_wdata_r2_reg[15]/C
                         clock pessimism             -0.241    -0.468    
    SLICE_X125Y70        FDRE (Hold_fdre_C_D)         0.076    -0.392    confreg/conf_wdata_r2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.651    -0.468    confreg/timer_clk
    SLICE_X125Y70        FDRE                                         r  confreg/conf_wdata_r1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  confreg/conf_wdata_r1_reg[10]/Q
                         net (fo=1, routed)           0.055    -0.272    confreg/conf_wdata_r1[10]
    SLICE_X125Y70        FDRE                                         r  confreg/conf_wdata_r2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.924    -0.227    confreg/timer_clk
    SLICE_X125Y70        FDRE                                         r  confreg/conf_wdata_r2_reg[10]/C
                         clock pessimism             -0.241    -0.468    
    SLICE_X125Y70        FDRE (Hold_fdre_C_D)         0.075    -0.393    confreg/conf_wdata_r2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.655    -0.464    confreg/timer_clk
    SLICE_X127Y66        FDRE                                         r  confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.055    -0.268    confreg/conf_wdata_r1[7]
    SLICE_X127Y66        FDRE                                         r  confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.928    -0.223    confreg/timer_clk
    SLICE_X127Y66        FDRE                                         r  confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.241    -0.464    
    SLICE_X127Y66        FDRE (Hold_fdre_C_D)         0.075    -0.389    confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.651    -0.468    confreg/timer_clk
    SLICE_X125Y70        FDRE                                         r  confreg/conf_wdata_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  confreg/conf_wdata_r1_reg[11]/Q
                         net (fo=1, routed)           0.055    -0.272    confreg/conf_wdata_r1[11]
    SLICE_X125Y70        FDRE                                         r  confreg/conf_wdata_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.924    -0.227    confreg/timer_clk
    SLICE_X125Y70        FDRE                                         r  confreg/conf_wdata_r2_reg[11]/C
                         clock pessimism             -0.241    -0.468    
    SLICE_X125Y70        FDRE (Hold_fdre_C_D)         0.071    -0.397    confreg/conf_wdata_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.354%)  route 0.123ns (46.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.650    -0.469    confreg/timer_clk
    SLICE_X126Y78        FDRE                                         r  confreg/conf_wdata_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  confreg/conf_wdata_r1_reg[30]/Q
                         net (fo=1, routed)           0.123    -0.205    confreg/conf_wdata_r1[30]
    SLICE_X126Y76        FDRE                                         r  confreg/conf_wdata_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.920    -0.231    confreg/timer_clk
    SLICE_X126Y76        FDRE                                         r  confreg/conf_wdata_r2_reg[30]/C
                         clock pessimism             -0.227    -0.458    
    SLICE_X126Y76        FDRE (Hold_fdre_C_D)         0.070    -0.388    confreg/conf_wdata_r2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.256ns (81.925%)  route 0.056ns (18.075%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.647    -0.472    confreg/timer_clk
    SLICE_X127Y74        FDRE                                         r  confreg/conf_wdata_r2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  confreg/conf_wdata_r2_reg[24]/Q
                         net (fo=1, routed)           0.056    -0.275    confreg/data[24]
    SLICE_X126Y74        LUT4 (Prop_lut4_I3_O)        0.045    -0.230 r  confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000    -0.230    confreg/timer[24]_i_5_n_0
    SLICE_X126Y74        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.160 r  confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.160    confreg/timer_reg[24]_i_1_n_7
    SLICE_X126Y74        FDRE                                         r  confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.919    -0.232    confreg/timer_clk
    SLICE_X126Y74        FDRE                                         r  confreg/timer_reg[24]/C
                         clock pessimism             -0.227    -0.459    
    SLICE_X126Y74        FDRE (Hold_fdre_C_D)         0.105    -0.354    confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.882%)  route 0.160ns (53.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.650    -0.469    confreg/timer_clk
    SLICE_X131Y71        FDRE                                         r  confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.160    -0.169    confreg/conf_wdata_r1[17]
    SLICE_X127Y72        FDRE                                         r  confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.922    -0.229    confreg/timer_clk
    SLICE_X127Y72        FDRE                                         r  confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism             -0.206    -0.435    
    SLICE_X127Y72        FDRE (Hold_fdre_C_D)         0.072    -0.363    confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.650%)  route 0.161ns (53.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.655    -0.464    confreg/timer_clk
    SLICE_X130Y66        FDRE                                         r  confreg/conf_wdata_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  confreg/conf_wdata_r1_reg[5]/Q
                         net (fo=1, routed)           0.161    -0.162    confreg/conf_wdata_r1[5]
    SLICE_X127Y66        FDRE                                         r  confreg/conf_wdata_r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.928    -0.223    confreg/timer_clk
    SLICE_X127Y66        FDRE                                         r  confreg/conf_wdata_r2_reg[5]/C
                         clock pessimism             -0.206    -0.429    
    SLICE_X127Y66        FDRE (Hold_fdre_C_D)         0.072    -0.357    confreg/conf_wdata_r2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.649    -0.470    confreg/timer_clk
    SLICE_X136Y73        FDRE                                         r  confreg/conf_wdata_r1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y73        FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  confreg/conf_wdata_r1_reg[16]/Q
                         net (fo=1, routed)           0.108    -0.198    confreg/conf_wdata_r1[16]
    SLICE_X136Y73        FDRE                                         r  confreg/conf_wdata_r2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.921    -0.230    confreg/timer_clk
    SLICE_X136Y73        FDRE                                         r  confreg/conf_wdata_r2_reg[16]/C
                         clock pessimism             -0.240    -0.470    
    SLICE_X136Y73        FDRE (Hold_fdre_C_D)         0.063    -0.407    confreg/conf_wdata_r2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X128Y64   confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X125Y70   confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X125Y70   confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X120Y71   confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X130Y70   confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X127Y72   confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X125Y70   confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X136Y73   confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X125Y70   confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X125Y70   confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X125Y70   confreg/conf_wdata_r1_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X128Y72   confreg/conf_wdata_r1_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X130Y77   confreg/conf_wdata_r1_reg[25]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X125Y70   confreg/conf_wdata_r1_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X125Y70   confreg/conf_wdata_r2_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X125Y70   confreg/conf_wdata_r2_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X125Y70   confreg/conf_wdata_r2_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X128Y72   confreg/conf_wdata_r2_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X125Y70   confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X125Y70   confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X130Y70   confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X125Y70   confreg/conf_wdata_r1_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X131Y71   confreg/conf_wdata_r1_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X131Y71   confreg/conf_wdata_r1_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X128Y74   confreg/conf_wdata_r1_reg[22]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X128Y74   confreg/conf_wdata_r1_reg[23]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X127Y74   confreg/conf_wdata_r1_reg[24]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X126Y78   confreg/conf_wdata_r1_reg[30]/C



