/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  reg [11:0] _01_;
  reg [5:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [17:0] celloutsig_0_18z;
  wire [22:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [14:0] celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire [23:0] celloutsig_0_45z;
  wire [15:0] celloutsig_0_46z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_3z & celloutsig_1_6z);
  assign celloutsig_0_23z = ~(celloutsig_0_11z & celloutsig_0_10z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z & in_data[68]);
  assign celloutsig_1_14z = ~((celloutsig_1_6z | celloutsig_1_3z) & (celloutsig_1_1z[0] | celloutsig_1_9z));
  assign celloutsig_0_4z = { in_data[58:47], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } + { in_data[62:52], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 14'h0000;
    else _00_ <= { in_data[171:163], celloutsig_1_6z, celloutsig_1_1z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 12'h000;
    else _01_ <= { celloutsig_0_3z, celloutsig_0_3z };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 6'h00;
    else _02_ <= { in_data[8], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_1_11z = { in_data[152:150], celloutsig_1_1z } & { _00_[10:9], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_15z = celloutsig_0_4z[3:0] & celloutsig_0_9z;
  assign celloutsig_0_3z = in_data[73:68] / { 1'h1, in_data[27:23] };
  assign celloutsig_1_1z = { in_data[128:127], celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[97:96], in_data[97] };
  assign celloutsig_0_19z = { celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_15z } / { 1'h1, celloutsig_0_18z[15:1], celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_28z = { _02_, celloutsig_0_2z } > { _02_[4], celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[78:74] <= in_data[75:71];
  assign celloutsig_0_10z = _01_[7:5] <= in_data[14:12];
  assign celloutsig_1_6z = { celloutsig_1_5z[7:6], celloutsig_1_2z, celloutsig_1_1z } || { celloutsig_1_1z[0], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_8z = celloutsig_0_4z[14:9] || celloutsig_0_3z;
  assign celloutsig_1_4z = in_data[183:181] < in_data[156:154];
  assign celloutsig_0_17z = { celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_2z } < { celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_1_2z = celloutsig_1_0z & ~(in_data[122]);
  assign celloutsig_1_3z = celloutsig_1_2z & ~(in_data[147]);
  assign celloutsig_0_7z = celloutsig_0_3z[2] & ~(_01_[11]);
  assign celloutsig_1_19z = { celloutsig_1_1z[2:0], celloutsig_1_11z } | { celloutsig_1_1z[3:2], celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_18z = { celloutsig_0_4z[14:0], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_14z } | { celloutsig_0_15z[2:1], celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_37z = | { _02_[3:0], celloutsig_0_0z };
  assign celloutsig_0_39z = | { in_data[89:87], celloutsig_0_12z };
  assign celloutsig_1_0z = | in_data[118:108];
  assign celloutsig_0_14z = | { celloutsig_0_3z[5:4], celloutsig_0_11z };
  assign celloutsig_0_25z = | { celloutsig_0_19z[17:13], celloutsig_0_22z };
  assign celloutsig_0_1z = in_data[24] & in_data[38];
  assign celloutsig_1_15z = | { celloutsig_1_12z, celloutsig_1_4z };
  assign celloutsig_1_18z = | { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_11z = | { _01_[11:6], celloutsig_0_2z };
  assign celloutsig_0_12z = ~^ celloutsig_0_4z[14:12];
  assign celloutsig_0_20z = ~^ { celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_5z = ^ { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_12z = ^ { celloutsig_1_1z[1], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_9z, _00_ };
  assign celloutsig_0_22z = ^ { celloutsig_0_19z[12:10], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_46z = { _01_[10:1], celloutsig_0_9z, celloutsig_0_39z, celloutsig_0_37z } >> { celloutsig_0_45z[17:7], celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_23z };
  assign celloutsig_1_5z = { in_data[176:168], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } >> { in_data[113], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_9z = celloutsig_0_4z[6:3] << { in_data[3], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_33z = in_data[95:81] << celloutsig_0_19z[17:3];
  assign celloutsig_0_45z = { celloutsig_0_18z[9:5], celloutsig_0_24z, celloutsig_0_2z, celloutsig_0_28z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_8z } - { celloutsig_0_33z[13:0], celloutsig_0_24z, celloutsig_0_5z };
  assign celloutsig_0_16z = { celloutsig_0_5z, celloutsig_0_15z } - { _02_[4:2], celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_0_24z = { celloutsig_0_9z[2], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_0z } - { celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_20z };
  assign celloutsig_0_21z = ~((celloutsig_0_8z & celloutsig_0_11z) | celloutsig_0_3z[1]);
  assign { out_data[128], out_data[105:96], out_data[55:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
