// Test of CBZ and B instruction.
// Requires:
// CBZ, B, & ADDI instructions
// Expected results:
// X0 = 1
// X1 = 0 (anything else indicates an error)
// X2 = 0 on a single-cycle CPU, 4 on pipelined CPUs (counts delay slots executed)
// X3 = 1 (signifies program end was reached)
// X4 = 16+8+4+2+1 = 31 (bit per properly executed branch)
// X5 = 0 (should never get incremented, means accelerated branches not working).

//ADDI: I-type, Reg[Rd] = Reg[Rn] + {'0, Imm12}
//OP         Imm12        Rn    Rd
//3322222222 221111111111 00000 00000
//1098765432 109876543210 98765 43210
//1001000100 Unsigned     0..31 0..31

//B: B-type, PC = PC + SignExtend({Imm26, 2'b00})
//OP     Imm26
//332222 22222211111111110000000000
//109876 54321098765432109876543210
//000101 2's Comp Imm26

//CBZ: CB-type, if (R[Rt] == 0) PC = PC + SignExtend({Imm19, 2'b00})
//OP       Imm19               Rt
//33222222 2222111111111100000 00000
//10987654 3210987654321098765 43210
//10110100 2's Comp Imm19      0..31

               // MAIN:
// PC 0:
1001000100_000000000001_11111_00000 // ADDI X0, X31, #1     // Constant 1 register for testing
// PC 4:
1001000100_000000000000_11111_00001 // ADDI X1, X31, #0     // Error register, should never be non-zero
// PC 8:
1001000100_000000000000_11111_00010 // ADDI X2, X31, #0     // Delay slot counter.  Value depends on delay slots.
// PC 12:
1001000100_000000000000_11111_00011 // ADDI X3, X31, #0     // Flag for when we get to the final result.
// PC 16:
1001000100_000000000000_11111_00100 // ADDI X4, X31, #0     // Set each bit as you do a branch correctly.
// PC 20:
1001000100_000000000000_11111_00101 // ADDI X5, X31, #0     // Set if branches have >1 delay slot.
// PC 24:
000101_00000000000000000000001100   // B FORWARD_B          // 1st taken branch (+12 * 4 = +48, to PC 72)

               // delay slot
// PC 28:
1001000100_000000000001_00010_00010 // ADDI X2, X2, #1      // delay_slot++
// PC 32:
1001000100_000000000001_00101_00101 // ADDI X5, X5, #1      // Should never reach here.
                                    // ERROR:
// PC 36:
1001000100_000000000001_11111_00001 // ADDI X1, X31, #1     // Error = 1
// PC 40:
000101_11111111111111111111111111   // B ERROR              // Loop forever (-1 to PC 40)
// PC 44:
1001000100_000000000000_11111_11111 // ADDI X31, X31, #0    // NOOP

               // BACKWARD_B: (target PC 44 + 28 = PC 72)
               // === Jumped to from PC 24 ===
// PC 48:
1001000100_000000000010_00100_00100 // ADDI X4, X4, #2      // 2nd branch succeeded
// PC 52:
10110100_0000000000000010100_11111  // CBZ X31, FORWARD_CBZ // 3rd taken branch (+20 * 4 = +80 → PC 132)
// PC 56:
1001000100_000000000001_00010_00010 // ADDI X2, X2, #1      // delay_slot++
// PC 60:
1001000100_000000000001_00101_00101 // ADDI X5, X5, 1       // Should never reach here
// PC 64:
000101_11111111111111111111001      // B ERROR              // Should never reach here (-7 → PC 36)
// PC 68:
1001000100_000000000000_11111_11111 // ADDI X31, X31, 0     // NOOP

               // FORWARD_B: (PC 24 + 48 = PC 72)
               // === First jump lands here ===
// PC 72:
1001000100_000000000001_00100_00100 // ADDI X4, X4, 1       // 1st branch succeeded.
// PC 76:
000101_11111111111111111111111001   // B BACKWARD_B         // 2nd taken branch (-7 * 4 = -28 → PC 48)
               // delay slot
// PC 80:
1001000100_000000000001_00010_00010 // ADDI X2, X2, 1       // delay_slot++
// PC 84:
1001000100_000000000001_00101_00101 // ADDI X5, X5, 1       // Should never reach here
// PC 88:
000101_11111111111111111111110011   // B ERROR              // Should never reach here (-13 * 4 = -52 → PC 36)
// PC 92:
1001000100_000000000000_11111_11111 // ADDI X31, X31, 0     // NOOP

               // BACKWARD_CBZ:
// PC 96:
1001000100_000000001000_00100_00100 // ADDI X4, X4, 8       // 4th branch succeeded.
// PC 100:
10110100_0000000000000000110_00000  // CBZ X0, NOT_TAKEN    // Not taken, skip to PC 124
// PC 104:
1001000100_000000000000_11111_11111 // ADDI X31, X31, 0     // NOOP
// PC 108:
1001000100_000000010000_00100_00100 // ADDI X4, X4, 16      // Successfully didn't branch.
// PC 112:
1001000100_000000000001_11111_00011 // ADDI X3, X31, 1      // Flag for finishing.

               // HALT:
// PC 116:
000101_00000000000000000000000000   // B HALT               // Loop forever (0)
// PC 120:
1001000100_000000000000_11111_11111 // ADDI X31, X31, 0     // NOOP

               // NOT_TAKEN:
// PC 124:
000101_11111111111111111111101010   // B ERROR              // Should never reach here (-22 * 4 = -88 → PC 36)
// PC 128:
1001000100_000000000000_11111_11111 // ADDI X31, X31, 0     // NOOP

               // FORWARD_CBZ: (from PC 52 + 80 = PC 132)
// PC 132:
1001000100_000000000100_00100_00100 // ADDI X4, X4, 4       // 3rd branch succeeded.
// PC 136:
10110100_1111111111111110110_11111  // CBZ X31, BACKWARD_CBZ   // -10 * 4 = -40 → PC 96
// PC 140:
1001000100_000000000001_00010_00010 // ADDI X2, X2, 1       // delay_slot++
// PC 144:
1001000100_000000000001_00101_00101 // ADDI X5, X5, 1       // Should never reach here.
// PC 148:
000101_11111111111111111111100100   // B ERROR              // Should never reach here (-28 * 4 = -112 → PC 36)
// PC 152:
1001000100_000000000000_11111_11111 // ADDI X31, X31, 0     // NOOP
