
b3_gpio_output.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001a94  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001c28  08001c28  00011c28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001c58  08001c58  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001c58  08001c58  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001c58  08001c58  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001c58  08001c58  00011c58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001c5c  08001c5c  00011c5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001c60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001c6c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001c6c  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004404  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000dae  00000000  00000000  00024440  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000003e0  00000000  00000000  000251f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000358  00000000  00000000  000255d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001e1fd  00000000  00000000  00025928  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000043d6  00000000  00000000  00043b25  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000b6bfd  00000000  00000000  00047efb  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000feaf8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000d98  00000000  00000000  000feb74  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001c10 	.word	0x08001c10

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08001c10 	.word	0x08001c10

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d8:	f000 f904 	bl	80003e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001dc:	f000 f809 	bl	80001f2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e0:	f000 f842 	bl	8000268 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80001e4:	2201      	movs	r2, #1
 80001e6:	2120      	movs	r1, #32
 80001e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80001ec:	f000 fbd0 	bl	8000990 <HAL_GPIO_WritePin>
  //HAL_Delay(1000);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001f0:	e7fe      	b.n	80001f0 <main+0x1c>

080001f2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001f2:	b580      	push	{r7, lr}
 80001f4:	b090      	sub	sp, #64	; 0x40
 80001f6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001f8:	f107 0318 	add.w	r3, r7, #24
 80001fc:	2228      	movs	r2, #40	; 0x28
 80001fe:	2100      	movs	r1, #0
 8000200:	4618      	mov	r0, r3
 8000202:	f001 fcfd 	bl	8001c00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000206:	1d3b      	adds	r3, r7, #4
 8000208:	2200      	movs	r2, #0
 800020a:	601a      	str	r2, [r3, #0]
 800020c:	605a      	str	r2, [r3, #4]
 800020e:	609a      	str	r2, [r3, #8]
 8000210:	60da      	str	r2, [r3, #12]
 8000212:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000214:	2302      	movs	r3, #2
 8000216:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000218:	2301      	movs	r3, #1
 800021a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800021c:	2310      	movs	r3, #16
 800021e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000220:	2300      	movs	r3, #0
 8000222:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000224:	f107 0318 	add.w	r3, r7, #24
 8000228:	4618      	mov	r0, r3
 800022a:	f000 fbc9 	bl	80009c0 <HAL_RCC_OscConfig>
 800022e:	4603      	mov	r3, r0
 8000230:	2b00      	cmp	r3, #0
 8000232:	d001      	beq.n	8000238 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000234:	f000 f848 	bl	80002c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000238:	230f      	movs	r3, #15
 800023a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800023c:	2300      	movs	r3, #0
 800023e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000240:	2300      	movs	r3, #0
 8000242:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000244:	2300      	movs	r3, #0
 8000246:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000248:	2300      	movs	r3, #0
 800024a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800024c:	1d3b      	adds	r3, r7, #4
 800024e:	2100      	movs	r1, #0
 8000250:	4618      	mov	r0, r3
 8000252:	f001 facb 	bl	80017ec <HAL_RCC_ClockConfig>
 8000256:	4603      	mov	r3, r0
 8000258:	2b00      	cmp	r3, #0
 800025a:	d001      	beq.n	8000260 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800025c:	f000 f834 	bl	80002c8 <Error_Handler>
  }
}
 8000260:	bf00      	nop
 8000262:	3740      	adds	r7, #64	; 0x40
 8000264:	46bd      	mov	sp, r7
 8000266:	bd80      	pop	{r7, pc}

08000268 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b086      	sub	sp, #24
 800026c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800026e:	1d3b      	adds	r3, r7, #4
 8000270:	2200      	movs	r2, #0
 8000272:	601a      	str	r2, [r3, #0]
 8000274:	605a      	str	r2, [r3, #4]
 8000276:	609a      	str	r2, [r3, #8]
 8000278:	60da      	str	r2, [r3, #12]
 800027a:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800027c:	4b11      	ldr	r3, [pc, #68]	; (80002c4 <MX_GPIO_Init+0x5c>)
 800027e:	695b      	ldr	r3, [r3, #20]
 8000280:	4a10      	ldr	r2, [pc, #64]	; (80002c4 <MX_GPIO_Init+0x5c>)
 8000282:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000286:	6153      	str	r3, [r2, #20]
 8000288:	4b0e      	ldr	r3, [pc, #56]	; (80002c4 <MX_GPIO_Init+0x5c>)
 800028a:	695b      	ldr	r3, [r3, #20]
 800028c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000290:	603b      	str	r3, [r7, #0]
 8000292:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000294:	2200      	movs	r2, #0
 8000296:	2120      	movs	r1, #32
 8000298:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800029c:	f000 fb78 	bl	8000990 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80002a0:	2320      	movs	r3, #32
 80002a2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002a4:	2301      	movs	r3, #1
 80002a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002a8:	2300      	movs	r3, #0
 80002aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002ac:	2300      	movs	r3, #0
 80002ae:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002b0:	1d3b      	adds	r3, r7, #4
 80002b2:	4619      	mov	r1, r3
 80002b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002b8:	f000 f9e0 	bl	800067c <HAL_GPIO_Init>

}
 80002bc:	bf00      	nop
 80002be:	3718      	adds	r7, #24
 80002c0:	46bd      	mov	sp, r7
 80002c2:	bd80      	pop	{r7, pc}
 80002c4:	40021000 	.word	0x40021000

080002c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002cc:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002ce:	e7fe      	b.n	80002ce <Error_Handler+0x6>

080002d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002d0:	b480      	push	{r7}
 80002d2:	b083      	sub	sp, #12
 80002d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002d6:	4b0f      	ldr	r3, [pc, #60]	; (8000314 <HAL_MspInit+0x44>)
 80002d8:	699b      	ldr	r3, [r3, #24]
 80002da:	4a0e      	ldr	r2, [pc, #56]	; (8000314 <HAL_MspInit+0x44>)
 80002dc:	f043 0301 	orr.w	r3, r3, #1
 80002e0:	6193      	str	r3, [r2, #24]
 80002e2:	4b0c      	ldr	r3, [pc, #48]	; (8000314 <HAL_MspInit+0x44>)
 80002e4:	699b      	ldr	r3, [r3, #24]
 80002e6:	f003 0301 	and.w	r3, r3, #1
 80002ea:	607b      	str	r3, [r7, #4]
 80002ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002ee:	4b09      	ldr	r3, [pc, #36]	; (8000314 <HAL_MspInit+0x44>)
 80002f0:	69db      	ldr	r3, [r3, #28]
 80002f2:	4a08      	ldr	r2, [pc, #32]	; (8000314 <HAL_MspInit+0x44>)
 80002f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002f8:	61d3      	str	r3, [r2, #28]
 80002fa:	4b06      	ldr	r3, [pc, #24]	; (8000314 <HAL_MspInit+0x44>)
 80002fc:	69db      	ldr	r3, [r3, #28]
 80002fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000302:	603b      	str	r3, [r7, #0]
 8000304:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000306:	bf00      	nop
 8000308:	370c      	adds	r7, #12
 800030a:	46bd      	mov	sp, r7
 800030c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000310:	4770      	bx	lr
 8000312:	bf00      	nop
 8000314:	40021000 	.word	0x40021000

08000318 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000318:	b480      	push	{r7}
 800031a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800031c:	e7fe      	b.n	800031c <NMI_Handler+0x4>

0800031e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800031e:	b480      	push	{r7}
 8000320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000322:	e7fe      	b.n	8000322 <HardFault_Handler+0x4>

08000324 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000328:	e7fe      	b.n	8000328 <MemManage_Handler+0x4>

0800032a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800032a:	b480      	push	{r7}
 800032c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800032e:	e7fe      	b.n	800032e <BusFault_Handler+0x4>

08000330 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000334:	e7fe      	b.n	8000334 <UsageFault_Handler+0x4>

08000336 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000336:	b480      	push	{r7}
 8000338:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800033a:	bf00      	nop
 800033c:	46bd      	mov	sp, r7
 800033e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000342:	4770      	bx	lr

08000344 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000348:	bf00      	nop
 800034a:	46bd      	mov	sp, r7
 800034c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000350:	4770      	bx	lr

08000352 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000352:	b480      	push	{r7}
 8000354:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000356:	bf00      	nop
 8000358:	46bd      	mov	sp, r7
 800035a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035e:	4770      	bx	lr

08000360 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000364:	f000 f884 	bl	8000470 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000368:	bf00      	nop
 800036a:	bd80      	pop	{r7, pc}

0800036c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000370:	4b06      	ldr	r3, [pc, #24]	; (800038c <SystemInit+0x20>)
 8000372:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000376:	4a05      	ldr	r2, [pc, #20]	; (800038c <SystemInit+0x20>)
 8000378:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800037c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000380:	bf00      	nop
 8000382:	46bd      	mov	sp, r7
 8000384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop
 800038c:	e000ed00 	.word	0xe000ed00

08000390 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000390:	f8df d034 	ldr.w	sp, [pc, #52]	; 80003c8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000394:	480d      	ldr	r0, [pc, #52]	; (80003cc <LoopForever+0x6>)
  ldr r1, =_edata
 8000396:	490e      	ldr	r1, [pc, #56]	; (80003d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000398:	4a0e      	ldr	r2, [pc, #56]	; (80003d4 <LoopForever+0xe>)
  movs r3, #0
 800039a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800039c:	e002      	b.n	80003a4 <LoopCopyDataInit>

0800039e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800039e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003a2:	3304      	adds	r3, #4

080003a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003a8:	d3f9      	bcc.n	800039e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003aa:	4a0b      	ldr	r2, [pc, #44]	; (80003d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003ac:	4c0b      	ldr	r4, [pc, #44]	; (80003dc <LoopForever+0x16>)
  movs r3, #0
 80003ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003b0:	e001      	b.n	80003b6 <LoopFillZerobss>

080003b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003b4:	3204      	adds	r2, #4

080003b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003b8:	d3fb      	bcc.n	80003b2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80003ba:	f7ff ffd7 	bl	800036c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80003be:	f001 fbfb 	bl	8001bb8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80003c2:	f7ff ff07 	bl	80001d4 <main>

080003c6 <LoopForever>:

LoopForever:
    b LoopForever
 80003c6:	e7fe      	b.n	80003c6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80003c8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80003cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003d0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80003d4:	08001c60 	.word	0x08001c60
  ldr r2, =_sbss
 80003d8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80003dc:	2000002c 	.word	0x2000002c

080003e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80003e0:	e7fe      	b.n	80003e0 <ADC1_2_IRQHandler>
	...

080003e4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80003e8:	4b08      	ldr	r3, [pc, #32]	; (800040c <HAL_Init+0x28>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	4a07      	ldr	r2, [pc, #28]	; (800040c <HAL_Init+0x28>)
 80003ee:	f043 0310 	orr.w	r3, r3, #16
 80003f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80003f4:	2003      	movs	r0, #3
 80003f6:	f000 f90d 	bl	8000614 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80003fa:	2000      	movs	r0, #0
 80003fc:	f000 f808 	bl	8000410 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000400:	f7ff ff66 	bl	80002d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000404:	2300      	movs	r3, #0
}
 8000406:	4618      	mov	r0, r3
 8000408:	bd80      	pop	{r7, pc}
 800040a:	bf00      	nop
 800040c:	40022000 	.word	0x40022000

08000410 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	b082      	sub	sp, #8
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000418:	4b12      	ldr	r3, [pc, #72]	; (8000464 <HAL_InitTick+0x54>)
 800041a:	681a      	ldr	r2, [r3, #0]
 800041c:	4b12      	ldr	r3, [pc, #72]	; (8000468 <HAL_InitTick+0x58>)
 800041e:	781b      	ldrb	r3, [r3, #0]
 8000420:	4619      	mov	r1, r3
 8000422:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000426:	fbb3 f3f1 	udiv	r3, r3, r1
 800042a:	fbb2 f3f3 	udiv	r3, r2, r3
 800042e:	4618      	mov	r0, r3
 8000430:	f000 f917 	bl	8000662 <HAL_SYSTICK_Config>
 8000434:	4603      	mov	r3, r0
 8000436:	2b00      	cmp	r3, #0
 8000438:	d001      	beq.n	800043e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800043a:	2301      	movs	r3, #1
 800043c:	e00e      	b.n	800045c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	2b0f      	cmp	r3, #15
 8000442:	d80a      	bhi.n	800045a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000444:	2200      	movs	r2, #0
 8000446:	6879      	ldr	r1, [r7, #4]
 8000448:	f04f 30ff 	mov.w	r0, #4294967295
 800044c:	f000 f8ed 	bl	800062a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000450:	4a06      	ldr	r2, [pc, #24]	; (800046c <HAL_InitTick+0x5c>)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000456:	2300      	movs	r3, #0
 8000458:	e000      	b.n	800045c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800045a:	2301      	movs	r3, #1
}
 800045c:	4618      	mov	r0, r3
 800045e:	3708      	adds	r7, #8
 8000460:	46bd      	mov	sp, r7
 8000462:	bd80      	pop	{r7, pc}
 8000464:	20000000 	.word	0x20000000
 8000468:	20000008 	.word	0x20000008
 800046c:	20000004 	.word	0x20000004

08000470 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000470:	b480      	push	{r7}
 8000472:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000474:	4b06      	ldr	r3, [pc, #24]	; (8000490 <HAL_IncTick+0x20>)
 8000476:	781b      	ldrb	r3, [r3, #0]
 8000478:	461a      	mov	r2, r3
 800047a:	4b06      	ldr	r3, [pc, #24]	; (8000494 <HAL_IncTick+0x24>)
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	4413      	add	r3, r2
 8000480:	4a04      	ldr	r2, [pc, #16]	; (8000494 <HAL_IncTick+0x24>)
 8000482:	6013      	str	r3, [r2, #0]
}
 8000484:	bf00      	nop
 8000486:	46bd      	mov	sp, r7
 8000488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048c:	4770      	bx	lr
 800048e:	bf00      	nop
 8000490:	20000008 	.word	0x20000008
 8000494:	20000028 	.word	0x20000028

08000498 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000498:	b480      	push	{r7}
 800049a:	af00      	add	r7, sp, #0
  return uwTick;  
 800049c:	4b03      	ldr	r3, [pc, #12]	; (80004ac <HAL_GetTick+0x14>)
 800049e:	681b      	ldr	r3, [r3, #0]
}
 80004a0:	4618      	mov	r0, r3
 80004a2:	46bd      	mov	sp, r7
 80004a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a8:	4770      	bx	lr
 80004aa:	bf00      	nop
 80004ac:	20000028 	.word	0x20000028

080004b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b085      	sub	sp, #20
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	f003 0307 	and.w	r3, r3, #7
 80004be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80004c0:	4b0c      	ldr	r3, [pc, #48]	; (80004f4 <__NVIC_SetPriorityGrouping+0x44>)
 80004c2:	68db      	ldr	r3, [r3, #12]
 80004c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80004c6:	68ba      	ldr	r2, [r7, #8]
 80004c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80004cc:	4013      	ands	r3, r2
 80004ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80004d0:	68fb      	ldr	r3, [r7, #12]
 80004d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80004d4:	68bb      	ldr	r3, [r7, #8]
 80004d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80004d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80004dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80004e2:	4a04      	ldr	r2, [pc, #16]	; (80004f4 <__NVIC_SetPriorityGrouping+0x44>)
 80004e4:	68bb      	ldr	r3, [r7, #8]
 80004e6:	60d3      	str	r3, [r2, #12]
}
 80004e8:	bf00      	nop
 80004ea:	3714      	adds	r7, #20
 80004ec:	46bd      	mov	sp, r7
 80004ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f2:	4770      	bx	lr
 80004f4:	e000ed00 	.word	0xe000ed00

080004f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80004fc:	4b04      	ldr	r3, [pc, #16]	; (8000510 <__NVIC_GetPriorityGrouping+0x18>)
 80004fe:	68db      	ldr	r3, [r3, #12]
 8000500:	0a1b      	lsrs	r3, r3, #8
 8000502:	f003 0307 	and.w	r3, r3, #7
}
 8000506:	4618      	mov	r0, r3
 8000508:	46bd      	mov	sp, r7
 800050a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050e:	4770      	bx	lr
 8000510:	e000ed00 	.word	0xe000ed00

08000514 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000514:	b480      	push	{r7}
 8000516:	b083      	sub	sp, #12
 8000518:	af00      	add	r7, sp, #0
 800051a:	4603      	mov	r3, r0
 800051c:	6039      	str	r1, [r7, #0]
 800051e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000520:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000524:	2b00      	cmp	r3, #0
 8000526:	db0a      	blt.n	800053e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000528:	683b      	ldr	r3, [r7, #0]
 800052a:	b2da      	uxtb	r2, r3
 800052c:	490c      	ldr	r1, [pc, #48]	; (8000560 <__NVIC_SetPriority+0x4c>)
 800052e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000532:	0112      	lsls	r2, r2, #4
 8000534:	b2d2      	uxtb	r2, r2
 8000536:	440b      	add	r3, r1
 8000538:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800053c:	e00a      	b.n	8000554 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800053e:	683b      	ldr	r3, [r7, #0]
 8000540:	b2da      	uxtb	r2, r3
 8000542:	4908      	ldr	r1, [pc, #32]	; (8000564 <__NVIC_SetPriority+0x50>)
 8000544:	79fb      	ldrb	r3, [r7, #7]
 8000546:	f003 030f 	and.w	r3, r3, #15
 800054a:	3b04      	subs	r3, #4
 800054c:	0112      	lsls	r2, r2, #4
 800054e:	b2d2      	uxtb	r2, r2
 8000550:	440b      	add	r3, r1
 8000552:	761a      	strb	r2, [r3, #24]
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr
 8000560:	e000e100 	.word	0xe000e100
 8000564:	e000ed00 	.word	0xe000ed00

08000568 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000568:	b480      	push	{r7}
 800056a:	b089      	sub	sp, #36	; 0x24
 800056c:	af00      	add	r7, sp, #0
 800056e:	60f8      	str	r0, [r7, #12]
 8000570:	60b9      	str	r1, [r7, #8]
 8000572:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	f003 0307 	and.w	r3, r3, #7
 800057a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800057c:	69fb      	ldr	r3, [r7, #28]
 800057e:	f1c3 0307 	rsb	r3, r3, #7
 8000582:	2b04      	cmp	r3, #4
 8000584:	bf28      	it	cs
 8000586:	2304      	movcs	r3, #4
 8000588:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800058a:	69fb      	ldr	r3, [r7, #28]
 800058c:	3304      	adds	r3, #4
 800058e:	2b06      	cmp	r3, #6
 8000590:	d902      	bls.n	8000598 <NVIC_EncodePriority+0x30>
 8000592:	69fb      	ldr	r3, [r7, #28]
 8000594:	3b03      	subs	r3, #3
 8000596:	e000      	b.n	800059a <NVIC_EncodePriority+0x32>
 8000598:	2300      	movs	r3, #0
 800059a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800059c:	f04f 32ff 	mov.w	r2, #4294967295
 80005a0:	69bb      	ldr	r3, [r7, #24]
 80005a2:	fa02 f303 	lsl.w	r3, r2, r3
 80005a6:	43da      	mvns	r2, r3
 80005a8:	68bb      	ldr	r3, [r7, #8]
 80005aa:	401a      	ands	r2, r3
 80005ac:	697b      	ldr	r3, [r7, #20]
 80005ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005b0:	f04f 31ff 	mov.w	r1, #4294967295
 80005b4:	697b      	ldr	r3, [r7, #20]
 80005b6:	fa01 f303 	lsl.w	r3, r1, r3
 80005ba:	43d9      	mvns	r1, r3
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005c0:	4313      	orrs	r3, r2
         );
}
 80005c2:	4618      	mov	r0, r3
 80005c4:	3724      	adds	r7, #36	; 0x24
 80005c6:	46bd      	mov	sp, r7
 80005c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005cc:	4770      	bx	lr
	...

080005d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	3b01      	subs	r3, #1
 80005dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80005e0:	d301      	bcc.n	80005e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80005e2:	2301      	movs	r3, #1
 80005e4:	e00f      	b.n	8000606 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005e6:	4a0a      	ldr	r2, [pc, #40]	; (8000610 <SysTick_Config+0x40>)
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	3b01      	subs	r3, #1
 80005ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80005ee:	210f      	movs	r1, #15
 80005f0:	f04f 30ff 	mov.w	r0, #4294967295
 80005f4:	f7ff ff8e 	bl	8000514 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005f8:	4b05      	ldr	r3, [pc, #20]	; (8000610 <SysTick_Config+0x40>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005fe:	4b04      	ldr	r3, [pc, #16]	; (8000610 <SysTick_Config+0x40>)
 8000600:	2207      	movs	r2, #7
 8000602:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000604:	2300      	movs	r3, #0
}
 8000606:	4618      	mov	r0, r3
 8000608:	3708      	adds	r7, #8
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	e000e010 	.word	0xe000e010

08000614 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800061c:	6878      	ldr	r0, [r7, #4]
 800061e:	f7ff ff47 	bl	80004b0 <__NVIC_SetPriorityGrouping>
}
 8000622:	bf00      	nop
 8000624:	3708      	adds	r7, #8
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}

0800062a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800062a:	b580      	push	{r7, lr}
 800062c:	b086      	sub	sp, #24
 800062e:	af00      	add	r7, sp, #0
 8000630:	4603      	mov	r3, r0
 8000632:	60b9      	str	r1, [r7, #8]
 8000634:	607a      	str	r2, [r7, #4]
 8000636:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000638:	2300      	movs	r3, #0
 800063a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800063c:	f7ff ff5c 	bl	80004f8 <__NVIC_GetPriorityGrouping>
 8000640:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000642:	687a      	ldr	r2, [r7, #4]
 8000644:	68b9      	ldr	r1, [r7, #8]
 8000646:	6978      	ldr	r0, [r7, #20]
 8000648:	f7ff ff8e 	bl	8000568 <NVIC_EncodePriority>
 800064c:	4602      	mov	r2, r0
 800064e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000652:	4611      	mov	r1, r2
 8000654:	4618      	mov	r0, r3
 8000656:	f7ff ff5d 	bl	8000514 <__NVIC_SetPriority>
}
 800065a:	bf00      	nop
 800065c:	3718      	adds	r7, #24
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}

08000662 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000662:	b580      	push	{r7, lr}
 8000664:	b082      	sub	sp, #8
 8000666:	af00      	add	r7, sp, #0
 8000668:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800066a:	6878      	ldr	r0, [r7, #4]
 800066c:	f7ff ffb0 	bl	80005d0 <SysTick_Config>
 8000670:	4603      	mov	r3, r0
}
 8000672:	4618      	mov	r0, r3
 8000674:	3708      	adds	r7, #8
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
	...

0800067c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800067c:	b480      	push	{r7}
 800067e:	b087      	sub	sp, #28
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
 8000684:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000686:	2300      	movs	r3, #0
 8000688:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800068a:	e160      	b.n	800094e <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800068c:	683b      	ldr	r3, [r7, #0]
 800068e:	681a      	ldr	r2, [r3, #0]
 8000690:	2101      	movs	r1, #1
 8000692:	697b      	ldr	r3, [r7, #20]
 8000694:	fa01 f303 	lsl.w	r3, r1, r3
 8000698:	4013      	ands	r3, r2
 800069a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	2b00      	cmp	r3, #0
 80006a0:	f000 8152 	beq.w	8000948 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	685b      	ldr	r3, [r3, #4]
 80006a8:	2b01      	cmp	r3, #1
 80006aa:	d00b      	beq.n	80006c4 <HAL_GPIO_Init+0x48>
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	685b      	ldr	r3, [r3, #4]
 80006b0:	2b02      	cmp	r3, #2
 80006b2:	d007      	beq.n	80006c4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80006b4:	683b      	ldr	r3, [r7, #0]
 80006b6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006b8:	2b11      	cmp	r3, #17
 80006ba:	d003      	beq.n	80006c4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80006bc:	683b      	ldr	r3, [r7, #0]
 80006be:	685b      	ldr	r3, [r3, #4]
 80006c0:	2b12      	cmp	r3, #18
 80006c2:	d130      	bne.n	8000726 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	689b      	ldr	r3, [r3, #8]
 80006c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80006ca:	697b      	ldr	r3, [r7, #20]
 80006cc:	005b      	lsls	r3, r3, #1
 80006ce:	2203      	movs	r2, #3
 80006d0:	fa02 f303 	lsl.w	r3, r2, r3
 80006d4:	43db      	mvns	r3, r3
 80006d6:	693a      	ldr	r2, [r7, #16]
 80006d8:	4013      	ands	r3, r2
 80006da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80006dc:	683b      	ldr	r3, [r7, #0]
 80006de:	68da      	ldr	r2, [r3, #12]
 80006e0:	697b      	ldr	r3, [r7, #20]
 80006e2:	005b      	lsls	r3, r3, #1
 80006e4:	fa02 f303 	lsl.w	r3, r2, r3
 80006e8:	693a      	ldr	r2, [r7, #16]
 80006ea:	4313      	orrs	r3, r2
 80006ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	693a      	ldr	r2, [r7, #16]
 80006f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	685b      	ldr	r3, [r3, #4]
 80006f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80006fa:	2201      	movs	r2, #1
 80006fc:	697b      	ldr	r3, [r7, #20]
 80006fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000702:	43db      	mvns	r3, r3
 8000704:	693a      	ldr	r2, [r7, #16]
 8000706:	4013      	ands	r3, r2
 8000708:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800070a:	683b      	ldr	r3, [r7, #0]
 800070c:	685b      	ldr	r3, [r3, #4]
 800070e:	091b      	lsrs	r3, r3, #4
 8000710:	f003 0201 	and.w	r2, r3, #1
 8000714:	697b      	ldr	r3, [r7, #20]
 8000716:	fa02 f303 	lsl.w	r3, r2, r3
 800071a:	693a      	ldr	r2, [r7, #16]
 800071c:	4313      	orrs	r3, r2
 800071e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	693a      	ldr	r2, [r7, #16]
 8000724:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	68db      	ldr	r3, [r3, #12]
 800072a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800072c:	697b      	ldr	r3, [r7, #20]
 800072e:	005b      	lsls	r3, r3, #1
 8000730:	2203      	movs	r2, #3
 8000732:	fa02 f303 	lsl.w	r3, r2, r3
 8000736:	43db      	mvns	r3, r3
 8000738:	693a      	ldr	r2, [r7, #16]
 800073a:	4013      	ands	r3, r2
 800073c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800073e:	683b      	ldr	r3, [r7, #0]
 8000740:	689a      	ldr	r2, [r3, #8]
 8000742:	697b      	ldr	r3, [r7, #20]
 8000744:	005b      	lsls	r3, r3, #1
 8000746:	fa02 f303 	lsl.w	r3, r2, r3
 800074a:	693a      	ldr	r2, [r7, #16]
 800074c:	4313      	orrs	r3, r2
 800074e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	693a      	ldr	r2, [r7, #16]
 8000754:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000756:	683b      	ldr	r3, [r7, #0]
 8000758:	685b      	ldr	r3, [r3, #4]
 800075a:	2b02      	cmp	r3, #2
 800075c:	d003      	beq.n	8000766 <HAL_GPIO_Init+0xea>
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	685b      	ldr	r3, [r3, #4]
 8000762:	2b12      	cmp	r3, #18
 8000764:	d123      	bne.n	80007ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000766:	697b      	ldr	r3, [r7, #20]
 8000768:	08da      	lsrs	r2, r3, #3
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	3208      	adds	r2, #8
 800076e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000772:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000774:	697b      	ldr	r3, [r7, #20]
 8000776:	f003 0307 	and.w	r3, r3, #7
 800077a:	009b      	lsls	r3, r3, #2
 800077c:	220f      	movs	r2, #15
 800077e:	fa02 f303 	lsl.w	r3, r2, r3
 8000782:	43db      	mvns	r3, r3
 8000784:	693a      	ldr	r2, [r7, #16]
 8000786:	4013      	ands	r3, r2
 8000788:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800078a:	683b      	ldr	r3, [r7, #0]
 800078c:	691a      	ldr	r2, [r3, #16]
 800078e:	697b      	ldr	r3, [r7, #20]
 8000790:	f003 0307 	and.w	r3, r3, #7
 8000794:	009b      	lsls	r3, r3, #2
 8000796:	fa02 f303 	lsl.w	r3, r2, r3
 800079a:	693a      	ldr	r2, [r7, #16]
 800079c:	4313      	orrs	r3, r2
 800079e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80007a0:	697b      	ldr	r3, [r7, #20]
 80007a2:	08da      	lsrs	r2, r3, #3
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	3208      	adds	r2, #8
 80007a8:	6939      	ldr	r1, [r7, #16]
 80007aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80007b4:	697b      	ldr	r3, [r7, #20]
 80007b6:	005b      	lsls	r3, r3, #1
 80007b8:	2203      	movs	r2, #3
 80007ba:	fa02 f303 	lsl.w	r3, r2, r3
 80007be:	43db      	mvns	r3, r3
 80007c0:	693a      	ldr	r2, [r7, #16]
 80007c2:	4013      	ands	r3, r2
 80007c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	685b      	ldr	r3, [r3, #4]
 80007ca:	f003 0203 	and.w	r2, r3, #3
 80007ce:	697b      	ldr	r3, [r7, #20]
 80007d0:	005b      	lsls	r3, r3, #1
 80007d2:	fa02 f303 	lsl.w	r3, r2, r3
 80007d6:	693a      	ldr	r2, [r7, #16]
 80007d8:	4313      	orrs	r3, r2
 80007da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	693a      	ldr	r2, [r7, #16]
 80007e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	685b      	ldr	r3, [r3, #4]
 80007e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	f000 80ac 	beq.w	8000948 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007f0:	4b5e      	ldr	r3, [pc, #376]	; (800096c <HAL_GPIO_Init+0x2f0>)
 80007f2:	699b      	ldr	r3, [r3, #24]
 80007f4:	4a5d      	ldr	r2, [pc, #372]	; (800096c <HAL_GPIO_Init+0x2f0>)
 80007f6:	f043 0301 	orr.w	r3, r3, #1
 80007fa:	6193      	str	r3, [r2, #24]
 80007fc:	4b5b      	ldr	r3, [pc, #364]	; (800096c <HAL_GPIO_Init+0x2f0>)
 80007fe:	699b      	ldr	r3, [r3, #24]
 8000800:	f003 0301 	and.w	r3, r3, #1
 8000804:	60bb      	str	r3, [r7, #8]
 8000806:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000808:	4a59      	ldr	r2, [pc, #356]	; (8000970 <HAL_GPIO_Init+0x2f4>)
 800080a:	697b      	ldr	r3, [r7, #20]
 800080c:	089b      	lsrs	r3, r3, #2
 800080e:	3302      	adds	r3, #2
 8000810:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000814:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000816:	697b      	ldr	r3, [r7, #20]
 8000818:	f003 0303 	and.w	r3, r3, #3
 800081c:	009b      	lsls	r3, r3, #2
 800081e:	220f      	movs	r2, #15
 8000820:	fa02 f303 	lsl.w	r3, r2, r3
 8000824:	43db      	mvns	r3, r3
 8000826:	693a      	ldr	r2, [r7, #16]
 8000828:	4013      	ands	r3, r2
 800082a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000832:	d025      	beq.n	8000880 <HAL_GPIO_Init+0x204>
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	4a4f      	ldr	r2, [pc, #316]	; (8000974 <HAL_GPIO_Init+0x2f8>)
 8000838:	4293      	cmp	r3, r2
 800083a:	d01f      	beq.n	800087c <HAL_GPIO_Init+0x200>
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	4a4e      	ldr	r2, [pc, #312]	; (8000978 <HAL_GPIO_Init+0x2fc>)
 8000840:	4293      	cmp	r3, r2
 8000842:	d019      	beq.n	8000878 <HAL_GPIO_Init+0x1fc>
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	4a4d      	ldr	r2, [pc, #308]	; (800097c <HAL_GPIO_Init+0x300>)
 8000848:	4293      	cmp	r3, r2
 800084a:	d013      	beq.n	8000874 <HAL_GPIO_Init+0x1f8>
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	4a4c      	ldr	r2, [pc, #304]	; (8000980 <HAL_GPIO_Init+0x304>)
 8000850:	4293      	cmp	r3, r2
 8000852:	d00d      	beq.n	8000870 <HAL_GPIO_Init+0x1f4>
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	4a4b      	ldr	r2, [pc, #300]	; (8000984 <HAL_GPIO_Init+0x308>)
 8000858:	4293      	cmp	r3, r2
 800085a:	d007      	beq.n	800086c <HAL_GPIO_Init+0x1f0>
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	4a4a      	ldr	r2, [pc, #296]	; (8000988 <HAL_GPIO_Init+0x30c>)
 8000860:	4293      	cmp	r3, r2
 8000862:	d101      	bne.n	8000868 <HAL_GPIO_Init+0x1ec>
 8000864:	2306      	movs	r3, #6
 8000866:	e00c      	b.n	8000882 <HAL_GPIO_Init+0x206>
 8000868:	2307      	movs	r3, #7
 800086a:	e00a      	b.n	8000882 <HAL_GPIO_Init+0x206>
 800086c:	2305      	movs	r3, #5
 800086e:	e008      	b.n	8000882 <HAL_GPIO_Init+0x206>
 8000870:	2304      	movs	r3, #4
 8000872:	e006      	b.n	8000882 <HAL_GPIO_Init+0x206>
 8000874:	2303      	movs	r3, #3
 8000876:	e004      	b.n	8000882 <HAL_GPIO_Init+0x206>
 8000878:	2302      	movs	r3, #2
 800087a:	e002      	b.n	8000882 <HAL_GPIO_Init+0x206>
 800087c:	2301      	movs	r3, #1
 800087e:	e000      	b.n	8000882 <HAL_GPIO_Init+0x206>
 8000880:	2300      	movs	r3, #0
 8000882:	697a      	ldr	r2, [r7, #20]
 8000884:	f002 0203 	and.w	r2, r2, #3
 8000888:	0092      	lsls	r2, r2, #2
 800088a:	4093      	lsls	r3, r2
 800088c:	693a      	ldr	r2, [r7, #16]
 800088e:	4313      	orrs	r3, r2
 8000890:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000892:	4937      	ldr	r1, [pc, #220]	; (8000970 <HAL_GPIO_Init+0x2f4>)
 8000894:	697b      	ldr	r3, [r7, #20]
 8000896:	089b      	lsrs	r3, r3, #2
 8000898:	3302      	adds	r3, #2
 800089a:	693a      	ldr	r2, [r7, #16]
 800089c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80008a0:	4b3a      	ldr	r3, [pc, #232]	; (800098c <HAL_GPIO_Init+0x310>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	43db      	mvns	r3, r3
 80008aa:	693a      	ldr	r2, [r7, #16]
 80008ac:	4013      	ands	r3, r2
 80008ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	685b      	ldr	r3, [r3, #4]
 80008b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d003      	beq.n	80008c4 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80008bc:	693a      	ldr	r2, [r7, #16]
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	4313      	orrs	r3, r2
 80008c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80008c4:	4a31      	ldr	r2, [pc, #196]	; (800098c <HAL_GPIO_Init+0x310>)
 80008c6:	693b      	ldr	r3, [r7, #16]
 80008c8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80008ca:	4b30      	ldr	r3, [pc, #192]	; (800098c <HAL_GPIO_Init+0x310>)
 80008cc:	685b      	ldr	r3, [r3, #4]
 80008ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	43db      	mvns	r3, r3
 80008d4:	693a      	ldr	r2, [r7, #16]
 80008d6:	4013      	ands	r3, r2
 80008d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	685b      	ldr	r3, [r3, #4]
 80008de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d003      	beq.n	80008ee <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80008e6:	693a      	ldr	r2, [r7, #16]
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	4313      	orrs	r3, r2
 80008ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80008ee:	4a27      	ldr	r2, [pc, #156]	; (800098c <HAL_GPIO_Init+0x310>)
 80008f0:	693b      	ldr	r3, [r7, #16]
 80008f2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80008f4:	4b25      	ldr	r3, [pc, #148]	; (800098c <HAL_GPIO_Init+0x310>)
 80008f6:	689b      	ldr	r3, [r3, #8]
 80008f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	43db      	mvns	r3, r3
 80008fe:	693a      	ldr	r2, [r7, #16]
 8000900:	4013      	ands	r3, r2
 8000902:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	685b      	ldr	r3, [r3, #4]
 8000908:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800090c:	2b00      	cmp	r3, #0
 800090e:	d003      	beq.n	8000918 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000910:	693a      	ldr	r2, [r7, #16]
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	4313      	orrs	r3, r2
 8000916:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000918:	4a1c      	ldr	r2, [pc, #112]	; (800098c <HAL_GPIO_Init+0x310>)
 800091a:	693b      	ldr	r3, [r7, #16]
 800091c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800091e:	4b1b      	ldr	r3, [pc, #108]	; (800098c <HAL_GPIO_Init+0x310>)
 8000920:	68db      	ldr	r3, [r3, #12]
 8000922:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	43db      	mvns	r3, r3
 8000928:	693a      	ldr	r2, [r7, #16]
 800092a:	4013      	ands	r3, r2
 800092c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	685b      	ldr	r3, [r3, #4]
 8000932:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000936:	2b00      	cmp	r3, #0
 8000938:	d003      	beq.n	8000942 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800093a:	693a      	ldr	r2, [r7, #16]
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	4313      	orrs	r3, r2
 8000940:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000942:	4a12      	ldr	r2, [pc, #72]	; (800098c <HAL_GPIO_Init+0x310>)
 8000944:	693b      	ldr	r3, [r7, #16]
 8000946:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	3301      	adds	r3, #1
 800094c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	681a      	ldr	r2, [r3, #0]
 8000952:	697b      	ldr	r3, [r7, #20]
 8000954:	fa22 f303 	lsr.w	r3, r2, r3
 8000958:	2b00      	cmp	r3, #0
 800095a:	f47f ae97 	bne.w	800068c <HAL_GPIO_Init+0x10>
  }
}
 800095e:	bf00      	nop
 8000960:	371c      	adds	r7, #28
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	40021000 	.word	0x40021000
 8000970:	40010000 	.word	0x40010000
 8000974:	48000400 	.word	0x48000400
 8000978:	48000800 	.word	0x48000800
 800097c:	48000c00 	.word	0x48000c00
 8000980:	48001000 	.word	0x48001000
 8000984:	48001400 	.word	0x48001400
 8000988:	48001800 	.word	0x48001800
 800098c:	40010400 	.word	0x40010400

08000990 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000990:	b480      	push	{r7}
 8000992:	b083      	sub	sp, #12
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
 8000998:	460b      	mov	r3, r1
 800099a:	807b      	strh	r3, [r7, #2]
 800099c:	4613      	mov	r3, r2
 800099e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80009a0:	787b      	ldrb	r3, [r7, #1]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d003      	beq.n	80009ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80009a6:	887a      	ldrh	r2, [r7, #2]
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80009ac:	e002      	b.n	80009b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80009ae:	887a      	ldrh	r2, [r7, #2]
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80009b4:	bf00      	nop
 80009b6:	370c      	adds	r7, #12
 80009b8:	46bd      	mov	sp, r7
 80009ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009be:	4770      	bx	lr

080009c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80009c6:	af00      	add	r7, sp, #0
 80009c8:	1d3b      	adds	r3, r7, #4
 80009ca:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80009cc:	1d3b      	adds	r3, r7, #4
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d102      	bne.n	80009da <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80009d4:	2301      	movs	r3, #1
 80009d6:	f000 bf01 	b.w	80017dc <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80009da:	1d3b      	adds	r3, r7, #4
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	f003 0301 	and.w	r3, r3, #1
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	f000 8160 	beq.w	8000caa <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80009ea:	4bae      	ldr	r3, [pc, #696]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 80009ec:	685b      	ldr	r3, [r3, #4]
 80009ee:	f003 030c 	and.w	r3, r3, #12
 80009f2:	2b04      	cmp	r3, #4
 80009f4:	d00c      	beq.n	8000a10 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80009f6:	4bab      	ldr	r3, [pc, #684]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 80009f8:	685b      	ldr	r3, [r3, #4]
 80009fa:	f003 030c 	and.w	r3, r3, #12
 80009fe:	2b08      	cmp	r3, #8
 8000a00:	d159      	bne.n	8000ab6 <HAL_RCC_OscConfig+0xf6>
 8000a02:	4ba8      	ldr	r3, [pc, #672]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 8000a04:	685b      	ldr	r3, [r3, #4]
 8000a06:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000a0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a0e:	d152      	bne.n	8000ab6 <HAL_RCC_OscConfig+0xf6>
 8000a10:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a14:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a18:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000a1c:	fa93 f3a3 	rbit	r3, r3
 8000a20:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000a24:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a28:	fab3 f383 	clz	r3, r3
 8000a2c:	b2db      	uxtb	r3, r3
 8000a2e:	095b      	lsrs	r3, r3, #5
 8000a30:	b2db      	uxtb	r3, r3
 8000a32:	f043 0301 	orr.w	r3, r3, #1
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	2b01      	cmp	r3, #1
 8000a3a:	d102      	bne.n	8000a42 <HAL_RCC_OscConfig+0x82>
 8000a3c:	4b99      	ldr	r3, [pc, #612]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	e015      	b.n	8000a6e <HAL_RCC_OscConfig+0xae>
 8000a42:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a46:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a4a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000a4e:	fa93 f3a3 	rbit	r3, r3
 8000a52:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000a56:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a5a:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000a5e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000a62:	fa93 f3a3 	rbit	r3, r3
 8000a66:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000a6a:	4b8e      	ldr	r3, [pc, #568]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 8000a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a6e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000a72:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000a76:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000a7a:	fa92 f2a2 	rbit	r2, r2
 8000a7e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8000a82:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000a86:	fab2 f282 	clz	r2, r2
 8000a8a:	b2d2      	uxtb	r2, r2
 8000a8c:	f042 0220 	orr.w	r2, r2, #32
 8000a90:	b2d2      	uxtb	r2, r2
 8000a92:	f002 021f 	and.w	r2, r2, #31
 8000a96:	2101      	movs	r1, #1
 8000a98:	fa01 f202 	lsl.w	r2, r1, r2
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	f000 8102 	beq.w	8000ca8 <HAL_RCC_OscConfig+0x2e8>
 8000aa4:	1d3b      	adds	r3, r7, #4
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	685b      	ldr	r3, [r3, #4]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	f040 80fc 	bne.w	8000ca8 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	f000 be93 	b.w	80017dc <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ab6:	1d3b      	adds	r3, r7, #4
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ac0:	d106      	bne.n	8000ad0 <HAL_RCC_OscConfig+0x110>
 8000ac2:	4b78      	ldr	r3, [pc, #480]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	4a77      	ldr	r2, [pc, #476]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 8000ac8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000acc:	6013      	str	r3, [r2, #0]
 8000ace:	e030      	b.n	8000b32 <HAL_RCC_OscConfig+0x172>
 8000ad0:	1d3b      	adds	r3, r7, #4
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	685b      	ldr	r3, [r3, #4]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d10c      	bne.n	8000af4 <HAL_RCC_OscConfig+0x134>
 8000ada:	4b72      	ldr	r3, [pc, #456]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4a71      	ldr	r2, [pc, #452]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 8000ae0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ae4:	6013      	str	r3, [r2, #0]
 8000ae6:	4b6f      	ldr	r3, [pc, #444]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4a6e      	ldr	r2, [pc, #440]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 8000aec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000af0:	6013      	str	r3, [r2, #0]
 8000af2:	e01e      	b.n	8000b32 <HAL_RCC_OscConfig+0x172>
 8000af4:	1d3b      	adds	r3, r7, #4
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	685b      	ldr	r3, [r3, #4]
 8000afa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000afe:	d10c      	bne.n	8000b1a <HAL_RCC_OscConfig+0x15a>
 8000b00:	4b68      	ldr	r3, [pc, #416]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a67      	ldr	r2, [pc, #412]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 8000b06:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b0a:	6013      	str	r3, [r2, #0]
 8000b0c:	4b65      	ldr	r3, [pc, #404]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a64      	ldr	r2, [pc, #400]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 8000b12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b16:	6013      	str	r3, [r2, #0]
 8000b18:	e00b      	b.n	8000b32 <HAL_RCC_OscConfig+0x172>
 8000b1a:	4b62      	ldr	r3, [pc, #392]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	4a61      	ldr	r2, [pc, #388]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 8000b20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b24:	6013      	str	r3, [r2, #0]
 8000b26:	4b5f      	ldr	r3, [pc, #380]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	4a5e      	ldr	r2, [pc, #376]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 8000b2c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b30:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b32:	1d3b      	adds	r3, r7, #4
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	685b      	ldr	r3, [r3, #4]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d059      	beq.n	8000bf0 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b3c:	f7ff fcac 	bl	8000498 <HAL_GetTick>
 8000b40:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b44:	e00a      	b.n	8000b5c <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b46:	f7ff fca7 	bl	8000498 <HAL_GetTick>
 8000b4a:	4602      	mov	r2, r0
 8000b4c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000b50:	1ad3      	subs	r3, r2, r3
 8000b52:	2b64      	cmp	r3, #100	; 0x64
 8000b54:	d902      	bls.n	8000b5c <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8000b56:	2303      	movs	r3, #3
 8000b58:	f000 be40 	b.w	80017dc <HAL_RCC_OscConfig+0xe1c>
 8000b5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b60:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b64:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8000b68:	fa93 f3a3 	rbit	r3, r3
 8000b6c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8000b70:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b74:	fab3 f383 	clz	r3, r3
 8000b78:	b2db      	uxtb	r3, r3
 8000b7a:	095b      	lsrs	r3, r3, #5
 8000b7c:	b2db      	uxtb	r3, r3
 8000b7e:	f043 0301 	orr.w	r3, r3, #1
 8000b82:	b2db      	uxtb	r3, r3
 8000b84:	2b01      	cmp	r3, #1
 8000b86:	d102      	bne.n	8000b8e <HAL_RCC_OscConfig+0x1ce>
 8000b88:	4b46      	ldr	r3, [pc, #280]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	e015      	b.n	8000bba <HAL_RCC_OscConfig+0x1fa>
 8000b8e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b92:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b96:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8000b9a:	fa93 f3a3 	rbit	r3, r3
 8000b9e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000ba2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ba6:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000baa:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000bae:	fa93 f3a3 	rbit	r3, r3
 8000bb2:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000bb6:	4b3b      	ldr	r3, [pc, #236]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 8000bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000bbe:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000bc2:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000bc6:	fa92 f2a2 	rbit	r2, r2
 8000bca:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8000bce:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000bd2:	fab2 f282 	clz	r2, r2
 8000bd6:	b2d2      	uxtb	r2, r2
 8000bd8:	f042 0220 	orr.w	r2, r2, #32
 8000bdc:	b2d2      	uxtb	r2, r2
 8000bde:	f002 021f 	and.w	r2, r2, #31
 8000be2:	2101      	movs	r1, #1
 8000be4:	fa01 f202 	lsl.w	r2, r1, r2
 8000be8:	4013      	ands	r3, r2
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d0ab      	beq.n	8000b46 <HAL_RCC_OscConfig+0x186>
 8000bee:	e05c      	b.n	8000caa <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bf0:	f7ff fc52 	bl	8000498 <HAL_GetTick>
 8000bf4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bf8:	e00a      	b.n	8000c10 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000bfa:	f7ff fc4d 	bl	8000498 <HAL_GetTick>
 8000bfe:	4602      	mov	r2, r0
 8000c00:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000c04:	1ad3      	subs	r3, r2, r3
 8000c06:	2b64      	cmp	r3, #100	; 0x64
 8000c08:	d902      	bls.n	8000c10 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8000c0a:	2303      	movs	r3, #3
 8000c0c:	f000 bde6 	b.w	80017dc <HAL_RCC_OscConfig+0xe1c>
 8000c10:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c14:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c18:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000c1c:	fa93 f3a3 	rbit	r3, r3
 8000c20:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8000c24:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c28:	fab3 f383 	clz	r3, r3
 8000c2c:	b2db      	uxtb	r3, r3
 8000c2e:	095b      	lsrs	r3, r3, #5
 8000c30:	b2db      	uxtb	r3, r3
 8000c32:	f043 0301 	orr.w	r3, r3, #1
 8000c36:	b2db      	uxtb	r3, r3
 8000c38:	2b01      	cmp	r3, #1
 8000c3a:	d102      	bne.n	8000c42 <HAL_RCC_OscConfig+0x282>
 8000c3c:	4b19      	ldr	r3, [pc, #100]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	e015      	b.n	8000c6e <HAL_RCC_OscConfig+0x2ae>
 8000c42:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c46:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c4a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000c4e:	fa93 f3a3 	rbit	r3, r3
 8000c52:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000c56:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c5a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000c5e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000c62:	fa93 f3a3 	rbit	r3, r3
 8000c66:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000c6a:	4b0e      	ldr	r3, [pc, #56]	; (8000ca4 <HAL_RCC_OscConfig+0x2e4>)
 8000c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c6e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000c72:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000c76:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000c7a:	fa92 f2a2 	rbit	r2, r2
 8000c7e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8000c82:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000c86:	fab2 f282 	clz	r2, r2
 8000c8a:	b2d2      	uxtb	r2, r2
 8000c8c:	f042 0220 	orr.w	r2, r2, #32
 8000c90:	b2d2      	uxtb	r2, r2
 8000c92:	f002 021f 	and.w	r2, r2, #31
 8000c96:	2101      	movs	r1, #1
 8000c98:	fa01 f202 	lsl.w	r2, r1, r2
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d1ab      	bne.n	8000bfa <HAL_RCC_OscConfig+0x23a>
 8000ca2:	e002      	b.n	8000caa <HAL_RCC_OscConfig+0x2ea>
 8000ca4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ca8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000caa:	1d3b      	adds	r3, r7, #4
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	f003 0302 	and.w	r3, r3, #2
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	f000 8170 	beq.w	8000f9a <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000cba:	4bd0      	ldr	r3, [pc, #832]	; (8000ffc <HAL_RCC_OscConfig+0x63c>)
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	f003 030c 	and.w	r3, r3, #12
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d00c      	beq.n	8000ce0 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000cc6:	4bcd      	ldr	r3, [pc, #820]	; (8000ffc <HAL_RCC_OscConfig+0x63c>)
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	f003 030c 	and.w	r3, r3, #12
 8000cce:	2b08      	cmp	r3, #8
 8000cd0:	d16d      	bne.n	8000dae <HAL_RCC_OscConfig+0x3ee>
 8000cd2:	4bca      	ldr	r3, [pc, #808]	; (8000ffc <HAL_RCC_OscConfig+0x63c>)
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000cda:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000cde:	d166      	bne.n	8000dae <HAL_RCC_OscConfig+0x3ee>
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ce6:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000cea:	fa93 f3a3 	rbit	r3, r3
 8000cee:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8000cf2:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cf6:	fab3 f383 	clz	r3, r3
 8000cfa:	b2db      	uxtb	r3, r3
 8000cfc:	095b      	lsrs	r3, r3, #5
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	f043 0301 	orr.w	r3, r3, #1
 8000d04:	b2db      	uxtb	r3, r3
 8000d06:	2b01      	cmp	r3, #1
 8000d08:	d102      	bne.n	8000d10 <HAL_RCC_OscConfig+0x350>
 8000d0a:	4bbc      	ldr	r3, [pc, #752]	; (8000ffc <HAL_RCC_OscConfig+0x63c>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	e013      	b.n	8000d38 <HAL_RCC_OscConfig+0x378>
 8000d10:	2302      	movs	r3, #2
 8000d12:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d16:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000d1a:	fa93 f3a3 	rbit	r3, r3
 8000d1e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8000d22:	2302      	movs	r3, #2
 8000d24:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000d28:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000d2c:	fa93 f3a3 	rbit	r3, r3
 8000d30:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000d34:	4bb1      	ldr	r3, [pc, #708]	; (8000ffc <HAL_RCC_OscConfig+0x63c>)
 8000d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d38:	2202      	movs	r2, #2
 8000d3a:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8000d3e:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000d42:	fa92 f2a2 	rbit	r2, r2
 8000d46:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8000d4a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000d4e:	fab2 f282 	clz	r2, r2
 8000d52:	b2d2      	uxtb	r2, r2
 8000d54:	f042 0220 	orr.w	r2, r2, #32
 8000d58:	b2d2      	uxtb	r2, r2
 8000d5a:	f002 021f 	and.w	r2, r2, #31
 8000d5e:	2101      	movs	r1, #1
 8000d60:	fa01 f202 	lsl.w	r2, r1, r2
 8000d64:	4013      	ands	r3, r2
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d007      	beq.n	8000d7a <HAL_RCC_OscConfig+0x3ba>
 8000d6a:	1d3b      	adds	r3, r7, #4
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	68db      	ldr	r3, [r3, #12]
 8000d70:	2b01      	cmp	r3, #1
 8000d72:	d002      	beq.n	8000d7a <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8000d74:	2301      	movs	r3, #1
 8000d76:	f000 bd31 	b.w	80017dc <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d7a:	4ba0      	ldr	r3, [pc, #640]	; (8000ffc <HAL_RCC_OscConfig+0x63c>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d82:	1d3b      	adds	r3, r7, #4
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	691b      	ldr	r3, [r3, #16]
 8000d88:	21f8      	movs	r1, #248	; 0xf8
 8000d8a:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d8e:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8000d92:	fa91 f1a1 	rbit	r1, r1
 8000d96:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8000d9a:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000d9e:	fab1 f181 	clz	r1, r1
 8000da2:	b2c9      	uxtb	r1, r1
 8000da4:	408b      	lsls	r3, r1
 8000da6:	4995      	ldr	r1, [pc, #596]	; (8000ffc <HAL_RCC_OscConfig+0x63c>)
 8000da8:	4313      	orrs	r3, r2
 8000daa:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dac:	e0f5      	b.n	8000f9a <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000dae:	1d3b      	adds	r3, r7, #4
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	68db      	ldr	r3, [r3, #12]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	f000 8085 	beq.w	8000ec4 <HAL_RCC_OscConfig+0x504>
 8000dba:	2301      	movs	r3, #1
 8000dbc:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dc0:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000dc4:	fa93 f3a3 	rbit	r3, r3
 8000dc8:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8000dcc:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000dd0:	fab3 f383 	clz	r3, r3
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000dda:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000dde:	009b      	lsls	r3, r3, #2
 8000de0:	461a      	mov	r2, r3
 8000de2:	2301      	movs	r3, #1
 8000de4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000de6:	f7ff fb57 	bl	8000498 <HAL_GetTick>
 8000dea:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dee:	e00a      	b.n	8000e06 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000df0:	f7ff fb52 	bl	8000498 <HAL_GetTick>
 8000df4:	4602      	mov	r2, r0
 8000df6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000dfa:	1ad3      	subs	r3, r2, r3
 8000dfc:	2b02      	cmp	r3, #2
 8000dfe:	d902      	bls.n	8000e06 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8000e00:	2303      	movs	r3, #3
 8000e02:	f000 bceb 	b.w	80017dc <HAL_RCC_OscConfig+0xe1c>
 8000e06:	2302      	movs	r3, #2
 8000e08:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e0c:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8000e10:	fa93 f3a3 	rbit	r3, r3
 8000e14:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8000e18:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e1c:	fab3 f383 	clz	r3, r3
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	095b      	lsrs	r3, r3, #5
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	f043 0301 	orr.w	r3, r3, #1
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	2b01      	cmp	r3, #1
 8000e2e:	d102      	bne.n	8000e36 <HAL_RCC_OscConfig+0x476>
 8000e30:	4b72      	ldr	r3, [pc, #456]	; (8000ffc <HAL_RCC_OscConfig+0x63c>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	e013      	b.n	8000e5e <HAL_RCC_OscConfig+0x49e>
 8000e36:	2302      	movs	r3, #2
 8000e38:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e3c:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8000e40:	fa93 f3a3 	rbit	r3, r3
 8000e44:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8000e48:	2302      	movs	r3, #2
 8000e4a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000e4e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8000e52:	fa93 f3a3 	rbit	r3, r3
 8000e56:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000e5a:	4b68      	ldr	r3, [pc, #416]	; (8000ffc <HAL_RCC_OscConfig+0x63c>)
 8000e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e5e:	2202      	movs	r2, #2
 8000e60:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8000e64:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8000e68:	fa92 f2a2 	rbit	r2, r2
 8000e6c:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8000e70:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000e74:	fab2 f282 	clz	r2, r2
 8000e78:	b2d2      	uxtb	r2, r2
 8000e7a:	f042 0220 	orr.w	r2, r2, #32
 8000e7e:	b2d2      	uxtb	r2, r2
 8000e80:	f002 021f 	and.w	r2, r2, #31
 8000e84:	2101      	movs	r1, #1
 8000e86:	fa01 f202 	lsl.w	r2, r1, r2
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d0af      	beq.n	8000df0 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e90:	4b5a      	ldr	r3, [pc, #360]	; (8000ffc <HAL_RCC_OscConfig+0x63c>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e98:	1d3b      	adds	r3, r7, #4
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	691b      	ldr	r3, [r3, #16]
 8000e9e:	21f8      	movs	r1, #248	; 0xf8
 8000ea0:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ea4:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8000ea8:	fa91 f1a1 	rbit	r1, r1
 8000eac:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8000eb0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8000eb4:	fab1 f181 	clz	r1, r1
 8000eb8:	b2c9      	uxtb	r1, r1
 8000eba:	408b      	lsls	r3, r1
 8000ebc:	494f      	ldr	r1, [pc, #316]	; (8000ffc <HAL_RCC_OscConfig+0x63c>)
 8000ebe:	4313      	orrs	r3, r2
 8000ec0:	600b      	str	r3, [r1, #0]
 8000ec2:	e06a      	b.n	8000f9a <HAL_RCC_OscConfig+0x5da>
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eca:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8000ece:	fa93 f3a3 	rbit	r3, r3
 8000ed2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8000ed6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000eda:	fab3 f383 	clz	r3, r3
 8000ede:	b2db      	uxtb	r3, r3
 8000ee0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000ee4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000ee8:	009b      	lsls	r3, r3, #2
 8000eea:	461a      	mov	r2, r3
 8000eec:	2300      	movs	r3, #0
 8000eee:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ef0:	f7ff fad2 	bl	8000498 <HAL_GetTick>
 8000ef4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ef8:	e00a      	b.n	8000f10 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000efa:	f7ff facd 	bl	8000498 <HAL_GetTick>
 8000efe:	4602      	mov	r2, r0
 8000f00:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	2b02      	cmp	r3, #2
 8000f08:	d902      	bls.n	8000f10 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8000f0a:	2303      	movs	r3, #3
 8000f0c:	f000 bc66 	b.w	80017dc <HAL_RCC_OscConfig+0xe1c>
 8000f10:	2302      	movs	r3, #2
 8000f12:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f16:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8000f1a:	fa93 f3a3 	rbit	r3, r3
 8000f1e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8000f22:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f26:	fab3 f383 	clz	r3, r3
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	095b      	lsrs	r3, r3, #5
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	f043 0301 	orr.w	r3, r3, #1
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	2b01      	cmp	r3, #1
 8000f38:	d102      	bne.n	8000f40 <HAL_RCC_OscConfig+0x580>
 8000f3a:	4b30      	ldr	r3, [pc, #192]	; (8000ffc <HAL_RCC_OscConfig+0x63c>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	e013      	b.n	8000f68 <HAL_RCC_OscConfig+0x5a8>
 8000f40:	2302      	movs	r3, #2
 8000f42:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f46:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000f4a:	fa93 f3a3 	rbit	r3, r3
 8000f4e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8000f52:	2302      	movs	r3, #2
 8000f54:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8000f58:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000f5c:	fa93 f3a3 	rbit	r3, r3
 8000f60:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8000f64:	4b25      	ldr	r3, [pc, #148]	; (8000ffc <HAL_RCC_OscConfig+0x63c>)
 8000f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f68:	2202      	movs	r2, #2
 8000f6a:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8000f6e:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8000f72:	fa92 f2a2 	rbit	r2, r2
 8000f76:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8000f7a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8000f7e:	fab2 f282 	clz	r2, r2
 8000f82:	b2d2      	uxtb	r2, r2
 8000f84:	f042 0220 	orr.w	r2, r2, #32
 8000f88:	b2d2      	uxtb	r2, r2
 8000f8a:	f002 021f 	and.w	r2, r2, #31
 8000f8e:	2101      	movs	r1, #1
 8000f90:	fa01 f202 	lsl.w	r2, r1, r2
 8000f94:	4013      	ands	r3, r2
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d1af      	bne.n	8000efa <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f9a:	1d3b      	adds	r3, r7, #4
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f003 0308 	and.w	r3, r3, #8
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	f000 80da 	beq.w	800115e <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000faa:	1d3b      	adds	r3, r7, #4
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	695b      	ldr	r3, [r3, #20]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d069      	beq.n	8001088 <HAL_RCC_OscConfig+0x6c8>
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000fbe:	fa93 f3a3 	rbit	r3, r3
 8000fc2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8000fc6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fca:	fab3 f383 	clz	r3, r3
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	4b0b      	ldr	r3, [pc, #44]	; (8001000 <HAL_RCC_OscConfig+0x640>)
 8000fd4:	4413      	add	r3, r2
 8000fd6:	009b      	lsls	r3, r3, #2
 8000fd8:	461a      	mov	r2, r3
 8000fda:	2301      	movs	r3, #1
 8000fdc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fde:	f7ff fa5b 	bl	8000498 <HAL_GetTick>
 8000fe2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fe6:	e00d      	b.n	8001004 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fe8:	f7ff fa56 	bl	8000498 <HAL_GetTick>
 8000fec:	4602      	mov	r2, r0
 8000fee:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000ff2:	1ad3      	subs	r3, r2, r3
 8000ff4:	2b02      	cmp	r3, #2
 8000ff6:	d905      	bls.n	8001004 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	e3ef      	b.n	80017dc <HAL_RCC_OscConfig+0xe1c>
 8000ffc:	40021000 	.word	0x40021000
 8001000:	10908120 	.word	0x10908120
 8001004:	2302      	movs	r3, #2
 8001006:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800100a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800100e:	fa93 f2a3 	rbit	r2, r3
 8001012:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800101c:	2202      	movs	r2, #2
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	fa93 f2a3 	rbit	r2, r3
 800102a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001034:	2202      	movs	r2, #2
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	fa93 f2a3 	rbit	r2, r3
 8001042:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001046:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001048:	4ba4      	ldr	r3, [pc, #656]	; (80012dc <HAL_RCC_OscConfig+0x91c>)
 800104a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800104c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001050:	2102      	movs	r1, #2
 8001052:	6019      	str	r1, [r3, #0]
 8001054:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	fa93 f1a3 	rbit	r1, r3
 800105e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001062:	6019      	str	r1, [r3, #0]
  return result;
 8001064:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	fab3 f383 	clz	r3, r3
 800106e:	b2db      	uxtb	r3, r3
 8001070:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001074:	b2db      	uxtb	r3, r3
 8001076:	f003 031f 	and.w	r3, r3, #31
 800107a:	2101      	movs	r1, #1
 800107c:	fa01 f303 	lsl.w	r3, r1, r3
 8001080:	4013      	ands	r3, r2
 8001082:	2b00      	cmp	r3, #0
 8001084:	d0b0      	beq.n	8000fe8 <HAL_RCC_OscConfig+0x628>
 8001086:	e06a      	b.n	800115e <HAL_RCC_OscConfig+0x79e>
 8001088:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800108c:	2201      	movs	r2, #1
 800108e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001090:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	fa93 f2a3 	rbit	r2, r3
 800109a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800109e:	601a      	str	r2, [r3, #0]
  return result;
 80010a0:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80010a4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010a6:	fab3 f383 	clz	r3, r3
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	461a      	mov	r2, r3
 80010ae:	4b8c      	ldr	r3, [pc, #560]	; (80012e0 <HAL_RCC_OscConfig+0x920>)
 80010b0:	4413      	add	r3, r2
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	461a      	mov	r2, r3
 80010b6:	2300      	movs	r3, #0
 80010b8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010ba:	f7ff f9ed 	bl	8000498 <HAL_GetTick>
 80010be:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010c2:	e009      	b.n	80010d8 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010c4:	f7ff f9e8 	bl	8000498 <HAL_GetTick>
 80010c8:	4602      	mov	r2, r0
 80010ca:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80010ce:	1ad3      	subs	r3, r2, r3
 80010d0:	2b02      	cmp	r3, #2
 80010d2:	d901      	bls.n	80010d8 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 80010d4:	2303      	movs	r3, #3
 80010d6:	e381      	b.n	80017dc <HAL_RCC_OscConfig+0xe1c>
 80010d8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80010dc:	2202      	movs	r2, #2
 80010de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010e0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	fa93 f2a3 	rbit	r2, r3
 80010ea:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80010f4:	2202      	movs	r2, #2
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	fa93 f2a3 	rbit	r2, r3
 8001102:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001106:	601a      	str	r2, [r3, #0]
 8001108:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800110c:	2202      	movs	r2, #2
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	fa93 f2a3 	rbit	r2, r3
 800111a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800111e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001120:	4b6e      	ldr	r3, [pc, #440]	; (80012dc <HAL_RCC_OscConfig+0x91c>)
 8001122:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001124:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001128:	2102      	movs	r1, #2
 800112a:	6019      	str	r1, [r3, #0]
 800112c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	fa93 f1a3 	rbit	r1, r3
 8001136:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800113a:	6019      	str	r1, [r3, #0]
  return result;
 800113c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	fab3 f383 	clz	r3, r3
 8001146:	b2db      	uxtb	r3, r3
 8001148:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800114c:	b2db      	uxtb	r3, r3
 800114e:	f003 031f 	and.w	r3, r3, #31
 8001152:	2101      	movs	r1, #1
 8001154:	fa01 f303 	lsl.w	r3, r1, r3
 8001158:	4013      	ands	r3, r2
 800115a:	2b00      	cmp	r3, #0
 800115c:	d1b2      	bne.n	80010c4 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800115e:	1d3b      	adds	r3, r7, #4
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f003 0304 	and.w	r3, r3, #4
 8001168:	2b00      	cmp	r3, #0
 800116a:	f000 8157 	beq.w	800141c <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800116e:	2300      	movs	r3, #0
 8001170:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001174:	4b59      	ldr	r3, [pc, #356]	; (80012dc <HAL_RCC_OscConfig+0x91c>)
 8001176:	69db      	ldr	r3, [r3, #28]
 8001178:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800117c:	2b00      	cmp	r3, #0
 800117e:	d112      	bne.n	80011a6 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001180:	4b56      	ldr	r3, [pc, #344]	; (80012dc <HAL_RCC_OscConfig+0x91c>)
 8001182:	69db      	ldr	r3, [r3, #28]
 8001184:	4a55      	ldr	r2, [pc, #340]	; (80012dc <HAL_RCC_OscConfig+0x91c>)
 8001186:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800118a:	61d3      	str	r3, [r2, #28]
 800118c:	4b53      	ldr	r3, [pc, #332]	; (80012dc <HAL_RCC_OscConfig+0x91c>)
 800118e:	69db      	ldr	r3, [r3, #28]
 8001190:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001194:	f107 030c 	add.w	r3, r7, #12
 8001198:	601a      	str	r2, [r3, #0]
 800119a:	f107 030c 	add.w	r3, r7, #12
 800119e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80011a0:	2301      	movs	r3, #1
 80011a2:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011a6:	4b4f      	ldr	r3, [pc, #316]	; (80012e4 <HAL_RCC_OscConfig+0x924>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d11a      	bne.n	80011e8 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011b2:	4b4c      	ldr	r3, [pc, #304]	; (80012e4 <HAL_RCC_OscConfig+0x924>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a4b      	ldr	r2, [pc, #300]	; (80012e4 <HAL_RCC_OscConfig+0x924>)
 80011b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011bc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011be:	f7ff f96b 	bl	8000498 <HAL_GetTick>
 80011c2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011c6:	e009      	b.n	80011dc <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011c8:	f7ff f966 	bl	8000498 <HAL_GetTick>
 80011cc:	4602      	mov	r2, r0
 80011ce:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	2b64      	cmp	r3, #100	; 0x64
 80011d6:	d901      	bls.n	80011dc <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 80011d8:	2303      	movs	r3, #3
 80011da:	e2ff      	b.n	80017dc <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011dc:	4b41      	ldr	r3, [pc, #260]	; (80012e4 <HAL_RCC_OscConfig+0x924>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d0ef      	beq.n	80011c8 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011e8:	1d3b      	adds	r3, r7, #4
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d106      	bne.n	8001200 <HAL_RCC_OscConfig+0x840>
 80011f2:	4b3a      	ldr	r3, [pc, #232]	; (80012dc <HAL_RCC_OscConfig+0x91c>)
 80011f4:	6a1b      	ldr	r3, [r3, #32]
 80011f6:	4a39      	ldr	r2, [pc, #228]	; (80012dc <HAL_RCC_OscConfig+0x91c>)
 80011f8:	f043 0301 	orr.w	r3, r3, #1
 80011fc:	6213      	str	r3, [r2, #32]
 80011fe:	e02f      	b.n	8001260 <HAL_RCC_OscConfig+0x8a0>
 8001200:	1d3b      	adds	r3, r7, #4
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d10c      	bne.n	8001224 <HAL_RCC_OscConfig+0x864>
 800120a:	4b34      	ldr	r3, [pc, #208]	; (80012dc <HAL_RCC_OscConfig+0x91c>)
 800120c:	6a1b      	ldr	r3, [r3, #32]
 800120e:	4a33      	ldr	r2, [pc, #204]	; (80012dc <HAL_RCC_OscConfig+0x91c>)
 8001210:	f023 0301 	bic.w	r3, r3, #1
 8001214:	6213      	str	r3, [r2, #32]
 8001216:	4b31      	ldr	r3, [pc, #196]	; (80012dc <HAL_RCC_OscConfig+0x91c>)
 8001218:	6a1b      	ldr	r3, [r3, #32]
 800121a:	4a30      	ldr	r2, [pc, #192]	; (80012dc <HAL_RCC_OscConfig+0x91c>)
 800121c:	f023 0304 	bic.w	r3, r3, #4
 8001220:	6213      	str	r3, [r2, #32]
 8001222:	e01d      	b.n	8001260 <HAL_RCC_OscConfig+0x8a0>
 8001224:	1d3b      	adds	r3, r7, #4
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	2b05      	cmp	r3, #5
 800122c:	d10c      	bne.n	8001248 <HAL_RCC_OscConfig+0x888>
 800122e:	4b2b      	ldr	r3, [pc, #172]	; (80012dc <HAL_RCC_OscConfig+0x91c>)
 8001230:	6a1b      	ldr	r3, [r3, #32]
 8001232:	4a2a      	ldr	r2, [pc, #168]	; (80012dc <HAL_RCC_OscConfig+0x91c>)
 8001234:	f043 0304 	orr.w	r3, r3, #4
 8001238:	6213      	str	r3, [r2, #32]
 800123a:	4b28      	ldr	r3, [pc, #160]	; (80012dc <HAL_RCC_OscConfig+0x91c>)
 800123c:	6a1b      	ldr	r3, [r3, #32]
 800123e:	4a27      	ldr	r2, [pc, #156]	; (80012dc <HAL_RCC_OscConfig+0x91c>)
 8001240:	f043 0301 	orr.w	r3, r3, #1
 8001244:	6213      	str	r3, [r2, #32]
 8001246:	e00b      	b.n	8001260 <HAL_RCC_OscConfig+0x8a0>
 8001248:	4b24      	ldr	r3, [pc, #144]	; (80012dc <HAL_RCC_OscConfig+0x91c>)
 800124a:	6a1b      	ldr	r3, [r3, #32]
 800124c:	4a23      	ldr	r2, [pc, #140]	; (80012dc <HAL_RCC_OscConfig+0x91c>)
 800124e:	f023 0301 	bic.w	r3, r3, #1
 8001252:	6213      	str	r3, [r2, #32]
 8001254:	4b21      	ldr	r3, [pc, #132]	; (80012dc <HAL_RCC_OscConfig+0x91c>)
 8001256:	6a1b      	ldr	r3, [r3, #32]
 8001258:	4a20      	ldr	r2, [pc, #128]	; (80012dc <HAL_RCC_OscConfig+0x91c>)
 800125a:	f023 0304 	bic.w	r3, r3, #4
 800125e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001260:	1d3b      	adds	r3, r7, #4
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d06a      	beq.n	8001340 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800126a:	f7ff f915 	bl	8000498 <HAL_GetTick>
 800126e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001272:	e00b      	b.n	800128c <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001274:	f7ff f910 	bl	8000498 <HAL_GetTick>
 8001278:	4602      	mov	r2, r0
 800127a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800127e:	1ad3      	subs	r3, r2, r3
 8001280:	f241 3288 	movw	r2, #5000	; 0x1388
 8001284:	4293      	cmp	r3, r2
 8001286:	d901      	bls.n	800128c <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8001288:	2303      	movs	r3, #3
 800128a:	e2a7      	b.n	80017dc <HAL_RCC_OscConfig+0xe1c>
 800128c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001290:	2202      	movs	r2, #2
 8001292:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001294:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	fa93 f2a3 	rbit	r2, r3
 800129e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80012a2:	601a      	str	r2, [r3, #0]
 80012a4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80012a8:	2202      	movs	r2, #2
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	fa93 f2a3 	rbit	r2, r3
 80012b6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80012ba:	601a      	str	r2, [r3, #0]
  return result;
 80012bc:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80012c0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012c2:	fab3 f383 	clz	r3, r3
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	095b      	lsrs	r3, r3, #5
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	f043 0302 	orr.w	r3, r3, #2
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	2b02      	cmp	r3, #2
 80012d4:	d108      	bne.n	80012e8 <HAL_RCC_OscConfig+0x928>
 80012d6:	4b01      	ldr	r3, [pc, #4]	; (80012dc <HAL_RCC_OscConfig+0x91c>)
 80012d8:	6a1b      	ldr	r3, [r3, #32]
 80012da:	e013      	b.n	8001304 <HAL_RCC_OscConfig+0x944>
 80012dc:	40021000 	.word	0x40021000
 80012e0:	10908120 	.word	0x10908120
 80012e4:	40007000 	.word	0x40007000
 80012e8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80012ec:	2202      	movs	r2, #2
 80012ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012f0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	fa93 f2a3 	rbit	r2, r3
 80012fa:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80012fe:	601a      	str	r2, [r3, #0]
 8001300:	4bc0      	ldr	r3, [pc, #768]	; (8001604 <HAL_RCC_OscConfig+0xc44>)
 8001302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001304:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001308:	2102      	movs	r1, #2
 800130a:	6011      	str	r1, [r2, #0]
 800130c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001310:	6812      	ldr	r2, [r2, #0]
 8001312:	fa92 f1a2 	rbit	r1, r2
 8001316:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800131a:	6011      	str	r1, [r2, #0]
  return result;
 800131c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001320:	6812      	ldr	r2, [r2, #0]
 8001322:	fab2 f282 	clz	r2, r2
 8001326:	b2d2      	uxtb	r2, r2
 8001328:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800132c:	b2d2      	uxtb	r2, r2
 800132e:	f002 021f 	and.w	r2, r2, #31
 8001332:	2101      	movs	r1, #1
 8001334:	fa01 f202 	lsl.w	r2, r1, r2
 8001338:	4013      	ands	r3, r2
 800133a:	2b00      	cmp	r3, #0
 800133c:	d09a      	beq.n	8001274 <HAL_RCC_OscConfig+0x8b4>
 800133e:	e063      	b.n	8001408 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001340:	f7ff f8aa 	bl	8000498 <HAL_GetTick>
 8001344:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001348:	e00b      	b.n	8001362 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800134a:	f7ff f8a5 	bl	8000498 <HAL_GetTick>
 800134e:	4602      	mov	r2, r0
 8001350:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	f241 3288 	movw	r2, #5000	; 0x1388
 800135a:	4293      	cmp	r3, r2
 800135c:	d901      	bls.n	8001362 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	e23c      	b.n	80017dc <HAL_RCC_OscConfig+0xe1c>
 8001362:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001366:	2202      	movs	r2, #2
 8001368:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800136a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	fa93 f2a3 	rbit	r2, r3
 8001374:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800137e:	2202      	movs	r2, #2
 8001380:	601a      	str	r2, [r3, #0]
 8001382:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	fa93 f2a3 	rbit	r2, r3
 800138c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001390:	601a      	str	r2, [r3, #0]
  return result;
 8001392:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001396:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001398:	fab3 f383 	clz	r3, r3
 800139c:	b2db      	uxtb	r3, r3
 800139e:	095b      	lsrs	r3, r3, #5
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	f043 0302 	orr.w	r3, r3, #2
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d102      	bne.n	80013b2 <HAL_RCC_OscConfig+0x9f2>
 80013ac:	4b95      	ldr	r3, [pc, #596]	; (8001604 <HAL_RCC_OscConfig+0xc44>)
 80013ae:	6a1b      	ldr	r3, [r3, #32]
 80013b0:	e00d      	b.n	80013ce <HAL_RCC_OscConfig+0xa0e>
 80013b2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80013b6:	2202      	movs	r2, #2
 80013b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ba:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	fa93 f2a3 	rbit	r2, r3
 80013c4:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	4b8e      	ldr	r3, [pc, #568]	; (8001604 <HAL_RCC_OscConfig+0xc44>)
 80013cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ce:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80013d2:	2102      	movs	r1, #2
 80013d4:	6011      	str	r1, [r2, #0]
 80013d6:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80013da:	6812      	ldr	r2, [r2, #0]
 80013dc:	fa92 f1a2 	rbit	r1, r2
 80013e0:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80013e4:	6011      	str	r1, [r2, #0]
  return result;
 80013e6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80013ea:	6812      	ldr	r2, [r2, #0]
 80013ec:	fab2 f282 	clz	r2, r2
 80013f0:	b2d2      	uxtb	r2, r2
 80013f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80013f6:	b2d2      	uxtb	r2, r2
 80013f8:	f002 021f 	and.w	r2, r2, #31
 80013fc:	2101      	movs	r1, #1
 80013fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001402:	4013      	ands	r3, r2
 8001404:	2b00      	cmp	r3, #0
 8001406:	d1a0      	bne.n	800134a <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001408:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 800140c:	2b01      	cmp	r3, #1
 800140e:	d105      	bne.n	800141c <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001410:	4b7c      	ldr	r3, [pc, #496]	; (8001604 <HAL_RCC_OscConfig+0xc44>)
 8001412:	69db      	ldr	r3, [r3, #28]
 8001414:	4a7b      	ldr	r2, [pc, #492]	; (8001604 <HAL_RCC_OscConfig+0xc44>)
 8001416:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800141a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800141c:	1d3b      	adds	r3, r7, #4
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	2b00      	cmp	r3, #0
 8001424:	f000 81d9 	beq.w	80017da <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001428:	4b76      	ldr	r3, [pc, #472]	; (8001604 <HAL_RCC_OscConfig+0xc44>)
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f003 030c 	and.w	r3, r3, #12
 8001430:	2b08      	cmp	r3, #8
 8001432:	f000 81a6 	beq.w	8001782 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001436:	1d3b      	adds	r3, r7, #4
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	2b02      	cmp	r3, #2
 800143e:	f040 811e 	bne.w	800167e <HAL_RCC_OscConfig+0xcbe>
 8001442:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001446:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800144a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800144c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	fa93 f2a3 	rbit	r2, r3
 8001456:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800145a:	601a      	str	r2, [r3, #0]
  return result;
 800145c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001460:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001462:	fab3 f383 	clz	r3, r3
 8001466:	b2db      	uxtb	r3, r3
 8001468:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800146c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	461a      	mov	r2, r3
 8001474:	2300      	movs	r3, #0
 8001476:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001478:	f7ff f80e 	bl	8000498 <HAL_GetTick>
 800147c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001480:	e009      	b.n	8001496 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001482:	f7ff f809 	bl	8000498 <HAL_GetTick>
 8001486:	4602      	mov	r2, r0
 8001488:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	2b02      	cmp	r3, #2
 8001490:	d901      	bls.n	8001496 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e1a2      	b.n	80017dc <HAL_RCC_OscConfig+0xe1c>
 8001496:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800149a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800149e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014a0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	fa93 f2a3 	rbit	r2, r3
 80014aa:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80014ae:	601a      	str	r2, [r3, #0]
  return result;
 80014b0:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80014b4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014b6:	fab3 f383 	clz	r3, r3
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	095b      	lsrs	r3, r3, #5
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	f043 0301 	orr.w	r3, r3, #1
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	d102      	bne.n	80014d0 <HAL_RCC_OscConfig+0xb10>
 80014ca:	4b4e      	ldr	r3, [pc, #312]	; (8001604 <HAL_RCC_OscConfig+0xc44>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	e01b      	b.n	8001508 <HAL_RCC_OscConfig+0xb48>
 80014d0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80014d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80014d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014da:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	fa93 f2a3 	rbit	r2, r3
 80014e4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80014ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	fa93 f2a3 	rbit	r2, r3
 80014fe:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001502:	601a      	str	r2, [r3, #0]
 8001504:	4b3f      	ldr	r3, [pc, #252]	; (8001604 <HAL_RCC_OscConfig+0xc44>)
 8001506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001508:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800150c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001510:	6011      	str	r1, [r2, #0]
 8001512:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001516:	6812      	ldr	r2, [r2, #0]
 8001518:	fa92 f1a2 	rbit	r1, r2
 800151c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001520:	6011      	str	r1, [r2, #0]
  return result;
 8001522:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001526:	6812      	ldr	r2, [r2, #0]
 8001528:	fab2 f282 	clz	r2, r2
 800152c:	b2d2      	uxtb	r2, r2
 800152e:	f042 0220 	orr.w	r2, r2, #32
 8001532:	b2d2      	uxtb	r2, r2
 8001534:	f002 021f 	and.w	r2, r2, #31
 8001538:	2101      	movs	r1, #1
 800153a:	fa01 f202 	lsl.w	r2, r1, r2
 800153e:	4013      	ands	r3, r2
 8001540:	2b00      	cmp	r3, #0
 8001542:	d19e      	bne.n	8001482 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001544:	4b2f      	ldr	r3, [pc, #188]	; (8001604 <HAL_RCC_OscConfig+0xc44>)
 8001546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001548:	f023 020f 	bic.w	r2, r3, #15
 800154c:	1d3b      	adds	r3, r7, #4
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001552:	492c      	ldr	r1, [pc, #176]	; (8001604 <HAL_RCC_OscConfig+0xc44>)
 8001554:	4313      	orrs	r3, r2
 8001556:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001558:	4b2a      	ldr	r3, [pc, #168]	; (8001604 <HAL_RCC_OscConfig+0xc44>)
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8001560:	1d3b      	adds	r3, r7, #4
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	6a19      	ldr	r1, [r3, #32]
 8001566:	1d3b      	adds	r3, r7, #4
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	69db      	ldr	r3, [r3, #28]
 800156c:	430b      	orrs	r3, r1
 800156e:	4925      	ldr	r1, [pc, #148]	; (8001604 <HAL_RCC_OscConfig+0xc44>)
 8001570:	4313      	orrs	r3, r2
 8001572:	604b      	str	r3, [r1, #4]
 8001574:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001578:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800157c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800157e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	fa93 f2a3 	rbit	r2, r3
 8001588:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800158c:	601a      	str	r2, [r3, #0]
  return result;
 800158e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001592:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001594:	fab3 f383 	clz	r3, r3
 8001598:	b2db      	uxtb	r3, r3
 800159a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800159e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	461a      	mov	r2, r3
 80015a6:	2301      	movs	r3, #1
 80015a8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015aa:	f7fe ff75 	bl	8000498 <HAL_GetTick>
 80015ae:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015b2:	e009      	b.n	80015c8 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015b4:	f7fe ff70 	bl	8000498 <HAL_GetTick>
 80015b8:	4602      	mov	r2, r0
 80015ba:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	2b02      	cmp	r3, #2
 80015c2:	d901      	bls.n	80015c8 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80015c4:	2303      	movs	r3, #3
 80015c6:	e109      	b.n	80017dc <HAL_RCC_OscConfig+0xe1c>
 80015c8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80015cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80015d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015d2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	fa93 f2a3 	rbit	r2, r3
 80015dc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80015e0:	601a      	str	r2, [r3, #0]
  return result;
 80015e2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80015e6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015e8:	fab3 f383 	clz	r3, r3
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	095b      	lsrs	r3, r3, #5
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	f043 0301 	orr.w	r3, r3, #1
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d105      	bne.n	8001608 <HAL_RCC_OscConfig+0xc48>
 80015fc:	4b01      	ldr	r3, [pc, #4]	; (8001604 <HAL_RCC_OscConfig+0xc44>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	e01e      	b.n	8001640 <HAL_RCC_OscConfig+0xc80>
 8001602:	bf00      	nop
 8001604:	40021000 	.word	0x40021000
 8001608:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800160c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001610:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001612:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	fa93 f2a3 	rbit	r2, r3
 800161c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001620:	601a      	str	r2, [r3, #0]
 8001622:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001626:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	fa93 f2a3 	rbit	r2, r3
 8001636:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	4b6a      	ldr	r3, [pc, #424]	; (80017e8 <HAL_RCC_OscConfig+0xe28>)
 800163e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001640:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001644:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001648:	6011      	str	r1, [r2, #0]
 800164a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800164e:	6812      	ldr	r2, [r2, #0]
 8001650:	fa92 f1a2 	rbit	r1, r2
 8001654:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001658:	6011      	str	r1, [r2, #0]
  return result;
 800165a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800165e:	6812      	ldr	r2, [r2, #0]
 8001660:	fab2 f282 	clz	r2, r2
 8001664:	b2d2      	uxtb	r2, r2
 8001666:	f042 0220 	orr.w	r2, r2, #32
 800166a:	b2d2      	uxtb	r2, r2
 800166c:	f002 021f 	and.w	r2, r2, #31
 8001670:	2101      	movs	r1, #1
 8001672:	fa01 f202 	lsl.w	r2, r1, r2
 8001676:	4013      	ands	r3, r2
 8001678:	2b00      	cmp	r3, #0
 800167a:	d09b      	beq.n	80015b4 <HAL_RCC_OscConfig+0xbf4>
 800167c:	e0ad      	b.n	80017da <HAL_RCC_OscConfig+0xe1a>
 800167e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001682:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001686:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001688:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	fa93 f2a3 	rbit	r2, r3
 8001692:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001696:	601a      	str	r2, [r3, #0]
  return result;
 8001698:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800169c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800169e:	fab3 f383 	clz	r3, r3
 80016a2:	b2db      	uxtb	r3, r3
 80016a4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80016a8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	461a      	mov	r2, r3
 80016b0:	2300      	movs	r3, #0
 80016b2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b4:	f7fe fef0 	bl	8000498 <HAL_GetTick>
 80016b8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016bc:	e009      	b.n	80016d2 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016be:	f7fe feeb 	bl	8000498 <HAL_GetTick>
 80016c2:	4602      	mov	r2, r0
 80016c4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80016c8:	1ad3      	subs	r3, r2, r3
 80016ca:	2b02      	cmp	r3, #2
 80016cc:	d901      	bls.n	80016d2 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80016ce:	2303      	movs	r3, #3
 80016d0:	e084      	b.n	80017dc <HAL_RCC_OscConfig+0xe1c>
 80016d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	fa93 f2a3 	rbit	r2, r3
 80016e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016ea:	601a      	str	r2, [r3, #0]
  return result;
 80016ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016f0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016f2:	fab3 f383 	clz	r3, r3
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	095b      	lsrs	r3, r3, #5
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	f043 0301 	orr.w	r3, r3, #1
 8001700:	b2db      	uxtb	r3, r3
 8001702:	2b01      	cmp	r3, #1
 8001704:	d102      	bne.n	800170c <HAL_RCC_OscConfig+0xd4c>
 8001706:	4b38      	ldr	r3, [pc, #224]	; (80017e8 <HAL_RCC_OscConfig+0xe28>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	e01b      	b.n	8001744 <HAL_RCC_OscConfig+0xd84>
 800170c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001710:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001714:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001716:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	fa93 f2a3 	rbit	r2, r3
 8001720:	f107 0320 	add.w	r3, r7, #32
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	f107 031c 	add.w	r3, r7, #28
 800172a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	f107 031c 	add.w	r3, r7, #28
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	fa93 f2a3 	rbit	r2, r3
 800173a:	f107 0318 	add.w	r3, r7, #24
 800173e:	601a      	str	r2, [r3, #0]
 8001740:	4b29      	ldr	r3, [pc, #164]	; (80017e8 <HAL_RCC_OscConfig+0xe28>)
 8001742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001744:	f107 0214 	add.w	r2, r7, #20
 8001748:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800174c:	6011      	str	r1, [r2, #0]
 800174e:	f107 0214 	add.w	r2, r7, #20
 8001752:	6812      	ldr	r2, [r2, #0]
 8001754:	fa92 f1a2 	rbit	r1, r2
 8001758:	f107 0210 	add.w	r2, r7, #16
 800175c:	6011      	str	r1, [r2, #0]
  return result;
 800175e:	f107 0210 	add.w	r2, r7, #16
 8001762:	6812      	ldr	r2, [r2, #0]
 8001764:	fab2 f282 	clz	r2, r2
 8001768:	b2d2      	uxtb	r2, r2
 800176a:	f042 0220 	orr.w	r2, r2, #32
 800176e:	b2d2      	uxtb	r2, r2
 8001770:	f002 021f 	and.w	r2, r2, #31
 8001774:	2101      	movs	r1, #1
 8001776:	fa01 f202 	lsl.w	r2, r1, r2
 800177a:	4013      	ands	r3, r2
 800177c:	2b00      	cmp	r3, #0
 800177e:	d19e      	bne.n	80016be <HAL_RCC_OscConfig+0xcfe>
 8001780:	e02b      	b.n	80017da <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001782:	1d3b      	adds	r3, r7, #4
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	699b      	ldr	r3, [r3, #24]
 8001788:	2b01      	cmp	r3, #1
 800178a:	d101      	bne.n	8001790 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e025      	b.n	80017dc <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001790:	4b15      	ldr	r3, [pc, #84]	; (80017e8 <HAL_RCC_OscConfig+0xe28>)
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001798:	4b13      	ldr	r3, [pc, #76]	; (80017e8 <HAL_RCC_OscConfig+0xe28>)
 800179a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800179c:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80017a0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80017a4:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 80017a8:	1d3b      	adds	r3, r7, #4
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	69db      	ldr	r3, [r3, #28]
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d111      	bne.n	80017d6 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80017b2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80017b6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80017ba:	1d3b      	adds	r3, r7, #4
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d108      	bne.n	80017d6 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80017c4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80017c8:	f003 020f 	and.w	r2, r3, #15
 80017cc:	1d3b      	adds	r3, r7, #4
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80017d2:	429a      	cmp	r2, r3
 80017d4:	d001      	beq.n	80017da <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e000      	b.n	80017dc <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 80017da:	2300      	movs	r3, #0
}
 80017dc:	4618      	mov	r0, r3
 80017de:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40021000 	.word	0x40021000

080017ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b09e      	sub	sp, #120	; 0x78
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80017f6:	2300      	movs	r3, #0
 80017f8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d101      	bne.n	8001804 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	e162      	b.n	8001aca <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001804:	4b90      	ldr	r3, [pc, #576]	; (8001a48 <HAL_RCC_ClockConfig+0x25c>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f003 0307 	and.w	r3, r3, #7
 800180c:	683a      	ldr	r2, [r7, #0]
 800180e:	429a      	cmp	r2, r3
 8001810:	d910      	bls.n	8001834 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001812:	4b8d      	ldr	r3, [pc, #564]	; (8001a48 <HAL_RCC_ClockConfig+0x25c>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f023 0207 	bic.w	r2, r3, #7
 800181a:	498b      	ldr	r1, [pc, #556]	; (8001a48 <HAL_RCC_ClockConfig+0x25c>)
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	4313      	orrs	r3, r2
 8001820:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001822:	4b89      	ldr	r3, [pc, #548]	; (8001a48 <HAL_RCC_ClockConfig+0x25c>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 0307 	and.w	r3, r3, #7
 800182a:	683a      	ldr	r2, [r7, #0]
 800182c:	429a      	cmp	r2, r3
 800182e:	d001      	beq.n	8001834 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001830:	2301      	movs	r3, #1
 8001832:	e14a      	b.n	8001aca <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 0302 	and.w	r3, r3, #2
 800183c:	2b00      	cmp	r3, #0
 800183e:	d008      	beq.n	8001852 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001840:	4b82      	ldr	r3, [pc, #520]	; (8001a4c <HAL_RCC_ClockConfig+0x260>)
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	497f      	ldr	r1, [pc, #508]	; (8001a4c <HAL_RCC_ClockConfig+0x260>)
 800184e:	4313      	orrs	r3, r2
 8001850:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 0301 	and.w	r3, r3, #1
 800185a:	2b00      	cmp	r3, #0
 800185c:	f000 80dc 	beq.w	8001a18 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	2b01      	cmp	r3, #1
 8001866:	d13c      	bne.n	80018e2 <HAL_RCC_ClockConfig+0xf6>
 8001868:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800186c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800186e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001870:	fa93 f3a3 	rbit	r3, r3
 8001874:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001876:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001878:	fab3 f383 	clz	r3, r3
 800187c:	b2db      	uxtb	r3, r3
 800187e:	095b      	lsrs	r3, r3, #5
 8001880:	b2db      	uxtb	r3, r3
 8001882:	f043 0301 	orr.w	r3, r3, #1
 8001886:	b2db      	uxtb	r3, r3
 8001888:	2b01      	cmp	r3, #1
 800188a:	d102      	bne.n	8001892 <HAL_RCC_ClockConfig+0xa6>
 800188c:	4b6f      	ldr	r3, [pc, #444]	; (8001a4c <HAL_RCC_ClockConfig+0x260>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	e00f      	b.n	80018b2 <HAL_RCC_ClockConfig+0xc6>
 8001892:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001896:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001898:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800189a:	fa93 f3a3 	rbit	r3, r3
 800189e:	667b      	str	r3, [r7, #100]	; 0x64
 80018a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018a4:	663b      	str	r3, [r7, #96]	; 0x60
 80018a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80018a8:	fa93 f3a3 	rbit	r3, r3
 80018ac:	65fb      	str	r3, [r7, #92]	; 0x5c
 80018ae:	4b67      	ldr	r3, [pc, #412]	; (8001a4c <HAL_RCC_ClockConfig+0x260>)
 80018b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80018b6:	65ba      	str	r2, [r7, #88]	; 0x58
 80018b8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80018ba:	fa92 f2a2 	rbit	r2, r2
 80018be:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80018c0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80018c2:	fab2 f282 	clz	r2, r2
 80018c6:	b2d2      	uxtb	r2, r2
 80018c8:	f042 0220 	orr.w	r2, r2, #32
 80018cc:	b2d2      	uxtb	r2, r2
 80018ce:	f002 021f 	and.w	r2, r2, #31
 80018d2:	2101      	movs	r1, #1
 80018d4:	fa01 f202 	lsl.w	r2, r1, r2
 80018d8:	4013      	ands	r3, r2
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d17b      	bne.n	80019d6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e0f3      	b.n	8001aca <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	2b02      	cmp	r3, #2
 80018e8:	d13c      	bne.n	8001964 <HAL_RCC_ClockConfig+0x178>
 80018ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80018ee:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80018f2:	fa93 f3a3 	rbit	r3, r3
 80018f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80018f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018fa:	fab3 f383 	clz	r3, r3
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	095b      	lsrs	r3, r3, #5
 8001902:	b2db      	uxtb	r3, r3
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	b2db      	uxtb	r3, r3
 800190a:	2b01      	cmp	r3, #1
 800190c:	d102      	bne.n	8001914 <HAL_RCC_ClockConfig+0x128>
 800190e:	4b4f      	ldr	r3, [pc, #316]	; (8001a4c <HAL_RCC_ClockConfig+0x260>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	e00f      	b.n	8001934 <HAL_RCC_ClockConfig+0x148>
 8001914:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001918:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800191a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800191c:	fa93 f3a3 	rbit	r3, r3
 8001920:	647b      	str	r3, [r7, #68]	; 0x44
 8001922:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001926:	643b      	str	r3, [r7, #64]	; 0x40
 8001928:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800192a:	fa93 f3a3 	rbit	r3, r3
 800192e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001930:	4b46      	ldr	r3, [pc, #280]	; (8001a4c <HAL_RCC_ClockConfig+0x260>)
 8001932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001934:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001938:	63ba      	str	r2, [r7, #56]	; 0x38
 800193a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800193c:	fa92 f2a2 	rbit	r2, r2
 8001940:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001942:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001944:	fab2 f282 	clz	r2, r2
 8001948:	b2d2      	uxtb	r2, r2
 800194a:	f042 0220 	orr.w	r2, r2, #32
 800194e:	b2d2      	uxtb	r2, r2
 8001950:	f002 021f 	and.w	r2, r2, #31
 8001954:	2101      	movs	r1, #1
 8001956:	fa01 f202 	lsl.w	r2, r1, r2
 800195a:	4013      	ands	r3, r2
 800195c:	2b00      	cmp	r3, #0
 800195e:	d13a      	bne.n	80019d6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	e0b2      	b.n	8001aca <HAL_RCC_ClockConfig+0x2de>
 8001964:	2302      	movs	r3, #2
 8001966:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800196a:	fa93 f3a3 	rbit	r3, r3
 800196e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001970:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001972:	fab3 f383 	clz	r3, r3
 8001976:	b2db      	uxtb	r3, r3
 8001978:	095b      	lsrs	r3, r3, #5
 800197a:	b2db      	uxtb	r3, r3
 800197c:	f043 0301 	orr.w	r3, r3, #1
 8001980:	b2db      	uxtb	r3, r3
 8001982:	2b01      	cmp	r3, #1
 8001984:	d102      	bne.n	800198c <HAL_RCC_ClockConfig+0x1a0>
 8001986:	4b31      	ldr	r3, [pc, #196]	; (8001a4c <HAL_RCC_ClockConfig+0x260>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	e00d      	b.n	80019a8 <HAL_RCC_ClockConfig+0x1bc>
 800198c:	2302      	movs	r3, #2
 800198e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001992:	fa93 f3a3 	rbit	r3, r3
 8001996:	627b      	str	r3, [r7, #36]	; 0x24
 8001998:	2302      	movs	r3, #2
 800199a:	623b      	str	r3, [r7, #32]
 800199c:	6a3b      	ldr	r3, [r7, #32]
 800199e:	fa93 f3a3 	rbit	r3, r3
 80019a2:	61fb      	str	r3, [r7, #28]
 80019a4:	4b29      	ldr	r3, [pc, #164]	; (8001a4c <HAL_RCC_ClockConfig+0x260>)
 80019a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019a8:	2202      	movs	r2, #2
 80019aa:	61ba      	str	r2, [r7, #24]
 80019ac:	69ba      	ldr	r2, [r7, #24]
 80019ae:	fa92 f2a2 	rbit	r2, r2
 80019b2:	617a      	str	r2, [r7, #20]
  return result;
 80019b4:	697a      	ldr	r2, [r7, #20]
 80019b6:	fab2 f282 	clz	r2, r2
 80019ba:	b2d2      	uxtb	r2, r2
 80019bc:	f042 0220 	orr.w	r2, r2, #32
 80019c0:	b2d2      	uxtb	r2, r2
 80019c2:	f002 021f 	and.w	r2, r2, #31
 80019c6:	2101      	movs	r1, #1
 80019c8:	fa01 f202 	lsl.w	r2, r1, r2
 80019cc:	4013      	ands	r3, r2
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d101      	bne.n	80019d6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e079      	b.n	8001aca <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019d6:	4b1d      	ldr	r3, [pc, #116]	; (8001a4c <HAL_RCC_ClockConfig+0x260>)
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f023 0203 	bic.w	r2, r3, #3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	491a      	ldr	r1, [pc, #104]	; (8001a4c <HAL_RCC_ClockConfig+0x260>)
 80019e4:	4313      	orrs	r3, r2
 80019e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019e8:	f7fe fd56 	bl	8000498 <HAL_GetTick>
 80019ec:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019ee:	e00a      	b.n	8001a06 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019f0:	f7fe fd52 	bl	8000498 <HAL_GetTick>
 80019f4:	4602      	mov	r2, r0
 80019f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d901      	bls.n	8001a06 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001a02:	2303      	movs	r3, #3
 8001a04:	e061      	b.n	8001aca <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a06:	4b11      	ldr	r3, [pc, #68]	; (8001a4c <HAL_RCC_ClockConfig+0x260>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f003 020c 	and.w	r2, r3, #12
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d1eb      	bne.n	80019f0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a18:	4b0b      	ldr	r3, [pc, #44]	; (8001a48 <HAL_RCC_ClockConfig+0x25c>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0307 	and.w	r3, r3, #7
 8001a20:	683a      	ldr	r2, [r7, #0]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	d214      	bcs.n	8001a50 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a26:	4b08      	ldr	r3, [pc, #32]	; (8001a48 <HAL_RCC_ClockConfig+0x25c>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f023 0207 	bic.w	r2, r3, #7
 8001a2e:	4906      	ldr	r1, [pc, #24]	; (8001a48 <HAL_RCC_ClockConfig+0x25c>)
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	4313      	orrs	r3, r2
 8001a34:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a36:	4b04      	ldr	r3, [pc, #16]	; (8001a48 <HAL_RCC_ClockConfig+0x25c>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0307 	and.w	r3, r3, #7
 8001a3e:	683a      	ldr	r2, [r7, #0]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d005      	beq.n	8001a50 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	e040      	b.n	8001aca <HAL_RCC_ClockConfig+0x2de>
 8001a48:	40022000 	.word	0x40022000
 8001a4c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f003 0304 	and.w	r3, r3, #4
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d008      	beq.n	8001a6e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a5c:	4b1d      	ldr	r3, [pc, #116]	; (8001ad4 <HAL_RCC_ClockConfig+0x2e8>)
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	68db      	ldr	r3, [r3, #12]
 8001a68:	491a      	ldr	r1, [pc, #104]	; (8001ad4 <HAL_RCC_ClockConfig+0x2e8>)
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 0308 	and.w	r3, r3, #8
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d009      	beq.n	8001a8e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a7a:	4b16      	ldr	r3, [pc, #88]	; (8001ad4 <HAL_RCC_ClockConfig+0x2e8>)
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	691b      	ldr	r3, [r3, #16]
 8001a86:	00db      	lsls	r3, r3, #3
 8001a88:	4912      	ldr	r1, [pc, #72]	; (8001ad4 <HAL_RCC_ClockConfig+0x2e8>)
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001a8e:	f000 f829 	bl	8001ae4 <HAL_RCC_GetSysClockFreq>
 8001a92:	4601      	mov	r1, r0
 8001a94:	4b0f      	ldr	r3, [pc, #60]	; (8001ad4 <HAL_RCC_ClockConfig+0x2e8>)
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a9c:	22f0      	movs	r2, #240	; 0xf0
 8001a9e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa0:	693a      	ldr	r2, [r7, #16]
 8001aa2:	fa92 f2a2 	rbit	r2, r2
 8001aa6:	60fa      	str	r2, [r7, #12]
  return result;
 8001aa8:	68fa      	ldr	r2, [r7, #12]
 8001aaa:	fab2 f282 	clz	r2, r2
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	40d3      	lsrs	r3, r2
 8001ab2:	4a09      	ldr	r2, [pc, #36]	; (8001ad8 <HAL_RCC_ClockConfig+0x2ec>)
 8001ab4:	5cd3      	ldrb	r3, [r2, r3]
 8001ab6:	fa21 f303 	lsr.w	r3, r1, r3
 8001aba:	4a08      	ldr	r2, [pc, #32]	; (8001adc <HAL_RCC_ClockConfig+0x2f0>)
 8001abc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001abe:	4b08      	ldr	r3, [pc, #32]	; (8001ae0 <HAL_RCC_ClockConfig+0x2f4>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7fe fca4 	bl	8000410 <HAL_InitTick>
  
  return HAL_OK;
 8001ac8:	2300      	movs	r3, #0
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3778      	adds	r7, #120	; 0x78
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40021000 	.word	0x40021000
 8001ad8:	08001c28 	.word	0x08001c28
 8001adc:	20000000 	.word	0x20000000
 8001ae0:	20000004 	.word	0x20000004

08001ae4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b08b      	sub	sp, #44	; 0x2c
 8001ae8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001aea:	2300      	movs	r3, #0
 8001aec:	61fb      	str	r3, [r7, #28]
 8001aee:	2300      	movs	r3, #0
 8001af0:	61bb      	str	r3, [r7, #24]
 8001af2:	2300      	movs	r3, #0
 8001af4:	627b      	str	r3, [r7, #36]	; 0x24
 8001af6:	2300      	movs	r3, #0
 8001af8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001afa:	2300      	movs	r3, #0
 8001afc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001afe:	4b2a      	ldr	r3, [pc, #168]	; (8001ba8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b04:	69fb      	ldr	r3, [r7, #28]
 8001b06:	f003 030c 	and.w	r3, r3, #12
 8001b0a:	2b04      	cmp	r3, #4
 8001b0c:	d002      	beq.n	8001b14 <HAL_RCC_GetSysClockFreq+0x30>
 8001b0e:	2b08      	cmp	r3, #8
 8001b10:	d003      	beq.n	8001b1a <HAL_RCC_GetSysClockFreq+0x36>
 8001b12:	e03f      	b.n	8001b94 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b14:	4b25      	ldr	r3, [pc, #148]	; (8001bac <HAL_RCC_GetSysClockFreq+0xc8>)
 8001b16:	623b      	str	r3, [r7, #32]
      break;
 8001b18:	e03f      	b.n	8001b9a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001b20:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001b24:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b26:	68ba      	ldr	r2, [r7, #8]
 8001b28:	fa92 f2a2 	rbit	r2, r2
 8001b2c:	607a      	str	r2, [r7, #4]
  return result;
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	fab2 f282 	clz	r2, r2
 8001b34:	b2d2      	uxtb	r2, r2
 8001b36:	40d3      	lsrs	r3, r2
 8001b38:	4a1d      	ldr	r2, [pc, #116]	; (8001bb0 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001b3a:	5cd3      	ldrb	r3, [r2, r3]
 8001b3c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001b3e:	4b1a      	ldr	r3, [pc, #104]	; (8001ba8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b42:	f003 030f 	and.w	r3, r3, #15
 8001b46:	220f      	movs	r2, #15
 8001b48:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	fa92 f2a2 	rbit	r2, r2
 8001b50:	60fa      	str	r2, [r7, #12]
  return result;
 8001b52:	68fa      	ldr	r2, [r7, #12]
 8001b54:	fab2 f282 	clz	r2, r2
 8001b58:	b2d2      	uxtb	r2, r2
 8001b5a:	40d3      	lsrs	r3, r2
 8001b5c:	4a15      	ldr	r2, [pc, #84]	; (8001bb4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001b5e:	5cd3      	ldrb	r3, [r2, r3]
 8001b60:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d008      	beq.n	8001b7e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001b6c:	4a0f      	ldr	r2, [pc, #60]	; (8001bac <HAL_RCC_GetSysClockFreq+0xc8>)
 8001b6e:	69bb      	ldr	r3, [r7, #24]
 8001b70:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	fb02 f303 	mul.w	r3, r2, r3
 8001b7a:	627b      	str	r3, [r7, #36]	; 0x24
 8001b7c:	e007      	b.n	8001b8e <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001b7e:	4a0b      	ldr	r2, [pc, #44]	; (8001bac <HAL_RCC_GetSysClockFreq+0xc8>)
 8001b80:	69bb      	ldr	r3, [r7, #24]
 8001b82:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	fb02 f303 	mul.w	r3, r2, r3
 8001b8c:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b90:	623b      	str	r3, [r7, #32]
      break;
 8001b92:	e002      	b.n	8001b9a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001b94:	4b05      	ldr	r3, [pc, #20]	; (8001bac <HAL_RCC_GetSysClockFreq+0xc8>)
 8001b96:	623b      	str	r3, [r7, #32]
      break;
 8001b98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b9a:	6a3b      	ldr	r3, [r7, #32]
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	372c      	adds	r7, #44	; 0x2c
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr
 8001ba8:	40021000 	.word	0x40021000
 8001bac:	007a1200 	.word	0x007a1200
 8001bb0:	08001c38 	.word	0x08001c38
 8001bb4:	08001c48 	.word	0x08001c48

08001bb8 <__libc_init_array>:
 8001bb8:	b570      	push	{r4, r5, r6, lr}
 8001bba:	4e0d      	ldr	r6, [pc, #52]	; (8001bf0 <__libc_init_array+0x38>)
 8001bbc:	4c0d      	ldr	r4, [pc, #52]	; (8001bf4 <__libc_init_array+0x3c>)
 8001bbe:	1ba4      	subs	r4, r4, r6
 8001bc0:	10a4      	asrs	r4, r4, #2
 8001bc2:	2500      	movs	r5, #0
 8001bc4:	42a5      	cmp	r5, r4
 8001bc6:	d109      	bne.n	8001bdc <__libc_init_array+0x24>
 8001bc8:	4e0b      	ldr	r6, [pc, #44]	; (8001bf8 <__libc_init_array+0x40>)
 8001bca:	4c0c      	ldr	r4, [pc, #48]	; (8001bfc <__libc_init_array+0x44>)
 8001bcc:	f000 f820 	bl	8001c10 <_init>
 8001bd0:	1ba4      	subs	r4, r4, r6
 8001bd2:	10a4      	asrs	r4, r4, #2
 8001bd4:	2500      	movs	r5, #0
 8001bd6:	42a5      	cmp	r5, r4
 8001bd8:	d105      	bne.n	8001be6 <__libc_init_array+0x2e>
 8001bda:	bd70      	pop	{r4, r5, r6, pc}
 8001bdc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001be0:	4798      	blx	r3
 8001be2:	3501      	adds	r5, #1
 8001be4:	e7ee      	b.n	8001bc4 <__libc_init_array+0xc>
 8001be6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001bea:	4798      	blx	r3
 8001bec:	3501      	adds	r5, #1
 8001bee:	e7f2      	b.n	8001bd6 <__libc_init_array+0x1e>
 8001bf0:	08001c58 	.word	0x08001c58
 8001bf4:	08001c58 	.word	0x08001c58
 8001bf8:	08001c58 	.word	0x08001c58
 8001bfc:	08001c5c 	.word	0x08001c5c

08001c00 <memset>:
 8001c00:	4402      	add	r2, r0
 8001c02:	4603      	mov	r3, r0
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d100      	bne.n	8001c0a <memset+0xa>
 8001c08:	4770      	bx	lr
 8001c0a:	f803 1b01 	strb.w	r1, [r3], #1
 8001c0e:	e7f9      	b.n	8001c04 <memset+0x4>

08001c10 <_init>:
 8001c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c12:	bf00      	nop
 8001c14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c16:	bc08      	pop	{r3}
 8001c18:	469e      	mov	lr, r3
 8001c1a:	4770      	bx	lr

08001c1c <_fini>:
 8001c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c1e:	bf00      	nop
 8001c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c22:	bc08      	pop	{r3}
 8001c24:	469e      	mov	lr, r3
 8001c26:	4770      	bx	lr
