[2025-09-18 02:35:23] START suite=qualcomm_srv trace=srv283_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv283_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2693951 heartbeat IPC: 3.712 cumulative IPC: 3.712 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5182680 heartbeat IPC: 4.018 cumulative IPC: 3.859 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5182680 cumulative IPC: 3.859 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5182680 cumulative IPC: 3.859 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14960881 heartbeat IPC: 1.023 cumulative IPC: 1.023 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 24191809 heartbeat IPC: 1.083 cumulative IPC: 1.052 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 34420507 heartbeat IPC: 0.9776 cumulative IPC: 1.026 (Simulation time: 00 hr 04 min 57 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 43841200 heartbeat IPC: 1.061 cumulative IPC: 1.035 (Simulation time: 00 hr 06 min 08 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 53504503 heartbeat IPC: 1.035 cumulative IPC: 1.035 (Simulation time: 00 hr 07 min 25 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 62954908 heartbeat IPC: 1.058 cumulative IPC: 1.039 (Simulation time: 00 hr 08 min 42 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 72505404 heartbeat IPC: 1.047 cumulative IPC: 1.04 (Simulation time: 00 hr 09 min 54 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 82517357 heartbeat IPC: 0.9988 cumulative IPC: 1.034 (Simulation time: 00 hr 11 min 10 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv283_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000020 cycles: 91841794 heartbeat IPC: 1.072 cumulative IPC: 1.039 (Simulation time: 00 hr 12 min 22 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 96386274 cumulative IPC: 1.037 (Simulation time: 00 hr 13 min 35 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 96386274 cumulative IPC: 1.037 (Simulation time: 00 hr 13 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv283_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.037 instructions: 100000002 cycles: 96386274
CPU 0 Branch Prediction Accuracy: 94.32% MPKI: 10.21 Average ROB Occupancy at Mispredict: 39.98
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1258
BRANCH_INDIRECT: 0.1758
BRANCH_CONDITIONAL: 9.355
BRANCH_DIRECT_CALL: 0.2314
BRANCH_INDIRECT_CALL: 0.07664
BRANCH_RETURN: 0.2436


====Backend Stall Breakdown====
ROB_STALL: 1774468
LQ_STALL: 0
SQ_STALL: 282651


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 209.78627
REPLAY_LOAD: 75.354805
NON_REPLAY_LOAD: 13.508263

== Total ==
ADDR_TRANS: 485865
REPLAY_LOAD: 264420
NON_REPLAY_LOAD: 1024183

== Counts ==
ADDR_TRANS: 2316
REPLAY_LOAD: 3509
NON_REPLAY_LOAD: 75819

cpu0->cpu0_STLB TOTAL        ACCESS:    1515917 HIT:    1356796 MISS:     159121 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1515917 HIT:    1356796 MISS:     159121 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 129.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4789629 HIT:    2849633 MISS:    1939996 MSHR_MERGE:       8946
cpu0->cpu0_L2C LOAD         ACCESS:    3650429 HIT:    2147667 MISS:    1502762 MSHR_MERGE:        118
cpu0->cpu0_L2C RFO          ACCESS:     171288 HIT:      76731 MISS:      94557 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     106075 HIT:      49340 MISS:      56735 MSHR_MERGE:       8828
cpu0->cpu0_L2C WRITE        ACCESS:     529749 HIT:     526594 MISS:       3155 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     332088 HIT:      49301 MISS:     282787 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      52730 ISSUED:      52730 USEFUL:      14188 USELESS:       9257
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14383718 HIT:   10815524 MISS:    3568194 MSHR_MERGE:    1012403
cpu0->cpu0_L1I LOAD         ACCESS:   14383718 HIT:   10815524 MISS:    3568194 MSHR_MERGE:    1012403
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 23.12 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25020507 HIT:   22732324 MISS:    2288183 MSHR_MERGE:     636816
cpu0->cpu0_L1D LOAD         ACCESS:   14486304 HIT:   13021786 MISS:    1464518 MSHR_MERGE:     369888
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     209124 HIT:     146044 MISS:      63080 MSHR_MERGE:       9730
cpu0->cpu0_L1D WRITE        ACCESS:    9960142 HIT:    9534884 MISS:     425258 MSHR_MERGE:     253959
cpu0->cpu0_L1D TRANSLATION  ACCESS:     364937 HIT:      29610 MISS:     335327 MSHR_MERGE:       3239
cpu0->cpu0_L1D PREFETCH REQUESTED:     249033 ISSUED:     209124 USEFUL:      26137 USELESS:      26833
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 37.43 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11806226 HIT:   10997637 MISS:     808589 MSHR_MERGE:     427776
cpu0->cpu0_ITLB LOAD         ACCESS:   11806226 HIT:   10997637 MISS:     808589 MSHR_MERGE:     427776
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 19.27 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23315206 HIT:   21787569 MISS:    1527637 MSHR_MERGE:     392533
cpu0->cpu0_DTLB LOAD         ACCESS:   23315206 HIT:   21787569 MISS:    1527637 MSHR_MERGE:     392533
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 18.04 cycles
cpu0->LLC TOTAL        ACCESS:    2222310 HIT:    2025575 MISS:     196735 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1502644 HIT:    1390055 MISS:     112589 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      94557 HIT:      71385 MISS:      23172 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      47907 HIT:      23236 MISS:      24671 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     294415 HIT:     294143 MISS:        272 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     282787 HIT:     246756 MISS:      36031 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.36 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5106
  ROW_BUFFER_MISS:     191356
  AVG DBUS CONGESTED CYCLE: 6.808
Channel 0 WQ ROW_BUFFER_HIT:      15871
  ROW_BUFFER_MISS:      93571
  FULL:          0
Channel 0 REFRESHES ISSUED:       8033

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       783043       270548       141640         5759
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          511         8134        36107         7028
  STLB miss resolved @ L2C                0          996        12205        36546         3396
  STLB miss resolved @ LLC                0         1218        28717       128954        13945
  STLB miss resolved @ MEM                0          150         3840        17743        21258

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             102028        17176       352377       132662         2038
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          246         2362        11283          481
  STLB miss resolved @ L2C                0           87         4883        15349          301
  STLB miss resolved @ LLC                0          439        16251        85331          993
  STLB miss resolved @ MEM                0           35         1978         6704         2080
[2025-09-18 02:48:59] END   suite=qualcomm_srv trace=srv283_ap (rc=0)
