library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity DS1 is 
	port(
	
	
	);
	
architecture Behavioral of DS1 is
	-- signals
	
begin


end architecture;