// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module subconv_1x1_8_p (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_V_address0,
        input_V_ce0,
        input_V_q0,
        weight_0_V_address0,
        weight_0_V_ce0,
        weight_0_V_q0,
        weight_1_V_address0,
        weight_1_V_ce0,
        weight_1_V_q0,
        weight_2_V_address0,
        weight_2_V_ce0,
        weight_2_V_q0,
        weight_3_V_address0,
        weight_3_V_ce0,
        weight_3_V_q0,
        weight_4_V_address0,
        weight_4_V_ce0,
        weight_4_V_q0,
        weight_5_V_address0,
        weight_5_V_ce0,
        weight_5_V_q0,
        weight_6_V_address0,
        weight_6_V_ce0,
        weight_6_V_q0,
        weight_7_V_address0,
        weight_7_V_ce0,
        weight_7_V_q0,
        bias_V_address0,
        bias_V_ce0,
        bias_V_q0,
        buffer1_1_48_8x8_p_V_8_address0,
        buffer1_1_48_8x8_p_V_8_ce0,
        buffer1_1_48_8x8_p_V_8_we0,
        buffer1_1_48_8x8_p_V_8_d0,
        buffer1_1_48_8x8_p_V_8_q0,
        buffer1_1_48_8x8_p_V_8_address1,
        buffer1_1_48_8x8_p_V_8_ce1,
        buffer1_1_48_8x8_p_V_8_we1,
        buffer1_1_48_8x8_p_V_8_d1,
        buffer1_1_48_8x8_p_V_1_address0,
        buffer1_1_48_8x8_p_V_1_ce0,
        buffer1_1_48_8x8_p_V_1_we0,
        buffer1_1_48_8x8_p_V_1_d0,
        buffer1_1_48_8x8_p_V_1_q0,
        buffer1_1_48_8x8_p_V_1_address1,
        buffer1_1_48_8x8_p_V_1_ce1,
        buffer1_1_48_8x8_p_V_1_we1,
        buffer1_1_48_8x8_p_V_1_d1,
        buffer1_1_48_8x8_p_V_2_address0,
        buffer1_1_48_8x8_p_V_2_ce0,
        buffer1_1_48_8x8_p_V_2_we0,
        buffer1_1_48_8x8_p_V_2_d0,
        buffer1_1_48_8x8_p_V_2_q0,
        buffer1_1_48_8x8_p_V_2_address1,
        buffer1_1_48_8x8_p_V_2_ce1,
        buffer1_1_48_8x8_p_V_2_we1,
        buffer1_1_48_8x8_p_V_2_d1,
        buffer1_1_48_8x8_p_V_3_address0,
        buffer1_1_48_8x8_p_V_3_ce0,
        buffer1_1_48_8x8_p_V_3_we0,
        buffer1_1_48_8x8_p_V_3_d0,
        buffer1_1_48_8x8_p_V_3_q0,
        buffer1_1_48_8x8_p_V_3_address1,
        buffer1_1_48_8x8_p_V_3_ce1,
        buffer1_1_48_8x8_p_V_3_we1,
        buffer1_1_48_8x8_p_V_3_d1,
        buffer1_1_48_8x8_p_V_4_address0,
        buffer1_1_48_8x8_p_V_4_ce0,
        buffer1_1_48_8x8_p_V_4_we0,
        buffer1_1_48_8x8_p_V_4_d0,
        buffer1_1_48_8x8_p_V_4_q0,
        buffer1_1_48_8x8_p_V_4_address1,
        buffer1_1_48_8x8_p_V_4_ce1,
        buffer1_1_48_8x8_p_V_4_we1,
        buffer1_1_48_8x8_p_V_4_d1,
        buffer1_1_48_8x8_p_V_5_address0,
        buffer1_1_48_8x8_p_V_5_ce0,
        buffer1_1_48_8x8_p_V_5_we0,
        buffer1_1_48_8x8_p_V_5_d0,
        buffer1_1_48_8x8_p_V_5_q0,
        buffer1_1_48_8x8_p_V_5_address1,
        buffer1_1_48_8x8_p_V_5_ce1,
        buffer1_1_48_8x8_p_V_5_we1,
        buffer1_1_48_8x8_p_V_5_d1,
        buffer1_1_48_8x8_p_V_6_address0,
        buffer1_1_48_8x8_p_V_6_ce0,
        buffer1_1_48_8x8_p_V_6_we0,
        buffer1_1_48_8x8_p_V_6_d0,
        buffer1_1_48_8x8_p_V_6_q0,
        buffer1_1_48_8x8_p_V_6_address1,
        buffer1_1_48_8x8_p_V_6_ce1,
        buffer1_1_48_8x8_p_V_6_we1,
        buffer1_1_48_8x8_p_V_6_d1,
        buffer1_1_48_8x8_p_V_7_address0,
        buffer1_1_48_8x8_p_V_7_ce0,
        buffer1_1_48_8x8_p_V_7_we0,
        buffer1_1_48_8x8_p_V_7_d0,
        buffer1_1_48_8x8_p_V_7_q0,
        buffer1_1_48_8x8_p_V_7_address1,
        buffer1_1_48_8x8_p_V_7_ce1,
        buffer1_1_48_8x8_p_V_7_we1,
        buffer1_1_48_8x8_p_V_7_d1
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_pp0_stage0 = 14'd2;
parameter    ap_ST_fsm_state5 = 14'd4;
parameter    ap_ST_fsm_state6 = 14'd8;
parameter    ap_ST_fsm_state7 = 14'd16;
parameter    ap_ST_fsm_state8 = 14'd32;
parameter    ap_ST_fsm_state9 = 14'd64;
parameter    ap_ST_fsm_state10 = 14'd128;
parameter    ap_ST_fsm_state11 = 14'd256;
parameter    ap_ST_fsm_state12 = 14'd512;
parameter    ap_ST_fsm_state13 = 14'd1024;
parameter    ap_ST_fsm_state14 = 14'd2048;
parameter    ap_ST_fsm_pp1_stage0 = 14'd4096;
parameter    ap_ST_fsm_state19 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [12:0] input_V_address0;
output   input_V_ce0;
input  [7:0] input_V_q0;
output  [8:0] weight_0_V_address0;
output   weight_0_V_ce0;
input  [7:0] weight_0_V_q0;
output  [8:0] weight_1_V_address0;
output   weight_1_V_ce0;
input  [7:0] weight_1_V_q0;
output  [8:0] weight_2_V_address0;
output   weight_2_V_ce0;
input  [7:0] weight_2_V_q0;
output  [8:0] weight_3_V_address0;
output   weight_3_V_ce0;
input  [7:0] weight_3_V_q0;
output  [8:0] weight_4_V_address0;
output   weight_4_V_ce0;
input  [7:0] weight_4_V_q0;
output  [8:0] weight_5_V_address0;
output   weight_5_V_ce0;
input  [7:0] weight_5_V_q0;
output  [8:0] weight_6_V_address0;
output   weight_6_V_ce0;
input  [7:0] weight_6_V_q0;
output  [8:0] weight_7_V_address0;
output   weight_7_V_ce0;
input  [7:0] weight_7_V_q0;
output  [5:0] bias_V_address0;
output   bias_V_ce0;
input  [7:0] bias_V_q0;
output  [9:0] buffer1_1_48_8x8_p_V_8_address0;
output   buffer1_1_48_8x8_p_V_8_ce0;
output   buffer1_1_48_8x8_p_V_8_we0;
output  [7:0] buffer1_1_48_8x8_p_V_8_d0;
input  [7:0] buffer1_1_48_8x8_p_V_8_q0;
output  [9:0] buffer1_1_48_8x8_p_V_8_address1;
output   buffer1_1_48_8x8_p_V_8_ce1;
output   buffer1_1_48_8x8_p_V_8_we1;
output  [7:0] buffer1_1_48_8x8_p_V_8_d1;
output  [9:0] buffer1_1_48_8x8_p_V_1_address0;
output   buffer1_1_48_8x8_p_V_1_ce0;
output   buffer1_1_48_8x8_p_V_1_we0;
output  [7:0] buffer1_1_48_8x8_p_V_1_d0;
input  [7:0] buffer1_1_48_8x8_p_V_1_q0;
output  [9:0] buffer1_1_48_8x8_p_V_1_address1;
output   buffer1_1_48_8x8_p_V_1_ce1;
output   buffer1_1_48_8x8_p_V_1_we1;
output  [7:0] buffer1_1_48_8x8_p_V_1_d1;
output  [9:0] buffer1_1_48_8x8_p_V_2_address0;
output   buffer1_1_48_8x8_p_V_2_ce0;
output   buffer1_1_48_8x8_p_V_2_we0;
output  [7:0] buffer1_1_48_8x8_p_V_2_d0;
input  [7:0] buffer1_1_48_8x8_p_V_2_q0;
output  [9:0] buffer1_1_48_8x8_p_V_2_address1;
output   buffer1_1_48_8x8_p_V_2_ce1;
output   buffer1_1_48_8x8_p_V_2_we1;
output  [7:0] buffer1_1_48_8x8_p_V_2_d1;
output  [9:0] buffer1_1_48_8x8_p_V_3_address0;
output   buffer1_1_48_8x8_p_V_3_ce0;
output   buffer1_1_48_8x8_p_V_3_we0;
output  [7:0] buffer1_1_48_8x8_p_V_3_d0;
input  [7:0] buffer1_1_48_8x8_p_V_3_q0;
output  [9:0] buffer1_1_48_8x8_p_V_3_address1;
output   buffer1_1_48_8x8_p_V_3_ce1;
output   buffer1_1_48_8x8_p_V_3_we1;
output  [7:0] buffer1_1_48_8x8_p_V_3_d1;
output  [9:0] buffer1_1_48_8x8_p_V_4_address0;
output   buffer1_1_48_8x8_p_V_4_ce0;
output   buffer1_1_48_8x8_p_V_4_we0;
output  [7:0] buffer1_1_48_8x8_p_V_4_d0;
input  [7:0] buffer1_1_48_8x8_p_V_4_q0;
output  [9:0] buffer1_1_48_8x8_p_V_4_address1;
output   buffer1_1_48_8x8_p_V_4_ce1;
output   buffer1_1_48_8x8_p_V_4_we1;
output  [7:0] buffer1_1_48_8x8_p_V_4_d1;
output  [9:0] buffer1_1_48_8x8_p_V_5_address0;
output   buffer1_1_48_8x8_p_V_5_ce0;
output   buffer1_1_48_8x8_p_V_5_we0;
output  [7:0] buffer1_1_48_8x8_p_V_5_d0;
input  [7:0] buffer1_1_48_8x8_p_V_5_q0;
output  [9:0] buffer1_1_48_8x8_p_V_5_address1;
output   buffer1_1_48_8x8_p_V_5_ce1;
output   buffer1_1_48_8x8_p_V_5_we1;
output  [7:0] buffer1_1_48_8x8_p_V_5_d1;
output  [9:0] buffer1_1_48_8x8_p_V_6_address0;
output   buffer1_1_48_8x8_p_V_6_ce0;
output   buffer1_1_48_8x8_p_V_6_we0;
output  [7:0] buffer1_1_48_8x8_p_V_6_d0;
input  [7:0] buffer1_1_48_8x8_p_V_6_q0;
output  [9:0] buffer1_1_48_8x8_p_V_6_address1;
output   buffer1_1_48_8x8_p_V_6_ce1;
output   buffer1_1_48_8x8_p_V_6_we1;
output  [7:0] buffer1_1_48_8x8_p_V_6_d1;
output  [9:0] buffer1_1_48_8x8_p_V_7_address0;
output   buffer1_1_48_8x8_p_V_7_ce0;
output   buffer1_1_48_8x8_p_V_7_we0;
output  [7:0] buffer1_1_48_8x8_p_V_7_d0;
input  [7:0] buffer1_1_48_8x8_p_V_7_q0;
output  [9:0] buffer1_1_48_8x8_p_V_7_address1;
output   buffer1_1_48_8x8_p_V_7_ce1;
output   buffer1_1_48_8x8_p_V_7_we1;
output  [7:0] buffer1_1_48_8x8_p_V_7_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_V_ce0;
reg weight_0_V_ce0;
reg weight_1_V_ce0;
reg weight_2_V_ce0;
reg weight_3_V_ce0;
reg weight_4_V_ce0;
reg weight_5_V_ce0;
reg weight_6_V_ce0;
reg weight_7_V_ce0;
reg bias_V_ce0;
reg[9:0] buffer1_1_48_8x8_p_V_8_address0;
reg buffer1_1_48_8x8_p_V_8_ce0;
reg buffer1_1_48_8x8_p_V_8_we0;
reg[7:0] buffer1_1_48_8x8_p_V_8_d0;
reg buffer1_1_48_8x8_p_V_8_ce1;
reg buffer1_1_48_8x8_p_V_8_we1;
reg[9:0] buffer1_1_48_8x8_p_V_1_address0;
reg buffer1_1_48_8x8_p_V_1_ce0;
reg buffer1_1_48_8x8_p_V_1_we0;
reg[7:0] buffer1_1_48_8x8_p_V_1_d0;
reg buffer1_1_48_8x8_p_V_1_ce1;
reg buffer1_1_48_8x8_p_V_1_we1;
reg[9:0] buffer1_1_48_8x8_p_V_2_address0;
reg buffer1_1_48_8x8_p_V_2_ce0;
reg buffer1_1_48_8x8_p_V_2_we0;
reg[7:0] buffer1_1_48_8x8_p_V_2_d0;
reg buffer1_1_48_8x8_p_V_2_ce1;
reg buffer1_1_48_8x8_p_V_2_we1;
reg[9:0] buffer1_1_48_8x8_p_V_3_address0;
reg buffer1_1_48_8x8_p_V_3_ce0;
reg buffer1_1_48_8x8_p_V_3_we0;
reg[7:0] buffer1_1_48_8x8_p_V_3_d0;
reg buffer1_1_48_8x8_p_V_3_ce1;
reg buffer1_1_48_8x8_p_V_3_we1;
reg[9:0] buffer1_1_48_8x8_p_V_4_address0;
reg buffer1_1_48_8x8_p_V_4_ce0;
reg buffer1_1_48_8x8_p_V_4_we0;
reg[7:0] buffer1_1_48_8x8_p_V_4_d0;
reg buffer1_1_48_8x8_p_V_4_ce1;
reg buffer1_1_48_8x8_p_V_4_we1;
reg[9:0] buffer1_1_48_8x8_p_V_5_address0;
reg buffer1_1_48_8x8_p_V_5_ce0;
reg buffer1_1_48_8x8_p_V_5_we0;
reg[7:0] buffer1_1_48_8x8_p_V_5_d0;
reg buffer1_1_48_8x8_p_V_5_ce1;
reg buffer1_1_48_8x8_p_V_5_we1;
reg[9:0] buffer1_1_48_8x8_p_V_6_address0;
reg buffer1_1_48_8x8_p_V_6_ce0;
reg buffer1_1_48_8x8_p_V_6_we0;
reg[7:0] buffer1_1_48_8x8_p_V_6_d0;
reg buffer1_1_48_8x8_p_V_6_ce1;
reg buffer1_1_48_8x8_p_V_6_we1;
reg[9:0] buffer1_1_48_8x8_p_V_7_address0;
reg buffer1_1_48_8x8_p_V_7_ce0;
reg buffer1_1_48_8x8_p_V_7_we0;
reg[7:0] buffer1_1_48_8x8_p_V_7_d0;
reg buffer1_1_48_8x8_p_V_7_ce1;
reg buffer1_1_48_8x8_p_V_7_we1;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [11:0] indvar_flatten4_reg_549;
reg   [5:0] co_reg_560;
reg   [7:0] indvar_flatten_reg_572;
reg   [3:0] h_reg_583;
reg   [3:0] w_reg_595;
reg   [11:0] indvar_flatten5_reg_652;
reg   [5:0] co4_reg_663;
reg   [7:0] indvar_flatten6_reg_675;
reg   [3:0] h5_reg_686;
reg   [3:0] w6_reg_698;
wire   [0:0] exitcond_flatten4_fu_709_p2;
reg   [0:0] exitcond_flatten4_reg_3237;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_flag00011001;
reg   [0:0] ap_reg_pp0_iter1_exitcond_flatten4_reg_3237;
wire   [11:0] indvar_flatten_next4_fu_715_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] exitcond_flatten_fu_721_p2;
reg   [0:0] exitcond_flatten_reg_3246;
wire   [0:0] exitcond5_mid_fu_739_p2;
reg   [0:0] exitcond5_mid_reg_3252;
wire   [3:0] w_mid2_fu_751_p3;
reg   [3:0] w_mid2_reg_3257;
reg   [3:0] ap_reg_pp0_iter1_w_mid2_reg_3257;
wire   [7:0] indvar_flatten_next_fu_765_p3;
wire   [5:0] tmp_mid2_v_fu_786_p3;
reg   [5:0] tmp_mid2_v_reg_3268;
reg    ap_enable_reg_pp0_iter1;
wire   [2:0] tmp_266_fu_798_p1;
reg   [2:0] tmp_266_reg_3273;
wire   [3:0] tmp_148_mid2_fu_848_p3;
reg   [3:0] tmp_148_mid2_reg_3277;
wire   [6:0] tmp_220_fu_859_p2;
reg   [6:0] tmp_220_reg_3282;
wire   [3:0] w_10_fu_865_p2;
wire   [0:0] exitcond1_fu_919_p2;
wire    ap_CS_fsm_state6;
wire   [6:0] tmp_cast2_fu_925_p1;
reg   [6:0] tmp_cast2_reg_3302;
wire   [9:0] tmp_cast_fu_929_p1;
reg   [9:0] tmp_cast_reg_3307;
wire   [10:0] tmp_142_cast1_fu_939_p1;
reg   [10:0] tmp_142_cast1_reg_3315;
wire    ap_CS_fsm_state7;
wire   [0:0] exitcond4_fu_933_p2;
wire   [13:0] tmp_142_cast_fu_943_p1;
reg   [13:0] tmp_142_cast_reg_3320;
wire   [3:0] h_2_fu_947_p2;
wire   [5:0] ci_2_fu_959_p2;
reg   [5:0] ci_2_reg_3333;
wire    ap_CS_fsm_state8;
wire   [9:0] tmp_143_cast_fu_965_p1;
reg   [9:0] tmp_143_cast_reg_3338;
wire   [0:0] exitcond7_fu_953_p2;
reg   [12:0] input_V_addr_reg_3343;
wire   [3:0] w_11_fu_1044_p2;
wire    ap_CS_fsm_state9;
wire   [0:0] exitcond8_fu_1050_p2;
wire   [10:0] tmp_245_fu_1178_p2;
reg   [10:0] tmp_245_reg_3396;
wire   [5:0] co_12_7_fu_1183_p2;
reg   [5:0] co_12_7_reg_3401;
reg   [9:0] buffer1_1_48_8x8_p_V_23_reg_3406;
wire    ap_CS_fsm_state10;
reg   [9:0] buffer1_1_48_8x8_p_V_24_reg_3411;
reg   [9:0] buffer1_1_48_8x8_p_V_25_reg_3416;
reg   [9:0] buffer1_1_48_8x8_p_V_26_reg_3421;
reg   [9:0] buffer1_1_48_8x8_p_V_27_reg_3426;
reg   [9:0] buffer1_1_48_8x8_p_V_28_reg_3431;
reg   [9:0] buffer1_1_48_8x8_p_V_29_reg_3436;
reg   [9:0] buffer1_1_48_8x8_p_V_30_reg_3441;
reg   [7:0] weight_0_V_load_reg_3446;
reg   [7:0] input_V_load_reg_3451;
reg   [7:0] weight_1_V_load_reg_3456;
reg   [7:0] weight_2_V_load_reg_3461;
reg   [7:0] weight_3_V_load_reg_3466;
reg   [7:0] weight_4_V_load_reg_3471;
reg   [7:0] weight_5_V_load_reg_3476;
reg   [7:0] weight_6_V_load_reg_3481;
reg   [7:0] weight_7_V_load_reg_3486;
wire   [15:0] p_Val2_s_fu_1206_p2;
reg   [15:0] p_Val2_s_reg_3491;
wire    ap_CS_fsm_state11;
reg   [7:0] buffer1_1_48_8x8_p_V_31_reg_3496;
reg   [0:0] tmp_280_reg_3501;
wire   [15:0] p_Val2_53_1_fu_1223_p2;
reg   [15:0] p_Val2_53_1_reg_3506;
reg   [7:0] buffer1_1_48_8x8_p_V_32_reg_3511;
reg   [0:0] tmp_285_reg_3516;
wire   [15:0] p_Val2_53_2_fu_1240_p2;
reg   [15:0] p_Val2_53_2_reg_3521;
reg   [7:0] buffer1_1_48_8x8_p_V_33_reg_3526;
reg   [0:0] tmp_290_reg_3531;
wire   [15:0] p_Val2_53_3_fu_1257_p2;
reg   [15:0] p_Val2_53_3_reg_3536;
reg   [7:0] buffer1_1_48_8x8_p_V_34_reg_3541;
reg   [0:0] tmp_295_reg_3546;
wire   [15:0] p_Val2_53_4_fu_1274_p2;
reg   [15:0] p_Val2_53_4_reg_3551;
reg   [7:0] buffer1_1_48_8x8_p_V_35_reg_3556;
reg   [0:0] tmp_300_reg_3561;
wire   [15:0] p_Val2_53_5_fu_1291_p2;
reg   [15:0] p_Val2_53_5_reg_3566;
reg   [7:0] buffer1_1_48_8x8_p_V_36_reg_3571;
reg   [0:0] tmp_305_reg_3576;
wire   [15:0] p_Val2_53_6_fu_1308_p2;
reg   [15:0] p_Val2_53_6_reg_3581;
reg   [7:0] buffer1_1_48_8x8_p_V_37_reg_3586;
reg   [0:0] tmp_310_reg_3591;
wire   [15:0] p_Val2_53_7_fu_1325_p2;
reg   [15:0] p_Val2_53_7_reg_3596;
reg   [7:0] buffer1_1_48_8x8_p_V_38_reg_3601;
reg   [0:0] tmp_315_reg_3606;
wire   [15:0] p_Val2_4_fu_1350_p2;
reg   [15:0] p_Val2_4_reg_3611;
wire    ap_CS_fsm_state12;
reg   [0:0] tmp_279_reg_3616;
wire   [7:0] p_Val2_6_fu_1384_p2;
reg   [7:0] p_Val2_6_reg_3623;
wire   [0:0] tmp_282_fu_1390_p3;
reg   [0:0] tmp_282_reg_3629;
wire   [0:0] carry_8_fu_1404_p2;
reg   [0:0] carry_8_reg_3635;
reg   [1:0] tmp_147_reg_3642;
wire   [15:0] p_Val2_54_1_fu_1431_p2;
reg   [15:0] p_Val2_54_1_reg_3648;
reg   [0:0] tmp_284_reg_3653;
wire   [7:0] p_Val2_56_1_fu_1465_p2;
reg   [7:0] p_Val2_56_1_reg_3660;
wire   [0:0] tmp_287_fu_1471_p3;
reg   [0:0] tmp_287_reg_3666;
wire   [0:0] carry_8_1_fu_1485_p2;
reg   [0:0] carry_8_1_reg_3672;
reg   [1:0] tmp_150_reg_3679;
wire   [15:0] p_Val2_54_2_fu_1512_p2;
reg   [15:0] p_Val2_54_2_reg_3685;
reg   [0:0] tmp_289_reg_3690;
wire   [7:0] p_Val2_56_2_fu_1546_p2;
reg   [7:0] p_Val2_56_2_reg_3697;
wire   [0:0] tmp_292_fu_1552_p3;
reg   [0:0] tmp_292_reg_3703;
wire   [0:0] carry_8_2_fu_1566_p2;
reg   [0:0] carry_8_2_reg_3709;
reg   [1:0] tmp_151_reg_3716;
wire   [15:0] p_Val2_54_3_fu_1593_p2;
reg   [15:0] p_Val2_54_3_reg_3722;
reg   [0:0] tmp_294_reg_3727;
wire   [7:0] p_Val2_56_3_fu_1627_p2;
reg   [7:0] p_Val2_56_3_reg_3734;
wire   [0:0] tmp_297_fu_1633_p3;
reg   [0:0] tmp_297_reg_3740;
wire   [0:0] carry_8_3_fu_1647_p2;
reg   [0:0] carry_8_3_reg_3746;
reg   [1:0] tmp_152_reg_3753;
wire   [15:0] p_Val2_54_4_fu_1674_p2;
reg   [15:0] p_Val2_54_4_reg_3759;
reg   [0:0] tmp_299_reg_3764;
wire   [7:0] p_Val2_56_4_fu_1708_p2;
reg   [7:0] p_Val2_56_4_reg_3771;
wire   [0:0] tmp_302_fu_1714_p3;
reg   [0:0] tmp_302_reg_3777;
wire   [0:0] carry_8_4_fu_1728_p2;
reg   [0:0] carry_8_4_reg_3783;
reg   [1:0] tmp_153_reg_3790;
wire   [15:0] p_Val2_54_5_fu_1755_p2;
reg   [15:0] p_Val2_54_5_reg_3796;
reg   [0:0] tmp_304_reg_3801;
wire   [7:0] p_Val2_56_5_fu_1789_p2;
reg   [7:0] p_Val2_56_5_reg_3808;
wire   [0:0] tmp_307_fu_1795_p3;
reg   [0:0] tmp_307_reg_3814;
wire   [0:0] carry_8_5_fu_1809_p2;
reg   [0:0] carry_8_5_reg_3820;
reg   [1:0] tmp_154_reg_3827;
wire   [15:0] p_Val2_54_6_fu_1836_p2;
reg   [15:0] p_Val2_54_6_reg_3833;
reg   [0:0] tmp_309_reg_3838;
wire   [7:0] p_Val2_56_6_fu_1870_p2;
reg   [7:0] p_Val2_56_6_reg_3845;
wire   [0:0] tmp_312_fu_1876_p3;
reg   [0:0] tmp_312_reg_3851;
wire   [0:0] carry_8_6_fu_1890_p2;
reg   [0:0] carry_8_6_reg_3857;
reg   [1:0] tmp_155_reg_3864;
wire   [15:0] p_Val2_54_7_fu_1917_p2;
reg   [15:0] p_Val2_54_7_reg_3870;
reg   [0:0] tmp_314_reg_3875;
wire   [7:0] p_Val2_56_7_fu_1951_p2;
reg   [7:0] p_Val2_56_7_reg_3882;
wire   [0:0] tmp_317_fu_1957_p3;
reg   [0:0] tmp_317_reg_3888;
wire   [0:0] carry_8_7_fu_1971_p2;
reg   [0:0] carry_8_7_reg_3894;
reg   [1:0] tmp_156_reg_3901;
wire   [0:0] p_38_i_i_fu_2029_p2;
reg   [0:0] p_38_i_i_reg_3907;
wire    ap_CS_fsm_state13;
wire   [0:0] tmp_149_fu_2045_p2;
reg   [0:0] tmp_149_reg_3912;
wire   [0:0] brmerge40_demorgan_i_fu_2056_p2;
reg   [0:0] brmerge40_demorgan_i_reg_3917;
wire   [0:0] underflow_fu_2073_p2;
reg   [0:0] underflow_reg_3922;
wire   [0:0] brmerge_i_i_i_fu_2078_p2;
reg   [0:0] brmerge_i_i_i_reg_3927;
wire   [0:0] p_38_i_i_1_fu_2126_p2;
reg   [0:0] p_38_i_i_1_reg_3932;
wire   [0:0] tmp_234_1_fu_2142_p2;
reg   [0:0] tmp_234_1_reg_3937;
wire   [0:0] brmerge40_demorgan_i_8_fu_2153_p2;
reg   [0:0] brmerge40_demorgan_i_8_reg_3942;
wire   [0:0] underflow_1_fu_2170_p2;
reg   [0:0] underflow_1_reg_3947;
wire   [0:0] brmerge_i_i_i_1_fu_2175_p2;
reg   [0:0] brmerge_i_i_i_1_reg_3952;
wire   [0:0] p_38_i_i_2_fu_2223_p2;
reg   [0:0] p_38_i_i_2_reg_3957;
wire   [0:0] tmp_234_2_fu_2239_p2;
reg   [0:0] tmp_234_2_reg_3962;
wire   [0:0] brmerge40_demorgan_i_9_fu_2250_p2;
reg   [0:0] brmerge40_demorgan_i_9_reg_3967;
wire   [0:0] underflow_2_fu_2267_p2;
reg   [0:0] underflow_2_reg_3972;
wire   [0:0] brmerge_i_i_i_2_fu_2272_p2;
reg   [0:0] brmerge_i_i_i_2_reg_3977;
wire   [0:0] p_38_i_i_3_fu_2320_p2;
reg   [0:0] p_38_i_i_3_reg_3982;
wire   [0:0] tmp_234_3_fu_2336_p2;
reg   [0:0] tmp_234_3_reg_3987;
wire   [0:0] brmerge40_demorgan_i_5_fu_2347_p2;
reg   [0:0] brmerge40_demorgan_i_5_reg_3992;
wire   [0:0] underflow_3_fu_2364_p2;
reg   [0:0] underflow_3_reg_3997;
wire   [0:0] brmerge_i_i_i_3_fu_2369_p2;
reg   [0:0] brmerge_i_i_i_3_reg_4002;
wire   [0:0] p_38_i_i_4_fu_2417_p2;
reg   [0:0] p_38_i_i_4_reg_4007;
wire   [0:0] tmp_234_4_fu_2433_p2;
reg   [0:0] tmp_234_4_reg_4012;
wire   [0:0] brmerge40_demorgan_i_1_fu_2444_p2;
reg   [0:0] brmerge40_demorgan_i_1_reg_4017;
wire   [0:0] underflow_4_fu_2461_p2;
reg   [0:0] underflow_4_reg_4022;
wire   [0:0] brmerge_i_i_i_4_fu_2466_p2;
reg   [0:0] brmerge_i_i_i_4_reg_4027;
wire   [0:0] p_38_i_i_5_fu_2514_p2;
reg   [0:0] p_38_i_i_5_reg_4032;
wire   [0:0] tmp_234_5_fu_2530_p2;
reg   [0:0] tmp_234_5_reg_4037;
wire   [0:0] brmerge40_demorgan_i_2_fu_2541_p2;
reg   [0:0] brmerge40_demorgan_i_2_reg_4042;
wire   [0:0] underflow_5_fu_2558_p2;
reg   [0:0] underflow_5_reg_4047;
wire   [0:0] brmerge_i_i_i_5_fu_2563_p2;
reg   [0:0] brmerge_i_i_i_5_reg_4052;
wire   [0:0] p_38_i_i_6_fu_2611_p2;
reg   [0:0] p_38_i_i_6_reg_4057;
wire   [0:0] tmp_234_6_fu_2627_p2;
reg   [0:0] tmp_234_6_reg_4062;
wire   [0:0] brmerge40_demorgan_i_3_fu_2638_p2;
reg   [0:0] brmerge40_demorgan_i_3_reg_4067;
wire   [0:0] underflow_6_fu_2655_p2;
reg   [0:0] underflow_6_reg_4072;
wire   [0:0] brmerge_i_i_i_6_fu_2660_p2;
reg   [0:0] brmerge_i_i_i_6_reg_4077;
wire   [0:0] p_38_i_i_7_fu_2708_p2;
reg   [0:0] p_38_i_i_7_reg_4082;
wire   [0:0] tmp_234_7_fu_2724_p2;
reg   [0:0] tmp_234_7_reg_4087;
wire   [0:0] brmerge40_demorgan_i_4_fu_2735_p2;
reg   [0:0] brmerge40_demorgan_i_4_reg_4092;
wire   [0:0] underflow_7_fu_2752_p2;
reg   [0:0] underflow_7_reg_4097;
wire   [0:0] brmerge_i_i_i_7_fu_2757_p2;
reg   [0:0] brmerge_i_i_i_7_reg_4102;
wire   [0:0] exitcond_flatten6_fu_3003_p2;
reg   [0:0] exitcond_flatten6_reg_4107;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state15_pp1_stage0_iter0;
wire    ap_block_state16_pp1_stage0_iter1;
wire    ap_block_state17_pp1_stage0_iter2;
wire    ap_block_state18_pp1_stage0_iter3;
wire    ap_block_pp1_stage0_flag00011001;
reg   [0:0] ap_reg_pp1_iter1_exitcond_flatten6_reg_4107;
wire   [11:0] indvar_flatten_next6_fu_3009_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] exitcond_flatten3_fu_3015_p2;
reg   [0:0] exitcond_flatten3_reg_4116;
wire   [0:0] exitcond_mid_fu_3033_p2;
reg   [0:0] exitcond_mid_reg_4122;
wire   [3:0] w6_mid2_fu_3045_p3;
reg   [3:0] w6_mid2_reg_4127;
reg   [3:0] ap_reg_pp1_iter1_w6_mid2_reg_4127;
wire   [7:0] indvar_flatten_next5_fu_3059_p3;
wire   [5:0] arrayNo_mid2_v_fu_3080_p3;
reg   [5:0] arrayNo_mid2_v_reg_4138;
reg    ap_enable_reg_pp1_iter1;
wire   [2:0] tmp_271_fu_3087_p1;
reg   [2:0] tmp_271_reg_4143;
reg   [2:0] ap_reg_pp1_iter2_tmp_271_reg_4143;
wire   [3:0] tmp_151_mid2_fu_3137_p3;
reg   [3:0] tmp_151_mid2_reg_4148;
wire   [6:0] tmp_227_fu_3148_p2;
reg   [6:0] tmp_227_reg_4153;
wire   [3:0] w_12_fu_3154_p2;
reg   [9:0] buffer1_1_48_8x8_p_V_39_reg_4164;
reg   [9:0] buffer1_1_48_8x8_p_V_40_reg_4170;
reg   [9:0] buffer1_1_48_8x8_p_V_41_reg_4176;
reg   [9:0] buffer1_1_48_8x8_p_V_42_reg_4182;
reg   [9:0] buffer1_1_48_8x8_p_V_43_reg_4188;
reg   [9:0] buffer1_1_48_8x8_p_V_44_reg_4194;
reg   [9:0] buffer1_1_48_8x8_p_V_45_reg_4200;
reg   [9:0] buffer1_1_48_8x8_p_V_46_reg_4206;
wire    ap_block_pp0_stage0_flag00011011;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp1_stage0_flag00011011;
reg    ap_condition_pp1_exit_iter0_state15;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg   [5:0] co_phi_fu_564_p4;
wire    ap_block_pp0_stage0_flag00000000;
reg   [3:0] h_phi_fu_587_p4;
reg   [3:0] w_phi_fu_599_p4;
reg   [3:0] h1_reg_606;
wire    ap_CS_fsm_state5;
reg   [3:0] w2_reg_618;
reg   [5:0] ci_reg_630;
reg   [5:0] co3_reg_641;
wire    ap_CS_fsm_state14;
reg   [5:0] co4_phi_fu_667_p4;
wire    ap_block_pp1_stage0_flag00000000;
reg   [3:0] h5_phi_fu_690_p4;
reg   [3:0] w6_phi_fu_702_p4;
wire   [63:0] tmp_mid2_fu_793_p1;
wire   [63:0] tmp_240_cast_fu_907_p1;
wire   [63:0] tmp_257_cast_fu_1039_p1;
wire  signed [63:0] tmp_261_cast_fu_1101_p1;
wire   [63:0] tmp_269_cast_fu_1189_p1;
wire   [63:0] tmp_249_cast_fu_3196_p1;
wire   [7:0] this_assign_1_6_fu_2964_p3;
wire   [0:0] tmp_274_fu_3229_p3;
wire   [7:0] this_assign_1_5_fu_2934_p3;
wire   [7:0] this_assign_1_4_fu_2904_p3;
wire   [7:0] this_assign_1_3_fu_2874_p3;
wire   [7:0] this_assign_1_2_fu_2844_p3;
wire   [7:0] this_assign_1_1_fu_2814_p3;
wire   [7:0] this_assign_1_fu_2784_p3;
wire   [7:0] this_assign_1_7_fu_2994_p3;
wire   [0:0] exitcond_fu_733_p2;
wire   [0:0] not_exitcond_flatten_fu_727_p2;
wire   [0:0] tmp_219_fu_745_p2;
wire   [7:0] indvar_flatten_op_fu_759_p2;
wire   [5:0] co_9_fu_773_p2;
wire   [2:0] newIndex6_mid2_v_fu_802_p4;
wire   [5:0] tmp_fu_812_p3;
wire   [3:0] tmp_s_fu_824_p3;
wire   [6:0] p_shl3_cast_fu_832_p1;
wire   [6:0] p_shl2_cast_fu_820_p1;
wire   [3:0] h_mid_fu_779_p3;
wire   [3:0] h_11_fu_842_p2;
wire   [6:0] tmp_218_fu_836_p2;
wire   [6:0] tmp_148_mid2_cast_fu_855_p1;
wire   [9:0] tmp_267_fu_870_p3;
wire   [7:0] tmp_270_fu_881_p3;
wire   [10:0] p_shl1_cast_fu_888_p1;
wire   [10:0] p_shl_cast_fu_877_p1;
wire   [10:0] tmp_221_fu_892_p2;
wire   [10:0] tmp_137_cast_fu_898_p1;
wire   [10:0] tmp_222_fu_901_p2;
wire   [8:0] tmp_230_fu_969_p3;
wire   [6:0] tmp_231_fu_981_p3;
wire   [9:0] p_shl6_cast_fu_977_p1;
wire   [9:0] p_shl7_cast_fu_989_p1;
wire   [9:0] tmp_232_fu_993_p2;
wire   [9:0] tmp_233_fu_999_p2;
wire   [12:0] tmp_275_fu_1004_p3;
wire   [10:0] tmp_276_fu_1016_p3;
wire   [13:0] p_shl4_cast_fu_1012_p1;
wire   [13:0] p_shl5_cast_fu_1024_p1;
wire   [13:0] tmp_234_fu_1028_p2;
wire   [13:0] tmp_235_fu_1034_p2;
wire   [2:0] newIndex9_fu_1056_p4;
wire   [8:0] tmp_236_fu_1066_p3;
wire   [6:0] tmp_237_fu_1078_p3;
wire   [9:0] p_shl12_cast_fu_1074_p1;
wire   [9:0] p_shl13_cast_fu_1086_p1;
wire   [9:0] tmp_238_fu_1090_p2;
wire   [9:0] tmp_239_fu_1096_p2;
wire   [5:0] tmp_240_fu_1113_p3;
wire   [3:0] tmp_241_fu_1125_p3;
wire   [6:0] p_shl10_cast_fu_1121_p1;
wire   [6:0] p_shl11_cast_fu_1133_p1;
wire   [6:0] tmp_242_fu_1137_p2;
wire   [6:0] tmp_243_fu_1143_p2;
wire   [9:0] tmp_277_fu_1148_p3;
wire   [7:0] tmp_278_fu_1160_p3;
wire   [10:0] p_shl8_cast_fu_1156_p1;
wire   [10:0] p_shl9_cast_fu_1168_p1;
wire   [10:0] tmp_244_fu_1172_p2;
wire  signed [7:0] p_Val2_s_fu_1206_p0;
wire  signed [7:0] p_Val2_s_fu_1206_p1;
wire  signed [15:0] OP2_V_fu_1203_p1;
wire  signed [7:0] p_Val2_53_1_fu_1223_p0;
wire  signed [7:0] p_Val2_53_1_fu_1223_p1;
wire  signed [7:0] p_Val2_53_2_fu_1240_p0;
wire  signed [7:0] p_Val2_53_2_fu_1240_p1;
wire  signed [7:0] p_Val2_53_3_fu_1257_p0;
wire  signed [7:0] p_Val2_53_3_fu_1257_p1;
wire  signed [7:0] p_Val2_53_4_fu_1274_p0;
wire  signed [7:0] p_Val2_53_4_fu_1274_p1;
wire  signed [7:0] p_Val2_53_5_fu_1291_p0;
wire  signed [7:0] p_Val2_53_5_fu_1291_p1;
wire  signed [7:0] p_Val2_53_6_fu_1308_p0;
wire  signed [7:0] p_Val2_53_6_fu_1308_p1;
wire  signed [7:0] p_Val2_53_7_fu_1325_p0;
wire  signed [7:0] p_Val2_53_7_fu_1325_p1;
wire   [13:0] tmp_144_fu_1339_p3;
wire  signed [15:0] tmp_185_cast_fu_1346_p1;
wire   [7:0] p_Val2_5_fu_1363_p4;
wire   [7:0] tmp_145_fu_1373_p1;
wire   [0:0] tmp_281_fu_1376_p3;
wire   [0:0] tmp_146_fu_1398_p2;
wire   [13:0] tmp_221_1_fu_1420_p3;
wire  signed [15:0] tmp_221_1_cast_fu_1427_p1;
wire   [7:0] p_Val2_55_1_fu_1444_p4;
wire   [7:0] tmp_225_1_fu_1454_p1;
wire   [0:0] tmp_286_fu_1457_p3;
wire   [0:0] tmp_229_1_fu_1479_p2;
wire   [13:0] tmp_221_2_fu_1501_p3;
wire  signed [15:0] tmp_221_2_cast_fu_1508_p1;
wire   [7:0] p_Val2_55_2_fu_1525_p4;
wire   [7:0] tmp_225_2_fu_1535_p1;
wire   [0:0] tmp_291_fu_1538_p3;
wire   [0:0] tmp_229_2_fu_1560_p2;
wire   [13:0] tmp_221_3_fu_1582_p3;
wire  signed [15:0] tmp_221_3_cast_fu_1589_p1;
wire   [7:0] p_Val2_55_3_fu_1606_p4;
wire   [7:0] tmp_225_3_fu_1616_p1;
wire   [0:0] tmp_296_fu_1619_p3;
wire   [0:0] tmp_229_3_fu_1641_p2;
wire   [13:0] tmp_221_4_fu_1663_p3;
wire  signed [15:0] tmp_221_4_cast_fu_1670_p1;
wire   [7:0] p_Val2_55_4_fu_1687_p4;
wire   [7:0] tmp_225_4_fu_1697_p1;
wire   [0:0] tmp_301_fu_1700_p3;
wire   [0:0] tmp_229_4_fu_1722_p2;
wire   [13:0] tmp_221_5_fu_1744_p3;
wire  signed [15:0] tmp_221_5_cast_fu_1751_p1;
wire   [7:0] p_Val2_55_5_fu_1768_p4;
wire   [7:0] tmp_225_5_fu_1778_p1;
wire   [0:0] tmp_306_fu_1781_p3;
wire   [0:0] tmp_229_5_fu_1803_p2;
wire   [13:0] tmp_221_6_fu_1825_p3;
wire  signed [15:0] tmp_221_6_cast_fu_1832_p1;
wire   [7:0] p_Val2_55_6_fu_1849_p4;
wire   [7:0] tmp_225_6_fu_1859_p1;
wire   [0:0] tmp_311_fu_1862_p3;
wire   [0:0] tmp_229_6_fu_1884_p2;
wire   [13:0] tmp_221_7_fu_1906_p3;
wire  signed [15:0] tmp_221_7_cast_fu_1913_p1;
wire   [7:0] p_Val2_55_7_fu_1930_p4;
wire   [7:0] tmp_225_7_fu_1940_p1;
wire   [0:0] tmp_316_fu_1943_p3;
wire   [0:0] tmp_229_7_fu_1965_p2;
wire   [0:0] Range1_all_ones_fu_1994_p2;
wire   [0:0] Range1_all_zeros_fu_1999_p2;
wire   [0:0] tmp_283_fu_1987_p3;
wire   [0:0] tmp_148_fu_2011_p2;
wire   [0:0] p_41_i_i_fu_2017_p2;
wire   [0:0] deleted_zeros_fu_2004_p3;
wire   [0:0] p_not_i_i_fu_2034_p2;
wire   [0:0] brmerge_i_i_fu_2040_p2;
wire   [0:0] deleted_ones_fu_2022_p3;
wire   [0:0] tmp1_demorgan_fu_2061_p2;
wire   [0:0] tmp1_fu_2067_p2;
wire   [0:0] overflow_fu_2050_p2;
wire   [0:0] Range1_all_ones_1_fu_2091_p2;
wire   [0:0] Range1_all_zeros_1_fu_2096_p2;
wire   [0:0] tmp_288_fu_2084_p3;
wire   [0:0] tmp_232_1_fu_2108_p2;
wire   [0:0] p_41_i_i_1_fu_2114_p2;
wire   [0:0] deleted_zeros_1_fu_2101_p3;
wire   [0:0] p_not_i_i_1_fu_2131_p2;
wire   [0:0] brmerge_i_i_1_fu_2137_p2;
wire   [0:0] deleted_ones_1_fu_2119_p3;
wire   [0:0] tmp3_demorgan_fu_2158_p2;
wire   [0:0] tmp3_fu_2164_p2;
wire   [0:0] overflow_1_fu_2147_p2;
wire   [0:0] Range1_all_ones_2_fu_2188_p2;
wire   [0:0] Range1_all_zeros_2_fu_2193_p2;
wire   [0:0] tmp_293_fu_2181_p3;
wire   [0:0] tmp_232_2_fu_2205_p2;
wire   [0:0] p_41_i_i_2_fu_2211_p2;
wire   [0:0] deleted_zeros_2_fu_2198_p3;
wire   [0:0] p_not_i_i_2_fu_2228_p2;
wire   [0:0] brmerge_i_i_2_fu_2234_p2;
wire   [0:0] deleted_ones_2_fu_2216_p3;
wire   [0:0] tmp5_demorgan_fu_2255_p2;
wire   [0:0] tmp5_fu_2261_p2;
wire   [0:0] overflow_2_fu_2244_p2;
wire   [0:0] Range1_all_ones_3_fu_2285_p2;
wire   [0:0] Range1_all_zeros_3_fu_2290_p2;
wire   [0:0] tmp_298_fu_2278_p3;
wire   [0:0] tmp_232_3_fu_2302_p2;
wire   [0:0] p_41_i_i_3_fu_2308_p2;
wire   [0:0] deleted_zeros_3_fu_2295_p3;
wire   [0:0] p_not_i_i_3_fu_2325_p2;
wire   [0:0] brmerge_i_i_3_fu_2331_p2;
wire   [0:0] deleted_ones_3_fu_2313_p3;
wire   [0:0] tmp7_demorgan_fu_2352_p2;
wire   [0:0] tmp7_fu_2358_p2;
wire   [0:0] overflow_3_fu_2341_p2;
wire   [0:0] Range1_all_ones_4_fu_2382_p2;
wire   [0:0] Range1_all_zeros_4_fu_2387_p2;
wire   [0:0] tmp_303_fu_2375_p3;
wire   [0:0] tmp_232_4_fu_2399_p2;
wire   [0:0] p_41_i_i_4_fu_2405_p2;
wire   [0:0] deleted_zeros_4_fu_2392_p3;
wire   [0:0] p_not_i_i_4_fu_2422_p2;
wire   [0:0] brmerge_i_i_4_fu_2428_p2;
wire   [0:0] deleted_ones_4_fu_2410_p3;
wire   [0:0] tmp9_demorgan_fu_2449_p2;
wire   [0:0] tmp9_fu_2455_p2;
wire   [0:0] overflow_4_fu_2438_p2;
wire   [0:0] Range1_all_ones_5_fu_2479_p2;
wire   [0:0] Range1_all_zeros_5_fu_2484_p2;
wire   [0:0] tmp_308_fu_2472_p3;
wire   [0:0] tmp_232_5_fu_2496_p2;
wire   [0:0] p_41_i_i_5_fu_2502_p2;
wire   [0:0] deleted_zeros_5_fu_2489_p3;
wire   [0:0] p_not_i_i_5_fu_2519_p2;
wire   [0:0] brmerge_i_i_5_fu_2525_p2;
wire   [0:0] deleted_ones_5_fu_2507_p3;
wire   [0:0] tmp11_demorgan_fu_2546_p2;
wire   [0:0] tmp11_fu_2552_p2;
wire   [0:0] overflow_5_fu_2535_p2;
wire   [0:0] Range1_all_ones_6_fu_2576_p2;
wire   [0:0] Range1_all_zeros_6_fu_2581_p2;
wire   [0:0] tmp_313_fu_2569_p3;
wire   [0:0] tmp_232_6_fu_2593_p2;
wire   [0:0] p_41_i_i_6_fu_2599_p2;
wire   [0:0] deleted_zeros_6_fu_2586_p3;
wire   [0:0] p_not_i_i_6_fu_2616_p2;
wire   [0:0] brmerge_i_i_6_fu_2622_p2;
wire   [0:0] deleted_ones_6_fu_2604_p3;
wire   [0:0] tmp13_demorgan_fu_2643_p2;
wire   [0:0] tmp13_fu_2649_p2;
wire   [0:0] overflow_6_fu_2632_p2;
wire   [0:0] Range1_all_ones_7_fu_2673_p2;
wire   [0:0] Range1_all_zeros_7_fu_2678_p2;
wire   [0:0] tmp_318_fu_2666_p3;
wire   [0:0] tmp_232_7_fu_2690_p2;
wire   [0:0] p_41_i_i_7_fu_2696_p2;
wire   [0:0] deleted_zeros_7_fu_2683_p3;
wire   [0:0] p_not_i_i_7_fu_2713_p2;
wire   [0:0] brmerge_i_i_7_fu_2719_p2;
wire   [0:0] deleted_ones_7_fu_2701_p3;
wire   [0:0] tmp15_demorgan_fu_2740_p2;
wire   [0:0] tmp15_fu_2746_p2;
wire   [0:0] overflow_7_fu_2729_p2;
wire   [0:0] tmp2_fu_2763_p2;
wire   [0:0] underflow_not_fu_2767_p2;
wire   [7:0] p_Val2_56_mux_fu_2772_p3;
wire   [7:0] p_Val2_s_82_fu_2778_p3;
wire   [0:0] tmp4_fu_2793_p2;
wire   [0:0] underflow_not_1_fu_2797_p2;
wire   [7:0] p_Val2_56_mux_1_fu_2802_p3;
wire   [7:0] p_Val2_56_1_83_fu_2808_p3;
wire   [0:0] tmp6_fu_2823_p2;
wire   [0:0] underflow_not_2_fu_2827_p2;
wire   [7:0] p_Val2_56_mux_2_fu_2832_p3;
wire   [7:0] p_Val2_56_2_84_fu_2838_p3;
wire   [0:0] tmp8_fu_2853_p2;
wire   [0:0] underflow_not_3_fu_2857_p2;
wire   [7:0] p_Val2_56_mux_3_fu_2862_p3;
wire   [7:0] p_Val2_56_3_85_fu_2868_p3;
wire   [0:0] tmp10_fu_2883_p2;
wire   [0:0] underflow_not_4_fu_2887_p2;
wire   [7:0] p_Val2_56_mux_4_fu_2892_p3;
wire   [7:0] p_Val2_56_4_86_fu_2898_p3;
wire   [0:0] tmp12_fu_2913_p2;
wire   [0:0] underflow_not_5_fu_2917_p2;
wire   [7:0] p_Val2_56_mux_5_fu_2922_p3;
wire   [7:0] p_Val2_56_5_87_fu_2928_p3;
wire   [0:0] tmp14_fu_2943_p2;
wire   [0:0] underflow_not_6_fu_2947_p2;
wire   [7:0] p_Val2_56_mux_6_fu_2952_p3;
wire   [7:0] p_Val2_56_6_88_fu_2958_p3;
wire   [0:0] tmp16_fu_2973_p2;
wire   [0:0] underflow_not_7_fu_2977_p2;
wire   [7:0] p_Val2_56_mux_7_fu_2982_p3;
wire   [7:0] p_Val2_56_7_89_fu_2988_p3;
wire   [0:0] exitcond3_fu_3027_p2;
wire   [0:0] not_exitcond_flatten_4_fu_3021_p2;
wire   [0:0] tmp_226_fu_3039_p2;
wire   [7:0] indvar_flatten21_op_fu_3053_p2;
wire   [5:0] co_11_fu_3067_p2;
wire   [2:0] newIndex8_mid2_v_fu_3091_p4;
wire   [5:0] tmp_223_fu_3101_p3;
wire   [3:0] tmp_224_fu_3113_p3;
wire   [6:0] p_shl17_cast_fu_3121_p1;
wire   [6:0] p_shl16_cast_fu_3109_p1;
wire   [3:0] h5_mid_fu_3073_p3;
wire   [3:0] h_1_fu_3131_p2;
wire   [6:0] tmp_225_fu_3125_p2;
wire   [6:0] tmp_151_mid2_cast_fu_3144_p1;
wire   [9:0] tmp_272_fu_3159_p3;
wire   [7:0] tmp_273_fu_3170_p3;
wire   [10:0] p_shl15_cast_fu_3177_p1;
wire   [10:0] p_shl14_cast_fu_3166_p1;
wire   [10:0] tmp_228_fu_3181_p2;
wire   [10:0] tmp_139_cast_fu_3187_p1;
wire   [10:0] tmp_229_fu_3190_p2;
wire   [7:0] tmp_140_fu_3208_p10;
wire    ap_CS_fsm_state19;
reg   [13:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
end

ShuffleNetV2_mux_jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
ShuffleNetV2_mux_jbC_x_U148(
    .din1(buffer1_1_48_8x8_p_V_8_q0),
    .din2(buffer1_1_48_8x8_p_V_1_q0),
    .din3(buffer1_1_48_8x8_p_V_2_q0),
    .din4(buffer1_1_48_8x8_p_V_3_q0),
    .din5(buffer1_1_48_8x8_p_V_4_q0),
    .din6(buffer1_1_48_8x8_p_V_5_q0),
    .din7(buffer1_1_48_8x8_p_V_6_q0),
    .din8(buffer1_1_48_8x8_p_V_7_q0),
    .din9(ap_reg_pp1_iter2_tmp_271_reg_4143),
    .dout(tmp_140_fu_3208_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state2 ^ 1'b1);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011011 == 1'b0) & (1'b1 == ap_condition_pp1_exit_iter0_state15))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state6) & (exitcond1_fu_919_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp1_stage0_flag00011011 == 1'b0)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state15)) begin
                ap_enable_reg_pp1_iter1 <= (ap_condition_pp1_exit_iter0_state15 ^ 1'b1);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp1_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((ap_block_pp1_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end else if (((1'b1 == ap_CS_fsm_state6) & (exitcond1_fu_919_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'd1 == exitcond8_fu_1050_p2))) begin
        ci_reg_630 <= ci_2_reg_3333;
    end else if (((1'b1 == ap_CS_fsm_state7) & (1'd0 == exitcond4_fu_933_p2))) begin
        ci_reg_630 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (1'd0 == exitcond7_fu_953_p2))) begin
        co3_reg_641 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        co3_reg_641 <= co_12_7_reg_3401;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond1_fu_919_p2 == 1'd1))) begin
        co4_reg_663 <= 6'd0;
    end else if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp1_iter1_exitcond_flatten6_reg_4107) & (1'b1 == ap_enable_reg_pp1_iter2))) begin
        co4_reg_663 <= arrayNo_mid2_v_reg_4138;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_exitcond_flatten4_reg_3237 == 1'd0))) begin
        co_reg_560 <= tmp_mid2_v_reg_3268;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        co_reg_560 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        h1_reg_606 <= 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state7) & (exitcond4_fu_933_p2 == 1'd1))) begin
        h1_reg_606 <= h_2_fu_947_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond1_fu_919_p2 == 1'd1))) begin
        h5_reg_686 <= 4'd1;
    end else if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp1_iter1_exitcond_flatten6_reg_4107) & (1'b1 == ap_enable_reg_pp1_iter2))) begin
        h5_reg_686 <= tmp_151_mid2_reg_4148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_exitcond_flatten4_reg_3237 == 1'd0))) begin
        h_reg_583 <= tmp_148_mid2_reg_3277;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        h_reg_583 <= 4'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten4_fu_709_p2 == 1'd0))) begin
        indvar_flatten4_reg_549 <= indvar_flatten_next4_fu_715_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten4_reg_549 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond1_fu_919_p2 == 1'd1))) begin
        indvar_flatten5_reg_652 <= 12'd0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd0 == exitcond_flatten6_fu_3003_p2))) begin
        indvar_flatten5_reg_652 <= indvar_flatten_next6_fu_3009_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond1_fu_919_p2 == 1'd1))) begin
        indvar_flatten6_reg_675 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd0 == exitcond_flatten6_fu_3003_p2))) begin
        indvar_flatten6_reg_675 <= indvar_flatten_next5_fu_3059_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten4_fu_709_p2 == 1'd0))) begin
        indvar_flatten_reg_572 <= indvar_flatten_next_fu_765_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_572 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd0 == exitcond1_fu_919_p2))) begin
        w2_reg_618 <= 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'd1 == exitcond7_fu_953_p2))) begin
        w2_reg_618 <= w_11_fu_1044_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond1_fu_919_p2 == 1'd1))) begin
        w6_reg_698 <= 4'd1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == exitcond_flatten6_reg_4107))) begin
        w6_reg_698 <= w_12_fu_3154_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond_flatten4_reg_3237 == 1'd0))) begin
        w_reg_595 <= w_10_fu_865_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        w_reg_595 <= 4'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        ap_reg_pp0_iter1_exitcond_flatten4_reg_3237 <= exitcond_flatten4_reg_3237;
        ap_reg_pp0_iter1_w_mid2_reg_3257 <= w_mid2_reg_3257;
        exitcond_flatten4_reg_3237 <= exitcond_flatten4_fu_709_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0))) begin
        ap_reg_pp1_iter1_exitcond_flatten6_reg_4107 <= exitcond_flatten6_reg_4107;
        ap_reg_pp1_iter1_w6_mid2_reg_4127 <= w6_mid2_reg_4127;
        exitcond_flatten6_reg_4107 <= exitcond_flatten6_fu_3003_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_block_pp1_stage0_flag00011001 == 1'b0)) begin
        ap_reg_pp1_iter2_tmp_271_reg_4143 <= tmp_271_reg_4143;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == exitcond_flatten6_reg_4107))) begin
        arrayNo_mid2_v_reg_4138 <= arrayNo_mid2_v_fu_3080_p3;
        tmp_151_mid2_reg_4148 <= tmp_151_mid2_fu_3137_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        brmerge40_demorgan_i_1_reg_4017 <= brmerge40_demorgan_i_1_fu_2444_p2;
        brmerge40_demorgan_i_2_reg_4042 <= brmerge40_demorgan_i_2_fu_2541_p2;
        brmerge40_demorgan_i_3_reg_4067 <= brmerge40_demorgan_i_3_fu_2638_p2;
        brmerge40_demorgan_i_4_reg_4092 <= brmerge40_demorgan_i_4_fu_2735_p2;
        brmerge40_demorgan_i_5_reg_3992 <= brmerge40_demorgan_i_5_fu_2347_p2;
        brmerge40_demorgan_i_8_reg_3942 <= brmerge40_demorgan_i_8_fu_2153_p2;
        brmerge40_demorgan_i_9_reg_3967 <= brmerge40_demorgan_i_9_fu_2250_p2;
        brmerge40_demorgan_i_reg_3917 <= brmerge40_demorgan_i_fu_2056_p2;
        brmerge_i_i_i_1_reg_3952 <= brmerge_i_i_i_1_fu_2175_p2;
        brmerge_i_i_i_2_reg_3977 <= brmerge_i_i_i_2_fu_2272_p2;
        brmerge_i_i_i_3_reg_4002 <= brmerge_i_i_i_3_fu_2369_p2;
        brmerge_i_i_i_4_reg_4027 <= brmerge_i_i_i_4_fu_2466_p2;
        brmerge_i_i_i_5_reg_4052 <= brmerge_i_i_i_5_fu_2563_p2;
        brmerge_i_i_i_6_reg_4077 <= brmerge_i_i_i_6_fu_2660_p2;
        brmerge_i_i_i_7_reg_4102 <= brmerge_i_i_i_7_fu_2757_p2;
        brmerge_i_i_i_reg_3927 <= brmerge_i_i_i_fu_2078_p2;
        p_38_i_i_1_reg_3932 <= p_38_i_i_1_fu_2126_p2;
        p_38_i_i_2_reg_3957 <= p_38_i_i_2_fu_2223_p2;
        p_38_i_i_3_reg_3982 <= p_38_i_i_3_fu_2320_p2;
        p_38_i_i_4_reg_4007 <= p_38_i_i_4_fu_2417_p2;
        p_38_i_i_5_reg_4032 <= p_38_i_i_5_fu_2514_p2;
        p_38_i_i_6_reg_4057 <= p_38_i_i_6_fu_2611_p2;
        p_38_i_i_7_reg_4082 <= p_38_i_i_7_fu_2708_p2;
        p_38_i_i_reg_3907 <= p_38_i_i_fu_2029_p2;
        tmp_149_reg_3912 <= tmp_149_fu_2045_p2;
        tmp_234_1_reg_3937 <= tmp_234_1_fu_2142_p2;
        tmp_234_2_reg_3962 <= tmp_234_2_fu_2239_p2;
        tmp_234_3_reg_3987 <= tmp_234_3_fu_2336_p2;
        tmp_234_4_reg_4012 <= tmp_234_4_fu_2433_p2;
        tmp_234_5_reg_4037 <= tmp_234_5_fu_2530_p2;
        tmp_234_6_reg_4062 <= tmp_234_6_fu_2627_p2;
        tmp_234_7_reg_4087 <= tmp_234_7_fu_2724_p2;
        underflow_1_reg_3947 <= underflow_1_fu_2170_p2;
        underflow_2_reg_3972 <= underflow_2_fu_2267_p2;
        underflow_3_reg_3997 <= underflow_3_fu_2364_p2;
        underflow_4_reg_4022 <= underflow_4_fu_2461_p2;
        underflow_5_reg_4047 <= underflow_5_fu_2558_p2;
        underflow_6_reg_4072 <= underflow_6_fu_2655_p2;
        underflow_7_reg_4097 <= underflow_7_fu_2752_p2;
        underflow_reg_3922 <= underflow_fu_2073_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer1_1_48_8x8_p_V_23_reg_3406 <= tmp_269_cast_fu_1189_p1;
        buffer1_1_48_8x8_p_V_24_reg_3411 <= tmp_269_cast_fu_1189_p1;
        buffer1_1_48_8x8_p_V_25_reg_3416 <= tmp_269_cast_fu_1189_p1;
        buffer1_1_48_8x8_p_V_26_reg_3421 <= tmp_269_cast_fu_1189_p1;
        buffer1_1_48_8x8_p_V_27_reg_3426 <= tmp_269_cast_fu_1189_p1;
        buffer1_1_48_8x8_p_V_28_reg_3431 <= tmp_269_cast_fu_1189_p1;
        buffer1_1_48_8x8_p_V_29_reg_3436 <= tmp_269_cast_fu_1189_p1;
        buffer1_1_48_8x8_p_V_30_reg_3441 <= tmp_269_cast_fu_1189_p1;
        input_V_load_reg_3451 <= input_V_q0;
        weight_0_V_load_reg_3446 <= weight_0_V_q0;
        weight_1_V_load_reg_3456 <= weight_1_V_q0;
        weight_2_V_load_reg_3461 <= weight_2_V_q0;
        weight_3_V_load_reg_3466 <= weight_3_V_q0;
        weight_4_V_load_reg_3471 <= weight_4_V_q0;
        weight_5_V_load_reg_3476 <= weight_5_V_q0;
        weight_6_V_load_reg_3481 <= weight_6_V_q0;
        weight_7_V_load_reg_3486 <= weight_7_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer1_1_48_8x8_p_V_31_reg_3496 <= buffer1_1_48_8x8_p_V_8_q0;
        buffer1_1_48_8x8_p_V_32_reg_3511 <= buffer1_1_48_8x8_p_V_1_q0;
        buffer1_1_48_8x8_p_V_33_reg_3526 <= buffer1_1_48_8x8_p_V_2_q0;
        buffer1_1_48_8x8_p_V_34_reg_3541 <= buffer1_1_48_8x8_p_V_3_q0;
        buffer1_1_48_8x8_p_V_35_reg_3556 <= buffer1_1_48_8x8_p_V_4_q0;
        buffer1_1_48_8x8_p_V_36_reg_3571 <= buffer1_1_48_8x8_p_V_5_q0;
        buffer1_1_48_8x8_p_V_37_reg_3586 <= buffer1_1_48_8x8_p_V_6_q0;
        buffer1_1_48_8x8_p_V_38_reg_3601 <= buffer1_1_48_8x8_p_V_7_q0;
        p_Val2_53_1_reg_3506 <= p_Val2_53_1_fu_1223_p2;
        p_Val2_53_2_reg_3521 <= p_Val2_53_2_fu_1240_p2;
        p_Val2_53_3_reg_3536 <= p_Val2_53_3_fu_1257_p2;
        p_Val2_53_4_reg_3551 <= p_Val2_53_4_fu_1274_p2;
        p_Val2_53_5_reg_3566 <= p_Val2_53_5_fu_1291_p2;
        p_Val2_53_6_reg_3581 <= p_Val2_53_6_fu_1308_p2;
        p_Val2_53_7_reg_3596 <= p_Val2_53_7_fu_1325_p2;
        p_Val2_s_reg_3491 <= p_Val2_s_fu_1206_p2;
        tmp_280_reg_3501 <= p_Val2_s_fu_1206_p2[32'd5];
        tmp_285_reg_3516 <= p_Val2_53_1_fu_1223_p2[32'd5];
        tmp_290_reg_3531 <= p_Val2_53_2_fu_1240_p2[32'd5];
        tmp_295_reg_3546 <= p_Val2_53_3_fu_1257_p2[32'd5];
        tmp_300_reg_3561 <= p_Val2_53_4_fu_1274_p2[32'd5];
        tmp_305_reg_3576 <= p_Val2_53_5_fu_1291_p2[32'd5];
        tmp_310_reg_3591 <= p_Val2_53_6_fu_1308_p2[32'd5];
        tmp_315_reg_3606 <= p_Val2_53_7_fu_1325_p2[32'd5];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp1_iter1_exitcond_flatten6_reg_4107))) begin
        buffer1_1_48_8x8_p_V_39_reg_4164 <= tmp_249_cast_fu_3196_p1;
        buffer1_1_48_8x8_p_V_40_reg_4170 <= tmp_249_cast_fu_3196_p1;
        buffer1_1_48_8x8_p_V_41_reg_4176 <= tmp_249_cast_fu_3196_p1;
        buffer1_1_48_8x8_p_V_42_reg_4182 <= tmp_249_cast_fu_3196_p1;
        buffer1_1_48_8x8_p_V_43_reg_4188 <= tmp_249_cast_fu_3196_p1;
        buffer1_1_48_8x8_p_V_44_reg_4194 <= tmp_249_cast_fu_3196_p1;
        buffer1_1_48_8x8_p_V_45_reg_4200 <= tmp_249_cast_fu_3196_p1;
        buffer1_1_48_8x8_p_V_46_reg_4206 <= tmp_249_cast_fu_3196_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        carry_8_1_reg_3672 <= carry_8_1_fu_1485_p2;
        carry_8_2_reg_3709 <= carry_8_2_fu_1566_p2;
        carry_8_3_reg_3746 <= carry_8_3_fu_1647_p2;
        carry_8_4_reg_3783 <= carry_8_4_fu_1728_p2;
        carry_8_5_reg_3820 <= carry_8_5_fu_1809_p2;
        carry_8_6_reg_3857 <= carry_8_6_fu_1890_p2;
        carry_8_7_reg_3894 <= carry_8_7_fu_1971_p2;
        carry_8_reg_3635 <= carry_8_fu_1404_p2;
        p_Val2_4_reg_3611 <= p_Val2_4_fu_1350_p2;
        p_Val2_54_1_reg_3648 <= p_Val2_54_1_fu_1431_p2;
        p_Val2_54_2_reg_3685 <= p_Val2_54_2_fu_1512_p2;
        p_Val2_54_3_reg_3722 <= p_Val2_54_3_fu_1593_p2;
        p_Val2_54_4_reg_3759 <= p_Val2_54_4_fu_1674_p2;
        p_Val2_54_5_reg_3796 <= p_Val2_54_5_fu_1755_p2;
        p_Val2_54_6_reg_3833 <= p_Val2_54_6_fu_1836_p2;
        p_Val2_54_7_reg_3870 <= p_Val2_54_7_fu_1917_p2;
        p_Val2_56_1_reg_3660 <= p_Val2_56_1_fu_1465_p2;
        p_Val2_56_2_reg_3697 <= p_Val2_56_2_fu_1546_p2;
        p_Val2_56_3_reg_3734 <= p_Val2_56_3_fu_1627_p2;
        p_Val2_56_4_reg_3771 <= p_Val2_56_4_fu_1708_p2;
        p_Val2_56_5_reg_3808 <= p_Val2_56_5_fu_1789_p2;
        p_Val2_56_6_reg_3845 <= p_Val2_56_6_fu_1870_p2;
        p_Val2_56_7_reg_3882 <= p_Val2_56_7_fu_1951_p2;
        p_Val2_6_reg_3623 <= p_Val2_6_fu_1384_p2;
        tmp_147_reg_3642 <= {{p_Val2_4_fu_1350_p2[15:14]}};
        tmp_150_reg_3679 <= {{p_Val2_54_1_fu_1431_p2[15:14]}};
        tmp_151_reg_3716 <= {{p_Val2_54_2_fu_1512_p2[15:14]}};
        tmp_152_reg_3753 <= {{p_Val2_54_3_fu_1593_p2[15:14]}};
        tmp_153_reg_3790 <= {{p_Val2_54_4_fu_1674_p2[15:14]}};
        tmp_154_reg_3827 <= {{p_Val2_54_5_fu_1755_p2[15:14]}};
        tmp_155_reg_3864 <= {{p_Val2_54_6_fu_1836_p2[15:14]}};
        tmp_156_reg_3901 <= {{p_Val2_54_7_fu_1917_p2[15:14]}};
        tmp_279_reg_3616 <= p_Val2_4_fu_1350_p2[32'd15];
        tmp_282_reg_3629 <= p_Val2_6_fu_1384_p2[32'd7];
        tmp_284_reg_3653 <= p_Val2_54_1_fu_1431_p2[32'd15];
        tmp_287_reg_3666 <= p_Val2_56_1_fu_1465_p2[32'd7];
        tmp_289_reg_3690 <= p_Val2_54_2_fu_1512_p2[32'd15];
        tmp_292_reg_3703 <= p_Val2_56_2_fu_1546_p2[32'd7];
        tmp_294_reg_3727 <= p_Val2_54_3_fu_1593_p2[32'd15];
        tmp_297_reg_3740 <= p_Val2_56_3_fu_1627_p2[32'd7];
        tmp_299_reg_3764 <= p_Val2_54_4_fu_1674_p2[32'd15];
        tmp_302_reg_3777 <= p_Val2_56_4_fu_1708_p2[32'd7];
        tmp_304_reg_3801 <= p_Val2_54_5_fu_1755_p2[32'd15];
        tmp_307_reg_3814 <= p_Val2_56_5_fu_1789_p2[32'd7];
        tmp_309_reg_3838 <= p_Val2_54_6_fu_1836_p2[32'd15];
        tmp_312_reg_3851 <= p_Val2_56_6_fu_1870_p2[32'd7];
        tmp_314_reg_3875 <= p_Val2_54_7_fu_1917_p2[32'd15];
        tmp_317_reg_3888 <= p_Val2_56_7_fu_1951_p2[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ci_2_reg_3333 <= ci_2_fu_959_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'd0 == exitcond8_fu_1050_p2))) begin
        co_12_7_reg_3401 <= co_12_7_fu_1183_p2;
        tmp_245_reg_3396 <= tmp_245_fu_1178_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (exitcond_flatten4_fu_709_p2 == 1'd0))) begin
        exitcond5_mid_reg_3252 <= exitcond5_mid_fu_739_p2;
        exitcond_flatten_reg_3246 <= exitcond_flatten_fu_721_p2;
        w_mid2_reg_3257 <= w_mid2_fu_751_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == exitcond_flatten6_fu_3003_p2))) begin
        exitcond_flatten3_reg_4116 <= exitcond_flatten3_fu_3015_p2;
        exitcond_mid_reg_4122 <= exitcond_mid_fu_3033_p2;
        w6_mid2_reg_4127 <= w6_mid2_fu_3045_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (1'd0 == exitcond7_fu_953_p2))) begin
        input_V_addr_reg_3343 <= tmp_257_cast_fu_1039_p1;
        tmp_143_cast_reg_3338[5 : 0] <= tmp_143_cast_fu_965_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd0 == exitcond4_fu_933_p2))) begin
        tmp_142_cast1_reg_3315[3 : 0] <= tmp_142_cast1_fu_939_p1[3 : 0];
        tmp_142_cast_reg_3320[3 : 0] <= tmp_142_cast_fu_943_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond_flatten4_reg_3237 == 1'd0))) begin
        tmp_148_mid2_reg_3277 <= tmp_148_mid2_fu_848_p3;
        tmp_mid2_v_reg_3268 <= tmp_mid2_v_fu_786_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (exitcond_flatten4_reg_3237 == 1'd0))) begin
        tmp_220_reg_3282 <= tmp_220_fu_859_p2;
        tmp_266_reg_3273 <= tmp_266_fu_798_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == exitcond_flatten6_reg_4107))) begin
        tmp_227_reg_4153 <= tmp_227_fu_3148_p2;
        tmp_271_reg_4143 <= tmp_271_fu_3087_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd0 == exitcond1_fu_919_p2))) begin
        tmp_cast2_reg_3302[3 : 0] <= tmp_cast2_fu_925_p1[3 : 0];
        tmp_cast_reg_3307[3 : 0] <= tmp_cast_fu_929_p1[3 : 0];
    end
end

always @ (*) begin
    if ((exitcond_flatten4_fu_709_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'd1 == exitcond_flatten6_fu_3003_p2)) begin
        ap_condition_pp1_exit_iter0_state15 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state15 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | (1'b1 == ap_CS_fsm_state19))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp1_iter0) & (1'b0 == ap_enable_reg_pp1_iter1) & (1'b0 == ap_enable_reg_pp1_iter2) & (1'b0 == ap_enable_reg_pp1_iter3))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        bias_V_ce0 = 1'b1;
    end else begin
        bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_1_address0 = tmp_249_cast_fu_3196_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_48_8x8_p_V_1_address0 = buffer1_1_48_8x8_p_V_23_reg_3406;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer1_1_48_8x8_p_V_1_address0 = tmp_269_cast_fu_1189_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_1_address0 = tmp_240_cast_fu_907_p1;
    end else begin
        buffer1_1_48_8x8_p_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | (1'b1 == ap_CS_fsm_state14) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)))) begin
        buffer1_1_48_8x8_p_V_1_ce0 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        buffer1_1_48_8x8_p_V_1_ce1 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_48_8x8_p_V_1_d0 = this_assign_1_1_fu_2814_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_1_d0 = bias_V_q0;
    end else begin
        buffer1_1_48_8x8_p_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_266_reg_3273 == 3'd1)))) begin
        buffer1_1_48_8x8_p_V_1_we0 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_274_fu_3229_p3) & (ap_reg_pp1_iter2_tmp_271_reg_4143 == 3'd1))) begin
        buffer1_1_48_8x8_p_V_1_we1 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_2_address0 = tmp_249_cast_fu_3196_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_48_8x8_p_V_2_address0 = buffer1_1_48_8x8_p_V_24_reg_3411;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer1_1_48_8x8_p_V_2_address0 = tmp_269_cast_fu_1189_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_2_address0 = tmp_240_cast_fu_907_p1;
    end else begin
        buffer1_1_48_8x8_p_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | (1'b1 == ap_CS_fsm_state14) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)))) begin
        buffer1_1_48_8x8_p_V_2_ce0 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        buffer1_1_48_8x8_p_V_2_ce1 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_48_8x8_p_V_2_d0 = this_assign_1_2_fu_2844_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_2_d0 = bias_V_q0;
    end else begin
        buffer1_1_48_8x8_p_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_266_reg_3273 == 3'd2)))) begin
        buffer1_1_48_8x8_p_V_2_we0 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_274_fu_3229_p3) & (ap_reg_pp1_iter2_tmp_271_reg_4143 == 3'd2))) begin
        buffer1_1_48_8x8_p_V_2_we1 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_3_address0 = tmp_249_cast_fu_3196_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_48_8x8_p_V_3_address0 = buffer1_1_48_8x8_p_V_29_reg_3436;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer1_1_48_8x8_p_V_3_address0 = tmp_269_cast_fu_1189_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_3_address0 = tmp_240_cast_fu_907_p1;
    end else begin
        buffer1_1_48_8x8_p_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | (1'b1 == ap_CS_fsm_state14) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)))) begin
        buffer1_1_48_8x8_p_V_3_ce0 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        buffer1_1_48_8x8_p_V_3_ce1 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_48_8x8_p_V_3_d0 = this_assign_1_3_fu_2874_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_3_d0 = bias_V_q0;
    end else begin
        buffer1_1_48_8x8_p_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_266_reg_3273 == 3'd3)))) begin
        buffer1_1_48_8x8_p_V_3_we0 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_274_fu_3229_p3) & (ap_reg_pp1_iter2_tmp_271_reg_4143 == 3'd3))) begin
        buffer1_1_48_8x8_p_V_3_we1 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_4_address0 = tmp_249_cast_fu_3196_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_48_8x8_p_V_4_address0 = buffer1_1_48_8x8_p_V_28_reg_3431;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer1_1_48_8x8_p_V_4_address0 = tmp_269_cast_fu_1189_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_4_address0 = tmp_240_cast_fu_907_p1;
    end else begin
        buffer1_1_48_8x8_p_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | (1'b1 == ap_CS_fsm_state14) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)))) begin
        buffer1_1_48_8x8_p_V_4_ce0 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        buffer1_1_48_8x8_p_V_4_ce1 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_48_8x8_p_V_4_d0 = this_assign_1_4_fu_2904_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_4_d0 = bias_V_q0;
    end else begin
        buffer1_1_48_8x8_p_V_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_266_reg_3273 == 3'd4)))) begin
        buffer1_1_48_8x8_p_V_4_we0 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_274_fu_3229_p3) & (ap_reg_pp1_iter2_tmp_271_reg_4143 == 3'd4))) begin
        buffer1_1_48_8x8_p_V_4_we1 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_5_address0 = tmp_249_cast_fu_3196_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_48_8x8_p_V_5_address0 = buffer1_1_48_8x8_p_V_27_reg_3426;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer1_1_48_8x8_p_V_5_address0 = tmp_269_cast_fu_1189_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_5_address0 = tmp_240_cast_fu_907_p1;
    end else begin
        buffer1_1_48_8x8_p_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | (1'b1 == ap_CS_fsm_state14) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)))) begin
        buffer1_1_48_8x8_p_V_5_ce0 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        buffer1_1_48_8x8_p_V_5_ce1 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_48_8x8_p_V_5_d0 = this_assign_1_5_fu_2934_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_5_d0 = bias_V_q0;
    end else begin
        buffer1_1_48_8x8_p_V_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_266_reg_3273 == 3'd5)))) begin
        buffer1_1_48_8x8_p_V_5_we0 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_274_fu_3229_p3) & (ap_reg_pp1_iter2_tmp_271_reg_4143 == 3'd5))) begin
        buffer1_1_48_8x8_p_V_5_we1 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_6_address0 = tmp_249_cast_fu_3196_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_48_8x8_p_V_6_address0 = buffer1_1_48_8x8_p_V_25_reg_3416;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer1_1_48_8x8_p_V_6_address0 = tmp_269_cast_fu_1189_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_6_address0 = tmp_240_cast_fu_907_p1;
    end else begin
        buffer1_1_48_8x8_p_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | (1'b1 == ap_CS_fsm_state14) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)))) begin
        buffer1_1_48_8x8_p_V_6_ce0 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        buffer1_1_48_8x8_p_V_6_ce1 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_48_8x8_p_V_6_d0 = this_assign_1_6_fu_2964_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_6_d0 = bias_V_q0;
    end else begin
        buffer1_1_48_8x8_p_V_6_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_266_reg_3273 == 3'd6)))) begin
        buffer1_1_48_8x8_p_V_6_we0 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_274_fu_3229_p3) & (ap_reg_pp1_iter2_tmp_271_reg_4143 == 3'd6))) begin
        buffer1_1_48_8x8_p_V_6_we1 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_7_address0 = tmp_249_cast_fu_3196_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_48_8x8_p_V_7_address0 = buffer1_1_48_8x8_p_V_30_reg_3441;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer1_1_48_8x8_p_V_7_address0 = tmp_269_cast_fu_1189_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_7_address0 = tmp_240_cast_fu_907_p1;
    end else begin
        buffer1_1_48_8x8_p_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | (1'b1 == ap_CS_fsm_state14) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)))) begin
        buffer1_1_48_8x8_p_V_7_ce0 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        buffer1_1_48_8x8_p_V_7_ce1 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_48_8x8_p_V_7_d0 = this_assign_1_7_fu_2994_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_7_d0 = bias_V_q0;
    end else begin
        buffer1_1_48_8x8_p_V_7_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_266_reg_3273 == 3'd7)))) begin
        buffer1_1_48_8x8_p_V_7_we0 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_274_fu_3229_p3) & (ap_reg_pp1_iter2_tmp_271_reg_4143 == 3'd7))) begin
        buffer1_1_48_8x8_p_V_7_we1 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_8_address0 = tmp_249_cast_fu_3196_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_48_8x8_p_V_8_address0 = buffer1_1_48_8x8_p_V_26_reg_3421;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer1_1_48_8x8_p_V_8_address0 = tmp_269_cast_fu_1189_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_8_address0 = tmp_240_cast_fu_907_p1;
    end else begin
        buffer1_1_48_8x8_p_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | (1'b1 == ap_CS_fsm_state14) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)))) begin
        buffer1_1_48_8x8_p_V_8_ce0 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        buffer1_1_48_8x8_p_V_8_ce1 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_48_8x8_p_V_8_d0 = this_assign_1_fu_2784_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_48_8x8_p_V_8_d0 = bias_V_q0;
    end else begin
        buffer1_1_48_8x8_p_V_8_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_266_reg_3273 == 3'd0)))) begin
        buffer1_1_48_8x8_p_V_8_we0 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_274_fu_3229_p3) & (ap_reg_pp1_iter2_tmp_271_reg_4143 == 3'd0))) begin
        buffer1_1_48_8x8_p_V_8_we1 = 1'b1;
    end else begin
        buffer1_1_48_8x8_p_V_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp1_iter1_exitcond_flatten6_reg_4107) & (1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        co4_phi_fu_667_p4 = arrayNo_mid2_v_reg_4138;
    end else begin
        co4_phi_fu_667_p4 = co4_reg_663;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_exitcond_flatten4_reg_3237 == 1'd0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        co_phi_fu_564_p4 = tmp_mid2_v_reg_3268;
    end else begin
        co_phi_fu_564_p4 = co_reg_560;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp1_iter1_exitcond_flatten6_reg_4107) & (1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        h5_phi_fu_690_p4 = tmp_151_mid2_reg_4148;
    end else begin
        h5_phi_fu_690_p4 = h5_reg_686;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_exitcond_flatten4_reg_3237 == 1'd0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        h_phi_fu_587_p4 = tmp_148_mid2_reg_3277;
    end else begin
        h_phi_fu_587_p4 = h_reg_583;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_V_ce0 = 1'b1;
    end else begin
        input_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == exitcond_flatten6_reg_4107) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        w6_phi_fu_702_p4 = w_12_fu_3154_p2;
    end else begin
        w6_phi_fu_702_p4 = w6_reg_698;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond_flatten4_reg_3237 == 1'd0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        w_phi_fu_599_p4 = w_10_fu_865_p2;
    end else begin
        w_phi_fu_599_p4 = w_reg_595;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        weight_0_V_ce0 = 1'b1;
    end else begin
        weight_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        weight_1_V_ce0 = 1'b1;
    end else begin
        weight_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        weight_2_V_ce0 = 1'b1;
    end else begin
        weight_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        weight_3_V_ce0 = 1'b1;
    end else begin
        weight_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        weight_4_V_ce0 = 1'b1;
    end else begin
        weight_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        weight_5_V_ce0 = 1'b1;
    end else begin
        weight_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        weight_6_V_ce0 = 1'b1;
    end else begin
        weight_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        weight_7_V_ce0 = 1'b1;
    end else begin
        weight_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (exitcond_flatten4_fu_709_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (exitcond_flatten4_fu_709_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (exitcond1_fu_919_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (exitcond4_fu_933_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (1'd1 == exitcond7_fu_953_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (1'd1 == exitcond8_fu_1050_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_block_pp1_stage0_flag00011011 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (ap_enable_reg_pp1_iter2 == 1'b0)) & ~((1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0_flag00011011 == 1'b0) & (1'd1 == exitcond_flatten6_fu_3003_p2) & (ap_enable_reg_pp1_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_block_pp1_stage0_flag00011011 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (ap_enable_reg_pp1_iter2 == 1'b0)) | ((1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0_flag00011011 == 1'b0) & (1'd1 == exitcond_flatten6_fu_3003_p2) & (ap_enable_reg_pp1_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP2_V_fu_1203_p1 = $signed(input_V_load_reg_3451);

assign Range1_all_ones_1_fu_2091_p2 = ((tmp_150_reg_3679 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_2_fu_2188_p2 = ((tmp_151_reg_3716 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_3_fu_2285_p2 = ((tmp_152_reg_3753 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_4_fu_2382_p2 = ((tmp_153_reg_3790 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_5_fu_2479_p2 = ((tmp_154_reg_3827 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_6_fu_2576_p2 = ((tmp_155_reg_3864 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_7_fu_2673_p2 = ((tmp_156_reg_3901 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_1994_p2 = ((tmp_147_reg_3642 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_2096_p2 = ((tmp_150_reg_3679 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_fu_2193_p2 = ((tmp_151_reg_3716 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_3_fu_2290_p2 = ((tmp_152_reg_3753 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_4_fu_2387_p2 = ((tmp_153_reg_3790 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_5_fu_2484_p2 = ((tmp_154_reg_3827 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_6_fu_2581_p2 = ((tmp_155_reg_3864 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_7_fu_2678_p2 = ((tmp_156_reg_3901 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_1999_p2 = ((tmp_147_reg_3642 == 2'd0) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign arrayNo_mid2_v_fu_3080_p3 = ((exitcond_flatten3_reg_4116[0:0] === 1'b1) ? co_11_fu_3067_p2 : co4_phi_fu_667_p4);

assign bias_V_address0 = tmp_mid2_fu_793_p1;

assign brmerge40_demorgan_i_1_fu_2444_p2 = (tmp_302_reg_3777 & deleted_ones_4_fu_2410_p3);

assign brmerge40_demorgan_i_2_fu_2541_p2 = (tmp_307_reg_3814 & deleted_ones_5_fu_2507_p3);

assign brmerge40_demorgan_i_3_fu_2638_p2 = (tmp_312_reg_3851 & deleted_ones_6_fu_2604_p3);

assign brmerge40_demorgan_i_4_fu_2735_p2 = (tmp_317_reg_3888 & deleted_ones_7_fu_2701_p3);

assign brmerge40_demorgan_i_5_fu_2347_p2 = (tmp_297_reg_3740 & deleted_ones_3_fu_2313_p3);

assign brmerge40_demorgan_i_8_fu_2153_p2 = (tmp_287_reg_3666 & deleted_ones_1_fu_2119_p3);

assign brmerge40_demorgan_i_9_fu_2250_p2 = (tmp_292_reg_3703 & deleted_ones_2_fu_2216_p3);

assign brmerge40_demorgan_i_fu_2056_p2 = (tmp_282_reg_3629 & deleted_ones_fu_2022_p3);

assign brmerge_i_i_1_fu_2137_p2 = (tmp_287_reg_3666 | p_not_i_i_1_fu_2131_p2);

assign brmerge_i_i_2_fu_2234_p2 = (tmp_292_reg_3703 | p_not_i_i_2_fu_2228_p2);

assign brmerge_i_i_3_fu_2331_p2 = (tmp_297_reg_3740 | p_not_i_i_3_fu_2325_p2);

assign brmerge_i_i_4_fu_2428_p2 = (tmp_302_reg_3777 | p_not_i_i_4_fu_2422_p2);

assign brmerge_i_i_5_fu_2525_p2 = (tmp_307_reg_3814 | p_not_i_i_5_fu_2519_p2);

assign brmerge_i_i_6_fu_2622_p2 = (tmp_312_reg_3851 | p_not_i_i_6_fu_2616_p2);

assign brmerge_i_i_7_fu_2719_p2 = (tmp_317_reg_3888 | p_not_i_i_7_fu_2713_p2);

assign brmerge_i_i_fu_2040_p2 = (tmp_282_reg_3629 | p_not_i_i_fu_2034_p2);

assign brmerge_i_i_i_1_fu_2175_p2 = (underflow_1_fu_2170_p2 | overflow_1_fu_2147_p2);

assign brmerge_i_i_i_2_fu_2272_p2 = (underflow_2_fu_2267_p2 | overflow_2_fu_2244_p2);

assign brmerge_i_i_i_3_fu_2369_p2 = (underflow_3_fu_2364_p2 | overflow_3_fu_2341_p2);

assign brmerge_i_i_i_4_fu_2466_p2 = (underflow_4_fu_2461_p2 | overflow_4_fu_2438_p2);

assign brmerge_i_i_i_5_fu_2563_p2 = (underflow_5_fu_2558_p2 | overflow_5_fu_2535_p2);

assign brmerge_i_i_i_6_fu_2660_p2 = (underflow_6_fu_2655_p2 | overflow_6_fu_2632_p2);

assign brmerge_i_i_i_7_fu_2757_p2 = (underflow_7_fu_2752_p2 | overflow_7_fu_2729_p2);

assign brmerge_i_i_i_fu_2078_p2 = (underflow_fu_2073_p2 | overflow_fu_2050_p2);

assign buffer1_1_48_8x8_p_V_1_address1 = buffer1_1_48_8x8_p_V_39_reg_4164;

assign buffer1_1_48_8x8_p_V_1_d1 = 8'd0;

assign buffer1_1_48_8x8_p_V_2_address1 = buffer1_1_48_8x8_p_V_40_reg_4170;

assign buffer1_1_48_8x8_p_V_2_d1 = 8'd0;

assign buffer1_1_48_8x8_p_V_3_address1 = buffer1_1_48_8x8_p_V_45_reg_4200;

assign buffer1_1_48_8x8_p_V_3_d1 = 8'd0;

assign buffer1_1_48_8x8_p_V_4_address1 = buffer1_1_48_8x8_p_V_44_reg_4194;

assign buffer1_1_48_8x8_p_V_4_d1 = 8'd0;

assign buffer1_1_48_8x8_p_V_5_address1 = buffer1_1_48_8x8_p_V_43_reg_4188;

assign buffer1_1_48_8x8_p_V_5_d1 = 8'd0;

assign buffer1_1_48_8x8_p_V_6_address1 = buffer1_1_48_8x8_p_V_41_reg_4176;

assign buffer1_1_48_8x8_p_V_6_d1 = 8'd0;

assign buffer1_1_48_8x8_p_V_7_address1 = buffer1_1_48_8x8_p_V_46_reg_4206;

assign buffer1_1_48_8x8_p_V_7_d1 = 8'd0;

assign buffer1_1_48_8x8_p_V_8_address1 = buffer1_1_48_8x8_p_V_42_reg_4182;

assign buffer1_1_48_8x8_p_V_8_d1 = 8'd0;

assign carry_8_1_fu_1485_p2 = (tmp_286_fu_1457_p3 & tmp_229_1_fu_1479_p2);

assign carry_8_2_fu_1566_p2 = (tmp_291_fu_1538_p3 & tmp_229_2_fu_1560_p2);

assign carry_8_3_fu_1647_p2 = (tmp_296_fu_1619_p3 & tmp_229_3_fu_1641_p2);

assign carry_8_4_fu_1728_p2 = (tmp_301_fu_1700_p3 & tmp_229_4_fu_1722_p2);

assign carry_8_5_fu_1809_p2 = (tmp_306_fu_1781_p3 & tmp_229_5_fu_1803_p2);

assign carry_8_6_fu_1890_p2 = (tmp_311_fu_1862_p3 & tmp_229_6_fu_1884_p2);

assign carry_8_7_fu_1971_p2 = (tmp_316_fu_1943_p3 & tmp_229_7_fu_1965_p2);

assign carry_8_fu_1404_p2 = (tmp_281_fu_1376_p3 & tmp_146_fu_1398_p2);

assign ci_2_fu_959_p2 = (ci_reg_630 + 6'd1);

assign co_11_fu_3067_p2 = (6'd1 + co4_phi_fu_667_p4);

assign co_12_7_fu_1183_p2 = (co3_reg_641 + 6'd8);

assign co_9_fu_773_p2 = (6'd1 + co_phi_fu_564_p4);

assign deleted_ones_1_fu_2119_p3 = ((carry_8_1_reg_3672[0:0] === 1'b1) ? p_41_i_i_1_fu_2114_p2 : Range1_all_ones_1_fu_2091_p2);

assign deleted_ones_2_fu_2216_p3 = ((carry_8_2_reg_3709[0:0] === 1'b1) ? p_41_i_i_2_fu_2211_p2 : Range1_all_ones_2_fu_2188_p2);

assign deleted_ones_3_fu_2313_p3 = ((carry_8_3_reg_3746[0:0] === 1'b1) ? p_41_i_i_3_fu_2308_p2 : Range1_all_ones_3_fu_2285_p2);

assign deleted_ones_4_fu_2410_p3 = ((carry_8_4_reg_3783[0:0] === 1'b1) ? p_41_i_i_4_fu_2405_p2 : Range1_all_ones_4_fu_2382_p2);

assign deleted_ones_5_fu_2507_p3 = ((carry_8_5_reg_3820[0:0] === 1'b1) ? p_41_i_i_5_fu_2502_p2 : Range1_all_ones_5_fu_2479_p2);

assign deleted_ones_6_fu_2604_p3 = ((carry_8_6_reg_3857[0:0] === 1'b1) ? p_41_i_i_6_fu_2599_p2 : Range1_all_ones_6_fu_2576_p2);

assign deleted_ones_7_fu_2701_p3 = ((carry_8_7_reg_3894[0:0] === 1'b1) ? p_41_i_i_7_fu_2696_p2 : Range1_all_ones_7_fu_2673_p2);

assign deleted_ones_fu_2022_p3 = ((carry_8_reg_3635[0:0] === 1'b1) ? p_41_i_i_fu_2017_p2 : Range1_all_ones_fu_1994_p2);

assign deleted_zeros_1_fu_2101_p3 = ((carry_8_1_reg_3672[0:0] === 1'b1) ? Range1_all_ones_1_fu_2091_p2 : Range1_all_zeros_1_fu_2096_p2);

assign deleted_zeros_2_fu_2198_p3 = ((carry_8_2_reg_3709[0:0] === 1'b1) ? Range1_all_ones_2_fu_2188_p2 : Range1_all_zeros_2_fu_2193_p2);

assign deleted_zeros_3_fu_2295_p3 = ((carry_8_3_reg_3746[0:0] === 1'b1) ? Range1_all_ones_3_fu_2285_p2 : Range1_all_zeros_3_fu_2290_p2);

assign deleted_zeros_4_fu_2392_p3 = ((carry_8_4_reg_3783[0:0] === 1'b1) ? Range1_all_ones_4_fu_2382_p2 : Range1_all_zeros_4_fu_2387_p2);

assign deleted_zeros_5_fu_2489_p3 = ((carry_8_5_reg_3820[0:0] === 1'b1) ? Range1_all_ones_5_fu_2479_p2 : Range1_all_zeros_5_fu_2484_p2);

assign deleted_zeros_6_fu_2586_p3 = ((carry_8_6_reg_3857[0:0] === 1'b1) ? Range1_all_ones_6_fu_2576_p2 : Range1_all_zeros_6_fu_2581_p2);

assign deleted_zeros_7_fu_2683_p3 = ((carry_8_7_reg_3894[0:0] === 1'b1) ? Range1_all_ones_7_fu_2673_p2 : Range1_all_zeros_7_fu_2678_p2);

assign deleted_zeros_fu_2004_p3 = ((carry_8_reg_3635[0:0] === 1'b1) ? Range1_all_ones_fu_1994_p2 : Range1_all_zeros_fu_1999_p2);

assign exitcond1_fu_919_p2 = ((h1_reg_606 == 4'd9) ? 1'b1 : 1'b0);

assign exitcond3_fu_3027_p2 = ((w6_phi_fu_702_p4 == 4'd9) ? 1'b1 : 1'b0);

assign exitcond4_fu_933_p2 = ((w2_reg_618 == 4'd9) ? 1'b1 : 1'b0);

assign exitcond5_mid_fu_739_p2 = (exitcond_fu_733_p2 & not_exitcond_flatten_fu_727_p2);

assign exitcond7_fu_953_p2 = ((ci_reg_630 == 6'd48) ? 1'b1 : 1'b0);

assign exitcond8_fu_1050_p2 = ((co3_reg_641 == 6'd48) ? 1'b1 : 1'b0);

assign exitcond_flatten3_fu_3015_p2 = ((indvar_flatten6_reg_675 == 8'd64) ? 1'b1 : 1'b0);

assign exitcond_flatten4_fu_709_p2 = ((indvar_flatten4_reg_549 == 12'd3072) ? 1'b1 : 1'b0);

assign exitcond_flatten6_fu_3003_p2 = ((indvar_flatten5_reg_652 == 12'd3072) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_721_p2 = ((indvar_flatten_reg_572 == 8'd64) ? 1'b1 : 1'b0);

assign exitcond_fu_733_p2 = ((w_phi_fu_599_p4 == 4'd9) ? 1'b1 : 1'b0);

assign exitcond_mid_fu_3033_p2 = (exitcond3_fu_3027_p2 & not_exitcond_flatten_4_fu_3021_p2);

assign h5_mid_fu_3073_p3 = ((exitcond_flatten3_reg_4116[0:0] === 1'b1) ? 4'd1 : h5_phi_fu_690_p4);

assign h_11_fu_842_p2 = (4'd1 + h_mid_fu_779_p3);

assign h_1_fu_3131_p2 = (4'd1 + h5_mid_fu_3073_p3);

assign h_2_fu_947_p2 = (h1_reg_606 + 4'd1);

assign h_mid_fu_779_p3 = ((exitcond_flatten_reg_3246[0:0] === 1'b1) ? 4'd1 : h_phi_fu_587_p4);

assign indvar_flatten21_op_fu_3053_p2 = (indvar_flatten6_reg_675 + 8'd1);

assign indvar_flatten_next4_fu_715_p2 = (indvar_flatten4_reg_549 + 12'd1);

assign indvar_flatten_next5_fu_3059_p3 = ((exitcond_flatten3_fu_3015_p2[0:0] === 1'b1) ? 8'd1 : indvar_flatten21_op_fu_3053_p2);

assign indvar_flatten_next6_fu_3009_p2 = (indvar_flatten5_reg_652 + 12'd1);

assign indvar_flatten_next_fu_765_p3 = ((exitcond_flatten_fu_721_p2[0:0] === 1'b1) ? 8'd1 : indvar_flatten_op_fu_759_p2);

assign indvar_flatten_op_fu_759_p2 = (indvar_flatten_reg_572 + 8'd1);

assign input_V_address0 = input_V_addr_reg_3343;

assign newIndex6_mid2_v_fu_802_p4 = {{tmp_mid2_v_fu_786_p3[5:3]}};

assign newIndex8_mid2_v_fu_3091_p4 = {{arrayNo_mid2_v_fu_3080_p3[5:3]}};

assign newIndex9_fu_1056_p4 = {{co3_reg_641[5:3]}};

assign not_exitcond_flatten_4_fu_3021_p2 = (exitcond_flatten3_fu_3015_p2 ^ 1'd1);

assign not_exitcond_flatten_fu_727_p2 = (exitcond_flatten_fu_721_p2 ^ 1'd1);

assign overflow_1_fu_2147_p2 = (brmerge_i_i_1_fu_2137_p2 & tmp_234_1_fu_2142_p2);

assign overflow_2_fu_2244_p2 = (brmerge_i_i_2_fu_2234_p2 & tmp_234_2_fu_2239_p2);

assign overflow_3_fu_2341_p2 = (brmerge_i_i_3_fu_2331_p2 & tmp_234_3_fu_2336_p2);

assign overflow_4_fu_2438_p2 = (brmerge_i_i_4_fu_2428_p2 & tmp_234_4_fu_2433_p2);

assign overflow_5_fu_2535_p2 = (brmerge_i_i_5_fu_2525_p2 & tmp_234_5_fu_2530_p2);

assign overflow_6_fu_2632_p2 = (brmerge_i_i_6_fu_2622_p2 & tmp_234_6_fu_2627_p2);

assign overflow_7_fu_2729_p2 = (brmerge_i_i_7_fu_2719_p2 & tmp_234_7_fu_2724_p2);

assign overflow_fu_2050_p2 = (brmerge_i_i_fu_2040_p2 & tmp_149_fu_2045_p2);

assign p_38_i_i_1_fu_2126_p2 = (carry_8_1_reg_3672 & Range1_all_ones_1_fu_2091_p2);

assign p_38_i_i_2_fu_2223_p2 = (carry_8_2_reg_3709 & Range1_all_ones_2_fu_2188_p2);

assign p_38_i_i_3_fu_2320_p2 = (carry_8_3_reg_3746 & Range1_all_ones_3_fu_2285_p2);

assign p_38_i_i_4_fu_2417_p2 = (carry_8_4_reg_3783 & Range1_all_ones_4_fu_2382_p2);

assign p_38_i_i_5_fu_2514_p2 = (carry_8_5_reg_3820 & Range1_all_ones_5_fu_2479_p2);

assign p_38_i_i_6_fu_2611_p2 = (carry_8_6_reg_3857 & Range1_all_ones_6_fu_2576_p2);

assign p_38_i_i_7_fu_2708_p2 = (carry_8_7_reg_3894 & Range1_all_ones_7_fu_2673_p2);

assign p_38_i_i_fu_2029_p2 = (carry_8_reg_3635 & Range1_all_ones_fu_1994_p2);

assign p_41_i_i_1_fu_2114_p2 = (tmp_284_reg_3653 & tmp_232_1_fu_2108_p2);

assign p_41_i_i_2_fu_2211_p2 = (tmp_289_reg_3690 & tmp_232_2_fu_2205_p2);

assign p_41_i_i_3_fu_2308_p2 = (tmp_294_reg_3727 & tmp_232_3_fu_2302_p2);

assign p_41_i_i_4_fu_2405_p2 = (tmp_299_reg_3764 & tmp_232_4_fu_2399_p2);

assign p_41_i_i_5_fu_2502_p2 = (tmp_304_reg_3801 & tmp_232_5_fu_2496_p2);

assign p_41_i_i_6_fu_2599_p2 = (tmp_309_reg_3838 & tmp_232_6_fu_2593_p2);

assign p_41_i_i_7_fu_2696_p2 = (tmp_314_reg_3875 & tmp_232_7_fu_2690_p2);

assign p_41_i_i_fu_2017_p2 = (tmp_279_reg_3616 & tmp_148_fu_2011_p2);

assign p_Val2_4_fu_1350_p2 = ($signed(tmp_185_cast_fu_1346_p1) + $signed(p_Val2_s_reg_3491));

assign p_Val2_53_1_fu_1223_p0 = weight_1_V_load_reg_3456;

assign p_Val2_53_1_fu_1223_p1 = OP2_V_fu_1203_p1;

assign p_Val2_53_1_fu_1223_p2 = ($signed(p_Val2_53_1_fu_1223_p0) * $signed(p_Val2_53_1_fu_1223_p1));

assign p_Val2_53_2_fu_1240_p0 = weight_2_V_load_reg_3461;

assign p_Val2_53_2_fu_1240_p1 = OP2_V_fu_1203_p1;

assign p_Val2_53_2_fu_1240_p2 = ($signed(p_Val2_53_2_fu_1240_p0) * $signed(p_Val2_53_2_fu_1240_p1));

assign p_Val2_53_3_fu_1257_p0 = weight_3_V_load_reg_3466;

assign p_Val2_53_3_fu_1257_p1 = OP2_V_fu_1203_p1;

assign p_Val2_53_3_fu_1257_p2 = ($signed(p_Val2_53_3_fu_1257_p0) * $signed(p_Val2_53_3_fu_1257_p1));

assign p_Val2_53_4_fu_1274_p0 = weight_4_V_load_reg_3471;

assign p_Val2_53_4_fu_1274_p1 = OP2_V_fu_1203_p1;

assign p_Val2_53_4_fu_1274_p2 = ($signed(p_Val2_53_4_fu_1274_p0) * $signed(p_Val2_53_4_fu_1274_p1));

assign p_Val2_53_5_fu_1291_p0 = weight_5_V_load_reg_3476;

assign p_Val2_53_5_fu_1291_p1 = OP2_V_fu_1203_p1;

assign p_Val2_53_5_fu_1291_p2 = ($signed(p_Val2_53_5_fu_1291_p0) * $signed(p_Val2_53_5_fu_1291_p1));

assign p_Val2_53_6_fu_1308_p0 = weight_6_V_load_reg_3481;

assign p_Val2_53_6_fu_1308_p1 = OP2_V_fu_1203_p1;

assign p_Val2_53_6_fu_1308_p2 = ($signed(p_Val2_53_6_fu_1308_p0) * $signed(p_Val2_53_6_fu_1308_p1));

assign p_Val2_53_7_fu_1325_p0 = weight_7_V_load_reg_3486;

assign p_Val2_53_7_fu_1325_p1 = OP2_V_fu_1203_p1;

assign p_Val2_53_7_fu_1325_p2 = ($signed(p_Val2_53_7_fu_1325_p0) * $signed(p_Val2_53_7_fu_1325_p1));

assign p_Val2_54_1_fu_1431_p2 = ($signed(tmp_221_1_cast_fu_1427_p1) + $signed(p_Val2_53_1_reg_3506));

assign p_Val2_54_2_fu_1512_p2 = ($signed(tmp_221_2_cast_fu_1508_p1) + $signed(p_Val2_53_2_reg_3521));

assign p_Val2_54_3_fu_1593_p2 = ($signed(tmp_221_3_cast_fu_1589_p1) + $signed(p_Val2_53_3_reg_3536));

assign p_Val2_54_4_fu_1674_p2 = ($signed(tmp_221_4_cast_fu_1670_p1) + $signed(p_Val2_53_4_reg_3551));

assign p_Val2_54_5_fu_1755_p2 = ($signed(tmp_221_5_cast_fu_1751_p1) + $signed(p_Val2_53_5_reg_3566));

assign p_Val2_54_6_fu_1836_p2 = ($signed(tmp_221_6_cast_fu_1832_p1) + $signed(p_Val2_53_6_reg_3581));

assign p_Val2_54_7_fu_1917_p2 = ($signed(tmp_221_7_cast_fu_1913_p1) + $signed(p_Val2_53_7_reg_3596));

assign p_Val2_55_1_fu_1444_p4 = {{p_Val2_54_1_fu_1431_p2[13:6]}};

assign p_Val2_55_2_fu_1525_p4 = {{p_Val2_54_2_fu_1512_p2[13:6]}};

assign p_Val2_55_3_fu_1606_p4 = {{p_Val2_54_3_fu_1593_p2[13:6]}};

assign p_Val2_55_4_fu_1687_p4 = {{p_Val2_54_4_fu_1674_p2[13:6]}};

assign p_Val2_55_5_fu_1768_p4 = {{p_Val2_54_5_fu_1755_p2[13:6]}};

assign p_Val2_55_6_fu_1849_p4 = {{p_Val2_54_6_fu_1836_p2[13:6]}};

assign p_Val2_55_7_fu_1930_p4 = {{p_Val2_54_7_fu_1917_p2[13:6]}};

assign p_Val2_56_1_83_fu_2808_p3 = ((underflow_1_reg_3947[0:0] === 1'b1) ? 8'd128 : p_Val2_56_1_reg_3660);

assign p_Val2_56_1_fu_1465_p2 = (p_Val2_55_1_fu_1444_p4 + tmp_225_1_fu_1454_p1);

assign p_Val2_56_2_84_fu_2838_p3 = ((underflow_2_reg_3972[0:0] === 1'b1) ? 8'd128 : p_Val2_56_2_reg_3697);

assign p_Val2_56_2_fu_1546_p2 = (p_Val2_55_2_fu_1525_p4 + tmp_225_2_fu_1535_p1);

assign p_Val2_56_3_85_fu_2868_p3 = ((underflow_3_reg_3997[0:0] === 1'b1) ? 8'd128 : p_Val2_56_3_reg_3734);

assign p_Val2_56_3_fu_1627_p2 = (p_Val2_55_3_fu_1606_p4 + tmp_225_3_fu_1616_p1);

assign p_Val2_56_4_86_fu_2898_p3 = ((underflow_4_reg_4022[0:0] === 1'b1) ? 8'd128 : p_Val2_56_4_reg_3771);

assign p_Val2_56_4_fu_1708_p2 = (p_Val2_55_4_fu_1687_p4 + tmp_225_4_fu_1697_p1);

assign p_Val2_56_5_87_fu_2928_p3 = ((underflow_5_reg_4047[0:0] === 1'b1) ? 8'd128 : p_Val2_56_5_reg_3808);

assign p_Val2_56_5_fu_1789_p2 = (p_Val2_55_5_fu_1768_p4 + tmp_225_5_fu_1778_p1);

assign p_Val2_56_6_88_fu_2958_p3 = ((underflow_6_reg_4072[0:0] === 1'b1) ? 8'd128 : p_Val2_56_6_reg_3845);

assign p_Val2_56_6_fu_1870_p2 = (p_Val2_55_6_fu_1849_p4 + tmp_225_6_fu_1859_p1);

assign p_Val2_56_7_89_fu_2988_p3 = ((underflow_7_reg_4097[0:0] === 1'b1) ? 8'd128 : p_Val2_56_7_reg_3882);

assign p_Val2_56_7_fu_1951_p2 = (p_Val2_55_7_fu_1930_p4 + tmp_225_7_fu_1940_p1);

assign p_Val2_56_mux_1_fu_2802_p3 = ((brmerge_i_i_i_1_reg_3952[0:0] === 1'b1) ? 8'd127 : p_Val2_56_1_reg_3660);

assign p_Val2_56_mux_2_fu_2832_p3 = ((brmerge_i_i_i_2_reg_3977[0:0] === 1'b1) ? 8'd127 : p_Val2_56_2_reg_3697);

assign p_Val2_56_mux_3_fu_2862_p3 = ((brmerge_i_i_i_3_reg_4002[0:0] === 1'b1) ? 8'd127 : p_Val2_56_3_reg_3734);

assign p_Val2_56_mux_4_fu_2892_p3 = ((brmerge_i_i_i_4_reg_4027[0:0] === 1'b1) ? 8'd127 : p_Val2_56_4_reg_3771);

assign p_Val2_56_mux_5_fu_2922_p3 = ((brmerge_i_i_i_5_reg_4052[0:0] === 1'b1) ? 8'd127 : p_Val2_56_5_reg_3808);

assign p_Val2_56_mux_6_fu_2952_p3 = ((brmerge_i_i_i_6_reg_4077[0:0] === 1'b1) ? 8'd127 : p_Val2_56_6_reg_3845);

assign p_Val2_56_mux_7_fu_2982_p3 = ((brmerge_i_i_i_7_reg_4102[0:0] === 1'b1) ? 8'd127 : p_Val2_56_7_reg_3882);

assign p_Val2_56_mux_fu_2772_p3 = ((brmerge_i_i_i_reg_3927[0:0] === 1'b1) ? 8'd127 : p_Val2_6_reg_3623);

assign p_Val2_5_fu_1363_p4 = {{p_Val2_4_fu_1350_p2[13:6]}};

assign p_Val2_6_fu_1384_p2 = (p_Val2_5_fu_1363_p4 + tmp_145_fu_1373_p1);

assign p_Val2_s_82_fu_2778_p3 = ((underflow_reg_3922[0:0] === 1'b1) ? 8'd128 : p_Val2_6_reg_3623);

assign p_Val2_s_fu_1206_p0 = weight_0_V_load_reg_3446;

assign p_Val2_s_fu_1206_p1 = OP2_V_fu_1203_p1;

assign p_Val2_s_fu_1206_p2 = ($signed(p_Val2_s_fu_1206_p0) * $signed(p_Val2_s_fu_1206_p1));

assign p_not_i_i_1_fu_2131_p2 = (deleted_zeros_1_fu_2101_p3 ^ 1'd1);

assign p_not_i_i_2_fu_2228_p2 = (deleted_zeros_2_fu_2198_p3 ^ 1'd1);

assign p_not_i_i_3_fu_2325_p2 = (deleted_zeros_3_fu_2295_p3 ^ 1'd1);

assign p_not_i_i_4_fu_2422_p2 = (deleted_zeros_4_fu_2392_p3 ^ 1'd1);

assign p_not_i_i_5_fu_2519_p2 = (deleted_zeros_5_fu_2489_p3 ^ 1'd1);

assign p_not_i_i_6_fu_2616_p2 = (deleted_zeros_6_fu_2586_p3 ^ 1'd1);

assign p_not_i_i_7_fu_2713_p2 = (deleted_zeros_7_fu_2683_p3 ^ 1'd1);

assign p_not_i_i_fu_2034_p2 = (deleted_zeros_fu_2004_p3 ^ 1'd1);

assign p_shl10_cast_fu_1121_p1 = tmp_240_fu_1113_p3;

assign p_shl11_cast_fu_1133_p1 = tmp_241_fu_1125_p3;

assign p_shl12_cast_fu_1074_p1 = tmp_236_fu_1066_p3;

assign p_shl13_cast_fu_1086_p1 = tmp_237_fu_1078_p3;

assign p_shl14_cast_fu_3166_p1 = tmp_272_fu_3159_p3;

assign p_shl15_cast_fu_3177_p1 = tmp_273_fu_3170_p3;

assign p_shl16_cast_fu_3109_p1 = tmp_223_fu_3101_p3;

assign p_shl17_cast_fu_3121_p1 = tmp_224_fu_3113_p3;

assign p_shl1_cast_fu_888_p1 = tmp_270_fu_881_p3;

assign p_shl2_cast_fu_820_p1 = tmp_fu_812_p3;

assign p_shl3_cast_fu_832_p1 = tmp_s_fu_824_p3;

assign p_shl4_cast_fu_1012_p1 = tmp_275_fu_1004_p3;

assign p_shl5_cast_fu_1024_p1 = tmp_276_fu_1016_p3;

assign p_shl6_cast_fu_977_p1 = tmp_230_fu_969_p3;

assign p_shl7_cast_fu_989_p1 = tmp_231_fu_981_p3;

assign p_shl8_cast_fu_1156_p1 = tmp_277_fu_1148_p3;

assign p_shl9_cast_fu_1168_p1 = tmp_278_fu_1160_p3;

assign p_shl_cast_fu_877_p1 = tmp_267_fu_870_p3;

assign this_assign_1_1_fu_2814_p3 = ((underflow_not_1_fu_2797_p2[0:0] === 1'b1) ? p_Val2_56_mux_1_fu_2802_p3 : p_Val2_56_1_83_fu_2808_p3);

assign this_assign_1_2_fu_2844_p3 = ((underflow_not_2_fu_2827_p2[0:0] === 1'b1) ? p_Val2_56_mux_2_fu_2832_p3 : p_Val2_56_2_84_fu_2838_p3);

assign this_assign_1_3_fu_2874_p3 = ((underflow_not_3_fu_2857_p2[0:0] === 1'b1) ? p_Val2_56_mux_3_fu_2862_p3 : p_Val2_56_3_85_fu_2868_p3);

assign this_assign_1_4_fu_2904_p3 = ((underflow_not_4_fu_2887_p2[0:0] === 1'b1) ? p_Val2_56_mux_4_fu_2892_p3 : p_Val2_56_4_86_fu_2898_p3);

assign this_assign_1_5_fu_2934_p3 = ((underflow_not_5_fu_2917_p2[0:0] === 1'b1) ? p_Val2_56_mux_5_fu_2922_p3 : p_Val2_56_5_87_fu_2928_p3);

assign this_assign_1_6_fu_2964_p3 = ((underflow_not_6_fu_2947_p2[0:0] === 1'b1) ? p_Val2_56_mux_6_fu_2952_p3 : p_Val2_56_6_88_fu_2958_p3);

assign this_assign_1_7_fu_2994_p3 = ((underflow_not_7_fu_2977_p2[0:0] === 1'b1) ? p_Val2_56_mux_7_fu_2982_p3 : p_Val2_56_7_89_fu_2988_p3);

assign this_assign_1_fu_2784_p3 = ((underflow_not_fu_2767_p2[0:0] === 1'b1) ? p_Val2_56_mux_fu_2772_p3 : p_Val2_s_82_fu_2778_p3);

assign tmp10_fu_2883_p2 = (brmerge40_demorgan_i_1_reg_4017 | tmp_234_4_reg_4012);

assign tmp11_demorgan_fu_2546_p2 = (p_38_i_i_5_fu_2514_p2 | brmerge40_demorgan_i_2_fu_2541_p2);

assign tmp11_fu_2552_p2 = (tmp11_demorgan_fu_2546_p2 ^ 1'd1);

assign tmp12_fu_2913_p2 = (brmerge40_demorgan_i_2_reg_4042 | tmp_234_5_reg_4037);

assign tmp13_demorgan_fu_2643_p2 = (p_38_i_i_6_fu_2611_p2 | brmerge40_demorgan_i_3_fu_2638_p2);

assign tmp13_fu_2649_p2 = (tmp13_demorgan_fu_2643_p2 ^ 1'd1);

assign tmp14_fu_2943_p2 = (brmerge40_demorgan_i_3_reg_4067 | tmp_234_6_reg_4062);

assign tmp15_demorgan_fu_2740_p2 = (p_38_i_i_7_fu_2708_p2 | brmerge40_demorgan_i_4_fu_2735_p2);

assign tmp15_fu_2746_p2 = (tmp15_demorgan_fu_2740_p2 ^ 1'd1);

assign tmp16_fu_2973_p2 = (brmerge40_demorgan_i_4_reg_4092 | tmp_234_7_reg_4087);

assign tmp1_demorgan_fu_2061_p2 = (p_38_i_i_fu_2029_p2 | brmerge40_demorgan_i_fu_2056_p2);

assign tmp1_fu_2067_p2 = (tmp1_demorgan_fu_2061_p2 ^ 1'd1);

assign tmp2_fu_2763_p2 = (brmerge40_demorgan_i_reg_3917 | tmp_149_reg_3912);

assign tmp3_demorgan_fu_2158_p2 = (p_38_i_i_1_fu_2126_p2 | brmerge40_demorgan_i_8_fu_2153_p2);

assign tmp3_fu_2164_p2 = (tmp3_demorgan_fu_2158_p2 ^ 1'd1);

assign tmp4_fu_2793_p2 = (brmerge40_demorgan_i_8_reg_3942 | tmp_234_1_reg_3937);

assign tmp5_demorgan_fu_2255_p2 = (p_38_i_i_2_fu_2223_p2 | brmerge40_demorgan_i_9_fu_2250_p2);

assign tmp5_fu_2261_p2 = (tmp5_demorgan_fu_2255_p2 ^ 1'd1);

assign tmp6_fu_2823_p2 = (brmerge40_demorgan_i_9_reg_3967 | tmp_234_2_reg_3962);

assign tmp7_demorgan_fu_2352_p2 = (p_38_i_i_3_fu_2320_p2 | brmerge40_demorgan_i_5_fu_2347_p2);

assign tmp7_fu_2358_p2 = (tmp7_demorgan_fu_2352_p2 ^ 1'd1);

assign tmp8_fu_2853_p2 = (brmerge40_demorgan_i_5_reg_3992 | tmp_234_3_reg_3987);

assign tmp9_demorgan_fu_2449_p2 = (p_38_i_i_4_fu_2417_p2 | brmerge40_demorgan_i_1_fu_2444_p2);

assign tmp9_fu_2455_p2 = (tmp9_demorgan_fu_2449_p2 ^ 1'd1);

assign tmp_137_cast_fu_898_p1 = ap_reg_pp0_iter1_w_mid2_reg_3257;

assign tmp_139_cast_fu_3187_p1 = ap_reg_pp1_iter1_w6_mid2_reg_4127;

assign tmp_142_cast1_fu_939_p1 = w2_reg_618;

assign tmp_142_cast_fu_943_p1 = w2_reg_618;

assign tmp_143_cast_fu_965_p1 = ci_reg_630;

assign tmp_144_fu_1339_p3 = {{buffer1_1_48_8x8_p_V_31_reg_3496}, {6'd0}};

assign tmp_145_fu_1373_p1 = tmp_280_reg_3501;

assign tmp_146_fu_1398_p2 = (tmp_282_fu_1390_p3 ^ 1'd1);

assign tmp_148_fu_2011_p2 = (tmp_283_fu_1987_p3 ^ 1'd1);

assign tmp_148_mid2_cast_fu_855_p1 = tmp_148_mid2_fu_848_p3;

assign tmp_148_mid2_fu_848_p3 = ((exitcond5_mid_reg_3252[0:0] === 1'b1) ? h_11_fu_842_p2 : h_mid_fu_779_p3);

assign tmp_149_fu_2045_p2 = (tmp_279_reg_3616 ^ 1'd1);

assign tmp_151_mid2_cast_fu_3144_p1 = tmp_151_mid2_fu_3137_p3;

assign tmp_151_mid2_fu_3137_p3 = ((exitcond_mid_reg_4122[0:0] === 1'b1) ? h_1_fu_3131_p2 : h5_mid_fu_3073_p3);

assign tmp_185_cast_fu_1346_p1 = $signed(tmp_144_fu_1339_p3);

assign tmp_218_fu_836_p2 = (p_shl3_cast_fu_832_p1 + p_shl2_cast_fu_820_p1);

assign tmp_219_fu_745_p2 = (exitcond5_mid_fu_739_p2 | exitcond_flatten_fu_721_p2);

assign tmp_220_fu_859_p2 = (tmp_218_fu_836_p2 + tmp_148_mid2_cast_fu_855_p1);

assign tmp_221_1_cast_fu_1427_p1 = $signed(tmp_221_1_fu_1420_p3);

assign tmp_221_1_fu_1420_p3 = {{buffer1_1_48_8x8_p_V_32_reg_3511}, {6'd0}};

assign tmp_221_2_cast_fu_1508_p1 = $signed(tmp_221_2_fu_1501_p3);

assign tmp_221_2_fu_1501_p3 = {{buffer1_1_48_8x8_p_V_33_reg_3526}, {6'd0}};

assign tmp_221_3_cast_fu_1589_p1 = $signed(tmp_221_3_fu_1582_p3);

assign tmp_221_3_fu_1582_p3 = {{buffer1_1_48_8x8_p_V_34_reg_3541}, {6'd0}};

assign tmp_221_4_cast_fu_1670_p1 = $signed(tmp_221_4_fu_1663_p3);

assign tmp_221_4_fu_1663_p3 = {{buffer1_1_48_8x8_p_V_35_reg_3556}, {6'd0}};

assign tmp_221_5_cast_fu_1751_p1 = $signed(tmp_221_5_fu_1744_p3);

assign tmp_221_5_fu_1744_p3 = {{buffer1_1_48_8x8_p_V_36_reg_3571}, {6'd0}};

assign tmp_221_6_cast_fu_1832_p1 = $signed(tmp_221_6_fu_1825_p3);

assign tmp_221_6_fu_1825_p3 = {{buffer1_1_48_8x8_p_V_37_reg_3586}, {6'd0}};

assign tmp_221_7_cast_fu_1913_p1 = $signed(tmp_221_7_fu_1906_p3);

assign tmp_221_7_fu_1906_p3 = {{buffer1_1_48_8x8_p_V_38_reg_3601}, {6'd0}};

assign tmp_221_fu_892_p2 = (p_shl1_cast_fu_888_p1 + p_shl_cast_fu_877_p1);

assign tmp_222_fu_901_p2 = (tmp_221_fu_892_p2 + tmp_137_cast_fu_898_p1);

assign tmp_223_fu_3101_p3 = {{newIndex8_mid2_v_fu_3091_p4}, {3'd0}};

assign tmp_224_fu_3113_p3 = {{newIndex8_mid2_v_fu_3091_p4}, {1'd0}};

assign tmp_225_1_fu_1454_p1 = tmp_285_reg_3516;

assign tmp_225_2_fu_1535_p1 = tmp_290_reg_3531;

assign tmp_225_3_fu_1616_p1 = tmp_295_reg_3546;

assign tmp_225_4_fu_1697_p1 = tmp_300_reg_3561;

assign tmp_225_5_fu_1778_p1 = tmp_305_reg_3576;

assign tmp_225_6_fu_1859_p1 = tmp_310_reg_3591;

assign tmp_225_7_fu_1940_p1 = tmp_315_reg_3606;

assign tmp_225_fu_3125_p2 = (p_shl17_cast_fu_3121_p1 + p_shl16_cast_fu_3109_p1);

assign tmp_226_fu_3039_p2 = (exitcond_mid_fu_3033_p2 | exitcond_flatten3_fu_3015_p2);

assign tmp_227_fu_3148_p2 = (tmp_225_fu_3125_p2 + tmp_151_mid2_cast_fu_3144_p1);

assign tmp_228_fu_3181_p2 = (p_shl15_cast_fu_3177_p1 + p_shl14_cast_fu_3166_p1);

assign tmp_229_1_fu_1479_p2 = (tmp_287_fu_1471_p3 ^ 1'd1);

assign tmp_229_2_fu_1560_p2 = (tmp_292_fu_1552_p3 ^ 1'd1);

assign tmp_229_3_fu_1641_p2 = (tmp_297_fu_1633_p3 ^ 1'd1);

assign tmp_229_4_fu_1722_p2 = (tmp_302_fu_1714_p3 ^ 1'd1);

assign tmp_229_5_fu_1803_p2 = (tmp_307_fu_1795_p3 ^ 1'd1);

assign tmp_229_6_fu_1884_p2 = (tmp_312_fu_1876_p3 ^ 1'd1);

assign tmp_229_7_fu_1965_p2 = (tmp_317_fu_1957_p3 ^ 1'd1);

assign tmp_229_fu_3190_p2 = (tmp_228_fu_3181_p2 + tmp_139_cast_fu_3187_p1);

assign tmp_230_fu_969_p3 = {{ci_reg_630}, {3'd0}};

assign tmp_231_fu_981_p3 = {{ci_reg_630}, {1'd0}};

assign tmp_232_1_fu_2108_p2 = (tmp_288_fu_2084_p3 ^ 1'd1);

assign tmp_232_2_fu_2205_p2 = (tmp_293_fu_2181_p3 ^ 1'd1);

assign tmp_232_3_fu_2302_p2 = (tmp_298_fu_2278_p3 ^ 1'd1);

assign tmp_232_4_fu_2399_p2 = (tmp_303_fu_2375_p3 ^ 1'd1);

assign tmp_232_5_fu_2496_p2 = (tmp_308_fu_2472_p3 ^ 1'd1);

assign tmp_232_6_fu_2593_p2 = (tmp_313_fu_2569_p3 ^ 1'd1);

assign tmp_232_7_fu_2690_p2 = (tmp_318_fu_2666_p3 ^ 1'd1);

assign tmp_232_fu_993_p2 = (p_shl6_cast_fu_977_p1 + p_shl7_cast_fu_989_p1);

assign tmp_233_fu_999_p2 = (tmp_cast_reg_3307 + tmp_232_fu_993_p2);

assign tmp_234_1_fu_2142_p2 = (tmp_284_reg_3653 ^ 1'd1);

assign tmp_234_2_fu_2239_p2 = (tmp_289_reg_3690 ^ 1'd1);

assign tmp_234_3_fu_2336_p2 = (tmp_294_reg_3727 ^ 1'd1);

assign tmp_234_4_fu_2433_p2 = (tmp_299_reg_3764 ^ 1'd1);

assign tmp_234_5_fu_2530_p2 = (tmp_304_reg_3801 ^ 1'd1);

assign tmp_234_6_fu_2627_p2 = (tmp_309_reg_3838 ^ 1'd1);

assign tmp_234_7_fu_2724_p2 = (tmp_314_reg_3875 ^ 1'd1);

assign tmp_234_fu_1028_p2 = (p_shl4_cast_fu_1012_p1 + p_shl5_cast_fu_1024_p1);

assign tmp_235_fu_1034_p2 = (tmp_142_cast_reg_3320 + tmp_234_fu_1028_p2);

assign tmp_236_fu_1066_p3 = {{newIndex9_fu_1056_p4}, {6'd0}};

assign tmp_237_fu_1078_p3 = {{newIndex9_fu_1056_p4}, {4'd0}};

assign tmp_238_fu_1090_p2 = (p_shl12_cast_fu_1074_p1 - p_shl13_cast_fu_1086_p1);

assign tmp_239_fu_1096_p2 = (tmp_143_cast_reg_3338 + tmp_238_fu_1090_p2);

assign tmp_240_cast_fu_907_p1 = tmp_222_fu_901_p2;

assign tmp_240_fu_1113_p3 = {{newIndex9_fu_1056_p4}, {3'd0}};

assign tmp_241_fu_1125_p3 = {{newIndex9_fu_1056_p4}, {1'd0}};

assign tmp_242_fu_1137_p2 = (p_shl10_cast_fu_1121_p1 + p_shl11_cast_fu_1133_p1);

assign tmp_243_fu_1143_p2 = (tmp_cast2_reg_3302 + tmp_242_fu_1137_p2);

assign tmp_244_fu_1172_p2 = (p_shl8_cast_fu_1156_p1 + p_shl9_cast_fu_1168_p1);

assign tmp_245_fu_1178_p2 = (tmp_142_cast1_reg_3315 + tmp_244_fu_1172_p2);

assign tmp_249_cast_fu_3196_p1 = tmp_229_fu_3190_p2;

assign tmp_257_cast_fu_1039_p1 = tmp_235_fu_1034_p2;

assign tmp_261_cast_fu_1101_p1 = $signed(tmp_239_fu_1096_p2);

assign tmp_266_fu_798_p1 = tmp_mid2_v_fu_786_p3[2:0];

assign tmp_267_fu_870_p3 = {{tmp_220_reg_3282}, {3'd0}};

assign tmp_269_cast_fu_1189_p1 = tmp_245_reg_3396;

assign tmp_270_fu_881_p3 = {{tmp_220_reg_3282}, {1'd0}};

assign tmp_271_fu_3087_p1 = arrayNo_mid2_v_fu_3080_p3[2:0];

assign tmp_272_fu_3159_p3 = {{tmp_227_reg_4153}, {3'd0}};

assign tmp_273_fu_3170_p3 = {{tmp_227_reg_4153}, {1'd0}};

assign tmp_274_fu_3229_p3 = tmp_140_fu_3208_p10[32'd7];

assign tmp_275_fu_1004_p3 = {{tmp_233_fu_999_p2}, {3'd0}};

assign tmp_276_fu_1016_p3 = {{tmp_233_fu_999_p2}, {1'd0}};

assign tmp_277_fu_1148_p3 = {{tmp_243_fu_1143_p2}, {3'd0}};

assign tmp_278_fu_1160_p3 = {{tmp_243_fu_1143_p2}, {1'd0}};

assign tmp_281_fu_1376_p3 = p_Val2_4_fu_1350_p2[32'd13];

assign tmp_282_fu_1390_p3 = p_Val2_6_fu_1384_p2[32'd7];

assign tmp_283_fu_1987_p3 = p_Val2_4_reg_3611[32'd14];

assign tmp_286_fu_1457_p3 = p_Val2_54_1_fu_1431_p2[32'd13];

assign tmp_287_fu_1471_p3 = p_Val2_56_1_fu_1465_p2[32'd7];

assign tmp_288_fu_2084_p3 = p_Val2_54_1_reg_3648[32'd14];

assign tmp_291_fu_1538_p3 = p_Val2_54_2_fu_1512_p2[32'd13];

assign tmp_292_fu_1552_p3 = p_Val2_56_2_fu_1546_p2[32'd7];

assign tmp_293_fu_2181_p3 = p_Val2_54_2_reg_3685[32'd14];

assign tmp_296_fu_1619_p3 = p_Val2_54_3_fu_1593_p2[32'd13];

assign tmp_297_fu_1633_p3 = p_Val2_56_3_fu_1627_p2[32'd7];

assign tmp_298_fu_2278_p3 = p_Val2_54_3_reg_3722[32'd14];

assign tmp_301_fu_1700_p3 = p_Val2_54_4_fu_1674_p2[32'd13];

assign tmp_302_fu_1714_p3 = p_Val2_56_4_fu_1708_p2[32'd7];

assign tmp_303_fu_2375_p3 = p_Val2_54_4_reg_3759[32'd14];

assign tmp_306_fu_1781_p3 = p_Val2_54_5_fu_1755_p2[32'd13];

assign tmp_307_fu_1795_p3 = p_Val2_56_5_fu_1789_p2[32'd7];

assign tmp_308_fu_2472_p3 = p_Val2_54_5_reg_3796[32'd14];

assign tmp_311_fu_1862_p3 = p_Val2_54_6_fu_1836_p2[32'd13];

assign tmp_312_fu_1876_p3 = p_Val2_56_6_fu_1870_p2[32'd7];

assign tmp_313_fu_2569_p3 = p_Val2_54_6_reg_3833[32'd14];

assign tmp_316_fu_1943_p3 = p_Val2_54_7_fu_1917_p2[32'd13];

assign tmp_317_fu_1957_p3 = p_Val2_56_7_fu_1951_p2[32'd7];

assign tmp_318_fu_2666_p3 = p_Val2_54_7_reg_3870[32'd14];

assign tmp_cast2_fu_925_p1 = h1_reg_606;

assign tmp_cast_fu_929_p1 = h1_reg_606;

assign tmp_fu_812_p3 = {{newIndex6_mid2_v_fu_802_p4}, {3'd0}};

assign tmp_mid2_fu_793_p1 = tmp_mid2_v_fu_786_p3;

assign tmp_mid2_v_fu_786_p3 = ((exitcond_flatten_reg_3246[0:0] === 1'b1) ? co_9_fu_773_p2 : co_phi_fu_564_p4);

assign tmp_s_fu_824_p3 = {{newIndex6_mid2_v_fu_802_p4}, {1'd0}};

assign underflow_1_fu_2170_p2 = (tmp_284_reg_3653 & tmp3_fu_2164_p2);

assign underflow_2_fu_2267_p2 = (tmp_289_reg_3690 & tmp5_fu_2261_p2);

assign underflow_3_fu_2364_p2 = (tmp_294_reg_3727 & tmp7_fu_2358_p2);

assign underflow_4_fu_2461_p2 = (tmp_299_reg_3764 & tmp9_fu_2455_p2);

assign underflow_5_fu_2558_p2 = (tmp_304_reg_3801 & tmp11_fu_2552_p2);

assign underflow_6_fu_2655_p2 = (tmp_309_reg_3838 & tmp13_fu_2649_p2);

assign underflow_7_fu_2752_p2 = (tmp_314_reg_3875 & tmp15_fu_2746_p2);

assign underflow_fu_2073_p2 = (tmp_279_reg_3616 & tmp1_fu_2067_p2);

assign underflow_not_1_fu_2797_p2 = (tmp4_fu_2793_p2 | p_38_i_i_1_reg_3932);

assign underflow_not_2_fu_2827_p2 = (tmp6_fu_2823_p2 | p_38_i_i_2_reg_3957);

assign underflow_not_3_fu_2857_p2 = (tmp8_fu_2853_p2 | p_38_i_i_3_reg_3982);

assign underflow_not_4_fu_2887_p2 = (tmp10_fu_2883_p2 | p_38_i_i_4_reg_4007);

assign underflow_not_5_fu_2917_p2 = (tmp12_fu_2913_p2 | p_38_i_i_5_reg_4032);

assign underflow_not_6_fu_2947_p2 = (tmp14_fu_2943_p2 | p_38_i_i_6_reg_4057);

assign underflow_not_7_fu_2977_p2 = (tmp16_fu_2973_p2 | p_38_i_i_7_reg_4082);

assign underflow_not_fu_2767_p2 = (tmp2_fu_2763_p2 | p_38_i_i_reg_3907);

assign w6_mid2_fu_3045_p3 = ((tmp_226_fu_3039_p2[0:0] === 1'b1) ? 4'd1 : w6_phi_fu_702_p4);

assign w_10_fu_865_p2 = (w_mid2_reg_3257 + 4'd1);

assign w_11_fu_1044_p2 = (w2_reg_618 + 4'd1);

assign w_12_fu_3154_p2 = (w6_mid2_reg_4127 + 4'd1);

assign w_mid2_fu_751_p3 = ((tmp_219_fu_745_p2[0:0] === 1'b1) ? 4'd1 : w_phi_fu_599_p4);

assign weight_0_V_address0 = tmp_261_cast_fu_1101_p1;

assign weight_1_V_address0 = tmp_261_cast_fu_1101_p1;

assign weight_2_V_address0 = tmp_261_cast_fu_1101_p1;

assign weight_3_V_address0 = tmp_261_cast_fu_1101_p1;

assign weight_4_V_address0 = tmp_261_cast_fu_1101_p1;

assign weight_5_V_address0 = tmp_261_cast_fu_1101_p1;

assign weight_6_V_address0 = tmp_261_cast_fu_1101_p1;

assign weight_7_V_address0 = tmp_261_cast_fu_1101_p1;

always @ (posedge ap_clk) begin
    tmp_cast2_reg_3302[6:4] <= 3'b000;
    tmp_cast_reg_3307[9:4] <= 6'b000000;
    tmp_142_cast1_reg_3315[10:4] <= 7'b0000000;
    tmp_142_cast_reg_3320[13:4] <= 10'b0000000000;
    tmp_143_cast_reg_3338[9:6] <= 4'b0000;
end

endmodule //subconv_1x1_8_p
