$date
	Mon Jun  5 16:45:51 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module peripheral_config_TB $end
$scope module uut $end
$var wire 1 ! SIOC $end
$var wire 1 " SIOD $end
$var wire 4 # addr1 [3:0] $end
$var wire 1 $ clk $end
$var wire 1 % clk1 $end
$var wire 1 & con_clock $end
$var wire 1 ' cs $end
$var wire 16 ( d_in [15:0] $end
$var wire 1 ) en $end
$var wire 1 * enable $end
$var wire 1 + frame_done $end
$var wire 1 , href $end
$var wire 1 - p_clock $end
$var wire 8 . p_data [7:0] $end
$var wire 24 / pixel_data [23:0] $end
$var wire 24 0 pixel_rgb [23:0] $end
$var wire 1 1 pixel_valid $end
$var wire 1 2 rd $end
$var wire 1 3 reset $end
$var wire 1 4 rst $end
$var wire 1 5 rst1 $end
$var wire 1 6 rw $end
$var wire 1 7 vsync $end
$var wire 1 8 wr $end
$var reg 16 9 address [15:0] $end
$var reg 1 : capture $end
$var reg 16 ; data_out [15:0] $end
$var reg 6 < s [5:0] $end
$scope module cc $end
$var wire 1 = enable $end
$var wire 1 , href $end
$var wire 1 & p_clock $end
$var wire 8 > p_data [7:0] $end
$var wire 1 4 rst $end
$var wire 1 7 vsync $end
$var reg 2 ? FSM [1:0] $end
$var reg 1 @ SIOC $end
$var reg 1 A SIOD $end
$var reg 8 B cb [7:0] $end
$var reg 1 C contador $end
$var reg 1 D contframe $end
$var reg 8 E cr [7:0] $end
$var reg 1 F frame_done $end
$var reg 24 G pixel_data [23:0] $end
$var reg 1 H pixel_valid $end
$var reg 8 I y [7:0] $end
$upscope $end
$scope module rom1 $end
$var wire 16 J address [15:0] $end
$var wire 1 & clk $end
$var wire 24 K data_in [23:0] $end
$var wire 1 ) en $end
$var wire 1 2 rd $end
$var wire 1 8 wr $end
$var reg 24 L data_out [23:0] $end
$upscope $end
$scope module cd $end
$var wire 1 % clk $end
$var wire 1 3 reset $end
$var reg 1 M con_clock $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xM
bx L
bx K
bx J
bx I
xH
bx G
xF
bx E
0D
xC
bx B
xA
x@
b0 ?
bz >
x=
bx <
bx ;
x:
bx 9
x8
z7
z6
15
z4
z3
x2
x1
bx 0
bx /
bz .
z-
z,
x+
z*
z)
bx (
x'
x&
0%
z$
bx #
x"
x!
$end
#1
1%
#2
0%
#3
1%
#4
0%
#5
1%
#6
0%
#7
1%
#8
0%
#9
1%
#10
b0 <
0%
18
02
1'
b1 #
b1 (
05
#11
1%
#12
0%
#13
1%
#14
0%
#15
1%
#16
0%
#17
1%
#18
0%
#19
1%
#20
0%
#21
1%
#22
0%
#23
1%
#24
0%
#25
1%
#26
0%
#27
1%
#28
0%
#29
1%
#30
0%
#31
1%
#32
0%
#33
1%
#34
0%
#35
1%
#36
0%
#37
1%
#38
0%
#39
1%
#40
0%
#41
1%
#42
0%
#43
1%
#44
0%
#45
1%
#46
0%
#47
1%
#48
0%
#49
1%
#50
0%
#51
1%
#52
0%
#53
1%
#54
0%
#55
1%
#56
0%
#57
1%
#58
0%
#59
1%
#60
0%
#61
1%
#62
0%
#63
1%
#64
0%
#65
1%
#66
0%
#67
1%
#68
0%
#69
1%
#70
0%
#71
1%
#72
0%
#73
1%
#74
0%
#75
1%
#76
0%
#77
1%
#78
0%
#79
1%
#80
0%
#81
1%
#82
0%
#83
1%
#84
0%
#85
1%
#86
0%
#87
1%
#88
0%
#89
1%
#90
0%
#91
1%
#92
0%
#93
1%
#94
0%
#95
1%
#96
0%
#97
1%
#98
0%
#99
1%
#100
0%
#101
1%
#102
0%
#103
1%
#104
0%
#105
1%
#106
0%
#107
1%
#108
0%
#109
1%
#110
0%
#111
1%
#112
0%
#113
1%
#114
0%
#115
1%
#116
0%
#117
1%
#118
0%
#119
1%
#120
0%
#121
1%
#122
0%
#123
1%
#124
0%
#125
1%
#126
0%
#127
1%
#128
0%
#129
1%
#130
0%
#131
1%
#132
0%
#133
1%
#134
0%
#135
1%
#136
0%
#137
1%
#138
0%
#139
1%
#140
0%
#141
1%
#142
0%
#143
1%
#144
0%
#145
1%
#146
0%
#147
1%
#148
0%
#149
1%
#150
0%
#151
1%
#152
0%
#153
1%
#154
0%
#155
1%
#156
0%
#157
1%
#158
0%
#159
1%
#160
0%
#161
1%
#162
0%
#163
1%
#164
0%
#165
1%
#166
0%
#167
1%
#168
0%
#169
1%
#170
0%
#171
1%
#172
0%
#173
1%
#174
0%
#175
1%
#176
0%
#177
1%
#178
0%
#179
1%
#180
0%
#181
1%
#182
0%
#183
1%
#184
0%
#185
1%
#186
0%
#187
1%
#188
0%
#189
1%
#190
0%
#191
1%
#192
0%
#193
1%
#194
0%
#195
1%
#196
0%
#197
1%
#198
0%
#199
1%
#200
0%
