Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date             : Tue Dec 09 17:27:30 2014
| Host             : BeepBoop running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file Nexys4fpga_power_routed.rpt -pb Nexys4fpga_power_summary_routed.pb
| Design           : Nexys4fpga
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.259  |
| Dynamic (W)              | 0.160  |
| Device Static (W)        | 0.099  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 83.8   |
| Junction Temperature (C) | 26.2   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |        6 |       --- |             --- |
| Slice Logic             |    <0.001 |     2173 |       --- |             --- |
|   LUT as Logic          |    <0.001 |     1008 |     63400 |            1.58 |
|   CARRY4                |    <0.001 |      112 |     15850 |            0.70 |
|   Register              |    <0.001 |      653 |    126800 |            0.51 |
|   F7/F8 Muxes           |    <0.001 |       60 |     63400 |            0.09 |
|   Others                |     0.000 |      129 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        4 |     19000 |            0.02 |
| Signals                 |    <0.001 |     2024 |       --- |             --- |
| Block RAM               |     0.004 |     33.5 |       135 |           24.81 |
| MMCM                    |     0.115 |        1 |         6 |           16.66 |
| DSPs                    |    <0.001 |        2 |       240 |            0.83 |
| I/O                     |     0.034 |       60 |       210 |           28.57 |
| Static Power            |     0.099 |          |           |                 |
| Total                   |     0.259 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.027 |       0.011 |      0.016 |
| Vccaux    |       1.800 |     0.083 |       0.065 |      0.018 |
| Vcco33    |       3.300 |     0.014 |       0.010 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Medium     |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+--------------------------------------+-----------------+
| Clock               | Domain                               | Constraint (ns) |
+---------------------+--------------------------------------+-----------------+
| clk_out1_clk_wizard | vga/clk_wiz/inst/clk_out1_clk_wizard |            40.0 |
| clkfbout_clk_wizard | vga/clk_wiz/inst/clkfbout_clk_wizard |            40.0 |
| sys_clk_pin         | clk                                  |            10.0 |
| sys_clk_pin         | clk_BUFG                             |            10.0 |
+---------------------+--------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------+-----------+
| Name                                      | Power (W) |
+-------------------------------------------+-----------+
| Nexys4fpga                                |     0.160 |
|   DB                                      |    <0.001 |
|   SSB                                     |    <0.001 |
|     Digit0                                |    <0.001 |
|     Digit1                                |    <0.001 |
|     Digit2                                |    <0.001 |
|     Digit4                                |    <0.001 |
|     Digit5                                |    <0.001 |
|     Digit6                                |    <0.001 |
|   aball                                   |     0.005 |
|     amap                                  |     0.004 |
|       maze                                |     0.004 |
|         U0                                |     0.004 |
|           inst_blk_mem_gen                |     0.004 |
|             gnativebmg.native_blk_mem_gen |     0.004 |
|               valid.cstr                  |     0.004 |
|                 bindec_a.bindec_inst_a    |    <0.001 |
|                 bindec_b.bindec_inst_b    |     0.000 |
|                 has_mux_a.A               |    <0.001 |
|                 has_mux_b.B               |    <0.001 |
|                 ramloop[0].ram.r          |     0.004 |
|                   prim_init.ram           |     0.004 |
|                 ramloop[10].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[11].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[12].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[13].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[14].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[15].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[16].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[17].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[18].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[1].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[2].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[3].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[4].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[5].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[6].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[7].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[8].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[9].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|   accelCtl                                |     0.003 |
|     ADXL_Control                          |     0.002 |
|       SPI_Interface                       |    <0.001 |
|     Accel_Calculation                     |    <0.001 |
|   ticker                                  |     0.001 |
|   vga                                     |     0.116 |
|     clk_wiz                               |     0.115 |
|       inst                                |     0.115 |
|     dtg                                   |    <0.001 |
|     icon                                  |    <0.001 |
|       irom                                |    <0.001 |
|         U0                                |    <0.001 |
|           synth_options.dist_mem_inst     |    <0.001 |
|             gen_rom.rom_inst              |    <0.001 |
|     img                                   |    <0.001 |
|       skrom                               |    <0.001 |
|         U0                                |    <0.001 |
|           inst_blk_mem_gen                |    <0.001 |
|             gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                  |    <0.001 |
|                 bindec_a.bindec_inst_a    |     0.000 |
|                 has_mux_a.A               |    <0.001 |
|                 ramloop[0].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[10].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[11].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[12].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[13].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[14].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[1].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[2].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[3].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[4].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[5].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[6].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[7].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[8].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[9].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
+-------------------------------------------+-----------+


