22:04:41 INFO  : Launching XSCT server: xsct -n  -interactive /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/temp_xsdb_launch_script.tcl
22:04:41 INFO  : Platform repository initialization has completed.
22:04:41 INFO  : Registering command handlers for Vitis TCF services
22:04:45 INFO  : XSCT server has started successfully.
22:04:51 INFO  : Successfully done setting XSCT server connection channel  
22:04:51 INFO  : plnx-install-location is set to ''
22:04:51 INFO  : Successfully done query RDI_DATADIR 
22:04:51 INFO  : Successfully done setting workspace for the tool. 
22:06:50 INFO  : Result from executing command 'getProjects': top_wrapper
22:06:50 INFO  : Result from executing command 'getPlatforms': 
22:06:50 WARN  : An unexpected exception occurred in the module 'platform project logging'
22:06:50 INFO  : Platform 'top_wrapper' is added to custom repositories.
22:06:58 INFO  : Platform 'top_wrapper' is added to custom repositories.
22:07:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
22:07:43 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
22:08:19 INFO  : Result from executing command 'getProjects': top_wrapper
22:08:19 INFO  : Result from executing command 'getPlatforms': top_wrapper|/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/top_wrapper.xpfm
22:08:22 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
22:08:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:33 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
22:08:33 INFO  : 'jtag frequency' command is executed.
22:08:33 INFO  : Context for 'APU' is selected.
22:08:33 INFO  : System reset is completed.
22:08:36 INFO  : 'after 3000' command is executed.
22:08:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
22:08:38 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
22:08:38 INFO  : Context for 'APU' is selected.
22:08:38 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
22:08:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:08:38 INFO  : Context for 'APU' is selected.
22:08:38 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
22:08:39 INFO  : 'ps7_init' command is executed.
22:08:39 INFO  : 'ps7_post_config' command is executed.
22:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:39 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:08:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:08:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

22:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:39 INFO  : 'con' command is executed.
22:08:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:08:39 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
22:10:09 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
22:10:23 INFO  : Disconnected from the channel tcfchan#1.
22:10:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:24 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
22:10:24 INFO  : 'jtag frequency' command is executed.
22:10:24 INFO  : Context for 'APU' is selected.
22:10:24 INFO  : System reset is completed.
22:10:27 INFO  : 'after 3000' command is executed.
22:10:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
22:10:29 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
22:10:29 INFO  : Context for 'APU' is selected.
22:10:29 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
22:10:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:29 INFO  : Context for 'APU' is selected.
22:10:29 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
22:10:29 INFO  : 'ps7_init' command is executed.
22:10:29 INFO  : 'ps7_post_config' command is executed.
22:10:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:30 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:30 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:30 INFO  : 'con' command is executed.
22:10:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:10:30 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
22:11:04 INFO  : Disconnected from the channel tcfchan#3.
22:11:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:11:14 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:11:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:21 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
22:11:21 INFO  : 'jtag frequency' command is executed.
22:11:21 INFO  : Context for 'APU' is selected.
22:11:21 INFO  : System reset is completed.
22:11:24 INFO  : 'after 3000' command is executed.
22:11:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
22:11:26 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
22:11:26 INFO  : Context for 'APU' is selected.
22:11:26 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
22:11:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:26 INFO  : Context for 'APU' is selected.
22:11:26 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
22:11:27 INFO  : 'ps7_init' command is executed.
22:11:27 INFO  : 'ps7_post_config' command is executed.
22:11:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:27 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:27 INFO  : 'con' command is executed.
22:11:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:11:27 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
22:12:07 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
22:12:13 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
22:12:20 INFO  : Disconnected from the channel tcfchan#4.
22:12:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:21 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
22:12:21 ERROR : port closed
22:12:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:12:21 ERROR : port closed
22:12:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:26 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
22:12:26 INFO  : 'jtag frequency' command is executed.
22:12:26 INFO  : Context for 'APU' is selected.
22:12:26 INFO  : System reset is completed.
22:12:29 INFO  : 'after 3000' command is executed.
22:12:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
22:12:32 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
22:12:32 INFO  : Context for 'APU' is selected.
22:12:32 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
22:12:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:32 INFO  : Context for 'APU' is selected.
22:12:32 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
22:12:32 INFO  : 'ps7_init' command is executed.
22:12:32 INFO  : 'ps7_post_config' command is executed.
22:12:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:32 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:32 INFO  : 'con' command is executed.
22:12:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:12:32 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
12:24:55 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
12:33:55 INFO  : Disconnected from the channel tcfchan#5.
12:33:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:59 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
12:33:59 INFO  : 'jtag frequency' command is executed.
12:33:59 INFO  : Context for 'APU' is selected.
12:33:59 INFO  : System reset is completed.
12:34:02 INFO  : 'after 3000' command is executed.
12:34:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
12:34:04 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
12:34:04 INFO  : Context for 'APU' is selected.
12:34:04 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
12:34:04 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:04 INFO  : Context for 'APU' is selected.
12:34:04 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
12:34:04 INFO  : 'ps7_init' command is executed.
12:34:04 INFO  : 'ps7_post_config' command is executed.
12:34:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:04 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:04 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:04 INFO  : 'con' command is executed.
12:34:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:34:04 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
12:34:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
12:34:14 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
12:34:26 INFO  : Disconnected from the channel tcfchan#6.
12:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:27 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
12:34:27 INFO  : 'jtag frequency' command is executed.
12:34:27 INFO  : Context for 'APU' is selected.
12:34:27 INFO  : System reset is completed.
12:34:30 INFO  : 'after 3000' command is executed.
12:34:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
12:34:33 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
12:34:33 INFO  : Context for 'APU' is selected.
12:34:33 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
12:34:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:33 INFO  : Context for 'APU' is selected.
12:34:33 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
12:34:33 INFO  : 'ps7_init' command is executed.
12:34:33 INFO  : 'ps7_post_config' command is executed.
12:34:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:33 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:33 INFO  : 'con' command is executed.
12:34:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:34:33 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
12:37:21 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
12:37:42 INFO  : Disconnected from the channel tcfchan#7.
12:37:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:37:45 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:37:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:52 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
12:37:52 INFO  : 'jtag frequency' command is executed.
12:37:52 INFO  : Context for 'APU' is selected.
12:37:52 INFO  : System reset is completed.
12:37:55 INFO  : 'after 3000' command is executed.
12:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
12:37:58 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
12:37:58 INFO  : Context for 'APU' is selected.
12:37:58 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
12:37:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:58 INFO  : Context for 'APU' is selected.
12:37:58 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
12:37:58 INFO  : 'ps7_init' command is executed.
12:37:58 INFO  : 'ps7_post_config' command is executed.
12:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:58 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:37:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:58 INFO  : 'con' command is executed.
12:37:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:37:58 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
15:46:32 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
15:46:42 INFO  : Disconnected from the channel tcfchan#8.
15:46:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:43 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
15:46:43 INFO  : 'jtag frequency' command is executed.
15:46:43 INFO  : Context for 'APU' is selected.
15:46:43 INFO  : System reset is completed.
15:46:46 INFO  : 'after 3000' command is executed.
15:46:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
15:46:48 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
15:46:48 INFO  : Context for 'APU' is selected.
15:46:48 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
15:46:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:48 INFO  : Context for 'APU' is selected.
15:46:48 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
15:46:49 INFO  : 'ps7_init' command is executed.
15:46:49 INFO  : 'ps7_post_config' command is executed.
15:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:49 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:49 INFO  : 'con' command is executed.
15:46:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:46:49 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
15:50:35 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
15:51:03 INFO  : Disconnected from the channel tcfchan#9.
15:51:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:04 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
15:51:04 INFO  : 'jtag frequency' command is executed.
15:51:04 INFO  : Context for 'APU' is selected.
15:51:04 INFO  : System reset is completed.
15:51:07 INFO  : 'after 3000' command is executed.
15:51:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
15:51:09 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
15:51:09 INFO  : Context for 'APU' is selected.
15:51:09 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
15:51:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:09 INFO  : Context for 'APU' is selected.
15:51:09 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
15:51:09 INFO  : 'ps7_init' command is executed.
15:51:09 INFO  : 'ps7_post_config' command is executed.
15:51:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:10 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:10 INFO  : 'con' command is executed.
15:51:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:51:10 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
15:51:37 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
15:51:45 INFO  : Disconnected from the channel tcfchan#10.
15:51:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:51:55 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:52:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:02 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
15:52:02 INFO  : 'jtag frequency' command is executed.
15:52:02 INFO  : Context for 'APU' is selected.
15:52:02 INFO  : System reset is completed.
15:52:05 INFO  : 'after 3000' command is executed.
15:52:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
15:52:07 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
15:52:07 INFO  : Context for 'APU' is selected.
15:52:07 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
15:52:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:07 INFO  : Context for 'APU' is selected.
15:52:07 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
15:52:07 INFO  : 'ps7_init' command is executed.
15:52:07 INFO  : 'ps7_post_config' command is executed.
15:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:07 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:08 INFO  : 'con' command is executed.
15:52:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:52:08 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
19:48:45 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
19:48:55 INFO  : Disconnected from the channel tcfchan#11.
19:48:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:58 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
19:48:58 INFO  : 'jtag frequency' command is executed.
19:48:58 INFO  : Context for 'APU' is selected.
19:48:58 INFO  : System reset is completed.
19:49:01 INFO  : 'after 3000' command is executed.
19:49:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
19:49:03 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
19:49:03 INFO  : Context for 'APU' is selected.
19:49:03 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
19:49:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:03 INFO  : Context for 'APU' is selected.
19:49:03 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
19:49:04 INFO  : 'ps7_init' command is executed.
19:49:04 INFO  : 'ps7_post_config' command is executed.
19:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:04 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:04 INFO  : 'con' command is executed.
19:49:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:49:04 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
19:51:45 INFO  : Disconnected from the channel tcfchan#12.
19:51:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:46 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
19:51:46 INFO  : 'jtag frequency' command is executed.
19:51:46 INFO  : Context for 'APU' is selected.
19:51:46 INFO  : System reset is completed.
19:51:49 INFO  : 'after 3000' command is executed.
19:51:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
19:51:51 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
19:51:51 INFO  : Context for 'APU' is selected.
19:51:51 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
19:51:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:51 INFO  : Context for 'APU' is selected.
19:51:51 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
19:51:51 INFO  : 'ps7_init' command is executed.
19:51:51 INFO  : 'ps7_post_config' command is executed.
19:51:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:52 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:51:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:51:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

19:51:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:52 INFO  : 'con' command is executed.
19:51:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:51:52 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
19:56:57 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
19:57:13 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
19:57:20 INFO  : Disconnected from the channel tcfchan#13.
19:57:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:21 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
19:57:21 INFO  : 'jtag frequency' command is executed.
19:57:21 INFO  : Context for 'APU' is selected.
19:57:21 INFO  : System reset is completed.
19:57:24 INFO  : 'after 3000' command is executed.
19:57:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
19:57:27 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
19:57:27 INFO  : Context for 'APU' is selected.
19:57:27 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
19:57:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:27 INFO  : Context for 'APU' is selected.
19:57:27 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
19:57:27 INFO  : 'ps7_init' command is executed.
19:57:27 INFO  : 'ps7_post_config' command is executed.
19:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:27 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:27 INFO  : 'con' command is executed.
19:57:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:57:27 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
19:58:16 INFO  : Disconnected from the channel tcfchan#14.
19:58:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:58:27 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:58:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:32 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
19:58:32 INFO  : 'jtag frequency' command is executed.
19:58:32 INFO  : Context for 'APU' is selected.
19:58:32 INFO  : System reset is completed.
19:58:35 INFO  : 'after 3000' command is executed.
19:58:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
19:58:37 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
19:58:37 INFO  : Context for 'APU' is selected.
19:58:37 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
19:58:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:37 INFO  : Context for 'APU' is selected.
19:58:37 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
19:58:37 INFO  : 'ps7_init' command is executed.
19:58:37 INFO  : 'ps7_post_config' command is executed.
19:58:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:38 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:38 INFO  : 'con' command is executed.
19:58:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:58:38 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
19:59:37 INFO  : Disconnected from the channel tcfchan#15.
19:59:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:40 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
19:59:40 INFO  : 'jtag frequency' command is executed.
19:59:40 INFO  : Context for 'APU' is selected.
19:59:40 INFO  : System reset is completed.
19:59:43 INFO  : 'after 3000' command is executed.
19:59:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
19:59:45 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
19:59:45 INFO  : Context for 'APU' is selected.
19:59:45 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
19:59:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:45 INFO  : Context for 'APU' is selected.
19:59:45 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
19:59:46 INFO  : 'ps7_init' command is executed.
19:59:46 INFO  : 'ps7_post_config' command is executed.
19:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:46 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:46 INFO  : 'con' command is executed.
19:59:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:59:46 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
19:59:59 INFO  : Disconnected from the channel tcfchan#16.
20:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:00 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
20:00:00 INFO  : 'jtag frequency' command is executed.
20:00:00 INFO  : Context for 'APU' is selected.
20:00:00 INFO  : System reset is completed.
20:00:03 INFO  : 'after 3000' command is executed.
20:00:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
20:00:05 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
20:00:05 INFO  : Context for 'APU' is selected.
20:00:05 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
20:00:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:05 INFO  : Context for 'APU' is selected.
20:00:05 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
20:00:05 INFO  : 'ps7_init' command is executed.
20:00:05 INFO  : 'ps7_post_config' command is executed.
20:00:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:05 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:05 INFO  : 'con' command is executed.
20:00:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:00:05 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
20:33:44 INFO  : Hardware specification for platform project 'top_wrapper' is updated.
20:33:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
20:34:01 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
20:34:23 INFO  : Result from executing command 'getProjects': top_wrapper
20:34:23 INFO  : Result from executing command 'getPlatforms': top_wrapper|/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/top_wrapper.xpfm
20:34:27 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
20:34:38 INFO  : Disconnected from the channel tcfchan#17.
20:34:39 INFO  : The hardware specification used by project 'spi_and_LVDS_tests' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:34:39 INFO  : The file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit' stored in project is removed.
20:34:39 INFO  : The updated bitstream files are copied from platform to folder '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream' in project 'spi_and_LVDS_tests'.
20:34:39 INFO  : The file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:34:45 INFO  : The updated ps init files are copied from platform to folder '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit' in project 'spi_and_LVDS_tests'.
20:34:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:46 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
20:34:46 INFO  : 'jtag frequency' command is executed.
20:34:46 INFO  : Context for 'APU' is selected.
20:34:46 INFO  : System reset is completed.
20:34:49 INFO  : 'after 3000' command is executed.
20:34:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
20:34:51 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
20:34:51 INFO  : Context for 'APU' is selected.
20:34:51 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
20:34:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:51 INFO  : Context for 'APU' is selected.
20:34:51 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
20:34:51 INFO  : 'ps7_init' command is executed.
20:34:51 INFO  : 'ps7_post_config' command is executed.
20:34:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:51 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:51 INFO  : 'con' command is executed.
20:34:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:34:51 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
20:51:22 INFO  : Hardware specification for platform project 'top_wrapper' is updated.
20:51:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
20:51:52 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
20:52:01 INFO  : Disconnected from the channel tcfchan#19.
20:52:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:02 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
20:52:02 INFO  : 'jtag frequency' command is executed.
20:52:02 INFO  : Context for 'APU' is selected.
20:52:02 INFO  : System reset is completed.
20:52:05 INFO  : 'after 3000' command is executed.
20:52:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
20:52:08 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
20:52:08 INFO  : Context for 'APU' is selected.
20:52:08 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
20:52:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:08 INFO  : Context for 'APU' is selected.
20:52:08 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
20:52:08 INFO  : 'ps7_init' command is executed.
20:52:08 INFO  : 'ps7_post_config' command is executed.
20:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:08 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:08 INFO  : 'con' command is executed.
20:52:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:52:08 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
23:45:41 INFO  : Hardware specification for platform project 'top_wrapper' is updated.
23:46:04 INFO  : Result from executing command 'getProjects': top_wrapper
23:46:04 INFO  : Result from executing command 'getPlatforms': top_wrapper|/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/top_wrapper.xpfm
23:46:08 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
23:46:55 INFO  : The hardware specification used by project 'spi_and_LVDS_tests' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:46:55 INFO  : The file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit' stored in project is removed.
23:46:55 INFO  : The updated bitstream files are copied from platform to folder '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream' in project 'spi_and_LVDS_tests'.
23:46:55 INFO  : The file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' stored in project is removed.
23:47:01 INFO  : The updated ps init files are copied from platform to folder '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit' in project 'spi_and_LVDS_tests'.
23:47:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
23:47:06 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
23:47:17 INFO  : Disconnected from the channel tcfchan#20.
23:47:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:18 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
23:47:18 ERROR : port closed
23:47:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:47:18 ERROR : port closed
23:47:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:23 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
23:47:23 INFO  : 'jtag frequency' command is executed.
23:47:23 INFO  : Context for 'APU' is selected.
23:47:23 INFO  : System reset is completed.
23:47:26 INFO  : 'after 3000' command is executed.
23:47:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
23:47:29 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
23:47:29 INFO  : Context for 'APU' is selected.
23:47:29 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
23:47:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:29 INFO  : Context for 'APU' is selected.
23:47:29 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
23:47:29 INFO  : 'ps7_init' command is executed.
23:47:29 INFO  : 'ps7_post_config' command is executed.
23:47:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:29 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:29 INFO  : 'con' command is executed.
23:47:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:47:29 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:37:22 INFO  : Hardware specification for platform project 'top_wrapper' is updated.
11:45:55 INFO  : Result from executing command 'getProjects': top_wrapper
11:45:55 INFO  : Result from executing command 'getPlatforms': top_wrapper|/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/top_wrapper.xpfm
11:45:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:45:58 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:45:59 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:46:01 INFO  : Updating application flags with new BSP settings...
11:46:01 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
11:47:16 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:47:16 INFO  : Updating application flags with new BSP settings...
11:47:16 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
11:48:25 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:48:25 INFO  : Updating application flags with new BSP settings...
11:48:25 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
11:48:56 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:48:56 INFO  : Updating application flags with new BSP settings...
11:48:56 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
11:51:13 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:51:13 INFO  : Updating application flags with new BSP settings...
11:51:13 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
11:51:35 INFO  : Disconnected from the channel tcfchan#22.
11:51:36 INFO  : The hardware specification used by project 'spi_and_LVDS_tests' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
11:51:36 INFO  : The file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit' stored in project is removed.
11:51:36 INFO  : The updated bitstream files are copied from platform to folder '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream' in project 'spi_and_LVDS_tests'.
11:51:36 INFO  : The file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:51:42 INFO  : The updated ps init files are copied from platform to folder '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit' in project 'spi_and_LVDS_tests'.
11:51:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:43 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:51:43 INFO  : 'jtag frequency' command is executed.
11:51:43 INFO  : Context for 'APU' is selected.
11:51:43 INFO  : System reset is completed.
11:51:46 INFO  : 'after 3000' command is executed.
11:51:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:51:48 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:51:48 INFO  : Context for 'APU' is selected.
11:51:48 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:51:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:48 INFO  : Context for 'APU' is selected.
11:51:48 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:51:48 INFO  : 'ps7_init' command is executed.
11:51:48 INFO  : 'ps7_post_config' command is executed.
11:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:49 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:49 INFO  : 'con' command is executed.
11:51:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:51:49 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:52:46 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:52:46 INFO  : Updating application flags with new BSP settings...
11:52:46 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
11:52:53 INFO  : Disconnected from the channel tcfchan#24.
11:52:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:53:03 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:53:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:11 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:53:11 INFO  : 'jtag frequency' command is executed.
11:53:11 INFO  : Context for 'APU' is selected.
11:53:11 INFO  : System reset is completed.
11:53:14 INFO  : 'after 3000' command is executed.
11:53:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:53:16 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:53:17 INFO  : Context for 'APU' is selected.
11:53:17 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:53:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:17 INFO  : Context for 'APU' is selected.
11:53:17 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:53:17 INFO  : 'ps7_init' command is executed.
11:53:17 INFO  : 'ps7_post_config' command is executed.
11:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:17 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:17 INFO  : 'con' command is executed.
11:53:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:53:17 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:55:20 INFO  : Disconnected from the channel tcfchan#25.
11:55:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:21 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:55:21 INFO  : 'jtag frequency' command is executed.
11:55:21 INFO  : Context for 'APU' is selected.
11:55:21 INFO  : System reset is completed.
11:55:24 INFO  : 'after 3000' command is executed.
11:55:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:55:27 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:55:27 INFO  : Context for 'APU' is selected.
11:55:27 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:55:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:55:27 INFO  : Context for 'APU' is selected.
11:55:27 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:55:27 INFO  : 'ps7_init' command is executed.
11:55:27 INFO  : 'ps7_post_config' command is executed.
11:55:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:27 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:55:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:55:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:55:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:27 INFO  : 'con' command is executed.
11:55:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:55:27 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
20:20:47 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
20:20:47 INFO  : Updating application flags with new BSP settings...
20:20:47 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
20:24:38 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
20:24:38 INFO  : Updating application flags with new BSP settings...
20:24:38 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
20:26:47 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
20:26:47 INFO  : Updating application flags with new BSP settings...
20:26:47 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
20:28:36 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
20:28:36 INFO  : Updating application flags with new BSP settings...
20:28:36 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
20:29:13 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
20:29:13 INFO  : Updating application flags with new BSP settings...
20:29:13 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
20:29:57 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
20:29:57 INFO  : Updating application flags with new BSP settings...
20:29:57 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
20:41:49 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
20:41:49 INFO  : Updating application flags with new BSP settings...
20:41:49 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
20:42:39 INFO  : Disconnected from the channel tcfchan#26.
20:42:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:40 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
20:42:40 INFO  : 'jtag frequency' command is executed.
20:42:40 INFO  : Context for 'APU' is selected.
20:42:40 INFO  : System reset is completed.
20:42:43 INFO  : 'after 3000' command is executed.
20:42:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
20:42:45 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
20:42:45 INFO  : Context for 'APU' is selected.
20:42:45 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
20:42:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:45 INFO  : Context for 'APU' is selected.
20:42:45 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
20:42:46 INFO  : 'ps7_init' command is executed.
20:42:46 INFO  : 'ps7_post_config' command is executed.
20:42:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:46 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:46 INFO  : 'con' command is executed.
20:42:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:42:46 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
20:46:00 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
20:46:00 INFO  : Updating application flags with new BSP settings...
20:46:00 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
20:46:07 INFO  : Disconnected from the channel tcfchan#27.
20:46:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:46:18 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:46:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:28 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
20:46:28 INFO  : 'jtag frequency' command is executed.
20:46:28 INFO  : Context for 'APU' is selected.
20:46:28 INFO  : System reset is completed.
20:46:31 INFO  : 'after 3000' command is executed.
20:46:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
20:46:33 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
20:46:33 INFO  : Context for 'APU' is selected.
20:46:33 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
20:46:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:33 INFO  : Context for 'APU' is selected.
20:46:33 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
20:46:33 INFO  : 'ps7_init' command is executed.
20:46:33 INFO  : 'ps7_post_config' command is executed.
20:46:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:33 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:34 INFO  : 'con' command is executed.
20:46:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:46:34 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
20:47:24 INFO  : Disconnected from the channel tcfchan#28.
20:47:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:25 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
20:47:25 ERROR : port closed
20:47:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:47:25 ERROR : port closed
20:47:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:28 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
20:47:28 INFO  : 'jtag frequency' command is executed.
20:47:28 INFO  : Context for 'APU' is selected.
20:47:28 INFO  : System reset is completed.
20:47:31 INFO  : 'after 3000' command is executed.
20:47:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
20:47:33 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
20:47:33 INFO  : Context for 'APU' is selected.
20:47:33 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
20:47:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:47:33 INFO  : Context for 'APU' is selected.
20:47:33 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
20:47:34 INFO  : 'ps7_init' command is executed.
20:47:34 INFO  : 'ps7_post_config' command is executed.
20:47:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:34 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:47:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:47:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

20:47:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:34 INFO  : 'con' command is executed.
20:47:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:47:34 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
20:48:15 INFO  : Disconnected from the channel tcfchan#29.
20:48:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:48:18 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:48:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:20 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
20:48:20 INFO  : 'jtag frequency' command is executed.
20:48:20 INFO  : Context for 'APU' is selected.
20:48:20 INFO  : System reset is completed.
20:48:23 INFO  : 'after 3000' command is executed.
20:48:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
20:48:26 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
20:48:26 INFO  : Context for 'APU' is selected.
20:48:26 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
20:48:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:26 INFO  : Context for 'APU' is selected.
20:48:26 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
20:48:26 INFO  : 'ps7_init' command is executed.
20:48:26 INFO  : 'ps7_post_config' command is executed.
20:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:26 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:26 INFO  : 'con' command is executed.
20:48:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:48:26 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
20:49:54 INFO  : Disconnected from the channel tcfchan#30.
20:49:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:50:04 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:50:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:09 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
20:50:09 INFO  : 'jtag frequency' command is executed.
20:50:09 INFO  : Context for 'APU' is selected.
20:50:09 INFO  : System reset is completed.
20:50:12 INFO  : 'after 3000' command is executed.
20:50:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
20:50:15 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
20:50:15 INFO  : Context for 'APU' is selected.
20:50:15 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
20:50:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:15 INFO  : Context for 'APU' is selected.
20:50:15 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
20:50:15 INFO  : 'ps7_init' command is executed.
20:50:15 INFO  : 'ps7_post_config' command is executed.
20:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:15 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:15 INFO  : 'con' command is executed.
20:50:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:50:15 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
20:50:29 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
20:50:29 INFO  : Updating application flags with new BSP settings...
20:50:29 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
20:50:33 INFO  : Disconnected from the channel tcfchan#31.
20:50:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:34 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
20:50:34 INFO  : 'jtag frequency' command is executed.
20:50:34 INFO  : Context for 'APU' is selected.
20:50:34 INFO  : System reset is completed.
20:50:37 INFO  : 'after 3000' command is executed.
20:50:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
20:50:40 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
20:50:40 INFO  : Context for 'APU' is selected.
20:50:40 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
20:50:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:40 INFO  : Context for 'APU' is selected.
20:50:40 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
20:50:40 INFO  : 'ps7_init' command is executed.
20:50:40 INFO  : 'ps7_post_config' command is executed.
20:50:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:40 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:40 INFO  : 'con' command is executed.
20:50:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:50:40 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
22:10:22 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
22:10:22 INFO  : Updating application flags with new BSP settings...
22:10:22 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
22:10:36 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
22:10:36 INFO  : Updating application flags with new BSP settings...
22:10:37 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
22:15:36 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
22:15:36 INFO  : Updating application flags with new BSP settings...
22:15:36 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
22:16:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
22:16:06 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
22:16:12 INFO  : Disconnected from the channel tcfchan#32.
22:16:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:16:22 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:16:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:29 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
22:16:29 INFO  : 'jtag frequency' command is executed.
22:16:29 INFO  : Context for 'APU' is selected.
22:16:29 INFO  : System reset is completed.
22:16:32 INFO  : 'after 3000' command is executed.
22:16:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
22:16:34 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
22:16:34 INFO  : Context for 'APU' is selected.
22:16:34 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
22:16:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:34 INFO  : Context for 'APU' is selected.
22:16:34 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
22:16:35 INFO  : 'ps7_init' command is executed.
22:16:35 INFO  : 'ps7_post_config' command is executed.
22:16:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:35 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:35 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:35 INFO  : 'con' command is executed.
22:16:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:16:35 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
22:17:10 INFO  : Disconnected from the channel tcfchan#33.
22:17:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:13 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
22:17:13 INFO  : 'jtag frequency' command is executed.
22:17:13 INFO  : Context for 'APU' is selected.
22:17:14 INFO  : System reset is completed.
22:17:17 INFO  : 'after 3000' command is executed.
22:17:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
22:17:19 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
22:17:19 INFO  : Context for 'APU' is selected.
22:17:19 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
22:17:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:19 INFO  : Context for 'APU' is selected.
22:17:19 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
22:17:19 INFO  : 'ps7_init' command is executed.
22:17:19 INFO  : 'ps7_post_config' command is executed.
22:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:19 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:19 INFO  : 'con' command is executed.
22:17:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:17:19 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
22:19:50 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
22:19:50 INFO  : Updating application flags with new BSP settings...
22:19:50 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
22:20:22 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
22:20:22 INFO  : Updating application flags with new BSP settings...
22:20:22 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
22:20:43 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
22:20:43 INFO  : Updating application flags with new BSP settings...
22:20:43 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
22:20:55 INFO  : Disconnected from the channel tcfchan#34.
22:20:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:20:57 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:21:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:04 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
22:21:04 INFO  : 'jtag frequency' command is executed.
22:21:04 INFO  : Context for 'APU' is selected.
22:21:04 INFO  : System reset is completed.
22:21:07 INFO  : 'after 3000' command is executed.
22:21:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
22:21:09 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
22:21:09 INFO  : Context for 'APU' is selected.
22:21:09 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
22:21:09 INFO  : 'configparams force-mem-access 1' command is executed.
22:21:09 INFO  : Context for 'APU' is selected.
22:21:09 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
22:21:09 INFO  : 'ps7_init' command is executed.
22:21:09 INFO  : 'ps7_post_config' command is executed.
22:21:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:09 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:21:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:21:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

22:21:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:09 INFO  : 'con' command is executed.
22:21:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:21:09 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
22:22:19 INFO  : Disconnected from the channel tcfchan#35.
22:22:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:20 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
22:22:20 INFO  : 'jtag frequency' command is executed.
22:22:20 INFO  : Context for 'APU' is selected.
22:22:20 INFO  : System reset is completed.
22:22:23 INFO  : 'after 3000' command is executed.
22:22:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
22:22:26 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
22:22:26 INFO  : Context for 'APU' is selected.
22:22:26 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
22:22:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:26 INFO  : Context for 'APU' is selected.
22:22:26 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
22:22:26 INFO  : 'ps7_init' command is executed.
22:22:26 INFO  : 'ps7_post_config' command is executed.
22:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:26 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:26 INFO  : 'con' command is executed.
22:22:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:22:26 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
23:24:24 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
23:24:24 INFO  : Updating application flags with new BSP settings...
23:24:24 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:27:08 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
23:27:08 INFO  : Updating application flags with new BSP settings...
23:27:08 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:28:44 INFO  : Disconnected from the channel tcfchan#36.
23:28:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:45 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
23:28:45 INFO  : 'jtag frequency' command is executed.
23:28:45 INFO  : Context for 'APU' is selected.
23:28:46 INFO  : System reset is completed.
23:28:49 INFO  : 'after 3000' command is executed.
23:28:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
23:28:51 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
23:28:51 INFO  : Context for 'APU' is selected.
23:28:51 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
23:28:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:51 INFO  : Context for 'APU' is selected.
23:28:51 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
23:28:51 INFO  : 'ps7_init' command is executed.
23:28:51 INFO  : 'ps7_post_config' command is executed.
23:28:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:51 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:51 INFO  : 'con' command is executed.
23:28:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:28:51 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
23:30:28 INFO  : Disconnected from the channel tcfchan#37.
23:30:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:30:38 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:30:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:46 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
23:30:46 INFO  : 'jtag frequency' command is executed.
23:30:46 INFO  : Context for 'APU' is selected.
23:30:46 INFO  : System reset is completed.
23:30:49 INFO  : 'after 3000' command is executed.
23:30:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
23:30:51 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
23:30:51 INFO  : Context for 'APU' is selected.
23:30:51 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
23:30:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:51 INFO  : Context for 'APU' is selected.
23:30:51 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
23:30:51 INFO  : 'ps7_init' command is executed.
23:30:51 INFO  : 'ps7_post_config' command is executed.
23:30:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:52 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

23:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:52 INFO  : 'con' command is executed.
23:30:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:30:52 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
23:31:28 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
23:31:28 INFO  : Updating application flags with new BSP settings...
23:31:28 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:31:44 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
23:31:44 INFO  : Updating application flags with new BSP settings...
23:31:44 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:31:52 INFO  : Disconnected from the channel tcfchan#38.
23:31:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:32:02 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:32:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:05 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
23:32:05 INFO  : 'jtag frequency' command is executed.
23:32:05 INFO  : Context for 'APU' is selected.
23:32:05 INFO  : System reset is completed.
23:32:08 INFO  : 'after 3000' command is executed.
23:32:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
23:32:10 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
23:32:10 INFO  : Context for 'APU' is selected.
23:32:10 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
23:32:10 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:10 INFO  : Context for 'APU' is selected.
23:32:10 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
23:32:10 INFO  : 'ps7_init' command is executed.
23:32:10 INFO  : 'ps7_post_config' command is executed.
23:32:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:11 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:11 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

23:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:11 INFO  : 'con' command is executed.
23:32:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:32:11 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
23:34:17 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
23:34:17 INFO  : Updating application flags with new BSP settings...
23:34:17 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:34:24 INFO  : Disconnected from the channel tcfchan#39.
23:34:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:34:34 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:34:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:38 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
23:34:38 INFO  : 'jtag frequency' command is executed.
23:34:38 INFO  : Context for 'APU' is selected.
23:34:38 INFO  : System reset is completed.
23:34:41 INFO  : 'after 3000' command is executed.
23:34:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
23:34:43 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
23:34:43 INFO  : Context for 'APU' is selected.
23:34:43 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
23:34:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:43 INFO  : Context for 'APU' is selected.
23:34:43 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
23:34:44 INFO  : 'ps7_init' command is executed.
23:34:44 INFO  : 'ps7_post_config' command is executed.
23:34:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:44 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:44 INFO  : 'con' command is executed.
23:34:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:34:44 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
23:36:50 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
23:36:50 INFO  : Updating application flags with new BSP settings...
23:36:50 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:36:56 INFO  : Disconnected from the channel tcfchan#40.
23:36:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:37:06 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:37:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:10 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
23:37:10 INFO  : 'jtag frequency' command is executed.
23:37:10 INFO  : Context for 'APU' is selected.
23:37:10 INFO  : System reset is completed.
23:37:13 INFO  : 'after 3000' command is executed.
23:37:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
23:37:15 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
23:37:15 INFO  : Context for 'APU' is selected.
23:37:15 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
23:37:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:37:15 INFO  : Context for 'APU' is selected.
23:37:15 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
23:37:15 INFO  : 'ps7_init' command is executed.
23:37:15 INFO  : 'ps7_post_config' command is executed.
23:37:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:15 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:37:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:15 INFO  : 'con' command is executed.
23:37:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:37:15 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
23:37:56 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
23:37:56 INFO  : Updating application flags with new BSP settings...
23:37:56 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:38:03 INFO  : Disconnected from the channel tcfchan#41.
23:38:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:06 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
23:38:06 INFO  : 'jtag frequency' command is executed.
23:38:06 INFO  : Context for 'APU' is selected.
23:38:06 INFO  : System reset is completed.
23:38:09 INFO  : 'after 3000' command is executed.
23:38:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
23:38:12 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
23:38:12 INFO  : Context for 'APU' is selected.
23:38:12 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
23:38:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:12 INFO  : Context for 'APU' is selected.
23:38:12 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
23:38:12 INFO  : 'ps7_init' command is executed.
23:38:12 INFO  : 'ps7_post_config' command is executed.
23:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:12 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:12 INFO  : 'con' command is executed.
23:38:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:38:12 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
23:38:25 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
23:38:25 INFO  : Updating application flags with new BSP settings...
23:38:25 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:38:28 INFO  : Disconnected from the channel tcfchan#42.
23:38:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:38:38 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:38:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:41 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
23:38:41 INFO  : 'jtag frequency' command is executed.
23:38:41 INFO  : Context for 'APU' is selected.
23:38:41 INFO  : System reset is completed.
23:38:44 INFO  : 'after 3000' command is executed.
23:38:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
23:38:46 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
23:38:46 INFO  : Context for 'APU' is selected.
23:38:46 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
23:38:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:46 INFO  : Context for 'APU' is selected.
23:38:46 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
23:38:46 INFO  : 'ps7_init' command is executed.
23:38:46 INFO  : 'ps7_post_config' command is executed.
23:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:47 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:47 INFO  : 'con' command is executed.
23:38:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:38:47 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
23:40:19 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
23:40:19 INFO  : Updating application flags with new BSP settings...
23:40:19 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:40:29 INFO  : Disconnected from the channel tcfchan#43.
23:40:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:30 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
23:40:30 INFO  : 'jtag frequency' command is executed.
23:40:30 INFO  : Context for 'APU' is selected.
23:40:30 INFO  : System reset is completed.
23:40:33 INFO  : 'after 3000' command is executed.
23:40:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
23:40:36 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
23:40:36 INFO  : Context for 'APU' is selected.
23:40:36 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
23:40:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:36 INFO  : Context for 'APU' is selected.
23:40:36 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
23:40:36 INFO  : 'ps7_init' command is executed.
23:40:36 INFO  : 'ps7_post_config' command is executed.
23:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:36 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:36 INFO  : 'con' command is executed.
23:40:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:40:36 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
23:43:56 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
23:43:56 INFO  : Updating application flags with new BSP settings...
23:43:56 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:44:02 INFO  : Disconnected from the channel tcfchan#44.
23:44:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:44:12 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:44:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:15 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
23:44:15 INFO  : 'jtag frequency' command is executed.
23:44:15 INFO  : Context for 'APU' is selected.
23:44:15 INFO  : System reset is completed.
23:44:18 INFO  : 'after 3000' command is executed.
23:44:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
23:44:20 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
23:44:20 INFO  : Context for 'APU' is selected.
23:44:20 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
23:44:20 INFO  : 'configparams force-mem-access 1' command is executed.
23:44:20 INFO  : Context for 'APU' is selected.
23:44:20 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
23:44:21 INFO  : 'ps7_init' command is executed.
23:44:21 INFO  : 'ps7_post_config' command is executed.
23:44:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:21 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:44:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:44:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

23:44:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:21 INFO  : 'con' command is executed.
23:44:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:44:21 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
23:47:22 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
23:47:22 INFO  : Updating application flags with new BSP settings...
23:47:22 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:47:34 INFO  : Disconnected from the channel tcfchan#45.
23:47:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:47:44 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:47:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:48 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
23:47:48 INFO  : 'jtag frequency' command is executed.
23:47:48 INFO  : Context for 'APU' is selected.
23:47:48 INFO  : System reset is completed.
23:47:51 INFO  : 'after 3000' command is executed.
23:47:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
23:47:53 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
23:47:53 INFO  : Context for 'APU' is selected.
23:47:53 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
23:47:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:53 INFO  : Context for 'APU' is selected.
23:47:53 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
23:47:53 INFO  : 'ps7_init' command is executed.
23:47:53 INFO  : 'ps7_post_config' command is executed.
23:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:53 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:53 INFO  : 'con' command is executed.
23:47:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:47:53 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
23:50:41 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
23:50:41 INFO  : Updating application flags with new BSP settings...
23:50:41 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:50:44 INFO  : Disconnected from the channel tcfchan#46.
23:50:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:50:54 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:50:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:57 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
23:50:57 INFO  : 'jtag frequency' command is executed.
23:50:57 INFO  : Context for 'APU' is selected.
23:50:57 INFO  : System reset is completed.
23:51:00 INFO  : 'after 3000' command is executed.
23:51:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
23:51:02 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
23:51:02 INFO  : Context for 'APU' is selected.
23:51:02 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
23:51:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:02 INFO  : Context for 'APU' is selected.
23:51:02 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
23:51:02 INFO  : 'ps7_init' command is executed.
23:51:02 INFO  : 'ps7_post_config' command is executed.
23:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:02 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:02 INFO  : 'con' command is executed.
23:51:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:51:02 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
23:52:39 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
23:52:39 INFO  : Updating application flags with new BSP settings...
23:52:39 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:53:03 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
23:53:03 INFO  : Updating application flags with new BSP settings...
23:53:03 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:53:19 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
23:53:19 INFO  : Updating application flags with new BSP settings...
23:53:19 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:53:23 INFO  : Disconnected from the channel tcfchan#47.
23:53:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:53:33 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:53:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:38 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
23:53:38 INFO  : 'jtag frequency' command is executed.
23:53:38 INFO  : Context for 'APU' is selected.
23:53:38 INFO  : System reset is completed.
23:53:41 INFO  : 'after 3000' command is executed.
23:53:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
23:53:43 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
23:53:43 INFO  : Context for 'APU' is selected.
23:53:43 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
23:53:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:43 INFO  : Context for 'APU' is selected.
23:53:43 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
23:53:43 INFO  : 'ps7_init' command is executed.
23:53:43 INFO  : 'ps7_post_config' command is executed.
23:53:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:43 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:53:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:43 INFO  : 'con' command is executed.
23:53:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:53:43 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
23:55:15 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
23:55:15 INFO  : Updating application flags with new BSP settings...
23:55:15 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:55:19 INFO  : Disconnected from the channel tcfchan#48.
23:55:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:55:29 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:55:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:34 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
23:55:34 INFO  : 'jtag frequency' command is executed.
23:55:34 INFO  : Context for 'APU' is selected.
23:55:34 INFO  : System reset is completed.
23:55:37 INFO  : 'after 3000' command is executed.
23:55:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
23:55:39 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
23:55:39 INFO  : Context for 'APU' is selected.
23:55:39 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
23:55:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:39 INFO  : Context for 'APU' is selected.
23:55:39 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
23:55:39 INFO  : 'ps7_init' command is executed.
23:55:39 INFO  : 'ps7_post_config' command is executed.
23:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:39 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:39 INFO  : 'con' command is executed.
23:55:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:55:39 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
23:56:20 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
23:56:20 INFO  : Updating application flags with new BSP settings...
23:56:20 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:56:22 INFO  : Disconnected from the channel tcfchan#49.
23:56:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:56:32 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:56:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:36 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
23:56:36 INFO  : 'jtag frequency' command is executed.
23:56:36 INFO  : Context for 'APU' is selected.
23:56:36 INFO  : System reset is completed.
23:56:39 INFO  : 'after 3000' command is executed.
23:56:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
23:56:41 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
23:56:41 INFO  : Context for 'APU' is selected.
23:56:41 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
23:56:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:56:41 INFO  : Context for 'APU' is selected.
23:56:41 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
23:56:42 INFO  : 'ps7_init' command is executed.
23:56:42 INFO  : 'ps7_post_config' command is executed.
23:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:42 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:56:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:56:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

23:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:42 INFO  : 'con' command is executed.
23:56:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:56:42 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
23:57:19 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
23:57:19 INFO  : Updating application flags with new BSP settings...
23:57:19 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:57:23 INFO  : Disconnected from the channel tcfchan#50.
23:57:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:24 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
23:57:24 INFO  : 'jtag frequency' command is executed.
23:57:24 INFO  : Context for 'APU' is selected.
23:57:24 INFO  : System reset is completed.
23:57:27 INFO  : 'after 3000' command is executed.
23:57:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
23:57:29 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
23:57:29 INFO  : Context for 'APU' is selected.
23:57:29 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
23:57:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:29 INFO  : Context for 'APU' is selected.
23:57:29 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
23:57:29 INFO  : 'ps7_init' command is executed.
23:57:29 INFO  : 'ps7_post_config' command is executed.
23:57:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:30 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:30 INFO  : 'con' command is executed.
23:57:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:57:30 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
23:58:02 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
23:58:02 INFO  : Updating application flags with new BSP settings...
23:58:02 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:58:04 INFO  : Disconnected from the channel tcfchan#51.
23:58:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:58:14 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:58:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:17 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
23:58:17 INFO  : 'jtag frequency' command is executed.
23:58:17 INFO  : Context for 'APU' is selected.
23:58:17 INFO  : System reset is completed.
23:58:20 INFO  : 'after 3000' command is executed.
23:58:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
23:58:23 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
23:58:23 INFO  : Context for 'APU' is selected.
23:58:23 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
23:58:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:23 INFO  : Context for 'APU' is selected.
23:58:23 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
23:58:23 INFO  : 'ps7_init' command is executed.
23:58:23 INFO  : 'ps7_post_config' command is executed.
23:58:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:23 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:23 INFO  : 'con' command is executed.
23:58:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:58:23 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
00:12:08 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
00:12:08 INFO  : Updating application flags with new BSP settings...
00:12:08 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
00:12:09 INFO  : Disconnected from the channel tcfchan#52.
00:12:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:12:20 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
00:12:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:22 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
00:12:22 INFO  : 'jtag frequency' command is executed.
00:12:22 INFO  : Context for 'APU' is selected.
00:12:22 INFO  : System reset is completed.
00:12:25 INFO  : 'after 3000' command is executed.
00:12:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
00:12:28 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
00:12:28 INFO  : Context for 'APU' is selected.
00:12:28 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
00:12:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:28 INFO  : Context for 'APU' is selected.
00:12:28 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
00:12:28 INFO  : 'ps7_init' command is executed.
00:12:28 INFO  : 'ps7_post_config' command is executed.
00:12:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:28 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:28 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

00:12:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:28 INFO  : 'con' command is executed.
00:12:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:12:28 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
00:20:22 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
00:20:22 INFO  : Updating application flags with new BSP settings...
00:20:22 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
00:20:25 INFO  : Disconnected from the channel tcfchan#53.
00:20:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:20:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:20:29 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
00:20:29 INFO  : 'jtag frequency' command is executed.
00:20:29 INFO  : Context for 'APU' is selected.
00:20:29 INFO  : System reset is completed.
00:20:32 INFO  : 'after 3000' command is executed.
00:20:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:20:35 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
00:20:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
00:20:38 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
00:20:38 INFO  : Context for 'APU' is selected.
00:20:38 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
00:20:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:20:38 INFO  : Context for 'APU' is selected.
00:20:38 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
00:20:38 INFO  : 'ps7_init' command is executed.
00:20:38 INFO  : 'ps7_post_config' command is executed.
00:20:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:38 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:20:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:20:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

00:20:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:38 INFO  : 'con' command is executed.
00:20:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:20:38 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
00:28:36 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
00:28:36 INFO  : Updating application flags with new BSP settings...
00:28:36 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
00:33:04 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
00:33:04 INFO  : Updating application flags with new BSP settings...
00:33:04 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
00:33:26 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
00:33:26 INFO  : Updating application flags with new BSP settings...
00:33:26 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
00:33:38 INFO  : Disconnected from the channel tcfchan#54.
00:33:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:39 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
00:33:39 ERROR : port closed
00:33:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:33:39 ERROR : port closed
00:33:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:42 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
00:33:42 INFO  : 'jtag frequency' command is executed.
00:33:42 INFO  : Context for 'APU' is selected.
00:33:42 INFO  : System reset is completed.
00:33:45 INFO  : 'after 3000' command is executed.
00:33:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
00:33:47 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
00:33:47 INFO  : Context for 'APU' is selected.
00:33:47 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
00:33:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:47 INFO  : Context for 'APU' is selected.
00:33:47 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
00:33:47 INFO  : 'ps7_init' command is executed.
00:33:47 INFO  : 'ps7_post_config' command is executed.
00:33:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:47 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:48 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:48 INFO  : 'con' command is executed.
00:33:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:33:48 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
00:35:07 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
00:35:07 INFO  : Updating application flags with new BSP settings...
00:35:07 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
00:35:19 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
00:35:19 INFO  : Updating application flags with new BSP settings...
00:35:19 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
00:36:00 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
00:36:00 INFO  : Updating application flags with new BSP settings...
00:36:00 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
00:37:39 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
00:37:39 INFO  : Updating application flags with new BSP settings...
00:37:39 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
00:41:12 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
00:41:12 INFO  : Updating application flags with new BSP settings...
00:41:12 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
00:41:17 INFO  : Disconnected from the channel tcfchan#55.
00:41:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:41:27 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
00:41:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:27 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
00:41:27 INFO  : 'jtag frequency' command is executed.
00:41:27 INFO  : Context for 'APU' is selected.
00:41:27 INFO  : System reset is completed.
00:41:30 INFO  : 'after 3000' command is executed.
00:41:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
00:41:32 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
00:41:32 INFO  : Context for 'APU' is selected.
00:41:32 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
00:41:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:32 INFO  : Context for 'APU' is selected.
00:41:32 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
00:41:33 INFO  : 'ps7_init' command is executed.
00:41:33 INFO  : 'ps7_post_config' command is executed.
00:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:33 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:33 INFO  : 'con' command is executed.
00:41:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:41:33 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
00:42:02 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
00:42:02 INFO  : Updating application flags with new BSP settings...
00:42:02 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
00:42:05 INFO  : Disconnected from the channel tcfchan#56.
00:42:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:07 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
00:42:07 INFO  : 'jtag frequency' command is executed.
00:42:07 INFO  : Context for 'APU' is selected.
00:42:07 INFO  : System reset is completed.
00:42:10 INFO  : 'after 3000' command is executed.
00:42:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
00:42:12 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
00:42:12 INFO  : Context for 'APU' is selected.
00:42:12 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
00:42:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:12 INFO  : Context for 'APU' is selected.
00:42:12 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
00:42:12 INFO  : 'ps7_init' command is executed.
00:42:12 INFO  : 'ps7_post_config' command is executed.
00:42:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:13 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:13 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:13 INFO  : 'con' command is executed.
00:42:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:42:13 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
00:46:38 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
00:46:38 INFO  : Updating application flags with new BSP settings...
00:46:38 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
00:46:41 INFO  : Disconnected from the channel tcfchan#57.
00:46:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:42 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
00:46:42 ERROR : port closed
00:46:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:46:42 ERROR : port closed
00:46:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:45 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
00:46:45 INFO  : 'jtag frequency' command is executed.
00:46:45 INFO  : Context for 'APU' is selected.
00:46:45 INFO  : System reset is completed.
00:46:48 INFO  : 'after 3000' command is executed.
00:46:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
00:46:51 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
00:46:51 INFO  : Context for 'APU' is selected.
00:46:51 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
00:46:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:46:51 INFO  : Context for 'APU' is selected.
00:46:51 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
00:46:51 INFO  : 'ps7_init' command is executed.
00:46:51 INFO  : 'ps7_post_config' command is executed.
00:46:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:51 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:46:51 INFO  : 'configparams force-mem-access 0' command is executed.
00:46:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

00:46:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:51 INFO  : 'con' command is executed.
00:46:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:46:51 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
00:49:56 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
00:49:57 INFO  : Updating application flags with new BSP settings...
00:49:57 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
00:51:03 INFO  : Disconnected from the channel tcfchan#58.
00:51:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:04 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
00:51:04 ERROR : port closed
00:51:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:51:04 ERROR : port closed
00:51:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:07 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
00:51:07 INFO  : 'jtag frequency' command is executed.
00:51:07 INFO  : Context for 'APU' is selected.
00:51:07 INFO  : System reset is completed.
00:51:10 INFO  : 'after 3000' command is executed.
00:51:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
00:51:12 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
00:51:12 INFO  : Context for 'APU' is selected.
00:51:12 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
00:51:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:51:12 INFO  : Context for 'APU' is selected.
00:51:12 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
00:51:13 INFO  : 'ps7_init' command is executed.
00:51:13 INFO  : 'ps7_post_config' command is executed.
00:51:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:13 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:51:13 INFO  : 'configparams force-mem-access 0' command is executed.
00:51:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:13 INFO  : 'con' command is executed.
00:51:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:51:13 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
01:08:10 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
01:08:10 INFO  : Updating application flags with new BSP settings...
01:08:10 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
01:08:20 INFO  : Disconnected from the channel tcfchan#59.
01:08:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:08:30 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:08:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:34 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
01:08:34 INFO  : 'jtag frequency' command is executed.
01:08:34 INFO  : Context for 'APU' is selected.
01:08:34 INFO  : System reset is completed.
01:08:37 INFO  : 'after 3000' command is executed.
01:08:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
01:08:39 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
01:08:39 INFO  : Context for 'APU' is selected.
01:08:39 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
01:08:39 INFO  : 'configparams force-mem-access 1' command is executed.
01:08:39 INFO  : Context for 'APU' is selected.
01:08:39 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
01:08:39 INFO  : 'ps7_init' command is executed.
01:08:39 INFO  : 'ps7_post_config' command is executed.
01:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:39 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:08:39 INFO  : 'configparams force-mem-access 0' command is executed.
01:08:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

01:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:40 INFO  : 'con' command is executed.
01:08:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:08:40 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
01:19:52 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
01:19:52 INFO  : Updating application flags with new BSP settings...
01:19:52 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
01:20:21 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
01:20:21 INFO  : Updating application flags with new BSP settings...
01:20:21 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
01:20:39 INFO  : Disconnected from the channel tcfchan#60.
01:20:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:20:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:20:49 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:21:48 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
01:21:48 INFO  : Updating application flags with new BSP settings...
01:21:48 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
01:21:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:55 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
01:21:55 INFO  : 'jtag frequency' command is executed.
01:21:55 INFO  : Context for 'APU' is selected.
01:21:56 INFO  : System reset is completed.
01:21:59 INFO  : 'after 3000' command is executed.
01:21:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
01:22:01 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
01:22:01 INFO  : Context for 'APU' is selected.
01:22:01 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
01:22:01 INFO  : 'configparams force-mem-access 1' command is executed.
01:22:01 INFO  : Context for 'APU' is selected.
01:22:01 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
01:22:01 INFO  : 'ps7_init' command is executed.
01:22:01 INFO  : 'ps7_post_config' command is executed.
01:22:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:01 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:22:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:22:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

01:22:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:01 INFO  : 'con' command is executed.
01:22:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:22:01 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
01:24:52 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
01:24:52 INFO  : Updating application flags with new BSP settings...
01:24:52 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
01:25:02 INFO  : Disconnected from the channel tcfchan#61.
01:25:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:25:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:25:05 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:25:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:25:08 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
01:25:08 INFO  : 'jtag frequency' command is executed.
01:25:08 INFO  : Context for 'APU' is selected.
01:25:08 INFO  : System reset is completed.
01:25:11 INFO  : 'after 3000' command is executed.
01:25:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
01:25:13 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
01:25:13 INFO  : Context for 'APU' is selected.
01:25:13 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
01:25:13 INFO  : 'configparams force-mem-access 1' command is executed.
01:25:13 INFO  : Context for 'APU' is selected.
01:25:13 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
01:25:13 INFO  : 'ps7_init' command is executed.
01:25:13 INFO  : 'ps7_post_config' command is executed.
01:25:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:14 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:25:14 INFO  : 'configparams force-mem-access 0' command is executed.
01:25:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

01:25:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:14 INFO  : 'con' command is executed.
01:25:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:25:14 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
01:27:46 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
01:27:46 INFO  : Updating application flags with new BSP settings...
01:27:46 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
01:27:49 INFO  : Disconnected from the channel tcfchan#62.
01:27:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:27:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:27:59 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:28:11 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
01:28:11 INFO  : Updating application flags with new BSP settings...
01:28:11 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
01:28:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:15 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
01:28:15 INFO  : 'jtag frequency' command is executed.
01:28:15 INFO  : Context for 'APU' is selected.
01:28:15 INFO  : System reset is completed.
01:28:18 INFO  : 'after 3000' command is executed.
01:28:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
01:28:20 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
01:28:20 INFO  : Context for 'APU' is selected.
01:28:20 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
01:28:20 INFO  : 'configparams force-mem-access 1' command is executed.
01:28:20 INFO  : Context for 'APU' is selected.
01:28:20 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
01:28:20 INFO  : 'ps7_init' command is executed.
01:28:20 INFO  : 'ps7_post_config' command is executed.
01:28:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:21 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:28:21 INFO  : 'configparams force-mem-access 0' command is executed.
01:28:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

01:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:21 INFO  : 'con' command is executed.
01:28:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:28:21 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
01:34:28 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
01:34:28 INFO  : Updating application flags with new BSP settings...
01:34:28 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
01:34:30 INFO  : Disconnected from the channel tcfchan#63.
01:34:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:34:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:34:32 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:34:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:34:35 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
01:34:35 INFO  : 'jtag frequency' command is executed.
01:34:35 INFO  : Context for 'APU' is selected.
01:34:35 INFO  : System reset is completed.
01:34:38 INFO  : 'after 3000' command is executed.
01:34:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
01:34:40 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
01:34:40 INFO  : Context for 'APU' is selected.
01:34:40 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
01:34:40 INFO  : 'configparams force-mem-access 1' command is executed.
01:34:40 INFO  : Context for 'APU' is selected.
01:34:40 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
01:34:41 INFO  : 'ps7_init' command is executed.
01:34:41 INFO  : 'ps7_post_config' command is executed.
01:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:41 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:34:41 INFO  : 'configparams force-mem-access 0' command is executed.
01:34:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

01:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:41 INFO  : 'con' command is executed.
01:34:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:34:41 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
01:36:32 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
01:36:32 INFO  : Updating application flags with new BSP settings...
01:36:32 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
01:37:43 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
01:37:43 INFO  : Updating application flags with new BSP settings...
01:37:43 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
01:37:45 INFO  : Disconnected from the channel tcfchan#64.
01:37:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:46 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
01:37:46 INFO  : 'jtag frequency' command is executed.
01:37:46 INFO  : Context for 'APU' is selected.
01:37:46 INFO  : System reset is completed.
01:37:49 INFO  : 'after 3000' command is executed.
01:37:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
01:37:52 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
01:37:52 INFO  : Context for 'APU' is selected.
01:37:52 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
01:37:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:37:52 INFO  : Context for 'APU' is selected.
01:37:52 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
01:37:52 INFO  : 'ps7_init' command is executed.
01:37:52 INFO  : 'ps7_post_config' command is executed.
01:37:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:52 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:37:52 INFO  : 'configparams force-mem-access 0' command is executed.
01:37:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

01:37:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:52 INFO  : 'con' command is executed.
01:37:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:37:52 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
01:39:07 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
01:39:07 INFO  : Updating application flags with new BSP settings...
01:39:07 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
01:39:12 INFO  : Disconnected from the channel tcfchan#65.
01:39:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:39:14 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
01:39:14 INFO  : 'jtag frequency' command is executed.
01:39:14 INFO  : Context for 'APU' is selected.
01:39:14 INFO  : System reset is completed.
01:39:17 INFO  : 'after 3000' command is executed.
01:39:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
01:39:19 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
01:39:19 INFO  : Context for 'APU' is selected.
01:39:19 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
01:39:19 INFO  : 'configparams force-mem-access 1' command is executed.
01:39:19 INFO  : Context for 'APU' is selected.
01:39:19 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
01:39:19 INFO  : 'ps7_init' command is executed.
01:39:19 INFO  : 'ps7_post_config' command is executed.
01:39:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:19 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:39:19 INFO  : 'configparams force-mem-access 0' command is executed.
01:39:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

01:39:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:20 INFO  : 'con' command is executed.
01:39:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:39:20 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
01:44:06 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
01:44:06 INFO  : Updating application flags with new BSP settings...
01:44:06 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
01:44:10 INFO  : Disconnected from the channel tcfchan#66.
01:44:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:44:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:44:20 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:44:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:44:23 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
01:44:23 INFO  : 'jtag frequency' command is executed.
01:44:23 INFO  : Context for 'APU' is selected.
01:44:23 INFO  : System reset is completed.
01:44:26 INFO  : 'after 3000' command is executed.
01:44:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
01:44:28 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
01:44:28 INFO  : Context for 'APU' is selected.
01:44:28 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
01:44:28 INFO  : 'configparams force-mem-access 1' command is executed.
01:44:28 INFO  : Context for 'APU' is selected.
01:44:28 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
01:44:28 INFO  : 'ps7_init' command is executed.
01:44:28 INFO  : 'ps7_post_config' command is executed.
01:44:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:28 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:44:28 INFO  : 'configparams force-mem-access 0' command is executed.
01:44:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

01:44:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:29 INFO  : 'con' command is executed.
01:44:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:44:29 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
01:46:35 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
01:46:35 INFO  : Updating application flags with new BSP settings...
01:46:35 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
01:46:38 INFO  : Disconnected from the channel tcfchan#67.
01:46:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:46:48 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:46:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:51 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
01:46:51 INFO  : 'jtag frequency' command is executed.
01:46:51 INFO  : Context for 'APU' is selected.
01:46:51 INFO  : System reset is completed.
01:46:54 INFO  : 'after 3000' command is executed.
01:46:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
01:46:56 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
01:46:56 INFO  : Context for 'APU' is selected.
01:46:56 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
01:46:56 INFO  : 'configparams force-mem-access 1' command is executed.
01:46:56 INFO  : Context for 'APU' is selected.
01:46:56 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
01:46:56 INFO  : 'ps7_init' command is executed.
01:46:56 INFO  : 'ps7_post_config' command is executed.
01:46:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:56 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:46:56 INFO  : 'configparams force-mem-access 0' command is executed.
01:46:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

01:46:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:56 INFO  : 'con' command is executed.
01:46:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:46:56 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
01:48:47 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
01:48:47 INFO  : Updating application flags with new BSP settings...
01:48:47 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
01:48:49 INFO  : Disconnected from the channel tcfchan#68.
01:48:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:48:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:48:54 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
01:48:54 INFO  : 'jtag frequency' command is executed.
01:48:54 INFO  : Context for 'APU' is selected.
01:48:54 INFO  : System reset is completed.
01:48:57 INFO  : 'after 3000' command is executed.
01:49:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:49:00 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:49:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
01:49:02 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
01:49:09 INFO  : Context for 'APU' is selected.
01:49:09 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
01:49:09 INFO  : 'configparams force-mem-access 1' command is executed.
01:49:09 INFO  : Context for 'APU' is selected.
01:49:09 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
01:49:09 INFO  : 'ps7_init' command is executed.
01:49:09 INFO  : 'ps7_post_config' command is executed.
01:49:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:10 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:49:10 INFO  : 'configparams force-mem-access 0' command is executed.
01:49:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

01:49:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:10 INFO  : 'con' command is executed.
01:49:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:49:10 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
01:49:10 INFO  : Disconnected from the channel tcfchan#69.
01:49:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:49:11 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
01:49:11 INFO  : 'jtag frequency' command is executed.
01:49:11 INFO  : Context for 'APU' is selected.
01:49:11 INFO  : System reset is completed.
01:49:14 INFO  : 'after 3000' command is executed.
01:49:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
01:49:17 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
01:49:17 INFO  : Context for 'APU' is selected.
01:49:17 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
01:49:17 INFO  : 'configparams force-mem-access 1' command is executed.
01:49:17 INFO  : Context for 'APU' is selected.
01:49:17 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
01:49:17 INFO  : 'ps7_init' command is executed.
01:49:17 INFO  : 'ps7_post_config' command is executed.
01:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:17 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:49:17 INFO  : 'configparams force-mem-access 0' command is executed.
01:49:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

01:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:17 INFO  : 'con' command is executed.
01:49:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:49:17 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
01:50:29 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
01:50:29 INFO  : Updating application flags with new BSP settings...
01:50:29 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
01:50:33 INFO  : Disconnected from the channel tcfchan#70.
01:50:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:50:36 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
01:50:36 INFO  : 'jtag frequency' command is executed.
01:50:36 INFO  : Context for 'APU' is selected.
01:50:36 INFO  : System reset is completed.
01:50:39 INFO  : 'after 3000' command is executed.
01:50:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
01:50:42 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
01:50:42 INFO  : Context for 'APU' is selected.
01:50:42 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
01:50:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:50:42 INFO  : Context for 'APU' is selected.
01:50:42 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
01:50:42 INFO  : 'ps7_init' command is executed.
01:50:42 INFO  : 'ps7_post_config' command is executed.
01:50:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:42 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:50:42 INFO  : 'configparams force-mem-access 0' command is executed.
01:50:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

01:50:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:42 INFO  : 'con' command is executed.
01:50:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:50:42 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
01:51:00 INFO  : Disconnected from the channel tcfchan#71.
01:51:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:51:01 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
01:51:01 INFO  : 'jtag frequency' command is executed.
01:51:01 INFO  : Context for 'APU' is selected.
01:51:01 INFO  : System reset is completed.
01:51:04 INFO  : 'after 3000' command is executed.
01:51:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
01:51:06 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
01:51:07 INFO  : Context for 'APU' is selected.
01:51:07 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
01:51:07 INFO  : 'configparams force-mem-access 1' command is executed.
01:51:07 INFO  : Context for 'APU' is selected.
01:51:07 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
01:51:07 INFO  : 'ps7_init' command is executed.
01:51:07 INFO  : 'ps7_post_config' command is executed.
01:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:51:07 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:51:07 INFO  : 'configparams force-mem-access 0' command is executed.
01:51:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

01:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:51:07 INFO  : 'con' command is executed.
01:51:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:51:07 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
02:03:26 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
02:03:26 INFO  : Updating application flags with new BSP settings...
02:03:26 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
02:03:49 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
02:03:49 INFO  : Updating application flags with new BSP settings...
02:03:49 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
02:03:58 INFO  : Disconnected from the channel tcfchan#72.
02:03:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:03:59 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:03:59 INFO  : 'jtag frequency' command is executed.
02:03:59 INFO  : Context for 'APU' is selected.
02:03:59 INFO  : System reset is completed.
02:04:02 INFO  : 'after 3000' command is executed.
02:04:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:04:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:04:05 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:04:05 INFO  : Context for 'APU' is selected.
02:04:05 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:04:05 INFO  : 'configparams force-mem-access 1' command is executed.
02:04:05 INFO  : Context for 'APU' is selected.
02:04:05 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:04:05 INFO  : 'ps7_init' command is executed.
02:04:05 INFO  : 'ps7_post_config' command is executed.
02:04:05 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:05 INFO  : 'jtag frequency' command is executed.
02:04:05 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:04:05 INFO  : Context for 'APU' is selected.
02:04:05 INFO  : 'configparams force-mem-access 0' command is executed.
02:04:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:04:05 INFO  : System reset is completed.
02:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:08 INFO  : 'after 3000' command is executed.
02:04:08 ERROR : Already running
02:04:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:04:11 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:04:11 INFO  : Context for 'APU' is selected.
02:04:11 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:04:11 INFO  : 'configparams force-mem-access 1' command is executed.
02:04:11 INFO  : Context for 'APU' is selected.
02:04:11 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:04:11 INFO  : 'ps7_init' command is executed.
02:04:11 INFO  : 'ps7_post_config' command is executed.
02:04:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:11 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:04:11 INFO  : 'configparams force-mem-access 0' command is executed.
02:04:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:04:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:11 INFO  : 'con' command is executed.
02:04:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:04:11 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
02:04:39 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
02:04:39 INFO  : Updating application flags with new BSP settings...
02:04:39 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
02:04:43 INFO  : Disconnected from the channel tcfchan#73.
02:04:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:04:44 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:04:44 INFO  : 'jtag frequency' command is executed.
02:04:44 INFO  : Context for 'APU' is selected.
02:04:44 INFO  : System reset is completed.
02:04:47 INFO  : 'after 3000' command is executed.
02:04:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:04:50 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:04:50 INFO  : Context for 'APU' is selected.
02:04:50 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:04:50 INFO  : 'configparams force-mem-access 1' command is executed.
02:04:50 INFO  : Context for 'APU' is selected.
02:04:50 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:04:50 INFO  : 'ps7_init' command is executed.
02:04:50 INFO  : 'ps7_post_config' command is executed.
02:04:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:50 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:04:50 INFO  : 'configparams force-mem-access 0' command is executed.
02:04:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:04:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:50 INFO  : 'con' command is executed.
02:04:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:04:50 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
02:05:27 INFO  : Disconnected from the channel tcfchan#74.
02:05:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:05:28 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:05:28 INFO  : 'jtag frequency' command is executed.
02:05:28 INFO  : Context for 'APU' is selected.
02:05:28 INFO  : System reset is completed.
02:05:31 INFO  : 'after 3000' command is executed.
02:05:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:05:33 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:05:33 INFO  : Context for 'APU' is selected.
02:05:33 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:05:33 INFO  : 'configparams force-mem-access 1' command is executed.
02:05:33 INFO  : Context for 'APU' is selected.
02:05:33 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:05:33 INFO  : 'ps7_init' command is executed.
02:05:33 INFO  : 'ps7_post_config' command is executed.
02:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:33 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:05:33 INFO  : 'configparams force-mem-access 0' command is executed.
02:05:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:33 INFO  : 'con' command is executed.
02:05:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:05:33 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
02:05:36 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
02:05:36 INFO  : Updating application flags with new BSP settings...
02:05:36 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
02:05:39 INFO  : Disconnected from the channel tcfchan#75.
02:05:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:05:40 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:05:40 INFO  : 'jtag frequency' command is executed.
02:05:40 INFO  : Context for 'APU' is selected.
02:05:40 INFO  : System reset is completed.
02:05:43 INFO  : 'after 3000' command is executed.
02:05:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:05:45 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:05:45 INFO  : Context for 'APU' is selected.
02:05:45 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:05:45 INFO  : 'configparams force-mem-access 1' command is executed.
02:05:45 INFO  : Context for 'APU' is selected.
02:05:45 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:05:45 INFO  : 'ps7_init' command is executed.
02:05:45 INFO  : 'ps7_post_config' command is executed.
02:05:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:45 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:05:45 INFO  : 'configparams force-mem-access 0' command is executed.
02:05:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:05:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:45 INFO  : 'con' command is executed.
02:05:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:05:45 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
02:07:56 INFO  : Disconnected from the channel tcfchan#76.
02:07:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:07:57 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:07:57 INFO  : 'jtag frequency' command is executed.
02:07:57 INFO  : Context for 'APU' is selected.
02:07:57 INFO  : System reset is completed.
02:08:00 INFO  : 'after 3000' command is executed.
02:08:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:08:02 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:08:02 INFO  : Context for 'APU' is selected.
02:08:02 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:08:02 INFO  : 'configparams force-mem-access 1' command is executed.
02:08:02 INFO  : Context for 'APU' is selected.
02:08:02 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:08:02 INFO  : 'ps7_init' command is executed.
02:08:02 INFO  : 'ps7_post_config' command is executed.
02:08:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:03 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:08:03 INFO  : 'configparams force-mem-access 0' command is executed.
02:08:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:08:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:03 INFO  : 'con' command is executed.
02:08:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:08:03 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
02:08:04 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
02:08:04 INFO  : Updating application flags with new BSP settings...
02:08:04 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
02:08:12 INFO  : Disconnected from the channel tcfchan#77.
02:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:08:13 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:08:13 INFO  : 'jtag frequency' command is executed.
02:08:13 INFO  : Context for 'APU' is selected.
02:08:13 INFO  : System reset is completed.
02:08:16 INFO  : 'after 3000' command is executed.
02:08:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:08:18 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:08:18 INFO  : Context for 'APU' is selected.
02:08:18 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:08:18 INFO  : 'configparams force-mem-access 1' command is executed.
02:08:18 INFO  : Context for 'APU' is selected.
02:08:18 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:08:19 INFO  : 'ps7_init' command is executed.
02:08:19 INFO  : 'ps7_post_config' command is executed.
02:08:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:19 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:08:19 INFO  : 'configparams force-mem-access 0' command is executed.
02:08:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:08:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:19 INFO  : 'con' command is executed.
02:08:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:08:19 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
02:09:30 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
02:09:30 INFO  : Updating application flags with new BSP settings...
02:09:30 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
02:09:33 INFO  : Disconnected from the channel tcfchan#78.
02:09:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:09:34 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:09:34 INFO  : 'jtag frequency' command is executed.
02:09:34 INFO  : Context for 'APU' is selected.
02:09:34 INFO  : System reset is completed.
02:09:37 INFO  : 'after 3000' command is executed.
02:09:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:09:39 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:09:39 INFO  : Context for 'APU' is selected.
02:09:39 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:09:39 INFO  : 'configparams force-mem-access 1' command is executed.
02:09:39 INFO  : Context for 'APU' is selected.
02:09:39 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:09:39 INFO  : 'ps7_init' command is executed.
02:09:39 INFO  : 'ps7_post_config' command is executed.
02:09:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:40 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:09:40 INFO  : 'configparams force-mem-access 0' command is executed.
02:09:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:09:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:40 INFO  : 'con' command is executed.
02:09:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:09:40 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
02:09:59 INFO  : Disconnected from the channel tcfchan#79.
02:10:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:10:01 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:10:01 INFO  : 'jtag frequency' command is executed.
02:10:01 INFO  : Context for 'APU' is selected.
02:10:01 INFO  : System reset is completed.
02:10:04 INFO  : 'after 3000' command is executed.
02:10:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:10:06 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:10:06 INFO  : Context for 'APU' is selected.
02:10:06 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:10:06 INFO  : 'configparams force-mem-access 1' command is executed.
02:10:06 INFO  : Context for 'APU' is selected.
02:10:06 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:10:06 INFO  : 'ps7_init' command is executed.
02:10:06 INFO  : 'ps7_post_config' command is executed.
02:10:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:06 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:10:06 INFO  : 'configparams force-mem-access 0' command is executed.
02:10:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:10:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:06 INFO  : 'con' command is executed.
02:10:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:10:06 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
02:10:12 INFO  : Disconnected from the channel tcfchan#80.
02:10:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:10:13 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:10:13 INFO  : 'jtag frequency' command is executed.
02:10:13 INFO  : Context for 'APU' is selected.
02:10:13 INFO  : System reset is completed.
02:10:16 INFO  : 'after 3000' command is executed.
02:10:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:10:18 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:10:18 INFO  : Context for 'APU' is selected.
02:10:19 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:10:19 INFO  : 'configparams force-mem-access 1' command is executed.
02:10:19 INFO  : Context for 'APU' is selected.
02:10:19 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:10:19 INFO  : 'ps7_init' command is executed.
02:10:19 INFO  : 'ps7_post_config' command is executed.
02:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:19 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:10:19 INFO  : 'configparams force-mem-access 0' command is executed.
02:10:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:19 INFO  : 'con' command is executed.
02:10:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:10:19 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
02:10:51 INFO  : Disconnected from the channel tcfchan#81.
02:10:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:10:52 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:10:52 INFO  : 'jtag frequency' command is executed.
02:10:52 INFO  : Context for 'APU' is selected.
02:10:52 INFO  : System reset is completed.
02:10:55 INFO  : 'after 3000' command is executed.
02:10:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:10:57 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:10:57 INFO  : Context for 'APU' is selected.
02:10:57 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:10:57 INFO  : 'configparams force-mem-access 1' command is executed.
02:10:57 INFO  : Context for 'APU' is selected.
02:10:57 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:10:58 INFO  : 'ps7_init' command is executed.
02:10:58 INFO  : 'ps7_post_config' command is executed.
02:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:58 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:10:58 INFO  : 'configparams force-mem-access 0' command is executed.
02:10:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:58 INFO  : 'con' command is executed.
02:10:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:10:58 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
02:10:58 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
02:10:58 INFO  : Updating application flags with new BSP settings...
02:10:58 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
02:11:13 INFO  : Disconnected from the channel tcfchan#82.
02:11:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:11:14 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:11:14 INFO  : 'jtag frequency' command is executed.
02:11:14 INFO  : Context for 'APU' is selected.
02:11:14 INFO  : System reset is completed.
02:11:17 INFO  : 'after 3000' command is executed.
02:11:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:11:19 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:11:19 INFO  : Context for 'APU' is selected.
02:11:19 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:11:19 INFO  : 'configparams force-mem-access 1' command is executed.
02:11:19 INFO  : Context for 'APU' is selected.
02:11:19 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:11:20 INFO  : 'ps7_init' command is executed.
02:11:20 INFO  : 'ps7_post_config' command is executed.
02:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:20 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:11:20 INFO  : 'configparams force-mem-access 0' command is executed.
02:11:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:20 INFO  : 'con' command is executed.
02:11:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:11:20 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
02:11:45 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
02:11:45 INFO  : Updating application flags with new BSP settings...
02:11:45 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
02:11:51 INFO  : Disconnected from the channel tcfchan#83.
02:11:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:11:52 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:11:52 INFO  : 'jtag frequency' command is executed.
02:11:52 INFO  : Context for 'APU' is selected.
02:11:52 INFO  : System reset is completed.
02:11:55 INFO  : 'after 3000' command is executed.
02:11:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:11:58 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:11:58 INFO  : Context for 'APU' is selected.
02:11:58 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:11:58 INFO  : 'configparams force-mem-access 1' command is executed.
02:11:58 INFO  : Context for 'APU' is selected.
02:11:58 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:11:58 INFO  : 'ps7_init' command is executed.
02:11:58 INFO  : 'ps7_post_config' command is executed.
02:11:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:58 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:11:58 INFO  : 'configparams force-mem-access 0' command is executed.
02:11:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:11:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:58 INFO  : 'con' command is executed.
02:11:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:11:58 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
02:12:56 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
02:12:56 INFO  : Updating application flags with new BSP settings...
02:12:56 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
02:12:58 INFO  : Disconnected from the channel tcfchan#84.
02:12:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:12:59 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:12:59 INFO  : 'jtag frequency' command is executed.
02:12:59 INFO  : Context for 'APU' is selected.
02:12:59 INFO  : System reset is completed.
02:13:02 INFO  : 'after 3000' command is executed.
02:13:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:13:04 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:13:04 INFO  : Context for 'APU' is selected.
02:13:04 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:13:04 INFO  : 'configparams force-mem-access 1' command is executed.
02:13:04 INFO  : Context for 'APU' is selected.
02:13:04 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:13:04 INFO  : 'ps7_init' command is executed.
02:13:04 INFO  : 'ps7_post_config' command is executed.
02:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:05 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:13:05 INFO  : 'configparams force-mem-access 0' command is executed.
02:13:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:13:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:05 INFO  : 'con' command is executed.
02:13:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:13:05 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
02:14:04 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
02:14:04 INFO  : Updating application flags with new BSP settings...
02:14:04 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
02:14:06 INFO  : Disconnected from the channel tcfchan#85.
02:14:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:14:07 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:14:07 INFO  : 'jtag frequency' command is executed.
02:14:07 INFO  : Context for 'APU' is selected.
02:14:07 INFO  : System reset is completed.
02:14:10 INFO  : 'after 3000' command is executed.
02:14:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:14:12 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:14:12 INFO  : Context for 'APU' is selected.
02:14:12 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:14:12 INFO  : 'configparams force-mem-access 1' command is executed.
02:14:12 INFO  : Context for 'APU' is selected.
02:14:12 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:14:13 INFO  : 'ps7_init' command is executed.
02:14:13 INFO  : 'ps7_post_config' command is executed.
02:14:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:13 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:14:13 INFO  : 'configparams force-mem-access 0' command is executed.
02:14:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:14:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:13 INFO  : 'con' command is executed.
02:14:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:14:13 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
02:15:22 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
02:15:22 INFO  : Updating application flags with new BSP settings...
02:15:22 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
02:15:25 INFO  : Disconnected from the channel tcfchan#86.
02:15:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:15:26 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:15:26 INFO  : 'jtag frequency' command is executed.
02:15:26 INFO  : Context for 'APU' is selected.
02:15:26 INFO  : System reset is completed.
02:15:29 INFO  : 'after 3000' command is executed.
02:15:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:15:31 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:15:31 INFO  : Context for 'APU' is selected.
02:15:31 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:15:31 INFO  : 'configparams force-mem-access 1' command is executed.
02:15:31 INFO  : Context for 'APU' is selected.
02:15:31 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:15:32 INFO  : 'ps7_init' command is executed.
02:15:32 INFO  : 'ps7_post_config' command is executed.
02:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:15:32 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:15:32 INFO  : 'configparams force-mem-access 0' command is executed.
02:15:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:15:32 INFO  : 'con' command is executed.
02:15:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:15:32 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
02:18:19 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
02:18:19 INFO  : Updating application flags with new BSP settings...
02:18:19 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
02:18:42 INFO  : Disconnected from the channel tcfchan#87.
02:18:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:18:44 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:18:44 INFO  : 'jtag frequency' command is executed.
02:18:44 INFO  : Context for 'APU' is selected.
02:18:44 INFO  : System reset is completed.
02:18:47 INFO  : 'after 3000' command is executed.
02:18:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:18:49 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:18:49 INFO  : Context for 'APU' is selected.
02:18:49 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:18:49 INFO  : 'configparams force-mem-access 1' command is executed.
02:18:49 INFO  : Context for 'APU' is selected.
02:18:49 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:18:49 INFO  : 'ps7_init' command is executed.
02:18:49 INFO  : 'ps7_post_config' command is executed.
02:18:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:49 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:18:49 INFO  : 'configparams force-mem-access 0' command is executed.
02:18:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:18:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:49 INFO  : 'con' command is executed.
02:18:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:18:49 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
02:20:02 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
02:20:02 INFO  : Updating application flags with new BSP settings...
02:20:02 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
02:20:03 INFO  : Disconnected from the channel tcfchan#88.
02:20:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:05 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:20:05 INFO  : 'jtag frequency' command is executed.
02:20:05 INFO  : Context for 'APU' is selected.
02:20:05 INFO  : System reset is completed.
02:20:08 INFO  : 'after 3000' command is executed.
02:20:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:20:10 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:20:10 INFO  : Context for 'APU' is selected.
02:20:10 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:20:10 INFO  : 'configparams force-mem-access 1' command is executed.
02:20:10 INFO  : Context for 'APU' is selected.
02:20:10 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:20:10 INFO  : 'ps7_init' command is executed.
02:20:10 INFO  : 'ps7_post_config' command is executed.
02:20:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:10 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:20:10 INFO  : 'configparams force-mem-access 0' command is executed.
02:20:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:20:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:10 INFO  : 'con' command is executed.
02:20:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:20:10 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
02:28:07 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
02:28:07 INFO  : Updating application flags with new BSP settings...
02:28:07 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
02:28:08 INFO  : Disconnected from the channel tcfchan#89.
02:28:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:28:09 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:28:09 INFO  : 'jtag frequency' command is executed.
02:28:09 INFO  : Context for 'APU' is selected.
02:28:09 INFO  : System reset is completed.
02:28:12 INFO  : 'after 3000' command is executed.
02:28:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:28:15 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:28:15 INFO  : Context for 'APU' is selected.
02:28:15 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:28:15 INFO  : 'configparams force-mem-access 1' command is executed.
02:28:15 INFO  : Context for 'APU' is selected.
02:28:15 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:28:15 INFO  : 'ps7_init' command is executed.
02:28:15 INFO  : 'ps7_post_config' command is executed.
02:28:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:15 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:28:15 INFO  : 'configparams force-mem-access 0' command is executed.
02:28:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:28:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:15 INFO  : 'con' command is executed.
02:28:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:28:15 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
02:29:05 INFO  : Disconnected from the channel tcfchan#90.
02:29:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:29:06 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:29:06 INFO  : 'jtag frequency' command is executed.
02:29:06 INFO  : Context for 'APU' is selected.
02:29:06 INFO  : System reset is completed.
02:29:09 INFO  : 'after 3000' command is executed.
02:29:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:29:11 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:29:11 INFO  : Context for 'APU' is selected.
02:29:11 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:29:11 INFO  : 'configparams force-mem-access 1' command is executed.
02:29:11 INFO  : Context for 'APU' is selected.
02:29:11 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:29:11 INFO  : 'ps7_init' command is executed.
02:29:11 INFO  : 'ps7_post_config' command is executed.
02:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:12 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:29:12 INFO  : 'configparams force-mem-access 0' command is executed.
02:29:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:29:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:12 INFO  : 'con' command is executed.
02:29:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:29:12 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
02:29:51 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
02:29:51 INFO  : Updating application flags with new BSP settings...
02:29:51 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
02:29:53 INFO  : Disconnected from the channel tcfchan#91.
02:29:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:29:54 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:29:54 INFO  : 'jtag frequency' command is executed.
02:29:54 INFO  : Context for 'APU' is selected.
02:29:54 INFO  : System reset is completed.
02:29:57 INFO  : 'after 3000' command is executed.
02:29:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:30:00 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:30:00 INFO  : Context for 'APU' is selected.
02:30:00 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:30:00 INFO  : 'configparams force-mem-access 1' command is executed.
02:30:00 INFO  : Context for 'APU' is selected.
02:30:00 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:30:00 INFO  : 'ps7_init' command is executed.
02:30:00 INFO  : 'ps7_post_config' command is executed.
02:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:30:00 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:30:00 INFO  : 'configparams force-mem-access 0' command is executed.
02:30:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:30:00 INFO  : 'con' command is executed.
02:30:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:30:00 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
02:33:31 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
02:33:31 INFO  : Updating application flags with new BSP settings...
02:33:31 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
02:33:33 INFO  : Disconnected from the channel tcfchan#92.
02:33:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:33:34 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
02:33:34 INFO  : 'jtag frequency' command is executed.
02:33:34 INFO  : Context for 'APU' is selected.
02:33:34 INFO  : System reset is completed.
02:33:37 INFO  : 'after 3000' command is executed.
02:33:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
02:33:40 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
02:33:40 INFO  : Context for 'APU' is selected.
02:33:40 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:33:40 INFO  : 'configparams force-mem-access 1' command is executed.
02:33:40 INFO  : Context for 'APU' is selected.
02:33:40 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
02:33:40 INFO  : 'ps7_init' command is executed.
02:33:40 INFO  : 'ps7_post_config' command is executed.
02:33:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:33:40 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:33:40 INFO  : 'configparams force-mem-access 0' command is executed.
02:33:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

02:33:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:33:40 INFO  : 'con' command is executed.
02:33:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:33:40 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:59:35 INFO  : Hardware specification for platform project 'top_wrapper' is updated.
12:13:40 INFO  : Result from executing command 'getProjects': top_wrapper
12:13:40 INFO  : Result from executing command 'getPlatforms': top_wrapper|/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/top_wrapper.xpfm
12:13:45 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
12:13:47 INFO  : Updating application flags with new BSP settings...
12:13:47 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
12:13:50 INFO  : The hardware specification used by project 'spi_and_LVDS_tests' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
12:13:50 INFO  : The file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit' stored in project is removed.
12:13:50 INFO  : The updated bitstream files are copied from platform to folder '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream' in project 'spi_and_LVDS_tests'.
12:13:50 INFO  : The file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:13:58 INFO  : The updated ps init files are copied from platform to folder '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit' in project 'spi_and_LVDS_tests'.
12:16:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
12:16:57 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
12:18:54 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
12:18:54 INFO  : Updating application flags with new BSP settings...
12:18:54 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
12:27:22 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
12:27:22 INFO  : Updating application flags with new BSP settings...
12:27:22 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
12:27:52 INFO  : Disconnected from the channel tcfchan#93.
12:27:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:53 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
12:27:53 INFO  : 'jtag frequency' command is executed.
12:27:54 INFO  : Context for 'APU' is selected.
12:27:54 INFO  : System reset is completed.
12:27:57 INFO  : 'after 3000' command is executed.
12:27:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
12:27:59 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
12:27:59 INFO  : Context for 'APU' is selected.
12:27:59 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
12:27:59 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:59 INFO  : Context for 'APU' is selected.
12:27:59 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
12:27:59 INFO  : 'ps7_init' command is executed.
12:27:59 INFO  : 'ps7_post_config' command is executed.
12:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:59 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:27:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:59 INFO  : 'con' command is executed.
12:27:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:27:59 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
13:24:03 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
13:24:03 INFO  : Updating application flags with new BSP settings...
13:24:03 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
13:24:07 INFO  : Disconnected from the channel tcfchan#95.
13:24:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:08 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:24:08 INFO  : 'jtag frequency' command is executed.
13:24:08 INFO  : Context for 'APU' is selected.
13:24:08 INFO  : System reset is completed.
13:24:11 INFO  : 'after 3000' command is executed.
13:24:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:24:14 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:24:14 INFO  : Context for 'APU' is selected.
13:24:14 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:24:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:14 INFO  : Context for 'APU' is selected.
13:24:14 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:24:14 INFO  : 'ps7_init' command is executed.
13:24:14 INFO  : 'ps7_post_config' command is executed.
13:24:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:14 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:14 INFO  : 'con' command is executed.
13:24:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:24:14 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
13:25:19 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
13:25:19 INFO  : Updating application flags with new BSP settings...
13:25:19 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
13:25:30 INFO  : Disconnected from the channel tcfchan#96.
13:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:32 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:25:32 INFO  : 'jtag frequency' command is executed.
13:25:32 INFO  : Context for 'APU' is selected.
13:25:32 INFO  : System reset is completed.
13:25:35 INFO  : 'after 3000' command is executed.
13:25:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:25:37 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:25:37 INFO  : Context for 'APU' is selected.
13:25:37 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:25:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:37 INFO  : Context for 'APU' is selected.
13:25:37 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:25:37 INFO  : 'ps7_init' command is executed.
13:25:37 INFO  : 'ps7_post_config' command is executed.
13:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:37 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:37 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:37 INFO  : 'con' command is executed.
13:25:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:25:37 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
13:26:31 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
13:26:31 INFO  : Updating application flags with new BSP settings...
13:26:31 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
13:26:40 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
13:26:40 INFO  : Updating application flags with new BSP settings...
13:26:40 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
13:26:43 INFO  : Disconnected from the channel tcfchan#97.
13:26:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:44 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:26:44 INFO  : 'jtag frequency' command is executed.
13:26:44 INFO  : Context for 'APU' is selected.
13:26:44 INFO  : System reset is completed.
13:26:47 INFO  : 'after 3000' command is executed.
13:26:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:26:49 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:26:49 INFO  : Context for 'APU' is selected.
13:26:49 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:26:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:49 INFO  : Context for 'APU' is selected.
13:26:49 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:26:49 INFO  : 'ps7_init' command is executed.
13:26:49 INFO  : 'ps7_post_config' command is executed.
13:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:50 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:26:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:26:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:50 INFO  : 'con' command is executed.
13:26:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:26:50 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
13:28:24 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
13:28:24 INFO  : Updating application flags with new BSP settings...
13:28:24 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
13:28:26 INFO  : Disconnected from the channel tcfchan#98.
13:28:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:27 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:28:27 INFO  : 'jtag frequency' command is executed.
13:28:27 INFO  : Context for 'APU' is selected.
13:28:27 INFO  : System reset is completed.
13:28:30 INFO  : 'after 3000' command is executed.
13:28:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:28:33 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:28:33 INFO  : Context for 'APU' is selected.
13:28:33 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:28:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:33 INFO  : Context for 'APU' is selected.
13:28:33 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:28:33 INFO  : 'ps7_init' command is executed.
13:28:33 INFO  : 'ps7_post_config' command is executed.
13:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:33 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:33 INFO  : 'con' command is executed.
13:28:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:28:33 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
13:29:09 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
13:29:09 INFO  : Updating application flags with new BSP settings...
13:29:09 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
13:29:12 INFO  : Disconnected from the channel tcfchan#99.
13:29:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:13 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:29:13 INFO  : 'jtag frequency' command is executed.
13:29:13 INFO  : Context for 'APU' is selected.
13:29:13 INFO  : System reset is completed.
13:29:16 INFO  : 'after 3000' command is executed.
13:29:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:29:19 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:29:19 INFO  : Context for 'APU' is selected.
13:29:19 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:29:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:19 INFO  : Context for 'APU' is selected.
13:29:19 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:29:19 INFO  : 'ps7_init' command is executed.
13:29:19 INFO  : 'ps7_post_config' command is executed.
13:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:19 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:19 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:19 INFO  : 'con' command is executed.
13:29:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:29:19 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
13:29:48 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
13:29:48 INFO  : Updating application flags with new BSP settings...
13:29:48 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
13:29:52 INFO  : Disconnected from the channel tcfchan#100.
13:29:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:53 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:29:53 INFO  : 'jtag frequency' command is executed.
13:29:53 INFO  : Context for 'APU' is selected.
13:29:53 INFO  : System reset is completed.
13:29:56 INFO  : 'after 3000' command is executed.
13:29:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:29:58 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:29:58 INFO  : Context for 'APU' is selected.
13:29:58 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:29:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:58 INFO  : Context for 'APU' is selected.
13:29:58 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:29:58 INFO  : 'ps7_init' command is executed.
13:29:58 INFO  : 'ps7_post_config' command is executed.
13:29:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:58 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:59 INFO  : 'con' command is executed.
13:29:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:29:59 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
13:30:41 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
13:30:41 INFO  : Updating application flags with new BSP settings...
13:30:41 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
13:30:44 INFO  : Disconnected from the channel tcfchan#101.
13:30:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:45 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:30:45 INFO  : 'jtag frequency' command is executed.
13:30:45 INFO  : Context for 'APU' is selected.
13:30:45 INFO  : System reset is completed.
13:30:48 INFO  : 'after 3000' command is executed.
13:30:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:30:50 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:30:50 INFO  : Context for 'APU' is selected.
13:30:50 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:30:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:50 INFO  : Context for 'APU' is selected.
13:30:50 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:30:50 INFO  : 'ps7_init' command is executed.
13:30:50 INFO  : 'ps7_post_config' command is executed.
13:30:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:50 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:50 INFO  : 'con' command is executed.
13:30:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:30:50 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
13:32:02 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
13:32:02 INFO  : Updating application flags with new BSP settings...
13:32:02 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
13:32:05 INFO  : Disconnected from the channel tcfchan#102.
13:32:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:06 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:32:06 INFO  : 'jtag frequency' command is executed.
13:32:06 INFO  : Context for 'APU' is selected.
13:32:06 INFO  : System reset is completed.
13:32:09 INFO  : 'after 3000' command is executed.
13:32:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:32:11 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:32:11 INFO  : Context for 'APU' is selected.
13:32:11 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:32:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:11 INFO  : Context for 'APU' is selected.
13:32:11 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:32:12 INFO  : 'ps7_init' command is executed.
13:32:12 INFO  : 'ps7_post_config' command is executed.
13:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:12 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:12 INFO  : 'con' command is executed.
13:32:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:32:12 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
14:54:07 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
14:54:07 INFO  : Updating application flags with new BSP settings...
14:54:07 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
14:54:28 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
14:54:28 INFO  : Updating application flags with new BSP settings...
14:54:28 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
14:54:35 INFO  : Disconnected from the channel tcfchan#103.
14:54:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:36 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
14:54:36 INFO  : 'jtag frequency' command is executed.
14:54:36 INFO  : Context for 'APU' is selected.
14:54:36 INFO  : System reset is completed.
14:54:39 INFO  : 'after 3000' command is executed.
14:54:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
14:54:41 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
14:54:41 INFO  : Context for 'APU' is selected.
14:54:41 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
14:54:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:41 INFO  : Context for 'APU' is selected.
14:54:41 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
14:54:41 INFO  : 'ps7_init' command is executed.
14:54:41 INFO  : 'ps7_post_config' command is executed.
14:54:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:42 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:42 INFO  : 'con' command is executed.
14:54:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:54:42 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
14:59:46 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
14:59:46 INFO  : Updating application flags with new BSP settings...
14:59:46 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
14:59:51 INFO  : Disconnected from the channel tcfchan#104.
14:59:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:52 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
14:59:52 INFO  : 'jtag frequency' command is executed.
14:59:52 INFO  : Context for 'APU' is selected.
14:59:53 INFO  : System reset is completed.
14:59:56 INFO  : 'after 3000' command is executed.
14:59:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
14:59:58 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
14:59:58 INFO  : Context for 'APU' is selected.
14:59:58 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
14:59:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:58 INFO  : Context for 'APU' is selected.
14:59:58 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
14:59:58 INFO  : 'ps7_init' command is executed.
14:59:58 INFO  : 'ps7_post_config' command is executed.
14:59:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:58 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:58 INFO  : 'con' command is executed.
14:59:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:59:58 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
15:01:41 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
15:01:41 INFO  : Updating application flags with new BSP settings...
15:01:41 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
15:01:46 INFO  : Disconnected from the channel tcfchan#105.
15:01:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:47 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
15:01:47 INFO  : 'jtag frequency' command is executed.
15:01:47 INFO  : Context for 'APU' is selected.
15:01:47 INFO  : System reset is completed.
15:01:50 INFO  : 'after 3000' command is executed.
15:01:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
15:01:52 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
15:01:52 INFO  : Context for 'APU' is selected.
15:01:52 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
15:01:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:52 INFO  : Context for 'APU' is selected.
15:01:52 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
15:01:53 INFO  : 'ps7_init' command is executed.
15:01:53 INFO  : 'ps7_post_config' command is executed.
15:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:53 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:53 INFO  : 'con' command is executed.
15:01:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:01:53 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
15:05:59 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
15:05:59 INFO  : Updating application flags with new BSP settings...
15:05:59 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
15:06:02 INFO  : Disconnected from the channel tcfchan#106.
15:06:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:03 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
15:06:03 INFO  : 'jtag frequency' command is executed.
15:06:03 INFO  : Context for 'APU' is selected.
15:06:03 INFO  : System reset is completed.
15:06:06 INFO  : 'after 3000' command is executed.
15:06:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
15:06:09 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
15:06:09 INFO  : Context for 'APU' is selected.
15:06:09 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
15:06:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:09 INFO  : Context for 'APU' is selected.
15:06:09 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
15:06:09 INFO  : 'ps7_init' command is executed.
15:06:09 INFO  : 'ps7_post_config' command is executed.
15:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:09 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:09 INFO  : 'con' command is executed.
15:06:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:06:09 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
20:10:47 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
20:10:47 INFO  : Updating application flags with new BSP settings...
20:10:47 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
20:10:53 INFO  : Disconnected from the channel tcfchan#107.
20:10:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:54 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
20:10:54 INFO  : 'jtag frequency' command is executed.
20:10:54 INFO  : Context for 'APU' is selected.
20:10:55 INFO  : System reset is completed.
20:10:58 INFO  : 'after 3000' command is executed.
20:10:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
20:11:00 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
20:11:00 INFO  : Context for 'APU' is selected.
20:11:00 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
20:11:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:00 INFO  : Context for 'APU' is selected.
20:11:00 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
20:11:00 INFO  : 'ps7_init' command is executed.
20:11:00 INFO  : 'ps7_post_config' command is executed.
20:11:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:00 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:00 INFO  : 'con' command is executed.
20:11:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:11:00 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
20:11:42 INFO  : Disconnected from the channel tcfchan#108.
20:11:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:43 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
20:11:43 INFO  : 'jtag frequency' command is executed.
20:11:43 INFO  : Context for 'APU' is selected.
20:11:43 INFO  : System reset is completed.
20:11:46 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
20:11:46 INFO  : 'after 3000' command is executed.
20:11:46 INFO  : Updating application flags with new BSP settings...
20:11:46 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
20:11:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
20:11:48 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
20:11:49 INFO  : Context for 'APU' is selected.
20:11:49 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
20:11:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:49 INFO  : Context for 'APU' is selected.
20:11:49 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
20:11:49 INFO  : 'ps7_init' command is executed.
20:11:49 INFO  : 'ps7_post_config' command is executed.
20:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:49 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:49 INFO  : 'con' command is executed.
20:11:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:11:49 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
20:11:53 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
20:11:53 INFO  : Updating application flags with new BSP settings...
20:11:53 ERROR : Failed to update application flags from BSP for 'spi_and_LVDS_tests'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
11:43:34 INFO  : Launching XSCT server: xsct -n  -interactive /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/temp_xsdb_launch_script.tcl
11:43:40 INFO  : Platform repository initialization has completed.
11:43:47 INFO  : Registering command handlers for Vitis TCF services
11:43:55 INFO  : XSCT server has started successfully.
11:43:55 INFO  : Successfully done setting XSCT server connection channel  
11:44:05 INFO  : plnx-install-location is set to ''
11:44:05 INFO  : Successfully done setting workspace for the tool. 
11:44:05 INFO  : Successfully done query RDI_DATADIR 
12:39:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
12:39:49 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
12:39:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:55 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
12:39:55 INFO  : 'jtag frequency' command is executed.
12:39:55 INFO  : Context for 'APU' is selected.
12:39:56 INFO  : System reset is completed.
12:39:59 INFO  : 'after 3000' command is executed.
12:39:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
12:40:01 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
12:40:01 INFO  : Context for 'APU' is selected.
12:40:01 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
12:40:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:01 INFO  : Context for 'APU' is selected.
12:40:01 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
12:40:01 INFO  : 'ps7_init' command is executed.
12:40:01 INFO  : 'ps7_post_config' command is executed.
12:40:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:01 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:02 INFO  : 'con' command is executed.
12:40:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:40:02 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
12:40:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
12:40:31 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
12:40:53 INFO  : Disconnected from the channel tcfchan#1.
12:40:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:41:04 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:41:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:07 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
12:41:07 INFO  : 'jtag frequency' command is executed.
12:41:07 INFO  : Context for 'APU' is selected.
12:41:07 INFO  : System reset is completed.
12:41:10 INFO  : 'after 3000' command is executed.
12:41:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
12:41:12 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
12:41:12 INFO  : Context for 'APU' is selected.
12:41:14 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
12:41:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:15 INFO  : Context for 'APU' is selected.
12:41:15 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
12:41:15 INFO  : 'ps7_init' command is executed.
12:41:15 INFO  : 'ps7_post_config' command is executed.
12:41:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:15 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:15 INFO  : 'con' command is executed.
12:41:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:41:15 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
12:42:29 INFO  : Disconnected from the channel tcfchan#2.
12:42:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:30 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
12:42:30 INFO  : 'jtag frequency' command is executed.
12:42:30 INFO  : Context for 'APU' is selected.
12:42:30 INFO  : System reset is completed.
12:42:33 INFO  : 'after 3000' command is executed.
12:42:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
12:42:35 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
12:42:35 INFO  : Context for 'APU' is selected.
12:42:37 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
12:42:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:37 INFO  : Context for 'APU' is selected.
12:42:37 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
12:42:37 INFO  : 'ps7_init' command is executed.
12:42:37 INFO  : 'ps7_post_config' command is executed.
12:42:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:37 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:37 INFO  : 'con' command is executed.
12:42:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:42:37 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
12:43:49 INFO  : Disconnected from the channel tcfchan#3.
12:43:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:50 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
12:43:50 INFO  : 'jtag frequency' command is executed.
12:43:50 INFO  : Context for 'APU' is selected.
12:43:50 INFO  : System reset is completed.
12:43:53 INFO  : 'after 3000' command is executed.
12:43:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
12:43:56 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
12:43:56 INFO  : Context for 'APU' is selected.
12:43:57 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
12:43:57 INFO  : 'configparams force-mem-access 1' command is executed.
12:43:57 INFO  : Context for 'APU' is selected.
12:43:57 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
12:43:57 INFO  : 'ps7_init' command is executed.
12:43:57 INFO  : 'ps7_post_config' command is executed.
12:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:58 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:43:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:43:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

12:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:58 INFO  : 'con' command is executed.
12:43:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:43:58 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
12:52:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
12:52:48 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
12:53:16 INFO  : Disconnected from the channel tcfchan#4.
12:53:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:17 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
12:53:17 INFO  : 'jtag frequency' command is executed.
12:53:17 INFO  : Context for 'APU' is selected.
12:53:17 INFO  : System reset is completed.
12:53:20 INFO  : 'after 3000' command is executed.
12:53:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
12:53:22 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
12:53:22 INFO  : Context for 'APU' is selected.
12:53:24 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
12:53:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:24 INFO  : Context for 'APU' is selected.
12:53:24 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
12:53:25 INFO  : 'ps7_init' command is executed.
12:53:25 INFO  : 'ps7_post_config' command is executed.
12:53:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:25 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:25 INFO  : 'con' command is executed.
12:53:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:53:25 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
12:53:30 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
12:53:30 INFO  : Updating application flags with new BSP settings...
12:53:30 INFO  : Successfully updated application flags for project spi_and_LVDS_tests.
12:53:38 INFO  : Disconnected from the channel tcfchan#5.
12:53:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:53:48 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:53:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:55 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
12:53:55 INFO  : 'jtag frequency' command is executed.
12:53:55 INFO  : Context for 'APU' is selected.
12:53:55 INFO  : System reset is completed.
12:53:58 INFO  : 'after 3000' command is executed.
12:53:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
12:54:00 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
12:54:00 INFO  : Context for 'APU' is selected.
12:54:02 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
12:54:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:02 INFO  : Context for 'APU' is selected.
12:54:02 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
12:54:02 INFO  : 'ps7_init' command is executed.
12:54:02 INFO  : 'ps7_post_config' command is executed.
12:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:02 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:02 INFO  : 'con' command is executed.
12:54:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:54:02 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
12:54:32 INFO  : Hardware specification for platform project 'top_wrapper' is updated.
12:54:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
12:54:41 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
12:54:45 INFO  : Disconnected from the channel tcfchan#6.
12:54:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:46 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
12:54:46 INFO  : 'jtag frequency' command is executed.
12:54:46 INFO  : Context for 'APU' is selected.
12:54:46 INFO  : System reset is completed.
12:54:49 INFO  : 'after 3000' command is executed.
12:54:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
12:54:52 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
12:54:52 INFO  : Context for 'APU' is selected.
12:54:53 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
12:54:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:53 INFO  : Context for 'APU' is selected.
12:54:53 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
12:54:54 INFO  : 'ps7_init' command is executed.
12:54:54 INFO  : 'ps7_post_config' command is executed.
12:54:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:54 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:54 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:54 INFO  : 'con' command is executed.
12:54:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:54:54 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
12:56:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
12:56:02 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
12:56:08 INFO  : Disconnected from the channel tcfchan#7.
12:56:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:09 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
12:56:09 INFO  : 'jtag frequency' command is executed.
12:56:09 INFO  : Context for 'APU' is selected.
12:56:09 INFO  : System reset is completed.
12:56:12 INFO  : 'after 3000' command is executed.
12:56:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
12:56:14 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
12:56:14 INFO  : Context for 'APU' is selected.
12:56:14 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
12:56:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:14 INFO  : Context for 'APU' is selected.
12:56:14 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
12:56:15 INFO  : 'ps7_init' command is executed.
12:56:15 INFO  : 'ps7_post_config' command is executed.
12:56:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:15 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:15 INFO  : 'con' command is executed.
12:56:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:56:15 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
14:14:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
14:14:16 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
14:14:19 INFO  : Disconnected from the channel tcfchan#8.
14:14:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:14:29 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:14:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:31 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
14:14:31 INFO  : 'jtag frequency' command is executed.
14:14:31 INFO  : Context for 'APU' is selected.
14:14:31 INFO  : System reset is completed.
14:14:34 INFO  : 'after 3000' command is executed.
14:14:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
14:14:37 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
14:14:37 INFO  : Context for 'APU' is selected.
14:14:37 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
14:14:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:37 INFO  : Context for 'APU' is selected.
14:14:37 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
14:14:37 INFO  : 'ps7_init' command is executed.
14:14:37 INFO  : 'ps7_post_config' command is executed.
14:14:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:37 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:37 INFO  : 'con' command is executed.
14:14:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:14:37 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:41:25 INFO  : Disconnected from the channel tcfchan#9.
11:41:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:26 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:41:26 INFO  : 'jtag frequency' command is executed.
11:41:26 INFO  : Context for 'APU' is selected.
11:41:27 INFO  : System reset is completed.
11:41:30 INFO  : 'after 3000' command is executed.
11:41:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:41:32 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:41:32 INFO  : Context for 'APU' is selected.
11:41:32 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:41:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:32 INFO  : Context for 'APU' is selected.
11:41:32 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:41:32 INFO  : 'ps7_init' command is executed.
11:41:32 INFO  : 'ps7_post_config' command is executed.
11:41:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:32 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:33 INFO  : 'con' command is executed.
11:41:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:41:33 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
12:42:29 INFO  : Launching XSCT server: xsct -n  -interactive /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/temp_xsdb_launch_script.tcl
12:42:34 INFO  : Platform repository initialization has completed.
12:42:35 INFO  : Registering command handlers for Vitis TCF services
12:42:40 INFO  : XSCT server has started successfully.
12:42:40 INFO  : plnx-install-location is set to ''
12:42:50 INFO  : Successfully done setting XSCT server connection channel  
12:42:50 INFO  : Successfully done query RDI_DATADIR 
12:42:50 INFO  : Successfully done setting workspace for the tool. 
13:24:54 INFO  : Launching XSCT server: xsct -n  -interactive /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/temp_xsdb_launch_script.tcl
13:25:02 INFO  : Platform repository initialization has completed.
13:25:07 INFO  : Registering command handlers for Vitis TCF services
13:25:22 INFO  : XSCT server has started successfully.
13:25:33 INFO  : plnx-install-location is set to ''
13:25:33 INFO  : Successfully done setting XSCT server connection channel  
13:25:33 INFO  : Successfully done query RDI_DATADIR 
13:25:33 INFO  : Successfully done setting workspace for the tool. 
13:03:34 INFO  : Launching XSCT server: xsct -n  -interactive /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/temp_xsdb_launch_script.tcl
13:03:37 INFO  : Platform repository initialization has completed.
13:03:38 INFO  : Registering command handlers for Vitis TCF services
13:03:43 INFO  : XSCT server has started successfully.
13:03:54 INFO  : plnx-install-location is set to ''
13:03:54 INFO  : Successfully done setting XSCT server connection channel  
13:03:54 INFO  : Successfully done query RDI_DATADIR 
13:03:54 INFO  : Successfully done setting workspace for the tool. 
13:04:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:04:46 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:04:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:54 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:04:54 INFO  : 'jtag frequency' command is executed.
13:04:54 INFO  : Context for 'APU' is selected.
13:04:54 INFO  : System reset is completed.
13:04:57 INFO  : 'after 3000' command is executed.
13:04:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:05:00 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:05:00 INFO  : Context for 'APU' is selected.
13:05:00 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:05:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:00 INFO  : Context for 'APU' is selected.
13:05:00 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:05:00 INFO  : 'ps7_init' command is executed.
13:05:00 INFO  : 'ps7_post_config' command is executed.
13:05:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:00 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:05:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:00 INFO  : 'con' command is executed.
13:05:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:05:00 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
13:07:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:08:00 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:08:07 INFO  : Disconnected from the channel tcfchan#1.
13:08:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:08 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:08:08 INFO  : 'jtag frequency' command is executed.
13:08:08 INFO  : Context for 'APU' is selected.
13:08:08 INFO  : System reset is completed.
13:08:11 INFO  : 'after 3000' command is executed.
13:08:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:08:14 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:08:14 INFO  : Context for 'APU' is selected.
13:08:15 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:08:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:15 INFO  : Context for 'APU' is selected.
13:08:15 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:08:16 INFO  : 'ps7_init' command is executed.
13:08:16 INFO  : 'ps7_post_config' command is executed.
13:08:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:16 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:08:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:08:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:16 INFO  : 'con' command is executed.
13:08:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:08:16 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:23:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:23:02 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:23:33 INFO  : Disconnected from the channel tcfchan#2.
11:23:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:34 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:23:34 ERROR : port closed
11:23:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:23:34 ERROR : port closed
11:23:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:44 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:23:44 INFO  : 'jtag frequency' command is executed.
11:23:44 INFO  : Context for 'APU' is selected.
11:23:44 INFO  : System reset is completed.
11:23:47 INFO  : 'after 3000' command is executed.
11:23:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:23:49 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:23:49 INFO  : Context for 'APU' is selected.
11:23:51 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:23:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:51 INFO  : Context for 'APU' is selected.
11:23:51 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:23:51 INFO  : 'ps7_init' command is executed.
11:23:51 INFO  : 'ps7_post_config' command is executed.
11:23:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:51 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:23:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:51 INFO  : 'con' command is executed.
11:23:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:23:51 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:24:56 INFO  : Disconnected from the channel tcfchan#3.
11:24:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:57 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:24:57 ERROR : port closed
11:24:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:24:57 ERROR : port closed
11:25:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:25:17 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:25:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:23 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:25:23 INFO  : 'jtag frequency' command is executed.
11:25:23 INFO  : Context for 'APU' is selected.
11:25:23 INFO  : System reset is completed.
11:25:26 INFO  : 'after 3000' command is executed.
11:25:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:25:28 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:25:28 INFO  : Context for 'APU' is selected.
11:25:29 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:25:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:29 INFO  : Context for 'APU' is selected.
11:25:29 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:25:29 INFO  : 'ps7_init' command is executed.
11:25:29 INFO  : 'ps7_post_config' command is executed.
11:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:29 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:25:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:29 INFO  : 'con' command is executed.
11:25:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:25:29 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:26:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:26:58 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:27:35 INFO  : Disconnected from the channel tcfchan#4.
11:27:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:37 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:27:37 ERROR : port closed
11:27:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:27:37 ERROR : port closed
11:27:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:43 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:27:43 INFO  : 'jtag frequency' command is executed.
11:27:43 INFO  : Context for 'APU' is selected.
11:27:44 INFO  : System reset is completed.
11:27:47 INFO  : 'after 3000' command is executed.
11:27:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:27:49 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:27:49 INFO  : Context for 'APU' is selected.
11:27:51 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:27:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:51 INFO  : Context for 'APU' is selected.
11:27:51 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:27:51 INFO  : 'ps7_init' command is executed.
11:27:51 INFO  : 'ps7_post_config' command is executed.
11:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:51 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:51 INFO  : 'con' command is executed.
11:27:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:27:51 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:28:31 INFO  : Disconnected from the channel tcfchan#5.
11:28:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:32 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:28:32 ERROR : port closed
11:28:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:28:32 ERROR : port closed
11:28:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:40 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:28:40 INFO  : 'jtag frequency' command is executed.
11:28:40 INFO  : Context for 'APU' is selected.
11:28:41 INFO  : System reset is completed.
11:28:44 INFO  : 'after 3000' command is executed.
11:28:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:28:46 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:28:46 INFO  : Context for 'APU' is selected.
11:28:48 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:28:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:28:48 INFO  : Context for 'APU' is selected.
11:28:48 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:28:48 INFO  : 'ps7_init' command is executed.
11:28:48 INFO  : 'ps7_post_config' command is executed.
11:28:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:48 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:28:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:28:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:28:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:48 INFO  : 'con' command is executed.
11:28:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:28:48 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:33:27 INFO  : Disconnected from the channel tcfchan#6.
11:33:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:28 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:33:28 ERROR : port closed
11:33:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:33:28 ERROR : port closed
11:33:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:35 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:33:35 INFO  : 'jtag frequency' command is executed.
11:33:35 INFO  : Context for 'APU' is selected.
11:33:35 INFO  : System reset is completed.
11:33:38 INFO  : 'after 3000' command is executed.
11:33:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:33:40 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:33:40 INFO  : Context for 'APU' is selected.
11:33:42 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:33:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:42 INFO  : Context for 'APU' is selected.
11:33:42 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:33:42 INFO  : 'ps7_init' command is executed.
11:33:42 INFO  : 'ps7_post_config' command is executed.
11:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:42 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:42 INFO  : 'con' command is executed.
11:33:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:33:42 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:36:21 INFO  : Disconnected from the channel tcfchan#7.
11:36:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:22 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:36:22 INFO  : 'jtag frequency' command is executed.
11:36:22 INFO  : Context for 'APU' is selected.
11:36:22 INFO  : System reset is completed.
11:36:25 INFO  : 'after 3000' command is executed.
11:36:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:36:28 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:36:28 INFO  : Context for 'APU' is selected.
11:36:29 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:36:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:29 INFO  : Context for 'APU' is selected.
11:36:29 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:36:30 INFO  : 'ps7_init' command is executed.
11:36:30 INFO  : 'ps7_post_config' command is executed.
11:36:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:30 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:30 INFO  : 'con' command is executed.
11:36:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:36:30 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:37:33 INFO  : Disconnected from the channel tcfchan#8.
11:37:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:34 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:37:34 INFO  : 'jtag frequency' command is executed.
11:37:34 INFO  : Context for 'APU' is selected.
11:37:34 INFO  : System reset is completed.
11:37:37 INFO  : 'after 3000' command is executed.
11:37:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:37:40 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:37:40 INFO  : Context for 'APU' is selected.
11:37:41 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:37:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:41 INFO  : Context for 'APU' is selected.
11:37:41 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:37:42 INFO  : 'ps7_init' command is executed.
11:37:42 INFO  : 'ps7_post_config' command is executed.
11:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:42 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:42 INFO  : 'con' command is executed.
11:37:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:37:42 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:39:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:39:06 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:39:17 INFO  : Disconnected from the channel tcfchan#9.
11:39:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:19 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:39:19 INFO  : 'jtag frequency' command is executed.
11:39:19 INFO  : Context for 'APU' is selected.
11:39:19 INFO  : System reset is completed.
11:39:22 INFO  : 'after 3000' command is executed.
11:39:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:39:24 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:39:24 INFO  : Context for 'APU' is selected.
11:39:26 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:39:26 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:26 INFO  : Context for 'APU' is selected.
11:39:26 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:39:26 INFO  : 'ps7_init' command is executed.
11:39:26 INFO  : 'ps7_post_config' command is executed.
11:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:26 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:26 INFO  : 'con' command is executed.
11:39:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:39:26 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:39:53 INFO  : Disconnected from the channel tcfchan#10.
11:39:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:54 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:39:54 ERROR : port closed
11:39:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:39:54 ERROR : port closed
11:39:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:57 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:39:57 INFO  : 'jtag frequency' command is executed.
11:39:57 INFO  : Context for 'APU' is selected.
11:39:57 INFO  : System reset is completed.
11:40:00 INFO  : 'after 3000' command is executed.
11:40:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:40:02 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:40:02 INFO  : Context for 'APU' is selected.
11:40:04 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:40:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:04 INFO  : Context for 'APU' is selected.
11:40:04 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:40:04 INFO  : 'ps7_init' command is executed.
11:40:04 INFO  : 'ps7_post_config' command is executed.
11:40:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:04 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:40:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:04 INFO  : 'con' command is executed.
11:40:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:40:04 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:42:08 INFO  : Disconnected from the channel tcfchan#11.
11:42:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:09 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:42:09 ERROR : port closed
11:42:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:42:09 ERROR : port closed
11:42:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:12 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:42:12 INFO  : 'jtag frequency' command is executed.
11:42:12 INFO  : Context for 'APU' is selected.
11:42:12 INFO  : System reset is completed.
11:42:15 INFO  : 'after 3000' command is executed.
11:42:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:42:18 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:42:18 INFO  : Context for 'APU' is selected.
11:42:19 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:42:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:19 INFO  : Context for 'APU' is selected.
11:42:19 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:42:19 INFO  : 'ps7_init' command is executed.
11:42:19 INFO  : 'ps7_post_config' command is executed.
11:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:20 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:20 INFO  : 'con' command is executed.
11:42:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:42:20 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
09:38:28 INFO  : Launching XSCT server: xsct -n  -interactive /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/temp_xsdb_launch_script.tcl
09:38:32 INFO  : Platform repository initialization has completed.
09:38:32 INFO  : Registering command handlers for Vitis TCF services
09:38:36 INFO  : XSCT server has started successfully.
09:38:38 INFO  : plnx-install-location is set to ''
09:38:38 INFO  : Successfully done setting XSCT server connection channel  
09:38:38 INFO  : Successfully done query RDI_DATADIR 
09:38:38 INFO  : Successfully done setting workspace for the tool. 
09:40:33 INFO  : Result from executing command 'getProjects': top_wrapper
09:40:33 INFO  : Result from executing command 'getPlatforms': top_wrapper|/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/top_wrapper.xpfm
09:40:36 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
09:43:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
09:43:07 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
09:43:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:26 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
09:43:26 INFO  : 'jtag frequency' command is executed.
09:43:26 INFO  : Context for 'APU' is selected.
09:43:26 INFO  : System reset is completed.
09:43:29 INFO  : 'after 3000' command is executed.
09:43:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
09:43:31 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
09:43:31 INFO  : Context for 'APU' is selected.
09:43:31 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
09:43:31 INFO  : 'configparams force-mem-access 1' command is executed.
09:43:31 INFO  : Context for 'APU' is selected.
09:43:31 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
09:43:32 INFO  : 'ps7_init' command is executed.
09:43:32 INFO  : 'ps7_post_config' command is executed.
09:43:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:32 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:43:32 INFO  : 'configparams force-mem-access 0' command is executed.
09:43:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

09:43:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:32 INFO  : 'con' command is executed.
09:43:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:43:32 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
09:44:30 INFO  : Disconnected from the channel tcfchan#2.
09:44:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:31 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
09:44:31 ERROR : port closed
09:44:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:44:31 ERROR : port closed
09:44:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:36 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
09:44:36 INFO  : 'jtag frequency' command is executed.
09:44:36 INFO  : Context for 'APU' is selected.
09:44:36 INFO  : System reset is completed.
09:44:39 INFO  : 'after 3000' command is executed.
09:44:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
09:44:41 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
09:44:41 INFO  : Context for 'APU' is selected.
09:44:41 INFO  : Hardware design and registers information is loaded from '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
09:44:41 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:41 INFO  : Context for 'APU' is selected.
09:44:41 INFO  : Sourcing of '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
09:44:42 INFO  : 'ps7_init' command is executed.
09:44:42 INFO  : 'ps7_post_config' command is executed.
09:44:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:42 INFO  : The application '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:44:42 INFO  : 'configparams force-mem-access 0' command is executed.
09:44:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

09:44:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:42 INFO  : 'con' command is executed.
09:44:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:44:42 INFO  : Launch script is exported to file '/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
09:49:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
09:49:28 INFO  : Device configured successfully with "/home/dyerbm/Documents/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
09:49:39 INFO  : Disconnected from the channel tcfchan#3.
09:49:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:40 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
09:49:40 ERROR : port closed
09:49:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:49:40 ERROR : port closed
09:49:43 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
10:52:57 INFO  : Launching XSCT server: xsct -n  -interactive /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/temp_xsdb_launch_script.tcl
10:53:02 INFO  : Platform repository initialization has completed.
10:53:02 INFO  : Registering command handlers for Vitis TCF services
10:53:05 INFO  : XSCT server has started successfully.
10:53:07 INFO  : Successfully done setting XSCT server connection channel  
10:53:07 INFO  : plnx-install-location is set to ''
10:53:07 INFO  : Successfully done query RDI_DATADIR 
10:53:07 INFO  : Successfully done setting workspace for the tool. 
10:59:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
10:59:54 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:00:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:20 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:00:20 INFO  : 'jtag frequency' command is executed.
11:00:20 INFO  : Context for 'APU' is selected.
11:00:20 INFO  : System reset is completed.
11:00:23 INFO  : 'after 3000' command is executed.
11:00:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:00:26 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:00:26 INFO  : Context for 'APU' is selected.
11:00:26 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:00:26 INFO  : 'configparams force-mem-access 1' command is executed.
11:00:26 INFO  : Context for 'APU' is selected.
11:00:26 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:00:26 INFO  : 'ps7_init' command is executed.
11:00:26 INFO  : 'ps7_post_config' command is executed.
11:00:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:26 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:00:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:00:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:00:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:26 INFO  : 'con' command is executed.
11:00:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:00:26 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:01:18 INFO  : Disconnected from the channel tcfchan#1.
11:01:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:19 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:01:19 INFO  : 'jtag frequency' command is executed.
11:01:21 INFO  : Context for 'APU' is selected.
11:01:21 INFO  : System reset is completed.
11:01:24 INFO  : 'after 3000' command is executed.
11:01:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:01:27 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:01:27 INFO  : Context for 'APU' is selected.
11:01:28 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:01:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:28 INFO  : Context for 'APU' is selected.
11:01:28 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:01:28 INFO  : 'ps7_init' command is executed.
11:01:28 INFO  : 'ps7_post_config' command is executed.
11:01:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:28 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:28 INFO  : 'con' command is executed.
11:01:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:01:28 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:02:13 INFO  : Disconnected from the channel tcfchan#2.
11:02:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:14 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:02:14 INFO  : 'jtag frequency' command is executed.
11:02:16 INFO  : Context for 'APU' is selected.
11:02:16 INFO  : System reset is completed.
11:02:19 INFO  : 'after 3000' command is executed.
11:02:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:02:21 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:02:21 INFO  : Context for 'APU' is selected.
11:02:22 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:02:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:02:22 INFO  : Context for 'APU' is selected.
11:02:22 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:02:22 INFO  : 'ps7_init' command is executed.
11:02:22 INFO  : 'ps7_post_config' command is executed.
11:02:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:23 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:02:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:23 INFO  : 'con' command is executed.
11:02:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:02:23 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:04:00 INFO  : Disconnected from the channel tcfchan#3.
11:04:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:01 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:04:01 INFO  : 'jtag frequency' command is executed.
11:04:03 INFO  : Context for 'APU' is selected.
11:04:03 INFO  : System reset is completed.
11:04:06 INFO  : 'after 3000' command is executed.
11:04:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:04:09 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:04:09 INFO  : Context for 'APU' is selected.
11:04:10 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:04:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:10 INFO  : Context for 'APU' is selected.
11:04:10 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:04:10 INFO  : 'ps7_init' command is executed.
11:04:10 INFO  : 'ps7_post_config' command is executed.
11:04:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:10 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:10 INFO  : 'con' command is executed.
11:04:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:04:10 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:05:22 INFO  : Disconnected from the channel tcfchan#4.
11:05:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:23 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:05:23 INFO  : 'jtag frequency' command is executed.
11:05:25 INFO  : Context for 'APU' is selected.
11:05:25 INFO  : System reset is completed.
11:05:28 INFO  : 'after 3000' command is executed.
11:05:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:05:30 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:05:30 INFO  : Context for 'APU' is selected.
11:05:31 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:05:31 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:31 INFO  : Context for 'APU' is selected.
11:05:31 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:05:31 INFO  : 'ps7_init' command is executed.
11:05:31 INFO  : 'ps7_post_config' command is executed.
11:05:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:31 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:32 INFO  : 'con' command is executed.
11:05:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:05:32 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:12:09 INFO  : Result from executing command 'getProjects': top_wrapper
11:12:09 INFO  : Result from executing command 'getPlatforms': top_wrapper|/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/top_wrapper.xpfm
11:12:12 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:12:57 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:13:13 INFO  : Disconnected from the channel tcfchan#5.
11:13:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:13:23 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:13:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:34 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:13:34 INFO  : 'jtag frequency' command is executed.
11:13:34 INFO  : Context for 'APU' is selected.
11:13:34 INFO  : System reset is completed.
11:13:37 INFO  : 'after 3000' command is executed.
11:13:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:13:40 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:13:40 INFO  : Context for 'APU' is selected.
11:13:40 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:13:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:13:40 INFO  : Context for 'APU' is selected.
11:13:40 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:13:40 INFO  : 'ps7_init' command is executed.
11:13:40 INFO  : 'ps7_post_config' command is executed.
11:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:40 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:13:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:13:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:40 INFO  : 'con' command is executed.
11:13:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:13:40 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:15:41 INFO  : Disconnected from the channel tcfchan#8.
11:15:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:42 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:15:42 INFO  : 'jtag frequency' command is executed.
11:15:42 INFO  : Context for 'APU' is selected.
11:15:42 INFO  : System reset is completed.
11:15:45 INFO  : 'after 3000' command is executed.
11:15:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:15:48 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:15:48 INFO  : Context for 'APU' is selected.
11:15:48 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:15:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:15:48 INFO  : Context for 'APU' is selected.
11:15:48 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:15:48 INFO  : 'ps7_init' command is executed.
11:15:48 INFO  : 'ps7_post_config' command is executed.
11:15:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:48 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:15:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:15:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:15:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:48 INFO  : 'con' command is executed.
11:15:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:15:48 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:16:30 INFO  : Disconnected from the channel tcfchan#9.
11:16:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:16:40 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:16:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:46 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:16:46 INFO  : 'jtag frequency' command is executed.
11:16:46 INFO  : Context for 'APU' is selected.
11:16:46 INFO  : System reset is completed.
11:16:49 INFO  : 'after 3000' command is executed.
11:16:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:16:51 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:16:51 INFO  : Context for 'APU' is selected.
11:16:51 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:16:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:51 INFO  : Context for 'APU' is selected.
11:16:51 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:16:51 INFO  : 'ps7_init' command is executed.
11:16:51 INFO  : 'ps7_post_config' command is executed.
11:16:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:51 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:51 INFO  : 'con' command is executed.
11:16:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:16:51 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:18:12 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:18:25 INFO  : Disconnected from the channel tcfchan#10.
11:18:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:26 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:18:26 INFO  : 'jtag frequency' command is executed.
11:18:28 INFO  : Context for 'APU' is selected.
11:18:28 INFO  : System reset is completed.
11:18:31 INFO  : 'after 3000' command is executed.
11:18:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:18:33 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:18:33 INFO  : Context for 'APU' is selected.
11:18:33 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:18:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:33 INFO  : Context for 'APU' is selected.
11:18:33 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:18:33 INFO  : 'ps7_init' command is executed.
11:18:33 INFO  : 'ps7_post_config' command is executed.
11:18:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:33 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:33 INFO  : 'con' command is executed.
11:18:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:18:33 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:20:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:20:16 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:20:26 INFO  : Disconnected from the channel tcfchan#11.
11:20:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:27 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:20:27 INFO  : 'jtag frequency' command is executed.
11:20:27 INFO  : Context for 'APU' is selected.
11:20:27 INFO  : System reset is completed.
11:20:30 INFO  : 'after 3000' command is executed.
11:20:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:20:33 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:20:33 INFO  : Context for 'APU' is selected.
11:20:33 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:20:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:33 INFO  : Context for 'APU' is selected.
11:20:33 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:20:33 INFO  : 'ps7_init' command is executed.
11:20:33 INFO  : 'ps7_post_config' command is executed.
11:20:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:33 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:20:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:33 INFO  : 'con' command is executed.
11:20:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:20:33 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/systemdebugger_spi_and_lvds_tests_system_standalone.tcl'
11:24:05 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:24:23 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:24:57 INFO  : Disconnected from the channel tcfchan#12.
11:24:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:57 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:24:57 INFO  : 'jtag frequency' command is executed.
11:24:57 INFO  : Context for 'APU' is selected.
11:24:57 INFO  : System reset is completed.
11:25:00 INFO  : 'after 3000' command is executed.
11:25:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:25:03 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:25:03 INFO  : Context for 'APU' is selected.
11:25:03 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:25:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:03 INFO  : Context for 'APU' is selected.
11:25:03 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:25:03 INFO  : 'ps7_init' command is executed.
11:25:03 INFO  : 'ps7_post_config' command is executed.
11:25:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:03 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:25:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:03 INFO  : 'con' command is executed.
11:25:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:25:03 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/systemdebugger_spi_and_lvds_tests_system_standalone.tcl'
11:27:11 INFO  : Disconnected from the channel tcfchan#14.
11:27:31 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:29:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:54 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:29:54 INFO  : 'jtag frequency' command is executed.
11:29:54 INFO  : Context for 'APU' is selected.
11:29:54 INFO  : System reset is completed.
11:29:57 INFO  : 'after 3000' command is executed.
11:29:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:29:59 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:29:59 INFO  : Context for 'APU' is selected.
11:29:59 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:29:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:59 INFO  : Context for 'APU' is selected.
11:29:59 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:29:59 INFO  : 'ps7_init' command is executed.
11:29:59 INFO  : 'ps7_post_config' command is executed.
11:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:59 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:59 INFO  : 'con' command is executed.
11:29:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:29:59 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:30:38 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:30:46 INFO  : Disconnected from the channel tcfchan#16.
11:30:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:47 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:30:47 INFO  : 'jtag frequency' command is executed.
11:30:49 INFO  : Context for 'APU' is selected.
11:30:49 INFO  : System reset is completed.
11:30:52 INFO  : 'after 3000' command is executed.
11:30:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:30:54 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:30:54 INFO  : Context for 'APU' is selected.
11:30:54 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:30:54 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:54 INFO  : Context for 'APU' is selected.
11:30:54 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:30:55 INFO  : 'ps7_init' command is executed.
11:30:55 INFO  : 'ps7_post_config' command is executed.
11:30:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:55 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:55 INFO  : 'con' command is executed.
11:30:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:30:55 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:31:32 INFO  : Disconnected from the channel tcfchan#18.
11:31:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:33 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:31:33 INFO  : 'jtag frequency' command is executed.
11:31:33 INFO  : Context for 'APU' is selected.
11:31:33 INFO  : System reset is completed.
11:31:36 INFO  : 'after 3000' command is executed.
11:31:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:31:39 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:31:39 INFO  : Context for 'APU' is selected.
11:31:39 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:31:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:39 INFO  : Context for 'APU' is selected.
11:31:39 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:31:39 INFO  : 'ps7_init' command is executed.
11:31:39 INFO  : 'ps7_post_config' command is executed.
11:31:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:39 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:39 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:39 INFO  : 'con' command is executed.
11:31:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:31:39 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:31:46 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:32:05 INFO  : Disconnected from the channel tcfchan#19.
11:32:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:06 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:32:06 INFO  : 'jtag frequency' command is executed.
11:32:06 INFO  : Context for 'APU' is selected.
11:32:06 INFO  : System reset is completed.
11:32:09 INFO  : 'after 3000' command is executed.
11:32:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:32:12 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:32:12 INFO  : Context for 'APU' is selected.
11:32:12 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:32:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:12 INFO  : Context for 'APU' is selected.
11:32:12 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:32:12 INFO  : 'ps7_init' command is executed.
11:32:12 INFO  : 'ps7_post_config' command is executed.
11:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:12 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:12 INFO  : 'con' command is executed.
11:32:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:32:12 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:32:26 INFO  : Disconnected from the channel tcfchan#21.
11:32:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:27 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:32:27 INFO  : 'jtag frequency' command is executed.
11:32:29 INFO  : Context for 'APU' is selected.
11:32:29 INFO  : System reset is completed.
11:32:32 INFO  : 'after 3000' command is executed.
11:32:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:32:34 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:32:34 INFO  : Context for 'APU' is selected.
11:32:34 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:32:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:34 INFO  : Context for 'APU' is selected.
11:32:34 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:32:35 INFO  : 'ps7_init' command is executed.
11:32:35 INFO  : 'ps7_post_config' command is executed.
11:32:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:35 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:35 INFO  : 'con' command is executed.
11:32:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:32:35 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:33:17 INFO  : Disconnected from the channel tcfchan#22.
11:33:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:18 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:33:18 INFO  : 'jtag frequency' command is executed.
11:33:19 INFO  : Context for 'APU' is selected.
11:33:19 INFO  : System reset is completed.
11:33:22 INFO  : 'after 3000' command is executed.
11:33:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:33:25 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:33:25 INFO  : Context for 'APU' is selected.
11:33:25 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:33:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:25 INFO  : Context for 'APU' is selected.
11:33:25 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:33:25 INFO  : 'ps7_init' command is executed.
11:33:25 INFO  : 'ps7_post_config' command is executed.
11:33:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:25 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:25 INFO  : 'con' command is executed.
11:33:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:33:25 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:34:12 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:34:20 INFO  : Disconnected from the channel tcfchan#23.
11:34:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:21 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:34:21 INFO  : 'jtag frequency' command is executed.
11:34:21 INFO  : Context for 'APU' is selected.
11:34:21 INFO  : System reset is completed.
11:34:24 INFO  : 'after 3000' command is executed.
11:34:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:34:26 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:34:26 INFO  : Context for 'APU' is selected.
11:34:26 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:34:26 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:27 INFO  : Context for 'APU' is selected.
11:34:27 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:34:27 INFO  : 'ps7_init' command is executed.
11:34:27 INFO  : 'ps7_post_config' command is executed.
11:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:27 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:34:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:34:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:27 INFO  : 'con' command is executed.
11:34:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:34:27 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:35:01 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:35:04 INFO  : Disconnected from the channel tcfchan#24.
11:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:05 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:35:05 INFO  : 'jtag frequency' command is executed.
11:35:07 INFO  : Context for 'APU' is selected.
11:35:07 INFO  : System reset is completed.
11:35:10 INFO  : 'after 3000' command is executed.
11:35:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:35:13 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:35:13 INFO  : Context for 'APU' is selected.
11:35:13 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:35:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:13 INFO  : Context for 'APU' is selected.
11:35:13 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:35:13 INFO  : 'ps7_init' command is executed.
11:35:13 INFO  : 'ps7_post_config' command is executed.
11:35:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:13 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:13 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:13 INFO  : 'con' command is executed.
11:35:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:35:13 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:37:19 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:37:37 INFO  : Disconnected from the channel tcfchan#25.
11:37:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:38 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:37:38 INFO  : 'jtag frequency' command is executed.
11:37:39 INFO  : Context for 'APU' is selected.
11:37:39 INFO  : System reset is completed.
11:37:42 INFO  : 'after 3000' command is executed.
11:37:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:37:44 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:37:44 INFO  : Context for 'APU' is selected.
11:37:44 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:37:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:44 INFO  : Context for 'APU' is selected.
11:37:44 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:37:44 INFO  : 'ps7_init' command is executed.
11:37:44 INFO  : 'ps7_post_config' command is executed.
11:37:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:44 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:44 INFO  : 'con' command is executed.
11:37:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:37:44 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:40:48 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:40:51 INFO  : Disconnected from the channel tcfchan#26.
11:40:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:53 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:40:53 INFO  : 'jtag frequency' command is executed.
11:40:54 INFO  : Context for 'APU' is selected.
11:40:55 INFO  : System reset is completed.
11:40:58 INFO  : 'after 3000' command is executed.
11:40:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:41:00 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:41:00 INFO  : Context for 'APU' is selected.
11:41:00 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:41:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:00 INFO  : Context for 'APU' is selected.
11:41:00 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:41:00 INFO  : 'ps7_init' command is executed.
11:41:00 INFO  : 'ps7_post_config' command is executed.
11:41:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:00 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:00 INFO  : 'con' command is executed.
11:41:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:41:00 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:42:42 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:42:55 INFO  : Disconnected from the channel tcfchan#27.
11:42:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:43:05 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:52:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:47 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:52:47 INFO  : 'jtag frequency' command is executed.
11:52:47 INFO  : Context for 'APU' is selected.
11:52:47 INFO  : System reset is completed.
11:52:50 INFO  : 'after 3000' command is executed.
11:52:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:52:52 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:52:52 INFO  : Context for 'APU' is selected.
11:52:52 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:52:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:52 INFO  : Context for 'APU' is selected.
11:52:52 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:52:52 INFO  : 'ps7_init' command is executed.
11:52:52 INFO  : 'ps7_post_config' command is executed.
11:52:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:52 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:52 INFO  : 'con' command is executed.
11:52:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:52:52 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:53:27 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:54:32 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:54:56 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:55:02 INFO  : Disconnected from the channel tcfchan#28.
11:55:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:03 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:55:03 INFO  : 'jtag frequency' command is executed.
11:55:05 INFO  : Context for 'APU' is selected.
11:55:05 INFO  : System reset is completed.
11:55:08 INFO  : 'after 3000' command is executed.
11:55:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:55:10 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:55:10 INFO  : Context for 'APU' is selected.
11:55:10 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:55:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:55:10 INFO  : Context for 'APU' is selected.
11:55:10 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:55:10 INFO  : 'ps7_init' command is executed.
11:55:10 INFO  : 'ps7_post_config' command is executed.
11:55:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:11 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:55:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:55:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:11 INFO  : 'con' command is executed.
11:55:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:55:11 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:56:11 INFO  : Disconnected from the channel tcfchan#29.
11:56:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:12 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:56:12 INFO  : 'jtag frequency' command is executed.
11:56:13 INFO  : Context for 'APU' is selected.
11:56:13 INFO  : System reset is completed.
11:56:16 INFO  : 'after 3000' command is executed.
11:56:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:56:18 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:56:18 INFO  : Context for 'APU' is selected.
11:56:18 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:56:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:18 INFO  : Context for 'APU' is selected.
11:56:18 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:56:18 INFO  : 'ps7_init' command is executed.
11:56:18 INFO  : 'ps7_post_config' command is executed.
11:56:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:18 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:56:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:18 INFO  : 'con' command is executed.
11:56:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:56:18 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:57:04 INFO  : Disconnected from the channel tcfchan#30.
11:57:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:05 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:57:05 ERROR : port closed
11:57:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:57:05 ERROR : port closed
11:57:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:09 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:57:09 INFO  : 'jtag frequency' command is executed.
11:57:09 INFO  : Context for 'APU' is selected.
11:57:09 INFO  : System reset is completed.
11:57:12 INFO  : 'after 3000' command is executed.
11:57:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:57:15 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:57:15 INFO  : Context for 'APU' is selected.
11:57:15 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:57:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:15 INFO  : Context for 'APU' is selected.
11:57:15 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:57:15 INFO  : 'ps7_init' command is executed.
11:57:15 INFO  : 'ps7_post_config' command is executed.
11:57:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:15 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:15 INFO  : 'con' command is executed.
11:57:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:57:15 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
11:58:40 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
11:58:45 INFO  : Disconnected from the channel tcfchan#31.
11:58:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:58:55 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:59:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:00 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
11:59:00 INFO  : 'jtag frequency' command is executed.
11:59:00 INFO  : Context for 'APU' is selected.
11:59:00 INFO  : System reset is completed.
11:59:03 INFO  : 'after 3000' command is executed.
11:59:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
11:59:05 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
11:59:05 INFO  : Context for 'APU' is selected.
11:59:05 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
11:59:05 INFO  : 'configparams force-mem-access 1' command is executed.
11:59:05 INFO  : Context for 'APU' is selected.
11:59:05 INFO  : Sourcing of '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
11:59:06 INFO  : 'ps7_init' command is executed.
11:59:06 INFO  : 'ps7_post_config' command is executed.
11:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:06 INFO  : The application '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:59:06 INFO  : 'configparams force-mem-access 0' command is executed.
11:59:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

11:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:06 INFO  : 'con' command is executed.
11:59:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:59:06 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
10:52:13 INFO  : Launching XSCT server: xsct -n  -interactive /run/media/6TB/gitrepos/ESpecFirmware/Vitis/temp_xsdb_launch_script.tcl
10:52:17 INFO  : Platform repository initialization has completed.
10:52:18 INFO  : Registering command handlers for Vitis TCF services
10:52:21 INFO  : XSCT server has started successfully.
10:52:24 INFO  : Successfully done setting XSCT server connection channel  
10:52:24 INFO  : plnx-install-location is set to ''
10:52:24 INFO  : Successfully done query RDI_DATADIR 
10:52:24 INFO  : Successfully done setting workspace for the tool. 
10:52:28 INFO  : Result from executing command 'getProjects': top_wrapper
10:52:28 INFO  : Result from executing command 'getPlatforms': top_wrapper|/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/top_wrapper.xpfm
10:52:32 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
10:52:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
10:52:50 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
10:52:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:54 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
10:52:54 INFO  : 'jtag frequency' command is executed.
10:52:54 INFO  : Context for 'APU' is selected.
10:52:54 INFO  : System reset is completed.
10:52:57 INFO  : 'after 3000' command is executed.
10:52:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
10:53:00 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
10:53:00 INFO  : Context for 'APU' is selected.
10:53:00 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
10:53:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:53:00 INFO  : Context for 'APU' is selected.
10:53:00 INFO  : Sourcing of '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
10:53:00 INFO  : 'ps7_init' command is executed.
10:53:00 INFO  : 'ps7_post_config' command is executed.
10:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:00 INFO  : The application '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:53:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:53:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/Mac-PhD/Vitis_Workspace/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

10:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:00 INFO  : 'con' command is executed.
10:53:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:53:00 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests_system/_ide/scripts/systemdebugger_spi_and_lvds_tests_system_standalone.tcl'
13:05:08 INFO  : Launching XSCT server: xsct -n  -interactive /run/media/6TB/gitrepos/ESpecFirmware/Vitis/temp_xsdb_launch_script.tcl
13:05:14 INFO  : Registering command handlers for Vitis TCF services
13:05:16 INFO  : Platform repository initialization has completed.
13:05:20 INFO  : XSCT server has started successfully.
13:05:20 INFO  : Successfully done setting XSCT server connection channel  
13:05:23 INFO  : plnx-install-location is set to ''
13:05:23 INFO  : Successfully done setting workspace for the tool. 
13:05:25 INFO  : Successfully done query RDI_DATADIR 
13:05:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:05:38 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:05:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:46 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:05:46 INFO  : 'jtag frequency' command is executed.
13:05:46 INFO  : Context for 'APU' is selected.
13:05:46 INFO  : System reset is completed.
13:05:49 INFO  : 'after 3000' command is executed.
13:05:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:05:51 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:05:51 INFO  : Context for 'APU' is selected.
13:05:51 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:05:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:51 INFO  : Context for 'APU' is selected.
13:05:51 INFO  : Sourcing of '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:05:51 INFO  : 'ps7_init' command is executed.
13:05:51 INFO  : 'ps7_post_config' command is executed.
13:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:52 INFO  : The application '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:05:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:52 INFO  : 'con' command is executed.
13:05:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:05:52 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
13:06:49 INFO  : Disconnected from the channel tcfchan#1.
13:06:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:50 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:06:50 INFO  : 'jtag frequency' command is executed.
13:06:50 INFO  : Context for 'APU' is selected.
13:06:51 INFO  : System reset is completed.
13:06:54 INFO  : 'after 3000' command is executed.
13:06:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:06:56 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:06:56 INFO  : Context for 'APU' is selected.
13:06:57 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:06:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:57 INFO  : Context for 'APU' is selected.
13:06:57 INFO  : Sourcing of '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:06:57 INFO  : 'ps7_init' command is executed.
13:06:57 INFO  : 'ps7_post_config' command is executed.
13:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:57 INFO  : The application '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:57 INFO  : 'con' command is executed.
13:06:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:06:57 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
13:07:21 INFO  : Disconnected from the channel tcfchan#2.
13:07:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:22 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:07:22 INFO  : 'jtag frequency' command is executed.
13:07:24 INFO  : Context for 'APU' is selected.
13:07:25 INFO  : System reset is completed.
13:07:28 INFO  : 'after 3000' command is executed.
13:07:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:07:30 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:07:30 INFO  : Context for 'APU' is selected.
13:07:31 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:07:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:31 INFO  : Context for 'APU' is selected.
13:07:31 INFO  : Sourcing of '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:07:31 INFO  : 'ps7_init' command is executed.
13:07:31 INFO  : 'ps7_post_config' command is executed.
13:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:31 INFO  : The application '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:07:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:07:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:31 INFO  : 'con' command is executed.
13:07:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:07:31 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
13:08:12 INFO  : Disconnected from the channel tcfchan#3.
13:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:13 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:08:13 INFO  : 'jtag frequency' command is executed.
13:08:13 INFO  : Context for 'APU' is selected.
13:08:13 INFO  : System reset is completed.
13:08:16 INFO  : 'after 3000' command is executed.
13:08:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:08:18 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:08:18 INFO  : Context for 'APU' is selected.
13:08:19 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:08:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:19 INFO  : Context for 'APU' is selected.
13:08:19 INFO  : Sourcing of '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:08:19 INFO  : 'ps7_init' command is executed.
13:08:19 INFO  : 'ps7_post_config' command is executed.
13:08:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:20 INFO  : The application '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:08:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:08:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:20 INFO  : 'con' command is executed.
13:08:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:08:20 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
13:09:02 INFO  : Disconnected from the channel tcfchan#4.
13:09:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:03 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:09:03 INFO  : 'jtag frequency' command is executed.
13:09:03 INFO  : Context for 'APU' is selected.
13:09:03 INFO  : System reset is completed.
13:09:06 INFO  : 'after 3000' command is executed.
13:09:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:09:08 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:09:08 INFO  : Context for 'APU' is selected.
13:09:10 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:09:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:10 INFO  : Context for 'APU' is selected.
13:09:10 INFO  : Sourcing of '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:09:10 INFO  : 'ps7_init' command is executed.
13:09:10 INFO  : 'ps7_post_config' command is executed.
13:09:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:10 INFO  : The application '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:10 INFO  : 'con' command is executed.
13:09:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:09:10 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests_system/_ide/scripts/debugger_spi_and_lvds_tests-default.tcl'
13:10:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:10:46 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:11:28 INFO  : Disconnected from the channel tcfchan#5.
13:11:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:29 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:11:29 INFO  : 'jtag frequency' command is executed.
13:11:29 INFO  : Context for 'APU' is selected.
13:11:29 INFO  : System reset is completed.
13:11:32 INFO  : 'after 3000' command is executed.
13:11:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:11:34 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:11:34 INFO  : Context for 'APU' is selected.
13:11:36 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:11:36 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:36 INFO  : Context for 'APU' is selected.
13:11:36 INFO  : Sourcing of '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:11:36 INFO  : 'ps7_init' command is executed.
13:11:36 INFO  : 'ps7_post_config' command is executed.
13:11:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:36 INFO  : The application '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:36 INFO  : 'con' command is executed.
13:11:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:11:36 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests_system/_ide/scripts/systemdebugger_spi_and_lvds_tests_system_standalone.tcl'
13:12:44 INFO  : Result from executing command 'getProjects': top_wrapper
13:12:44 INFO  : Result from executing command 'getPlatforms': top_wrapper|/run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/top_wrapper.xpfm
13:12:47 INFO  : Checking for BSP changes to sync application flags for project 'spi_and_LVDS_tests'...
13:12:56 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.populateDesignProps(HwPlatform.java:522)
	at com.xilinx.sdk.hw.internal.HwPlatform.isZynq(HwPlatform.java:1102)
	at com.xilinx.sdk.hw.internal.HwPlatform.getArchFamily(HwPlatform.java:588)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:174)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:109)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:641)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:615)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)
13:12:56 INFO  : Disconnected from the channel tcfchan#6.
13:12:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:56 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:12:56 INFO  : 'jtag frequency' command is executed.
13:12:56 INFO  : Context for 'APU' is selected.
13:12:56 INFO  : System reset is completed.
13:12:59 INFO  : 'after 3000' command is executed.
13:12:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:13:02 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:13:02 INFO  : Context for 'APU' is selected.
13:13:02 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:13:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:02 INFO  : Context for 'APU' is selected.
13:13:02 INFO  : Sourcing of '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:13:02 INFO  : 'ps7_init' command is executed.
13:13:02 INFO  : 'ps7_post_config' command is executed.
13:13:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:02 INFO  : The application '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:13:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:02 INFO  : 'con' command is executed.
13:13:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:13:02 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests_system/_ide/scripts/systemdebugger_spi_and_lvds_tests_system_standalone.tcl'
13:15:23 INFO  : Disconnected from the channel tcfchan#8.
13:15:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:23 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:15:23 INFO  : 'jtag frequency' command is executed.
13:15:23 INFO  : Context for 'APU' is selected.
13:15:23 INFO  : System reset is completed.
13:15:26 INFO  : 'after 3000' command is executed.
13:15:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:15:28 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:15:28 INFO  : Context for 'APU' is selected.
13:15:28 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:15:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:15:28 INFO  : Context for 'APU' is selected.
13:15:28 INFO  : Sourcing of '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:15:28 INFO  : 'ps7_init' command is executed.
13:15:28 INFO  : 'ps7_post_config' command is executed.
13:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:28 INFO  : The application '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:15:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:15:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:28 INFO  : 'con' command is executed.
13:15:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:15:28 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests_system/_ide/scripts/systemdebugger_spi_and_lvds_tests_system_standalone.tcl'
13:16:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:16:25 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:17:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:17:07 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:17:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:17:24 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:22:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:22:09 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:22:16 INFO  : Disconnected from the channel tcfchan#9.
13:22:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:16 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:22:16 INFO  : 'jtag frequency' command is executed.
13:22:16 INFO  : Context for 'APU' is selected.
13:22:16 INFO  : System reset is completed.
13:22:19 INFO  : 'after 3000' command is executed.
13:22:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:22:21 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:22:21 INFO  : Context for 'APU' is selected.
13:22:21 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:22:21 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:21 INFO  : Context for 'APU' is selected.
13:22:21 INFO  : Sourcing of '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:22:21 INFO  : 'ps7_init' command is executed.
13:22:21 INFO  : 'ps7_post_config' command is executed.
13:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:21 INFO  : The application '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:22 INFO  : 'con' command is executed.
13:22:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:22:22 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests_system/_ide/scripts/systemdebugger_spi_and_lvds_tests_system_standalone.tcl'
13:23:46 INFO  : Disconnected from the channel tcfchan#10.
13:23:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:47 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:23:47 INFO  : 'jtag frequency' command is executed.
13:23:47 INFO  : Context for 'APU' is selected.
13:23:47 INFO  : System reset is completed.
13:23:50 INFO  : 'after 3000' command is executed.
13:23:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:23:52 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:23:52 INFO  : Context for 'APU' is selected.
13:23:52 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:23:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:52 INFO  : Context for 'APU' is selected.
13:23:52 INFO  : Sourcing of '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:23:52 INFO  : 'ps7_init' command is executed.
13:23:52 INFO  : 'ps7_post_config' command is executed.
13:23:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:52 INFO  : The application '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:52 INFO  : 'con' command is executed.
13:23:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:23:52 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests_system/_ide/scripts/systemdebugger_spi_and_lvds_tests_system_standalone.tcl'
13:25:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:25:39 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:25:45 INFO  : Disconnected from the channel tcfchan#11.
13:25:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:45 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:25:45 INFO  : 'jtag frequency' command is executed.
13:25:45 INFO  : Context for 'APU' is selected.
13:25:45 INFO  : System reset is completed.
13:25:48 INFO  : 'after 3000' command is executed.
13:25:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:25:50 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:25:51 INFO  : Context for 'APU' is selected.
13:25:51 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:25:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:51 INFO  : Context for 'APU' is selected.
13:25:51 INFO  : Sourcing of '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:25:51 INFO  : 'ps7_init' command is executed.
13:25:51 INFO  : 'ps7_post_config' command is executed.
13:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:51 INFO  : The application '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:51 INFO  : 'con' command is executed.
13:25:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:25:51 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests_system/_ide/scripts/systemdebugger_spi_and_lvds_tests_system_standalone.tcl'
13:29:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:29:51 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:30:03 INFO  : Disconnected from the channel tcfchan#12.
13:30:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:03 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
13:30:03 INFO  : 'jtag frequency' command is executed.
13:30:03 INFO  : Context for 'APU' is selected.
13:30:03 INFO  : System reset is completed.
13:30:06 INFO  : 'after 3000' command is executed.
13:30:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
13:30:09 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
13:30:09 INFO  : Context for 'APU' is selected.
13:30:09 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
13:30:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:09 INFO  : Context for 'APU' is selected.
13:30:09 INFO  : Sourcing of '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
13:30:09 INFO  : 'ps7_init' command is executed.
13:30:09 INFO  : 'ps7_post_config' command is executed.
13:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:09 INFO  : The application '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:09 INFO  : 'con' command is executed.
13:30:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:30:09 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests_system/_ide/scripts/systemdebugger_spi_and_lvds_tests_system_standalone.tcl'
15:04:33 INFO  : Launching XSCT server: xsct -n  -interactive /run/media/6TB/gitrepos/ESpecFirmware/Vitis/temp_xsdb_launch_script.tcl
15:04:39 INFO  : Registering command handlers for Vitis TCF services
15:04:41 INFO  : Platform repository initialization has completed.
15:04:45 INFO  : XSCT server has started successfully.
15:04:48 INFO  : plnx-install-location is set to ''
15:04:48 INFO  : Successfully done setting XSCT server connection channel  
15:04:48 INFO  : Successfully done query RDI_DATADIR 
15:04:48 INFO  : Successfully done setting workspace for the tool. 
15:05:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
15:05:18 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
15:05:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:29 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
15:05:29 INFO  : 'jtag frequency' command is executed.
15:05:29 INFO  : Context for 'APU' is selected.
15:05:29 INFO  : System reset is completed.
15:05:32 INFO  : 'after 3000' command is executed.
15:05:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
15:05:34 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
15:05:34 INFO  : Context for 'APU' is selected.
15:05:34 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
15:05:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:34 INFO  : Context for 'APU' is selected.
15:05:34 INFO  : Sourcing of '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
15:05:34 INFO  : 'ps7_init' command is executed.
15:05:34 INFO  : 'ps7_post_config' command is executed.
15:05:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:35 INFO  : The application '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:35 INFO  : 'con' command is executed.
15:05:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:05:35 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests_system/_ide/scripts/systemdebugger_spi_and_lvds_tests_system_standalone.tcl'
15:06:53 INFO  : Disconnected from the channel tcfchan#1.
15:06:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:54 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
15:06:54 INFO  : 'jtag frequency' command is executed.
15:06:54 INFO  : Context for 'APU' is selected.
15:06:54 INFO  : System reset is completed.
15:06:57 INFO  : 'after 3000' command is executed.
15:06:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
15:06:59 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
15:06:59 INFO  : Context for 'APU' is selected.
15:07:00 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
15:07:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:00 INFO  : Context for 'APU' is selected.
15:07:00 INFO  : Sourcing of '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
15:07:00 INFO  : 'ps7_init' command is executed.
15:07:00 INFO  : 'ps7_post_config' command is executed.
15:07:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:01 INFO  : The application '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:01 INFO  : 'con' command is executed.
15:07:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:07:01 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests_system/_ide/scripts/systemdebugger_spi_and_lvds_tests_system_standalone.tcl'
15:11:02 INFO  : Disconnected from the channel tcfchan#2.
15:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:02 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
15:11:02 INFO  : 'jtag frequency' command is executed.
15:11:02 INFO  : Context for 'APU' is selected.
15:11:02 INFO  : System reset is completed.
15:11:05 INFO  : 'after 3000' command is executed.
15:11:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
15:11:07 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
15:11:07 INFO  : Context for 'APU' is selected.
15:11:09 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
15:11:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:09 INFO  : Context for 'APU' is selected.
15:11:09 INFO  : Sourcing of '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
15:11:09 INFO  : 'ps7_init' command is executed.
15:11:09 INFO  : 'ps7_post_config' command is executed.
15:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:09 INFO  : The application '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:09 INFO  : 'con' command is executed.
15:11:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:11:09 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests_system/_ide/scripts/systemdebugger_spi_and_lvds_tests_system_standalone.tcl'
15:11:26 INFO  : Disconnected from the channel tcfchan#3.
15:11:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:26 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
15:11:26 INFO  : 'jtag frequency' command is executed.
15:11:26 INFO  : Context for 'APU' is selected.
15:11:26 INFO  : System reset is completed.
15:11:29 INFO  : 'after 3000' command is executed.
15:11:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
15:11:31 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
15:11:31 INFO  : Context for 'APU' is selected.
15:11:32 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
15:11:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:32 INFO  : Context for 'APU' is selected.
15:11:32 INFO  : Sourcing of '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
15:11:33 INFO  : 'ps7_init' command is executed.
15:11:33 INFO  : 'ps7_post_config' command is executed.
15:11:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:33 INFO  : The application '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:33 INFO  : 'con' command is executed.
15:11:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:11:33 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests_system/_ide/scripts/systemdebugger_spi_and_lvds_tests_system_standalone.tcl'
15:12:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
15:12:46 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
15:12:54 INFO  : Disconnected from the channel tcfchan#4.
15:12:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:54 INFO  : Jtag cable 'Digilent Zed 210248B189E6' is selected.
15:12:54 INFO  : 'jtag frequency' command is executed.
15:12:54 INFO  : Context for 'APU' is selected.
15:12:54 INFO  : System reset is completed.
15:12:57 INFO  : 'after 3000' command is executed.
15:12:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}' command is executed.
15:12:59 INFO  : Device configured successfully with "/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit"
15:12:59 INFO  : Context for 'APU' is selected.
15:13:00 INFO  : Hardware design and registers information is loaded from '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
15:13:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:00 INFO  : Context for 'APU' is selected.
15:13:00 INFO  : Sourcing of '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl' is done.
15:13:01 INFO  : 'ps7_init' command is executed.
15:13:01 INFO  : 'ps7_post_config' command is executed.
15:13:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:01 INFO  : The application '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B189E6" && level==0 && jtag_device_ctx=="jsn-Zed-210248B189E6-23727093-0"}
fpga -file /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /run/media/6TB/gitrepos/ESpecFirmware/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests/Debug/spi_and_LVDS_tests.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:01 INFO  : 'con' command is executed.
15:13:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:13:01 INFO  : Launch script is exported to file '/run/media/6TB/gitrepos/ESpecFirmware/Vitis/spi_and_LVDS_tests_system/_ide/scripts/systemdebugger_spi_and_lvds_tests_system_standalone.tcl'
