

================================================================
== Vivado HLS Report for 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'
================================================================
* Date:           Fri Jun 27 09:42:37 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.910 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  |                   Pipeline                  |
    |   min   |   max   |    min   |    max   |  min |  max |                     Type                    |
    +---------+---------+----------+----------+------+------+---------------------------------------------+
    |     1157|     1158| 6.838 us | 6.844 us |  1152|  1152| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+------+------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |     1157|     1157|         7|          1|          1|  1152|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str99)" [firmware/nnet_utils/nnet_dense_resource.h:106]   --->   Operation 9 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%in_index_0_i66 = phi i32 [ 0, %hls_label_24_begin ], [ %select_ln154, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 11 'phi' 'in_index_0_i66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%w_index65 = phi i11 [ 0, %hls_label_24_begin ], [ %w_index, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]"   --->   Operation 12 'phi' 'w_index65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i11 %w_index65 to i64" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 13 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%outidx4_addr = getelementptr [1152 x i4]* @outidx4, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 14 'getelementptr' 'outidx4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (3.25ns)   --->   "%out_index = load i4* %outidx4_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 15 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1152> <ROM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%w8_V_addr = getelementptr [1152 x i12]* @w8_V, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 16 'getelementptr' 'w8_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (3.25ns)   --->   "%w8_V_load = load i12* %w8_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 17 'load' 'w8_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1152> <ROM>
ST_2 : Operation 18 [1/1] (1.63ns)   --->   "%w_index = add i11 1, %w_index65" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 18 'add' 'w_index' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.55ns)   --->   "%in_index = add nsw i32 %in_index_0_i66, 1" [firmware/nnet_utils/nnet_dense_resource.h:153]   --->   Operation 19 'add' 'in_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.47ns)   --->   "%icmp_ln154 = icmp sgt i32 %in_index, 71" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 20 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.88ns)   --->   "%icmp_ln135 = icmp eq i11 %w_index65, -897" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 21 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br label %rewind_header"   --->   Operation 22 'br' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 23 [1/2] (3.25ns)   --->   "%out_index = load i4* %outidx4_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 23 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1152> <ROM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %in_index_0_i66 to i7" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 24 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_4_0_load = load i16* @kernel_data_V_4_0, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 25 'load' 'kernel_data_V_4_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_4_1_load = load i16* @kernel_data_V_4_1, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 26 'load' 'kernel_data_V_4_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_4_2_load = load i16* @kernel_data_V_4_2, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 27 'load' 'kernel_data_V_4_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_data_V_4_3_load = load i16* @kernel_data_V_4_3, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 28 'load' 'kernel_data_V_4_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_data_V_4_4_load = load i16* @kernel_data_V_4_4, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 29 'load' 'kernel_data_V_4_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_4_5_load = load i16* @kernel_data_V_4_5, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 30 'load' 'kernel_data_V_4_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_data_V_4_6_load = load i16* @kernel_data_V_4_6, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 31 'load' 'kernel_data_V_4_6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_4_7_load = load i16* @kernel_data_V_4_7, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 32 'load' 'kernel_data_V_4_7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_data_V_4_8_load = load i16* @kernel_data_V_4_8, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 33 'load' 'kernel_data_V_4_8_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_data_V_4_9_load = load i16* @kernel_data_V_4_9, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 34 'load' 'kernel_data_V_4_9_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_data_V_4_10_load = load i16* @kernel_data_V_4_10, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 35 'load' 'kernel_data_V_4_10_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_4_11_load = load i16* @kernel_data_V_4_11, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 36 'load' 'kernel_data_V_4_11_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_data_V_4_12_load = load i16* @kernel_data_V_4_12, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 37 'load' 'kernel_data_V_4_12_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_4_13_load = load i16* @kernel_data_V_4_13, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 38 'load' 'kernel_data_V_4_13_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_data_V_4_14_load = load i16* @kernel_data_V_4_14, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 39 'load' 'kernel_data_V_4_14_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_4_15_load = load i16* @kernel_data_V_4_15, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 40 'load' 'kernel_data_V_4_15_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_data_V_4_16_load = load i16* @kernel_data_V_4_16, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 41 'load' 'kernel_data_V_4_16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_4_17_load = load i16* @kernel_data_V_4_17, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 42 'load' 'kernel_data_V_4_17_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_data_V_4_18_load = load i16* @kernel_data_V_4_18, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 43 'load' 'kernel_data_V_4_18_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_4_19_load = load i16* @kernel_data_V_4_19, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 44 'load' 'kernel_data_V_4_19_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_data_V_4_20_load = load i16* @kernel_data_V_4_20, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 45 'load' 'kernel_data_V_4_20_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_4_21_load = load i16* @kernel_data_V_4_21, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 46 'load' 'kernel_data_V_4_21_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_data_V_4_22_load = load i16* @kernel_data_V_4_22, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 47 'load' 'kernel_data_V_4_22_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_4_23_load = load i16* @kernel_data_V_4_23, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 48 'load' 'kernel_data_V_4_23_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_data_V_4_24_load = load i16* @kernel_data_V_4_24, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 49 'load' 'kernel_data_V_4_24_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_4_25_load = load i16* @kernel_data_V_4_25, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 50 'load' 'kernel_data_V_4_25_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_data_V_4_26_load = load i16* @kernel_data_V_4_26, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 51 'load' 'kernel_data_V_4_26_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_data_V_4_27_load = load i16* @kernel_data_V_4_27, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 52 'load' 'kernel_data_V_4_27_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_data_V_4_28_load = load i16* @kernel_data_V_4_28, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 53 'load' 'kernel_data_V_4_28_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_data_V_4_29_load = load i16* @kernel_data_V_4_29, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 54 'load' 'kernel_data_V_4_29_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_data_V_4_30_load = load i16* @kernel_data_V_4_30, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 55 'load' 'kernel_data_V_4_30_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_data_V_4_31_load = load i16* @kernel_data_V_4_31, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 56 'load' 'kernel_data_V_4_31_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_data_V_4_32_load = load i16* @kernel_data_V_4_32, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 57 'load' 'kernel_data_V_4_32_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_data_V_4_33_load = load i16* @kernel_data_V_4_33, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 58 'load' 'kernel_data_V_4_33_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%kernel_data_V_4_34_load = load i16* @kernel_data_V_4_34, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 59 'load' 'kernel_data_V_4_34_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_data_V_4_35_load = load i16* @kernel_data_V_4_35, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 60 'load' 'kernel_data_V_4_35_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%kernel_data_V_4_36_load = load i16* @kernel_data_V_4_36, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 61 'load' 'kernel_data_V_4_36_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_data_V_4_37_load = load i16* @kernel_data_V_4_37, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 62 'load' 'kernel_data_V_4_37_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%kernel_data_V_4_38_load = load i16* @kernel_data_V_4_38, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 63 'load' 'kernel_data_V_4_38_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_data_V_4_39_load = load i16* @kernel_data_V_4_39, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 64 'load' 'kernel_data_V_4_39_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%kernel_data_V_4_40_load = load i16* @kernel_data_V_4_40, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 65 'load' 'kernel_data_V_4_40_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_data_V_4_41_load = load i16* @kernel_data_V_4_41, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 66 'load' 'kernel_data_V_4_41_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%kernel_data_V_4_42_load = load i16* @kernel_data_V_4_42, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 67 'load' 'kernel_data_V_4_42_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_data_V_4_43_load = load i16* @kernel_data_V_4_43, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 68 'load' 'kernel_data_V_4_43_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%kernel_data_V_4_44_load = load i16* @kernel_data_V_4_44, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 69 'load' 'kernel_data_V_4_44_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%kernel_data_V_4_45_load = load i16* @kernel_data_V_4_45, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 70 'load' 'kernel_data_V_4_45_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%kernel_data_V_4_46_load = load i16* @kernel_data_V_4_46, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 71 'load' 'kernel_data_V_4_46_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%kernel_data_V_4_47_load = load i16* @kernel_data_V_4_47, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 72 'load' 'kernel_data_V_4_47_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%kernel_data_V_4_48_load = load i16* @kernel_data_V_4_48, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 73 'load' 'kernel_data_V_4_48_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_data_V_4_49_load = load i16* @kernel_data_V_4_49, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 74 'load' 'kernel_data_V_4_49_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_data_V_4_50_load = load i16* @kernel_data_V_4_50, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 75 'load' 'kernel_data_V_4_50_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%kernel_data_V_4_51_load = load i16* @kernel_data_V_4_51, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 76 'load' 'kernel_data_V_4_51_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%kernel_data_V_4_52_load = load i16* @kernel_data_V_4_52, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 77 'load' 'kernel_data_V_4_52_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_data_V_4_53_load = load i16* @kernel_data_V_4_53, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 78 'load' 'kernel_data_V_4_53_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%kernel_data_V_4_54_load = load i16* @kernel_data_V_4_54, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 79 'load' 'kernel_data_V_4_54_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%kernel_data_V_4_55_load = load i16* @kernel_data_V_4_55, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 80 'load' 'kernel_data_V_4_55_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%kernel_data_V_4_56_load = load i16* @kernel_data_V_4_56, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 81 'load' 'kernel_data_V_4_56_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%kernel_data_V_4_57_load = load i16* @kernel_data_V_4_57, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 82 'load' 'kernel_data_V_4_57_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%kernel_data_V_4_58_load = load i16* @kernel_data_V_4_58, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 83 'load' 'kernel_data_V_4_58_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%kernel_data_V_4_59_load = load i16* @kernel_data_V_4_59, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 84 'load' 'kernel_data_V_4_59_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%kernel_data_V_4_60_load = load i16* @kernel_data_V_4_60, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 85 'load' 'kernel_data_V_4_60_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%kernel_data_V_4_61_load = load i16* @kernel_data_V_4_61, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 86 'load' 'kernel_data_V_4_61_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%kernel_data_V_4_62_load = load i16* @kernel_data_V_4_62, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 87 'load' 'kernel_data_V_4_62_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%kernel_data_V_4_63_load = load i16* @kernel_data_V_4_63, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 88 'load' 'kernel_data_V_4_63_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%kernel_data_V_4_64_load = load i16* @kernel_data_V_4_64, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 89 'load' 'kernel_data_V_4_64_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%kernel_data_V_4_65_load = load i16* @kernel_data_V_4_65, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 90 'load' 'kernel_data_V_4_65_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%kernel_data_V_4_66_load = load i16* @kernel_data_V_4_66, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 91 'load' 'kernel_data_V_4_66_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%kernel_data_V_4_67_load = load i16* @kernel_data_V_4_67, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 92 'load' 'kernel_data_V_4_67_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%kernel_data_V_4_68_load = load i16* @kernel_data_V_4_68, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 93 'load' 'kernel_data_V_4_68_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%kernel_data_V_4_69_load = load i16* @kernel_data_V_4_69, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 94 'load' 'kernel_data_V_4_69_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%kernel_data_V_4_70_load = load i16* @kernel_data_V_4_70, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 95 'load' 'kernel_data_V_4_70_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%kernel_data_V_4_71_load = load i16* @kernel_data_V_4_71, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 96 'load' 'kernel_data_V_4_71_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (3.42ns)   --->   "%tmp = call i16 @_ssdm_op_Mux.ap_auto.72i16.i7(i16 %kernel_data_V_4_0_load, i16 %kernel_data_V_4_1_load, i16 %kernel_data_V_4_2_load, i16 %kernel_data_V_4_3_load, i16 %kernel_data_V_4_4_load, i16 %kernel_data_V_4_5_load, i16 %kernel_data_V_4_6_load, i16 %kernel_data_V_4_7_load, i16 %kernel_data_V_4_8_load, i16 %kernel_data_V_4_9_load, i16 %kernel_data_V_4_10_load, i16 %kernel_data_V_4_11_load, i16 %kernel_data_V_4_12_load, i16 %kernel_data_V_4_13_load, i16 %kernel_data_V_4_14_load, i16 %kernel_data_V_4_15_load, i16 %kernel_data_V_4_16_load, i16 %kernel_data_V_4_17_load, i16 %kernel_data_V_4_18_load, i16 %kernel_data_V_4_19_load, i16 %kernel_data_V_4_20_load, i16 %kernel_data_V_4_21_load, i16 %kernel_data_V_4_22_load, i16 %kernel_data_V_4_23_load, i16 %kernel_data_V_4_24_load, i16 %kernel_data_V_4_25_load, i16 %kernel_data_V_4_26_load, i16 %kernel_data_V_4_27_load, i16 %kernel_data_V_4_28_load, i16 %kernel_data_V_4_29_load, i16 %kernel_data_V_4_30_load, i16 %kernel_data_V_4_31_load, i16 %kernel_data_V_4_32_load, i16 %kernel_data_V_4_33_load, i16 %kernel_data_V_4_34_load, i16 %kernel_data_V_4_35_load, i16 %kernel_data_V_4_36_load, i16 %kernel_data_V_4_37_load, i16 %kernel_data_V_4_38_load, i16 %kernel_data_V_4_39_load, i16 %kernel_data_V_4_40_load, i16 %kernel_data_V_4_41_load, i16 %kernel_data_V_4_42_load, i16 %kernel_data_V_4_43_load, i16 %kernel_data_V_4_44_load, i16 %kernel_data_V_4_45_load, i16 %kernel_data_V_4_46_load, i16 %kernel_data_V_4_47_load, i16 %kernel_data_V_4_48_load, i16 %kernel_data_V_4_49_load, i16 %kernel_data_V_4_50_load, i16 %kernel_data_V_4_51_load, i16 %kernel_data_V_4_52_load, i16 %kernel_data_V_4_53_load, i16 %kernel_data_V_4_54_load, i16 %kernel_data_V_4_55_load, i16 %kernel_data_V_4_56_load, i16 %kernel_data_V_4_57_load, i16 %kernel_data_V_4_58_load, i16 %kernel_data_V_4_59_load, i16 %kernel_data_V_4_60_load, i16 %kernel_data_V_4_61_load, i16 %kernel_data_V_4_62_load, i16 %kernel_data_V_4_63_load, i16 %kernel_data_V_4_64_load, i16 %kernel_data_V_4_65_load, i16 %kernel_data_V_4_66_load, i16 %kernel_data_V_4_67_load, i16 %kernel_data_V_4_68_load, i16 %kernel_data_V_4_69_load, i16 %kernel_data_V_4_70_load, i16 %kernel_data_V_4_71_load, i7 %trunc_ln145)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 97 'mux' 'tmp' <Predicate = true> <Delay = 3.42> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/2] (3.25ns)   --->   "%w8_V_load = load i12* %w8_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 98 'load' 'w8_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1152> <ROM>
ST_3 : Operation 99 [1/1] (0.69ns)   --->   "%select_ln154 = select i1 %icmp_ln154, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 99 'select' 'select_ln154' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.89>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %tmp to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 100 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %w8_V_load to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 101 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 102 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.89>
ST_5 : Operation 103 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 103 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 104 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 104 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.14>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%acc_0_V_032 = phi i16 [ 166, %hls_label_24_begin ], [ %acc_0_V_1, %ReuseLoop_end ], [ 166, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 105 'phi' 'acc_0_V_032' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%acc_1_V_031 = phi i16 [ -92, %hls_label_24_begin ], [ %acc_1_V_1, %ReuseLoop_end ], [ -92, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 106 'phi' 'acc_1_V_031' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%acc_2_V_030 = phi i16 [ -47, %hls_label_24_begin ], [ %acc_2_V_1, %ReuseLoop_end ], [ -47, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 107 'phi' 'acc_2_V_030' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%acc_3_V_029 = phi i16 [ 119, %hls_label_24_begin ], [ %acc_3_V_1, %ReuseLoop_end ], [ 119, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 108 'phi' 'acc_3_V_029' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%acc_4_V_028 = phi i16 [ 142, %hls_label_24_begin ], [ %acc_4_V_1, %ReuseLoop_end ], [ 142, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 109 'phi' 'acc_4_V_028' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%acc_5_V_027 = phi i16 [ 168, %hls_label_24_begin ], [ %acc_5_V_1, %ReuseLoop_end ], [ 168, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 110 'phi' 'acc_5_V_027' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%acc_6_V_026 = phi i16 [ -33, %hls_label_24_begin ], [ %acc_6_V_1, %ReuseLoop_end ], [ -33, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 111 'phi' 'acc_6_V_026' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%acc_7_V_025 = phi i16 [ -141, %hls_label_24_begin ], [ %acc_7_V_1, %ReuseLoop_end ], [ -141, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 112 'phi' 'acc_7_V_025' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%acc_8_V_024 = phi i16 [ -61, %hls_label_24_begin ], [ %acc_8_V_1, %ReuseLoop_end ], [ -61, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 113 'phi' 'acc_8_V_024' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%acc_9_V_023 = phi i16 [ 37, %hls_label_24_begin ], [ %acc_9_V_1, %ReuseLoop_end ], [ 37, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 114 'phi' 'acc_9_V_023' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%acc_10_V_022 = phi i16 [ 143, %hls_label_24_begin ], [ %acc_10_V_1, %ReuseLoop_end ], [ 143, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 115 'phi' 'acc_10_V_022' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%acc_11_V_021 = phi i16 [ 164, %hls_label_24_begin ], [ %acc_11_V_1, %ReuseLoop_end ], [ 164, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 116 'phi' 'acc_11_V_021' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%acc_12_V_020 = phi i16 [ 73, %hls_label_24_begin ], [ %acc_12_V_1, %ReuseLoop_end ], [ 73, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 117 'phi' 'acc_12_V_020' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%acc_13_V_019 = phi i16 [ 190, %hls_label_24_begin ], [ %acc_13_V_1, %ReuseLoop_end ], [ 190, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 118 'phi' 'acc_13_V_019' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%acc_14_V_018 = phi i16 [ -23, %hls_label_24_begin ], [ %acc_14_V_1, %ReuseLoop_end ], [ -23, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 119 'phi' 'acc_14_V_018' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%acc_15_V_017 = phi i16 [ 138, %hls_label_24_begin ], [ %acc_15_V_1, %ReuseLoop_end ], [ 138, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 120 'phi' 'acc_15_V_017' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 121 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (2.06ns)   --->   "%tmp_s = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 %acc_0_V_032, i16 %acc_1_V_031, i16 %acc_2_V_030, i16 %acc_3_V_029, i16 %acc_4_V_028, i16 %acc_5_V_027, i16 %acc_6_V_026, i16 %acc_7_V_025, i16 %acc_8_V_024, i16 %acc_9_V_023, i16 %acc_10_V_022, i16 %acc_11_V_021, i16 %acc_12_V_020, i16 %acc_13_V_019, i16 %acc_14_V_018, i16 %acc_15_V_017, i4 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 122 'mux' 'tmp_s' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (2.07ns)   --->   "%acc_0_V = add i16 %tmp_s, %trunc_ln4" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 123 'add' 'acc_0_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.91>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %hls_label_24_begin ], [ false, %ReuseLoop_end ], [ true, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]"   --->   Operation 124 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%res_0_V_write_assign64 = phi i16 [ 166, %hls_label_24_begin ], [ %p_0_01_i, %ReuseLoop_end ], [ 166, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 125 'phi' 'res_0_V_write_assign64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%res_1_V_write_assign62 = phi i16 [ -92, %hls_label_24_begin ], [ %p_0_16_i, %ReuseLoop_end ], [ -92, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 126 'phi' 'res_1_V_write_assign62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%res_2_V_write_assign60 = phi i16 [ -47, %hls_label_24_begin ], [ %p_0_28_i, %ReuseLoop_end ], [ -47, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 127 'phi' 'res_2_V_write_assign60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%res_3_V_write_assign58 = phi i16 [ 119, %hls_label_24_begin ], [ %p_0_310_i, %ReuseLoop_end ], [ 119, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 128 'phi' 'res_3_V_write_assign58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%res_4_V_write_assign56 = phi i16 [ 142, %hls_label_24_begin ], [ %p_0_412_i, %ReuseLoop_end ], [ 142, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 129 'phi' 'res_4_V_write_assign56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%res_5_V_write_assign54 = phi i16 [ 168, %hls_label_24_begin ], [ %p_0_514_i, %ReuseLoop_end ], [ 168, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 130 'phi' 'res_5_V_write_assign54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%res_6_V_write_assign52 = phi i16 [ -33, %hls_label_24_begin ], [ %p_0_616_i, %ReuseLoop_end ], [ -33, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 131 'phi' 'res_6_V_write_assign52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%res_7_V_write_assign50 = phi i16 [ -141, %hls_label_24_begin ], [ %p_0_718_i, %ReuseLoop_end ], [ -141, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 132 'phi' 'res_7_V_write_assign50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%res_8_V_write_assign48 = phi i16 [ -61, %hls_label_24_begin ], [ %p_0_820_i, %ReuseLoop_end ], [ -61, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 133 'phi' 'res_8_V_write_assign48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%res_9_V_write_assign46 = phi i16 [ 37, %hls_label_24_begin ], [ %p_0_922_i, %ReuseLoop_end ], [ 37, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 134 'phi' 'res_9_V_write_assign46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%res_10_V_write_assign44 = phi i16 [ 143, %hls_label_24_begin ], [ %p_0_1024_i, %ReuseLoop_end ], [ 143, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 135 'phi' 'res_10_V_write_assign44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%res_11_V_write_assign42 = phi i16 [ 164, %hls_label_24_begin ], [ %p_0_1126_i, %ReuseLoop_end ], [ 164, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 136 'phi' 'res_11_V_write_assign42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%res_12_V_write_assign40 = phi i16 [ 73, %hls_label_24_begin ], [ %p_0_1228_i, %ReuseLoop_end ], [ 73, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 137 'phi' 'res_12_V_write_assign40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%res_13_V_write_assign38 = phi i16 [ 190, %hls_label_24_begin ], [ %p_0_1330_i, %ReuseLoop_end ], [ 190, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 138 'phi' 'res_13_V_write_assign38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%res_14_V_write_assign36 = phi i16 [ -23, %hls_label_24_begin ], [ %p_0_1432_i, %ReuseLoop_end ], [ -23, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 139 'phi' 'res_14_V_write_assign36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%res_15_V_write_assign34 = phi i16 [ 138, %hls_label_24_begin ], [ %p_0_1534_i, %ReuseLoop_end ], [ 138, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 140 'phi' 'res_15_V_write_assign34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %do_init, label %hls_label_24_end, label %ReuseLoop_begin"   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1152 x i12]* @w8_V, [1 x i8]* @p_str20, [12 x i8]* @p_str56, [1 x i8]* @p_str20, i32 -1, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20)" [firmware/nnet_utils/nnet_dense_resource.h:107]   --->   Operation 142 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%empty_326 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str99, i32 %tmp_i)" [firmware/nnet_utils/nnet_dense_resource.h:108]   --->   Operation 143 'specregionend' 'empty_326' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 144 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str58) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 145 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_151_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str58)" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 146 'specregionbegin' 'tmp_151_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:136]   --->   Operation 147 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (1.76ns)   --->   "switch i4 %out_index, label %branch15.i [
    i4 0, label %ReuseLoop_end
    i4 1, label %branch1.i
    i4 2, label %branch2.i
    i4 3, label %branch3.i
    i4 4, label %branch4.i
    i4 5, label %branch5.i
    i4 6, label %branch6.i
    i4 7, label %branch7.i
    i4 -8, label %branch8.i
    i4 -7, label %branch9.i
    i4 -6, label %branch10.i
    i4 -5, label %branch11.i
    i4 -4, label %branch12.i
    i4 -3, label %branch13.i
    i4 -2, label %branch14.i
  ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 148 'switch' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 149 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 149 'br' <Predicate = (out_index == 14)> <Delay = 1.76>
ST_8 : Operation 150 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 150 'br' <Predicate = (out_index == 13)> <Delay = 1.76>
ST_8 : Operation 151 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 151 'br' <Predicate = (out_index == 12)> <Delay = 1.76>
ST_8 : Operation 152 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 152 'br' <Predicate = (out_index == 11)> <Delay = 1.76>
ST_8 : Operation 153 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 153 'br' <Predicate = (out_index == 10)> <Delay = 1.76>
ST_8 : Operation 154 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 154 'br' <Predicate = (out_index == 9)> <Delay = 1.76>
ST_8 : Operation 155 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 155 'br' <Predicate = (out_index == 8)> <Delay = 1.76>
ST_8 : Operation 156 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 156 'br' <Predicate = (out_index == 7)> <Delay = 1.76>
ST_8 : Operation 157 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 157 'br' <Predicate = (out_index == 6)> <Delay = 1.76>
ST_8 : Operation 158 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 158 'br' <Predicate = (out_index == 5)> <Delay = 1.76>
ST_8 : Operation 159 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 159 'br' <Predicate = (out_index == 4)> <Delay = 1.76>
ST_8 : Operation 160 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 160 'br' <Predicate = (out_index == 3)> <Delay = 1.76>
ST_8 : Operation 161 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 161 'br' <Predicate = (out_index == 2)> <Delay = 1.76>
ST_8 : Operation 162 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 162 'br' <Predicate = (out_index == 1)> <Delay = 1.76>
ST_8 : Operation 163 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 163 'br' <Predicate = (out_index == 15)> <Delay = 1.76>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%acc_15_V_1 = phi i16 [ %acc_0_V, %branch15.i ], [ %acc_15_V_017, %branch14.i ], [ %acc_15_V_017, %branch13.i ], [ %acc_15_V_017, %branch12.i ], [ %acc_15_V_017, %branch11.i ], [ %acc_15_V_017, %branch10.i ], [ %acc_15_V_017, %branch9.i ], [ %acc_15_V_017, %branch8.i ], [ %acc_15_V_017, %branch7.i ], [ %acc_15_V_017, %branch6.i ], [ %acc_15_V_017, %branch5.i ], [ %acc_15_V_017, %branch4.i ], [ %acc_15_V_017, %branch3.i ], [ %acc_15_V_017, %branch2.i ], [ %acc_15_V_017, %branch1.i ], [ %acc_15_V_017, %ReuseLoop_begin ]"   --->   Operation 164 'phi' 'acc_15_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%acc_14_V_1 = phi i16 [ %acc_14_V_018, %branch15.i ], [ %acc_0_V, %branch14.i ], [ %acc_14_V_018, %branch13.i ], [ %acc_14_V_018, %branch12.i ], [ %acc_14_V_018, %branch11.i ], [ %acc_14_V_018, %branch10.i ], [ %acc_14_V_018, %branch9.i ], [ %acc_14_V_018, %branch8.i ], [ %acc_14_V_018, %branch7.i ], [ %acc_14_V_018, %branch6.i ], [ %acc_14_V_018, %branch5.i ], [ %acc_14_V_018, %branch4.i ], [ %acc_14_V_018, %branch3.i ], [ %acc_14_V_018, %branch2.i ], [ %acc_14_V_018, %branch1.i ], [ %acc_14_V_018, %ReuseLoop_begin ]"   --->   Operation 165 'phi' 'acc_14_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%acc_13_V_1 = phi i16 [ %acc_13_V_019, %branch15.i ], [ %acc_13_V_019, %branch14.i ], [ %acc_0_V, %branch13.i ], [ %acc_13_V_019, %branch12.i ], [ %acc_13_V_019, %branch11.i ], [ %acc_13_V_019, %branch10.i ], [ %acc_13_V_019, %branch9.i ], [ %acc_13_V_019, %branch8.i ], [ %acc_13_V_019, %branch7.i ], [ %acc_13_V_019, %branch6.i ], [ %acc_13_V_019, %branch5.i ], [ %acc_13_V_019, %branch4.i ], [ %acc_13_V_019, %branch3.i ], [ %acc_13_V_019, %branch2.i ], [ %acc_13_V_019, %branch1.i ], [ %acc_13_V_019, %ReuseLoop_begin ]"   --->   Operation 166 'phi' 'acc_13_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%acc_12_V_1 = phi i16 [ %acc_12_V_020, %branch15.i ], [ %acc_12_V_020, %branch14.i ], [ %acc_12_V_020, %branch13.i ], [ %acc_0_V, %branch12.i ], [ %acc_12_V_020, %branch11.i ], [ %acc_12_V_020, %branch10.i ], [ %acc_12_V_020, %branch9.i ], [ %acc_12_V_020, %branch8.i ], [ %acc_12_V_020, %branch7.i ], [ %acc_12_V_020, %branch6.i ], [ %acc_12_V_020, %branch5.i ], [ %acc_12_V_020, %branch4.i ], [ %acc_12_V_020, %branch3.i ], [ %acc_12_V_020, %branch2.i ], [ %acc_12_V_020, %branch1.i ], [ %acc_12_V_020, %ReuseLoop_begin ]"   --->   Operation 167 'phi' 'acc_12_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%acc_11_V_1 = phi i16 [ %acc_11_V_021, %branch15.i ], [ %acc_11_V_021, %branch14.i ], [ %acc_11_V_021, %branch13.i ], [ %acc_11_V_021, %branch12.i ], [ %acc_0_V, %branch11.i ], [ %acc_11_V_021, %branch10.i ], [ %acc_11_V_021, %branch9.i ], [ %acc_11_V_021, %branch8.i ], [ %acc_11_V_021, %branch7.i ], [ %acc_11_V_021, %branch6.i ], [ %acc_11_V_021, %branch5.i ], [ %acc_11_V_021, %branch4.i ], [ %acc_11_V_021, %branch3.i ], [ %acc_11_V_021, %branch2.i ], [ %acc_11_V_021, %branch1.i ], [ %acc_11_V_021, %ReuseLoop_begin ]"   --->   Operation 168 'phi' 'acc_11_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%acc_10_V_1 = phi i16 [ %acc_10_V_022, %branch15.i ], [ %acc_10_V_022, %branch14.i ], [ %acc_10_V_022, %branch13.i ], [ %acc_10_V_022, %branch12.i ], [ %acc_10_V_022, %branch11.i ], [ %acc_0_V, %branch10.i ], [ %acc_10_V_022, %branch9.i ], [ %acc_10_V_022, %branch8.i ], [ %acc_10_V_022, %branch7.i ], [ %acc_10_V_022, %branch6.i ], [ %acc_10_V_022, %branch5.i ], [ %acc_10_V_022, %branch4.i ], [ %acc_10_V_022, %branch3.i ], [ %acc_10_V_022, %branch2.i ], [ %acc_10_V_022, %branch1.i ], [ %acc_10_V_022, %ReuseLoop_begin ]"   --->   Operation 169 'phi' 'acc_10_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%acc_9_V_1 = phi i16 [ %acc_9_V_023, %branch15.i ], [ %acc_9_V_023, %branch14.i ], [ %acc_9_V_023, %branch13.i ], [ %acc_9_V_023, %branch12.i ], [ %acc_9_V_023, %branch11.i ], [ %acc_9_V_023, %branch10.i ], [ %acc_0_V, %branch9.i ], [ %acc_9_V_023, %branch8.i ], [ %acc_9_V_023, %branch7.i ], [ %acc_9_V_023, %branch6.i ], [ %acc_9_V_023, %branch5.i ], [ %acc_9_V_023, %branch4.i ], [ %acc_9_V_023, %branch3.i ], [ %acc_9_V_023, %branch2.i ], [ %acc_9_V_023, %branch1.i ], [ %acc_9_V_023, %ReuseLoop_begin ]"   --->   Operation 170 'phi' 'acc_9_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%acc_8_V_1 = phi i16 [ %acc_8_V_024, %branch15.i ], [ %acc_8_V_024, %branch14.i ], [ %acc_8_V_024, %branch13.i ], [ %acc_8_V_024, %branch12.i ], [ %acc_8_V_024, %branch11.i ], [ %acc_8_V_024, %branch10.i ], [ %acc_8_V_024, %branch9.i ], [ %acc_0_V, %branch8.i ], [ %acc_8_V_024, %branch7.i ], [ %acc_8_V_024, %branch6.i ], [ %acc_8_V_024, %branch5.i ], [ %acc_8_V_024, %branch4.i ], [ %acc_8_V_024, %branch3.i ], [ %acc_8_V_024, %branch2.i ], [ %acc_8_V_024, %branch1.i ], [ %acc_8_V_024, %ReuseLoop_begin ]"   --->   Operation 171 'phi' 'acc_8_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%acc_7_V_1 = phi i16 [ %acc_7_V_025, %branch15.i ], [ %acc_7_V_025, %branch14.i ], [ %acc_7_V_025, %branch13.i ], [ %acc_7_V_025, %branch12.i ], [ %acc_7_V_025, %branch11.i ], [ %acc_7_V_025, %branch10.i ], [ %acc_7_V_025, %branch9.i ], [ %acc_7_V_025, %branch8.i ], [ %acc_0_V, %branch7.i ], [ %acc_7_V_025, %branch6.i ], [ %acc_7_V_025, %branch5.i ], [ %acc_7_V_025, %branch4.i ], [ %acc_7_V_025, %branch3.i ], [ %acc_7_V_025, %branch2.i ], [ %acc_7_V_025, %branch1.i ], [ %acc_7_V_025, %ReuseLoop_begin ]"   --->   Operation 172 'phi' 'acc_7_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%acc_6_V_1 = phi i16 [ %acc_6_V_026, %branch15.i ], [ %acc_6_V_026, %branch14.i ], [ %acc_6_V_026, %branch13.i ], [ %acc_6_V_026, %branch12.i ], [ %acc_6_V_026, %branch11.i ], [ %acc_6_V_026, %branch10.i ], [ %acc_6_V_026, %branch9.i ], [ %acc_6_V_026, %branch8.i ], [ %acc_6_V_026, %branch7.i ], [ %acc_0_V, %branch6.i ], [ %acc_6_V_026, %branch5.i ], [ %acc_6_V_026, %branch4.i ], [ %acc_6_V_026, %branch3.i ], [ %acc_6_V_026, %branch2.i ], [ %acc_6_V_026, %branch1.i ], [ %acc_6_V_026, %ReuseLoop_begin ]"   --->   Operation 173 'phi' 'acc_6_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%acc_5_V_1 = phi i16 [ %acc_5_V_027, %branch15.i ], [ %acc_5_V_027, %branch14.i ], [ %acc_5_V_027, %branch13.i ], [ %acc_5_V_027, %branch12.i ], [ %acc_5_V_027, %branch11.i ], [ %acc_5_V_027, %branch10.i ], [ %acc_5_V_027, %branch9.i ], [ %acc_5_V_027, %branch8.i ], [ %acc_5_V_027, %branch7.i ], [ %acc_5_V_027, %branch6.i ], [ %acc_0_V, %branch5.i ], [ %acc_5_V_027, %branch4.i ], [ %acc_5_V_027, %branch3.i ], [ %acc_5_V_027, %branch2.i ], [ %acc_5_V_027, %branch1.i ], [ %acc_5_V_027, %ReuseLoop_begin ]"   --->   Operation 174 'phi' 'acc_5_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%acc_4_V_1 = phi i16 [ %acc_4_V_028, %branch15.i ], [ %acc_4_V_028, %branch14.i ], [ %acc_4_V_028, %branch13.i ], [ %acc_4_V_028, %branch12.i ], [ %acc_4_V_028, %branch11.i ], [ %acc_4_V_028, %branch10.i ], [ %acc_4_V_028, %branch9.i ], [ %acc_4_V_028, %branch8.i ], [ %acc_4_V_028, %branch7.i ], [ %acc_4_V_028, %branch6.i ], [ %acc_4_V_028, %branch5.i ], [ %acc_0_V, %branch4.i ], [ %acc_4_V_028, %branch3.i ], [ %acc_4_V_028, %branch2.i ], [ %acc_4_V_028, %branch1.i ], [ %acc_4_V_028, %ReuseLoop_begin ]"   --->   Operation 175 'phi' 'acc_4_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%acc_3_V_1 = phi i16 [ %acc_3_V_029, %branch15.i ], [ %acc_3_V_029, %branch14.i ], [ %acc_3_V_029, %branch13.i ], [ %acc_3_V_029, %branch12.i ], [ %acc_3_V_029, %branch11.i ], [ %acc_3_V_029, %branch10.i ], [ %acc_3_V_029, %branch9.i ], [ %acc_3_V_029, %branch8.i ], [ %acc_3_V_029, %branch7.i ], [ %acc_3_V_029, %branch6.i ], [ %acc_3_V_029, %branch5.i ], [ %acc_3_V_029, %branch4.i ], [ %acc_0_V, %branch3.i ], [ %acc_3_V_029, %branch2.i ], [ %acc_3_V_029, %branch1.i ], [ %acc_3_V_029, %ReuseLoop_begin ]"   --->   Operation 176 'phi' 'acc_3_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%acc_2_V_1 = phi i16 [ %acc_2_V_030, %branch15.i ], [ %acc_2_V_030, %branch14.i ], [ %acc_2_V_030, %branch13.i ], [ %acc_2_V_030, %branch12.i ], [ %acc_2_V_030, %branch11.i ], [ %acc_2_V_030, %branch10.i ], [ %acc_2_V_030, %branch9.i ], [ %acc_2_V_030, %branch8.i ], [ %acc_2_V_030, %branch7.i ], [ %acc_2_V_030, %branch6.i ], [ %acc_2_V_030, %branch5.i ], [ %acc_2_V_030, %branch4.i ], [ %acc_2_V_030, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %acc_2_V_030, %branch1.i ], [ %acc_2_V_030, %ReuseLoop_begin ]"   --->   Operation 177 'phi' 'acc_2_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%acc_1_V_1 = phi i16 [ %acc_1_V_031, %branch15.i ], [ %acc_1_V_031, %branch14.i ], [ %acc_1_V_031, %branch13.i ], [ %acc_1_V_031, %branch12.i ], [ %acc_1_V_031, %branch11.i ], [ %acc_1_V_031, %branch10.i ], [ %acc_1_V_031, %branch9.i ], [ %acc_1_V_031, %branch8.i ], [ %acc_1_V_031, %branch7.i ], [ %acc_1_V_031, %branch6.i ], [ %acc_1_V_031, %branch5.i ], [ %acc_1_V_031, %branch4.i ], [ %acc_1_V_031, %branch3.i ], [ %acc_1_V_031, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %acc_1_V_031, %ReuseLoop_begin ]"   --->   Operation 178 'phi' 'acc_1_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%acc_0_V_1 = phi i16 [ %acc_0_V_032, %branch15.i ], [ %acc_0_V_032, %branch14.i ], [ %acc_0_V_032, %branch13.i ], [ %acc_0_V_032, %branch12.i ], [ %acc_0_V_032, %branch11.i ], [ %acc_0_V_032, %branch10.i ], [ %acc_0_V_032, %branch9.i ], [ %acc_0_V_032, %branch8.i ], [ %acc_0_V_032, %branch7.i ], [ %acc_0_V_032, %branch6.i ], [ %acc_0_V_032, %branch5.i ], [ %acc_0_V_032, %branch4.i ], [ %acc_0_V_032, %branch3.i ], [ %acc_0_V_032, %branch2.i ], [ %acc_0_V_032, %branch1.i ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 179 'phi' 'acc_0_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%p_0_1534_i = phi i16 [ %acc_0_V, %branch15.i ], [ %res_15_V_write_assign34, %branch14.i ], [ %res_15_V_write_assign34, %branch13.i ], [ %res_15_V_write_assign34, %branch12.i ], [ %res_15_V_write_assign34, %branch11.i ], [ %res_15_V_write_assign34, %branch10.i ], [ %res_15_V_write_assign34, %branch9.i ], [ %res_15_V_write_assign34, %branch8.i ], [ %res_15_V_write_assign34, %branch7.i ], [ %res_15_V_write_assign34, %branch6.i ], [ %res_15_V_write_assign34, %branch5.i ], [ %res_15_V_write_assign34, %branch4.i ], [ %res_15_V_write_assign34, %branch3.i ], [ %res_15_V_write_assign34, %branch2.i ], [ %res_15_V_write_assign34, %branch1.i ], [ %res_15_V_write_assign34, %ReuseLoop_begin ]"   --->   Operation 180 'phi' 'p_0_1534_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%p_0_1432_i = phi i16 [ %res_14_V_write_assign36, %branch15.i ], [ %acc_0_V, %branch14.i ], [ %res_14_V_write_assign36, %branch13.i ], [ %res_14_V_write_assign36, %branch12.i ], [ %res_14_V_write_assign36, %branch11.i ], [ %res_14_V_write_assign36, %branch10.i ], [ %res_14_V_write_assign36, %branch9.i ], [ %res_14_V_write_assign36, %branch8.i ], [ %res_14_V_write_assign36, %branch7.i ], [ %res_14_V_write_assign36, %branch6.i ], [ %res_14_V_write_assign36, %branch5.i ], [ %res_14_V_write_assign36, %branch4.i ], [ %res_14_V_write_assign36, %branch3.i ], [ %res_14_V_write_assign36, %branch2.i ], [ %res_14_V_write_assign36, %branch1.i ], [ %res_14_V_write_assign36, %ReuseLoop_begin ]"   --->   Operation 181 'phi' 'p_0_1432_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%p_0_1330_i = phi i16 [ %res_13_V_write_assign38, %branch15.i ], [ %res_13_V_write_assign38, %branch14.i ], [ %acc_0_V, %branch13.i ], [ %res_13_V_write_assign38, %branch12.i ], [ %res_13_V_write_assign38, %branch11.i ], [ %res_13_V_write_assign38, %branch10.i ], [ %res_13_V_write_assign38, %branch9.i ], [ %res_13_V_write_assign38, %branch8.i ], [ %res_13_V_write_assign38, %branch7.i ], [ %res_13_V_write_assign38, %branch6.i ], [ %res_13_V_write_assign38, %branch5.i ], [ %res_13_V_write_assign38, %branch4.i ], [ %res_13_V_write_assign38, %branch3.i ], [ %res_13_V_write_assign38, %branch2.i ], [ %res_13_V_write_assign38, %branch1.i ], [ %res_13_V_write_assign38, %ReuseLoop_begin ]"   --->   Operation 182 'phi' 'p_0_1330_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%p_0_1228_i = phi i16 [ %res_12_V_write_assign40, %branch15.i ], [ %res_12_V_write_assign40, %branch14.i ], [ %res_12_V_write_assign40, %branch13.i ], [ %acc_0_V, %branch12.i ], [ %res_12_V_write_assign40, %branch11.i ], [ %res_12_V_write_assign40, %branch10.i ], [ %res_12_V_write_assign40, %branch9.i ], [ %res_12_V_write_assign40, %branch8.i ], [ %res_12_V_write_assign40, %branch7.i ], [ %res_12_V_write_assign40, %branch6.i ], [ %res_12_V_write_assign40, %branch5.i ], [ %res_12_V_write_assign40, %branch4.i ], [ %res_12_V_write_assign40, %branch3.i ], [ %res_12_V_write_assign40, %branch2.i ], [ %res_12_V_write_assign40, %branch1.i ], [ %res_12_V_write_assign40, %ReuseLoop_begin ]"   --->   Operation 183 'phi' 'p_0_1228_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%p_0_1126_i = phi i16 [ %res_11_V_write_assign42, %branch15.i ], [ %res_11_V_write_assign42, %branch14.i ], [ %res_11_V_write_assign42, %branch13.i ], [ %res_11_V_write_assign42, %branch12.i ], [ %acc_0_V, %branch11.i ], [ %res_11_V_write_assign42, %branch10.i ], [ %res_11_V_write_assign42, %branch9.i ], [ %res_11_V_write_assign42, %branch8.i ], [ %res_11_V_write_assign42, %branch7.i ], [ %res_11_V_write_assign42, %branch6.i ], [ %res_11_V_write_assign42, %branch5.i ], [ %res_11_V_write_assign42, %branch4.i ], [ %res_11_V_write_assign42, %branch3.i ], [ %res_11_V_write_assign42, %branch2.i ], [ %res_11_V_write_assign42, %branch1.i ], [ %res_11_V_write_assign42, %ReuseLoop_begin ]"   --->   Operation 184 'phi' 'p_0_1126_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%p_0_1024_i = phi i16 [ %res_10_V_write_assign44, %branch15.i ], [ %res_10_V_write_assign44, %branch14.i ], [ %res_10_V_write_assign44, %branch13.i ], [ %res_10_V_write_assign44, %branch12.i ], [ %res_10_V_write_assign44, %branch11.i ], [ %acc_0_V, %branch10.i ], [ %res_10_V_write_assign44, %branch9.i ], [ %res_10_V_write_assign44, %branch8.i ], [ %res_10_V_write_assign44, %branch7.i ], [ %res_10_V_write_assign44, %branch6.i ], [ %res_10_V_write_assign44, %branch5.i ], [ %res_10_V_write_assign44, %branch4.i ], [ %res_10_V_write_assign44, %branch3.i ], [ %res_10_V_write_assign44, %branch2.i ], [ %res_10_V_write_assign44, %branch1.i ], [ %res_10_V_write_assign44, %ReuseLoop_begin ]"   --->   Operation 185 'phi' 'p_0_1024_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%p_0_922_i = phi i16 [ %res_9_V_write_assign46, %branch15.i ], [ %res_9_V_write_assign46, %branch14.i ], [ %res_9_V_write_assign46, %branch13.i ], [ %res_9_V_write_assign46, %branch12.i ], [ %res_9_V_write_assign46, %branch11.i ], [ %res_9_V_write_assign46, %branch10.i ], [ %acc_0_V, %branch9.i ], [ %res_9_V_write_assign46, %branch8.i ], [ %res_9_V_write_assign46, %branch7.i ], [ %res_9_V_write_assign46, %branch6.i ], [ %res_9_V_write_assign46, %branch5.i ], [ %res_9_V_write_assign46, %branch4.i ], [ %res_9_V_write_assign46, %branch3.i ], [ %res_9_V_write_assign46, %branch2.i ], [ %res_9_V_write_assign46, %branch1.i ], [ %res_9_V_write_assign46, %ReuseLoop_begin ]"   --->   Operation 186 'phi' 'p_0_922_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%p_0_820_i = phi i16 [ %res_8_V_write_assign48, %branch15.i ], [ %res_8_V_write_assign48, %branch14.i ], [ %res_8_V_write_assign48, %branch13.i ], [ %res_8_V_write_assign48, %branch12.i ], [ %res_8_V_write_assign48, %branch11.i ], [ %res_8_V_write_assign48, %branch10.i ], [ %res_8_V_write_assign48, %branch9.i ], [ %acc_0_V, %branch8.i ], [ %res_8_V_write_assign48, %branch7.i ], [ %res_8_V_write_assign48, %branch6.i ], [ %res_8_V_write_assign48, %branch5.i ], [ %res_8_V_write_assign48, %branch4.i ], [ %res_8_V_write_assign48, %branch3.i ], [ %res_8_V_write_assign48, %branch2.i ], [ %res_8_V_write_assign48, %branch1.i ], [ %res_8_V_write_assign48, %ReuseLoop_begin ]"   --->   Operation 187 'phi' 'p_0_820_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%p_0_718_i = phi i16 [ %res_7_V_write_assign50, %branch15.i ], [ %res_7_V_write_assign50, %branch14.i ], [ %res_7_V_write_assign50, %branch13.i ], [ %res_7_V_write_assign50, %branch12.i ], [ %res_7_V_write_assign50, %branch11.i ], [ %res_7_V_write_assign50, %branch10.i ], [ %res_7_V_write_assign50, %branch9.i ], [ %res_7_V_write_assign50, %branch8.i ], [ %acc_0_V, %branch7.i ], [ %res_7_V_write_assign50, %branch6.i ], [ %res_7_V_write_assign50, %branch5.i ], [ %res_7_V_write_assign50, %branch4.i ], [ %res_7_V_write_assign50, %branch3.i ], [ %res_7_V_write_assign50, %branch2.i ], [ %res_7_V_write_assign50, %branch1.i ], [ %res_7_V_write_assign50, %ReuseLoop_begin ]"   --->   Operation 188 'phi' 'p_0_718_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%p_0_616_i = phi i16 [ %res_6_V_write_assign52, %branch15.i ], [ %res_6_V_write_assign52, %branch14.i ], [ %res_6_V_write_assign52, %branch13.i ], [ %res_6_V_write_assign52, %branch12.i ], [ %res_6_V_write_assign52, %branch11.i ], [ %res_6_V_write_assign52, %branch10.i ], [ %res_6_V_write_assign52, %branch9.i ], [ %res_6_V_write_assign52, %branch8.i ], [ %res_6_V_write_assign52, %branch7.i ], [ %acc_0_V, %branch6.i ], [ %res_6_V_write_assign52, %branch5.i ], [ %res_6_V_write_assign52, %branch4.i ], [ %res_6_V_write_assign52, %branch3.i ], [ %res_6_V_write_assign52, %branch2.i ], [ %res_6_V_write_assign52, %branch1.i ], [ %res_6_V_write_assign52, %ReuseLoop_begin ]"   --->   Operation 189 'phi' 'p_0_616_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%p_0_514_i = phi i16 [ %res_5_V_write_assign54, %branch15.i ], [ %res_5_V_write_assign54, %branch14.i ], [ %res_5_V_write_assign54, %branch13.i ], [ %res_5_V_write_assign54, %branch12.i ], [ %res_5_V_write_assign54, %branch11.i ], [ %res_5_V_write_assign54, %branch10.i ], [ %res_5_V_write_assign54, %branch9.i ], [ %res_5_V_write_assign54, %branch8.i ], [ %res_5_V_write_assign54, %branch7.i ], [ %res_5_V_write_assign54, %branch6.i ], [ %acc_0_V, %branch5.i ], [ %res_5_V_write_assign54, %branch4.i ], [ %res_5_V_write_assign54, %branch3.i ], [ %res_5_V_write_assign54, %branch2.i ], [ %res_5_V_write_assign54, %branch1.i ], [ %res_5_V_write_assign54, %ReuseLoop_begin ]"   --->   Operation 190 'phi' 'p_0_514_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%p_0_412_i = phi i16 [ %res_4_V_write_assign56, %branch15.i ], [ %res_4_V_write_assign56, %branch14.i ], [ %res_4_V_write_assign56, %branch13.i ], [ %res_4_V_write_assign56, %branch12.i ], [ %res_4_V_write_assign56, %branch11.i ], [ %res_4_V_write_assign56, %branch10.i ], [ %res_4_V_write_assign56, %branch9.i ], [ %res_4_V_write_assign56, %branch8.i ], [ %res_4_V_write_assign56, %branch7.i ], [ %res_4_V_write_assign56, %branch6.i ], [ %res_4_V_write_assign56, %branch5.i ], [ %acc_0_V, %branch4.i ], [ %res_4_V_write_assign56, %branch3.i ], [ %res_4_V_write_assign56, %branch2.i ], [ %res_4_V_write_assign56, %branch1.i ], [ %res_4_V_write_assign56, %ReuseLoop_begin ]"   --->   Operation 191 'phi' 'p_0_412_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%p_0_310_i = phi i16 [ %res_3_V_write_assign58, %branch15.i ], [ %res_3_V_write_assign58, %branch14.i ], [ %res_3_V_write_assign58, %branch13.i ], [ %res_3_V_write_assign58, %branch12.i ], [ %res_3_V_write_assign58, %branch11.i ], [ %res_3_V_write_assign58, %branch10.i ], [ %res_3_V_write_assign58, %branch9.i ], [ %res_3_V_write_assign58, %branch8.i ], [ %res_3_V_write_assign58, %branch7.i ], [ %res_3_V_write_assign58, %branch6.i ], [ %res_3_V_write_assign58, %branch5.i ], [ %res_3_V_write_assign58, %branch4.i ], [ %acc_0_V, %branch3.i ], [ %res_3_V_write_assign58, %branch2.i ], [ %res_3_V_write_assign58, %branch1.i ], [ %res_3_V_write_assign58, %ReuseLoop_begin ]"   --->   Operation 192 'phi' 'p_0_310_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%p_0_28_i = phi i16 [ %res_2_V_write_assign60, %branch15.i ], [ %res_2_V_write_assign60, %branch14.i ], [ %res_2_V_write_assign60, %branch13.i ], [ %res_2_V_write_assign60, %branch12.i ], [ %res_2_V_write_assign60, %branch11.i ], [ %res_2_V_write_assign60, %branch10.i ], [ %res_2_V_write_assign60, %branch9.i ], [ %res_2_V_write_assign60, %branch8.i ], [ %res_2_V_write_assign60, %branch7.i ], [ %res_2_V_write_assign60, %branch6.i ], [ %res_2_V_write_assign60, %branch5.i ], [ %res_2_V_write_assign60, %branch4.i ], [ %res_2_V_write_assign60, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %res_2_V_write_assign60, %branch1.i ], [ %res_2_V_write_assign60, %ReuseLoop_begin ]"   --->   Operation 193 'phi' 'p_0_28_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%p_0_16_i = phi i16 [ %res_1_V_write_assign62, %branch15.i ], [ %res_1_V_write_assign62, %branch14.i ], [ %res_1_V_write_assign62, %branch13.i ], [ %res_1_V_write_assign62, %branch12.i ], [ %res_1_V_write_assign62, %branch11.i ], [ %res_1_V_write_assign62, %branch10.i ], [ %res_1_V_write_assign62, %branch9.i ], [ %res_1_V_write_assign62, %branch8.i ], [ %res_1_V_write_assign62, %branch7.i ], [ %res_1_V_write_assign62, %branch6.i ], [ %res_1_V_write_assign62, %branch5.i ], [ %res_1_V_write_assign62, %branch4.i ], [ %res_1_V_write_assign62, %branch3.i ], [ %res_1_V_write_assign62, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %res_1_V_write_assign62, %ReuseLoop_begin ]"   --->   Operation 194 'phi' 'p_0_16_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%p_0_01_i = phi i16 [ %res_0_V_write_assign64, %branch15.i ], [ %res_0_V_write_assign64, %branch14.i ], [ %res_0_V_write_assign64, %branch13.i ], [ %res_0_V_write_assign64, %branch12.i ], [ %res_0_V_write_assign64, %branch11.i ], [ %res_0_V_write_assign64, %branch10.i ], [ %res_0_V_write_assign64, %branch9.i ], [ %res_0_V_write_assign64, %branch8.i ], [ %res_0_V_write_assign64, %branch7.i ], [ %res_0_V_write_assign64, %branch6.i ], [ %res_0_V_write_assign64, %branch5.i ], [ %res_0_V_write_assign64, %branch4.i ], [ %res_0_V_write_assign64, %branch3.i ], [ %res_0_V_write_assign64, %branch2.i ], [ %res_0_V_write_assign64, %branch1.i ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 195 'phi' 'p_0_01_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str58, i32 %tmp_151_i)" [firmware/nnet_utils/nnet_dense_resource.h:158]   --->   Operation 196 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%empty_325 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1152, i64 1152, i64 1152)"   --->   Operation 197 'speclooptripcount' 'empty_325' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %icmp_ln135, label %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.exit", label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %p_0_01_i, 0" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 199 'insertvalue' 'mrv_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_i, i16 %p_0_16_i, 1" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 200 'insertvalue' 'mrv_1_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1_i, i16 %p_0_28_i, 2" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 201 'insertvalue' 'mrv_2_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2_i, i16 %p_0_310_i, 3" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 202 'insertvalue' 'mrv_3_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3_i, i16 %p_0_412_i, 4" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 203 'insertvalue' 'mrv_4_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%mrv_5_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4_i, i16 %p_0_514_i, 5" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 204 'insertvalue' 'mrv_5_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%mrv_6_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5_i, i16 %p_0_616_i, 6" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 205 'insertvalue' 'mrv_6_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%mrv_7_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6_i, i16 %p_0_718_i, 7" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 206 'insertvalue' 'mrv_7_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%mrv_8_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7_i, i16 %p_0_820_i, 8" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 207 'insertvalue' 'mrv_8_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%mrv_9_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8_i, i16 %p_0_922_i, 9" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 208 'insertvalue' 'mrv_9_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%mrv_10_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9_i, i16 %p_0_1024_i, 10" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 209 'insertvalue' 'mrv_10_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%mrv_11_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10_i, i16 %p_0_1126_i, 11" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 210 'insertvalue' 'mrv_11_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%mrv_12_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11_i, i16 %p_0_1228_i, 12" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 211 'insertvalue' 'mrv_12_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%mrv_13_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_12_i, i16 %p_0_1330_i, 13" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 212 'insertvalue' 'mrv_13_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%mrv_14_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_13_i, i16 %p_0_1432_i, 14" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 213 'insertvalue' 'mrv_14_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%mrv_15_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_14_i, i16 %p_0_1534_i, 15" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 214 'insertvalue' 'mrv_15_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return({ i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_15_i)" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 215 'return' <Predicate = (icmp_ln135)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [81]  (1.77 ns)

 <State 2>: 5.03ns
The critical path consists of the following:
	'phi' operation ('in_index_0_i66', firmware/nnet_utils/nnet_dense_resource.h:154) with incoming values : ('select_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [82]  (0 ns)
	'add' operation ('in_index', firmware/nnet_utils/nnet_dense_resource.h:153) [275]  (2.55 ns)
	'icmp' operation ('icmp_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [276]  (2.47 ns)

 <State 3>: 5.72ns
The critical path consists of the following:
	'select' operation ('select_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [277]  (0.698 ns)
	'phi' operation ('in_index_0_i66', firmware/nnet_utils/nnet_dense_resource.h:154) with incoming values : ('select_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [82]  (0 ns)
	'add' operation ('in_index', firmware/nnet_utils/nnet_dense_resource.h:153) [275]  (2.55 ns)
	'icmp' operation ('icmp_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [276]  (2.47 ns)

 <State 4>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[206] ('r.V', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145) [206]  (3.89 ns)

 <State 5>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[206] ('r.V', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145) [206]  (3.89 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 4.14ns
The critical path consists of the following:
	'phi' operation ('acc_0_V_032', firmware/nnet_utils/nnet_dense_resource.h:145) with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:145) [100]  (0 ns)
	'mux' operation ('tmp_s', firmware/nnet_utils/nnet_dense_resource.h:145) [208]  (2.06 ns)
	'add' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:145) [209]  (2.08 ns)

 <State 8>: 5.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('acc[0].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:145) [258]  (1.77 ns)
	'phi' operation ('acc[0].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:145) [258]  (0 ns)
	'phi' operation ('acc_0_V_032', firmware/nnet_utils/nnet_dense_resource.h:145) with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:145) [100]  (0 ns)
	'mux' operation ('tmp_s', firmware/nnet_utils/nnet_dense_resource.h:145) [208]  (2.06 ns)
	'add' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:145) [209]  (2.08 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
