*** Start analyzing build configuration ***
Auto-config - Scanning: /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit
Auto-config - VLOG: /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit
Auto-config - Wrote:
    /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/.dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/.dvt/default.build
    -f /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [80 ms] ***
Loaded compile waivers from /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/.dvt/waivers.xml for project ch_unit

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/axi_slave.sv ...
Done /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/axi_slave.sv [227 ms, 623 lines, SystemVerilog_2012] ...
Loading (2) /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/ch_unit_tl.v ...
Done /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/ch_unit_tl.v [10 ms, 128 lines, Verilog_2001] ...
Loading (3) /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/clkUnit.sv ...
Done /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/clkUnit.sv [4 ms, 63 lines, SystemVerilog_2012] ...
Loading (4) /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/errorDetect.sv ...
Done /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/errorDetect.sv [7 ms, 91 lines, SystemVerilog_2012] ...
Loading (5) /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/idComparator.sv ...
Done /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/idComparator.sv [15 ms, 159 lines, SystemVerilog_2012] ...
Loading (6) /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/interframeDetect.sv ...
Done /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/interframeDetect.sv [5 ms, 76 lines, SystemVerilog_2012] ...
Loading (7) /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/playBackUnit.sv ...
Done /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/playBackUnit.sv [0 ms, 27 lines, SystemVerilog_2012] ...
Loading (8) /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/playbackUnit.sv ...
Done /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/playbackUnit.sv [0 ms, 2 lines, SystemVerilog_2012] ...
Loading (9) /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/syncUnit.sv ...
Done /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/syncUnit.sv [8 ms, 122 lines, SystemVerilog_2012] ...
Loading (10) /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/testbench/BRAMTester.sv ...
Done /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/testbench/BRAMTester.sv [14 ms, 166 lines, SystemVerilog_2012] ...
Loading (11) /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/testbench/clk_en_sig_tb.v ...
Done /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/testbench/clk_en_sig_tb.v [2 ms, 57 lines, Verilog_2001] ...
Loading (12) /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/includes/dataSizes.sv ...
Done /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/includes/dataSizes.sv [1 ms, 25 lines, SystemVerilog_2012] ...
Loading (13) /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/includes/dataTypes.sv ...
Done /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/includes/dataTypes.sv [1 ms, 41 lines, SystemVerilog_2012] ...
Loading (14) /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/sampleDetect_tl.sv ...
Done /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/sampleDetect_tl.sv [21 ms, 386 lines, SystemVerilog_2012] ...
Loading (15) /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/bramController.sv ...
Done /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/bramController.sv [7 ms, 253 lines, SystemVerilog_2012] ...
*** Done invocation #1 [258 ms] ***
*** Done parsing [LT 118.0 ms, PT 258.0 ms] ***
*** Total number of lines [2 219] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [341 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step 1 (Verilog - RI) [1 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [12 ms] ...
Waive [WARNING/DISABLED on project ch_unit : SVSM SVSMW : MISSING_PORT_CONNECTION: Instance 'outRef' of module 'clkUnit' is missing port connection to output 'count' in file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/src/sampleDetect_tl.sv at line 126] by [Waiver 'MISSING_PORT_CONNECTION' to 'DISABLED']
Performing mixed post full build step 4 (Verilog - RD) [1 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [51 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [52 ms] ...
Performing mixed post full build step 7 (Verilog - US) [50 ms] ...
*** Done mixed mode extension build [270 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [3 ms] ***
*** Total build time [697 ms] ***
Waiver 'Disable by message' defined in '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/.dvt/waivers.xml' at line 4 applied to 0 problems
Waiver 'Demote by path' defined in '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/.dvt/waivers.xml' at line 8 applied to 0 problems
Waiver 'Promote by path OR message' defined in '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/.dvt/waivers.xml' at line 12 applied to 0 problems
Waiver 'Disable by path AND message' defined in '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/.dvt/waivers.xml' at line 17 applied to 0 problems
Waiver 'MISSING_PORT_CONNECTION' defined in '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/.dvt/waivers.xml' at line 21 applied to 1 problems
There are 1 waived problems. Check the build log file for details:
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vivado/ip_sources/ch_unit/dvt_build.log
