{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649237588156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649237588156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  6 11:33:08 2022 " "Processing started: Wed Apr  6 11:33:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649237588156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649237588156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spectrum_analyzer -c spectrum_analyzer " "Command: quartus_map --read_settings_files=on --write_settings_files=off spectrum_analyzer -c spectrum_analyzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649237588156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649237588476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649237588476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spectrum_analyzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spectrum_analyzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spectrum_analyzer-arch " "Found design unit 1: spectrum_analyzer-arch" {  } { { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649237599450 ""} { "Info" "ISGN_ENTITY_NAME" "1 spectrum_analyzer " "Found entity 1: spectrum_analyzer" {  } { { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649237599450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649237599450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common.vhd 1 0 " "Found 1 design units, including 0 entities, in source file common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common " "Found design unit 1: common" {  } { { "common.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/common.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649237599451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649237599451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_queue.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_queue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 queue-arch " "Found design unit 1: queue-arch" {  } { { "fifo_queue.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fifo_queue.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649237599451 ""} { "Info" "ISGN_ENTITY_NAME" "1 queue " "Found entity 1: queue" {  } { { "fifo_queue.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fifo_queue.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649237599451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649237599451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic_rec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mic_rec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mic_rec-arch " "Found design unit 1: mic_rec-arch" {  } { { "mic_rec.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/mic_rec.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649237599452 ""} { "Info" "ISGN_ENTITY_NAME" "1 mic_rec " "Found entity 1: mic_rec" {  } { { "mic_rec.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/mic_rec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649237599452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649237599452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plot_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plot_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plot_controller-arch " "Found design unit 1: plot_controller-arch" {  } { { "plot_controller.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/plot_controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649237599453 ""} { "Info" "ISGN_ENTITY_NAME" "1 plot_controller " "Found entity 1: plot_controller" {  } { { "plot_controller.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/plot_controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649237599453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649237599453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-arch " "Found design unit 1: vga_controller-arch" {  } { { "vga_controller.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/vga_controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649237599453 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/vga_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649237599453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649237599453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649237599455 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649237599455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649237599455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_vector.vhd 0 0 " "Found 0 design units, including 0 entities, in source file e_vector.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649237599455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dft-arch " "Found design unit 1: dft-arch" {  } { { "dft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/dft.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649237599456 ""} { "Info" "ISGN_ENTITY_NAME" "1 dft " "Found entity 1: dft" {  } { { "dft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/dft.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649237599456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649237599456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_cos.vhd 2 0 " "Found 2 design units, including 0 entities, in source file sin_cos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_cos " "Found design unit 1: sin_cos" {  } { { "sin_cos.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/sin_cos.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649237599457 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sin_cos-body " "Found design unit 2: sin_cos-body" {  } { { "sin_cos.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/sin_cos.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649237599457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649237599457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dft_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dft_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dft_tb-sim " "Found design unit 1: dft_tb-sim" {  } { { "dft_tb.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/dft_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649237599458 ""} { "Info" "ISGN_ENTITY_NAME" "1 dft_tb " "Found entity 1: dft_tb" {  } { { "dft_tb.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/dft_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649237599458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649237599458 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "res_im dft.vhd(149) " "VHDL error at dft.vhd(149): object \"res_im\" is used but not declared" {  } { { "dft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/dft.vhd" 149 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1649237599461 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649237599577 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr  6 11:33:19 2022 " "Processing ended: Wed Apr  6 11:33:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649237599577 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649237599577 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649237599577 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649237599577 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649237599717 ""}
