Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr 25 16:29:49 2023
| Host         : LAPTOP-2C5C2MOC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AU_timing_summary_routed.rpt -pb AU_timing_summary_routed.pb -rpx AU_timing_summary_routed.rpx -warn_on_violation
| Design       : AU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Slow_Clk0/Clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.506        0.000                      0                   65        0.280        0.000                      0                   65        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.506        0.000                      0                   65        0.280        0.000                      0                   65        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.828ns (20.640%)  route 3.184ns (79.360%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  Slow_Clk0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  Slow_Clk0/count_reg[20]/Q
                         net (fo=2, routed)           0.821     6.418    Slow_Clk0/count[20]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  Slow_Clk0/count[31]_i_9/O
                         net (fo=1, routed)           0.633     7.176    Slow_Clk0/count[31]_i_9_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.300 f  Slow_Clk0/count[31]_i_5/O
                         net (fo=3, routed)           0.822     8.121    Slow_Clk0/count[31]_i_5_n_0
    SLICE_X2Y22          LUT4 (Prop_lut4_I3_O)        0.124     8.245 r  Slow_Clk0/count[31]_i_1/O
                         net (fo=31, routed)          0.907     9.153    Slow_Clk0/count[31]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  Slow_Clk0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  Slow_Clk0/count_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    Slow_Clk0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.828ns (20.640%)  route 3.184ns (79.360%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  Slow_Clk0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  Slow_Clk0/count_reg[20]/Q
                         net (fo=2, routed)           0.821     6.418    Slow_Clk0/count[20]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  Slow_Clk0/count[31]_i_9/O
                         net (fo=1, routed)           0.633     7.176    Slow_Clk0/count[31]_i_9_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.300 f  Slow_Clk0/count[31]_i_5/O
                         net (fo=3, routed)           0.822     8.121    Slow_Clk0/count[31]_i_5_n_0
    SLICE_X2Y22          LUT4 (Prop_lut4_I3_O)        0.124     8.245 r  Slow_Clk0/count[31]_i_1/O
                         net (fo=31, routed)          0.907     9.153    Slow_Clk0/count[31]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  Slow_Clk0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  Slow_Clk0/count_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    Slow_Clk0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.828ns (20.640%)  route 3.184ns (79.360%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  Slow_Clk0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  Slow_Clk0/count_reg[20]/Q
                         net (fo=2, routed)           0.821     6.418    Slow_Clk0/count[20]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  Slow_Clk0/count[31]_i_9/O
                         net (fo=1, routed)           0.633     7.176    Slow_Clk0/count[31]_i_9_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.300 f  Slow_Clk0/count[31]_i_5/O
                         net (fo=3, routed)           0.822     8.121    Slow_Clk0/count[31]_i_5_n_0
    SLICE_X2Y22          LUT4 (Prop_lut4_I3_O)        0.124     8.245 r  Slow_Clk0/count[31]_i_1/O
                         net (fo=31, routed)          0.907     9.153    Slow_Clk0/count[31]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  Slow_Clk0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  Slow_Clk0/count_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    Slow_Clk0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.828ns (20.640%)  route 3.184ns (79.360%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  Slow_Clk0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  Slow_Clk0/count_reg[20]/Q
                         net (fo=2, routed)           0.821     6.418    Slow_Clk0/count[20]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  Slow_Clk0/count[31]_i_9/O
                         net (fo=1, routed)           0.633     7.176    Slow_Clk0/count[31]_i_9_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.300 f  Slow_Clk0/count[31]_i_5/O
                         net (fo=3, routed)           0.822     8.121    Slow_Clk0/count[31]_i_5_n_0
    SLICE_X2Y22          LUT4 (Prop_lut4_I3_O)        0.124     8.245 r  Slow_Clk0/count[31]_i_1/O
                         net (fo=31, routed)          0.907     9.153    Slow_Clk0/count[31]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  Slow_Clk0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  Slow_Clk0/count_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    Slow_Clk0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.828ns (21.099%)  route 3.096ns (78.901%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  Slow_Clk0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  Slow_Clk0/count_reg[20]/Q
                         net (fo=2, routed)           0.821     6.418    Slow_Clk0/count[20]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  Slow_Clk0/count[31]_i_9/O
                         net (fo=1, routed)           0.633     7.176    Slow_Clk0/count[31]_i_9_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.300 f  Slow_Clk0/count[31]_i_5/O
                         net (fo=3, routed)           0.822     8.121    Slow_Clk0/count[31]_i_5_n_0
    SLICE_X2Y22          LUT4 (Prop_lut4_I3_O)        0.124     8.245 r  Slow_Clk0/count[31]_i_1/O
                         net (fo=31, routed)          0.820     9.066    Slow_Clk0/count[31]_i_1_n_0
    SLICE_X0Y26          FDRE                                         r  Slow_Clk0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504    14.845    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  Slow_Clk0/count_reg[29]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    14.641    Slow_Clk0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.828ns (21.099%)  route 3.096ns (78.901%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  Slow_Clk0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  Slow_Clk0/count_reg[20]/Q
                         net (fo=2, routed)           0.821     6.418    Slow_Clk0/count[20]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  Slow_Clk0/count[31]_i_9/O
                         net (fo=1, routed)           0.633     7.176    Slow_Clk0/count[31]_i_9_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.300 f  Slow_Clk0/count[31]_i_5/O
                         net (fo=3, routed)           0.822     8.121    Slow_Clk0/count[31]_i_5_n_0
    SLICE_X2Y22          LUT4 (Prop_lut4_I3_O)        0.124     8.245 r  Slow_Clk0/count[31]_i_1/O
                         net (fo=31, routed)          0.820     9.066    Slow_Clk0/count[31]_i_1_n_0
    SLICE_X0Y26          FDRE                                         r  Slow_Clk0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504    14.845    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  Slow_Clk0/count_reg[30]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    14.641    Slow_Clk0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.828ns (21.099%)  route 3.096ns (78.901%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  Slow_Clk0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  Slow_Clk0/count_reg[20]/Q
                         net (fo=2, routed)           0.821     6.418    Slow_Clk0/count[20]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  Slow_Clk0/count[31]_i_9/O
                         net (fo=1, routed)           0.633     7.176    Slow_Clk0/count[31]_i_9_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.300 f  Slow_Clk0/count[31]_i_5/O
                         net (fo=3, routed)           0.822     8.121    Slow_Clk0/count[31]_i_5_n_0
    SLICE_X2Y22          LUT4 (Prop_lut4_I3_O)        0.124     8.245 r  Slow_Clk0/count[31]_i_1/O
                         net (fo=31, routed)          0.820     9.066    Slow_Clk0/count[31]_i_1_n_0
    SLICE_X0Y26          FDRE                                         r  Slow_Clk0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504    14.845    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  Slow_Clk0/count_reg[31]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    14.641    Slow_Clk0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.828ns (21.391%)  route 3.043ns (78.609%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  Slow_Clk0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  Slow_Clk0/count_reg[20]/Q
                         net (fo=2, routed)           0.821     6.418    Slow_Clk0/count[20]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  Slow_Clk0/count[31]_i_9/O
                         net (fo=1, routed)           0.633     7.176    Slow_Clk0/count[31]_i_9_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.300 f  Slow_Clk0/count[31]_i_5/O
                         net (fo=3, routed)           0.822     8.121    Slow_Clk0/count[31]_i_5_n_0
    SLICE_X2Y22          LUT4 (Prop_lut4_I3_O)        0.124     8.245 r  Slow_Clk0/count[31]_i_1/O
                         net (fo=31, routed)          0.767     9.012    Slow_Clk0/count[31]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  Slow_Clk0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  Slow_Clk0/count_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.659    Slow_Clk0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.828ns (21.391%)  route 3.043ns (78.609%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  Slow_Clk0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  Slow_Clk0/count_reg[20]/Q
                         net (fo=2, routed)           0.821     6.418    Slow_Clk0/count[20]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  Slow_Clk0/count[31]_i_9/O
                         net (fo=1, routed)           0.633     7.176    Slow_Clk0/count[31]_i_9_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.300 f  Slow_Clk0/count[31]_i_5/O
                         net (fo=3, routed)           0.822     8.121    Slow_Clk0/count[31]_i_5_n_0
    SLICE_X2Y22          LUT4 (Prop_lut4_I3_O)        0.124     8.245 r  Slow_Clk0/count[31]_i_1/O
                         net (fo=31, routed)          0.767     9.012    Slow_Clk0/count[31]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  Slow_Clk0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  Slow_Clk0/count_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.659    Slow_Clk0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.828ns (21.391%)  route 3.043ns (78.609%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  Slow_Clk0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  Slow_Clk0/count_reg[20]/Q
                         net (fo=2, routed)           0.821     6.418    Slow_Clk0/count[20]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  Slow_Clk0/count[31]_i_9/O
                         net (fo=1, routed)           0.633     7.176    Slow_Clk0/count[31]_i_9_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.300 f  Slow_Clk0/count[31]_i_5/O
                         net (fo=3, routed)           0.822     8.121    Slow_Clk0/count[31]_i_5_n_0
    SLICE_X2Y22          LUT4 (Prop_lut4_I3_O)        0.124     8.245 r  Slow_Clk0/count[31]_i_1/O
                         net (fo=31, routed)          0.767     9.012    Slow_Clk0/count[31]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  Slow_Clk0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  Slow_Clk0/count_reg[7]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.659    Slow_Clk0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  5.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.466    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  Slow_Clk0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Slow_Clk0/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.740    Slow_Clk0/count[19]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  Slow_Clk0/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.851    Slow_Clk0/data0[19]
    SLICE_X0Y23          FDRE                                         r  Slow_Clk0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.851     1.978    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  Slow_Clk0/count_reg[19]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    Slow_Clk0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  Slow_Clk0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Slow_Clk0/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.739    Slow_Clk0/count[23]
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  Slow_Clk0/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.850    Slow_Clk0/data0[23]
    SLICE_X0Y24          FDRE                                         r  Slow_Clk0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     1.977    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  Slow_Clk0/count_reg[23]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    Slow_Clk0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.466    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  Slow_Clk0/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Slow_Clk0/count_reg[31]/Q
                         net (fo=2, routed)           0.133     1.740    Slow_Clk0/count[31]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  Slow_Clk0/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.851    Slow_Clk0/data0[31]
    SLICE_X0Y26          FDRE                                         r  Slow_Clk0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.851     1.978    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  Slow_Clk0/count_reg[31]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.105     1.571    Slow_Clk0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  Slow_Clk0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Slow_Clk0/count_reg[27]/Q
                         net (fo=2, routed)           0.133     1.739    Slow_Clk0/count[27]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  Slow_Clk0/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.850    Slow_Clk0/data0[27]
    SLICE_X0Y25          FDRE                                         r  Slow_Clk0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     1.977    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  Slow_Clk0/count_reg[27]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.105     1.570    Slow_Clk0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.288ns (70.240%)  route 0.122ns (29.760%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.587     1.470    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  Slow_Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Slow_Clk0/count_reg[0]/Q
                         net (fo=3, routed)           0.122     1.733    Slow_Clk0/count[0]
    SLICE_X0Y19          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.880 r  Slow_Clk0/count0_carry/O[0]
                         net (fo=1, routed)           0.000     1.880    Slow_Clk0/data0[1]
    SLICE_X0Y19          FDRE                                         r  Slow_Clk0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  Slow_Clk0/count_reg[1]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.105     1.588    Slow_Clk0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 Slow_Clk0/clk_status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/Clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.823%)  route 0.210ns (50.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  Slow_Clk0/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  Slow_Clk0/clk_status_reg/Q
                         net (fo=2, routed)           0.210     1.843    Slow_Clk0/clk_status
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.045     1.888 r  Slow_Clk0/Clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.888    Slow_Clk0/Clk_out_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  Slow_Clk0/Clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.853     1.980    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  Slow_Clk0/Clk_out_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.121     1.589    Slow_Clk0/Clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.308ns (71.624%)  route 0.122ns (28.376%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.587     1.470    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  Slow_Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Slow_Clk0/count_reg[0]/Q
                         net (fo=3, routed)           0.122     1.733    Slow_Clk0/count[0]
    SLICE_X0Y19          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.900 r  Slow_Clk0/count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.900    Slow_Clk0/data0[3]
    SLICE_X0Y19          FDRE                                         r  Slow_Clk0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  Slow_Clk0/count_reg[3]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.105     1.588    Slow_Clk0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.466    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  Slow_Clk0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Slow_Clk0/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.740    Slow_Clk0/count[19]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.884 r  Slow_Clk0/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.884    Slow_Clk0/data0[20]
    SLICE_X0Y23          FDRE                                         r  Slow_Clk0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.851     1.978    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  Slow_Clk0/count_reg[20]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    Slow_Clk0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  Slow_Clk0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Slow_Clk0/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.739    Slow_Clk0/count[23]
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.883 r  Slow_Clk0/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.883    Slow_Clk0/data0[24]
    SLICE_X0Y24          FDRE                                         r  Slow_Clk0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     1.977    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  Slow_Clk0/count_reg[24]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    Slow_Clk0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  Slow_Clk0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Slow_Clk0/count_reg[27]/Q
                         net (fo=2, routed)           0.133     1.739    Slow_Clk0/count[27]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.883 r  Slow_Clk0/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.883    Slow_Clk0/data0[28]
    SLICE_X0Y25          FDRE                                         r  Slow_Clk0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     1.977    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  Slow_Clk0/count_reg[28]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.105     1.570    Slow_Clk0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22    Slow_Clk0/Clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22    Slow_Clk0/clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    Slow_Clk0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    Slow_Clk0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    Slow_Clk0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    Slow_Clk0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    Slow_Clk0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    Slow_Clk0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    Slow_Clk0/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    Slow_Clk0/Clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    Slow_Clk0/clk_status_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    Slow_Clk0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    Slow_Clk0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    Slow_Clk0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    Slow_Clk0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    Slow_Clk0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    Slow_Clk0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    Slow_Clk0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    Slow_Clk0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    Slow_Clk0/Clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    Slow_Clk0/clk_status_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    Slow_Clk0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    Slow_Clk0/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    Slow_Clk0/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    Slow_Clk0/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    Slow_Clk0/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    Slow_Clk0/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    Slow_Clk0/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    Slow_Clk0/count_reg[20]/C



