// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition"

// DATE "10/31/2023 16:29:41"

// 
// Device: Altera EPM1270T144C5 Package TQFP144
// 

// 
// This Verilog file should be used for PrimeTime (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DDA_algorithm (
	clk,
	WR,
	LS,
	N,
	Nx,
	Pulse,
	Dir,
	Flag_T,
	Flag_full,
	D,
	clk1);
input 	clk;
input 	WR;
input 	LS;
input 	[7:0] N;
input 	[7:0] Nx;
output 	Pulse;
output 	Dir;
output 	Flag_T;
output 	Flag_full;
output 	[7:0] D;
output 	clk1;

// Design Ports Information
// clk	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LS	=>  Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Nx[7]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WR	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Nx[0]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Nx[1]	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Nx[2]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Nx[3]	=>  Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Nx[4]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Nx[5]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Nx[6]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N[7]	=>  Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N[6]	=>  Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N[5]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N[4]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N[3]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N[2]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N[1]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N[0]	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Pulse	=>  Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// Dir	=>  Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// Flag_T	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// Flag_full	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[0]	=>  Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[1]	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[2]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[3]	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[4]	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[5]	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[6]	=>  Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[7]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk1	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

// synopsys translate_off
initial $sdf_annotate("DDA_algorithm_v.sdo");
// synopsys translate_on

wire \pinout~regout ;
wire \LessThan4~5 ;
wire \LessThan4~10 ;
wire \LessThan4~15 ;
wire \LessThan4~20 ;
wire \LessThan4~25 ;
wire \LessThan4~30 ;
wire \LessThan4~35 ;
wire \counter_clk1[0]~regout ;
wire \counter_clk1[0]~15 ;
wire \counter_clk1[0]~15COUT1_24 ;
wire \counter_clk1[1]~regout ;
wire \counter_clk1[1]~9 ;
wire \counter_clk1[1]~9COUT1_26 ;
wire \counter_clk1[2]~regout ;
wire \counter_clk1[2]~11 ;
wire \counter_clk1[2]~11COUT1_28 ;
wire \counter_clk1[3]~regout ;
wire \counter_clk1[3]~13 ;
wire \counter_clk1[3]~13COUT1_30 ;
wire \counter_clk1[4]~regout ;
wire \counter_clk1[4]~7 ;
wire \counter_clk1[5]~regout ;
wire \counter_clk1[5]~5 ;
wire \counter_clk1[5]~5COUT1_32 ;
wire \counter_clk1[6]~regout ;
wire \counter_clk1[6]~1 ;
wire \counter_clk1[6]~1COUT1_34 ;
wire \counter_clk1[7]~regout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \clk1~reg0_regout ;
wire \N[7]~combout ;
wire \WR~combout ;
wire \LS~combout ;
wire \pre_WR~regout ;
wire \count_T[0]~regout ;
wire \count_T[1]~regout ;
wire \count_T[2]~regout ;
wire \count_T[3]~regout ;
wire \Equal2~0_combout ;
wire \Flag_T~reg0_regout ;
wire \always0~1 ;
wire \pre_LS~regout ;
wire \always0~0 ;
wire \N_buff~11_combout ;
wire \Equal0~0 ;
wire \Dir~0_combout ;
wire \N_buff~4_combout ;
wire \N_buff~5 ;
wire \Dir~1_combout ;
wire \N_buff[1]~regout ;
wire \N_buff~6_combout ;
wire \N_buff~7_combout ;
wire \N_buff[2]~regout ;
wire \N_buff~8_combout ;
wire \N_buff[0]~regout ;
wire \Decoder0~0_combout ;
wire \buff_1~19_combout ;
wire \Nx[4]~combout ;
wire \Decoder0~1_combout ;
wire \Decoder0~2_combout ;
wire \buff_2~1_combout ;
wire \Decoder0~3_combout ;
wire \buff_3~1_combout ;
wire \buff_4~1_combout ;
wire \buff_4[4]~regout ;
wire \buff_3~11_combout ;
wire \buff_3[4]~regout ;
wire \buff_2~11_combout ;
wire \buff_2[4]~regout ;
wire \buff_1~13_combout ;
wire \buff_1~3_combout ;
wire \buff_1[4]~regout ;
wire \D~10_combout ;
wire \pre_Flag_T~regout ;
wire \D[1]~3_combout ;
wire \D[4]~reg0_regout ;
wire \N[4]~combout ;
wire \Nx[3]~combout ;
wire \buff_4[3]~regout ;
wire \buff_3~9_combout ;
wire \buff_3[3]~regout ;
wire \buff_2~9_combout ;
wire \buff_2[3]~regout ;
wire \buff_1~11_combout ;
wire \buff_1[3]~regout ;
wire \D~8_combout ;
wire \D[3]~reg0_regout ;
wire \N[3]~combout ;
wire \N[2]~combout ;
wire \Nx[2]~combout ;
wire \buff_4[2]~regout ;
wire \buff_3~7_combout ;
wire \buff_3[2]~regout ;
wire \buff_2~7_combout ;
wire \buff_2[2]~regout ;
wire \buff_1~9_combout ;
wire \buff_1[2]~regout ;
wire \D~6_combout ;
wire \D[2]~reg0_regout ;
wire \N[1]~combout ;
wire \Nx[0]~combout ;
wire \buff_4[0]~regout ;
wire \buff_3~3_combout ;
wire \buff_3[0]~regout ;
wire \buff_2~3_combout ;
wire \buff_2[0]~regout ;
wire \buff_1~5_combout ;
wire \buff_1[0]~regout ;
wire \D~1_combout ;
wire \D[0]~reg0_regout ;
wire \N[0]~combout ;
wire \Add5~42_combout ;
wire \acc[0]~regout ;
wire \Add4~35_combout ;
wire \Add5~44 ;
wire \Add5~44COUT1_56 ;
wire \Add5~36_combout ;
wire \acc[1]~regout ;
wire \Nx[1]~combout ;
wire \buff_4[1]~regout ;
wire \buff_3~5_combout ;
wire \buff_3[1]~regout ;
wire \buff_2~5_combout ;
wire \buff_2[1]~regout ;
wire \buff_1~7_combout ;
wire \buff_1[1]~regout ;
wire \D~4_combout ;
wire \D[1]~reg0_regout ;
wire \Add4~37 ;
wire \Add4~37COUT1_48 ;
wire \Add4~30_combout ;
wire \Add5~38 ;
wire \Add5~38COUT1_58 ;
wire \Add5~30_combout ;
wire \acc[2]~regout ;
wire \Add4~32 ;
wire \Add4~32COUT1_50 ;
wire \Add4~25_combout ;
wire \Add5~32 ;
wire \Add5~32COUT1_60 ;
wire \Add5~24_combout ;
wire \acc[3]~regout ;
wire \Add4~27 ;
wire \Add4~27COUT1_52 ;
wire \Add4~20_combout ;
wire \Add5~26 ;
wire \Add5~26COUT1_62 ;
wire \Add5~18_combout ;
wire \acc[4]~regout ;
wire \Add4~22 ;
wire \Add4~22COUT1_54 ;
wire \Add4~15_combout ;
wire \Add5~20 ;
wire \Nx[6]~combout ;
wire \buff_4[6]~regout ;
wire \buff_3~15_combout ;
wire \buff_3[6]~regout ;
wire \buff_2~15_combout ;
wire \buff_2[6]~regout ;
wire \buff_1~17_combout ;
wire \buff_1[6]~regout ;
wire \D~14_combout ;
wire \D[6]~reg0_regout ;
wire \N[6]~combout ;
wire \N[5]~combout ;
wire \Nx[5]~combout ;
wire \buff_4[5]~regout ;
wire \buff_3~13_combout ;
wire \buff_3[5]~regout ;
wire \buff_2~13_combout ;
wire \buff_2[5]~regout ;
wire \buff_1~15_combout ;
wire \buff_1[5]~regout ;
wire \D~12_combout ;
wire \D[5]~reg0_regout ;
wire \Add5~12_combout ;
wire \acc[5]~regout ;
wire \Add4~17 ;
wire \Add4~10_combout ;
wire \Add5~14 ;
wire \Add5~14COUT1_64 ;
wire \Add5~6_combout ;
wire \acc[6]~regout ;
wire \Add4~12 ;
wire \Add4~12COUT1_56 ;
wire \Add4~5_combout ;
wire \Add5~8 ;
wire \Add5~8COUT1_66 ;
wire \Add5~0_combout ;
wire \acc[7]~regout ;
wire \Add4~7 ;
wire \Add4~7COUT1_58 ;
wire \Add4~0_combout ;
wire \LessThan4~37_cout0 ;
wire \LessThan4~37COUT1_48 ;
wire \LessThan4~32_cout0 ;
wire \LessThan4~32COUT1_50 ;
wire \LessThan4~27_cout0 ;
wire \LessThan4~27COUT1_52 ;
wire \LessThan4~22_cout0 ;
wire \LessThan4~22COUT1_54 ;
wire \LessThan4~17_cout ;
wire \LessThan4~12_cout0 ;
wire \LessThan4~12COUT1_56 ;
wire \LessThan4~7_cout0 ;
wire \LessThan4~7COUT1_58 ;
wire \LessThan4~0_combout ;
wire \Pulse~0 ;
wire \clk~combout ;
wire \Nx[7]~combout ;
wire \buff_4[7]~regout ;
wire \buff_3~0_combout ;
wire \buff_3[7]~regout ;
wire \buff_2~0_combout ;
wire \buff_2[7]~regout ;
wire \buff_1~2_combout ;
wire \buff_1[7]~regout ;
wire \D~0_combout ;
wire \Dir~reg0_regout ;
wire \Flag_full~reg0_regout ;
wire \D[7]~reg0_regout ;


// Location: LC_X11_Y4_N0
maxii_lcell \counter_clk1[0] (
// Equation(s):
// \counter_clk1[0]~regout  = DFFEAS(((!\counter_clk1[0]~regout )), GLOBAL(\clk~combout ), VCC, , , , , \LessThan0~1_combout , )
// \counter_clk1[0]~15  = CARRY(((\counter_clk1[0]~regout )))
// \counter_clk1[0]~15COUT1_24  = CARRY(((\counter_clk1[0]~regout )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\counter_clk1[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001011010),
	.combout(),
	.regout(\counter_clk1[0]~regout ),
	.cout(),
	.cout0(\counter_clk1[0]~15 ),
	.cout1(\counter_clk1[0]~15COUT1_24 ),
	.pathsel(11'b00100000010));
// synopsys translate_off
// defparam \counter_clk1[0] .lut_mask = "33cc";
// defparam \counter_clk1[0] .operation_mode = "arithmetic";
// defparam \counter_clk1[0] .output_mode = "reg_only";
// defparam \counter_clk1[0] .register_cascade_mode = "off";
// defparam \counter_clk1[0] .sum_lutc_input = "datac";
// defparam \counter_clk1[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \counter_clk1[1] (
// Equation(s):
// \counter_clk1[1]~regout  = DFFEAS((\counter_clk1[1]~regout  $ ((\counter_clk1[0]~15 ))), GLOBAL(\clk~combout ), VCC, , , , , \LessThan0~1_combout , )
// \counter_clk1[1]~9  = CARRY(((!\counter_clk1[0]~15 ) # (!\counter_clk1[1]~regout )))
// \counter_clk1[1]~9COUT1_26  = CARRY(((!\counter_clk1[0]~15COUT1_24 ) # (!\counter_clk1[1]~regout )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\counter_clk1[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\counter_clk1[0]~15 ),
	.cin1(\counter_clk1[0]~15COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\counter_clk1[1]~regout ),
	.cout(),
	.cout0(\counter_clk1[1]~9 ),
	.cout1(\counter_clk1[1]~9COUT1_26 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \counter_clk1[1] .cin0_used = "true";
// defparam \counter_clk1[1] .cin1_used = "true";
// defparam \counter_clk1[1] .lut_mask = "3c3f";
// defparam \counter_clk1[1] .operation_mode = "arithmetic";
// defparam \counter_clk1[1] .output_mode = "reg_only";
// defparam \counter_clk1[1] .register_cascade_mode = "off";
// defparam \counter_clk1[1] .sum_lutc_input = "cin";
// defparam \counter_clk1[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \counter_clk1[2] (
// Equation(s):
// \counter_clk1[2]~regout  = DFFEAS((\counter_clk1[2]~regout  $ ((!\counter_clk1[1]~9 ))), GLOBAL(\clk~combout ), VCC, , , , , \LessThan0~1_combout , )
// \counter_clk1[2]~11  = CARRY(((\counter_clk1[2]~regout  & !\counter_clk1[1]~9 )))
// \counter_clk1[2]~11COUT1_28  = CARRY(((\counter_clk1[2]~regout  & !\counter_clk1[1]~9COUT1_26 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\counter_clk1[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\counter_clk1[1]~9 ),
	.cin1(\counter_clk1[1]~9COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\counter_clk1[2]~regout ),
	.cout(),
	.cout0(\counter_clk1[2]~11 ),
	.cout1(\counter_clk1[2]~11COUT1_28 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \counter_clk1[2] .cin0_used = "true";
// defparam \counter_clk1[2] .cin1_used = "true";
// defparam \counter_clk1[2] .lut_mask = "c30c";
// defparam \counter_clk1[2] .operation_mode = "arithmetic";
// defparam \counter_clk1[2] .output_mode = "reg_only";
// defparam \counter_clk1[2] .register_cascade_mode = "off";
// defparam \counter_clk1[2] .sum_lutc_input = "cin";
// defparam \counter_clk1[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \counter_clk1[3] (
// Equation(s):
// \counter_clk1[3]~regout  = DFFEAS(\counter_clk1[3]~regout  $ ((((\counter_clk1[2]~11 )))), GLOBAL(\clk~combout ), VCC, , , , , \LessThan0~1_combout , )
// \counter_clk1[3]~13  = CARRY(((!\counter_clk1[2]~11 )) # (!\counter_clk1[3]~regout ))
// \counter_clk1[3]~13COUT1_30  = CARRY(((!\counter_clk1[2]~11COUT1_28 )) # (!\counter_clk1[3]~regout ))

	.clk(\clk~combout ),
	.dataa(\counter_clk1[3]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\counter_clk1[2]~11 ),
	.cin1(\counter_clk1[2]~11COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\counter_clk1[3]~regout ),
	.cout(),
	.cout0(\counter_clk1[3]~13 ),
	.cout1(\counter_clk1[3]~13COUT1_30 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \counter_clk1[3] .cin0_used = "true";
// defparam \counter_clk1[3] .cin1_used = "true";
// defparam \counter_clk1[3] .lut_mask = "5a5f";
// defparam \counter_clk1[3] .operation_mode = "arithmetic";
// defparam \counter_clk1[3] .output_mode = "reg_only";
// defparam \counter_clk1[3] .register_cascade_mode = "off";
// defparam \counter_clk1[3] .sum_lutc_input = "cin";
// defparam \counter_clk1[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \counter_clk1[4] (
// Equation(s):
// \counter_clk1[4]~regout  = DFFEAS(\counter_clk1[4]~regout  $ ((((!\counter_clk1[3]~13 )))), GLOBAL(\clk~combout ), VCC, , , , , \LessThan0~1_combout , )
// \counter_clk1[4]~7  = CARRY((\counter_clk1[4]~regout  & ((!\counter_clk1[3]~13COUT1_30 ))))

	.clk(\clk~combout ),
	.dataa(\counter_clk1[4]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\counter_clk1[3]~13 ),
	.cin1(\counter_clk1[3]~13COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\counter_clk1[4]~regout ),
	.cout(\counter_clk1[4]~7 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \counter_clk1[4] .cin0_used = "true";
// defparam \counter_clk1[4] .cin1_used = "true";
// defparam \counter_clk1[4] .lut_mask = "a50a";
// defparam \counter_clk1[4] .operation_mode = "arithmetic";
// defparam \counter_clk1[4] .output_mode = "reg_only";
// defparam \counter_clk1[4] .register_cascade_mode = "off";
// defparam \counter_clk1[4] .sum_lutc_input = "cin";
// defparam \counter_clk1[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \counter_clk1[5] (
// Equation(s):
// \counter_clk1[5]~regout  = DFFEAS(\counter_clk1[5]~regout  $ ((((\counter_clk1[4]~7 )))), GLOBAL(\clk~combout ), VCC, , , , , \LessThan0~1_combout , )
// \counter_clk1[5]~5  = CARRY(((!\counter_clk1[4]~7 )) # (!\counter_clk1[5]~regout ))
// \counter_clk1[5]~5COUT1_32  = CARRY(((!\counter_clk1[4]~7 )) # (!\counter_clk1[5]~regout ))

	.clk(\clk~combout ),
	.dataa(\counter_clk1[5]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\counter_clk1[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\counter_clk1[5]~regout ),
	.cout(),
	.cout0(\counter_clk1[5]~5 ),
	.cout1(\counter_clk1[5]~5COUT1_32 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \counter_clk1[5] .cin_used = "true";
// defparam \counter_clk1[5] .lut_mask = "5a5f";
// defparam \counter_clk1[5] .operation_mode = "arithmetic";
// defparam \counter_clk1[5] .output_mode = "reg_only";
// defparam \counter_clk1[5] .register_cascade_mode = "off";
// defparam \counter_clk1[5] .sum_lutc_input = "cin";
// defparam \counter_clk1[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \counter_clk1[6] (
// Equation(s):
// \counter_clk1[6]~regout  = DFFEAS((\counter_clk1[6]~regout  $ ((!(!\counter_clk1[4]~7  & \counter_clk1[5]~5 ) # (\counter_clk1[4]~7  & \counter_clk1[5]~5COUT1_32 )))), GLOBAL(\clk~combout ), VCC, , , , , \LessThan0~1_combout , )
// \counter_clk1[6]~1  = CARRY(((\counter_clk1[6]~regout  & !\counter_clk1[5]~5 )))
// \counter_clk1[6]~1COUT1_34  = CARRY(((\counter_clk1[6]~regout  & !\counter_clk1[5]~5COUT1_32 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\counter_clk1[6]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\counter_clk1[4]~7 ),
	.cin0(\counter_clk1[5]~5 ),
	.cin1(\counter_clk1[5]~5COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\counter_clk1[6]~regout ),
	.cout(),
	.cout0(\counter_clk1[6]~1 ),
	.cout1(\counter_clk1[6]~1COUT1_34 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \counter_clk1[6] .cin0_used = "true";
// defparam \counter_clk1[6] .cin1_used = "true";
// defparam \counter_clk1[6] .cin_used = "true";
// defparam \counter_clk1[6] .lut_mask = "c30c";
// defparam \counter_clk1[6] .operation_mode = "arithmetic";
// defparam \counter_clk1[6] .output_mode = "reg_only";
// defparam \counter_clk1[6] .register_cascade_mode = "off";
// defparam \counter_clk1[6] .sum_lutc_input = "cin";
// defparam \counter_clk1[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \counter_clk1[7] (
// Equation(s):
// \counter_clk1[7]~regout  = DFFEAS(\counter_clk1[7]~regout  $ (((((!\counter_clk1[4]~7  & \counter_clk1[6]~1 ) # (\counter_clk1[4]~7  & \counter_clk1[6]~1COUT1_34 ))))), GLOBAL(\clk~combout ), VCC, , , , , \LessThan0~1_combout , )

	.clk(\clk~combout ),
	.dataa(\counter_clk1[7]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\counter_clk1[4]~7 ),
	.cin0(\counter_clk1[6]~1 ),
	.cin1(\counter_clk1[6]~1COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011001),
	.combout(),
	.regout(\counter_clk1[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010001));
// synopsys translate_off
// defparam \counter_clk1[7] .cin0_used = "true";
// defparam \counter_clk1[7] .cin1_used = "true";
// defparam \counter_clk1[7] .cin_used = "true";
// defparam \counter_clk1[7] .lut_mask = "5a5a";
// defparam \counter_clk1[7] .operation_mode = "normal";
// defparam \counter_clk1[7] .output_mode = "reg_only";
// defparam \counter_clk1[7] .register_cascade_mode = "off";
// defparam \counter_clk1[7] .sum_lutc_input = "cin";
// defparam \counter_clk1[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (\counter_clk1[4]~regout  & ((\counter_clk1[3]~regout ) # ((\counter_clk1[2]~regout ) # (\counter_clk1[1]~regout ))))

	.clk(gnd),
	.dataa(\counter_clk1[3]~regout ),
	.datab(\counter_clk1[2]~regout ),
	.datac(\counter_clk1[4]~regout ),
	.datad(\counter_clk1[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \LessThan0~0 .lut_mask = "f0e0";
// defparam \LessThan0~0 .operation_mode = "normal";
// defparam \LessThan0~0 .output_mode = "comb_only";
// defparam \LessThan0~0 .register_cascade_mode = "off";
// defparam \LessThan0~0 .sum_lutc_input = "datac";
// defparam \LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (\counter_clk1[6]~regout ) # ((\counter_clk1[7]~regout ) # ((\counter_clk1[5]~regout  & \LessThan0~0_combout )))

	.clk(gnd),
	.dataa(\counter_clk1[6]~regout ),
	.datab(\counter_clk1[7]~regout ),
	.datac(\counter_clk1[5]~regout ),
	.datad(\LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \LessThan0~1 .lut_mask = "feee";
// defparam \LessThan0~1 .operation_mode = "normal";
// defparam \LessThan0~1 .output_mode = "comb_only";
// defparam \LessThan0~1 .register_cascade_mode = "off";
// defparam \LessThan0~1 .sum_lutc_input = "datac";
// defparam \LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \clk1~reg0 (
// Equation(s):
// \clk1~reg0_regout  = DFFEAS((\clk1~reg0_regout  $ (((\LessThan0~1_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\clk1~reg0_regout ),
	.datac(vcc),
	.datad(\LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\clk1~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \clk1~reg0 .lut_mask = "33cc";
// defparam \clk1~reg0 .operation_mode = "normal";
// defparam \clk1~reg0 .output_mode = "reg_only";
// defparam \clk1~reg0 .register_cascade_mode = "off";
// defparam \clk1~reg0 .sum_lutc_input = "datac";
// defparam \clk1~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \N[7]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\N[7]~combout ),
	.padio(N[7]));
// synopsys translate_off
// defparam \N[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \WR~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\WR~combout ),
	.padio(WR));
// synopsys translate_off
// defparam \WR~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \LS~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\LS~combout ),
	.padio(LS));
// synopsys translate_off
// defparam \LS~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y10_N8
maxii_lcell pre_WR(
// Equation(s):
// \always0~0  = (\WR~combout  & (!\LS~combout  & (!pre_WR)))
// \pre_WR~regout  = DFFEAS(\always0~0 , GLOBAL(\clk~combout ), VCC, , , \WR~combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\WR~combout ),
	.datab(\LS~combout ),
	.datac(\WR~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\always0~0 ),
	.regout(\pre_WR~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000100011));
// synopsys translate_off
// defparam pre_WR.lut_mask = "0202";
// defparam pre_WR.operation_mode = "normal";
// defparam pre_WR.output_mode = "reg_and_comb";
// defparam pre_WR.register_cascade_mode = "off";
// defparam pre_WR.sum_lutc_input = "qfbk";
// defparam pre_WR.synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N9
maxii_lcell \count_T[0] (
// Equation(s):
// \count_T[0]~regout  = DFFEAS((((!\count_T[0]~regout ))), GLOBAL(\clk1~reg0_regout ), VCC, , , , , , )

	.clk(\clk1~reg0_regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\count_T[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\count_T[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001000));
// synopsys translate_off
// defparam \count_T[0] .lut_mask = "00ff";
// defparam \count_T[0] .operation_mode = "normal";
// defparam \count_T[0] .output_mode = "reg_only";
// defparam \count_T[0] .register_cascade_mode = "off";
// defparam \count_T[0] .sum_lutc_input = "datac";
// defparam \count_T[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N6
maxii_lcell \count_T[1] (
// Equation(s):
// \count_T[1]~regout  = DFFEAS((\count_T[1]~regout  & (((!\count_T[0]~regout )))) # (!\count_T[1]~regout  & (\count_T[0]~regout  & ((\count_T[2]~regout ) # (!\count_T[3]~regout )))), GLOBAL(\clk1~reg0_regout ), VCC, , , , , , )

	.clk(\clk1~reg0_regout ),
	.dataa(\count_T[3]~regout ),
	.datab(\count_T[2]~regout ),
	.datac(\count_T[1]~regout ),
	.datad(\count_T[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\count_T[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \count_T[1] .lut_mask = "0df0";
// defparam \count_T[1] .operation_mode = "normal";
// defparam \count_T[1] .output_mode = "reg_only";
// defparam \count_T[1] .register_cascade_mode = "off";
// defparam \count_T[1] .sum_lutc_input = "datac";
// defparam \count_T[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N0
maxii_lcell \count_T[2] (
// Equation(s):
// \count_T[2]~regout  = DFFEAS((\count_T[2]~regout  $ (((\count_T[1]~regout  & \count_T[0]~regout )))), GLOBAL(\clk1~reg0_regout ), VCC, , , , , , )

	.clk(\clk1~reg0_regout ),
	.dataa(vcc),
	.datab(\count_T[2]~regout ),
	.datac(\count_T[1]~regout ),
	.datad(\count_T[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\count_T[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \count_T[2] .lut_mask = "3ccc";
// defparam \count_T[2] .operation_mode = "normal";
// defparam \count_T[2] .output_mode = "reg_only";
// defparam \count_T[2] .register_cascade_mode = "off";
// defparam \count_T[2] .sum_lutc_input = "datac";
// defparam \count_T[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N5
maxii_lcell \count_T[3] (
// Equation(s):
// \count_T[3]~regout  = DFFEAS((\count_T[3]~regout  & ((\count_T[2]~regout  $ (\count_T[1]~regout )) # (!\count_T[0]~regout ))) # (!\count_T[3]~regout  & (\count_T[2]~regout  & (\count_T[1]~regout  & \count_T[0]~regout ))), GLOBAL(\clk1~reg0_regout ), VCC, 
// , , , , , )

	.clk(\clk1~reg0_regout ),
	.dataa(\count_T[3]~regout ),
	.datab(\count_T[2]~regout ),
	.datac(\count_T[1]~regout ),
	.datad(\count_T[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\count_T[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \count_T[3] .lut_mask = "68aa";
// defparam \count_T[3] .operation_mode = "normal";
// defparam \count_T[3] .output_mode = "reg_only";
// defparam \count_T[3] .register_cascade_mode = "off";
// defparam \count_T[3] .sum_lutc_input = "datac";
// defparam \count_T[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N1
maxii_lcell \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (\count_T[3]~regout  & (!\count_T[2]~regout  & (!\count_T[1]~regout  & \count_T[0]~regout )))

	.clk(gnd),
	.dataa(\count_T[3]~regout ),
	.datab(\count_T[2]~regout ),
	.datac(\count_T[1]~regout ),
	.datad(\count_T[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Equal2~0 .lut_mask = "0200";
// defparam \Equal2~0 .operation_mode = "normal";
// defparam \Equal2~0 .output_mode = "comb_only";
// defparam \Equal2~0 .register_cascade_mode = "off";
// defparam \Equal2~0 .sum_lutc_input = "datac";
// defparam \Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N3
maxii_lcell \Flag_T~reg0 (
// Equation(s):
// \Flag_T~reg0_regout  = DFFEAS(\Flag_T~reg0_regout  $ ((((\Equal2~0_combout )))), GLOBAL(\clk1~reg0_regout ), VCC, , , , , , )

	.clk(\clk1~reg0_regout ),
	.dataa(\Flag_T~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\Flag_T~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001001));
// synopsys translate_off
// defparam \Flag_T~reg0 .lut_mask = "55aa";
// defparam \Flag_T~reg0 .operation_mode = "normal";
// defparam \Flag_T~reg0 .output_mode = "reg_only";
// defparam \Flag_T~reg0 .register_cascade_mode = "off";
// defparam \Flag_T~reg0 .sum_lutc_input = "datac";
// defparam \Flag_T~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N8
maxii_lcell pre_Flag_T(
// Equation(s):
// \always0~1  = ((pre_Flag_T $ (\Flag_T~reg0_regout )))
// \pre_Flag_T~regout  = DFFEAS(\always0~1 , GLOBAL(\clk~combout ), VCC, , , \Flag_T~reg0_regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Flag_T~reg0_regout ),
	.datad(\Flag_T~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\always0~1 ),
	.regout(\pre_Flag_T~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101000));
// synopsys translate_off
// defparam pre_Flag_T.lut_mask = "0ff0";
// defparam pre_Flag_T.operation_mode = "normal";
// defparam pre_Flag_T.output_mode = "reg_and_comb";
// defparam pre_Flag_T.register_cascade_mode = "off";
// defparam pre_Flag_T.sum_lutc_input = "qfbk";
// defparam pre_Flag_T.synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N5
maxii_lcell pre_LS(
// Equation(s):
// \Equal0~0  = (((pre_LS)) # (!\LS~combout ))
// \pre_LS~regout  = DFFEAS(\Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \LS~combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\LS~combout ),
	.datac(\LS~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\Equal0~0 ),
	.regout(\pre_LS~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000100010));
// synopsys translate_off
// defparam pre_LS.lut_mask = "f3f3";
// defparam pre_LS.operation_mode = "normal";
// defparam pre_LS.output_mode = "reg_and_comb";
// defparam pre_LS.register_cascade_mode = "off";
// defparam pre_LS.sum_lutc_input = "qfbk";
// defparam pre_LS.synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N4
maxii_lcell \N_buff~11 (
// Equation(s):
// \N_buff~11_combout  = (\always0~0  & (((!\pre_LS~regout  & \LS~combout )) # (!\N_buff[2]~regout ))) # (!\always0~0  & ((\pre_LS~regout ) # ((!\LS~combout ))))

	.clk(gnd),
	.dataa(\pre_LS~regout ),
	.datab(\LS~combout ),
	.datac(\N_buff[2]~regout ),
	.datad(\always0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\N_buff~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \N_buff~11 .lut_mask = "4fbb";
// defparam \N_buff~11 .operation_mode = "normal";
// defparam \N_buff~11 .output_mode = "comb_only";
// defparam \N_buff~11 .register_cascade_mode = "off";
// defparam \N_buff~11 .sum_lutc_input = "datac";
// defparam \N_buff~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N9
maxii_lcell \Dir~0 (
// Equation(s):
// \Dir~0_combout  = (\N_buff[0]~regout  & (((!\always0~0 ) # (!\Equal0~0 )) # (!\N_buff[1]~regout ))) # (!\N_buff[0]~regout  & ((\N_buff[1]~regout ) # ((\always0~0 ))))

	.clk(gnd),
	.dataa(\N_buff[0]~regout ),
	.datab(\N_buff[1]~regout ),
	.datac(\Equal0~0 ),
	.datad(\always0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Dir~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Dir~0 .lut_mask = "7fee";
// defparam \Dir~0 .operation_mode = "normal";
// defparam \Dir~0 .output_mode = "comb_only";
// defparam \Dir~0 .register_cascade_mode = "off";
// defparam \Dir~0 .sum_lutc_input = "datac";
// defparam \Dir~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N7
maxii_lcell \N_buff~4 (
// Equation(s):
// \N_buff~4_combout  = (\N_buff[1]~regout  & (\N_buff[0]~regout  & ((\pre_LS~regout ) # (!\LS~combout ))))

	.clk(gnd),
	.dataa(\N_buff[1]~regout ),
	.datab(\pre_LS~regout ),
	.datac(\N_buff[0]~regout ),
	.datad(\LS~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\N_buff~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \N_buff~4 .lut_mask = "80a0";
// defparam \N_buff~4 .operation_mode = "normal";
// defparam \N_buff~4 .output_mode = "comb_only";
// defparam \N_buff~4 .register_cascade_mode = "off";
// defparam \N_buff~4 .sum_lutc_input = "datac";
// defparam \N_buff~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N6
maxii_lcell \Flag_full~reg0 (
// Equation(s):
// \N_buff~5  = (\Equal0~0  & ((\N_buff[2]~regout ) # ((\N_buff~4_combout  & \always0~0 )))) # (!\Equal0~0  & (((\N_buff~4_combout  & \always0~0 ))))
// \Flag_full~reg0_regout  = DFFEAS(\N_buff~5 , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal0~0 ),
	.datab(\N_buff[2]~regout ),
	.datac(\N_buff~4_combout ),
	.datad(\always0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1010001010101),
	.combout(\N_buff~5 ),
	.regout(\Flag_full~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Flag_full~reg0 .lut_mask = "f888";
// defparam \Flag_full~reg0 .operation_mode = "normal";
// defparam \Flag_full~reg0 .output_mode = "reg_and_comb";
// defparam \Flag_full~reg0 .register_cascade_mode = "off";
// defparam \Flag_full~reg0 .sum_lutc_input = "datac";
// defparam \Flag_full~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N7
maxii_lcell \Dir~1 (
// Equation(s):
// \Dir~1_combout  = (\always0~1  & ((\N_buff~5 ) # ((\N_buff~11_combout  & \Dir~0_combout ))))

	.clk(gnd),
	.dataa(\N_buff~11_combout ),
	.datab(\Dir~0_combout ),
	.datac(\always0~1 ),
	.datad(\N_buff~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Dir~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Dir~1 .lut_mask = "f080";
// defparam \Dir~1 .operation_mode = "normal";
// defparam \Dir~1 .output_mode = "comb_only";
// defparam \Dir~1 .register_cascade_mode = "off";
// defparam \Dir~1 .sum_lutc_input = "datac";
// defparam \Dir~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N6
maxii_lcell \N_buff[1] (
// Equation(s):
// \N_buff[1]~regout  = DFFEAS((\Dir~1_combout  & (\N_buff~8_combout  $ (((!\N_buff~6_combout ) # (!\N_buff~11_combout ))))) # (!\Dir~1_combout  & (\N_buff~11_combout  & (\N_buff~6_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Dir~1_combout ),
	.datab(\N_buff~11_combout ),
	.datac(\N_buff~6_combout ),
	.datad(\N_buff~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\N_buff[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \N_buff[1] .lut_mask = "c06a";
// defparam \N_buff[1] .operation_mode = "normal";
// defparam \N_buff[1] .output_mode = "reg_only";
// defparam \N_buff[1] .register_cascade_mode = "off";
// defparam \N_buff[1] .sum_lutc_input = "datac";
// defparam \N_buff[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N4
maxii_lcell \N_buff~6 (
// Equation(s):
// \N_buff~6_combout  = (\always0~0  & (\Equal0~0  & (\N_buff[1]~regout  $ (\N_buff[0]~regout )))) # (!\always0~0  & (\N_buff[1]~regout ))

	.clk(gnd),
	.dataa(\N_buff[1]~regout ),
	.datab(\always0~0 ),
	.datac(\Equal0~0 ),
	.datad(\N_buff[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\N_buff~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \N_buff~6 .lut_mask = "62a2";
// defparam \N_buff~6 .operation_mode = "normal";
// defparam \N_buff~6 .output_mode = "comb_only";
// defparam \N_buff~6 .register_cascade_mode = "off";
// defparam \N_buff~6 .sum_lutc_input = "datac";
// defparam \N_buff~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N5
maxii_lcell \N_buff~7 (
// Equation(s):
// \N_buff~7_combout  = (((\N_buff~6_combout  & \N_buff~11_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\N_buff~6_combout ),
	.datad(\N_buff~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\N_buff~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \N_buff~7 .lut_mask = "f000";
// defparam \N_buff~7 .operation_mode = "normal";
// defparam \N_buff~7 .output_mode = "comb_only";
// defparam \N_buff~7 .register_cascade_mode = "off";
// defparam \N_buff~7 .sum_lutc_input = "datac";
// defparam \N_buff~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N2
maxii_lcell \N_buff[2] (
// Equation(s):
// \N_buff[2]~regout  = DFFEAS((\N_buff~5  & (((\N_buff~7_combout ) # (\N_buff~8_combout )) # (!\always0~1 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\always0~1 ),
	.datab(\N_buff~7_combout ),
	.datac(\N_buff~5 ),
	.datad(\N_buff~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\N_buff[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \N_buff[2] .lut_mask = "f0d0";
// defparam \N_buff[2] .operation_mode = "normal";
// defparam \N_buff[2] .output_mode = "reg_only";
// defparam \N_buff[2] .register_cascade_mode = "off";
// defparam \N_buff[2] .sum_lutc_input = "datac";
// defparam \N_buff[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N0
maxii_lcell \N_buff~8 (
// Equation(s):
// \N_buff~8_combout  = (\always0~0  & (((!\N_buff[2]~regout  & !\N_buff[0]~regout )) # (!\Equal0~0 ))) # (!\always0~0  & (((\Equal0~0  & \N_buff[0]~regout ))))

	.clk(gnd),
	.dataa(\N_buff[2]~regout ),
	.datab(\always0~0 ),
	.datac(\Equal0~0 ),
	.datad(\N_buff[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\N_buff~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \N_buff~8 .lut_mask = "3c4c";
// defparam \N_buff~8 .operation_mode = "normal";
// defparam \N_buff~8 .output_mode = "comb_only";
// defparam \N_buff~8 .register_cascade_mode = "off";
// defparam \N_buff~8 .sum_lutc_input = "datac";
// defparam \N_buff~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N2
maxii_lcell \N_buff[0] (
// Equation(s):
// \N_buff[0]~regout  = DFFEAS(((\N_buff~8_combout  $ (\Dir~1_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\N_buff~8_combout ),
	.datad(\Dir~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\N_buff[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \N_buff[0] .lut_mask = "0ff0";
// defparam \N_buff[0] .operation_mode = "normal";
// defparam \N_buff[0] .output_mode = "reg_only";
// defparam \N_buff[0] .register_cascade_mode = "off";
// defparam \N_buff[0] .sum_lutc_input = "datac";
// defparam \N_buff[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N6
maxii_lcell \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = ((!\N_buff[0]~regout  & (!\N_buff[1]~regout  & !\N_buff[2]~regout ))) # (!\Equal0~0 )

	.clk(gnd),
	.dataa(\N_buff[0]~regout ),
	.datab(\N_buff[1]~regout ),
	.datac(\N_buff[2]~regout ),
	.datad(\Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Decoder0~0 .lut_mask = "01ff";
// defparam \Decoder0~0 .operation_mode = "normal";
// defparam \Decoder0~0 .output_mode = "comb_only";
// defparam \Decoder0~0 .register_cascade_mode = "off";
// defparam \Decoder0~0 .sum_lutc_input = "datac";
// defparam \Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N7
maxii_lcell \buff_1~19 (
// Equation(s):
// \buff_1~19_combout  = ((\LS~combout ) # ((\pre_WR~regout ) # (!\Decoder0~0_combout ))) # (!\WR~combout )

	.clk(gnd),
	.dataa(\WR~combout ),
	.datab(\LS~combout ),
	.datac(\pre_WR~regout ),
	.datad(\Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_1~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_1~19 .lut_mask = "fdff";
// defparam \buff_1~19 .operation_mode = "normal";
// defparam \buff_1~19 .output_mode = "comb_only";
// defparam \buff_1~19 .register_cascade_mode = "off";
// defparam \buff_1~19 .sum_lutc_input = "datac";
// defparam \buff_1~19 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Nx[4]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Nx[4]~combout ),
	.padio(Nx[4]));
// synopsys translate_off
// defparam \Nx[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y10_N1
maxii_lcell \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = (!\N_buff[2]~regout  & (\Equal0~0  & (!\N_buff[1]~regout  & \N_buff[0]~regout )))

	.clk(gnd),
	.dataa(\N_buff[2]~regout ),
	.datab(\Equal0~0 ),
	.datac(\N_buff[1]~regout ),
	.datad(\N_buff[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Decoder0~1 .lut_mask = "0400";
// defparam \Decoder0~1 .operation_mode = "normal";
// defparam \Decoder0~1 .output_mode = "comb_only";
// defparam \Decoder0~1 .register_cascade_mode = "off";
// defparam \Decoder0~1 .sum_lutc_input = "datac";
// defparam \Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N3
maxii_lcell \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = (!\N_buff[2]~regout  & (\Equal0~0  & (\N_buff[1]~regout  & !\N_buff[0]~regout )))

	.clk(gnd),
	.dataa(\N_buff[2]~regout ),
	.datab(\Equal0~0 ),
	.datac(\N_buff[1]~regout ),
	.datad(\N_buff[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Decoder0~2 .lut_mask = "0040";
// defparam \Decoder0~2 .operation_mode = "normal";
// defparam \Decoder0~2 .output_mode = "comb_only";
// defparam \Decoder0~2 .register_cascade_mode = "off";
// defparam \Decoder0~2 .sum_lutc_input = "datac";
// defparam \Decoder0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N2
maxii_lcell \buff_2~1 (
// Equation(s):
// \buff_2~1_combout  = ((\Dir~1_combout  & ((!\Decoder0~2_combout ))) # (!\Dir~1_combout  & (!\Decoder0~1_combout ))) # (!\always0~0 )

	.clk(gnd),
	.dataa(\always0~0 ),
	.datab(\Dir~1_combout ),
	.datac(\Decoder0~1_combout ),
	.datad(\Decoder0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_2~1 .lut_mask = "57df";
// defparam \buff_2~1 .operation_mode = "normal";
// defparam \buff_2~1 .output_mode = "comb_only";
// defparam \buff_2~1 .register_cascade_mode = "off";
// defparam \buff_2~1 .sum_lutc_input = "datac";
// defparam \buff_2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N2
maxii_lcell \Decoder0~3 (
// Equation(s):
// \Decoder0~3_combout  = (!\N_buff[2]~regout  & (\Equal0~0  & (\N_buff[1]~regout  & \N_buff[0]~regout )))

	.clk(gnd),
	.dataa(\N_buff[2]~regout ),
	.datab(\Equal0~0 ),
	.datac(\N_buff[1]~regout ),
	.datad(\N_buff[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Decoder0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Decoder0~3 .lut_mask = "4000";
// defparam \Decoder0~3 .operation_mode = "normal";
// defparam \Decoder0~3 .output_mode = "comb_only";
// defparam \Decoder0~3 .register_cascade_mode = "off";
// defparam \Decoder0~3 .sum_lutc_input = "datac";
// defparam \Decoder0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N0
maxii_lcell \buff_3~1 (
// Equation(s):
// \buff_3~1_combout  = ((\Dir~1_combout  & (!\Decoder0~3_combout )) # (!\Dir~1_combout  & ((!\Decoder0~2_combout )))) # (!\always0~0 )

	.clk(gnd),
	.dataa(\always0~0 ),
	.datab(\Decoder0~3_combout ),
	.datac(\Dir~1_combout ),
	.datad(\Decoder0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_3~1 .lut_mask = "757f";
// defparam \buff_3~1 .operation_mode = "normal";
// defparam \buff_3~1 .output_mode = "comb_only";
// defparam \buff_3~1 .register_cascade_mode = "off";
// defparam \buff_3~1 .sum_lutc_input = "datac";
// defparam \buff_3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N1
maxii_lcell \buff_4~1 (
// Equation(s):
// \buff_4~1_combout  = ((\Dir~1_combout ) # ((\always0~0  & \Decoder0~3_combout ))) # (!\Equal0~0 )

	.clk(gnd),
	.dataa(\always0~0 ),
	.datab(\Equal0~0 ),
	.datac(\Dir~1_combout ),
	.datad(\Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_4~1 .lut_mask = "fbf3";
// defparam \buff_4~1 .operation_mode = "normal";
// defparam \buff_4~1 .output_mode = "comb_only";
// defparam \buff_4~1 .register_cascade_mode = "off";
// defparam \buff_4~1 .sum_lutc_input = "datac";
// defparam \buff_4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N6
maxii_lcell \buff_4[4] (
// Equation(s):
// \buff_4[4]~regout  = DFFEAS((\Nx[4]~combout  & (!\Dir~1_combout  & (\Decoder0~3_combout  & \always0~0 ))), GLOBAL(\clk~combout ), VCC, , \buff_4~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Nx[4]~combout ),
	.datab(\Dir~1_combout ),
	.datac(\Decoder0~3_combout ),
	.datad(\always0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\buff_4~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_4[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_4[4] .lut_mask = "2000";
// defparam \buff_4[4] .operation_mode = "normal";
// defparam \buff_4[4] .output_mode = "reg_only";
// defparam \buff_4[4] .register_cascade_mode = "off";
// defparam \buff_4[4] .sum_lutc_input = "datac";
// defparam \buff_4[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N8
maxii_lcell \buff_3~11 (
// Equation(s):
// \buff_3~11_combout  = ((\Dir~1_combout  & ((\buff_4[4]~regout ))) # (!\Dir~1_combout  & (\buff_3[4]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buff_3[4]~regout ),
	.datac(\buff_4[4]~regout ),
	.datad(\Dir~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_3~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \buff_3~11 .lut_mask = "f0cc";
// defparam \buff_3~11 .operation_mode = "normal";
// defparam \buff_3~11 .output_mode = "comb_only";
// defparam \buff_3~11 .register_cascade_mode = "off";
// defparam \buff_3~11 .sum_lutc_input = "datac";
// defparam \buff_3~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N9
maxii_lcell \buff_3[4] (
// Equation(s):
// \buff_3[4]~regout  = DFFEAS((\buff_3~1_combout  & (\Equal0~0  & ((\buff_3~11_combout )))) # (!\buff_3~1_combout  & (((\Nx[4]~combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal0~0 ),
	.datab(\buff_3~1_combout ),
	.datac(\Nx[4]~combout ),
	.datad(\buff_3~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_3[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_3[4] .lut_mask = "b830";
// defparam \buff_3[4] .operation_mode = "normal";
// defparam \buff_3[4] .output_mode = "reg_only";
// defparam \buff_3[4] .register_cascade_mode = "off";
// defparam \buff_3[4] .sum_lutc_input = "datac";
// defparam \buff_3[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N3
maxii_lcell \buff_2~11 (
// Equation(s):
// \buff_2~11_combout  = ((\Dir~1_combout  & (\buff_3[4]~regout )) # (!\Dir~1_combout  & ((\buff_2[4]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buff_3[4]~regout ),
	.datac(\buff_2[4]~regout ),
	.datad(\Dir~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_2~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \buff_2~11 .lut_mask = "ccf0";
// defparam \buff_2~11 .operation_mode = "normal";
// defparam \buff_2~11 .output_mode = "comb_only";
// defparam \buff_2~11 .register_cascade_mode = "off";
// defparam \buff_2~11 .sum_lutc_input = "datac";
// defparam \buff_2~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N0
maxii_lcell \buff_2[4] (
// Equation(s):
// \buff_2[4]~regout  = DFFEAS((\buff_2~1_combout  & (\Equal0~0  & ((\buff_2~11_combout )))) # (!\buff_2~1_combout  & (((\Nx[4]~combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal0~0 ),
	.datab(\Nx[4]~combout ),
	.datac(\buff_2~1_combout ),
	.datad(\buff_2~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_2[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_2[4] .lut_mask = "ac0c";
// defparam \buff_2[4] .operation_mode = "normal";
// defparam \buff_2[4] .output_mode = "reg_only";
// defparam \buff_2[4] .register_cascade_mode = "off";
// defparam \buff_2[4] .sum_lutc_input = "datac";
// defparam \buff_2[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N1
maxii_lcell \buff_1~13 (
// Equation(s):
// \buff_1~13_combout  = ((\Dir~1_combout  & ((\buff_2[4]~regout ))) # (!\Dir~1_combout  & (\buff_1[4]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buff_1[4]~regout ),
	.datac(\buff_2[4]~regout ),
	.datad(\Dir~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_1~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \buff_1~13 .lut_mask = "f0cc";
// defparam \buff_1~13 .operation_mode = "normal";
// defparam \buff_1~13 .output_mode = "comb_only";
// defparam \buff_1~13 .register_cascade_mode = "off";
// defparam \buff_1~13 .sum_lutc_input = "datac";
// defparam \buff_1~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N4
maxii_lcell \buff_1~3 (
// Equation(s):
// \buff_1~3_combout  = ((\Dir~1_combout  & ((!\Decoder0~1_combout ))) # (!\Dir~1_combout  & (!\Decoder0~0_combout ))) # (!\always0~0 )

	.clk(gnd),
	.dataa(\always0~0 ),
	.datab(\Decoder0~0_combout ),
	.datac(\Decoder0~1_combout ),
	.datad(\Dir~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_1~3 .lut_mask = "5f77";
// defparam \buff_1~3 .operation_mode = "normal";
// defparam \buff_1~3 .output_mode = "comb_only";
// defparam \buff_1~3 .register_cascade_mode = "off";
// defparam \buff_1~3 .sum_lutc_input = "datac";
// defparam \buff_1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N2
maxii_lcell \buff_1[4] (
// Equation(s):
// \buff_1[4]~regout  = DFFEAS((\buff_1~3_combout  & (\Equal0~0  & (\buff_1~13_combout ))) # (!\buff_1~3_combout  & (((\Nx[4]~combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal0~0 ),
	.datab(\buff_1~13_combout ),
	.datac(\Nx[4]~combout ),
	.datad(\buff_1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_1[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_1[4] .lut_mask = "88f0";
// defparam \buff_1[4] .operation_mode = "normal";
// defparam \buff_1[4] .output_mode = "reg_only";
// defparam \buff_1[4] .register_cascade_mode = "off";
// defparam \buff_1[4] .sum_lutc_input = "datac";
// defparam \buff_1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N5
maxii_lcell \D~10 (
// Equation(s):
// \D~10_combout  = (\Equal0~0  & (\buff_1[4]~regout  & ((!\always0~0 ) # (!\Decoder0~0_combout ))))

	.clk(gnd),
	.dataa(\Equal0~0 ),
	.datab(\buff_1[4]~regout ),
	.datac(\Decoder0~0_combout ),
	.datad(\always0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\D~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \D~10 .lut_mask = "0888";
// defparam \D~10 .operation_mode = "normal";
// defparam \D~10 .output_mode = "comb_only";
// defparam \D~10 .register_cascade_mode = "off";
// defparam \D~10 .sum_lutc_input = "datac";
// defparam \D~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N4
maxii_lcell \D[1]~3 (
// Equation(s):
// \D[1]~3_combout  = (\pre_LS~regout  & (\pre_Flag_T~regout  $ ((\Flag_T~reg0_regout )))) # (!\pre_LS~regout  & ((\LS~combout ) # (\pre_Flag_T~regout  $ (\Flag_T~reg0_regout ))))

	.clk(gnd),
	.dataa(\pre_Flag_T~regout ),
	.datab(\pre_LS~regout ),
	.datac(\Flag_T~reg0_regout ),
	.datad(\LS~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\D[1]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \D[1]~3 .lut_mask = "7b5a";
// defparam \D[1]~3 .operation_mode = "normal";
// defparam \D[1]~3 .output_mode = "comb_only";
// defparam \D[1]~3 .register_cascade_mode = "off";
// defparam \D[1]~3 .sum_lutc_input = "datac";
// defparam \D[1]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N5
maxii_lcell \D[4]~reg0 (
// Equation(s):
// \D[4]~reg0_regout  = DFFEAS((\Dir~1_combout  & ((\D~10_combout ) # ((!\buff_1~19_combout  & \Nx[4]~combout )))), GLOBAL(\clk~combout ), VCC, , \D[1]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\buff_1~19_combout ),
	.datab(\Nx[4]~combout ),
	.datac(\Dir~1_combout ),
	.datad(\D~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D[1]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\D[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \D[4]~reg0 .lut_mask = "f040";
// defparam \D[4]~reg0 .operation_mode = "normal";
// defparam \D[4]~reg0 .output_mode = "reg_only";
// defparam \D[4]~reg0 .register_cascade_mode = "off";
// defparam \D[4]~reg0 .sum_lutc_input = "datac";
// defparam \D[4]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \N[4]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\N[4]~combout ),
	.padio(N[4]));
// synopsys translate_off
// defparam \N[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Nx[3]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Nx[3]~combout ),
	.padio(Nx[3]));
// synopsys translate_off
// defparam \Nx[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y8_N4
maxii_lcell \buff_4[3] (
// Equation(s):
// \buff_4[3]~regout  = DFFEAS((!\Dir~1_combout  & (\always0~0  & (\Decoder0~3_combout  & \Nx[3]~combout ))), GLOBAL(\clk~combout ), VCC, , \buff_4~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Dir~1_combout ),
	.datab(\always0~0 ),
	.datac(\Decoder0~3_combout ),
	.datad(\Nx[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\buff_4~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_4[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_4[3] .lut_mask = "4000";
// defparam \buff_4[3] .operation_mode = "normal";
// defparam \buff_4[3] .output_mode = "reg_only";
// defparam \buff_4[3] .register_cascade_mode = "off";
// defparam \buff_4[3] .sum_lutc_input = "datac";
// defparam \buff_4[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N4
maxii_lcell \buff_3~9 (
// Equation(s):
// \buff_3~9_combout  = ((\Dir~1_combout  & ((\buff_4[3]~regout ))) # (!\Dir~1_combout  & (\buff_3[3]~regout )))

	.clk(gnd),
	.dataa(\buff_3[3]~regout ),
	.datab(vcc),
	.datac(\Dir~1_combout ),
	.datad(\buff_4[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_3~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \buff_3~9 .lut_mask = "fa0a";
// defparam \buff_3~9 .operation_mode = "normal";
// defparam \buff_3~9 .output_mode = "comb_only";
// defparam \buff_3~9 .register_cascade_mode = "off";
// defparam \buff_3~9 .sum_lutc_input = "datac";
// defparam \buff_3~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N1
maxii_lcell \buff_3[3] (
// Equation(s):
// \buff_3[3]~regout  = DFFEAS((\buff_3~1_combout  & (\Equal0~0  & ((\buff_3~9_combout )))) # (!\buff_3~1_combout  & (((\Nx[3]~combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal0~0 ),
	.datab(\Nx[3]~combout ),
	.datac(\buff_3~1_combout ),
	.datad(\buff_3~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_3[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_3[3] .lut_mask = "ac0c";
// defparam \buff_3[3] .operation_mode = "normal";
// defparam \buff_3[3] .output_mode = "reg_only";
// defparam \buff_3[3] .register_cascade_mode = "off";
// defparam \buff_3[3] .sum_lutc_input = "datac";
// defparam \buff_3[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N1
maxii_lcell \buff_2~9 (
// Equation(s):
// \buff_2~9_combout  = (\Dir~1_combout  & (\buff_3[3]~regout )) # (!\Dir~1_combout  & (((\buff_2[3]~regout ))))

	.clk(gnd),
	.dataa(\buff_3[3]~regout ),
	.datab(\Dir~1_combout ),
	.datac(\buff_2[3]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_2~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \buff_2~9 .lut_mask = "b8b8";
// defparam \buff_2~9 .operation_mode = "normal";
// defparam \buff_2~9 .output_mode = "comb_only";
// defparam \buff_2~9 .register_cascade_mode = "off";
// defparam \buff_2~9 .sum_lutc_input = "datac";
// defparam \buff_2~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N0
maxii_lcell \buff_2[3] (
// Equation(s):
// \buff_2[3]~regout  = DFFEAS((\buff_2~1_combout  & (((\Equal0~0  & \buff_2~9_combout )))) # (!\buff_2~1_combout  & (\Nx[3]~combout )), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Nx[3]~combout ),
	.datab(\Equal0~0 ),
	.datac(\buff_2~1_combout ),
	.datad(\buff_2~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_2[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_2[3] .lut_mask = "ca0a";
// defparam \buff_2[3] .operation_mode = "normal";
// defparam \buff_2[3] .output_mode = "reg_only";
// defparam \buff_2[3] .register_cascade_mode = "off";
// defparam \buff_2[3] .sum_lutc_input = "datac";
// defparam \buff_2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N7
maxii_lcell \buff_1~11 (
// Equation(s):
// \buff_1~11_combout  = ((\Dir~1_combout  & (\buff_2[3]~regout )) # (!\Dir~1_combout  & ((\buff_1[3]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Dir~1_combout ),
	.datac(\buff_2[3]~regout ),
	.datad(\buff_1[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_1~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \buff_1~11 .lut_mask = "f3c0";
// defparam \buff_1~11 .operation_mode = "normal";
// defparam \buff_1~11 .output_mode = "comb_only";
// defparam \buff_1~11 .register_cascade_mode = "off";
// defparam \buff_1~11 .sum_lutc_input = "datac";
// defparam \buff_1~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxii_lcell \buff_1[3] (
// Equation(s):
// \buff_1[3]~regout  = DFFEAS((\buff_1~3_combout  & (((\Equal0~0  & \buff_1~11_combout )))) # (!\buff_1~3_combout  & (\Nx[3]~combout )), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Nx[3]~combout ),
	.datab(\Equal0~0 ),
	.datac(\buff_1~11_combout ),
	.datad(\buff_1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_1[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_1[3] .lut_mask = "c0aa";
// defparam \buff_1[3] .operation_mode = "normal";
// defparam \buff_1[3] .output_mode = "reg_only";
// defparam \buff_1[3] .register_cascade_mode = "off";
// defparam \buff_1[3] .sum_lutc_input = "datac";
// defparam \buff_1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N5
maxii_lcell \D~8 (
// Equation(s):
// \D~8_combout  = (\buff_1~19_combout  & (((\buff_1[3]~regout  & \Equal0~0 )))) # (!\buff_1~19_combout  & (\Nx[3]~combout ))

	.clk(gnd),
	.dataa(\Nx[3]~combout ),
	.datab(\buff_1[3]~regout ),
	.datac(\buff_1~19_combout ),
	.datad(\Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\D~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \D~8 .lut_mask = "ca0a";
// defparam \D~8 .operation_mode = "normal";
// defparam \D~8 .output_mode = "comb_only";
// defparam \D~8 .register_cascade_mode = "off";
// defparam \D~8 .sum_lutc_input = "datac";
// defparam \D~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxii_lcell \D[3]~reg0 (
// Equation(s):
// \D[3]~reg0_regout  = DFFEAS((((\Dir~1_combout  & \D~8_combout ))), GLOBAL(\clk~combout ), VCC, , \D[1]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Dir~1_combout ),
	.datad(\D~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D[1]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\D[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \D[3]~reg0 .lut_mask = "f000";
// defparam \D[3]~reg0 .operation_mode = "normal";
// defparam \D[3]~reg0 .output_mode = "reg_only";
// defparam \D[3]~reg0 .register_cascade_mode = "off";
// defparam \D[3]~reg0 .sum_lutc_input = "datac";
// defparam \D[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \N[3]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\N[3]~combout ),
	.padio(N[3]));
// synopsys translate_off
// defparam \N[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \N[2]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\N[2]~combout ),
	.padio(N[2]));
// synopsys translate_off
// defparam \N[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Nx[2]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Nx[2]~combout ),
	.padio(Nx[2]));
// synopsys translate_off
// defparam \Nx[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y8_N3
maxii_lcell \buff_4[2] (
// Equation(s):
// \buff_4[2]~regout  = DFFEAS((!\Dir~1_combout  & (\Decoder0~3_combout  & (\Nx[2]~combout  & \always0~0 ))), GLOBAL(\clk~combout ), VCC, , \buff_4~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Dir~1_combout ),
	.datab(\Decoder0~3_combout ),
	.datac(\Nx[2]~combout ),
	.datad(\always0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\buff_4~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_4[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_4[2] .lut_mask = "4000";
// defparam \buff_4[2] .operation_mode = "normal";
// defparam \buff_4[2] .output_mode = "reg_only";
// defparam \buff_4[2] .register_cascade_mode = "off";
// defparam \buff_4[2] .sum_lutc_input = "datac";
// defparam \buff_4[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N9
maxii_lcell \buff_3~7 (
// Equation(s):
// \buff_3~7_combout  = ((\Dir~1_combout  & (\buff_4[2]~regout )) # (!\Dir~1_combout  & ((\buff_3[2]~regout ))))

	.clk(gnd),
	.dataa(\buff_4[2]~regout ),
	.datab(\buff_3[2]~regout ),
	.datac(vcc),
	.datad(\Dir~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_3~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \buff_3~7 .lut_mask = "aacc";
// defparam \buff_3~7 .operation_mode = "normal";
// defparam \buff_3~7 .output_mode = "comb_only";
// defparam \buff_3~7 .register_cascade_mode = "off";
// defparam \buff_3~7 .sum_lutc_input = "datac";
// defparam \buff_3~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N2
maxii_lcell \buff_3[2] (
// Equation(s):
// \buff_3[2]~regout  = DFFEAS((\buff_3~1_combout  & (((\Equal0~0  & \buff_3~7_combout )))) # (!\buff_3~1_combout  & (\Nx[2]~combout )), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Nx[2]~combout ),
	.datab(\Equal0~0 ),
	.datac(\buff_3~1_combout ),
	.datad(\buff_3~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_3[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_3[2] .lut_mask = "ca0a";
// defparam \buff_3[2] .operation_mode = "normal";
// defparam \buff_3[2] .output_mode = "reg_only";
// defparam \buff_3[2] .register_cascade_mode = "off";
// defparam \buff_3[2] .sum_lutc_input = "datac";
// defparam \buff_3[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N5
maxii_lcell \buff_2~7 (
// Equation(s):
// \buff_2~7_combout  = ((\Dir~1_combout  & (\buff_3[2]~regout )) # (!\Dir~1_combout  & ((\buff_2[2]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buff_3[2]~regout ),
	.datac(\buff_2[2]~regout ),
	.datad(\Dir~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_2~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \buff_2~7 .lut_mask = "ccf0";
// defparam \buff_2~7 .operation_mode = "normal";
// defparam \buff_2~7 .output_mode = "comb_only";
// defparam \buff_2~7 .register_cascade_mode = "off";
// defparam \buff_2~7 .sum_lutc_input = "datac";
// defparam \buff_2~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N6
maxii_lcell \buff_2[2] (
// Equation(s):
// \buff_2[2]~regout  = DFFEAS((\buff_2~1_combout  & (((\Equal0~0  & \buff_2~7_combout )))) # (!\buff_2~1_combout  & (\Nx[2]~combout )), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Nx[2]~combout ),
	.datab(\Equal0~0 ),
	.datac(\buff_2~1_combout ),
	.datad(\buff_2~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_2[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_2[2] .lut_mask = "ca0a";
// defparam \buff_2[2] .operation_mode = "normal";
// defparam \buff_2[2] .output_mode = "reg_only";
// defparam \buff_2[2] .register_cascade_mode = "off";
// defparam \buff_2[2] .sum_lutc_input = "datac";
// defparam \buff_2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N7
maxii_lcell \buff_1~9 (
// Equation(s):
// \buff_1~9_combout  = ((\Dir~1_combout  & ((\buff_2[2]~regout ))) # (!\Dir~1_combout  & (\buff_1[2]~regout )))

	.clk(gnd),
	.dataa(\buff_1[2]~regout ),
	.datab(vcc),
	.datac(\buff_2[2]~regout ),
	.datad(\Dir~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_1~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \buff_1~9 .lut_mask = "f0aa";
// defparam \buff_1~9 .operation_mode = "normal";
// defparam \buff_1~9 .output_mode = "comb_only";
// defparam \buff_1~9 .register_cascade_mode = "off";
// defparam \buff_1~9 .sum_lutc_input = "datac";
// defparam \buff_1~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N8
maxii_lcell \buff_1[2] (
// Equation(s):
// \buff_1[2]~regout  = DFFEAS((\buff_1~3_combout  & (((\Equal0~0  & \buff_1~9_combout )))) # (!\buff_1~3_combout  & (\Nx[2]~combout )), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Nx[2]~combout ),
	.datab(\Equal0~0 ),
	.datac(\buff_1~9_combout ),
	.datad(\buff_1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_1[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_1[2] .lut_mask = "c0aa";
// defparam \buff_1[2] .operation_mode = "normal";
// defparam \buff_1[2] .output_mode = "reg_only";
// defparam \buff_1[2] .register_cascade_mode = "off";
// defparam \buff_1[2] .sum_lutc_input = "datac";
// defparam \buff_1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N0
maxii_lcell \D~6 (
// Equation(s):
// \D~6_combout  = (\buff_1[2]~regout  & (\Equal0~0  & ((!\Decoder0~0_combout ) # (!\always0~0 ))))

	.clk(gnd),
	.dataa(\buff_1[2]~regout ),
	.datab(\always0~0 ),
	.datac(\Equal0~0 ),
	.datad(\Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\D~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \D~6 .lut_mask = "20a0";
// defparam \D~6 .operation_mode = "normal";
// defparam \D~6 .output_mode = "comb_only";
// defparam \D~6 .register_cascade_mode = "off";
// defparam \D~6 .sum_lutc_input = "datac";
// defparam \D~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxii_lcell \D[2]~reg0 (
// Equation(s):
// \D[2]~reg0_regout  = DFFEAS((\Dir~1_combout  & ((\D~6_combout ) # ((\Nx[2]~combout  & !\buff_1~19_combout )))), GLOBAL(\clk~combout ), VCC, , \D[1]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Dir~1_combout ),
	.datab(\Nx[2]~combout ),
	.datac(\D~6_combout ),
	.datad(\buff_1~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D[1]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\D[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \D[2]~reg0 .lut_mask = "a0a8";
// defparam \D[2]~reg0 .operation_mode = "normal";
// defparam \D[2]~reg0 .output_mode = "reg_only";
// defparam \D[2]~reg0 .register_cascade_mode = "off";
// defparam \D[2]~reg0 .sum_lutc_input = "datac";
// defparam \D[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \N[1]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\N[1]~combout ),
	.padio(N[1]));
// synopsys translate_off
// defparam \N[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Nx[0]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Nx[0]~combout ),
	.padio(Nx[0]));
// synopsys translate_off
// defparam \Nx[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxii_lcell \buff_4[0] (
// Equation(s):
// \buff_4[0]~regout  = DFFEAS((\Nx[0]~combout  & (!\Dir~1_combout  & (\Decoder0~3_combout  & \always0~0 ))), GLOBAL(\clk~combout ), VCC, , \buff_4~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Nx[0]~combout ),
	.datab(\Dir~1_combout ),
	.datac(\Decoder0~3_combout ),
	.datad(\always0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\buff_4~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_4[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_4[0] .lut_mask = "2000";
// defparam \buff_4[0] .operation_mode = "normal";
// defparam \buff_4[0] .output_mode = "reg_only";
// defparam \buff_4[0] .register_cascade_mode = "off";
// defparam \buff_4[0] .sum_lutc_input = "datac";
// defparam \buff_4[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N1
maxii_lcell \buff_3~3 (
// Equation(s):
// \buff_3~3_combout  = (\Dir~1_combout  & (\buff_4[0]~regout )) # (!\Dir~1_combout  & (((\buff_3[0]~regout ))))

	.clk(gnd),
	.dataa(\buff_4[0]~regout ),
	.datab(\buff_3[0]~regout ),
	.datac(\Dir~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \buff_3~3 .lut_mask = "acac";
// defparam \buff_3~3 .operation_mode = "normal";
// defparam \buff_3~3 .output_mode = "comb_only";
// defparam \buff_3~3 .register_cascade_mode = "off";
// defparam \buff_3~3 .sum_lutc_input = "datac";
// defparam \buff_3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N0
maxii_lcell \buff_3[0] (
// Equation(s):
// \buff_3[0]~regout  = DFFEAS((\buff_3~1_combout  & (((\Equal0~0  & \buff_3~3_combout )))) # (!\buff_3~1_combout  & (\Nx[0]~combout )), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Nx[0]~combout ),
	.datab(\buff_3~1_combout ),
	.datac(\Equal0~0 ),
	.datad(\buff_3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_3[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_3[0] .lut_mask = "e222";
// defparam \buff_3[0] .operation_mode = "normal";
// defparam \buff_3[0] .output_mode = "reg_only";
// defparam \buff_3[0] .register_cascade_mode = "off";
// defparam \buff_3[0] .sum_lutc_input = "datac";
// defparam \buff_3[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxii_lcell \buff_2~3 (
// Equation(s):
// \buff_2~3_combout  = (\Dir~1_combout  & (((\buff_3[0]~regout )))) # (!\Dir~1_combout  & (\buff_2[0]~regout ))

	.clk(gnd),
	.dataa(\buff_2[0]~regout ),
	.datab(\buff_3[0]~regout ),
	.datac(\Dir~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \buff_2~3 .lut_mask = "caca";
// defparam \buff_2~3 .operation_mode = "normal";
// defparam \buff_2~3 .output_mode = "comb_only";
// defparam \buff_2~3 .register_cascade_mode = "off";
// defparam \buff_2~3 .sum_lutc_input = "datac";
// defparam \buff_2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N3
maxii_lcell \buff_2[0] (
// Equation(s):
// \buff_2[0]~regout  = DFFEAS((\buff_2~1_combout  & (((\Equal0~0  & \buff_2~3_combout )))) # (!\buff_2~1_combout  & (\Nx[0]~combout )), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Nx[0]~combout ),
	.datab(\buff_2~1_combout ),
	.datac(\Equal0~0 ),
	.datad(\buff_2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_2[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_2[0] .lut_mask = "e222";
// defparam \buff_2[0] .operation_mode = "normal";
// defparam \buff_2[0] .output_mode = "reg_only";
// defparam \buff_2[0] .register_cascade_mode = "off";
// defparam \buff_2[0] .sum_lutc_input = "datac";
// defparam \buff_2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxii_lcell \buff_1~5 (
// Equation(s):
// \buff_1~5_combout  = (\Dir~1_combout  & (\buff_2[0]~regout )) # (!\Dir~1_combout  & (((\buff_1[0]~regout ))))

	.clk(gnd),
	.dataa(\buff_2[0]~regout ),
	.datab(\buff_1[0]~regout ),
	.datac(\Dir~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \buff_1~5 .lut_mask = "acac";
// defparam \buff_1~5 .operation_mode = "normal";
// defparam \buff_1~5 .output_mode = "comb_only";
// defparam \buff_1~5 .register_cascade_mode = "off";
// defparam \buff_1~5 .sum_lutc_input = "datac";
// defparam \buff_1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxii_lcell \buff_1[0] (
// Equation(s):
// \buff_1[0]~regout  = DFFEAS((\buff_1~3_combout  & (((\Equal0~0  & \buff_1~5_combout )))) # (!\buff_1~3_combout  & (\Nx[0]~combout )), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Nx[0]~combout ),
	.datab(\Equal0~0 ),
	.datac(\buff_1~3_combout ),
	.datad(\buff_1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_1[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_1[0] .lut_mask = "ca0a";
// defparam \buff_1[0] .operation_mode = "normal";
// defparam \buff_1[0] .output_mode = "reg_only";
// defparam \buff_1[0] .register_cascade_mode = "off";
// defparam \buff_1[0] .sum_lutc_input = "datac";
// defparam \buff_1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxii_lcell \D~1 (
// Equation(s):
// \D~1_combout  = (\buff_1[0]~regout  & (\Equal0~0  & ((!\always0~0 ) # (!\Decoder0~0_combout ))))

	.clk(gnd),
	.dataa(\buff_1[0]~regout ),
	.datab(\Equal0~0 ),
	.datac(\Decoder0~0_combout ),
	.datad(\always0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\D~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \D~1 .lut_mask = "0888";
// defparam \D~1 .operation_mode = "normal";
// defparam \D~1 .output_mode = "comb_only";
// defparam \D~1 .register_cascade_mode = "off";
// defparam \D~1 .sum_lutc_input = "datac";
// defparam \D~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N3
maxii_lcell \D[0]~reg0 (
// Equation(s):
// \D[0]~reg0_regout  = DFFEAS((\Dir~1_combout  & ((\D~1_combout ) # ((!\buff_1~19_combout  & \Nx[0]~combout )))), GLOBAL(\clk~combout ), VCC, , \D[1]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\buff_1~19_combout ),
	.datab(\Nx[0]~combout ),
	.datac(\Dir~1_combout ),
	.datad(\D~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D[1]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\D[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \D[0]~reg0 .lut_mask = "f040";
// defparam \D[0]~reg0 .operation_mode = "normal";
// defparam \D[0]~reg0 .output_mode = "reg_only";
// defparam \D[0]~reg0 .register_cascade_mode = "off";
// defparam \D[0]~reg0 .sum_lutc_input = "datac";
// defparam \D[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \N[0]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\N[0]~combout ),
	.padio(N[0]));
// synopsys translate_off
// defparam \N[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y9_N0
maxii_lcell \Add5~42 (
// Equation(s):
// \Add5~42_combout  = \Add4~35_combout  $ ((\N[0]~combout ))
// \Add5~44  = CARRY((\Add4~35_combout ) # ((!\N[0]~combout )))
// \Add5~44COUT1_56  = CARRY((\Add4~35_combout ) # ((!\N[0]~combout )))

	.clk(gnd),
	.dataa(\Add4~35_combout ),
	.datab(\N[0]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\Add5~42_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~44 ),
	.cout1(\Add5~44COUT1_56 ),
	.pathsel(11'b00110000011));
// synopsys translate_off
// defparam \Add5~42 .lut_mask = "66bb";
// defparam \Add5~42 .operation_mode = "arithmetic";
// defparam \Add5~42 .output_mode = "comb_only";
// defparam \Add5~42 .register_cascade_mode = "off";
// defparam \Add5~42 .sum_lutc_input = "datac";
// defparam \Add5~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N8
maxii_lcell \acc[0] (
// Equation(s):
// \acc[0]~regout  = DFFEAS(((\LessThan4~0_combout  & (\Add5~42_combout )) # (!\LessThan4~0_combout  & ((\Add4~35_combout )))), GLOBAL(\clk1~reg0_regout ), VCC, , , , , , )

	.clk(\clk1~reg0_regout ),
	.dataa(\Add5~42_combout ),
	.datab(vcc),
	.datac(\Add4~35_combout ),
	.datad(\LessThan4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\acc[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \acc[0] .lut_mask = "aaf0";
// defparam \acc[0] .operation_mode = "normal";
// defparam \acc[0] .output_mode = "reg_only";
// defparam \acc[0] .register_cascade_mode = "off";
// defparam \acc[0] .sum_lutc_input = "datac";
// defparam \acc[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N0
maxii_lcell \Add4~35 (
// Equation(s):
// \Add4~35_combout  = \D[0]~reg0_regout  $ ((\acc[0]~regout ))
// \Add4~37  = CARRY((\D[0]~reg0_regout  & (\acc[0]~regout )))
// \Add4~37COUT1_48  = CARRY((\D[0]~reg0_regout  & (\acc[0]~regout )))

	.clk(gnd),
	.dataa(\D[0]~reg0_regout ),
	.datab(\acc[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\Add4~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~37 ),
	.cout1(\Add4~37COUT1_48 ),
	.pathsel(11'b00110000011));
// synopsys translate_off
// defparam \Add4~35 .lut_mask = "6688";
// defparam \Add4~35 .operation_mode = "arithmetic";
// defparam \Add4~35 .output_mode = "comb_only";
// defparam \Add4~35 .register_cascade_mode = "off";
// defparam \Add4~35 .sum_lutc_input = "datac";
// defparam \Add4~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N1
maxii_lcell \Add5~36 (
// Equation(s):
// \Add5~36_combout  = \Add4~30_combout  $ (\N[1]~combout  $ ((!\Add5~44 )))
// \Add5~38  = CARRY((\Add4~30_combout  & (\N[1]~combout  & !\Add5~44 )) # (!\Add4~30_combout  & ((\N[1]~combout ) # (!\Add5~44 ))))
// \Add5~38COUT1_58  = CARRY((\Add4~30_combout  & (\N[1]~combout  & !\Add5~44COUT1_56 )) # (!\Add4~30_combout  & ((\N[1]~combout ) # (!\Add5~44COUT1_56 ))))

	.clk(gnd),
	.dataa(\Add4~30_combout ),
	.datab(\N[1]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add5~44 ),
	.cin1(\Add5~44COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add5~36_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~38 ),
	.cout1(\Add5~38COUT1_58 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add5~36 .cin0_used = "true";
// defparam \Add5~36 .cin1_used = "true";
// defparam \Add5~36 .lut_mask = "694d";
// defparam \Add5~36 .operation_mode = "arithmetic";
// defparam \Add5~36 .output_mode = "comb_only";
// defparam \Add5~36 .register_cascade_mode = "off";
// defparam \Add5~36 .sum_lutc_input = "cin";
// defparam \Add5~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N8
maxii_lcell \acc[1] (
// Equation(s):
// \acc[1]~regout  = DFFEAS(((\LessThan4~0_combout  & ((!\Add5~36_combout ))) # (!\LessThan4~0_combout  & (!\Add4~30_combout ))), GLOBAL(\clk1~reg0_regout ), VCC, , , , , , )

	.clk(\clk1~reg0_regout ),
	.dataa(vcc),
	.datab(\Add4~30_combout ),
	.datac(\Add5~36_combout ),
	.datad(\LessThan4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\acc[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \acc[1] .lut_mask = "0f33";
// defparam \acc[1] .operation_mode = "normal";
// defparam \acc[1] .output_mode = "reg_only";
// defparam \acc[1] .register_cascade_mode = "off";
// defparam \acc[1] .sum_lutc_input = "datac";
// defparam \acc[1] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Nx[1]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Nx[1]~combout ),
	.padio(Nx[1]));
// synopsys translate_off
// defparam \Nx[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y10_N5
maxii_lcell \buff_4[1] (
// Equation(s):
// \buff_4[1]~regout  = DFFEAS((\Nx[1]~combout  & (\always0~0  & (\Decoder0~3_combout  & !\Dir~1_combout ))), GLOBAL(\clk~combout ), VCC, , \buff_4~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Nx[1]~combout ),
	.datab(\always0~0 ),
	.datac(\Decoder0~3_combout ),
	.datad(\Dir~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\buff_4~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_4[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_4[1] .lut_mask = "0080";
// defparam \buff_4[1] .operation_mode = "normal";
// defparam \buff_4[1] .output_mode = "reg_only";
// defparam \buff_4[1] .register_cascade_mode = "off";
// defparam \buff_4[1] .sum_lutc_input = "datac";
// defparam \buff_4[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N3
maxii_lcell \buff_3~5 (
// Equation(s):
// \buff_3~5_combout  = ((\Dir~1_combout  & ((\buff_4[1]~regout ))) # (!\Dir~1_combout  & (\buff_3[1]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buff_3[1]~regout ),
	.datac(\buff_4[1]~regout ),
	.datad(\Dir~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_3~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \buff_3~5 .lut_mask = "f0cc";
// defparam \buff_3~5 .operation_mode = "normal";
// defparam \buff_3~5 .output_mode = "comb_only";
// defparam \buff_3~5 .register_cascade_mode = "off";
// defparam \buff_3~5 .sum_lutc_input = "datac";
// defparam \buff_3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N9
maxii_lcell \buff_3[1] (
// Equation(s):
// \buff_3[1]~regout  = DFFEAS((\buff_3~1_combout  & (((\Equal0~0  & \buff_3~5_combout )))) # (!\buff_3~1_combout  & (\Nx[1]~combout )), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Nx[1]~combout ),
	.datab(\buff_3~1_combout ),
	.datac(\Equal0~0 ),
	.datad(\buff_3~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_3[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_3[1] .lut_mask = "e222";
// defparam \buff_3[1] .operation_mode = "normal";
// defparam \buff_3[1] .output_mode = "reg_only";
// defparam \buff_3[1] .register_cascade_mode = "off";
// defparam \buff_3[1] .sum_lutc_input = "datac";
// defparam \buff_3[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N1
maxii_lcell \buff_2~5 (
// Equation(s):
// \buff_2~5_combout  = ((\Dir~1_combout  & ((\buff_3[1]~regout ))) # (!\Dir~1_combout  & (\buff_2[1]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buff_2[1]~regout ),
	.datac(\buff_3[1]~regout ),
	.datad(\Dir~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \buff_2~5 .lut_mask = "f0cc";
// defparam \buff_2~5 .operation_mode = "normal";
// defparam \buff_2~5 .output_mode = "comb_only";
// defparam \buff_2~5 .register_cascade_mode = "off";
// defparam \buff_2~5 .sum_lutc_input = "datac";
// defparam \buff_2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N2
maxii_lcell \buff_2[1] (
// Equation(s):
// \buff_2[1]~regout  = DFFEAS((\buff_2~1_combout  & (\Equal0~0  & ((\buff_2~5_combout )))) # (!\buff_2~1_combout  & (((\Nx[1]~combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal0~0 ),
	.datab(\Nx[1]~combout ),
	.datac(\buff_2~1_combout ),
	.datad(\buff_2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_2[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_2[1] .lut_mask = "ac0c";
// defparam \buff_2[1] .operation_mode = "normal";
// defparam \buff_2[1] .output_mode = "reg_only";
// defparam \buff_2[1] .register_cascade_mode = "off";
// defparam \buff_2[1] .sum_lutc_input = "datac";
// defparam \buff_2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N0
maxii_lcell \buff_1~7 (
// Equation(s):
// \buff_1~7_combout  = ((\Dir~1_combout  & (\buff_2[1]~regout )) # (!\Dir~1_combout  & ((\buff_1[1]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buff_2[1]~regout ),
	.datac(\buff_1[1]~regout ),
	.datad(\Dir~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \buff_1~7 .lut_mask = "ccf0";
// defparam \buff_1~7 .operation_mode = "normal";
// defparam \buff_1~7 .output_mode = "comb_only";
// defparam \buff_1~7 .register_cascade_mode = "off";
// defparam \buff_1~7 .sum_lutc_input = "datac";
// defparam \buff_1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxii_lcell \buff_1[1] (
// Equation(s):
// \buff_1[1]~regout  = DFFEAS((\buff_1~3_combout  & (\Equal0~0  & ((\buff_1~7_combout )))) # (!\buff_1~3_combout  & (((\Nx[1]~combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal0~0 ),
	.datab(\Nx[1]~combout ),
	.datac(\buff_1~3_combout ),
	.datad(\buff_1~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_1[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_1[1] .lut_mask = "ac0c";
// defparam \buff_1[1] .operation_mode = "normal";
// defparam \buff_1[1] .output_mode = "reg_only";
// defparam \buff_1[1] .register_cascade_mode = "off";
// defparam \buff_1[1] .sum_lutc_input = "datac";
// defparam \buff_1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N4
maxii_lcell \D~4 (
// Equation(s):
// \D~4_combout  = (\buff_1~19_combout  & (((\buff_1[1]~regout  & \Equal0~0 )))) # (!\buff_1~19_combout  & (\Nx[1]~combout ))

	.clk(gnd),
	.dataa(\Nx[1]~combout ),
	.datab(\buff_1[1]~regout ),
	.datac(\buff_1~19_combout ),
	.datad(\Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\D~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \D~4 .lut_mask = "ca0a";
// defparam \D~4 .operation_mode = "normal";
// defparam \D~4 .output_mode = "comb_only";
// defparam \D~4 .register_cascade_mode = "off";
// defparam \D~4 .sum_lutc_input = "datac";
// defparam \D~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N7
maxii_lcell \D[1]~reg0 (
// Equation(s):
// \D[1]~reg0_regout  = DFFEAS((((\Dir~1_combout  & \D~4_combout ))), GLOBAL(\clk~combout ), VCC, , \D[1]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Dir~1_combout ),
	.datad(\D~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D[1]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\D[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \D[1]~reg0 .lut_mask = "f000";
// defparam \D[1]~reg0 .operation_mode = "normal";
// defparam \D[1]~reg0 .output_mode = "reg_only";
// defparam \D[1]~reg0 .register_cascade_mode = "off";
// defparam \D[1]~reg0 .sum_lutc_input = "datac";
// defparam \D[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N1
maxii_lcell \Add4~30 (
// Equation(s):
// \Add4~30_combout  = \acc[1]~regout  $ (\D[1]~reg0_regout  $ ((!\Add4~37 )))
// \Add4~32  = CARRY((\acc[1]~regout  & ((!\Add4~37 ) # (!\D[1]~reg0_regout ))) # (!\acc[1]~regout  & (!\D[1]~reg0_regout  & !\Add4~37 )))
// \Add4~32COUT1_50  = CARRY((\acc[1]~regout  & ((!\Add4~37COUT1_48 ) # (!\D[1]~reg0_regout ))) # (!\acc[1]~regout  & (!\D[1]~reg0_regout  & !\Add4~37COUT1_48 )))

	.clk(gnd),
	.dataa(\acc[1]~regout ),
	.datab(\D[1]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add4~37 ),
	.cin1(\Add4~37COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add4~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~32 ),
	.cout1(\Add4~32COUT1_50 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add4~30 .cin0_used = "true";
// defparam \Add4~30 .cin1_used = "true";
// defparam \Add4~30 .lut_mask = "692b";
// defparam \Add4~30 .operation_mode = "arithmetic";
// defparam \Add4~30 .output_mode = "comb_only";
// defparam \Add4~30 .register_cascade_mode = "off";
// defparam \Add4~30 .sum_lutc_input = "cin";
// defparam \Add4~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N2
maxii_lcell \Add5~30 (
// Equation(s):
// \Add5~30_combout  = \N[2]~combout  $ (\Add4~25_combout  $ ((\Add5~38 )))
// \Add5~32  = CARRY((\N[2]~combout  & (\Add4~25_combout  & !\Add5~38 )) # (!\N[2]~combout  & ((\Add4~25_combout ) # (!\Add5~38 ))))
// \Add5~32COUT1_60  = CARRY((\N[2]~combout  & (\Add4~25_combout  & !\Add5~38COUT1_58 )) # (!\N[2]~combout  & ((\Add4~25_combout ) # (!\Add5~38COUT1_58 ))))

	.clk(gnd),
	.dataa(\N[2]~combout ),
	.datab(\Add4~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add5~38 ),
	.cin1(\Add5~38COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add5~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~32 ),
	.cout1(\Add5~32COUT1_60 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add5~30 .cin0_used = "true";
// defparam \Add5~30 .cin1_used = "true";
// defparam \Add5~30 .lut_mask = "964d";
// defparam \Add5~30 .operation_mode = "arithmetic";
// defparam \Add5~30 .output_mode = "comb_only";
// defparam \Add5~30 .register_cascade_mode = "off";
// defparam \Add5~30 .sum_lutc_input = "cin";
// defparam \Add5~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N9
maxii_lcell \acc[2] (
// Equation(s):
// \acc[2]~regout  = DFFEAS(((\LessThan4~0_combout  & (\Add5~30_combout )) # (!\LessThan4~0_combout  & ((\Add4~25_combout )))), GLOBAL(\clk1~reg0_regout ), VCC, , , , , , )

	.clk(\clk1~reg0_regout ),
	.dataa(vcc),
	.datab(\Add5~30_combout ),
	.datac(\Add4~25_combout ),
	.datad(\LessThan4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\acc[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \acc[2] .lut_mask = "ccf0";
// defparam \acc[2] .operation_mode = "normal";
// defparam \acc[2] .output_mode = "reg_only";
// defparam \acc[2] .register_cascade_mode = "off";
// defparam \acc[2] .sum_lutc_input = "datac";
// defparam \acc[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N2
maxii_lcell \Add4~25 (
// Equation(s):
// \Add4~25_combout  = \D[2]~reg0_regout  $ (\acc[2]~regout  $ ((!\Add4~32 )))
// \Add4~27  = CARRY((\D[2]~reg0_regout  & ((\acc[2]~regout ) # (!\Add4~32 ))) # (!\D[2]~reg0_regout  & (\acc[2]~regout  & !\Add4~32 )))
// \Add4~27COUT1_52  = CARRY((\D[2]~reg0_regout  & ((\acc[2]~regout ) # (!\Add4~32COUT1_50 ))) # (!\D[2]~reg0_regout  & (\acc[2]~regout  & !\Add4~32COUT1_50 )))

	.clk(gnd),
	.dataa(\D[2]~reg0_regout ),
	.datab(\acc[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add4~32 ),
	.cin1(\Add4~32COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add4~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~27 ),
	.cout1(\Add4~27COUT1_52 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add4~25 .cin0_used = "true";
// defparam \Add4~25 .cin1_used = "true";
// defparam \Add4~25 .lut_mask = "698e";
// defparam \Add4~25 .operation_mode = "arithmetic";
// defparam \Add4~25 .output_mode = "comb_only";
// defparam \Add4~25 .register_cascade_mode = "off";
// defparam \Add4~25 .sum_lutc_input = "cin";
// defparam \Add4~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N3
maxii_lcell \Add5~24 (
// Equation(s):
// \Add5~24_combout  = \Add4~20_combout  $ (\N[3]~combout  $ ((!\Add5~32 )))
// \Add5~26  = CARRY((\Add4~20_combout  & (\N[3]~combout  & !\Add5~32 )) # (!\Add4~20_combout  & ((\N[3]~combout ) # (!\Add5~32 ))))
// \Add5~26COUT1_62  = CARRY((\Add4~20_combout  & (\N[3]~combout  & !\Add5~32COUT1_60 )) # (!\Add4~20_combout  & ((\N[3]~combout ) # (!\Add5~32COUT1_60 ))))

	.clk(gnd),
	.dataa(\Add4~20_combout ),
	.datab(\N[3]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add5~32 ),
	.cin1(\Add5~32COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add5~24_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~26 ),
	.cout1(\Add5~26COUT1_62 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add5~24 .cin0_used = "true";
// defparam \Add5~24 .cin1_used = "true";
// defparam \Add5~24 .lut_mask = "694d";
// defparam \Add5~24 .operation_mode = "arithmetic";
// defparam \Add5~24 .output_mode = "comb_only";
// defparam \Add5~24 .register_cascade_mode = "off";
// defparam \Add5~24 .sum_lutc_input = "cin";
// defparam \Add5~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N8
maxii_lcell \acc[3] (
// Equation(s):
// \acc[3]~regout  = DFFEAS(((\LessThan4~0_combout  & ((!\Add5~24_combout ))) # (!\LessThan4~0_combout  & (!\Add4~20_combout ))), GLOBAL(\clk1~reg0_regout ), VCC, , , , , , )

	.clk(\clk1~reg0_regout ),
	.dataa(vcc),
	.datab(\Add4~20_combout ),
	.datac(\Add5~24_combout ),
	.datad(\LessThan4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\acc[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \acc[3] .lut_mask = "0f33";
// defparam \acc[3] .operation_mode = "normal";
// defparam \acc[3] .output_mode = "reg_only";
// defparam \acc[3] .register_cascade_mode = "off";
// defparam \acc[3] .sum_lutc_input = "datac";
// defparam \acc[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N3
maxii_lcell \Add4~20 (
// Equation(s):
// \Add4~20_combout  = \D[3]~reg0_regout  $ (\acc[3]~regout  $ ((!\Add4~27 )))
// \Add4~22  = CARRY((\D[3]~reg0_regout  & (\acc[3]~regout  & !\Add4~27 )) # (!\D[3]~reg0_regout  & ((\acc[3]~regout ) # (!\Add4~27 ))))
// \Add4~22COUT1_54  = CARRY((\D[3]~reg0_regout  & (\acc[3]~regout  & !\Add4~27COUT1_52 )) # (!\D[3]~reg0_regout  & ((\acc[3]~regout ) # (!\Add4~27COUT1_52 ))))

	.clk(gnd),
	.dataa(\D[3]~reg0_regout ),
	.datab(\acc[3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add4~27 ),
	.cin1(\Add4~27COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add4~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~22 ),
	.cout1(\Add4~22COUT1_54 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add4~20 .cin0_used = "true";
// defparam \Add4~20 .cin1_used = "true";
// defparam \Add4~20 .lut_mask = "694d";
// defparam \Add4~20 .operation_mode = "arithmetic";
// defparam \Add4~20 .output_mode = "comb_only";
// defparam \Add4~20 .register_cascade_mode = "off";
// defparam \Add4~20 .sum_lutc_input = "cin";
// defparam \Add4~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N4
maxii_lcell \Add5~18 (
// Equation(s):
// \Add5~18_combout  = \Add4~15_combout  $ (\N[4]~combout  $ ((\Add5~26 )))
// \Add5~20  = CARRY((\Add4~15_combout  & ((!\Add5~26COUT1_62 ) # (!\N[4]~combout ))) # (!\Add4~15_combout  & (!\N[4]~combout  & !\Add5~26COUT1_62 )))

	.clk(gnd),
	.dataa(\Add4~15_combout ),
	.datab(\N[4]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add5~26 ),
	.cin1(\Add5~26COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add5~18_combout ),
	.regout(),
	.cout(\Add5~20 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add5~18 .cin0_used = "true";
// defparam \Add5~18 .cin1_used = "true";
// defparam \Add5~18 .lut_mask = "962b";
// defparam \Add5~18 .operation_mode = "arithmetic";
// defparam \Add5~18 .output_mode = "comb_only";
// defparam \Add5~18 .register_cascade_mode = "off";
// defparam \Add5~18 .sum_lutc_input = "cin";
// defparam \Add5~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N4
maxii_lcell \acc[4] (
// Equation(s):
// \acc[4]~regout  = DFFEAS(((\LessThan4~0_combout  & ((\Add5~18_combout ))) # (!\LessThan4~0_combout  & (\Add4~15_combout ))), GLOBAL(\clk1~reg0_regout ), VCC, , , , , , )

	.clk(\clk1~reg0_regout ),
	.dataa(vcc),
	.datab(\Add4~15_combout ),
	.datac(\Add5~18_combout ),
	.datad(\LessThan4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\acc[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \acc[4] .lut_mask = "f0cc";
// defparam \acc[4] .operation_mode = "normal";
// defparam \acc[4] .output_mode = "reg_only";
// defparam \acc[4] .register_cascade_mode = "off";
// defparam \acc[4] .sum_lutc_input = "datac";
// defparam \acc[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N4
maxii_lcell \Add4~15 (
// Equation(s):
// \Add4~15_combout  = \D[4]~reg0_regout  $ (\acc[4]~regout  $ ((!\Add4~22 )))
// \Add4~17  = CARRY((\D[4]~reg0_regout  & ((\acc[4]~regout ) # (!\Add4~22COUT1_54 ))) # (!\D[4]~reg0_regout  & (\acc[4]~regout  & !\Add4~22COUT1_54 )))

	.clk(gnd),
	.dataa(\D[4]~reg0_regout ),
	.datab(\acc[4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add4~22 ),
	.cin1(\Add4~22COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add4~15_combout ),
	.regout(),
	.cout(\Add4~17 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add4~15 .cin0_used = "true";
// defparam \Add4~15 .cin1_used = "true";
// defparam \Add4~15 .lut_mask = "698e";
// defparam \Add4~15 .operation_mode = "arithmetic";
// defparam \Add4~15 .output_mode = "comb_only";
// defparam \Add4~15 .register_cascade_mode = "off";
// defparam \Add4~15 .sum_lutc_input = "cin";
// defparam \Add4~15 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Nx[6]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Nx[6]~combout ),
	.padio(Nx[6]));
// synopsys translate_off
// defparam \Nx[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxii_lcell \buff_4[6] (
// Equation(s):
// \buff_4[6]~regout  = DFFEAS((\Nx[6]~combout  & (!\Dir~1_combout  & (\Decoder0~3_combout  & \always0~0 ))), GLOBAL(\clk~combout ), VCC, , \buff_4~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Nx[6]~combout ),
	.datab(\Dir~1_combout ),
	.datac(\Decoder0~3_combout ),
	.datad(\always0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\buff_4~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_4[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_4[6] .lut_mask = "2000";
// defparam \buff_4[6] .operation_mode = "normal";
// defparam \buff_4[6] .output_mode = "reg_only";
// defparam \buff_4[6] .register_cascade_mode = "off";
// defparam \buff_4[6] .sum_lutc_input = "datac";
// defparam \buff_4[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N8
maxii_lcell \buff_3~15 (
// Equation(s):
// \buff_3~15_combout  = ((\Dir~1_combout  & ((\buff_4[6]~regout ))) # (!\Dir~1_combout  & (\buff_3[6]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buff_3[6]~regout ),
	.datac(\buff_4[6]~regout ),
	.datad(\Dir~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_3~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \buff_3~15 .lut_mask = "f0cc";
// defparam \buff_3~15 .operation_mode = "normal";
// defparam \buff_3~15 .output_mode = "comb_only";
// defparam \buff_3~15 .register_cascade_mode = "off";
// defparam \buff_3~15 .sum_lutc_input = "datac";
// defparam \buff_3~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N9
maxii_lcell \buff_3[6] (
// Equation(s):
// \buff_3[6]~regout  = DFFEAS((\buff_3~1_combout  & (((\Equal0~0  & \buff_3~15_combout )))) # (!\buff_3~1_combout  & (\Nx[6]~combout )), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Nx[6]~combout ),
	.datab(\buff_3~1_combout ),
	.datac(\Equal0~0 ),
	.datad(\buff_3~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_3[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_3[6] .lut_mask = "e222";
// defparam \buff_3[6] .operation_mode = "normal";
// defparam \buff_3[6] .output_mode = "reg_only";
// defparam \buff_3[6] .register_cascade_mode = "off";
// defparam \buff_3[6] .sum_lutc_input = "datac";
// defparam \buff_3[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N2
maxii_lcell \buff_2~15 (
// Equation(s):
// \buff_2~15_combout  = ((\Dir~1_combout  & (\buff_3[6]~regout )) # (!\Dir~1_combout  & ((\buff_2[6]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buff_3[6]~regout ),
	.datac(\buff_2[6]~regout ),
	.datad(\Dir~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_2~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \buff_2~15 .lut_mask = "ccf0";
// defparam \buff_2~15 .operation_mode = "normal";
// defparam \buff_2~15 .output_mode = "comb_only";
// defparam \buff_2~15 .register_cascade_mode = "off";
// defparam \buff_2~15 .sum_lutc_input = "datac";
// defparam \buff_2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N0
maxii_lcell \buff_2[6] (
// Equation(s):
// \buff_2[6]~regout  = DFFEAS((\buff_2~1_combout  & (((\Equal0~0  & \buff_2~15_combout )))) # (!\buff_2~1_combout  & (\Nx[6]~combout )), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Nx[6]~combout ),
	.datab(\Equal0~0 ),
	.datac(\buff_2~1_combout ),
	.datad(\buff_2~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_2[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_2[6] .lut_mask = "ca0a";
// defparam \buff_2[6] .operation_mode = "normal";
// defparam \buff_2[6] .output_mode = "reg_only";
// defparam \buff_2[6] .register_cascade_mode = "off";
// defparam \buff_2[6] .sum_lutc_input = "datac";
// defparam \buff_2[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N3
maxii_lcell \buff_1~17 (
// Equation(s):
// \buff_1~17_combout  = ((\Dir~1_combout  & ((\buff_2[6]~regout ))) # (!\Dir~1_combout  & (\buff_1[6]~regout )))

	.clk(gnd),
	.dataa(\buff_1[6]~regout ),
	.datab(vcc),
	.datac(\buff_2[6]~regout ),
	.datad(\Dir~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_1~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \buff_1~17 .lut_mask = "f0aa";
// defparam \buff_1~17 .operation_mode = "normal";
// defparam \buff_1~17 .output_mode = "comb_only";
// defparam \buff_1~17 .register_cascade_mode = "off";
// defparam \buff_1~17 .sum_lutc_input = "datac";
// defparam \buff_1~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N4
maxii_lcell \buff_1[6] (
// Equation(s):
// \buff_1[6]~regout  = DFFEAS((\buff_1~3_combout  & (((\Equal0~0  & \buff_1~17_combout )))) # (!\buff_1~3_combout  & (\Nx[6]~combout )), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Nx[6]~combout ),
	.datab(\Equal0~0 ),
	.datac(\buff_1~3_combout ),
	.datad(\buff_1~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_1[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_1[6] .lut_mask = "ca0a";
// defparam \buff_1[6] .operation_mode = "normal";
// defparam \buff_1[6] .output_mode = "reg_only";
// defparam \buff_1[6] .register_cascade_mode = "off";
// defparam \buff_1[6] .sum_lutc_input = "datac";
// defparam \buff_1[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N7
maxii_lcell \D~14 (
// Equation(s):
// \D~14_combout  = (\buff_1~19_combout  & (\buff_1[6]~regout  & ((\Equal0~0 )))) # (!\buff_1~19_combout  & (((\Nx[6]~combout ))))

	.clk(gnd),
	.dataa(\buff_1[6]~regout ),
	.datab(\Nx[6]~combout ),
	.datac(\Equal0~0 ),
	.datad(\buff_1~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\D~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \D~14 .lut_mask = "a0cc";
// defparam \D~14 .operation_mode = "normal";
// defparam \D~14 .output_mode = "comb_only";
// defparam \D~14 .register_cascade_mode = "off";
// defparam \D~14 .sum_lutc_input = "datac";
// defparam \D~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N6
maxii_lcell \D[6]~reg0 (
// Equation(s):
// \D[6]~reg0_regout  = DFFEAS((((\Dir~1_combout  & \D~14_combout ))), GLOBAL(\clk~combout ), VCC, , \D[1]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Dir~1_combout ),
	.datad(\D~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D[1]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\D[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \D[6]~reg0 .lut_mask = "f000";
// defparam \D[6]~reg0 .operation_mode = "normal";
// defparam \D[6]~reg0 .output_mode = "reg_only";
// defparam \D[6]~reg0 .register_cascade_mode = "off";
// defparam \D[6]~reg0 .sum_lutc_input = "datac";
// defparam \D[6]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \N[6]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\N[6]~combout ),
	.padio(N[6]));
// synopsys translate_off
// defparam \N[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \N[5]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\N[5]~combout ),
	.padio(N[5]));
// synopsys translate_off
// defparam \N[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Nx[5]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Nx[5]~combout ),
	.padio(Nx[5]));
// synopsys translate_off
// defparam \Nx[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y10_N7
maxii_lcell \buff_4[5] (
// Equation(s):
// \buff_4[5]~regout  = DFFEAS((\Nx[5]~combout  & (\always0~0  & (\Decoder0~3_combout  & !\Dir~1_combout ))), GLOBAL(\clk~combout ), VCC, , \buff_4~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Nx[5]~combout ),
	.datab(\always0~0 ),
	.datac(\Decoder0~3_combout ),
	.datad(\Dir~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\buff_4~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_4[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_4[5] .lut_mask = "0080";
// defparam \buff_4[5] .operation_mode = "normal";
// defparam \buff_4[5] .output_mode = "reg_only";
// defparam \buff_4[5] .register_cascade_mode = "off";
// defparam \buff_4[5] .sum_lutc_input = "datac";
// defparam \buff_4[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N9
maxii_lcell \buff_3~13 (
// Equation(s):
// \buff_3~13_combout  = ((\Dir~1_combout  & (\buff_4[5]~regout )) # (!\Dir~1_combout  & ((\buff_3[5]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buff_4[5]~regout ),
	.datac(\Dir~1_combout ),
	.datad(\buff_3[5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_3~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \buff_3~13 .lut_mask = "cfc0";
// defparam \buff_3~13 .operation_mode = "normal";
// defparam \buff_3~13 .output_mode = "comb_only";
// defparam \buff_3~13 .register_cascade_mode = "off";
// defparam \buff_3~13 .sum_lutc_input = "datac";
// defparam \buff_3~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N4
maxii_lcell \buff_3[5] (
// Equation(s):
// \buff_3[5]~regout  = DFFEAS((\buff_3~1_combout  & (((\buff_3~13_combout  & \Equal0~0 )))) # (!\buff_3~1_combout  & (\Nx[5]~combout )), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Nx[5]~combout ),
	.datab(\buff_3~13_combout ),
	.datac(\Equal0~0 ),
	.datad(\buff_3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_3[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_3[5] .lut_mask = "c0aa";
// defparam \buff_3[5] .operation_mode = "normal";
// defparam \buff_3[5] .output_mode = "reg_only";
// defparam \buff_3[5] .register_cascade_mode = "off";
// defparam \buff_3[5] .sum_lutc_input = "datac";
// defparam \buff_3[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N0
maxii_lcell \buff_2~13 (
// Equation(s):
// \buff_2~13_combout  = ((\Dir~1_combout  & ((\buff_3[5]~regout ))) # (!\Dir~1_combout  & (\buff_2[5]~regout )))

	.clk(gnd),
	.dataa(\buff_2[5]~regout ),
	.datab(vcc),
	.datac(\Dir~1_combout ),
	.datad(\buff_3[5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_2~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \buff_2~13 .lut_mask = "fa0a";
// defparam \buff_2~13 .operation_mode = "normal";
// defparam \buff_2~13 .output_mode = "comb_only";
// defparam \buff_2~13 .register_cascade_mode = "off";
// defparam \buff_2~13 .sum_lutc_input = "datac";
// defparam \buff_2~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N4
maxii_lcell \buff_2[5] (
// Equation(s):
// \buff_2[5]~regout  = DFFEAS((\buff_2~1_combout  & (\Equal0~0  & ((\buff_2~13_combout )))) # (!\buff_2~1_combout  & (((\Nx[5]~combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal0~0 ),
	.datab(\Nx[5]~combout ),
	.datac(\buff_2~1_combout ),
	.datad(\buff_2~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_2[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_2[5] .lut_mask = "ac0c";
// defparam \buff_2[5] .operation_mode = "normal";
// defparam \buff_2[5] .output_mode = "reg_only";
// defparam \buff_2[5] .register_cascade_mode = "off";
// defparam \buff_2[5] .sum_lutc_input = "datac";
// defparam \buff_2[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N8
maxii_lcell \buff_1~15 (
// Equation(s):
// \buff_1~15_combout  = (\Dir~1_combout  & (((\buff_2[5]~regout )))) # (!\Dir~1_combout  & (\buff_1[5]~regout ))

	.clk(gnd),
	.dataa(\buff_1[5]~regout ),
	.datab(\Dir~1_combout ),
	.datac(\buff_2[5]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_1~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \buff_1~15 .lut_mask = "e2e2";
// defparam \buff_1~15 .operation_mode = "normal";
// defparam \buff_1~15 .output_mode = "comb_only";
// defparam \buff_1~15 .register_cascade_mode = "off";
// defparam \buff_1~15 .sum_lutc_input = "datac";
// defparam \buff_1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N3
maxii_lcell \buff_1[5] (
// Equation(s):
// \buff_1[5]~regout  = DFFEAS((\buff_1~3_combout  & (\Equal0~0  & ((\buff_1~15_combout )))) # (!\buff_1~3_combout  & (((\Nx[5]~combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal0~0 ),
	.datab(\Nx[5]~combout ),
	.datac(\buff_1~3_combout ),
	.datad(\buff_1~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_1[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_1[5] .lut_mask = "ac0c";
// defparam \buff_1[5] .operation_mode = "normal";
// defparam \buff_1[5] .output_mode = "reg_only";
// defparam \buff_1[5] .register_cascade_mode = "off";
// defparam \buff_1[5] .sum_lutc_input = "datac";
// defparam \buff_1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N1
maxii_lcell \D~12 (
// Equation(s):
// \D~12_combout  = (\Equal0~0  & (\buff_1[5]~regout  & ((!\always0~0 ) # (!\Decoder0~0_combout ))))

	.clk(gnd),
	.dataa(\Decoder0~0_combout ),
	.datab(\Equal0~0 ),
	.datac(\buff_1[5]~regout ),
	.datad(\always0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\D~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \D~12 .lut_mask = "40c0";
// defparam \D~12 .operation_mode = "normal";
// defparam \D~12 .output_mode = "comb_only";
// defparam \D~12 .register_cascade_mode = "off";
// defparam \D~12 .sum_lutc_input = "datac";
// defparam \D~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N2
maxii_lcell \D[5]~reg0 (
// Equation(s):
// \D[5]~reg0_regout  = DFFEAS((\Dir~1_combout  & ((\D~12_combout ) # ((!\buff_1~19_combout  & \Nx[5]~combout )))), GLOBAL(\clk~combout ), VCC, , \D[1]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\buff_1~19_combout ),
	.datab(\Dir~1_combout ),
	.datac(\Nx[5]~combout ),
	.datad(\D~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D[1]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\D[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \D[5]~reg0 .lut_mask = "cc40";
// defparam \D[5]~reg0 .operation_mode = "normal";
// defparam \D[5]~reg0 .output_mode = "reg_only";
// defparam \D[5]~reg0 .register_cascade_mode = "off";
// defparam \D[5]~reg0 .sum_lutc_input = "datac";
// defparam \D[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N5
maxii_lcell \Add5~12 (
// Equation(s):
// \Add5~12_combout  = \N[5]~combout  $ (\Add4~10_combout  $ ((!\Add5~20 )))
// \Add5~14  = CARRY((\N[5]~combout  & ((!\Add5~20 ) # (!\Add4~10_combout ))) # (!\N[5]~combout  & (!\Add4~10_combout  & !\Add5~20 )))
// \Add5~14COUT1_64  = CARRY((\N[5]~combout  & ((!\Add5~20 ) # (!\Add4~10_combout ))) # (!\N[5]~combout  & (!\Add4~10_combout  & !\Add5~20 )))

	.clk(gnd),
	.dataa(\N[5]~combout ),
	.datab(\Add4~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~20 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add5~12_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~14 ),
	.cout1(\Add5~14COUT1_64 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add5~12 .cin_used = "true";
// defparam \Add5~12 .lut_mask = "692b";
// defparam \Add5~12 .operation_mode = "arithmetic";
// defparam \Add5~12 .output_mode = "comb_only";
// defparam \Add5~12 .register_cascade_mode = "off";
// defparam \Add5~12 .sum_lutc_input = "cin";
// defparam \Add5~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N9
maxii_lcell \acc[5] (
// Equation(s):
// \acc[5]~regout  = DFFEAS(((\LessThan4~0_combout  & ((\Add5~12_combout ))) # (!\LessThan4~0_combout  & (\Add4~10_combout ))), GLOBAL(\clk1~reg0_regout ), VCC, , , , , , )

	.clk(\clk1~reg0_regout ),
	.dataa(vcc),
	.datab(\Add4~10_combout ),
	.datac(\Add5~12_combout ),
	.datad(\LessThan4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\acc[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \acc[5] .lut_mask = "f0cc";
// defparam \acc[5] .operation_mode = "normal";
// defparam \acc[5] .output_mode = "reg_only";
// defparam \acc[5] .register_cascade_mode = "off";
// defparam \acc[5] .sum_lutc_input = "datac";
// defparam \acc[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N5
maxii_lcell \Add4~10 (
// Equation(s):
// \Add4~10_combout  = \D[5]~reg0_regout  $ (\acc[5]~regout  $ ((\Add4~17 )))
// \Add4~12  = CARRY((\D[5]~reg0_regout  & (!\acc[5]~regout  & !\Add4~17 )) # (!\D[5]~reg0_regout  & ((!\Add4~17 ) # (!\acc[5]~regout ))))
// \Add4~12COUT1_56  = CARRY((\D[5]~reg0_regout  & (!\acc[5]~regout  & !\Add4~17 )) # (!\D[5]~reg0_regout  & ((!\Add4~17 ) # (!\acc[5]~regout ))))

	.clk(gnd),
	.dataa(\D[5]~reg0_regout ),
	.datab(\acc[5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add4~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~12 ),
	.cout1(\Add4~12COUT1_56 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add4~10 .cin_used = "true";
// defparam \Add4~10 .lut_mask = "9617";
// defparam \Add4~10 .operation_mode = "arithmetic";
// defparam \Add4~10 .output_mode = "comb_only";
// defparam \Add4~10 .register_cascade_mode = "off";
// defparam \Add4~10 .sum_lutc_input = "cin";
// defparam \Add4~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N6
maxii_lcell \Add5~6 (
// Equation(s):
// \Add5~6_combout  = \Add4~5_combout  $ (\N[6]~combout  $ (((!\Add5~20  & \Add5~14 ) # (\Add5~20  & \Add5~14COUT1_64 ))))
// \Add5~8  = CARRY((\Add4~5_combout  & ((!\Add5~14 ) # (!\N[6]~combout ))) # (!\Add4~5_combout  & (!\N[6]~combout  & !\Add5~14 )))
// \Add5~8COUT1_66  = CARRY((\Add4~5_combout  & ((!\Add5~14COUT1_64 ) # (!\N[6]~combout ))) # (!\Add4~5_combout  & (!\N[6]~combout  & !\Add5~14COUT1_64 )))

	.clk(gnd),
	.dataa(\Add4~5_combout ),
	.datab(\N[6]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~20 ),
	.cin0(\Add5~14 ),
	.cin1(\Add5~14COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add5~6_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~8 ),
	.cout1(\Add5~8COUT1_66 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add5~6 .cin0_used = "true";
// defparam \Add5~6 .cin1_used = "true";
// defparam \Add5~6 .cin_used = "true";
// defparam \Add5~6 .lut_mask = "962b";
// defparam \Add5~6 .operation_mode = "arithmetic";
// defparam \Add5~6 .output_mode = "comb_only";
// defparam \Add5~6 .register_cascade_mode = "off";
// defparam \Add5~6 .sum_lutc_input = "cin";
// defparam \Add5~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N9
maxii_lcell \acc[6] (
// Equation(s):
// \acc[6]~regout  = DFFEAS(((\LessThan4~0_combout  & (\Add5~6_combout )) # (!\LessThan4~0_combout  & ((\Add4~5_combout )))), GLOBAL(\clk1~reg0_regout ), VCC, , , , , , )

	.clk(\clk1~reg0_regout ),
	.dataa(vcc),
	.datab(\LessThan4~0_combout ),
	.datac(\Add5~6_combout ),
	.datad(\Add4~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\acc[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \acc[6] .lut_mask = "f3c0";
// defparam \acc[6] .operation_mode = "normal";
// defparam \acc[6] .output_mode = "reg_only";
// defparam \acc[6] .register_cascade_mode = "off";
// defparam \acc[6] .sum_lutc_input = "datac";
// defparam \acc[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N6
maxii_lcell \Add4~5 (
// Equation(s):
// \Add4~5_combout  = \D[6]~reg0_regout  $ (\acc[6]~regout  $ ((!(!\Add4~17  & \Add4~12 ) # (\Add4~17  & \Add4~12COUT1_56 ))))
// \Add4~7  = CARRY((\D[6]~reg0_regout  & ((\acc[6]~regout ) # (!\Add4~12 ))) # (!\D[6]~reg0_regout  & (\acc[6]~regout  & !\Add4~12 )))
// \Add4~7COUT1_58  = CARRY((\D[6]~reg0_regout  & ((\acc[6]~regout ) # (!\Add4~12COUT1_56 ))) # (!\D[6]~reg0_regout  & (\acc[6]~regout  & !\Add4~12COUT1_56 )))

	.clk(gnd),
	.dataa(\D[6]~reg0_regout ),
	.datab(\acc[6]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~17 ),
	.cin0(\Add4~12 ),
	.cin1(\Add4~12COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add4~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~7 ),
	.cout1(\Add4~7COUT1_58 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add4~5 .cin0_used = "true";
// defparam \Add4~5 .cin1_used = "true";
// defparam \Add4~5 .cin_used = "true";
// defparam \Add4~5 .lut_mask = "698e";
// defparam \Add4~5 .operation_mode = "arithmetic";
// defparam \Add4~5 .output_mode = "comb_only";
// defparam \Add4~5 .register_cascade_mode = "off";
// defparam \Add4~5 .sum_lutc_input = "cin";
// defparam \Add4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N7
maxii_lcell \Add5~0 (
// Equation(s):
// \Add5~0_combout  = \Add4~0_combout  $ ((((!\Add5~20  & \Add5~8 ) # (\Add5~20  & \Add5~8COUT1_66 ) $ (!\N[7]~combout ))))

	.clk(gnd),
	.dataa(\Add4~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\N[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~20 ),
	.cin0(\Add5~8 ),
	.cin1(\Add5~8COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Add5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000011001));
// synopsys translate_off
// defparam \Add5~0 .cin0_used = "true";
// defparam \Add5~0 .cin1_used = "true";
// defparam \Add5~0 .cin_used = "true";
// defparam \Add5~0 .lut_mask = "5aa5";
// defparam \Add5~0 .operation_mode = "normal";
// defparam \Add5~0 .output_mode = "comb_only";
// defparam \Add5~0 .register_cascade_mode = "off";
// defparam \Add5~0 .sum_lutc_input = "cin";
// defparam \Add5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N8
maxii_lcell \acc[7] (
// Equation(s):
// \acc[7]~regout  = DFFEAS(((\LessThan4~0_combout  & ((\Add5~0_combout ))) # (!\LessThan4~0_combout  & (\Add4~0_combout ))), GLOBAL(\clk1~reg0_regout ), VCC, , , , , , )

	.clk(\clk1~reg0_regout ),
	.dataa(\Add4~0_combout ),
	.datab(vcc),
	.datac(\Add5~0_combout ),
	.datad(\LessThan4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\acc[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \acc[7] .lut_mask = "f0aa";
// defparam \acc[7] .operation_mode = "normal";
// defparam \acc[7] .output_mode = "reg_only";
// defparam \acc[7] .register_cascade_mode = "off";
// defparam \acc[7] .sum_lutc_input = "datac";
// defparam \acc[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N7
maxii_lcell \Add4~0 (
// Equation(s):
// \Add4~0_combout  = \acc[7]~regout  $ (((((!\Add4~17  & \Add4~7 ) # (\Add4~17  & \Add4~7COUT1_58 )))))

	.clk(gnd),
	.dataa(\acc[7]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~17 ),
	.cin0(\Add4~7 ),
	.cin1(\Add4~7COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Add4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010001));
// synopsys translate_off
// defparam \Add4~0 .cin0_used = "true";
// defparam \Add4~0 .cin1_used = "true";
// defparam \Add4~0 .cin_used = "true";
// defparam \Add4~0 .lut_mask = "5a5a";
// defparam \Add4~0 .operation_mode = "normal";
// defparam \Add4~0 .output_mode = "comb_only";
// defparam \Add4~0 .register_cascade_mode = "off";
// defparam \Add4~0 .sum_lutc_input = "cin";
// defparam \Add4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N0
maxii_lcell \LessThan4~37 (
// Equation(s):
// \LessThan4~37_cout0  = CARRY((\Add4~35_combout  & (!\N[0]~combout )))
// \LessThan4~37COUT1_48  = CARRY((\Add4~35_combout  & (!\N[0]~combout )))

	.clk(gnd),
	.dataa(\Add4~35_combout ),
	.datab(\N[0]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010110),
	.combout(\LessThan4~35 ),
	.regout(),
	.cout(),
	.cout0(\LessThan4~37_cout0 ),
	.cout1(\LessThan4~37COUT1_48 ),
	.pathsel(11'b00110000000));
// synopsys translate_off
// defparam \LessThan4~37 .lut_mask = "ff22";
// defparam \LessThan4~37 .operation_mode = "arithmetic";
// defparam \LessThan4~37 .output_mode = "none";
// defparam \LessThan4~37 .register_cascade_mode = "off";
// defparam \LessThan4~37 .sum_lutc_input = "datac";
// defparam \LessThan4~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N1
maxii_lcell \LessThan4~32 (
// Equation(s):
// \LessThan4~32_cout0  = CARRY((\N[1]~combout  & ((!\LessThan4~37_cout0 ) # (!\Add4~30_combout ))) # (!\N[1]~combout  & (!\Add4~30_combout  & !\LessThan4~37_cout0 )))
// \LessThan4~32COUT1_50  = CARRY((\N[1]~combout  & ((!\LessThan4~37COUT1_48 ) # (!\Add4~30_combout ))) # (!\N[1]~combout  & (!\Add4~30_combout  & !\LessThan4~37COUT1_48 )))

	.clk(gnd),
	.dataa(\N[1]~combout ),
	.datab(\Add4~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan4~37_cout0 ),
	.cin1(\LessThan4~37COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan4~30 ),
	.regout(),
	.cout(),
	.cout0(\LessThan4~32_cout0 ),
	.cout1(\LessThan4~32COUT1_50 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan4~32 .cin0_used = "true";
// defparam \LessThan4~32 .cin1_used = "true";
// defparam \LessThan4~32 .lut_mask = "ff2b";
// defparam \LessThan4~32 .operation_mode = "arithmetic";
// defparam \LessThan4~32 .output_mode = "none";
// defparam \LessThan4~32 .register_cascade_mode = "off";
// defparam \LessThan4~32 .sum_lutc_input = "cin";
// defparam \LessThan4~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N2
maxii_lcell \LessThan4~27 (
// Equation(s):
// \LessThan4~27_cout0  = CARRY((\N[2]~combout  & (\Add4~25_combout  & !\LessThan4~32_cout0 )) # (!\N[2]~combout  & ((\Add4~25_combout ) # (!\LessThan4~32_cout0 ))))
// \LessThan4~27COUT1_52  = CARRY((\N[2]~combout  & (\Add4~25_combout  & !\LessThan4~32COUT1_50 )) # (!\N[2]~combout  & ((\Add4~25_combout ) # (!\LessThan4~32COUT1_50 ))))

	.clk(gnd),
	.dataa(\N[2]~combout ),
	.datab(\Add4~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan4~32_cout0 ),
	.cin1(\LessThan4~32COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan4~25 ),
	.regout(),
	.cout(),
	.cout0(\LessThan4~27_cout0 ),
	.cout1(\LessThan4~27COUT1_52 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan4~27 .cin0_used = "true";
// defparam \LessThan4~27 .cin1_used = "true";
// defparam \LessThan4~27 .lut_mask = "ff4d";
// defparam \LessThan4~27 .operation_mode = "arithmetic";
// defparam \LessThan4~27 .output_mode = "none";
// defparam \LessThan4~27 .register_cascade_mode = "off";
// defparam \LessThan4~27 .sum_lutc_input = "cin";
// defparam \LessThan4~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N3
maxii_lcell \LessThan4~22 (
// Equation(s):
// \LessThan4~22_cout0  = CARRY((\Add4~20_combout  & (\N[3]~combout  & !\LessThan4~27_cout0 )) # (!\Add4~20_combout  & ((\N[3]~combout ) # (!\LessThan4~27_cout0 ))))
// \LessThan4~22COUT1_54  = CARRY((\Add4~20_combout  & (\N[3]~combout  & !\LessThan4~27COUT1_52 )) # (!\Add4~20_combout  & ((\N[3]~combout ) # (!\LessThan4~27COUT1_52 ))))

	.clk(gnd),
	.dataa(\Add4~20_combout ),
	.datab(\N[3]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan4~27_cout0 ),
	.cin1(\LessThan4~27COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan4~20 ),
	.regout(),
	.cout(),
	.cout0(\LessThan4~22_cout0 ),
	.cout1(\LessThan4~22COUT1_54 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan4~22 .cin0_used = "true";
// defparam \LessThan4~22 .cin1_used = "true";
// defparam \LessThan4~22 .lut_mask = "ff4d";
// defparam \LessThan4~22 .operation_mode = "arithmetic";
// defparam \LessThan4~22 .output_mode = "none";
// defparam \LessThan4~22 .register_cascade_mode = "off";
// defparam \LessThan4~22 .sum_lutc_input = "cin";
// defparam \LessThan4~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N4
maxii_lcell \LessThan4~17 (
// Equation(s):
// \LessThan4~17_cout  = CARRY((\Add4~15_combout  & ((!\LessThan4~22COUT1_54 ) # (!\N[4]~combout ))) # (!\Add4~15_combout  & (!\N[4]~combout  & !\LessThan4~22COUT1_54 )))

	.clk(gnd),
	.dataa(\Add4~15_combout ),
	.datab(\N[4]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan4~22_cout0 ),
	.cin1(\LessThan4~22COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan4~15 ),
	.regout(),
	.cout(\LessThan4~17_cout ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan4~17 .cin0_used = "true";
// defparam \LessThan4~17 .cin1_used = "true";
// defparam \LessThan4~17 .lut_mask = "ff2b";
// defparam \LessThan4~17 .operation_mode = "arithmetic";
// defparam \LessThan4~17 .output_mode = "none";
// defparam \LessThan4~17 .register_cascade_mode = "off";
// defparam \LessThan4~17 .sum_lutc_input = "cin";
// defparam \LessThan4~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N5
maxii_lcell \LessThan4~12 (
// Equation(s):
// \LessThan4~12_cout0  = CARRY((\N[5]~combout  & ((!\LessThan4~17_cout ) # (!\Add4~10_combout ))) # (!\N[5]~combout  & (!\Add4~10_combout  & !\LessThan4~17_cout )))
// \LessThan4~12COUT1_56  = CARRY((\N[5]~combout  & ((!\LessThan4~17_cout ) # (!\Add4~10_combout ))) # (!\N[5]~combout  & (!\Add4~10_combout  & !\LessThan4~17_cout )))

	.clk(gnd),
	.dataa(\N[5]~combout ),
	.datab(\Add4~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan4~17_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan4~10 ),
	.regout(),
	.cout(),
	.cout0(\LessThan4~12_cout0 ),
	.cout1(\LessThan4~12COUT1_56 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan4~12 .cin_used = "true";
// defparam \LessThan4~12 .lut_mask = "ff2b";
// defparam \LessThan4~12 .operation_mode = "arithmetic";
// defparam \LessThan4~12 .output_mode = "none";
// defparam \LessThan4~12 .register_cascade_mode = "off";
// defparam \LessThan4~12 .sum_lutc_input = "cin";
// defparam \LessThan4~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N6
maxii_lcell \LessThan4~7 (
// Equation(s):
// \LessThan4~7_cout0  = CARRY((\N[6]~combout  & (\Add4~5_combout  & !\LessThan4~12_cout0 )) # (!\N[6]~combout  & ((\Add4~5_combout ) # (!\LessThan4~12_cout0 ))))
// \LessThan4~7COUT1_58  = CARRY((\N[6]~combout  & (\Add4~5_combout  & !\LessThan4~12COUT1_56 )) # (!\N[6]~combout  & ((\Add4~5_combout ) # (!\LessThan4~12COUT1_56 ))))

	.clk(gnd),
	.dataa(\N[6]~combout ),
	.datab(\Add4~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan4~17_cout ),
	.cin0(\LessThan4~12_cout0 ),
	.cin1(\LessThan4~12COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan4~5 ),
	.regout(),
	.cout(),
	.cout0(\LessThan4~7_cout0 ),
	.cout1(\LessThan4~7COUT1_58 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan4~7 .cin0_used = "true";
// defparam \LessThan4~7 .cin1_used = "true";
// defparam \LessThan4~7 .cin_used = "true";
// defparam \LessThan4~7 .lut_mask = "ff4d";
// defparam \LessThan4~7 .operation_mode = "arithmetic";
// defparam \LessThan4~7 .output_mode = "none";
// defparam \LessThan4~7 .register_cascade_mode = "off";
// defparam \LessThan4~7 .sum_lutc_input = "cin";
// defparam \LessThan4~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N7
maxii_lcell \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = ((\Add4~0_combout  & (((!\LessThan4~17_cout  & \LessThan4~7_cout0 ) # (\LessThan4~17_cout  & \LessThan4~7COUT1_58 )) # (!\N[7]~combout ))) # (!\Add4~0_combout  & ((!\LessThan4~17_cout  & \LessThan4~7_cout0 ) # (\LessThan4~17_cout  
// & \LessThan4~7COUT1_58 ) & !\N[7]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add4~0_combout ),
	.datac(vcc),
	.datad(\N[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan4~17_cout ),
	.cin0(\LessThan4~7_cout0 ),
	.cin1(\LessThan4~7COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\LessThan4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000011010));
// synopsys translate_off
// defparam \LessThan4~0 .cin0_used = "true";
// defparam \LessThan4~0 .cin1_used = "true";
// defparam \LessThan4~0 .cin_used = "true";
// defparam \LessThan4~0 .lut_mask = "c0fc";
// defparam \LessThan4~0 .operation_mode = "normal";
// defparam \LessThan4~0 .output_mode = "comb_only";
// defparam \LessThan4~0 .register_cascade_mode = "off";
// defparam \LessThan4~0 .sum_lutc_input = "cin";
// defparam \LessThan4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N2
maxii_lcell pinout(
// Equation(s):
// \Pulse~0  = (((pinout & \clk1~reg0_regout )))

	.clk(\clk1~reg0_regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\LessThan4~0_combout ),
	.datad(\clk1~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0001100011001),
	.combout(\Pulse~0 ),
	.regout(\pinout~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101000));
// synopsys translate_off
// defparam pinout.lut_mask = "f000";
// defparam pinout.operation_mode = "normal";
// defparam pinout.output_mode = "comb_only";
// defparam pinout.register_cascade_mode = "off";
// defparam pinout.sum_lutc_input = "qfbk";
// defparam pinout.synch_mode = "on";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
// defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Nx[7]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Nx[7]~combout ),
	.padio(Nx[7]));
// synopsys translate_off
// defparam \Nx[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y10_N3
maxii_lcell \buff_4[7] (
// Equation(s):
// \buff_4[7]~regout  = DFFEAS((\Decoder0~3_combout  & (\Nx[7]~combout  & (!\Dir~1_combout  & \always0~0 ))), GLOBAL(\clk~combout ), VCC, , \buff_4~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Decoder0~3_combout ),
	.datab(\Nx[7]~combout ),
	.datac(\Dir~1_combout ),
	.datad(\always0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\buff_4~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_4[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_4[7] .lut_mask = "0800";
// defparam \buff_4[7] .operation_mode = "normal";
// defparam \buff_4[7] .output_mode = "reg_only";
// defparam \buff_4[7] .register_cascade_mode = "off";
// defparam \buff_4[7] .sum_lutc_input = "datac";
// defparam \buff_4[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N1
maxii_lcell \buff_3~0 (
// Equation(s):
// \buff_3~0_combout  = ((\Dir~1_combout  & (\buff_4[7]~regout )) # (!\Dir~1_combout  & ((\buff_3[7]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buff_4[7]~regout ),
	.datac(\buff_3[7]~regout ),
	.datad(\Dir~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \buff_3~0 .lut_mask = "ccf0";
// defparam \buff_3~0 .operation_mode = "normal";
// defparam \buff_3~0 .output_mode = "comb_only";
// defparam \buff_3~0 .register_cascade_mode = "off";
// defparam \buff_3~0 .sum_lutc_input = "datac";
// defparam \buff_3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N5
maxii_lcell \buff_3[7] (
// Equation(s):
// \buff_3[7]~regout  = DFFEAS((\buff_3~1_combout  & (((\Equal0~0  & \buff_3~0_combout )))) # (!\buff_3~1_combout  & (\Nx[7]~combout )), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Nx[7]~combout ),
	.datab(\buff_3~1_combout ),
	.datac(\Equal0~0 ),
	.datad(\buff_3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_3[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_3[7] .lut_mask = "e222";
// defparam \buff_3[7] .operation_mode = "normal";
// defparam \buff_3[7] .output_mode = "reg_only";
// defparam \buff_3[7] .register_cascade_mode = "off";
// defparam \buff_3[7] .sum_lutc_input = "datac";
// defparam \buff_3[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N7
maxii_lcell \buff_2~0 (
// Equation(s):
// \buff_2~0_combout  = ((\Dir~1_combout  & ((\buff_3[7]~regout ))) # (!\Dir~1_combout  & (\buff_2[7]~regout )))

	.clk(gnd),
	.dataa(\buff_2[7]~regout ),
	.datab(\buff_3[7]~regout ),
	.datac(vcc),
	.datad(\Dir~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001011));
// synopsys translate_off
// defparam \buff_2~0 .lut_mask = "ccaa";
// defparam \buff_2~0 .operation_mode = "normal";
// defparam \buff_2~0 .output_mode = "comb_only";
// defparam \buff_2~0 .register_cascade_mode = "off";
// defparam \buff_2~0 .sum_lutc_input = "datac";
// defparam \buff_2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N8
maxii_lcell \buff_2[7] (
// Equation(s):
// \buff_2[7]~regout  = DFFEAS((\buff_2~1_combout  & (((\Equal0~0  & \buff_2~0_combout )))) # (!\buff_2~1_combout  & (\Nx[7]~combout )), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Nx[7]~combout ),
	.datab(\Equal0~0 ),
	.datac(\buff_2~1_combout ),
	.datad(\buff_2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_2[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_2[7] .lut_mask = "ca0a";
// defparam \buff_2[7] .operation_mode = "normal";
// defparam \buff_2[7] .output_mode = "reg_only";
// defparam \buff_2[7] .register_cascade_mode = "off";
// defparam \buff_2[7] .sum_lutc_input = "datac";
// defparam \buff_2[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N9
maxii_lcell \buff_1~2 (
// Equation(s):
// \buff_1~2_combout  = ((\Dir~1_combout  & (\buff_2[7]~regout )) # (!\Dir~1_combout  & ((\buff_1[7]~regout ))))

	.clk(gnd),
	.dataa(\buff_2[7]~regout ),
	.datab(vcc),
	.datac(\buff_1[7]~regout ),
	.datad(\Dir~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\buff_1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \buff_1~2 .lut_mask = "aaf0";
// defparam \buff_1~2 .operation_mode = "normal";
// defparam \buff_1~2 .output_mode = "comb_only";
// defparam \buff_1~2 .register_cascade_mode = "off";
// defparam \buff_1~2 .sum_lutc_input = "datac";
// defparam \buff_1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxii_lcell \buff_1[7] (
// Equation(s):
// \buff_1[7]~regout  = DFFEAS((\buff_1~3_combout  & (\Equal0~0  & ((\buff_1~2_combout )))) # (!\buff_1~3_combout  & (((\Nx[7]~combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal0~0 ),
	.datab(\Nx[7]~combout ),
	.datac(\buff_1~3_combout ),
	.datad(\buff_1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\buff_1[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \buff_1[7] .lut_mask = "ac0c";
// defparam \buff_1[7] .operation_mode = "normal";
// defparam \buff_1[7] .output_mode = "reg_only";
// defparam \buff_1[7] .register_cascade_mode = "off";
// defparam \buff_1[7] .sum_lutc_input = "datac";
// defparam \buff_1[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N8
maxii_lcell \D~0 (
// Equation(s):
// \D~0_combout  = (\buff_1~19_combout  & (((\buff_1[7]~regout  & \Equal0~0 )))) # (!\buff_1~19_combout  & (\Nx[7]~combout ))

	.clk(gnd),
	.dataa(\Nx[7]~combout ),
	.datab(\buff_1[7]~regout ),
	.datac(\Equal0~0 ),
	.datad(\buff_1~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\D~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \D~0 .lut_mask = "c0aa";
// defparam \D~0 .operation_mode = "normal";
// defparam \D~0 .output_mode = "comb_only";
// defparam \D~0 .register_cascade_mode = "off";
// defparam \D~0 .sum_lutc_input = "datac";
// defparam \D~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N5
maxii_lcell \Dir~reg0 (
// Equation(s):
// \Dir~reg0_regout  = DFFEAS(((\Dir~1_combout  & ((\D~0_combout ))) # (!\Dir~1_combout  & (\Dir~reg0_regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Dir~1_combout ),
	.datac(\Dir~reg0_regout ),
	.datad(\D~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\Dir~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \Dir~reg0 .lut_mask = "fc30";
// defparam \Dir~reg0 .operation_mode = "normal";
// defparam \Dir~reg0 .output_mode = "reg_only";
// defparam \Dir~reg0 .register_cascade_mode = "off";
// defparam \Dir~reg0 .sum_lutc_input = "datac";
// defparam \Dir~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N4
maxii_lcell \D[7]~reg0 (
// Equation(s):
// \D[7]~reg0_regout  = DFFEAS(((\Dir~1_combout  & ((\D~0_combout )))), GLOBAL(\clk~combout ), VCC, , \D[1]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Dir~1_combout ),
	.datac(vcc),
	.datad(\D~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D[1]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\D[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \D[7]~reg0 .lut_mask = "cc00";
// defparam \D[7]~reg0 .operation_mode = "normal";
// defparam \D[7]~reg0 .output_mode = "reg_only";
// defparam \D[7]~reg0 .register_cascade_mode = "off";
// defparam \D[7]~reg0 .sum_lutc_input = "datac";
// defparam \D[7]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Pulse~I (
	.datain(\Pulse~0 ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(Pulse));
// synopsys translate_off
// defparam \Pulse~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Dir~I (
	.datain(\Dir~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(Dir));
// synopsys translate_off
// defparam \Dir~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Flag_T~I (
	.datain(\Flag_T~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(Flag_T));
// synopsys translate_off
// defparam \Flag_T~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Flag_full~I (
	.datain(\Flag_full~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(Flag_full));
// synopsys translate_off
// defparam \Flag_full~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[0]~I (
	.datain(\D[0]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(D[0]));
// synopsys translate_off
// defparam \D[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[1]~I (
	.datain(\D[1]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(D[1]));
// synopsys translate_off
// defparam \D[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[2]~I (
	.datain(\D[2]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(D[2]));
// synopsys translate_off
// defparam \D[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[3]~I (
	.datain(\D[3]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(D[3]));
// synopsys translate_off
// defparam \D[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[4]~I (
	.datain(\D[4]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(D[4]));
// synopsys translate_off
// defparam \D[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[5]~I (
	.datain(\D[5]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(D[5]));
// synopsys translate_off
// defparam \D[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[6]~I (
	.datain(\D[6]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(D[6]));
// synopsys translate_off
// defparam \D[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[7]~I (
	.datain(\D[7]~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(D[7]));
// synopsys translate_off
// defparam \D[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \clk1~I (
	.datain(\clk1~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(clk1));
// synopsys translate_off
// defparam \clk1~I .operation_mode = "output";
// synopsys translate_on

endmodule
