# CPET‑561 – Embedded Systems Design I  
Rochester Institute of Technology (RIT)

## Overview
Hands‑on projects that introduce hardware/software co‑design on the Intel Cyclone V‑SoC DE1‑SoC board.  
Topics include Quartus‑based VHDL design, Avalon bus arbitration, custom IP, C, audio processing, timing analysis, and signal‑tap debugging.

## Repository layout
* DE1_SoC_Lab1 - 
* DE1_SoC_Lab2 - 
* DE1_SoC_Lab3 - 
* DE1_SoC_Lab4 - 
* DE1_SoC_Lab5 - 
* DE1_SoC_Lab6 - 
* DE1_SoC_Lab7 - 
* DE1_SoC_Lab8 - 
* DE1_SoC_Lab9 - 
* DE1_SoC_Lab10 - 
* Arbitration_Demo, custom_component_demo, TimeQuest_Demo, Signal Tap Demo, Audio_Demo, int_demo, Assembly_Demo – in‑class demos and reference designs
* DE1_SoC.qsf – top‑level Quartus project file
