<rss version="2.0">
  <channel>
    <title>GitHub Verilog Languages Monthly Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Monthly Trending of Verilog Languages in GitHub</description>
    <pubDate>Thu, 07 Aug 2025 03:02:20 GMT</pubDate>
    <item>
      <title>analogdevicesinc/hdl</title>
      <link>https://github.com/analogdevicesinc/hdl</link>
      <description>HDL libraries and projects</description>
      <guid>https://github.com/analogdevicesinc/hdl</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,713</stars>
      <forks>1,585</forks>
      <addStars>26</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2684236?s=40&amp;v=4</avatar>
          <name>rkutty</name>
          <url>https://github.com/rkutty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5145146?s=40&amp;v=4</avatar>
          <name>acostina</name>
          <url>https://github.com/acostina</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6555884?s=40&amp;v=4</avatar>
          <name>ronagyl</name>
          <url>https://github.com/ronagyl</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/32593?s=40&amp;v=4</avatar>
          <name>larsclausen</name>
          <url>https://github.com/larsclausen</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/13637582?s=40&amp;v=4</avatar>
          <name>AndreiGrozav</name>
          <url>https://github.com/AndreiGrozav</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>vortexgpgpu/vortex</title>
      <link>https://github.com/vortexgpgpu/vortex</link>
      <description/>
      <guid>https://github.com/vortexgpgpu/vortex</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,613</stars>
      <forks>340</forks>
      <addStars>49</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2282163?s=40&amp;v=4</avatar>
          <name>tinebp</name>
          <url>https://github.com/tinebp</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/60236720?s=40&amp;v=4</avatar>
          <name>jaewon-lee-github</name>
          <url>https://github.com/jaewon-lee-github</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/81488614?s=40&amp;v=4</avatar>
          <name>borlaugg</name>
          <url>https://github.com/borlaugg</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/44707773?s=40&amp;v=4</avatar>
          <name>SantoshSrivatsan24</name>
          <url>https://github.com/SantoshSrivatsan24</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/22665322?s=40&amp;v=4</avatar>
          <name>Udit8348</name>
          <url>https://github.com/Udit8348</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>alexforencich/verilog-ethernet</title>
      <link>https://github.com/alexforencich/verilog-ethernet</link>
      <description>Verilog Ethernet components for FPGA implementation</description>
      <guid>https://github.com/alexforencich/verilog-ethernet</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,656</stars>
      <forks>781</forks>
      <addStars>39</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508807?s=40&amp;v=4</avatar>
          <name>alexforencich</name>
          <url>https://github.com/alexforencich</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/48435475?s=40&amp;v=4</avatar>
          <name>lomotos10</name>
          <url>https://github.com/lomotos10</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>nvdla/hw</title>
      <link>https://github.com/nvdla/hw</link>
      <description>RTL, Cmodel, and testbench for NVDLA</description>
      <guid>https://github.com/nvdla/hw</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,916</stars>
      <forks>606</forks>
      <addStars>11</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/997975?s=40&amp;v=4</avatar>
          <name>zdraw</name>
          <url>https://github.com/zdraw</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/87427?s=40&amp;v=4</avatar>
          <name>jwise</name>
          <url>https://github.com/jwise</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/15686911?s=40&amp;v=4</avatar>
          <name>shallyou</name>
          <url>https://github.com/shallyou</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/32145820?s=40&amp;v=4</avatar>
          <name>nvdsmith</name>
          <url>https://github.com/nvdsmith</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/33321613?s=40&amp;v=4</avatar>
          <name>xalogic-linus</name>
          <url>https://github.com/xalogic-linus</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>The-OpenROAD-Project/OpenROAD</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD</link>
      <description>OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/</description>
      <guid>https://github.com/The-OpenROAD-Project/OpenROAD</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,093</stars>
      <forks>697</forks>
      <addStars>65</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/761514?s=40&amp;v=4</avatar>
          <name>maliberty</name>
          <url>https://github.com/maliberty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43450810?s=40&amp;v=4</avatar>
          <name>eder-matheus</name>
          <url>https://github.com/eder-matheus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/34749589?s=40&amp;v=4</avatar>
          <name>jjcherry56</name>
          <url>https://github.com/jjcherry56</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/46405338?s=40&amp;v=4</avatar>
          <name>gadfort</name>
          <url>https://github.com/gadfort</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/56893454?s=40&amp;v=4</avatar>
          <name>osamahammad21</name>
          <url>https://github.com/osamahammad21</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>YosysHQ/picorv32</title>
      <link>https://github.com/YosysHQ/picorv32</link>
      <description>PicoRV32 - A Size-Optimized RISC-V CPU</description>
      <guid>https://github.com/YosysHQ/picorv32</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>3,609</stars>
      <forks>845</forks>
      <addStars>48</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/619764?s=40&amp;v=4</avatar>
          <name>cliffordwolf</name>
          <url>https://github.com/cliffordwolf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/70348?s=40&amp;v=4</avatar>
          <name>wallclimber21</name>
          <url>https://github.com/wallclimber21</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2194902?s=40&amp;v=4</avatar>
          <name>olofk</name>
          <url>https://github.com/olofk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3416?s=40&amp;v=4</avatar>
          <name>thoughtpolice</name>
          <url>https://github.com/thoughtpolice</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1768286?s=40&amp;v=4</avatar>
          <name>ldoolitt</name>
          <url>https://github.com/ldoolitt</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lnis-uofu/OpenFPGA</title>
      <link>https://github.com/lnis-uofu/OpenFPGA</link>
      <description>An Open-source FPGA IP Generator</description>
      <guid>https://github.com/lnis-uofu/OpenFPGA</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>975</stars>
      <forks>175</forks>
      <addStars>42</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11499826?s=40&amp;v=4</avatar>
          <name>tangxifan</name>
          <url>https://github.com/tangxifan</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6169914?s=40&amp;v=4</avatar>
          <name>ganeshgore</name>
          <url>https://github.com/ganeshgore</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43420516?s=40&amp;v=4</avatar>
          <name>BaudouinChauviere</name>
          <url>https://github.com/BaudouinChauviere</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>EttusResearch/uhd</title>
      <link>https://github.com/EttusResearch/uhd</link>
      <description>The USRPâ„¢ Hardware Driver Repository</description>
      <guid>https://github.com/EttusResearch/uhd</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,126</stars>
      <forks>705</forks>
      <addStars>14</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/184117?s=40&amp;v=4</avatar>
          <name>guruofquality</name>
          <url>https://github.com/guruofquality</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508035?s=40&amp;v=4</avatar>
          <name>mbr0wn</name>
          <url>https://github.com/mbr0wn</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/32272501?s=40&amp;v=4</avatar>
          <name>wordimont</name>
          <url>https://github.com/wordimont</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5640322?s=40&amp;v=4</avatar>
          <name>michael-west</name>
          <url>https://github.com/michael-west</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1406260?s=40&amp;v=4</avatar>
          <name>ncorgan</name>
          <url>https://github.com/ncorgan</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>