$date
	Sun Oct 23 03:01:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#224087
b10100 !
1"
#224090
b10100 &
b10100 %
1$
#224091
0"
#224094
b1010 &
b1010 %
#224098
b101 &
b101 %
#224102
b10000 &
b10000 %
#224106
b1000 &
b1000 %
#224110
b100 &
b100 %
#224114
b10 &
b10 %
#224118
b1 &
1#
b1 %
#224122
b0 &
b0 %
0#
0$
#1250277
b1101 !
1"
#1250278
b1101 &
b1101 %
1$
#1250279
0"
#1250282
b101000 &
b101000 %
#1250286
b10100 &
b10100 %
#1250290
b1010 &
b1010 %
#1250294
b101 &
b101 %
#1250298
b10000 &
b10000 %
#1250302
b1000 &
b1000 %
#1250306
b100 &
b100 %
#1250310
b10 &
b10 %
#1250314
b1 &
b1 %
1#
#1250318
b0 &
0#
b0 %
0$
#2273824
b111 !
1"
#2273826
b111 &
b111 %
1$
#2273827
0"
#2273830
b10110 &
b10110 %
#2273834
b1011 &
b1011 %
#2273838
b100010 &
b100010 %
#2273842
b10001 &
b10001 %
#2273846
b110100 &
b110100 %
#2273850
b11010 &
b11010 %
#2273854
b1101 &
b1101 %
#2273858
b101000 &
b101000 %
#2273862
b10100 &
b10100 %
#2273866
b1010 &
b1010 %
#2273870
b101 &
b101 %
#2273874
b10000 &
b10000 %
#2273878
b1000 &
b1000 %
#2273882
b100 &
b100 %
#2273886
b10 &
b10 %
#2273890
b1 &
b1 %
1#
#2273894
b0 &
0#
b0 %
0$
#4500012
