#!/usr/bin/env python3

from litex.soc.cores.cpu.vexriscv_bridge import VexRiscvBridge

import pythondata_cpu_vexriscv_smp;
import pythondata_cpu_vexriscv_bridge;

GGGGDDD

VexRiscvBridge.generate_default_configs()
