[{"DBLP title": "Dynamic Predication of Indirect Jumps.", "DBLP authors": ["Jos\u00e9 A. Joao", "Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Microarchitectures for Managing Chip Revenues under Process Variations.", "DBLP authors": ["Abhishek Das", "Serkan Ozdemir", "Gokhan Memik", "Joseph Zambreno", "Alok N. Choudhary"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Physical Register Reference Counting.", "DBLP authors": ["A. Roth"], "year": 2008, "MAG papers": [{"PaperId": 2097087176, "PaperTitle": "physical register reference counting", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of pennsylvania": 1.0}}], "source": "ES"}, {"DBLP title": "Logic-Based Distributed Routing for NoCs.", "DBLP authors": ["Jos\u00e9 Flich", "Jos\u00e9 Duato"], "year": 2008, "MAG papers": [{"PaperId": 2162924393, "PaperTitle": "logic based distributed routing for nocs", "Year": 2008, "CitationCount": 77, "EstimatedCitation": 111, "Affiliations": {"university of valencia": 2.0}}], "source": "ES"}, {"DBLP title": "Chameleon: A High Performance Flash/FRAM Hybrid Solid State Disk Architecture.", "DBLP authors": ["Jinhyuk Yoon", "Eyee Hyun Nam", "Yoon Jae Seong", "Hongseok Kim", "Bryan Suk Kim", "Sang Lyul Min", "Yookun Cho"], "year": 2008, "MAG papers": [{"PaperId": 2148980448, "PaperTitle": "chameleon a high performance flash fram hybrid solid state disk architecture", "Year": 2008, "CitationCount": 41, "EstimatedCitation": 72, "Affiliations": {"seoul national university": 7.0}}], "source": "ES"}, {"DBLP title": "Computing Accurate AVFs using ACE Analysis on Performance Models: A Rebuttal.", "DBLP authors": ["Arijit Biswas", "Paul Racunas", "Joel S. Emer", "Shubhendu S. Mukherjee"], "year": 2008, "MAG papers": [{"PaperId": 2147343854, "PaperTitle": "computing accurate avfs using ace analysis on performance models a rebuttal", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 55, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "Corollaries to Amdahl's Law for Energy.", "DBLP authors": ["Sangyeun Cho", "Rami G. Melhem"], "year": 2008, "MAG papers": [{"PaperId": 2117212672, "PaperTitle": "corollaries to amdahl s law for energy", "Year": 2008, "CitationCount": 94, "EstimatedCitation": 148, "Affiliations": {"university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "An Energy-Efficient Processor Architecture for Embedded Systems.", "DBLP authors": ["James D. Balfour", "William J. Dally", "David Black-Schaffer", "Vishal Parikh", "JongSoo Park"], "year": 2008, "MAG papers": [{"PaperId": 2128765420, "PaperTitle": "an energy efficient processor architecture for embedded systems", "Year": 2008, "CitationCount": 62, "EstimatedCitation": 97, "Affiliations": {"stanford university": 5.0}}], "source": "ES"}, {"DBLP title": "Pipelined Architecture for Multi-String Matching.", "DBLP authors": ["Derek Chi-Wai Pao", "Wei Lin", "Bin Liu"], "year": 2008, "MAG papers": [{"PaperId": 2131473773, "PaperTitle": "pipelined architecture for multi string matching", "Year": 2008, "CitationCount": 37, "EstimatedCitation": 50, "Affiliations": {"city university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "Randomized Partially-Minimal Routing on Three-Dimensional Mesh Networks.", "DBLP authors": ["Rohit Sunkam Ramanujam", "Bill Lin"], "year": 2008, "MAG papers": [{"PaperId": 2150201585, "PaperTitle": "randomized partially minimal routing on three dimensional mesh networks", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Hierarchical Instruction Register Organization.", "DBLP authors": ["David Black-Schaffer", "James D. Balfour", "William J. Dally", "Vishal Parikh", "JongSoo Park"], "year": 2008, "MAG papers": [{"PaperId": 2152712537, "PaperTitle": "hierarchical instruction register organization", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"stanford university": 5.0}}], "source": "ES"}, {"DBLP title": "A Parallel Deadlock Detection Algorithm with O(1) Overall Run-time Complexity.", "DBLP authors": ["Jaehwan John Lee", "Xiang Xiao"], "year": 2008, "MAG papers": [{"PaperId": 2088637555, "PaperTitle": "a parallel deadlock detection algorithm with o 1 overall run time complexity", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indiana university purdue university indianapolis": 2.0}}], "source": "ES"}, {"DBLP title": "Beyond Fat-tree: Unidirectional Load--Balanced Multistage Interconnection Network.", "DBLP authors": ["Crisp\u00edn G\u00f3mez Requena", "Francisco Gilabert Villam\u00f3n", "Mar\u00eda Engracia G\u00f3mez", "Pedro L\u00f3pez", "Jos\u00e9 Duato"], "year": 2008, "MAG papers": [{"PaperId": 2138751028, "PaperTitle": "beyond fat tree unidirectional load balanced multistage interconnection network", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Transaction-Aware Network-on-Chip Resource Reservation.", "DBLP authors": ["Zheng Li", "Changyun Zhu", "Li Shang", "Robert P. Dick", "Yihe Sun"], "year": 2008, "MAG papers": [{"PaperId": 1980979058, "PaperTitle": "transaction aware network on chip resource reservation", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"northwestern university": 1.0, "university of colorado boulder": 1.0, "queen s university": 1.0, "tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "Proactive Use of Shared L3 Caches to Enhance Cache Communications in Multi-Core Processors.", "DBLP authors": ["Sevin Fide", "Stephen F. Jenks"], "year": 2008, "MAG papers": [{"PaperId": 2156404641, "PaperTitle": "proactive use of shared l3 caches to enhance cache communications in multi core processors", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "BENoC: A Bus-Enhanced Network on-Chip for a Power Efficient CMP.", "DBLP authors": ["Isask'har Walter", "Israel Cidon", "Avinoam Kolodny"], "year": 2008, "MAG papers": [{"PaperId": 1965491983, "PaperTitle": "benoc a bus enhanced network on chip for a power efficient cmp", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"technion israel institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "DDMR: Dynamic and Scalable Dual Modular Redundancy with Short Validation Intervals.", "DBLP authors": ["Amit Golander", "Shlomo Weiss", "Ronny Ronen"], "year": 2008, "MAG papers": [{"PaperId": 2133507530, "PaperTitle": "ddmr dynamic and scalable dual modular redundancy with short validation intervals", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"tel aviv university": 2.0, "intel": 1.0}}], "source": "ES"}]