(S (NP (DT This) (NN study)) (VP (VBZ proposes) (NP (NP (DT a) (JJ logic) (NN architecture)) (PP (IN for) (NP (NP (DT the) (ADJP (ADJP (NN high-speed)) (CC and) (ADJP (NN power) (RB efficiently))) (NN training)) (PP (IN of) (NP (NP (DT a) (NN gradient) (VBG boosting) (NN decision) (JJ tree) (NN model)) (PP (IN of) (NP (JJ binary) (NN classification))))))))) (. .))
(S (NP (PRP We)) (VP (VP (VBD implemented) (NP (DT the) (VBN proposed) (JJ logic) (NN architecture)) (PP (IN on) (NP (DT an) (NNP FPGA)))) (CC and) (VP (VBN compared) (NP (NP (NN training) (NN time)) (CC and) (NP (NN power) (NN efficiency))) (PP (IN with) (NP (NP (CD three) (JJ general) (NNP GBDT) (NN software) (NNS libraries)) (VP (VBG using) (NP (NNP CPU) (CC and) (NNP GPU))))))) (. .))
(S (NP (NP (DT The) (NN training) (NN speed)) (PP (IN of) (NP (NP (DT the) (JJ logic) (NN architecture)) (PP (IN on) (NP (DT the) (NNP FPGA)))))) (VP (VBD was) (ADJP (ADJP (QP (JJ 26-259) (NNS times)) (RBR faster)) (PP (IN than) (NP (DT the) (NN software) (NNS libraries))))) (. .))
(S (NP (NP (DT The) (NN power) (NN efficiency)) (PP (IN of) (NP (DT the) (JJ logic) (NN architecture)))) (VP (VBD was) (ADJP (ADJP (NP (QP (CD 90-1,104) (NNS times))) (JJR higher)) (PP (IN than) (NP (DT the) (NN software) (NNS libraries))))) (. .))
(S (NP (DT The) (NNS results)) (VP (VBP show) (SBAR (IN that) (S (NP (DT the) (JJ logic) (NN architecture)) (VP (NNS suits) (PP (IN for) (NP (ADJP (NN high-performance) (CC and) (NN edge)) (NN computing))))))) (. .))
