stall.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/stall_0/stall.v,
stall_0.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/stall_0/sim/stall_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
