# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../4_Bit_Adder_Subtractor.srcs/sources_1/new/full_adder.vhd" \
"../../../../4_Bit_Adder_Subtractor.srcs/sim_1/new/full_adder_TB.vhd" \

# Do not sort compile order
nosort
