$date
	Sat Oct 22 22:42:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#95455
b10110 !
1"
#95458
b10110 &
b10110 %
1$
#95459
0"
#95462
b1011 &
b1011 %
#95466
b100010 &
b100010 %
#95470
b10001 &
b10001 %
#95474
b110100 &
b110100 %
#95478
b11010 &
b11010 %
#95482
b1101 &
b1101 %
#95486
b101000 &
b101000 %
#95490
b10100 &
b10100 %
#95494
b1010 &
b1010 %
#95498
b101 &
b101 %
#95502
b10000 &
b10000 %
#95506
b1000 &
b1000 %
#95510
b100 &
b100 %
#95514
b10 &
b10 %
#95518
b1 &
1#
b1 %
#95522
b0 &
b0 %
0#
0$
#1158819
b10010 !
1"
#1158822
b10010 &
b10010 %
1$
#1158823
0"
#1158826
b1001 &
b1001 %
#1158830
b11100 &
b11100 %
#1158834
b1110 &
b1110 %
#1158838
b111 &
b111 %
#1158842
b10110 &
b10110 %
#1158846
b1011 &
b1011 %
#1158850
b100010 &
b100010 %
#1158854
b10001 &
b10001 %
#1158858
b110100 &
b110100 %
#1158862
b11010 &
b11010 %
#1158866
b1101 &
b1101 %
#1158870
b101000 &
b101000 %
#1158874
b10100 &
b10100 %
#1158878
b1010 &
b1010 %
#1158882
b101 &
b101 %
#1158886
b10000 &
b10000 %
#1158890
b1000 &
b1000 %
#1158894
b100 &
b100 %
#1158898
b10 &
b10 %
#1158902
b1 &
1#
b1 %
#1158906
b0 &
b0 %
0#
0$
#2161779
b10 !
1"
#2161782
b10 &
b10 %
1$
#2161783
0"
#2161786
b1 &
b1 %
1#
#2161790
b0 &
0#
b0 %
0$
#4500012
