DSCH3
VERSION 10/20/2024 4:14:01 PM
BB(25,0,114,50)
SYM  #xor2
BB(40,0,75,20)
TITLE 57 10  #^
MODEL 602
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(40,5,0.000,0.000)a
PIN(40,15,0.000,0.000)b
PIN(75,10,0.090,0.070)out
LIG(48,17,44,20)
LIG(52,17,48,20)
LIG(68,10,75,10)
LIG(67,12,64,16)
LIG(68,10,67,12)
LIG(67,8,68,10)
LIG(64,4,67,8)
LIG(59,1,64,4)
LIG(64,16,59,19)
LIG(59,19,48,20)
LIG(48,0,59,1)
LIG(54,13,52,17)
LIG(48,0,52,3)
LIG(52,3,54,7)
LIG(54,7,55,10)
LIG(55,10,54,13)
LIG(44,0,48,3)
LIG(48,3,50,7)
LIG(50,7,51,10)
LIG(51,10,50,13)
LIG(50,13,48,17)
LIG(40,5,49,5)
LIG(40,15,49,15)
VLG  xor xor2(out,a,b);
FSYM
SYM  #xor2
BB(40,30,75,50)
TITLE 57 40  #^
MODEL 602
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(40,35,0.000,0.000)a
PIN(40,45,0.000,0.000)b
PIN(75,40,0.090,0.070)out
LIG(48,47,44,50)
LIG(52,47,48,50)
LIG(68,40,75,40)
LIG(67,42,64,46)
LIG(68,40,67,42)
LIG(67,38,68,40)
LIG(64,34,67,38)
LIG(59,31,64,34)
LIG(64,46,59,49)
LIG(59,49,48,50)
LIG(48,30,59,31)
LIG(54,43,52,47)
LIG(48,30,52,33)
LIG(52,33,54,37)
LIG(54,37,55,40)
LIG(55,40,54,43)
LIG(44,30,48,33)
LIG(48,33,50,37)
LIG(50,37,51,40)
LIG(51,40,50,43)
LIG(50,43,48,47)
LIG(40,35,49,35)
LIG(40,45,49,45)
VLG  xor xor2(out,a,b);
FSYM
SYM  #xor2
BB(75,15,110,35)
TITLE 92 25  #^
MODEL 602
PROP                                                                                                                                   
REC(-5,0,0,0, )
VIS 0
PIN(75,20,0.000,0.000)a
PIN(75,30,0.000,0.000)b
PIN(110,25,0.090,0.070)out
LIG(83,32,79,35)
LIG(87,32,83,35)
LIG(103,25,110,25)
LIG(102,27,99,31)
LIG(103,25,102,27)
LIG(102,23,103,25)
LIG(99,19,102,23)
LIG(94,16,99,19)
LIG(99,31,94,34)
LIG(94,34,83,35)
LIG(83,15,94,16)
LIG(89,28,87,32)
LIG(83,15,87,18)
LIG(87,18,89,22)
LIG(89,22,90,25)
LIG(90,25,89,28)
LIG(79,15,83,18)
LIG(83,18,85,22)
LIG(85,22,86,25)
LIG(86,25,85,28)
LIG(85,28,83,32)
LIG(75,20,84,20)
LIG(75,30,84,30)
VLG  xor xor2(out,a,b);
FSYM
SYM  #clock
BB(25,2,40,8)
TITLE 30 5  #clock1
MODEL 69
PROP   10.000 10.000                                                                                                                               
REC(27,3,6,4,r)
VIS 1
PIN(40,5,0.030,0.070)D
LIG(35,5,40,5)
LIG(30,3,28,3)
LIG(34,3,32,3)
LIG(35,2,35,8)
LIG(25,8,25,2)
LIG(30,7,30,3)
LIG(32,3,32,7)
LIG(32,7,30,7)
LIG(28,7,26,7)
LIG(28,3,28,7)
LIG(35,8,25,8)
LIG(35,2,25,2)
FSYM
SYM  #clock
BB(25,12,40,18)
TITLE 30 15  #clock2
MODEL 69
PROP   20.000 20.000                                                                                                                               
REC(27,13,6,4,r)
VIS 1
PIN(40,15,1.500,0.070)C
LIG(35,15,40,15)
LIG(30,13,28,13)
LIG(34,13,32,13)
LIG(35,12,35,18)
LIG(25,18,25,12)
LIG(30,17,30,13)
LIG(32,13,32,17)
LIG(32,17,30,17)
LIG(28,17,26,17)
LIG(28,13,28,17)
LIG(35,18,25,18)
LIG(35,12,25,12)
FSYM
SYM  #clock
BB(25,32,40,38)
TITLE 30 35  #clock3
MODEL 69
PROP   40.000 40.000                                                                                                                               
REC(27,33,6,4,r)
VIS 1
PIN(40,35,1.500,0.070)B
LIG(35,35,40,35)
LIG(30,33,28,33)
LIG(34,33,32,33)
LIG(35,32,35,38)
LIG(25,38,25,32)
LIG(30,37,30,33)
LIG(32,33,32,37)
LIG(32,37,30,37)
LIG(28,37,26,37)
LIG(28,33,28,37)
LIG(35,38,25,38)
LIG(35,32,25,32)
FSYM
SYM  #clock
BB(25,42,40,48)
TITLE 30 45  #clock4
MODEL 69
PROP   80.000 80.000                                                                                                                               
REC(27,43,6,4,r)
VIS 1
PIN(40,45,1.500,0.070)A
LIG(35,45,40,45)
LIG(30,43,28,43)
LIG(34,43,32,43)
LIG(35,42,35,48)
LIG(25,48,25,42)
LIG(30,47,30,43)
LIG(32,43,32,47)
LIG(32,47,30,47)
LIG(28,47,26,47)
LIG(28,43,28,47)
LIG(35,48,25,48)
LIG(35,42,25,42)
FSYM
SYM  #light
BB(108,10,114,24)
TITLE 110 24  #output
MODEL 49
PROP                                                                                                                                   
REC(109,11,4,4,r)
VIS 1
PIN(110,25,0.000,0.000)output
LIG(113,16,113,11)
LIG(113,11,112,10)
LIG(109,11,109,16)
LIG(112,21,112,18)
LIG(111,21,114,21)
LIG(111,23,113,21)
LIG(112,23,114,21)
LIG(108,18,114,18)
LIG(110,18,110,25)
LIG(108,16,108,18)
LIG(114,16,108,16)
LIG(114,18,114,16)
LIG(110,10,109,11)
LIG(112,10,110,10)
FSYM
LIG(75,10,75,20)
LIG(75,30,75,40)
FFIG D:\download\VLSI1\DSCH1\DSCH\examples\xor4_lan4.sch
