Analysis & Elaboration report for procesador-pipeline
Tue May 10 23:56:33 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: procesador_pipeline:procesador|mux_2to1:mux_pc
  5. Parameter Settings for User Entity Instance: procesador_pipeline:procesador|mux_4to1:mux_RR1
  6. Parameter Settings for User Entity Instance: procesador_pipeline:procesador|mux_2to1:mux_RR2
  7. Parameter Settings for User Entity Instance: procesador_pipeline:procesador|mux_4to1:mux_RR3
  8. Parameter Settings for User Entity Instance: procesador_pipeline:procesador|mux_2to1:mux_alu
  9. Parameter Settings for User Entity Instance: procesador_pipeline:procesador|mux_2to1:mux_wb
 10. Analysis & Elaboration Settings
 11. Port Connectivity Checks: "procesador_pipeline:procesador|segment_ex_mem:ex_mem"
 12. Port Connectivity Checks: "procesador_pipeline:procesador|alu:alu"
 13. Port Connectivity Checks: "procesador_pipeline:procesador|mux_4to1:mux_RR3"
 14. Port Connectivity Checks: "procesador_pipeline:procesador|control_unit:control"
 15. Port Connectivity Checks: "procesador_pipeline:procesador|adder:add_pc"
 16. Port Connectivity Checks: "procesador_pipeline:procesador|pc_register:pc"
 17. Analysis & Elaboration Messages
 18. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Tue May 10 23:56:33 2022       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; procesador-pipeline                         ;
; Top-level Entity Name         ; testbench                                   ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador_pipeline:procesador|mux_2to1:mux_pc ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador_pipeline:procesador|mux_4to1:mux_RR1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador_pipeline:procesador|mux_2to1:mux_RR2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador_pipeline:procesador|mux_4to1:mux_RR3 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador_pipeline:procesador|mux_2to1:mux_alu ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador_pipeline:procesador|mux_2to1:mux_wb ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                            ;
+---------------------------------------------------------------------------------+--------------------+---------------------+
; Option                                                                          ; Setting            ; Default Value       ;
+---------------------------------------------------------------------------------+--------------------+---------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                     ;
; Top-level entity name                                                           ; testbench          ; procesador-pipeline ;
; Family name                                                                     ; Cyclone V          ; Cyclone V           ;
; Use smart compilation                                                           ; Off                ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                  ;
; Enable compact report table                                                     ; Off                ; Off                 ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                 ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                 ;
; Preserve fewer node names                                                       ; On                 ; On                  ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable              ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                                        ; Auto               ; Auto                ;
; Safe State Machine                                                              ; Off                ; Off                 ;
; Extract Verilog State Machines                                                  ; On                 ; On                  ;
; Extract VHDL State Machines                                                     ; On                 ; On                  ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                  ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                  ;
; Parallel Synthesis                                                              ; On                 ; On                  ;
; DSP Block Balancing                                                             ; Auto               ; Auto                ;
; NOT Gate Push-Back                                                              ; On                 ; On                  ;
; Power-Up Don't Care                                                             ; On                 ; On                  ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                  ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                 ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                 ;
; Ignore SOFT Buffers                                                             ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                 ;
; Optimization Technique                                                          ; Balanced           ; Balanced            ;
; Carry Chain Length                                                              ; 70                 ; 70                  ;
; Auto Carry Chains                                                               ; On                 ; On                  ;
; Auto Open-Drain Pins                                                            ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                 ;
; Auto ROM Replacement                                                            ; On                 ; On                  ;
; Auto RAM Replacement                                                            ; On                 ; On                  ;
; Auto DSP Block Replacement                                                      ; On                 ; On                  ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                  ;
; Strict RAM Replacement                                                          ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                               ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                 ;
; Auto Resource Sharing                                                           ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                  ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                 ;
; Timing-Driven Synthesis                                                         ; On                 ; On                  ;
; Report Parameter Settings                                                       ; On                 ; On                  ;
; Report Source Assignments                                                       ; On                 ; On                  ;
; Report Connectivity Checks                                                      ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                 ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                   ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation  ;
; HDL message level                                                               ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                 ;
; Clock MUX Protection                                                            ; On                 ; On                  ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                 ;
; Block Design Naming                                                             ; Auto               ; Auto                ;
; SDC constraint protection                                                       ; Off                ; Off                 ;
; Synthesis Effort                                                                ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                  ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                  ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                 ;
+---------------------------------------------------------------------------------+--------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador_pipeline:procesador|segment_ex_mem:ex_mem"                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; MemRead_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador_pipeline:procesador|alu:alu"                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; flagZ ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador_pipeline:procesador|mux_4to1:mux_RR3" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador_pipeline:procesador|control_unit:control"                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; JumpI  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; JumpCI ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; JumpCD ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador_pipeline:procesador|adder:add_pc" ;
+----------+-------+----------+-------------------------------------------+
; Port     ; Type  ; Severity ; Details                                   ;
+----------+-------+----------+-------------------------------------------+
; B[31..1] ; Input ; Info     ; Stuck at GND                              ;
; B[0]     ; Input ; Info     ; Stuck at VCC                              ;
+----------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador_pipeline:procesador|pc_register:pc" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                    ;
+------+-------+----------+-------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue May 10 23:56:13 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off procesador-pipeline -c procesador-pipeline --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/arqui-1/procesador-pipeline/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.sv
    Info (12023): Found entity 1: sign_extend File: C:/arqui-1/procesador-pipeline/sign_extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jump_unit.sv
    Info (12023): Found entity 1: jump_unit File: C:/arqui-1/procesador-pipeline/jump_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoryaccess.sv
    Info (12023): Found entity 1: memoryAccess File: C:/arqui-1/procesador-pipeline/memoryAccess.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memorycontroller.sv
    Info (12023): Found entity 1: memoryController File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dmem_ram.sv
    Info (12023): Found entity 1: dmem_ram File: C:/arqui-1/procesador-pipeline/dmem_ram.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dmem_rom.sv
    Info (12023): Found entity 1: dmem_rom File: C:/arqui-1/procesador-pipeline/dmem_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem File: C:/arqui-1/procesador-pipeline/imem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1.sv
    Info (12023): Found entity 1: mux_2to1 File: C:/arqui-1/procesador-pipeline/mux_2to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4to1.sv
    Info (12023): Found entity 1: mux_4to1 File: C:/arqui-1/procesador-pipeline/mux_4to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_register.sv
    Info (12023): Found entity 1: pc_register File: C:/arqui-1/procesador-pipeline/pc_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment_ex_mem.sv
    Info (12023): Found entity 1: segment_ex_mem File: C:/arqui-1/procesador-pipeline/segment_ex_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment_id_ex.sv
    Info (12023): Found entity 1: segment_id_ex File: C:/arqui-1/procesador-pipeline/segment_id_ex.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment_if_id.sv
    Info (12023): Found entity 1: segment_if_id File: C:/arqui-1/procesador-pipeline/segment_if_id.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment_mem_wb.sv
    Info (12023): Found entity 1: segment_mem_wb File: C:/arqui-1/procesador-pipeline/segment_mem_wb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/arqui-1/procesador-pipeline/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: control_unit File: C:/arqui-1/procesador-pipeline/control_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file procesador_pipeline.sv
    Info (12023): Found entity 1: procesador_pipeline File: C:/arqui-1/procesador-pipeline/procesador_pipeline.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: register_file File: C:/arqui-1/procesador-pipeline/register_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/arqui-1/procesador-pipeline/testbench.sv Line: 1
Info (12127): Elaborating entity "testbench" for the top level hierarchy
Warning (10755): Verilog HDL warning at testbench.sv(10): assignments to clk create a combinational loop File: C:/arqui-1/procesador-pipeline/testbench.sv Line: 10
Info (12128): Elaborating entity "procesador_pipeline" for hierarchy "procesador_pipeline:procesador" File: C:/arqui-1/procesador-pipeline/testbench.sv Line: 6
Info (12128): Elaborating entity "pc_register" for hierarchy "procesador_pipeline:procesador|pc_register:pc" File: C:/arqui-1/procesador-pipeline/procesador_pipeline.sv Line: 38
Warning (10036): Verilog HDL or VHDL warning at pc_register.sv(10): object "pc_temp" assigned a value but never read File: C:/arqui-1/procesador-pipeline/pc_register.sv Line: 10
Info (12128): Elaborating entity "adder" for hierarchy "procesador_pipeline:procesador|adder:add_pc" File: C:/arqui-1/procesador-pipeline/procesador_pipeline.sv Line: 40
Info (12128): Elaborating entity "mux_2to1" for hierarchy "procesador_pipeline:procesador|mux_2to1:mux_pc" File: C:/arqui-1/procesador-pipeline/procesador_pipeline.sv Line: 42
Info (12128): Elaborating entity "segment_if_id" for hierarchy "procesador_pipeline:procesador|segment_if_id:if_id" File: C:/arqui-1/procesador-pipeline/procesador_pipeline.sv Line: 48
Info (12128): Elaborating entity "control_unit" for hierarchy "procesador_pipeline:procesador|control_unit:control" File: C:/arqui-1/procesador-pipeline/procesador_pipeline.sv Line: 54
Info (10041): Inferred latch for "RegWrite" at control_unit.sv(156) File: C:/arqui-1/procesador-pipeline/control_unit.sv Line: 156
Info (10041): Inferred latch for "MemWrite" at control_unit.sv(156) File: C:/arqui-1/procesador-pipeline/control_unit.sv Line: 156
Info (10041): Inferred latch for "MemRead" at control_unit.sv(156) File: C:/arqui-1/procesador-pipeline/control_unit.sv Line: 156
Info (10041): Inferred latch for "MemToReg" at control_unit.sv(156) File: C:/arqui-1/procesador-pipeline/control_unit.sv Line: 156
Info (10041): Inferred latch for "RegSrc1[0]" at control_unit.sv(156) File: C:/arqui-1/procesador-pipeline/control_unit.sv Line: 156
Info (10041): Inferred latch for "RegSrc1[1]" at control_unit.sv(156) File: C:/arqui-1/procesador-pipeline/control_unit.sv Line: 156
Info (10041): Inferred latch for "RegDtn[0]" at control_unit.sv(156) File: C:/arqui-1/procesador-pipeline/control_unit.sv Line: 156
Info (10041): Inferred latch for "RegDtn[1]" at control_unit.sv(156) File: C:/arqui-1/procesador-pipeline/control_unit.sv Line: 156
Info (10041): Inferred latch for "ImmSrc[0]" at control_unit.sv(156) File: C:/arqui-1/procesador-pipeline/control_unit.sv Line: 156
Info (10041): Inferred latch for "ImmSrc[1]" at control_unit.sv(156) File: C:/arqui-1/procesador-pipeline/control_unit.sv Line: 156
Info (10041): Inferred latch for "ALUOp[0]" at control_unit.sv(156) File: C:/arqui-1/procesador-pipeline/control_unit.sv Line: 156
Info (10041): Inferred latch for "ALUOp[1]" at control_unit.sv(156) File: C:/arqui-1/procesador-pipeline/control_unit.sv Line: 156
Info (10041): Inferred latch for "ALUOp[2]" at control_unit.sv(156) File: C:/arqui-1/procesador-pipeline/control_unit.sv Line: 156
Info (10041): Inferred latch for "ALUSrc" at control_unit.sv(156) File: C:/arqui-1/procesador-pipeline/control_unit.sv Line: 156
Info (10041): Inferred latch for "JumpCD" at control_unit.sv(156) File: C:/arqui-1/procesador-pipeline/control_unit.sv Line: 156
Info (10041): Inferred latch for "JumpCI" at control_unit.sv(156) File: C:/arqui-1/procesador-pipeline/control_unit.sv Line: 156
Info (10041): Inferred latch for "JumpI" at control_unit.sv(156) File: C:/arqui-1/procesador-pipeline/control_unit.sv Line: 156
Info (10041): Inferred latch for "RegSrc2" at control_unit.sv(118) File: C:/arqui-1/procesador-pipeline/control_unit.sv Line: 118
Info (12128): Elaborating entity "mux_4to1" for hierarchy "procesador_pipeline:procesador|mux_4to1:mux_RR1" File: C:/arqui-1/procesador-pipeline/procesador_pipeline.sv Line: 57
Info (12128): Elaborating entity "mux_2to1" for hierarchy "procesador_pipeline:procesador|mux_2to1:mux_RR2" File: C:/arqui-1/procesador-pipeline/procesador_pipeline.sv Line: 59
Info (12128): Elaborating entity "sign_extend" for hierarchy "procesador_pipeline:procesador|sign_extend:sign_extend" File: C:/arqui-1/procesador-pipeline/procesador_pipeline.sv Line: 63
Info (12128): Elaborating entity "register_file" for hierarchy "procesador_pipeline:procesador|register_file:register_file" File: C:/arqui-1/procesador-pipeline/procesador_pipeline.sv Line: 65
Info (12128): Elaborating entity "segment_id_ex" for hierarchy "procesador_pipeline:procesador|segment_id_ex:id_ex" File: C:/arqui-1/procesador-pipeline/procesador_pipeline.sv Line: 72
Info (12128): Elaborating entity "alu" for hierarchy "procesador_pipeline:procesador|alu:alu" File: C:/arqui-1/procesador-pipeline/procesador_pipeline.sv Line: 80
Info (12128): Elaborating entity "segment_ex_mem" for hierarchy "procesador_pipeline:procesador|segment_ex_mem:ex_mem" File: C:/arqui-1/procesador-pipeline/procesador_pipeline.sv Line: 87
Info (12128): Elaborating entity "memoryAccess" for hierarchy "procesador_pipeline:procesador|memoryAccess:memory" File: C:/arqui-1/procesador-pipeline/procesador_pipeline.sv Line: 92
Info (12128): Elaborating entity "memoryController" for hierarchy "procesador_pipeline:procesador|memoryAccess:memory|memoryController:memoryControllerUnit" File: C:/arqui-1/procesador-pipeline/memoryAccess.sv Line: 9
Info (10041): Inferred latch for "mapAddressRAM[0]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[1]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[2]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[3]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[4]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[5]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[6]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[7]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[8]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[9]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[10]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[11]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[12]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[13]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[14]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[15]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[16]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[17]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[18]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[19]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[20]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[21]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[22]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[23]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[24]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[25]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[26]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[27]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[28]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[29]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[30]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressRAM[31]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[0]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[1]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[2]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[3]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[4]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[5]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[6]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[7]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[8]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[9]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[10]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[11]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[12]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[13]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[14]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[15]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[16]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[17]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[18]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[19]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[20]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[21]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[22]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[23]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[24]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[25]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[26]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[27]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[28]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[29]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[30]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "mapAddressROM[31]" at memoryController.sv(30) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 30
Info (10041): Inferred latch for "instruction[0]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[1]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[2]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[3]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[4]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[5]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[6]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[7]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[8]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[9]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[10]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[11]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[12]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[13]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[14]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[15]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[16]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[17]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[18]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[19]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[20]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[21]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[22]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[23]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[24]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[25]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[26]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[27]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[28]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[29]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[30]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "instruction[31]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[0]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[1]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[2]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[3]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[4]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[5]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[6]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[7]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[8]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[9]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[10]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[11]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[12]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[13]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[14]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[15]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[16]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[17]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[18]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[19]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[20]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[21]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[22]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[23]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[24]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[25]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[26]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[27]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[28]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[29]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[30]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (10041): Inferred latch for "mapAddressInstructions[31]" at memoryController.sv(16) File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 16
Info (12128): Elaborating entity "dmem_ram" for hierarchy "procesador_pipeline:procesador|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_ram:ram" File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 8
Warning (10230): Verilog HDL assignment warning at dmem_ram.sv(11): truncated value with size 63 to match size of target (32) File: C:/arqui-1/procesador-pipeline/dmem_ram.sv Line: 11
Warning (10175): Verilog HDL warning at dmem_ram.sv(27): ignoring unsupported system task File: C:/arqui-1/procesador-pipeline/dmem_ram.sv Line: 27
Info (12128): Elaborating entity "dmem_rom" for hierarchy "procesador_pipeline:procesador|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom" File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 9
Warning (10850): Verilog HDL warning at dmem_rom.sv(12): number of words (4) in memory file does not match the number of elements in the address range [0:8099] File: C:/arqui-1/procesador-pipeline/dmem_rom.sv Line: 12
Warning (10030): Net "dmem_ROM.data_a" at dmem_rom.sv(4) has no driver or initial value, using a default initial value '0' File: C:/arqui-1/procesador-pipeline/dmem_rom.sv Line: 4
Warning (10030): Net "dmem_ROM.waddr_a" at dmem_rom.sv(4) has no driver or initial value, using a default initial value '0' File: C:/arqui-1/procesador-pipeline/dmem_rom.sv Line: 4
Warning (10030): Net "dmem_ROM.we_a" at dmem_rom.sv(4) has no driver or initial value, using a default initial value '0' File: C:/arqui-1/procesador-pipeline/dmem_rom.sv Line: 4
Info (12128): Elaborating entity "imem" for hierarchy "procesador_pipeline:procesador|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom" File: C:/arqui-1/procesador-pipeline/memoryController.sv Line: 10
Warning (10850): Verilog HDL warning at imem.sv(12): number of words (4) in memory file does not match the number of elements in the address range [0:399] File: C:/arqui-1/procesador-pipeline/imem.sv Line: 12
Warning (10030): Net "imem_ROM.data_a" at imem.sv(4) has no driver or initial value, using a default initial value '0' File: C:/arqui-1/procesador-pipeline/imem.sv Line: 4
Warning (10030): Net "imem_ROM.waddr_a" at imem.sv(4) has no driver or initial value, using a default initial value '0' File: C:/arqui-1/procesador-pipeline/imem.sv Line: 4
Warning (10030): Net "imem_ROM.we_a" at imem.sv(4) has no driver or initial value, using a default initial value '0' File: C:/arqui-1/procesador-pipeline/imem.sv Line: 4
Info (12128): Elaborating entity "segment_mem_wb" for hierarchy "procesador_pipeline:procesador|segment_mem_wb:mem_wb" File: C:/arqui-1/procesador-pipeline/procesador_pipeline.sv Line: 98
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND File: C:/arqui-1/procesador-pipeline/testbench.sv Line: 3
Info (144001): Generated suppressed messages file C:/arqui-1/procesador-pipeline/output_files/procesador-pipeline.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4766 megabytes
    Info: Processing ended: Tue May 10 23:56:33 2022
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:41


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/arqui-1/procesador-pipeline/output_files/procesador-pipeline.map.smsg.


