# //  ModelSim SE-64 2021.3 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do top.do
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:33:42 on Feb 18,2025
# vlog -reportprogress 300 ../Src/vidya_controller.sv ../Src/scrn_pos.sv ../Src/vram.sv ../Src/dvi_generator.sv ../Src/tmds_encoder.sv ../Src/serializer.sv ../Test/top_tb.sv 
# -- Compiling module vidya
# -- Compiling module scrn_pos
# -- Compiling module videoRam
# -- Compiling module dvi_generator
# -- Compiling module tmds_encoder
# -- Compiling module serializer
# -- Compiling module stimulus
# ** Error: ../Test/top_tb.sv(10): (vlog-2730) Undefined variable: 'writeEn'.
# ** Error: ../Test/top_tb.sv(11): (vlog-2730) Undefined variable: 'readEn'.
# End time: 16:33:42 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/modeltech64_2021.3/win64/vlog failed.
# Error in macro ./top.do line 30
# C:/modeltech64_2021.3/win64/vlog failed.
#     while executing
# "vlog ../Src/vidya_controller.sv ../Src/scrn_pos.sv ../Src/vram.sv ../Src/dvi_generator.sv ../Src/tmds_encoder.sv ../Src/serializer.sv ../Test/top_tb.s..."
do top.do
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:34:17 on Feb 18,2025
# vlog -reportprogress 300 ../Src/vidya_controller.sv ../Src/scrn_pos.sv ../Src/vram.sv ../Src/dvi_generator.sv ../Src/tmds_encoder.sv ../Src/serializer.sv ../Test/top_tb.sv 
# -- Compiling module vidya
# -- Compiling module scrn_pos
# -- Compiling module videoRam
# -- Compiling module dvi_generator
# -- Compiling module tmds_encoder
# -- Compiling module serializer
# -- Compiling module stimulus
# 
# Top level modules:
# 	stimulus
# End time: 16:34:17 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.stimulus 
# Start time: 16:34:17 on Feb 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.stimulus(fast)
# Loading work.vidya(fast)
# Loading work.scrn_pos(fast)
# Loading work.videoRam(fast)
# Loading work.dvi_generator(fast)
# Loading work.tmds_encoder(fast)
# Loading work.serializer(fast)
# .main_pane.list.interior.cs.body
# .main_pane.wave.interior.cs.body.pw.wf
do top.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is npfan@N-1-1-7.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:35:31 on Feb 18,2025
# vlog -reportprogress 300 ../Src/vidya_controller.sv ../Src/scrn_pos.sv ../Src/vram.sv ../Src/dvi_generator.sv ../Src/tmds_encoder.sv ../Src/serializer.sv ../Test/top_tb.sv 
# -- Compiling module vidya
# -- Compiling module scrn_pos
# -- Compiling module videoRam
# -- Compiling module dvi_generator
# -- Compiling module tmds_encoder
# -- Compiling module serializer
# -- Compiling module stimulus
# 
# Top level modules:
# 	stimulus
# End time: 16:35:31 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:35:31 on Feb 18,2025, Elapsed time: 0:01:14
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.stimulus 
# Start time: 16:35:31 on Feb 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.stimulus(fast)
# Loading work.vidya(fast)
# Loading work.scrn_pos(fast)
# Loading work.videoRam(fast)
# Loading work.dvi_generator(fast)
# Loading work.tmds_encoder(fast)
# Loading work.serializer(fast)
# .main_pane.list.interior.cs.body
# .main_pane.wave.interior.cs.body.pw.wf
do top.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is npfan@N-1-1-7.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:36:34 on Feb 18,2025
# vlog -reportprogress 300 ../Src/vidya_controller.sv ../Src/scrn_pos.sv ../Src/vram.sv ../Src/dvi_generator.sv ../Src/tmds_encoder.sv ../Src/serializer.sv ../Test/top_tb.sv 
# -- Compiling module vidya
# -- Compiling module scrn_pos
# -- Compiling module videoRam
# -- Compiling module dvi_generator
# -- Compiling module tmds_encoder
# -- Compiling module serializer
# -- Compiling module stimulus
# 
# Top level modules:
# 	stimulus
# End time: 16:36:34 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:36:34 on Feb 18,2025, Elapsed time: 0:01:03
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.stimulus 
# Start time: 16:36:34 on Feb 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.stimulus(fast)
# Loading work.vidya(fast)
# Loading work.scrn_pos(fast)
# Loading work.videoRam(fast)
# Loading work.dvi_generator(fast)
# Loading work.tmds_encoder(fast)
# Loading work.serializer(fast)
# .main_pane.list.interior.cs.body
# .main_pane.wave.interior.cs.body.pw.wf
do top.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is npfan@N-1-1-7.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:44:21 on Feb 18,2025
# vlog -reportprogress 300 ../Src/vidya_controller.sv ../Src/scrn_pos.sv ../Src/vram.sv ../Src/dvi_generator.sv ../Src/tmds_encoder.sv ../Src/serializer.sv ../Test/top_tb.sv 
# -- Compiling module vidya
# -- Compiling module scrn_pos
# -- Compiling module videoRam
# -- Compiling module dvi_generator
# -- Compiling module tmds_encoder
# -- Compiling module serializer
# -- Compiling module stimulus
# 
# Top level modules:
# 	stimulus
# End time: 16:44:21 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:44:22 on Feb 18,2025, Elapsed time: 0:07:48
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.stimulus 
# Start time: 16:44:22 on Feb 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.stimulus(fast)
# Loading work.vidya(fast)
# Loading work.scrn_pos(fast)
# Loading work.videoRam(fast)
# Loading work.dvi_generator(fast)
# Loading work.tmds_encoder(fast)
# Loading work.serializer(fast)
# .main_pane.list.interior.cs.body
# .main_pane.wave.interior.cs.body.pw.wf
do top.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is npfan@N-1-1-7.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:46:09 on Feb 18,2025
# vlog -reportprogress 300 ../Src/vidya_controller.sv ../Src/scrn_pos.sv ../Src/vram.sv ../Src/dvi_generator.sv ../Src/tmds_encoder.sv ../Src/serializer.sv ../Test/top_tb.sv 
# -- Compiling module vidya
# -- Compiling module scrn_pos
# -- Compiling module videoRam
# -- Compiling module dvi_generator
# -- Compiling module tmds_encoder
# -- Compiling module serializer
# -- Compiling module stimulus
# 
# Top level modules:
# 	stimulus
# End time: 16:46:09 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:46:10 on Feb 18,2025, Elapsed time: 0:01:48
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.stimulus 
# Start time: 16:46:10 on Feb 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.stimulus(fast)
# Loading work.vidya(fast)
# Loading work.scrn_pos(fast)
# Loading work.videoRam(fast)
# Loading work.dvi_generator(fast)
# Loading work.tmds_encoder(fast)
# Loading work.serializer(fast)
# .main_pane.list.interior.cs.body
# .main_pane.wave.interior.cs.body.pw.wf
do top.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is npfan@N-1-1-7.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:49:06 on Feb 18,2025
# vlog -reportprogress 300 ../Src/vidya_controller.sv ../Src/scrn_pos.sv ../Src/vram.sv ../Src/dvi_generator.sv ../Src/tmds_encoder.sv ../Src/serializer.sv ../Test/top_tb.sv 
# -- Compiling module vidya
# ** Error: ../Src/vidya_controller.sv(55): (vlog-2730) Undefined variable: 'de_buf2'.
# -- Compiling module scrn_pos
# -- Compiling module videoRam
# -- Compiling module dvi_generator
# -- Compiling module tmds_encoder
# -- Compiling module serializer
# -- Compiling module stimulus
# End time: 16:49:06 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/modeltech64_2021.3/win64/vlog failed.
# Error in macro ./top.do line 30
# C:/modeltech64_2021.3/win64/vlog failed.
#     while executing
# "vlog ../Src/vidya_controller.sv ../Src/scrn_pos.sv ../Src/vram.sv ../Src/dvi_generator.sv ../Src/tmds_encoder.sv ../Src/serializer.sv ../Test/top_tb.s..."
do top.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is npfan@N-1-1-7.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:49:19 on Feb 18,2025
# vlog -reportprogress 300 ../Src/vidya_controller.sv ../Src/scrn_pos.sv ../Src/vram.sv ../Src/dvi_generator.sv ../Src/tmds_encoder.sv ../Src/serializer.sv ../Test/top_tb.sv 
# -- Compiling module vidya
# -- Compiling module scrn_pos
# -- Compiling module videoRam
# -- Compiling module dvi_generator
# -- Compiling module tmds_encoder
# -- Compiling module serializer
# -- Compiling module stimulus
# 
# Top level modules:
# 	stimulus
# End time: 16:49:19 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:49:20 on Feb 18,2025, Elapsed time: 0:03:10
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc" work.stimulus 
# Start time: 16:49:20 on Feb 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.stimulus(fast)
# Loading work.vidya(fast)
# Loading work.scrn_pos(fast)
# Loading work.videoRam(fast)
# Loading work.dvi_generator(fast)
# Loading work.tmds_encoder(fast)
# Loading work.serializer(fast)
# .main_pane.list.interior.cs.body
# .main_pane.wave.interior.cs.body.pw.wf
