Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/HeshDS/Desktop/FYP/project/git/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/ --output-directory=C:/Users/HeshDS/Desktop/FYP/project/git/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/SoC/ --report-file=bsf:C:/Users/HeshDS/Desktop/FYP/project/git/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/SoC.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/HeshDS/Desktop/FYP/project/git/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/SoC.qsys
Progress: Loading debug_SoC/SoC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 12.1]
Progress: Parameterizing module clock
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timer
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding addr_select [altera_avalon_pio 12.1]
Progress: Parameterizing module addr_select
Progress: Adding data_in [altera_avalon_pio 12.1]
Progress: Parameterizing module data_in
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.onchip_mem: Memory will be initialized from onchip_mem.hex
Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SoC.sysid: Time stamp will be automatically updated when this component is generated.
Info: SoC.data_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/HeshDS/Desktop/FYP/project/git/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/ --output-directory=C:/Users/HeshDS/Desktop/FYP/project/git/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/SoC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/HeshDS/Desktop/FYP/project/git/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/SoC.sopcinfo --report-file=html:C:/Users/HeshDS/Desktop/FYP/project/git/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/SoC.html --report-file=qip:C:/Users/HeshDS/Desktop/FYP/project/git/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/SoC/synthesis/SoC.qip --report-file=cmp:C:/Users/HeshDS/Desktop/FYP/project/git/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/SoC.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/HeshDS/Desktop/FYP/project/git/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/SoC.qsys
Progress: Loading debug_SoC/SoC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 12.1]
Progress: Parameterizing module clock
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timer
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding addr_select [altera_avalon_pio 12.1]
Progress: Parameterizing module addr_select
Progress: Adding data_in [altera_avalon_pio 12.1]
Progress: Parameterizing module data_in
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.onchip_mem: Memory will be initialized from onchip_mem.hex
Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SoC.sysid: Time stamp will be automatically updated when this component is generated.
Info: SoC.data_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: SoC: Generating SoC "SoC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 32 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 17 modules, 68 connections
Info: merlin_domain_transform: After transform: 34 modules, 182 connections
Info: merlin_router_transform: After transform: 43 modules, 218 connections
Info: merlin_traffic_limiter_transform: After transform: 44 modules, 223 connections
Info: reset_adaptation_transform: After transform: 45 modules, 175 connections
Info: merlin_network_to_switch_transform: After transform: 62 modules, 211 connections
Info: limiter_update_transform: After transform: 62 modules, 212 connections
Info: merlin_interrupt_mapper_transform: After transform: 63 modules, 215 connections
Info: Starting classic module elaboration.
      1 [main] sh 18900 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/HeshDS/AppData/Local/Temp/alt9312_2857429391034193635.dir/0001_sopclgen  --no_splash --refresh C:/Users/HeshDS/AppData/Local/Temp/alt9312_2857429391034193635.dir/0001_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/HeshDS/AppData/Local/Temp/alt9312_2857429391034193635.dir/0001_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      2 [main] sh 2768 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/HeshDS/AppData/Local/Temp/alt9312_2857429391034193635.dir/0001_sopclgen  --generate C:/Users/HeshDS/AppData/Local/Temp/alt9312_2857429391034193635.dir/0001_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2022.11.16 17:14:16 (*) Success: sopc_builder finished.
Info: onchip_mem: "SoC" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: cpu: Starting RTL generation for module 'SoC_cpu'
Info: cpu:   Generation command is [exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SoC_cpu --dir=C:/Users/HeshDS/AppData/Local/Temp/alt9312_2857429391034193635.dir/0002_cpu_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/HeshDS/AppData/Local/Temp/alt9312_2857429391034193635.dir/0002_cpu_gen//SoC_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2022.11.16 17:14:17 (*) Starting Nios II generation
Info: cpu: # 2022.11.16 17:14:17 (*)   Checking for plaintext license.
Info: cpu: # 2022.11.16 17:14:22 (*)   Plaintext license not found.
Info: cpu: # 2022.11.16 17:14:22 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2022.11.16 17:14:26 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2022.11.16 17:14:26 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.11.16 17:14:26 (*)   Creating all objects for CPU
Info: cpu: # 2022.11.16 17:14:27 (*)     Pipeline frontend
Info: cpu: # 2022.11.16 17:14:28 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.11.16 17:14:30 (*)   Creating encrypted RTL
Info: cpu: # 2022.11.16 17:14:31 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SoC_cpu'
Info: cpu: "SoC" instantiated altera_nios2_qsys "cpu"
Error: Generation stopped, 55 or more modules remaining
Info: SoC: Done SoC" with 27 modules, 15 files, 2029544 bytes
Error: ip-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create HDL design files for synthesis
