module addr_38(addr, out);
	input [3:0] addr;
	output [7:0] out;
	reg out;
	always@(addr)
		begin
			case(addr)
				2'b000:out = 8'b1000_0000;
				2'b001:out = 8'b0100_0000;
				2'b010:out = 8'b0010_0000;
				2'b011:out = 8'b0001_0000;
				2'b100:out = 8'b0000_1000;
				2'b101:out = 8'b0000_0100;
				2'b110:out = 8'b0000_0010;
				2'b111:out = 8'b0000_0001;
			endcase
		end
endmodule