`timescale 1ns / 1ps

module ring_counter(
	input clk, clr,
	output reg [2:0] q
    );

always @(posedge clk or posedge clr)
begin
if (clr)
	q <= 3'b001;
else
	q <= {q[0],q[2:1]};
end

endmodule
