// Seed: 3607281305
module module_0;
  assign id_1 = -1;
  assign module_2.type_36 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  tri1 id_4 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always_comb id_3 = -1;
  wire id_5;
  always id_3 = id_1;
  uwire id_6, id_7, id_8 = id_4 & 1;
  wire id_9;
  assign id_5 = id_5;
  wire id_10;
endmodule
module module_2 (
    input wand id_0,
    output wor id_1,
    input supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input wor id_5,
    input uwire id_6,
    output supply0 id_7,
    id_29,
    output tri0 id_8,
    input tri0 id_9,
    input tri0 id_10,
    input uwire id_11,
    output supply1 id_12,
    output tri1 id_13,
    input supply0 id_14,
    input supply0 id_15,
    input supply0 id_16,
    input supply1 id_17,
    input uwire id_18,
    output wor id_19,
    input tri0 id_20,
    output tri1 id_21,
    input wor id_22,
    input tri1 id_23,
    input supply0 id_24,
    input supply0 id_25,
    output wor id_26,
    output tri1 id_27
);
  wire id_30;
  xor primCall (
      id_1,
      id_10,
      id_11,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_2,
      id_20,
      id_22,
      id_23,
      id_24,
      id_25,
      id_29,
      id_3,
      id_30,
      id_4,
      id_5,
      id_6,
      id_9
  );
  module_0 modCall_1 ();
endmodule
