INFO-FLOW: Workspace /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0 opened at Wed Jul 02 18:53:13 -03 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
Execute       create_platform xcu50-fsvh2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
Command       create_platform done; 0.79 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.89 sec.
Execute     create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute       ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     config_array_partition -throughput_driven off 
INFO: [HLS 200-1510] Running: config_array_partition -throughput_driven off 
Execute     source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/temp/directives.tcl 
Execute       set_directive_pipeline -off fft1D_512/loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off fft1D_512/loop1 
Execute       set_directive_pipeline -off fft1D_512/loop2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off fft1D_512/loop2 
Execute       set_directive_pipeline -off fft1D_512/loop3 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off fft1D_512/loop3 
Execute       set_directive_pipeline -off fft1D_512/loop4 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off fft1D_512/loop4 
Execute       set_directive_pipeline -off fft1D_512/loop5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off fft1D_512/loop5 
Execute       set_directive_pipeline -off fft1D_512/loop6 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off fft1D_512/loop6 
Execute       set_directive_pipeline -off fft1D_512/loop7 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off fft1D_512/loop7 
Execute       set_directive_pipeline -off fft1D_512/loop8 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off fft1D_512/loop8 
Execute       set_directive_pipeline -off fft1D_512/loop9 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off fft1D_512/loop9 
Execute       set_directive_pipeline -off fft1D_512/loop10 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off fft1D_512/loop10 
Execute       set_directive_pipeline -off fft1D_512/loop11 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off fft1D_512/loop11 
Execute       set_directive_pipeline -off fft1D_512 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off fft1D_512 
Execute       set_directive_loop_flatten -off fft1D_512/loop1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off fft1D_512/loop1 
Execute       set_directive_loop_flatten -off fft1D_512/loop6 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off fft1D_512/loop6 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 260.613 MB.
Execute         set_directive_top fft1D_512 -name=fft1D_512 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file '/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c as C
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c -foptimization-record-file=/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.c.clang.out.log 2> /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.c.clang.err.log
WARNING: [HLS 207-910] 'M_SQRT1_2' macro redefined (/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.h:18:9)
INFO: [HLS 207-71] previous definition is here (/usr/include/math.h:1077:10)
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/clang.out.log 2> /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.pp.0.c std=gnu99 -target fpga  -directive=/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/.systemc_flag -fix-errors /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.pp.0.c std=gnu99 -target fpga  -directive=/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/all.directive.json -fix-errors /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.pp.0.c.clang-tidy.loop-label.out.log 2> /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.pp.0.c.clang.out.log 2> /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.pp.0.c.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.37 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.53 seconds; current allocated memory: 262.805 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.0.bc -args  "/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/transposed_fft.g.bc -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.0.bc > /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.1.lower.bc -args /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.1.lower.bc > /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.2.m1.bc -args /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.2.m1.bc > /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.21 sec.
Execute         run_link_or_opt -opt -out /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.3.fpc.bc -args /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fft1D_512 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fft1D_512 -reflow-float-conversion -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.3.fpc.bc > /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.51 sec.
Execute         run_link_or_opt -out /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.4.m2.bc -args /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.4.m2.bc > /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.5.gdce.bc -args /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fft1D_512 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fft1D_512 -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.5.gdce.bc > /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=fft1D_512 -mllvm -hls-db-dir -mllvm /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=8 -x ir /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.5.gdce.bc -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e 2> /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 46,750 Compile/Link /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 46,750 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,625 Unroll/Inline (step 1) /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,625 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,161 Unroll/Inline (step 2) /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,161 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,027 Unroll/Inline (step 3) /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,027 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,376 Unroll/Inline (step 4) /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,376 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,540 Array/Struct (step 1) /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,540 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,320 Array/Struct (step 2) /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,320 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,320 Array/Struct (step 3) /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,320 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,320 Array/Struct (step 4) /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,320 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,344 Array/Struct (step 5) /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,344 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,308 Performance (step 1) /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,308 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,232 Performance (step 2) /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,232 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,232 Performance (step 3) /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,232 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,268 HW Transforms (step 1) /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,317 HW Transforms (step 2) /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,317 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth_design_size.rpt
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'void range_redux_payne_hanek_hotbm<61, double, 63, 63>(double, ap_uint<3>&, ap_ufixed<63, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<double>::EXP_BITS>&)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'void range_redux_payne_hanek_hotbm<61, double, 63, 63>(double, ap_uint<3>&, ap_ufixed<63, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<double>::EXP_BITS>&)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<(((2) * ((52) + (1))) + (61)) + (3)> table_lookup_4oPi_hotbm<52, 61>(int, double)' into 'void range_redux_payne_hanek_hotbm<61, double, 63, 63>(double, ap_uint<3>&, ap_ufixed<63, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<double>::EXP_BITS>&)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'unsigned int clz<61, 124, 0>(ap_ufixed<124, 0, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void range_redux_payne_hanek_hotbm<61, double, 63, 63>(double, ap_uint<3>&, ap_ufixed<63, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<double>::EXP_BITS>&)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.57.68.77)' into 'fp_struct<double>::to_double() const (.45.54.65.74)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.45.54.65.74)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'clz(int)' into 'void scaled_fixed2ieee<63, 1>(ap_ufixed<63, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, double&, int)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:390:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::set_mantissa(ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void scaled_fixed2ieee<63, 1>(ap_ufixed<63, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, double&, int)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:390:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'void scaled_fixed2ieee<63, 1>(ap_ufixed<63, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, double&, int)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:390:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double hotbm_::sin_or_cos<double>(double, bool, bool)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:210:0)
INFO: [HLS 214-178] Inlining function 'void range_redux_payne_hanek_hotbm<61, double, 63, 63>(double, ap_uint<3>&, ap_ufixed<63, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<double>::EXP_BITS>&)' into 'double hotbm_::sin_or_cos<double>(double, bool, bool)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:210:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<63, 1, (ap_q_mode)5, (ap_o_mode)3, 0> hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>(bool, ap_uint<3>&, ap_ufixed<63, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<11>&)' into 'double hotbm_::sin_or_cos<double>(double, bool, bool)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:210:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double hotbm_::sin_or_cos<double>(double, bool, bool)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:210:0)
INFO: [HLS 214-178] Inlining function 'hotbm_::cos(double)' into 'cos' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'hotbm_::sin(double)' into 'sin' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'cos' into 'twiddles8' (/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:23:0)
INFO: [HLS 214-178] Inlining function 'sin' into 'twiddles8' (/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:23:0)
INFO: [HLS 214-178] Inlining function 'twiddles8' into 'fft1D_512' (/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:114:0)
INFO: [HLS 214-178] Inlining function 'loady8' into 'fft1D_512' (/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:114:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_10value_listIdE24sin_or_cos_approximationILi63ELi63EEE9ap_ufixedIXT_ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbR7ap_uintILi3EERS3_IXT_ELi0ELS4_5ELS5_3ELi0EERS3_IXT0_ELi0ELS4_5ELS5_3ELi0EER6ap_intILi11EEE10swap_table': Complete partitioning on dimension 1. (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_10sin_or_cosIdEET_S1_bbE13neg_cos_table': Complete partitioning on dimension 1. (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:217:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_10sin_or_cosIdEET_S1_bbE13neg_sin_table': Complete partitioning on dimension 1. (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:216:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_10sin_or_cosIdEET_S1_bbE10swap_table': Complete partitioning on dimension 1. (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:215:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:29:67)
INFO: [HLS 214-376] automatically set the pipeline for Loop< twiddles> at /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:28:14 
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:401:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:400:41)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421:5) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 4 (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:390:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:414:5) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 4 (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:390:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:401:5) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 3 (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:390:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:400:41) in function 'scaled_fixed2ieee<63, 1>' completely with a factor of 4 (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:390:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.95 seconds. CPU system time: 0.28 seconds. Elapsed time: 7.18 seconds; current allocated memory: 265.711 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 265.711 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fft1D_512 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.0.bc -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 271.496 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.1.bc -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.2.prechk.bc -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 276.051 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.g.1.bc to /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.o.1.bc -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.19 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.o.1.tmp.bc -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:447:1) in function 'scaled_fixed2ieee<63, 1>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:459:31) to (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:287:5) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'scaled_fixed2ieee<63, 1>' into 'hotbm_::sin_or_cos<double>' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:252) automatically.
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 307.719 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.o.2.bc -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 336.625 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.73 sec.
Command       elaborate done; 8.45 sec.
Execute       ap_eval exec zip -j /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fft1D_512' ...
Execute         ap_set_top_model fft1D_512 
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
Execute         get_model_list fft1D_512 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model fft1D_512 
Execute         preproc_iomode -model fft1D_512_Pipeline_twiddles1 
Execute         preproc_iomode -model fft1D_512_Pipeline_twiddles 
Execute         preproc_iomode -model sin_or_cos<double> 
Execute         get_model_list fft1D_512 -filter all-wo-channel 
INFO-FLOW: Model list for configure: sin_or_cos<double> fft1D_512_Pipeline_twiddles fft1D_512_Pipeline_twiddles1 fft1D_512
INFO-FLOW: Configuring Module : sin_or_cos<double> ...
Execute         set_default_model sin_or_cos<double> 
Execute         apply_spec_resource_limit sin_or_cos<double> 
INFO-FLOW: Configuring Module : fft1D_512_Pipeline_twiddles ...
Execute         set_default_model fft1D_512_Pipeline_twiddles 
Execute         apply_spec_resource_limit fft1D_512_Pipeline_twiddles 
INFO-FLOW: Configuring Module : fft1D_512_Pipeline_twiddles1 ...
Execute         set_default_model fft1D_512_Pipeline_twiddles1 
Execute         apply_spec_resource_limit fft1D_512_Pipeline_twiddles1 
INFO-FLOW: Configuring Module : fft1D_512 ...
Execute         set_default_model fft1D_512 
Execute         apply_spec_resource_limit fft1D_512 
INFO-FLOW: Model list for preprocess: sin_or_cos<double> fft1D_512_Pipeline_twiddles fft1D_512_Pipeline_twiddles1 fft1D_512
INFO-FLOW: Preprocessing Module: sin_or_cos<double> ...
Execute         set_default_model sin_or_cos<double> 
Execute         cdfg_preprocess -model sin_or_cos<double> 
Execute         rtl_gen_preprocess sin_or_cos<double> 
INFO-FLOW: Preprocessing Module: fft1D_512_Pipeline_twiddles ...
Execute         set_default_model fft1D_512_Pipeline_twiddles 
Execute         cdfg_preprocess -model fft1D_512_Pipeline_twiddles 
Execute         rtl_gen_preprocess fft1D_512_Pipeline_twiddles 
INFO-FLOW: Preprocessing Module: fft1D_512_Pipeline_twiddles1 ...
Execute         set_default_model fft1D_512_Pipeline_twiddles1 
Execute         cdfg_preprocess -model fft1D_512_Pipeline_twiddles1 
Execute         rtl_gen_preprocess fft1D_512_Pipeline_twiddles1 
INFO-FLOW: Preprocessing Module: fft1D_512 ...
Execute         set_default_model fft1D_512 
Execute         cdfg_preprocess -model fft1D_512 
Execute         rtl_gen_preprocess fft1D_512 
INFO-FLOW: Model list for synthesis: sin_or_cos<double> fft1D_512_Pipeline_twiddles fft1D_512_Pipeline_twiddles1 fft1D_512
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sin_or_cos<double> 
Execute         schedule -model sin_or_cos<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sin_or_cos<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, function 'sin_or_cos<double>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 339.500 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/sin_or_cos_double_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/sin_or_cos_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling sin_or_cos<double>.
Execute         set_default_model sin_or_cos<double> 
Execute         bind -model sin_or_cos<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 339.500 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/sin_or_cos_double_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/sin_or_cos_double_s.bind.adb -f 
INFO-FLOW: Finish binding sin_or_cos<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1D_512_Pipeline_twiddles' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fft1D_512_Pipeline_twiddles 
Execute         schedule -model fft1D_512_Pipeline_twiddles 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'twiddles'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'twiddles'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 339.703 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles.sched.adb -f 
INFO-FLOW: Finish scheduling fft1D_512_Pipeline_twiddles.
Execute         set_default_model fft1D_512_Pipeline_twiddles 
Execute         bind -model fft1D_512_Pipeline_twiddles 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 339.703 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles.bind.adb -f 
INFO-FLOW: Finish binding fft1D_512_Pipeline_twiddles.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1D_512_Pipeline_twiddles1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fft1D_512_Pipeline_twiddles1 
Execute         schedule -model fft1D_512_Pipeline_twiddles1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'twiddles'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'twiddles'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 340.352 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles1.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles1.sched.adb -f 
INFO-FLOW: Finish scheduling fft1D_512_Pipeline_twiddles1.
Execute         set_default_model fft1D_512_Pipeline_twiddles1 
Execute         bind -model fft1D_512_Pipeline_twiddles1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 340.352 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles1.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles1.bind.adb -f 
INFO-FLOW: Finish binding fft1D_512_Pipeline_twiddles1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1D_512' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fft1D_512 
Execute         schedule -model fft1D_512 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.6 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 354.387 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.sched.adb -f 
INFO-FLOW: Finish scheduling fft1D_512.
Execute         set_default_model fft1D_512 
Execute         bind -model fft1D_512 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 354.387 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.bind.adb -f 
INFO-FLOW: Finish binding fft1D_512.
Execute         get_model_list fft1D_512 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess sin_or_cos<double> 
Execute         rtl_gen_preprocess fft1D_512_Pipeline_twiddles 
Execute         rtl_gen_preprocess fft1D_512_Pipeline_twiddles1 
Execute         rtl_gen_preprocess fft1D_512 
INFO-FLOW: Model list for RTL generation: sin_or_cos<double> fft1D_512_Pipeline_twiddles fft1D_512_Pipeline_twiddles1 fft1D_512
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sin_or_cos<double> -top_prefix fft1D_512_ -sub_prefix fft1D_512_ -mg_file /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/sin_or_cos_double_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sin_or_cos_double_s' pipeline 'sin_or_cos<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_170s_53ns_170_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35ns_25ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_42ns_33ns_75_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44s_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_49ns_98_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_56ns_52s_108_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_63ns_126_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_double_s'.
INFO: [RTMG 210-279] Implementing memory 'fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 354.387 MB.
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.rtl_wrap.cfg.tcl 
Execute         gen_rtl sin_or_cos<double> -style xilinx -f -lang vhdl -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/vhdl/fft1D_512_sin_or_cos_double_s 
Execute         gen_rtl sin_or_cos<double> -style xilinx -f -lang vlog -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/verilog/fft1D_512_sin_or_cos_double_s 
Execute         syn_report -csynth -model sin_or_cos<double> -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/sin_or_cos_double_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model sin_or_cos<double> -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/sin_or_cos_double_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model sin_or_cos<double> -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/sin_or_cos_double_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model sin_or_cos<double> -f -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/sin_or_cos_double_s.adb 
Execute         db_write -model sin_or_cos<double> -bindview -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sin_or_cos<double> -p /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/sin_or_cos_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1D_512_Pipeline_twiddles' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model fft1D_512_Pipeline_twiddles -top_prefix fft1D_512_ -sub_prefix fft1D_512_ -mg_file /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft1D_512_Pipeline_twiddles' pipeline 'twiddles' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1D_512_Pipeline_twiddles'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 357.227 MB.
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.rtl_wrap.cfg.tcl 
Execute         gen_rtl fft1D_512_Pipeline_twiddles -style xilinx -f -lang vhdl -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/vhdl/fft1D_512_fft1D_512_Pipeline_twiddles 
Execute         gen_rtl fft1D_512_Pipeline_twiddles -style xilinx -f -lang vlog -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/verilog/fft1D_512_fft1D_512_Pipeline_twiddles 
Execute         syn_report -csynth -model fft1D_512_Pipeline_twiddles -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/fft1D_512_Pipeline_twiddles_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model fft1D_512_Pipeline_twiddles -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/fft1D_512_Pipeline_twiddles_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model fft1D_512_Pipeline_twiddles -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model fft1D_512_Pipeline_twiddles -f -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles.adb 
Execute         db_write -model fft1D_512_Pipeline_twiddles -bindview -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info fft1D_512_Pipeline_twiddles -p /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1D_512_Pipeline_twiddles1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model fft1D_512_Pipeline_twiddles1 -top_prefix fft1D_512_ -sub_prefix fft1D_512_ -mg_file /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft1D_512_Pipeline_twiddles1' pipeline 'twiddles' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1D_512_Pipeline_twiddles1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 359.469 MB.
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.rtl_wrap.cfg.tcl 
Execute         gen_rtl fft1D_512_Pipeline_twiddles1 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/vhdl/fft1D_512_fft1D_512_Pipeline_twiddles1 
Execute         gen_rtl fft1D_512_Pipeline_twiddles1 -style xilinx -f -lang vlog -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/verilog/fft1D_512_fft1D_512_Pipeline_twiddles1 
Execute         syn_report -csynth -model fft1D_512_Pipeline_twiddles1 -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/fft1D_512_Pipeline_twiddles1_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model fft1D_512_Pipeline_twiddles1 -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/fft1D_512_Pipeline_twiddles1_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model fft1D_512_Pipeline_twiddles1 -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles1.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model fft1D_512_Pipeline_twiddles1 -f -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles1.adb 
Execute         db_write -model fft1D_512_Pipeline_twiddles1 -bindview -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info fft1D_512_Pipeline_twiddles1 -p /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1D_512' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model fft1D_512 -top_prefix  -sub_prefix fft1D_512_ -mg_file /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'fft1D_512/work_x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft1D_512/work_y' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft1D_512' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'twiddles8_reversed8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] RTL name 'data_x_RAM_AUTO_1R1W' is changed to 'data_x_RAM_AUTO_1R1W_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'data_x_U' is changed to 'data_x_U_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'esl_if_mem_data_x' is changed to 'esl_if_mem_data_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'data_y_RAM_AUTO_1R1W' is changed to 'data_y_RAM_AUTO_1R1W_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'data_y_U' is changed to 'data_y_U_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'esl_if_mem_data_y' is changed to 'esl_if_mem_data_y_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1D_512'.
INFO: [RTMG 210-279] Implementing memory 'fft1D_512_twiddles8_reversed8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fft1D_512_DATA_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fft1D_512_data_x_RAM_AUTO_1R1W_x' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fft1D_512_smem_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 369.430 MB.
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.rtl_wrap.cfg.tcl 
Execute         gen_rtl fft1D_512 -istop -style xilinx -f -lang vhdl -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/vhdl/fft1D_512 
Execute         gen_rtl fft1D_512 -istop -style xilinx -f -lang vlog -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/verilog/fft1D_512 
Execute         syn_report -csynth -model fft1D_512 -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/fft1D_512_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model fft1D_512 -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/fft1D_512_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model fft1D_512 -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model fft1D_512 -f -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.adb 
Execute         db_write -model fft1D_512 -bindview -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info fft1D_512 -p /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512 
Execute         export_constraint_db -f -tool general -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.constraint.tcl 
Execute         syn_report -designview -model fft1D_512 -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.design.xml 
Execute         syn_report -csynthDesign -model fft1D_512 -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth.rpt -MHOut /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -wcfg -model fft1D_512 -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model fft1D_512 -o /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.protoinst 
Execute         sc_get_clocks fft1D_512 
Execute         sc_get_portdomain fft1D_512 
INFO-FLOW: Model list for RTL component generation: sin_or_cos<double> fft1D_512_Pipeline_twiddles fft1D_512_Pipeline_twiddles1 fft1D_512
INFO-FLOW: Handling components in module [sin_or_cos_double_s] ... 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/sin_or_cos_double_s.compgen.tcl 
INFO-FLOW: Found component fft1D_512_mul_35ns_25ns_60_1_1.
INFO-FLOW: Append model fft1D_512_mul_35ns_25ns_60_1_1
INFO-FLOW: Found component fft1D_512_mul_42ns_33ns_75_1_1.
INFO-FLOW: Append model fft1D_512_mul_42ns_33ns_75_1_1
INFO-FLOW: Found component fft1D_512_mul_49ns_44s_93_1_1.
INFO-FLOW: Append model fft1D_512_mul_49ns_44s_93_1_1
INFO-FLOW: Found component fft1D_512_mul_49ns_49ns_98_1_1.
INFO-FLOW: Append model fft1D_512_mul_49ns_49ns_98_1_1
INFO-FLOW: Found component fft1D_512_mul_56ns_52s_108_1_1.
INFO-FLOW: Append model fft1D_512_mul_56ns_52s_108_1_1
INFO-FLOW: Found component fft1D_512_mul_64s_63ns_126_1_1.
INFO-FLOW: Append model fft1D_512_mul_64s_63ns_126_1_1
INFO-FLOW: Found component fft1D_512_mul_170s_53ns_170_2_1.
INFO-FLOW: Append model fft1D_512_mul_170s_53ns_170_2_1
INFO-FLOW: Found component fft1D_512_sparsemux_17_3_1_1_1.
INFO-FLOW: Append model fft1D_512_sparsemux_17_3_1_1_1
INFO-FLOW: Found component fft1D_512_sparsemux_33_4_1_1_1.
INFO-FLOW: Append model fft1D_512_sparsemux_33_4_1_1_1
INFO-FLOW: Found component fft1D_512_sparsemux_33_4_1_1_1.
INFO-FLOW: Append model fft1D_512_sparsemux_33_4_1_1_1
INFO-FLOW: Found component fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R.
INFO-FLOW: Append model fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R
INFO-FLOW: Found component fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R
INFO-FLOW: Handling components in module [fft1D_512_Pipeline_twiddles] ... 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles.compgen.tcl 
INFO-FLOW: Found component fft1D_512_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft1D_512_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft1D_512_Pipeline_twiddles1] ... 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles1.compgen.tcl 
INFO-FLOW: Found component fft1D_512_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft1D_512_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft1D_512] ... 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.compgen.tcl 
INFO-FLOW: Found component fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1.
INFO-FLOW: Append model fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1
INFO-FLOW: Found component fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1.
INFO-FLOW: Append model fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1
INFO-FLOW: Found component fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1.
INFO-FLOW: Append model fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1
INFO-FLOW: Found component fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1.
INFO-FLOW: Append model fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
INFO-FLOW: Found component fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1.
INFO-FLOW: Append model fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
INFO-FLOW: Found component fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1.
INFO-FLOW: Append model fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
INFO-FLOW: Found component fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1.
INFO-FLOW: Append model fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
INFO-FLOW: Found component fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1.
INFO-FLOW: Append model fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
INFO-FLOW: Found component fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1.
INFO-FLOW: Append model fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
INFO-FLOW: Found component fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1.
INFO-FLOW: Append model fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
INFO-FLOW: Found component fft1D_512_sitodp_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model fft1D_512_sitodp_32ns_64_2_no_dsp_1
INFO-FLOW: Found component fft1D_512_twiddles8_reversed8_ROM_AUTO_1R.
INFO-FLOW: Append model fft1D_512_twiddles8_reversed8_ROM_AUTO_1R
INFO-FLOW: Found component fft1D_512_DATA_x_RAM_AUTO_1R1W.
INFO-FLOW: Append model fft1D_512_DATA_x_RAM_AUTO_1R1W
INFO-FLOW: Found component fft1D_512_data_x_RAM_AUTO_1R1W_x.
INFO-FLOW: Append model fft1D_512_data_x_RAM_AUTO_1R1W_x
INFO-FLOW: Found component fft1D_512_smem_RAM_AUTO_1R1W.
INFO-FLOW: Append model fft1D_512_smem_RAM_AUTO_1R1W
INFO-FLOW: Append model sin_or_cos_double_s
INFO-FLOW: Append model fft1D_512_Pipeline_twiddles
INFO-FLOW: Append model fft1D_512_Pipeline_twiddles1
INFO-FLOW: Append model fft1D_512
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fft1D_512_mul_35ns_25ns_60_1_1 fft1D_512_mul_42ns_33ns_75_1_1 fft1D_512_mul_49ns_44s_93_1_1 fft1D_512_mul_49ns_49ns_98_1_1 fft1D_512_mul_56ns_52s_108_1_1 fft1D_512_mul_64s_63ns_126_1_1 fft1D_512_mul_170s_53ns_170_2_1 fft1D_512_sparsemux_17_3_1_1_1 fft1D_512_sparsemux_33_4_1_1_1 fft1D_512_sparsemux_33_4_1_1_1 fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R fft1D_512_flow_control_loop_pipe_sequential_init fft1D_512_flow_control_loop_pipe_sequential_init fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1 fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 fft1D_512_sitodp_32ns_64_2_no_dsp_1 fft1D_512_twiddles8_reversed8_ROM_AUTO_1R fft1D_512_DATA_x_RAM_AUTO_1R1W fft1D_512_data_x_RAM_AUTO_1R1W_x fft1D_512_smem_RAM_AUTO_1R1W sin_or_cos_double_s fft1D_512_Pipeline_twiddles fft1D_512_Pipeline_twiddles1 fft1D_512
INFO-FLOW: Generating /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model fft1D_512_mul_35ns_25ns_60_1_1
INFO-FLOW: To file: write model fft1D_512_mul_42ns_33ns_75_1_1
INFO-FLOW: To file: write model fft1D_512_mul_49ns_44s_93_1_1
INFO-FLOW: To file: write model fft1D_512_mul_49ns_49ns_98_1_1
INFO-FLOW: To file: write model fft1D_512_mul_56ns_52s_108_1_1
INFO-FLOW: To file: write model fft1D_512_mul_64s_63ns_126_1_1
INFO-FLOW: To file: write model fft1D_512_mul_170s_53ns_170_2_1
INFO-FLOW: To file: write model fft1D_512_sparsemux_17_3_1_1_1
INFO-FLOW: To file: write model fft1D_512_sparsemux_33_4_1_1_1
INFO-FLOW: To file: write model fft1D_512_sparsemux_33_4_1_1_1
INFO-FLOW: To file: write model fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R
INFO-FLOW: To file: write model fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model fft1D_512_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft1D_512_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1
INFO-FLOW: To file: write model fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1
INFO-FLOW: To file: write model fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1
INFO-FLOW: To file: write model fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
INFO-FLOW: To file: write model fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
INFO-FLOW: To file: write model fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
INFO-FLOW: To file: write model fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
INFO-FLOW: To file: write model fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
INFO-FLOW: To file: write model fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
INFO-FLOW: To file: write model fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
INFO-FLOW: To file: write model fft1D_512_sitodp_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model fft1D_512_twiddles8_reversed8_ROM_AUTO_1R
INFO-FLOW: To file: write model fft1D_512_DATA_x_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fft1D_512_data_x_RAM_AUTO_1R1W_x
INFO-FLOW: To file: write model fft1D_512_smem_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sin_or_cos_double_s
INFO-FLOW: To file: write model fft1D_512_Pipeline_twiddles
INFO-FLOW: To file: write model fft1D_512_Pipeline_twiddles1
INFO-FLOW: To file: write model fft1D_512
INFO-FLOW: Generating /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/vhdl' dstVlogDir='/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/vlog' tclDir='/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db' modelList='fft1D_512_mul_35ns_25ns_60_1_1
fft1D_512_mul_42ns_33ns_75_1_1
fft1D_512_mul_49ns_44s_93_1_1
fft1D_512_mul_49ns_49ns_98_1_1
fft1D_512_mul_56ns_52s_108_1_1
fft1D_512_mul_64s_63ns_126_1_1
fft1D_512_mul_170s_53ns_170_2_1
fft1D_512_sparsemux_17_3_1_1_1
fft1D_512_sparsemux_33_4_1_1_1
fft1D_512_sparsemux_33_4_1_1_1
fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R
fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R
fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R
fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R
fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R
fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R
fft1D_512_flow_control_loop_pipe_sequential_init
fft1D_512_flow_control_loop_pipe_sequential_init
fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1
fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1
fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1
fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
fft1D_512_sitodp_32ns_64_2_no_dsp_1
fft1D_512_twiddles8_reversed8_ROM_AUTO_1R
fft1D_512_DATA_x_RAM_AUTO_1R1W
fft1D_512_data_x_RAM_AUTO_1R1W_x
fft1D_512_smem_RAM_AUTO_1R1W
sin_or_cos_double_s
fft1D_512_Pipeline_twiddles
fft1D_512_Pipeline_twiddles1
fft1D_512
' expOnly='0'
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/sin_or_cos_double_s.compgen.tcl 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles.compgen.tcl 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles1.compgen.tcl 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.66 seconds; current allocated memory: 396.773 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='fft1D_512_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='fft1D_512_mul_35ns_25ns_60_1_1
fft1D_512_mul_42ns_33ns_75_1_1
fft1D_512_mul_49ns_44s_93_1_1
fft1D_512_mul_49ns_49ns_98_1_1
fft1D_512_mul_56ns_52s_108_1_1
fft1D_512_mul_64s_63ns_126_1_1
fft1D_512_mul_170s_53ns_170_2_1
fft1D_512_sparsemux_17_3_1_1_1
fft1D_512_sparsemux_33_4_1_1_1
fft1D_512_sparsemux_33_4_1_1_1
fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R
fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R
fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R
fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R
fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R
fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R
fft1D_512_flow_control_loop_pipe_sequential_init
fft1D_512_flow_control_loop_pipe_sequential_init
fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1
fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1
fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1
fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
fft1D_512_sitodp_32ns_64_2_no_dsp_1
fft1D_512_twiddles8_reversed8_ROM_AUTO_1R
fft1D_512_DATA_x_RAM_AUTO_1R1W
fft1D_512_data_x_RAM_AUTO_1R1W_x
fft1D_512_smem_RAM_AUTO_1R1W
sin_or_cos_double_s
fft1D_512_Pipeline_twiddles
fft1D_512_Pipeline_twiddles1
fft1D_512
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/top-io-be.tcl 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.tbgen.tcl 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.rtl_wrap.cfg.tcl 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.compgen.dataonly.tcl 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/sin_or_cos_double_s.tbgen.tcl 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles.tbgen.tcl 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles1.tbgen.tcl 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.tbgen.tcl 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.constraint.tcl 
Execute         sc_get_clocks fft1D_512 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/impl/misc/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip.tcl 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/impl/misc/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip.tcl 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/impl/misc/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip.tcl 
Execute         source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/impl/misc/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST fft1D_512 MODULE2INSTS {fft1D_512 fft1D_512 fft1D_512_Pipeline_twiddles grp_fft1D_512_Pipeline_twiddles_fu_2005 sin_or_cos_double_s {grp_sin_or_cos_double_s_fu_111 grp_sin_or_cos_double_s_fu_130 grp_sin_or_cos_double_s_fu_111 grp_sin_or_cos_double_s_fu_130} fft1D_512_Pipeline_twiddles1 grp_fft1D_512_Pipeline_twiddles1_fu_2026} INST2MODULE {fft1D_512 fft1D_512 grp_fft1D_512_Pipeline_twiddles_fu_2005 fft1D_512_Pipeline_twiddles grp_sin_or_cos_double_s_fu_111 sin_or_cos_double_s grp_sin_or_cos_double_s_fu_130 sin_or_cos_double_s grp_fft1D_512_Pipeline_twiddles1_fu_2026 fft1D_512_Pipeline_twiddles1} INSTDATA {fft1D_512 {DEPTH 1 CHILDREN {grp_fft1D_512_Pipeline_twiddles_fu_2005 grp_fft1D_512_Pipeline_twiddles1_fu_2026}} grp_fft1D_512_Pipeline_twiddles_fu_2005 {DEPTH 2 CHILDREN {grp_sin_or_cos_double_s_fu_111 grp_sin_or_cos_double_s_fu_130}} grp_sin_or_cos_double_s_fu_111 {DEPTH 3 CHILDREN {}} grp_sin_or_cos_double_s_fu_130 {DEPTH 3 CHILDREN {}} grp_fft1D_512_Pipeline_twiddles1_fu_2026 {DEPTH 2 CHILDREN {grp_sin_or_cos_double_s_fu_111 grp_sin_or_cos_double_s_fu_130}}} MODULEDATA {sin_or_cos_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Ex_fu_591_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454 VARIABLE Ex LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln396_fu_416_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:396 VARIABLE add_ln396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_170s_53ns_170_2_1_U9 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468 VARIABLE h LOOP {} BUNDLEDNAME {} DSP 27 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME Mx_bits_1_fu_525_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492 VARIABLE Mx_bits_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME Ex_1_fu_630_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505 VARIABLE Ex_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln506_fu_644_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506 VARIABLE sub_ln506 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_49ns_98_1_1_U4 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:25 VARIABLE mul_ln25 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_49ns_98_1_1_U5 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:26 VARIABLE mul_ln26 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_49ns_98_1_1_U6 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:27 VARIABLE mul_ln27 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_56ns_52s_108_1_1_U7 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:33 VARIABLE mul_ln33 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44s_93_1_1_U3 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:34 VARIABLE mul_ln34 LOOP {} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_42ns_33ns_75_1_1_U2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:35 VARIABLE mul_ln35 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_35ns_25ns_60_1_1_U1 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:36 VARIABLE mul_ln36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64s_63ns_126_1_1_U8 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:37 VARIABLE mul_ln37 LOOP {} BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME shift_1_fu_1334_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:422 VARIABLE shift_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME shift_2_fu_1356_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:422 VARIABLE shift_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln422_fu_1378_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:422 VARIABLE add_ln422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln432_fu_1448_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:432 VARIABLE add_ln432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME newexp_fu_1458_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:432 VARIABLE newexp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME ref_4oPi_table_256_U SOURCE {} VARIABLE ref_4oPi_table_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 10 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME fourth_order_double_sin_cos_K0_U SOURCE {} VARIABLE fourth_order_double_sin_cos_K0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {59 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME fourth_order_double_sin_cos_K1_U SOURCE {} VARIABLE fourth_order_double_sin_cos_K1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {52 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME fourth_order_double_sin_cos_K2_U SOURCE {} VARIABLE fourth_order_double_sin_cos_K2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {44 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME fourth_order_double_sin_cos_K3_U SOURCE {} VARIABLE fourth_order_double_sin_cos_K3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {33 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME fourth_order_double_sin_cos_K4_U SOURCE {} VARIABLE fourth_order_double_sin_cos_K4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {25 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 91 BRAM 0 URAM 0}} fft1D_512_Pipeline_twiddles {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_218_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:28 VARIABLE add_ln28 LOOP twiddles BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft1D_512_Pipeline_twiddles1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_218_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:28 VARIABLE add_ln28 LOOP twiddles BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft1D_512 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DATA_x_U SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:117 VARIABLE DATA_x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 512 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DATA_y_U SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:118 VARIABLE DATA_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 512 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME data_x_U_x SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:120 VARIABLE data_x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME data_y_U_x SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:121 VARIABLE data_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME smem_U SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:123 VARIABLE smem LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 576 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_2414_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:128 VARIABLE add_ln128 LOOP loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_2455_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:136 VARIABLE add_ln136 LOOP loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE c0_x_4 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE c0_y_4 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE c0_x_8 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE c0_y_8 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE c0_x_5 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE c0_y_5 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE tmp_1 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE sub3 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE add4 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE add5 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE tmp_1_1 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE sub5 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U63 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE add6 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U64 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE add7 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dsub_64ns_64ns_64_4_full_dsp_1_U65 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE tmp_1_2 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dsub_64ns_64ns_64_4_full_dsp_1_U66 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE sub7 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE sub8 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U67 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE c0_x_9 LOOP loop1 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE add8 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U68 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE c0_y_9 LOOP loop1 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U67 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE mul4 LOOP loop1 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE sub9 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U68 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE mul7 LOOP loop1 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE add9 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE sub1 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U69 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE mul1 LOOP loop1 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE add1 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U70 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE mul3 LOOP loop1 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE c0_x_6 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE c0_y_6 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE c0_x_7 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE c0_y_7 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U63 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE add2 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U64 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE add3 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dsub_64ns_64ns_64_4_full_dsp_1_U65 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE tmp LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dsub_64ns_64ns_64_4_full_dsp_1_U66 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE sub2 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U71 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE mul LOOP loop1 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE sub4 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U72 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE mul2 LOOP loop1 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE sub6 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE add LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE add10 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE sub10 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE sub11 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE add11 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE add12 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE sub12 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE sub13 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE c0_x_11 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE c0_y_11 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE c0_x_10 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE c0_y_10 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE add13 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE add14 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U63 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE tmp_1_50 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U64 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE sub14 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U67 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE mul5 LOOP loop1 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE sub15 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U68 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE mul6 LOOP loop1 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE sub16 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE add15 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE add16 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE sub17 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE sub18 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE add17 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE add18 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE sub LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:150 VARIABLE sub19 LOOP loop1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_fu_2867_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:176 VARIABLE add_ln176 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_fu_2918_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:182 VARIABLE add_ln182 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_2952_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:183 VARIABLE add_ln183 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_2963_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:184 VARIABLE add_ln184 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_2993_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:185 VARIABLE add_ln185 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_3003_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:186 VARIABLE add_ln186 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_3040_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:187 VARIABLE add_ln187 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_3050_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:188 VARIABLE add_ln188 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_3070_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:191 VARIABLE add_ln191 LOOP loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME offset_1_fu_3110_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:195 VARIABLE offset_1 LOOP loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_3125_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:198 VARIABLE add_ln198 LOOP loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln199_fu_3169_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:199 VARIABLE add_ln199 LOOP loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_3179_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:200 VARIABLE add_ln200 LOOP loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln201_fu_3209_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:201 VARIABLE add_ln201 LOOP loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_3219_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:202 VARIABLE add_ln202 LOOP loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_fu_3249_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:203 VARIABLE add_ln203 LOOP loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_fu_3259_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:204 VARIABLE add_ln204 LOOP loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_fu_3298_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:208 VARIABLE add_ln208 LOOP loop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_3349_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:215 VARIABLE add_ln215 LOOP loop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_3383_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:216 VARIABLE add_ln216 LOOP loop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln217_fu_3394_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:217 VARIABLE add_ln217 LOOP loop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_fu_3424_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:218 VARIABLE add_ln218 LOOP loop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln219_fu_3434_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:219 VARIABLE add_ln219 LOOP loop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_3471_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:220 VARIABLE add_ln220 LOOP loop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln221_fu_3481_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:221 VARIABLE add_ln221 LOOP loop4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln224_fu_3501_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:224 VARIABLE add_ln224 LOOP loop5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln238_fu_3545_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:238 VARIABLE add_ln238 LOOP loop5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_3556_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:105 VARIABLE add_ln105 LOOP loop5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_3608_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:106 VARIABLE add_ln106 LOOP loop5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_3618_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:107 VARIABLE add_ln107 LOOP loop5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_3658_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:108 VARIABLE add_ln108 LOOP loop5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_3668_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:109 VARIABLE add_ln109 LOOP loop5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_3708_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:110 VARIABLE add_ln110 LOOP loop5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_3718_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:111 VARIABLE add_ln111 LOOP loop5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln250_fu_3801_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:250 VARIABLE add_ln250 LOOP loop6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE c0_x_21 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE c0_y_21 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE c0_x_13 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE c0_y_13 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE c0_x_15 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE c0_y_15 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE tmp_1_3 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE sub20 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE add19 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE add20 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE tmp_1_4 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE sub21 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U63 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE add21 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U64 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE add22 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dsub_64ns_64ns_64_4_full_dsp_1_U65 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE tmp_1_5 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dsub_64ns_64ns_64_4_full_dsp_1_U66 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE sub22 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE sub23 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U67 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE c0_x_20 LOOP loop6 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE add23 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U68 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE c0_y_20 LOOP loop6 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U67 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE mul8 LOOP loop6 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE sub24 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U68 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE mul9 LOOP loop6 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE add24 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE sub25 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U69 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE mul10 LOOP loop6 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE add25 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U70 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE mul11 LOOP loop6 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE c0_x_18 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE c0_y_18 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE c0_x_19 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE c0_y_19 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U63 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE add26 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U64 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE add27 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dsub_64ns_64ns_64_4_full_dsp_1_U65 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE tmp_3 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dsub_64ns_64ns_64_4_full_dsp_1_U66 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE sub26 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U71 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE mul12 LOOP loop6 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE sub27 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U72 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE mul13 LOOP loop6 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE sub28 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE add28 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE add29 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE sub29 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE sub30 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE add30 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE add31 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE sub31 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE sub32 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE c0_x_23 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE c0_y_23 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE c0_x_22 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE c0_y_22 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE add32 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE add33 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U63 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE tmp_4 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U64 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE sub33 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U67 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE mul14 LOOP loop6 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE sub34 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U68 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE mul15 LOOP loop6 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE sub35 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE add34 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE add35 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE sub36 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE sub37 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE add36 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE add37 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE sub38 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:271 VARIABLE sub39 LOOP loop6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln301_fu_4088_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:301 VARIABLE add_ln301 LOOP loop7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln307_fu_4139_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:307 VARIABLE add_ln307 LOOP loop7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln308_fu_4173_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:308 VARIABLE add_ln308 LOOP loop7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln309_fu_4184_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:309 VARIABLE add_ln309 LOOP loop7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln310_fu_4214_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:310 VARIABLE add_ln310 LOOP loop7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln311_fu_4224_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:311 VARIABLE add_ln311 LOOP loop7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln312_fu_4261_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:312 VARIABLE add_ln312 LOOP loop7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_4271_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:313 VARIABLE add_ln313 LOOP loop7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_4291_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:317 VARIABLE add_ln317 LOOP loop8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_fu_4328_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:324 VARIABLE add_ln324 LOOP loop8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln325_fu_4372_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:325 VARIABLE add_ln325 LOOP loop8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln326_fu_4382_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:326 VARIABLE add_ln326 LOOP loop8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln327_fu_4412_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:327 VARIABLE add_ln327 LOOP loop8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_4422_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:328 VARIABLE add_ln328 LOOP loop8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln329_fu_4452_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:329 VARIABLE add_ln329 LOOP loop8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln330_fu_4462_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:330 VARIABLE add_ln330 LOOP loop8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln334_fu_4501_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:334 VARIABLE add_ln334 LOOP loop9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_fu_4552_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:341 VARIABLE add_ln341 LOOP loop9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln342_fu_4586_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:342 VARIABLE add_ln342 LOOP loop9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln343_fu_4597_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:343 VARIABLE add_ln343 LOOP loop9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_fu_4627_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:344 VARIABLE add_ln344 LOOP loop9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln345_fu_4637_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:345 VARIABLE add_ln345 LOOP loop9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_4674_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:346 VARIABLE add_ln346 LOOP loop9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_fu_4684_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:347 VARIABLE add_ln347 LOOP loop9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln350_fu_4704_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:350 VARIABLE add_ln350 LOOP loop10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_1_fu_4741_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:105 VARIABLE add_ln105_1 LOOP loop10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_1_fu_4793_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:106 VARIABLE add_ln106_1 LOOP loop10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_1_fu_4803_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:107 VARIABLE add_ln107_1 LOOP loop10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_1_fu_4843_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:108 VARIABLE add_ln108_1 LOOP loop10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_1_fu_4853_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:109 VARIABLE add_ln109_1 LOOP loop10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_1_fu_4893_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:110 VARIABLE add_ln110_1 LOOP loop10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_1_fu_4903_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:111 VARIABLE add_ln111_1 LOOP loop10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln376_fu_4986_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:376 VARIABLE add_ln376 LOOP loop11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE c0_x_33 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE c0_y_33 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE c0_x_25 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE c0_y_25 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE c0_x_27 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE c0_y_27 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE tmp_1_6 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE sub40 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE add38 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE add39 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE tmp_1_7 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE sub41 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U63 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE add40 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U64 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE add41 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dsub_64ns_64ns_64_4_full_dsp_1_U65 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE tmp_1_8 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dsub_64ns_64ns_64_4_full_dsp_1_U66 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE sub42 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE sub43 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U67 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE c0_x_32 LOOP loop11 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE add42 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U68 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE c0_y_32 LOOP loop11 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U67 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE mul16 LOOP loop11 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE sub44 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U68 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE mul17 LOOP loop11 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE add43 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE sub45 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U69 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE mul18 LOOP loop11 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE add44 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U70 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE mul19 LOOP loop11 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE c0_x_30 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE c0_y_30 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE c0_x_31 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE c0_y_31 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U63 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE add45 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U64 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE add46 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dsub_64ns_64ns_64_4_full_dsp_1_U65 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE tmp_6 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dsub_64ns_64ns_64_4_full_dsp_1_U66 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE sub46 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U71 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE mul20 LOOP loop11 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE sub47 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U72 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE mul21 LOOP loop11 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE sub48 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE add47 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE add48 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE sub49 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE sub50 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE add49 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE add50 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE sub51 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE sub52 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE c0_x_35 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE c0_y_35 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE c0_x_34 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE c0_y_34 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE add51 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE add52 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U63 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE tmp_7 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U64 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE sub53 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U67 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE mul22 LOOP loop11 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE sub54 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U68 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE mul23 LOOP loop11 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE sub55 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE add53 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE add54 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE sub56 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE sub57 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U59 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE add55 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U60 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE add56 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U61 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE sub58 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_4_full_dsp_1_U62 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:398 VARIABLE sub59 LOOP loop11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln406_fu_5325_p2 SOURCE /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/transposed_fft/transposed_fft.c:406 VARIABLE add_ln406 LOOP loop11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME twiddles8_reversed8_U SOURCE {} VARIABLE twiddles8_reversed8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 262 BRAM 8 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 401.059 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft1D_512.
INFO: [VLOG 209-307] Generating Verilog RTL for fft1D_512.
Execute         syn_report -model fft1D_512 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 162.96 MHz
Command       autosyn done; 3.49 sec.
Command     csynth_design done; 12.05 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.37 seconds. CPU system time: 0.68 seconds. Elapsed time: 12.05 seconds; current allocated memory: 140.492 MB.
Execute     export_design -flow impl -format syn_dcp -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -flow impl -format syn_dcp -rtl verilog 
Execute       config_export -flow=impl -format=syn_dcp -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format syn_dcp -rtl verilog
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -tool vivado -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -tool vivado -rtl verilog'
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=fft1D_512 xml_exists=0
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.tbgen.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.tbgen.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to fft1D_512
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=37 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='fft1D_512_mul_35ns_25ns_60_1_1
fft1D_512_mul_42ns_33ns_75_1_1
fft1D_512_mul_49ns_44s_93_1_1
fft1D_512_mul_49ns_49ns_98_1_1
fft1D_512_mul_56ns_52s_108_1_1
fft1D_512_mul_64s_63ns_126_1_1
fft1D_512_mul_170s_53ns_170_2_1
fft1D_512_sparsemux_17_3_1_1_1
fft1D_512_sparsemux_33_4_1_1_1
fft1D_512_sparsemux_33_4_1_1_1
fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R
fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R
fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R
fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R
fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R
fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R
fft1D_512_flow_control_loop_pipe_sequential_init
fft1D_512_flow_control_loop_pipe_sequential_init
fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1
fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1
fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1
fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1
fft1D_512_sitodp_32ns_64_2_no_dsp_1
fft1D_512_twiddles8_reversed8_ROM_AUTO_1R
fft1D_512_DATA_x_RAM_AUTO_1R1W
fft1D_512_data_x_RAM_AUTO_1R1W_x
fft1D_512_smem_RAM_AUTO_1R1W
sin_or_cos_double_s
fft1D_512_Pipeline_twiddles
fft1D_512_Pipeline_twiddles1
fft1D_512
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/top-io-be.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.tbgen.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.compgen.dataonly.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/sin_or_cos_double_s.tbgen.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles.tbgen.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512_Pipeline_twiddles1.tbgen.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.tbgen.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.constraint.tcl 
Execute       sc_get_clocks fft1D_512 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/impl/misc/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/impl/misc/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/impl/misc/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/impl/misc/fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to fft1D_512
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.tbgen.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.tbgen.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.tbgen.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.tbgen.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.tbgen.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.tbgen.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=fft1D_512
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.tbgen.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.tbgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.tbgen.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.constraint.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -tool vivado -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-tool vivado -flow impl -rtl verilog'
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.constraint.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix fft1D_512_ TopModuleNoPrefix fft1D_512 TopModuleWithPrefix fft1D_512' export_design_flow='impl' impl_dir='/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f709609d548' export_design_flow='impl' export_rpt='/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f70962ab8f8' export_design_flow='syn' export_rpt='/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s base_solutions/TRANS_FFT/solution0/impl/export.dcp 
INFO: [HLS 200-802] Generated output file base_solutions/TRANS_FFT/solution0/impl/export.dcp
Execute       source /home/gabriel/Documents/RAISE/dataset_gen/base_solutions/TRANS_FFT/solution0/.autopilot/db/fft1D_512.tbgen.tcl 
Execute       send_msg_by_id INFO @200-802@%s base_solutions/TRANS_FFT/solution0/impl/export.veo 
INFO: [HLS 200-802] Generated output file base_solutions/TRANS_FFT/solution0/impl/export.veo
Command     export_design done; 796.56 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 456.35 seconds. CPU system time: 16.47 seconds. Elapsed time: 796.56 seconds; current allocated memory: 11.727 MB.
Execute     cleanup_all 
