ENTITY marquesinarom1 IS
    PORT (
	clr : in std_logic  ; 
	clk : in std_logic  ; 
	dir : in std_logic_vector (2 downto 0) ; 
	display : inout std_logic_vector (6 downto 0) ; 
	an : inout std_logic_vector (2 downto 0)
    ) ;
END marquesinarom1 ;
