
*** Running vivado
    with args -log CISC24HW_RamAddBMux_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CISC24HW_RamAddBMux_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CISC24HW_RamAddBMux_0_0.tcl -notrace
Command: synth_design -top CISC24HW_RamAddBMux_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2444 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 360.141 ; gain = 102.914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamAddBMux_0_0' [f:/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_RamAddBMux_0_0/synth/CISC24HW_RamAddBMux_0_0.vhd:67]
INFO: [Synth 8-3491] module 'RamAddBMux' declared at 'F:/CISC24/CISC24.srcs/sources_1/new/RamAddBMux.vhd:34' bound to instance 'U0' of component 'RamAddBMux' [f:/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_RamAddBMux_0_0/synth/CISC24HW_RamAddBMux_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'RamAddBMux' [F:/CISC24/CISC24.srcs/sources_1/new/RamAddBMux.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'RamAddBMux' (1#1) [F:/CISC24/CISC24.srcs/sources_1/new/RamAddBMux.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'CISC24HW_RamAddBMux_0_0' (2#1) [f:/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_RamAddBMux_0_0/synth/CISC24HW_RamAddBMux_0_0.vhd:67]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port Immed189[9]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegB[23]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegB[22]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegB[21]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegB[20]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegB[19]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegB[18]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegB[17]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegB[16]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegB[15]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegB[14]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegB[13]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegB[12]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegB[11]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegB[10]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegB[9]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegA[23]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegA[22]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegA[21]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegA[20]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegA[19]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegA[18]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegA[17]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegA[16]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegA[15]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegA[14]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegA[13]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegA[12]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegA[11]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegA[10]
WARNING: [Synth 8-3331] design RamAddBMux has unconnected port RegA[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 412.879 ; gain = 155.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 412.879 ; gain = 155.652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.786 . Memory (MB): peak = 666.566 ; gain = 0.012
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:02:38 . Memory (MB): peak = 666.566 ; gain = 409.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:02:38 . Memory (MB): peak = 666.566 ; gain = 409.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:02:38 . Memory (MB): peak = 666.566 ; gain = 409.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:02:38 . Memory (MB): peak = 666.566 ; gain = 409.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RamAddBMux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port Immed189[9]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegB[23]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegB[22]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegB[21]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegB[20]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegB[19]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegB[18]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegB[17]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegB[16]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegB[15]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegB[14]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegB[13]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegB[12]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegB[11]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegB[10]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegB[9]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegA[23]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegA[22]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegA[21]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegA[20]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegA[19]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegA[18]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegA[17]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegA[16]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegA[15]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegA[14]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegA[13]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegA[12]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegA[11]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegA[10]
WARNING: [Synth 8-3331] design CISC24HW_RamAddBMux_0_0 has unconnected port RegA[9]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:02:38 . Memory (MB): peak = 666.566 ; gain = 409.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:02:48 . Memory (MB): peak = 748.953 ; gain = 491.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:02:48 . Memory (MB): peak = 749.027 ; gain = 491.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:02:48 . Memory (MB): peak = 758.555 ; gain = 501.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:02:49 . Memory (MB): peak = 758.555 ; gain = 501.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:02:49 . Memory (MB): peak = 758.555 ; gain = 501.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:02:49 . Memory (MB): peak = 758.555 ; gain = 501.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:02:49 . Memory (MB): peak = 758.555 ; gain = 501.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:02:49 . Memory (MB): peak = 758.555 ; gain = 501.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:02:49 . Memory (MB): peak = 758.555 ; gain = 501.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT2   |     9|
|3     |LUT3   |     1|
|4     |LUT5   |     9|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |    22|
|2     |  U0     |RamAddBMux |    22|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:02:49 . Memory (MB): peak = 758.555 ; gain = 501.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:01:04 . Memory (MB): peak = 758.555 ; gain = 247.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:02:49 . Memory (MB): peak = 758.555 ; gain = 501.328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:02:58 . Memory (MB): peak = 769.598 ; gain = 524.684
INFO: [Common 17-1381] The checkpoint 'F:/CISC24/CISC24.runs/CISC24HW_RamAddBMux_0_0_synth_1/CISC24HW_RamAddBMux_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 769.598 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/CISC24/CISC24.runs/CISC24HW_RamAddBMux_0_0_synth_1/CISC24HW_RamAddBMux_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CISC24HW_RamAddBMux_0_0_utilization_synth.rpt -pb CISC24HW_RamAddBMux_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 769.598 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 18 08:21:13 2018...
