.nf
.P Product Version     22.14    Cadence Design Systems, Inc. 
.fi
.TH reset_output_delay  22.14 "Fri Oct 06 02:12:27 2023" 
.SH Name \fBreset_output_delay\fR \-  Resets previously specified output delay assertions
.SH Syntax \fBreset_output_delay\fR  [-help]  <port_or_pin_list>  [-clock <clock_name>]  [-clock_fall]  [-fall]  [-level_sensitive]  [-max]   [-min]  [-rise]
.P Resets previously specified output delay assertions. 
.SH Parameters    "\fB-help\fR" Prints out the command usage.   "\fB-clock <clock_name>\fR" Specifies the name of the clock.  Default: The asynchronous (@) clock.  If you specify multiple clocks, an error occurs and the constraint is ignored.  When you specify the -clock parameter, the constraints specified for a pin with matching -clock parameter are reset.  If you do not specify the -clock parameter, all the constraints applied on the specified pin, with or without the -clock parameter specification, are reset.  "\fB-clock_fall\fR" Removes the assertions for the delay that is relative to the falling edge of the clock. You must specify the -clock parameter with this parameter.  Default: Removes the delay assertions relative to the rising edge.  "\fB-fall\fR" Resets the output delay for the falling edge at the output port. If both -rise and -fall options are omitted, the output delay is reset on both the edges.  "\fB-level_sensitive\fR" Resets output delay that is launched by a positive level sensitive latch.  When you specify the -level_sensitive parameter, the command resets all the set_output_delay constraints specified with the -level_sensitive parameter.  If -level_sensitive parameter is not specified, the constraints specified for the same pin, with or without the -level_sensitive parameter, are reset.  Note: You must specify the -clock parameter with this parameter.  "\fB-max\fR" Removes the delay assertions that refer to the setup analysis. If you do not specify the -max parameter, the output delay assertions for both setup and hold analysis are removed.  "\fB-min\fR" Removes the delay assertions that refer to the hold analysis. If you do not specify the -min parameter, the output delay assertions for both setup and hold analysis are removed.  "\fB<pin_or_port_list>\fR" Specifies a single or multiple pins or ports for which the output delay is reset. To specify multiple pins, enclose the list with curly braces ({}) and separate the pin information with white space.  "\fB-rise\fR" Resets the output delay for the rising edge at the output port. If both -rise and -fall options are omitted, the output delay is reset on both the edges. 
.SH Examples
.RS  "*" 2 The following example sets the output delays for the output port Z. The output signal is required at Z at 2 units before the rising edge of clock Clk1, and at 2.5 units before falling edge of clock Clk2:  set_output_delay 2 Z -clock Clk1  set_output_delay 2.5 Z -clock Clk2 -clock_fall -add_delay  "*" 2 The following command will reset the output delay for the rising edge of clock Clk2:  reset_output_delay Z -clock Clk2  report_timing -to_rise Z -clock_to Clk2  ###############################################################  # Generated by: Cadence Tempus 18.11-s094_1  # OS: Linux x86_64(Host ID noi-rakeshp)  # Generated on: Thu Apr 18 09:50:52 2019  # Design: top  # Command: report_timing -to_rise Z -clock_to Clk2  ###############################################################  No constrained timing paths with given description found.  Paths may be unconstrained (try '-unconstrained' option) or may not exist.  report_timing -to_fall Z -clock_to Clk2  ###############################################################  Path 1: VIOLATED Late External Delay Assertion   Endpoint: Z (v) checked with trailing edge of 'Clk2'  Beginpoint: dff3/Q (v) triggered by leading edge of 'Clk'  Path Groups: {vclk2}  Other End Arrival Time 2.000  - External Delay 2.500  + Phase Shift 0.000  = Required Time -0.500  - Arrival Time 0.165  = Slack Time -0.665  Clock Rise Edge 0.000  + Clock Network Latency (Prop) 0.052  = Beginpoint Arrival Time 0.052  --------------------------------------------------------  Instance Arc Cell Delay Arrival Required   Time Time   --------------------------------------------------------  dff3 CK ^ - - 0.052 -0.613   dff3 CK ^ -> Q v DFFHQX1 0.113 0.165 -0.500   - Z v - 0.000 0.165 -0.500   --------------------------------------------------------
.RE
.RS  "*" 2 The following command resets the output delay for clock Clk2 with respect to the falling edge:  reset_output_delay Z -clock Clk2 -clock_fall
.RE
.RS  "*" 2 The following command will reset all the output delays with respect to all the edges for both the clocks - Clk1 and Clk2:  reset_output_delay Z
.RE 
.SH Related Information
.RS  "*" 2 set_output_delay 
.RE
.P
