// Seed: 501179087
module module_0 (
    input tri1 void id_0,
    input wire id_1,
    output uwire id_2,
    input wire void id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    output wire id_8
);
  genvar id_10;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    output logic id_3,
    output wor id_4,
    input wand id_5,
    output supply0 id_6,
    input wand id_7,
    input supply1 void id_8,
    input supply0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input tri1 id_13,
    output tri0 id_14,
    output tri id_15,
    output tri id_16,
    input uwire id_17,
    output tri id_18,
    output tri1 id_19,
    input supply1 id_20,
    input tri1 id_21,
    output wire id_22,
    output wire id_23,
    input supply1 id_24,
    output tri id_25,
    output tri id_26,
    output supply0 id_27,
    input uwire id_28
);
  always id_3 <= 1;
  and (
      id_22,
      id_7,
      id_13,
      id_17,
      id_0,
      id_21,
      id_10,
      id_5,
      id_20,
      id_8,
      id_1,
      id_12,
      id_2,
      id_28,
      id_24,
      id_9,
      id_11
  );
  module_0(
      id_8, id_5, id_26, id_20, id_11, id_2, id_5, id_17, id_22
  );
endmodule
