vendor_name = ModelSim
source_file = 1, C:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/estadoFetch/fetch_state.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/estadoFetch/db/fetch_state.cbx.xml
design_name = Fetch_State
instance = comp, \addr_out[0]~output\, addr_out[0]~output, Fetch_State, 1
instance = comp, \addr_out[1]~output\, addr_out[1]~output, Fetch_State, 1
instance = comp, \addr_out[2]~output\, addr_out[2]~output, Fetch_State, 1
instance = comp, \addr_out[3]~output\, addr_out[3]~output, Fetch_State, 1
instance = comp, \addr_out[4]~output\, addr_out[4]~output, Fetch_State, 1
instance = comp, \fetch_done~output\, fetch_done~output, Fetch_State, 1
instance = comp, \clk~input\, clk~input, Fetch_State, 1
instance = comp, \clk~inputCLKENA0\, clk~inputCLKENA0, Fetch_State, 1
instance = comp, \addr[0]~4\, addr[0]~4, Fetch_State, 1
instance = comp, \reset~input\, reset~input, Fetch_State, 1
instance = comp, \addr[0]\, addr[0], Fetch_State, 1
instance = comp, \addr[1]~0\, addr[1]~0, Fetch_State, 1
instance = comp, \addr[1]\, addr[1], Fetch_State, 1
instance = comp, \addr[2]\, addr[2], Fetch_State, 1
instance = comp, \addr[1]~DUPLICATE\, addr[1]~DUPLICATE, Fetch_State, 1
instance = comp, \addr[2]~1\, addr[2]~1, Fetch_State, 1
instance = comp, \addr[2]~DUPLICATE\, addr[2]~DUPLICATE, Fetch_State, 1
instance = comp, \addr[3]~2\, addr[3]~2, Fetch_State, 1
instance = comp, \addr[3]\, addr[3], Fetch_State, 1
instance = comp, \addr[4]~3\, addr[4]~3, Fetch_State, 1
instance = comp, \addr[4]\, addr[4], Fetch_State, 1
instance = comp, \fetch_done~reg0feeder\, fetch_done~reg0feeder, Fetch_State, 1
instance = comp, \fetch_done~reg0\, fetch_done~reg0, Fetch_State, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Fetch_State, 1
