// Autogenerated using stratification.
requires "x86-configuration.k"

module VPUNPCKHBW-YMM-YMM-M256
  imports X86-CONFIGURATION

  context execinstr(vpunpckhbw:Opcode HOLE:Mem, R2:Ymm, R3:Ymm,  .Operands) [result(MemOffset)]
  
  rule <k>
    execinstr (vpunpckhbw:Opcode memOffset( MemOff:MInt):MemOffset, R2:Ymm, R3:Ymm,  .Operands) =>
      loadFromMemory( MemOff, 256) ~>
      execinstr (vpunpckhbw memOffset( MemOff), R2:Ymm, R3:Ymm,  .Operands)
  ...</k>
          
  rule <k>
    memLoadValue(Mem256:MInt):MemLoadValue ~> execinstr (vpunpckhbw:Opcode memOffset( MemOff:MInt):MemOffset, R2:Ymm, R3:Ymm,  .Operands) =>
      .
  ...</k>
    <regstate>
      RSMap:Map => updateMap(RSMap,
convToRegKeys(R3) |-> concatenateMInt( concatenateMInt( extractMInt( Mem256, 0, 8), extractMInt( getParentValue(R2, RSMap), 0, 8)), concatenateMInt( concatenateMInt( extractMInt( Mem256, 8, 16), extractMInt( getParentValue(R2, RSMap), 8, 16)), concatenateMInt( concatenateMInt( extractMInt( Mem256, 16, 24), extractMInt( getParentValue(R2, RSMap), 16, 24)), concatenateMInt( concatenateMInt( extractMInt( Mem256, 24, 32), extractMInt( getParentValue(R2, RSMap), 24, 32)), concatenateMInt( concatenateMInt( extractMInt( Mem256, 32, 40), extractMInt( getParentValue(R2, RSMap), 32, 40)), concatenateMInt( concatenateMInt( extractMInt( Mem256, 40, 48), extractMInt( getParentValue(R2, RSMap), 40, 48)), concatenateMInt( concatenateMInt( extractMInt( Mem256, 48, 56), extractMInt( getParentValue(R2, RSMap), 48, 56)), concatenateMInt( concatenateMInt( extractMInt( Mem256, 56, 64), extractMInt( getParentValue(R2, RSMap), 56, 64)), concatenateMInt( concatenateMInt( extractMInt( Mem256, 128, 136), extractMInt( getParentValue(R2, RSMap), 128, 136)), concatenateMInt( concatenateMInt( extractMInt( Mem256, 136, 144), extractMInt( getParentValue(R2, RSMap), 136, 144)), concatenateMInt( concatenateMInt( extractMInt( Mem256, 144, 152), extractMInt( getParentValue(R2, RSMap), 144, 152)), concatenateMInt( concatenateMInt( extractMInt( Mem256, 152, 160), extractMInt( getParentValue(R2, RSMap), 152, 160)), concatenateMInt( concatenateMInt( extractMInt( Mem256, 160, 168), extractMInt( getParentValue(R2, RSMap), 160, 168)), concatenateMInt( concatenateMInt( extractMInt( Mem256, 168, 176), extractMInt( getParentValue(R2, RSMap), 168, 176)), concatenateMInt( concatenateMInt( extractMInt( Mem256, 176, 184), extractMInt( getParentValue(R2, RSMap), 176, 184)), concatenateMInt( extractMInt( Mem256, 184, 192), extractMInt( getParentValue(R2, RSMap), 184, 192)))))))))))))))))
      )
    </regstate>
endmodule
