
test_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f888  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e4  0800fa18  0800fa18  0001fa18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fffc  0800fffc  000302d0  2**0
                  CONTENTS
  4 .ARM          00000008  0800fffc  0800fffc  0001fffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010004  08010004  000302d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010004  08010004  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010008  08010008  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002d0  20000000  0801000c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000302d0  2**0
                  CONTENTS
 10 .bss          00001d90  200002d0  200002d0  000302d0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002060  20002060  000302d0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000302d0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018168  00000000  00000000  00030300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ee8  00000000  00000000  00048468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015b8  00000000  00000000  0004c350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000013e0  00000000  00000000  0004d908  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026cfc  00000000  00000000  0004ece8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a20e  00000000  00000000  000759e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dbd9c  00000000  00000000  0008fbf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0016b98e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006f10  00000000  00000000  0016b9e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002d0 	.word	0x200002d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800fa00 	.word	0x0800fa00

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002d4 	.word	0x200002d4
 80001cc:	0800fa00 	.word	0x0800fa00

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <lcd_delay>:
#include "lcd.h"

void lcd_delay(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
	for(uint16_t i = 0; i <= 4000; i++)
 8000ffe:	2300      	movs	r3, #0
 8001000:	80fb      	strh	r3, [r7, #6]
 8001002:	e002      	b.n	800100a <lcd_delay+0x12>
 8001004:	88fb      	ldrh	r3, [r7, #6]
 8001006:	3301      	adds	r3, #1
 8001008:	80fb      	strh	r3, [r7, #6]
 800100a:	88fb      	ldrh	r3, [r7, #6]
 800100c:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8001010:	d9f8      	bls.n	8001004 <lcd_delay+0xc>
	{

	}
}
 8001012:	bf00      	nop
 8001014:	bf00      	nop
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr

08001020 <lcd_write>:

void lcd_write(uint8_t wrt)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	71fb      	strb	r3, [r7, #7]
    if(((wrt >> 7) & 0x01) == 1) {d7_set();} else {d7_reset();}
 800102a:	79fb      	ldrb	r3, [r7, #7]
 800102c:	09db      	lsrs	r3, r3, #7
 800102e:	b2db      	uxtb	r3, r3
 8001030:	f003 0301 	and.w	r3, r3, #1
 8001034:	2b00      	cmp	r3, #0
 8001036:	d006      	beq.n	8001046 <lcd_write+0x26>
 8001038:	2201      	movs	r2, #1
 800103a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800103e:	4845      	ldr	r0, [pc, #276]	; (8001154 <lcd_write+0x134>)
 8001040:	f002 fd52 	bl	8003ae8 <HAL_GPIO_WritePin>
 8001044:	e005      	b.n	8001052 <lcd_write+0x32>
 8001046:	2200      	movs	r2, #0
 8001048:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800104c:	4841      	ldr	r0, [pc, #260]	; (8001154 <lcd_write+0x134>)
 800104e:	f002 fd4b 	bl	8003ae8 <HAL_GPIO_WritePin>
    if(((wrt >> 6) & 0x01) == 1) {d6_set();} else {d6_reset();}
 8001052:	79fb      	ldrb	r3, [r7, #7]
 8001054:	099b      	lsrs	r3, r3, #6
 8001056:	b2db      	uxtb	r3, r3
 8001058:	f003 0301 	and.w	r3, r3, #1
 800105c:	2b00      	cmp	r3, #0
 800105e:	d005      	beq.n	800106c <lcd_write+0x4c>
 8001060:	2201      	movs	r2, #1
 8001062:	2140      	movs	r1, #64	; 0x40
 8001064:	483c      	ldr	r0, [pc, #240]	; (8001158 <lcd_write+0x138>)
 8001066:	f002 fd3f 	bl	8003ae8 <HAL_GPIO_WritePin>
 800106a:	e004      	b.n	8001076 <lcd_write+0x56>
 800106c:	2200      	movs	r2, #0
 800106e:	2140      	movs	r1, #64	; 0x40
 8001070:	4839      	ldr	r0, [pc, #228]	; (8001158 <lcd_write+0x138>)
 8001072:	f002 fd39 	bl	8003ae8 <HAL_GPIO_WritePin>
    if(((wrt >> 5) & 0x01) == 1) {d5_set();} else {d5_reset();}
 8001076:	79fb      	ldrb	r3, [r7, #7]
 8001078:	095b      	lsrs	r3, r3, #5
 800107a:	b2db      	uxtb	r3, r3
 800107c:	f003 0301 	and.w	r3, r3, #1
 8001080:	2b00      	cmp	r3, #0
 8001082:	d005      	beq.n	8001090 <lcd_write+0x70>
 8001084:	2201      	movs	r2, #1
 8001086:	2120      	movs	r1, #32
 8001088:	4833      	ldr	r0, [pc, #204]	; (8001158 <lcd_write+0x138>)
 800108a:	f002 fd2d 	bl	8003ae8 <HAL_GPIO_WritePin>
 800108e:	e004      	b.n	800109a <lcd_write+0x7a>
 8001090:	2200      	movs	r2, #0
 8001092:	2120      	movs	r1, #32
 8001094:	4830      	ldr	r0, [pc, #192]	; (8001158 <lcd_write+0x138>)
 8001096:	f002 fd27 	bl	8003ae8 <HAL_GPIO_WritePin>
    if(((wrt >> 4) & 0x01) == 1) {d4_set();} else {d4_reset();}
 800109a:	79fb      	ldrb	r3, [r7, #7]
 800109c:	091b      	lsrs	r3, r3, #4
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	f003 0301 	and.w	r3, r3, #1
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d005      	beq.n	80010b4 <lcd_write+0x94>
 80010a8:	2201      	movs	r2, #1
 80010aa:	2110      	movs	r1, #16
 80010ac:	482a      	ldr	r0, [pc, #168]	; (8001158 <lcd_write+0x138>)
 80010ae:	f002 fd1b 	bl	8003ae8 <HAL_GPIO_WritePin>
 80010b2:	e004      	b.n	80010be <lcd_write+0x9e>
 80010b4:	2200      	movs	r2, #0
 80010b6:	2110      	movs	r1, #16
 80010b8:	4827      	ldr	r0, [pc, #156]	; (8001158 <lcd_write+0x138>)
 80010ba:	f002 fd15 	bl	8003ae8 <HAL_GPIO_WritePin>
    if(((wrt >> 3) & 0x01) == 1) {d3_set();} else {d3_reset();}
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	08db      	lsrs	r3, r3, #3
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	f003 0301 	and.w	r3, r3, #1
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d005      	beq.n	80010d8 <lcd_write+0xb8>
 80010cc:	2201      	movs	r2, #1
 80010ce:	2108      	movs	r1, #8
 80010d0:	4821      	ldr	r0, [pc, #132]	; (8001158 <lcd_write+0x138>)
 80010d2:	f002 fd09 	bl	8003ae8 <HAL_GPIO_WritePin>
 80010d6:	e004      	b.n	80010e2 <lcd_write+0xc2>
 80010d8:	2200      	movs	r2, #0
 80010da:	2108      	movs	r1, #8
 80010dc:	481e      	ldr	r0, [pc, #120]	; (8001158 <lcd_write+0x138>)
 80010de:	f002 fd03 	bl	8003ae8 <HAL_GPIO_WritePin>
    if(((wrt >> 2) & 0x01) == 1) {d2_set();} else {d2_reset();}
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	089b      	lsrs	r3, r3, #2
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	f003 0301 	and.w	r3, r3, #1
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d005      	beq.n	80010fc <lcd_write+0xdc>
 80010f0:	2201      	movs	r2, #1
 80010f2:	2104      	movs	r1, #4
 80010f4:	4818      	ldr	r0, [pc, #96]	; (8001158 <lcd_write+0x138>)
 80010f6:	f002 fcf7 	bl	8003ae8 <HAL_GPIO_WritePin>
 80010fa:	e004      	b.n	8001106 <lcd_write+0xe6>
 80010fc:	2200      	movs	r2, #0
 80010fe:	2104      	movs	r1, #4
 8001100:	4815      	ldr	r0, [pc, #84]	; (8001158 <lcd_write+0x138>)
 8001102:	f002 fcf1 	bl	8003ae8 <HAL_GPIO_WritePin>
    if(((wrt >> 1) & 0x01) == 1) {d1_set();} else {d1_reset();}
 8001106:	79fb      	ldrb	r3, [r7, #7]
 8001108:	085b      	lsrs	r3, r3, #1
 800110a:	b2db      	uxtb	r3, r3
 800110c:	f003 0301 	and.w	r3, r3, #1
 8001110:	2b00      	cmp	r3, #0
 8001112:	d005      	beq.n	8001120 <lcd_write+0x100>
 8001114:	2201      	movs	r2, #1
 8001116:	2102      	movs	r1, #2
 8001118:	480f      	ldr	r0, [pc, #60]	; (8001158 <lcd_write+0x138>)
 800111a:	f002 fce5 	bl	8003ae8 <HAL_GPIO_WritePin>
 800111e:	e004      	b.n	800112a <lcd_write+0x10a>
 8001120:	2200      	movs	r2, #0
 8001122:	2102      	movs	r1, #2
 8001124:	480c      	ldr	r0, [pc, #48]	; (8001158 <lcd_write+0x138>)
 8001126:	f002 fcdf 	bl	8003ae8 <HAL_GPIO_WritePin>
    if(( wrt & 0x01)       == 1) {d0_set();} else {d0_reset();}
 800112a:	79fb      	ldrb	r3, [r7, #7]
 800112c:	f003 0301 	and.w	r3, r3, #1
 8001130:	2b00      	cmp	r3, #0
 8001132:	d005      	beq.n	8001140 <lcd_write+0x120>
 8001134:	2201      	movs	r2, #1
 8001136:	2101      	movs	r1, #1
 8001138:	4807      	ldr	r0, [pc, #28]	; (8001158 <lcd_write+0x138>)
 800113a:	f002 fcd5 	bl	8003ae8 <HAL_GPIO_WritePin>
}
 800113e:	e004      	b.n	800114a <lcd_write+0x12a>
    if(( wrt & 0x01)       == 1) {d0_set();} else {d0_reset();}
 8001140:	2200      	movs	r2, #0
 8001142:	2101      	movs	r1, #1
 8001144:	4804      	ldr	r0, [pc, #16]	; (8001158 <lcd_write+0x138>)
 8001146:	f002 fccf 	bl	8003ae8 <HAL_GPIO_WritePin>
}
 800114a:	bf00      	nop
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40020800 	.word	0x40020800
 8001158:	40021000 	.word	0x40021000

0800115c <lcd_write_data>:


void lcd_write_data(uint8_t data)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	71fb      	strb	r3, [r7, #7]
	rs1;
 8001166:	2201      	movs	r2, #1
 8001168:	2120      	movs	r1, #32
 800116a:	480c      	ldr	r0, [pc, #48]	; (800119c <lcd_write_data+0x40>)
 800116c:	f002 fcbc 	bl	8003ae8 <HAL_GPIO_WritePin>
	e1;
 8001170:	2201      	movs	r2, #1
 8001172:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001176:	4809      	ldr	r0, [pc, #36]	; (800119c <lcd_write_data+0x40>)
 8001178:	f002 fcb6 	bl	8003ae8 <HAL_GPIO_WritePin>
	lcd_write(data);
 800117c:	79fb      	ldrb	r3, [r7, #7]
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff ff4e 	bl	8001020 <lcd_write>
	lcd_delay();
 8001184:	f7ff ff38 	bl	8000ff8 <lcd_delay>
	e0;
 8001188:	2200      	movs	r2, #0
 800118a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800118e:	4803      	ldr	r0, [pc, #12]	; (800119c <lcd_write_data+0x40>)
 8001190:	f002 fcaa 	bl	8003ae8 <HAL_GPIO_WritePin>
}
 8001194:	bf00      	nop
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	40020400 	.word	0x40020400

080011a0 <lcd_write_command>:


void lcd_write_command(uint8_t com)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	71fb      	strb	r3, [r7, #7]
	rs0;
 80011aa:	2200      	movs	r2, #0
 80011ac:	2120      	movs	r1, #32
 80011ae:	480c      	ldr	r0, [pc, #48]	; (80011e0 <lcd_write_command+0x40>)
 80011b0:	f002 fc9a 	bl	8003ae8 <HAL_GPIO_WritePin>
	e1;
 80011b4:	2201      	movs	r2, #1
 80011b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011ba:	4809      	ldr	r0, [pc, #36]	; (80011e0 <lcd_write_command+0x40>)
 80011bc:	f002 fc94 	bl	8003ae8 <HAL_GPIO_WritePin>
	lcd_write(com);
 80011c0:	79fb      	ldrb	r3, [r7, #7]
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff ff2c 	bl	8001020 <lcd_write>
	lcd_delay();
 80011c8:	f7ff ff16 	bl	8000ff8 <lcd_delay>
	e0;
 80011cc:	2200      	movs	r2, #0
 80011ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011d2:	4803      	ldr	r0, [pc, #12]	; (80011e0 <lcd_write_command+0x40>)
 80011d4:	f002 fc88 	bl	8003ae8 <HAL_GPIO_WritePin>
}
 80011d8:	bf00      	nop
 80011da:	3708      	adds	r7, #8
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	40020400 	.word	0x40020400

080011e4 <lcd_initialization>:

void lcd_initialization(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
	HAL_Delay(40);
 80011e8:	2028      	movs	r0, #40	; 0x28
 80011ea:	f001 fadb 	bl	80027a4 <HAL_Delay>
	lcd_write_command(0x30);
 80011ee:	2030      	movs	r0, #48	; 0x30
 80011f0:	f7ff ffd6 	bl	80011a0 <lcd_write_command>
	HAL_Delay(1);
 80011f4:	2001      	movs	r0, #1
 80011f6:	f001 fad5 	bl	80027a4 <HAL_Delay>
	lcd_write_command(0x30);
 80011fa:	2030      	movs	r0, #48	; 0x30
 80011fc:	f7ff ffd0 	bl	80011a0 <lcd_write_command>
	HAL_Delay(1);
 8001200:	2001      	movs	r0, #1
 8001202:	f001 facf 	bl	80027a4 <HAL_Delay>
	lcd_write_command(0x30);
 8001206:	2030      	movs	r0, #48	; 0x30
 8001208:	f7ff ffca 	bl	80011a0 <lcd_write_command>
	HAL_Delay(1);
 800120c:	2001      	movs	r0, #1
 800120e:	f001 fac9 	bl	80027a4 <HAL_Delay>
	lcd_write_command(0x38);// 4 , 2  (     4 ),  58
 8001212:	2038      	movs	r0, #56	; 0x38
 8001214:	f7ff ffc4 	bl	80011a0 <lcd_write_command>
	HAL_Delay(1);
 8001218:	2001      	movs	r0, #1
 800121a:	f001 fac3 	bl	80027a4 <HAL_Delay>
	lcd_write_command(0x08);//   
 800121e:	2008      	movs	r0, #8
 8001220:	f7ff ffbe 	bl	80011a0 <lcd_write_command>
	HAL_Delay(1);
 8001224:	2001      	movs	r0, #1
 8001226:	f001 fabd 	bl	80027a4 <HAL_Delay>
	lcd_write_command(0x01);// 
 800122a:	2001      	movs	r0, #1
 800122c:	f7ff ffb8 	bl	80011a0 <lcd_write_command>
	HAL_Delay(2);
 8001230:	2002      	movs	r0, #2
 8001232:	f001 fab7 	bl	80027a4 <HAL_Delay>
	lcd_write_command(0x06);// .
 8001236:	2006      	movs	r0, #6
 8001238:	f7ff ffb2 	bl	80011a0 <lcd_write_command>
	HAL_Delay(1);
 800123c:	2001      	movs	r0, #1
 800123e:	f001 fab1 	bl	80027a4 <HAL_Delay>
	lcd_write_command(0x0F);//    
 8001242:	200f      	movs	r0, #15
 8001244:	f7ff ffac 	bl	80011a0 <lcd_write_command>
	lcd_write_command(0x3A);
 8001248:	203a      	movs	r0, #58	; 0x3a
 800124a:	f7ff ffa9 	bl	80011a0 <lcd_write_command>
	HAL_Delay(2);
 800124e:	2002      	movs	r0, #2
 8001250:	f001 faa8 	bl	80027a4 <HAL_Delay>
}
 8001254:	bf00      	nop
 8001256:	bd80      	pop	{r7, pc}

08001258 <lcd_set_cursor>:

void lcd_set_cursor(uint8_t x, uint8_t y)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	460a      	mov	r2, r1
 8001262:	71fb      	strb	r3, [r7, #7]
 8001264:	4613      	mov	r3, r2
 8001266:	71bb      	strb	r3, [r7, #6]
    switch(y)
 8001268:	79bb      	ldrb	r3, [r7, #6]
 800126a:	2b03      	cmp	r3, #3
 800126c:	d842      	bhi.n	80012f4 <lcd_set_cursor+0x9c>
 800126e:	a201      	add	r2, pc, #4	; (adr r2, 8001274 <lcd_set_cursor+0x1c>)
 8001270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001274:	08001285 	.word	0x08001285
 8001278:	0800129b 	.word	0x0800129b
 800127c:	080012b9 	.word	0x080012b9
 8001280:	080012d7 	.word	0x080012d7
    {
	case 0:
		lcd_write_command(x|0x80);
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800128a:	b2db      	uxtb	r3, r3
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff ff87 	bl	80011a0 <lcd_write_command>
		HAL_Delay(1);
 8001292:	2001      	movs	r0, #1
 8001294:	f001 fa86 	bl	80027a4 <HAL_Delay>
		break;
 8001298:	e02c      	b.n	80012f4 <lcd_set_cursor+0x9c>
	case 1:
		lcd_write_command((0x40+x)|0x80);
 800129a:	79fb      	ldrb	r3, [r7, #7]
 800129c:	3340      	adds	r3, #64	; 0x40
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	b25b      	sxtb	r3, r3
 80012a2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80012a6:	b25b      	sxtb	r3, r3
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff ff78 	bl	80011a0 <lcd_write_command>
		HAL_Delay(1);
 80012b0:	2001      	movs	r0, #1
 80012b2:	f001 fa77 	bl	80027a4 <HAL_Delay>
		break;
 80012b6:	e01d      	b.n	80012f4 <lcd_set_cursor+0x9c>
	case 2:
		lcd_write_command((0x14+x)|0x80);
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	3314      	adds	r3, #20
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	b25b      	sxtb	r3, r3
 80012c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80012c4:	b25b      	sxtb	r3, r3
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff ff69 	bl	80011a0 <lcd_write_command>
		HAL_Delay(1);
 80012ce:	2001      	movs	r0, #1
 80012d0:	f001 fa68 	bl	80027a4 <HAL_Delay>
		break;
 80012d4:	e00e      	b.n	80012f4 <lcd_set_cursor+0x9c>
	case 3:
		lcd_write_command((0x54+x)|0x80);
 80012d6:	79fb      	ldrb	r3, [r7, #7]
 80012d8:	3354      	adds	r3, #84	; 0x54
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	b25b      	sxtb	r3, r3
 80012de:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80012e2:	b25b      	sxtb	r3, r3
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7ff ff5a 	bl	80011a0 <lcd_write_command>
		HAL_Delay(1);
 80012ec:	2001      	movs	r0, #1
 80012ee:	f001 fa59 	bl	80027a4 <HAL_Delay>
		break;
 80012f2:	bf00      	nop
    }
}
 80012f4:	bf00      	nop
 80012f6:	3708      	adds	r7, #8
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}

080012fc <lcd_draw_text>:
{
	lcd_write_data(chr);
}

void lcd_draw_text(char* str)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
	uint8_t count = 0;
 8001304:	2300      	movs	r3, #0
 8001306:	73fb      	strb	r3, [r7, #15]
	while(str[count] != 0)
 8001308:	e009      	b.n	800131e <lcd_draw_text+0x22>
	{
		lcd_write_data(str[count]);
 800130a:	7bfb      	ldrb	r3, [r7, #15]
 800130c:	687a      	ldr	r2, [r7, #4]
 800130e:	4413      	add	r3, r2
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff ff22 	bl	800115c <lcd_write_data>
		count++;
 8001318:	7bfb      	ldrb	r3, [r7, #15]
 800131a:	3301      	adds	r3, #1
 800131c:	73fb      	strb	r3, [r7, #15]
	while(str[count] != 0)
 800131e:	7bfb      	ldrb	r3, [r7, #15]
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	4413      	add	r3, r2
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d1ef      	bne.n	800130a <lcd_draw_text+0xe>
	}
}
 800132a:	bf00      	nop
 800132c:	bf00      	nop
 800132e:	3710      	adds	r7, #16
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}

08001334 <lcd_clear_display>:

void lcd_clear_display(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
	lcd_write_command(0x01);
 8001338:	2001      	movs	r0, #1
 800133a:	f7ff ff31 	bl	80011a0 <lcd_write_command>
}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
	...

08001344 <set_status_A>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void set_status_A(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001348:	2200      	movs	r2, #0
 800134a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800134e:	480b      	ldr	r0, [pc, #44]	; (800137c <set_status_A+0x38>)
 8001350:	f002 fbca 	bl	8003ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8001354:	2200      	movs	r2, #0
 8001356:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800135a:	4808      	ldr	r0, [pc, #32]	; (800137c <set_status_A+0x38>)
 800135c:	f002 fbc4 	bl	8003ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001360:	2200      	movs	r2, #0
 8001362:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001366:	4805      	ldr	r0, [pc, #20]	; (800137c <set_status_A+0x38>)
 8001368:	f002 fbbe 	bl	8003ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 800136c:	2200      	movs	r2, #0
 800136e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001372:	4802      	ldr	r0, [pc, #8]	; (800137c <set_status_A+0x38>)
 8001374:	f002 fbb8 	bl	8003ae8 <HAL_GPIO_WritePin>
}
 8001378:	bf00      	nop
 800137a:	bd80      	pop	{r7, pc}
 800137c:	40020400 	.word	0x40020400

08001380 <set_status_B>:
void set_status_B(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001384:	2200      	movs	r2, #0
 8001386:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800138a:	480b      	ldr	r0, [pc, #44]	; (80013b8 <set_status_B+0x38>)
 800138c:	f002 fbac 	bl	8003ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8001390:	2200      	movs	r2, #0
 8001392:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001396:	4808      	ldr	r0, [pc, #32]	; (80013b8 <set_status_B+0x38>)
 8001398:	f002 fba6 	bl	8003ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 800139c:	2200      	movs	r2, #0
 800139e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013a2:	4805      	ldr	r0, [pc, #20]	; (80013b8 <set_status_B+0x38>)
 80013a4:	f002 fba0 	bl	8003ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 80013a8:	2201      	movs	r2, #1
 80013aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013ae:	4802      	ldr	r0, [pc, #8]	; (80013b8 <set_status_B+0x38>)
 80013b0:	f002 fb9a 	bl	8003ae8 <HAL_GPIO_WritePin>
}
 80013b4:	bf00      	nop
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	40020400 	.word	0x40020400

080013bc <set_status_C>:
void set_status_C(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80013c0:	2200      	movs	r2, #0
 80013c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013c6:	480b      	ldr	r0, [pc, #44]	; (80013f4 <set_status_C+0x38>)
 80013c8:	f002 fb8e 	bl	8003ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 80013cc:	2200      	movs	r2, #0
 80013ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013d2:	4808      	ldr	r0, [pc, #32]	; (80013f4 <set_status_C+0x38>)
 80013d4:	f002 fb88 	bl	8003ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 80013d8:	2201      	movs	r2, #1
 80013da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013de:	4805      	ldr	r0, [pc, #20]	; (80013f4 <set_status_C+0x38>)
 80013e0:	f002 fb82 	bl	8003ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 80013e4:	2200      	movs	r2, #0
 80013e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013ea:	4802      	ldr	r0, [pc, #8]	; (80013f4 <set_status_C+0x38>)
 80013ec:	f002 fb7c 	bl	8003ae8 <HAL_GPIO_WritePin>
}
 80013f0:	bf00      	nop
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40020400 	.word	0x40020400

080013f8 <set_status_D>:
void set_status_D(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80013fc:	2200      	movs	r2, #0
 80013fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001402:	480b      	ldr	r0, [pc, #44]	; (8001430 <set_status_D+0x38>)
 8001404:	f002 fb70 	bl	8003ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001408:	2201      	movs	r2, #1
 800140a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800140e:	4808      	ldr	r0, [pc, #32]	; (8001430 <set_status_D+0x38>)
 8001410:	f002 fb6a 	bl	8003ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001414:	2200      	movs	r2, #0
 8001416:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800141a:	4805      	ldr	r0, [pc, #20]	; (8001430 <set_status_D+0x38>)
 800141c:	f002 fb64 	bl	8003ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8001420:	2200      	movs	r2, #0
 8001422:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001426:	4802      	ldr	r0, [pc, #8]	; (8001430 <set_status_D+0x38>)
 8001428:	f002 fb5e 	bl	8003ae8 <HAL_GPIO_WritePin>
}
 800142c:	bf00      	nop
 800142e:	bd80      	pop	{r7, pc}
 8001430:	40020400 	.word	0x40020400

08001434 <HAL_TIM_IC_CaptureCallback>:
uint32_t ICValue;
float Duty;
float Frequency;
uint32_t CP_Voltage = 0;
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001434:	b5b0      	push	{r4, r5, r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // If the interrupt is triggered by channel 1
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	7f1b      	ldrb	r3, [r3, #28]
 8001440:	2b01      	cmp	r3, #1
 8001442:	d14c      	bne.n	80014de <HAL_TIM_IC_CaptureCallback+0xaa>
	{
		// Read the IC value
		ICValue = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001444:	2100      	movs	r1, #0
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f005 f8f0 	bl	800662c <HAL_TIM_ReadCapturedValue>
 800144c:	4603      	mov	r3, r0
 800144e:	4a26      	ldr	r2, [pc, #152]	; (80014e8 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8001450:	6013      	str	r3, [r2, #0]

		if (ICValue != 0)
 8001452:	4b25      	ldr	r3, [pc, #148]	; (80014e8 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d041      	beq.n	80014de <HAL_TIM_IC_CaptureCallback+0xaa>
		{
			// calculate the Duty Cycle
			Duty = 100.0 - ((float)HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2) *100.0)/(float)ICValue;
 800145a:	2104      	movs	r1, #4
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f005 f8e5 	bl	800662c <HAL_TIM_ReadCapturedValue>
 8001462:	ee07 0a90 	vmov	s15, r0
 8001466:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800146a:	ee17 0a90 	vmov	r0, s15
 800146e:	f7ff f86b 	bl	8000548 <__aeabi_f2d>
 8001472:	f04f 0200 	mov.w	r2, #0
 8001476:	4b1d      	ldr	r3, [pc, #116]	; (80014ec <HAL_TIM_IC_CaptureCallback+0xb8>)
 8001478:	f7ff f8be 	bl	80005f8 <__aeabi_dmul>
 800147c:	4602      	mov	r2, r0
 800147e:	460b      	mov	r3, r1
 8001480:	4614      	mov	r4, r2
 8001482:	461d      	mov	r5, r3
 8001484:	4b18      	ldr	r3, [pc, #96]	; (80014e8 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	ee07 3a90 	vmov	s15, r3
 800148c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001490:	ee17 0a90 	vmov	r0, s15
 8001494:	f7ff f858 	bl	8000548 <__aeabi_f2d>
 8001498:	4602      	mov	r2, r0
 800149a:	460b      	mov	r3, r1
 800149c:	4620      	mov	r0, r4
 800149e:	4629      	mov	r1, r5
 80014a0:	f7ff f9d4 	bl	800084c <__aeabi_ddiv>
 80014a4:	4602      	mov	r2, r0
 80014a6:	460b      	mov	r3, r1
 80014a8:	f04f 0000 	mov.w	r0, #0
 80014ac:	490f      	ldr	r1, [pc, #60]	; (80014ec <HAL_TIM_IC_CaptureCallback+0xb8>)
 80014ae:	f7fe feeb 	bl	8000288 <__aeabi_dsub>
 80014b2:	4602      	mov	r2, r0
 80014b4:	460b      	mov	r3, r1
 80014b6:	4610      	mov	r0, r2
 80014b8:	4619      	mov	r1, r3
 80014ba:	f7ff fb95 	bl	8000be8 <__aeabi_d2f>
 80014be:	4603      	mov	r3, r0
 80014c0:	4a0b      	ldr	r2, [pc, #44]	; (80014f0 <HAL_TIM_IC_CaptureCallback+0xbc>)
 80014c2:	6013      	str	r3, [r2, #0]
			Frequency = 84000000.0/(float)ICValue;
 80014c4:	4b08      	ldr	r3, [pc, #32]	; (80014e8 <HAL_TIM_IC_CaptureCallback+0xb4>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	ee07 3a90 	vmov	s15, r3
 80014cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80014d0:	eddf 6a08 	vldr	s13, [pc, #32]	; 80014f4 <HAL_TIM_IC_CaptureCallback+0xc0>
 80014d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014d8:	4b07      	ldr	r3, [pc, #28]	; (80014f8 <HAL_TIM_IC_CaptureCallback+0xc4>)
 80014da:	edc3 7a00 	vstr	s15, [r3]
		}
	}
}
 80014de:	bf00      	nop
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bdb0      	pop	{r4, r5, r7, pc}
 80014e6:	bf00      	nop
 80014e8:	2000040c 	.word	0x2000040c
 80014ec:	40590000 	.word	0x40590000
 80014f0:	20000410 	.word	0x20000410
 80014f4:	4ca037a0 	.word	0x4ca037a0
 80014f8:	20000414 	.word	0x20000414

080014fc <HAL_GPIO_EXTI_Callback>:


uint8_t menu = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	4603      	mov	r3, r0
 8001504:	80fb      	strh	r3, [r7, #6]
//        gpio_4
//  gpio_3		gpio_6
//   	  gpio_5
//
   //__BUTTONS_____________________________________________
   if(GPIO_Pin == GPIO_PIN_1)
 8001506:	88fb      	ldrh	r3, [r7, #6]
 8001508:	2b02      	cmp	r3, #2
 800150a:	d10c      	bne.n	8001526 <HAL_GPIO_EXTI_Callback+0x2a>
   {
	   set_status_A();
 800150c:	f7ff ff1a 	bl	8001344 <set_status_A>
	   menu = 1;
 8001510:	4b21      	ldr	r3, [pc, #132]	; (8001598 <HAL_GPIO_EXTI_Callback+0x9c>)
 8001512:	2201      	movs	r2, #1
 8001514:	701a      	strb	r2, [r3, #0]
	   Frequency = 0;
 8001516:	4b21      	ldr	r3, [pc, #132]	; (800159c <HAL_GPIO_EXTI_Callback+0xa0>)
 8001518:	f04f 0200 	mov.w	r2, #0
 800151c:	601a      	str	r2, [r3, #0]
	   Duty = 0;
 800151e:	4b20      	ldr	r3, [pc, #128]	; (80015a0 <HAL_GPIO_EXTI_Callback+0xa4>)
 8001520:	f04f 0200 	mov.w	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
   }
   if(GPIO_Pin == GPIO_PIN_3)
 8001526:	88fb      	ldrh	r3, [r7, #6]
 8001528:	2b08      	cmp	r3, #8
 800152a:	d104      	bne.n	8001536 <HAL_GPIO_EXTI_Callback+0x3a>
   {
	   set_status_B();
 800152c:	f7ff ff28 	bl	8001380 <set_status_B>
	   menu = 3;
 8001530:	4b19      	ldr	r3, [pc, #100]	; (8001598 <HAL_GPIO_EXTI_Callback+0x9c>)
 8001532:	2203      	movs	r2, #3
 8001534:	701a      	strb	r2, [r3, #0]
   }
   if(GPIO_Pin == GPIO_PIN_4)
 8001536:	88fb      	ldrh	r3, [r7, #6]
 8001538:	2b10      	cmp	r3, #16
 800153a:	d104      	bne.n	8001546 <HAL_GPIO_EXTI_Callback+0x4a>
   {
	   set_status_C();
 800153c:	f7ff ff3e 	bl	80013bc <set_status_C>
	   menu = 4;
 8001540:	4b15      	ldr	r3, [pc, #84]	; (8001598 <HAL_GPIO_EXTI_Callback+0x9c>)
 8001542:	2204      	movs	r2, #4
 8001544:	701a      	strb	r2, [r3, #0]
   }
   if(GPIO_Pin == GPIO_PIN_5)
 8001546:	88fb      	ldrh	r3, [r7, #6]
 8001548:	2b20      	cmp	r3, #32
 800154a:	d104      	bne.n	8001556 <HAL_GPIO_EXTI_Callback+0x5a>
   {
	   set_status_D();
 800154c:	f7ff ff54 	bl	80013f8 <set_status_D>
	   menu = 5;
 8001550:	4b11      	ldr	r3, [pc, #68]	; (8001598 <HAL_GPIO_EXTI_Callback+0x9c>)
 8001552:	2205      	movs	r2, #5
 8001554:	701a      	strb	r2, [r3, #0]
   }
   if(GPIO_Pin == GPIO_PIN_6)
 8001556:	88fb      	ldrh	r3, [r7, #6]
 8001558:	2b40      	cmp	r3, #64	; 0x40
 800155a:	d10a      	bne.n	8001572 <HAL_GPIO_EXTI_Callback+0x76>
   {
	   HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);   // main channel
 800155c:	2100      	movs	r1, #0
 800155e:	4811      	ldr	r0, [pc, #68]	; (80015a4 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001560:	f004 fbe0 	bl	8005d24 <HAL_TIM_IC_Start_IT>
	   HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);
 8001564:	2104      	movs	r1, #4
 8001566:	480f      	ldr	r0, [pc, #60]	; (80015a4 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001568:	f004 fa9e 	bl	8005aa8 <HAL_TIM_IC_Start>
	   menu = 6;
 800156c:	4b0a      	ldr	r3, [pc, #40]	; (8001598 <HAL_GPIO_EXTI_Callback+0x9c>)
 800156e:	2206      	movs	r2, #6
 8001570:	701a      	strb	r2, [r3, #0]
   }
   if(GPIO_Pin == GPIO_PIN_7)
 8001572:	88fb      	ldrh	r3, [r7, #6]
 8001574:	2b80      	cmp	r3, #128	; 0x80
 8001576:	d10a      	bne.n	800158e <HAL_GPIO_EXTI_Callback+0x92>
   {
	   HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_1);   // main channel
 8001578:	2100      	movs	r1, #0
 800157a:	480a      	ldr	r0, [pc, #40]	; (80015a4 <HAL_GPIO_EXTI_Callback+0xa8>)
 800157c:	f004 fcfa 	bl	8005f74 <HAL_TIM_IC_Stop_IT>
	   HAL_TIM_IC_Stop(&htim2, TIM_CHANNEL_2);
 8001580:	2104      	movs	r1, #4
 8001582:	4808      	ldr	r0, [pc, #32]	; (80015a4 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001584:	f004 fb6c 	bl	8005c60 <HAL_TIM_IC_Stop>
	   menu = 7;
 8001588:	4b03      	ldr	r3, [pc, #12]	; (8001598 <HAL_GPIO_EXTI_Callback+0x9c>)
 800158a:	2207      	movs	r2, #7
 800158c:	701a      	strb	r2, [r3, #0]
   }

   //______________________________________________________
}
 800158e:	bf00      	nop
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	20000418 	.word	0x20000418
 800159c:	20000414 	.word	0x20000414
 80015a0:	20000410 	.word	0x20000410
 80015a4:	200003c4 	.word	0x200003c4

080015a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015ac:	b0a8      	sub	sp, #160	; 0xa0
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015b0:	f001 f886 	bl	80026c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015b4:	f000 fa70 	bl	8001a98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015b8:	f000 fc6a 	bl	8001e90 <MX_GPIO_Init>
  MX_ADC1_Init();
 80015bc:	f000 fad6 	bl	8001b6c <MX_ADC1_Init>
  MX_TIM2_Init();
 80015c0:	f000 fbca 	bl	8001d58 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 80015c4:	f009 f860 	bl	800a688 <MX_USB_DEVICE_Init>
  MX_ADC3_Init();
 80015c8:	f000 fb74 	bl	8001cb4 <MX_ADC3_Init>
  MX_ADC2_Init();
 80015cc:	f000 fb20 	bl	8001c10 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  uint8_t str_tx[100];
  set_status_A();
 80015d0:	f7ff feb8 	bl	8001344 <set_status_A>
  lcd_initialization();
 80015d4:	f7ff fe06 	bl	80011e4 <lcd_initialization>
  HAL_Delay(200);
 80015d8:	20c8      	movs	r0, #200	; 0xc8
 80015da:	f001 f8e3 	bl	80027a4 <HAL_Delay>

  lcd_set_cursor(0, 0);
 80015de:	2100      	movs	r1, #0
 80015e0:	2000      	movs	r0, #0
 80015e2:	f7ff fe39 	bl	8001258 <lcd_set_cursor>
  sprintf(str_tx, " ", menu);
 80015e6:	4bda      	ldr	r3, [pc, #872]	; (8001950 <main+0x3a8>)
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	461a      	mov	r2, r3
 80015ec:	f107 030c 	add.w	r3, r7, #12
 80015f0:	49d8      	ldr	r1, [pc, #864]	; (8001954 <main+0x3ac>)
 80015f2:	4618      	mov	r0, r3
 80015f4:	f00a fc14 	bl	800be20 <siprintf>
  lcd_draw_text(str_tx);
 80015f8:	f107 030c 	add.w	r3, r7, #12
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7ff fe7d 	bl	80012fc <lcd_draw_text>
  lcd_set_cursor(0, 1);
 8001602:	2101      	movs	r1, #1
 8001604:	2000      	movs	r0, #0
 8001606:	f7ff fe27 	bl	8001258 <lcd_set_cursor>
  sprintf(str_tx, " ", Frequency);
 800160a:	4bd3      	ldr	r3, [pc, #844]	; (8001958 <main+0x3b0>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4618      	mov	r0, r3
 8001610:	f7fe ff9a 	bl	8000548 <__aeabi_f2d>
 8001614:	4602      	mov	r2, r0
 8001616:	460b      	mov	r3, r1
 8001618:	f107 000c 	add.w	r0, r7, #12
 800161c:	49cf      	ldr	r1, [pc, #828]	; (800195c <main+0x3b4>)
 800161e:	f00a fbff 	bl	800be20 <siprintf>
  lcd_draw_text(str_tx);
 8001622:	f107 030c 	add.w	r3, r7, #12
 8001626:	4618      	mov	r0, r3
 8001628:	f7ff fe68 	bl	80012fc <lcd_draw_text>
  lcd_set_cursor(0, 2);
 800162c:	2102      	movs	r1, #2
 800162e:	2000      	movs	r0, #0
 8001630:	f7ff fe12 	bl	8001258 <lcd_set_cursor>
  sprintf(str_tx, "", Frequency);
 8001634:	4bc8      	ldr	r3, [pc, #800]	; (8001958 <main+0x3b0>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4618      	mov	r0, r3
 800163a:	f7fe ff85 	bl	8000548 <__aeabi_f2d>
 800163e:	4602      	mov	r2, r0
 8001640:	460b      	mov	r3, r1
 8001642:	f107 000c 	add.w	r0, r7, #12
 8001646:	49c6      	ldr	r1, [pc, #792]	; (8001960 <main+0x3b8>)
 8001648:	f00a fbea 	bl	800be20 <siprintf>
  lcd_draw_text(str_tx);
 800164c:	f107 030c 	add.w	r3, r7, #12
 8001650:	4618      	mov	r0, r3
 8001652:	f7ff fe53 	bl	80012fc <lcd_draw_text>
//  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);   // main channel
//  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);

  // 

  uint32_t pretick = 0;
 8001656:	2300      	movs	r3, #0
 8001658:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t posttick = 0;
 800165c:	2300      	movs	r3, #0
 800165e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88


  const uint32_t adc_arr = 3000;
 8001662:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001666:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t adc[adc_arr];
 800166a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800166e:	3b01      	subs	r3, #1
 8001670:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001674:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001678:	2200      	movs	r2, #0
 800167a:	603b      	str	r3, [r7, #0]
 800167c:	607a      	str	r2, [r7, #4]
 800167e:	f04f 0200 	mov.w	r2, #0
 8001682:	f04f 0300 	mov.w	r3, #0
 8001686:	6879      	ldr	r1, [r7, #4]
 8001688:	014b      	lsls	r3, r1, #5
 800168a:	6839      	ldr	r1, [r7, #0]
 800168c:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 8001690:	6839      	ldr	r1, [r7, #0]
 8001692:	014a      	lsls	r2, r1, #5
 8001694:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001698:	2200      	movs	r2, #0
 800169a:	469a      	mov	sl, r3
 800169c:	4693      	mov	fp, r2
 800169e:	f04f 0200 	mov.w	r2, #0
 80016a2:	f04f 0300 	mov.w	r3, #0
 80016a6:	ea4f 134b 	mov.w	r3, fp, lsl #5
 80016aa:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 80016ae:	ea4f 124a 	mov.w	r2, sl, lsl #5
 80016b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80016b6:	009b      	lsls	r3, r3, #2
 80016b8:	3307      	adds	r3, #7
 80016ba:	08db      	lsrs	r3, r3, #3
 80016bc:	00db      	lsls	r3, r3, #3
 80016be:	ebad 0d03 	sub.w	sp, sp, r3
 80016c2:	466b      	mov	r3, sp
 80016c4:	3303      	adds	r3, #3
 80016c6:	089b      	lsrs	r3, r3, #2
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	67fb      	str	r3, [r7, #124]	; 0x7c
  const uint32_t CP_adc_arr = 500;
 80016cc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80016d0:	67bb      	str	r3, [r7, #120]	; 0x78
  uint32_t CP_adc[CP_adc_arr];
 80016d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80016d4:	3b01      	subs	r3, #1
 80016d6:	677b      	str	r3, [r7, #116]	; 0x74
 80016d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80016da:	2200      	movs	r2, #0
 80016dc:	4698      	mov	r8, r3
 80016de:	4691      	mov	r9, r2
 80016e0:	f04f 0200 	mov.w	r2, #0
 80016e4:	f04f 0300 	mov.w	r3, #0
 80016e8:	ea4f 1349 	mov.w	r3, r9, lsl #5
 80016ec:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 80016f0:	ea4f 1248 	mov.w	r2, r8, lsl #5
 80016f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80016f6:	2200      	movs	r2, #0
 80016f8:	461c      	mov	r4, r3
 80016fa:	4615      	mov	r5, r2
 80016fc:	f04f 0200 	mov.w	r2, #0
 8001700:	f04f 0300 	mov.w	r3, #0
 8001704:	016b      	lsls	r3, r5, #5
 8001706:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 800170a:	0162      	lsls	r2, r4, #5
 800170c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	3307      	adds	r3, #7
 8001712:	08db      	lsrs	r3, r3, #3
 8001714:	00db      	lsls	r3, r3, #3
 8001716:	ebad 0d03 	sub.w	sp, sp, r3
 800171a:	466b      	mov	r3, sp
 800171c:	3303      	adds	r3, #3
 800171e:	089b      	lsrs	r3, r3, #2
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	673b      	str	r3, [r7, #112]	; 0x70

  HAL_ADC_ConfigChannel(&hadc1, ADC_CHANNEL_4);
 8001724:	2104      	movs	r1, #4
 8001726:	488f      	ldr	r0, [pc, #572]	; (8001964 <main+0x3bc>)
 8001728:	f001 fb70 	bl	8002e0c <HAL_ADC_ConfigChannel>
  {
//	  uint32_t ICValue;
//	  float Duty;
//	  float Frequency;

	  	 HAL_ADC_ConfigChannel(&hadc2, ADC_CHANNEL_3);
 800172c:	2103      	movs	r1, #3
 800172e:	488e      	ldr	r0, [pc, #568]	; (8001968 <main+0x3c0>)
 8001730:	f001 fb6c 	bl	8002e0c <HAL_ADC_ConfigChannel>
	  	 for(uint32_t i = 0; i < CP_adc_arr; i++)
 8001734:	2300      	movs	r3, #0
 8001736:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800173a:	e017      	b.n	800176c <main+0x1c4>
	  	 {
			HAL_ADC_Start(&hadc2);
 800173c:	488a      	ldr	r0, [pc, #552]	; (8001968 <main+0x3c0>)
 800173e:	f001 f899 	bl	8002874 <HAL_ADC_Start>
			HAL_ADC_PollForConversion(&hadc2,100);
 8001742:	2164      	movs	r1, #100	; 0x64
 8001744:	4888      	ldr	r0, [pc, #544]	; (8001968 <main+0x3c0>)
 8001746:	f001 f99a 	bl	8002a7e <HAL_ADC_PollForConversion>
			CP_adc[i] = (uint32_t) HAL_ADC_GetValue(&hadc2);
 800174a:	4887      	ldr	r0, [pc, #540]	; (8001968 <main+0x3c0>)
 800174c:	f001 fb32 	bl	8002db4 <HAL_ADC_GetValue>
 8001750:	4601      	mov	r1, r0
 8001752:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001754:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001758:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			HAL_ADC_Stop(&hadc2);
 800175c:	4882      	ldr	r0, [pc, #520]	; (8001968 <main+0x3c0>)
 800175e:	f001 f95b 	bl	8002a18 <HAL_ADC_Stop>
	  	 for(uint32_t i = 0; i < CP_adc_arr; i++)
 8001762:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001766:	3301      	adds	r3, #1
 8001768:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800176c:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001770:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001772:	429a      	cmp	r2, r3
 8001774:	d3e2      	bcc.n	800173c <main+0x194>
	  	 }
	  	 HAL_ADC_ConfigChannel(&hadc1, ADC_CHANNEL_4);
 8001776:	2104      	movs	r1, #4
 8001778:	487a      	ldr	r0, [pc, #488]	; (8001964 <main+0x3bc>)
 800177a:	f001 fb47 	bl	8002e0c <HAL_ADC_ConfigChannel>
	  	 uint32_t CP_val_MAX = 0;
 800177e:	2300      	movs	r3, #0
 8001780:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	  	 for(uint32_t i = 0; i < CP_adc_arr; i++)
 8001784:	2300      	movs	r3, #0
 8001786:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800178a:	e014      	b.n	80017b6 <main+0x20e>
	  	 {
	  		 if(CP_adc[i] > CP_val_MAX)
 800178c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800178e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001792:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001796:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800179a:	429a      	cmp	r2, r3
 800179c:	d206      	bcs.n	80017ac <main+0x204>
	  		 {
	  			CP_val_MAX = CP_adc[i];
 800179e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80017a0:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80017a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017a8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	  	 for(uint32_t i = 0; i < CP_adc_arr; i++)
 80017ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80017b0:	3301      	adds	r3, #1
 80017b2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80017b6:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80017ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80017bc:	429a      	cmp	r2, r3
 80017be:	d3e5      	bcc.n	800178c <main+0x1e4>
	  		 }
	  	 }
	  	 lcd_clear_display();
 80017c0:	f7ff fdb8 	bl	8001334 <lcd_clear_display>
		 lcd_set_cursor(0, 0);
 80017c4:	2100      	movs	r1, #0
 80017c6:	2000      	movs	r0, #0
 80017c8:	f7ff fd46 	bl	8001258 <lcd_set_cursor>
		 sprintf(str_tx, "menu = %d", menu);
 80017cc:	4b60      	ldr	r3, [pc, #384]	; (8001950 <main+0x3a8>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	461a      	mov	r2, r3
 80017d2:	f107 030c 	add.w	r3, r7, #12
 80017d6:	4965      	ldr	r1, [pc, #404]	; (800196c <main+0x3c4>)
 80017d8:	4618      	mov	r0, r3
 80017da:	f00a fb21 	bl	800be20 <siprintf>
		 lcd_draw_text(str_tx);
 80017de:	f107 030c 	add.w	r3, r7, #12
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7ff fd8a 	bl	80012fc <lcd_draw_text>
		 lcd_set_cursor(0, 1);
 80017e8:	2101      	movs	r1, #1
 80017ea:	2000      	movs	r0, #0
 80017ec:	f7ff fd34 	bl	8001258 <lcd_set_cursor>
		 sprintf(str_tx, " = %.2f", Frequency);
 80017f0:	4b59      	ldr	r3, [pc, #356]	; (8001958 <main+0x3b0>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7fe fea7 	bl	8000548 <__aeabi_f2d>
 80017fa:	4602      	mov	r2, r0
 80017fc:	460b      	mov	r3, r1
 80017fe:	f107 000c 	add.w	r0, r7, #12
 8001802:	495b      	ldr	r1, [pc, #364]	; (8001970 <main+0x3c8>)
 8001804:	f00a fb0c 	bl	800be20 <siprintf>
		 lcd_draw_text(str_tx);
 8001808:	f107 030c 	add.w	r3, r7, #12
 800180c:	4618      	mov	r0, r3
 800180e:	f7ff fd75 	bl	80012fc <lcd_draw_text>
		 lcd_set_cursor(0, 2);
 8001812:	2102      	movs	r1, #2
 8001814:	2000      	movs	r0, #0
 8001816:	f7ff fd1f 	bl	8001258 <lcd_set_cursor>
		 sprintf(str_tx, " = %.2f", Duty);
 800181a:	4b56      	ldr	r3, [pc, #344]	; (8001974 <main+0x3cc>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4618      	mov	r0, r3
 8001820:	f7fe fe92 	bl	8000548 <__aeabi_f2d>
 8001824:	4602      	mov	r2, r0
 8001826:	460b      	mov	r3, r1
 8001828:	f107 000c 	add.w	r0, r7, #12
 800182c:	4952      	ldr	r1, [pc, #328]	; (8001978 <main+0x3d0>)
 800182e:	f00a faf7 	bl	800be20 <siprintf>
		 lcd_draw_text(str_tx);
 8001832:	f107 030c 	add.w	r3, r7, #12
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff fd60 	bl	80012fc <lcd_draw_text>
		 lcd_set_cursor(0, 3);
 800183c:	2103      	movs	r1, #3
 800183e:	2000      	movs	r0, #0
 8001840:	f7ff fd0a 	bl	8001258 <lcd_set_cursor>
		 sprintf(str_tx, " = %.2f", (float)CP_val_MAX*0.004914 + 0.15);
 8001844:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001848:	ee07 3a90 	vmov	s15, r3
 800184c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001850:	ee17 0a90 	vmov	r0, s15
 8001854:	f7fe fe78 	bl	8000548 <__aeabi_f2d>
 8001858:	a339      	add	r3, pc, #228	; (adr r3, 8001940 <main+0x398>)
 800185a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800185e:	f7fe fecb 	bl	80005f8 <__aeabi_dmul>
 8001862:	4602      	mov	r2, r0
 8001864:	460b      	mov	r3, r1
 8001866:	4610      	mov	r0, r2
 8001868:	4619      	mov	r1, r3
 800186a:	a337      	add	r3, pc, #220	; (adr r3, 8001948 <main+0x3a0>)
 800186c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001870:	f7fe fd0c 	bl	800028c <__adddf3>
 8001874:	4602      	mov	r2, r0
 8001876:	460b      	mov	r3, r1
 8001878:	f107 000c 	add.w	r0, r7, #12
 800187c:	493f      	ldr	r1, [pc, #252]	; (800197c <main+0x3d4>)
 800187e:	f00a facf 	bl	800be20 <siprintf>
		 lcd_draw_text(str_tx);
 8001882:	f107 030c 	add.w	r3, r7, #12
 8001886:	4618      	mov	r0, r3
 8001888:	f7ff fd38 	bl	80012fc <lcd_draw_text>
	    sprintf(str_tx, "_____________START____________________ \r\n");
 800188c:	f107 030c 	add.w	r3, r7, #12
 8001890:	493b      	ldr	r1, [pc, #236]	; (8001980 <main+0x3d8>)
 8001892:	4618      	mov	r0, r3
 8001894:	f00a fac4 	bl	800be20 <siprintf>
	    CDC_Transmit_FS((unsigned char*)str_tx, strlen(str_tx));
 8001898:	f107 030c 	add.w	r3, r7, #12
 800189c:	4618      	mov	r0, r3
 800189e:	f7fe fc97 	bl	80001d0 <strlen>
 80018a2:	4602      	mov	r2, r0
 80018a4:	f107 030c 	add.w	r3, r7, #12
 80018a8:	4611      	mov	r1, r2
 80018aa:	4618      	mov	r0, r3
 80018ac:	f008 ffaa 	bl	800a804 <CDC_Transmit_FS>

	    pretick = HAL_GetTick();
 80018b0:	f000 ff6c 	bl	800278c <HAL_GetTick>
 80018b4:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c

	    for(uint16_t i = 0; i < adc_arr; i++)
 80018b8:	2300      	movs	r3, #0
 80018ba:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 80018be:	e017      	b.n	80018f0 <main+0x348>
	    {
			HAL_ADC_Start(&hadc1);
 80018c0:	4828      	ldr	r0, [pc, #160]	; (8001964 <main+0x3bc>)
 80018c2:	f000 ffd7 	bl	8002874 <HAL_ADC_Start>
			HAL_ADC_PollForConversion(&hadc1,100);
 80018c6:	2164      	movs	r1, #100	; 0x64
 80018c8:	4826      	ldr	r0, [pc, #152]	; (8001964 <main+0x3bc>)
 80018ca:	f001 f8d8 	bl	8002a7e <HAL_ADC_PollForConversion>
			adc[i] = (uint32_t) HAL_ADC_GetValue(&hadc1);
 80018ce:	f8b7 409c 	ldrh.w	r4, [r7, #156]	; 0x9c
 80018d2:	4824      	ldr	r0, [pc, #144]	; (8001964 <main+0x3bc>)
 80018d4:	f001 fa6e 	bl	8002db4 <HAL_ADC_GetValue>
 80018d8:	4602      	mov	r2, r0
 80018da:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80018dc:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
			HAL_ADC_Stop(&hadc1);
 80018e0:	4820      	ldr	r0, [pc, #128]	; (8001964 <main+0x3bc>)
 80018e2:	f001 f899 	bl	8002a18 <HAL_ADC_Stop>
	    for(uint16_t i = 0; i < adc_arr; i++)
 80018e6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80018ea:	3301      	adds	r3, #1
 80018ec:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 80018f0:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80018f4:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80018f8:	429a      	cmp	r2, r3
 80018fa:	d8e1      	bhi.n	80018c0 <main+0x318>
	    }

		posttick = HAL_GetTick();
 80018fc:	f000 ff46 	bl	800278c <HAL_GetTick>
 8001900:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88

		sprintf(str_tx, "Tick = %d \r\n", posttick - pretick);
 8001904:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8001908:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800190c:	1ad2      	subs	r2, r2, r3
 800190e:	f107 030c 	add.w	r3, r7, #12
 8001912:	491c      	ldr	r1, [pc, #112]	; (8001984 <main+0x3dc>)
 8001914:	4618      	mov	r0, r3
 8001916:	f00a fa83 	bl	800be20 <siprintf>
		CDC_Transmit_FS((unsigned char*)str_tx, strlen(str_tx));
 800191a:	f107 030c 	add.w	r3, r7, #12
 800191e:	4618      	mov	r0, r3
 8001920:	f7fe fc56 	bl	80001d0 <strlen>
 8001924:	4602      	mov	r2, r0
 8001926:	f107 030c 	add.w	r3, r7, #12
 800192a:	4611      	mov	r1, r2
 800192c:	4618      	mov	r0, r3
 800192e:	f008 ff69 	bl	800a804 <CDC_Transmit_FS>

		for(uint16_t i = 0; i < adc_arr; i++)
 8001932:	2300      	movs	r3, #0
 8001934:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
 8001938:	e06b      	b.n	8001a12 <main+0x46a>
 800193a:	bf00      	nop
 800193c:	f3af 8000 	nop.w
 8001940:	d4ae429e 	.word	0xd4ae429e
 8001944:	3f7420b3 	.word	0x3f7420b3
 8001948:	33333333 	.word	0x33333333
 800194c:	3fc33333 	.word	0x3fc33333
 8001950:	20000418 	.word	0x20000418
 8001954:	0800fa18 	.word	0x0800fa18
 8001958:	20000414 	.word	0x20000414
 800195c:	0800fa2c 	.word	0x0800fa2c
 8001960:	0800fa3c 	.word	0x0800fa3c
 8001964:	200002ec 	.word	0x200002ec
 8001968:	20000334 	.word	0x20000334
 800196c:	0800fa44 	.word	0x0800fa44
 8001970:	0800fa50 	.word	0x0800fa50
 8001974:	20000410 	.word	0x20000410
 8001978:	0800fa60 	.word	0x0800fa60
 800197c:	0800fa74 	.word	0x0800fa74
 8001980:	0800fa88 	.word	0x0800fa88
 8001984:	0800fab4 	.word	0x0800fab4
		{
			sprintf(str_tx, "%.1f \r\n", ((float)adc[i]*3.3/4096.0-1.22662)*1358.88);
 8001988:	f8b7 209e 	ldrh.w	r2, [r7, #158]	; 0x9e
 800198c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800198e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001992:	ee07 3a90 	vmov	s15, r3
 8001996:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800199a:	ee17 0a90 	vmov	r0, s15
 800199e:	f7fe fdd3 	bl	8000548 <__aeabi_f2d>
 80019a2:	a33b      	add	r3, pc, #236	; (adr r3, 8001a90 <main+0x4e8>)
 80019a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a8:	f7fe fe26 	bl	80005f8 <__aeabi_dmul>
 80019ac:	4602      	mov	r2, r0
 80019ae:	460b      	mov	r3, r1
 80019b0:	4610      	mov	r0, r2
 80019b2:	4619      	mov	r1, r3
 80019b4:	f04f 0200 	mov.w	r2, #0
 80019b8:	4b31      	ldr	r3, [pc, #196]	; (8001a80 <main+0x4d8>)
 80019ba:	f7fe ff47 	bl	800084c <__aeabi_ddiv>
 80019be:	4602      	mov	r2, r0
 80019c0:	460b      	mov	r3, r1
 80019c2:	4610      	mov	r0, r2
 80019c4:	4619      	mov	r1, r3
 80019c6:	a32a      	add	r3, pc, #168	; (adr r3, 8001a70 <main+0x4c8>)
 80019c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019cc:	f7fe fc5c 	bl	8000288 <__aeabi_dsub>
 80019d0:	4602      	mov	r2, r0
 80019d2:	460b      	mov	r3, r1
 80019d4:	4610      	mov	r0, r2
 80019d6:	4619      	mov	r1, r3
 80019d8:	a327      	add	r3, pc, #156	; (adr r3, 8001a78 <main+0x4d0>)
 80019da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019de:	f7fe fe0b 	bl	80005f8 <__aeabi_dmul>
 80019e2:	4602      	mov	r2, r0
 80019e4:	460b      	mov	r3, r1
 80019e6:	f107 000c 	add.w	r0, r7, #12
 80019ea:	4926      	ldr	r1, [pc, #152]	; (8001a84 <main+0x4dc>)
 80019ec:	f00a fa18 	bl	800be20 <siprintf>
			CDC_Transmit_FS((unsigned char*)str_tx, strlen(str_tx));
 80019f0:	f107 030c 	add.w	r3, r7, #12
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7fe fbeb 	bl	80001d0 <strlen>
 80019fa:	4602      	mov	r2, r0
 80019fc:	f107 030c 	add.w	r3, r7, #12
 8001a00:	4611      	mov	r1, r2
 8001a02:	4618      	mov	r0, r3
 8001a04:	f008 fefe 	bl	800a804 <CDC_Transmit_FS>
		for(uint16_t i = 0; i < adc_arr; i++)
 8001a08:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
 8001a12:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8001a16:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001a1a:	429a      	cmp	r2, r3
 8001a1c:	d8b4      	bhi.n	8001988 <main+0x3e0>
		}
		sprintf(str_tx, " \r\n");
 8001a1e:	f107 030c 	add.w	r3, r7, #12
 8001a22:	4919      	ldr	r1, [pc, #100]	; (8001a88 <main+0x4e0>)
 8001a24:	4618      	mov	r0, r3
 8001a26:	f00a f9fb 	bl	800be20 <siprintf>
		CDC_Transmit_FS((unsigned char*)str_tx, strlen(str_tx));
 8001a2a:	f107 030c 	add.w	r3, r7, #12
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f7fe fbce 	bl	80001d0 <strlen>
 8001a34:	4602      	mov	r2, r0
 8001a36:	f107 030c 	add.w	r3, r7, #12
 8001a3a:	4611      	mov	r1, r2
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f008 fee1 	bl	800a804 <CDC_Transmit_FS>
		sprintf(str_tx, "_____________STOP______________________\r\n\r\n");
 8001a42:	f107 030c 	add.w	r3, r7, #12
 8001a46:	4911      	ldr	r1, [pc, #68]	; (8001a8c <main+0x4e4>)
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f00a f9e9 	bl	800be20 <siprintf>
		CDC_Transmit_FS((unsigned char*)str_tx, strlen(str_tx));
 8001a4e:	f107 030c 	add.w	r3, r7, #12
 8001a52:	4618      	mov	r0, r3
 8001a54:	f7fe fbbc 	bl	80001d0 <strlen>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	f107 030c 	add.w	r3, r7, #12
 8001a5e:	4611      	mov	r1, r2
 8001a60:	4618      	mov	r0, r3
 8001a62:	f008 fecf 	bl	800a804 <CDC_Transmit_FS>
		HAL_Delay(100);
 8001a66:	2064      	movs	r0, #100	; 0x64
 8001a68:	f000 fe9c 	bl	80027a4 <HAL_Delay>
  {
 8001a6c:	e65e      	b.n	800172c <main+0x184>
 8001a6e:	bf00      	nop
 8001a70:	4b09e98e 	.word	0x4b09e98e
 8001a74:	3ff3a03c 	.word	0x3ff3a03c
 8001a78:	1eb851ec 	.word	0x1eb851ec
 8001a7c:	40953b85 	.word	0x40953b85
 8001a80:	40b00000 	.word	0x40b00000
 8001a84:	0800fac4 	.word	0x0800fac4
 8001a88:	0800facc 	.word	0x0800facc
 8001a8c:	0800fad0 	.word	0x0800fad0
 8001a90:	66666666 	.word	0x66666666
 8001a94:	400a6666 	.word	0x400a6666

08001a98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b094      	sub	sp, #80	; 0x50
 8001a9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a9e:	f107 0320 	add.w	r3, r7, #32
 8001aa2:	2230      	movs	r2, #48	; 0x30
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f009 fb32 	bl	800b110 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001aac:	f107 030c 	add.w	r3, r7, #12
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	605a      	str	r2, [r3, #4]
 8001ab6:	609a      	str	r2, [r3, #8]
 8001ab8:	60da      	str	r2, [r3, #12]
 8001aba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001abc:	2300      	movs	r3, #0
 8001abe:	60bb      	str	r3, [r7, #8]
 8001ac0:	4b28      	ldr	r3, [pc, #160]	; (8001b64 <SystemClock_Config+0xcc>)
 8001ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac4:	4a27      	ldr	r2, [pc, #156]	; (8001b64 <SystemClock_Config+0xcc>)
 8001ac6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aca:	6413      	str	r3, [r2, #64]	; 0x40
 8001acc:	4b25      	ldr	r3, [pc, #148]	; (8001b64 <SystemClock_Config+0xcc>)
 8001ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ad4:	60bb      	str	r3, [r7, #8]
 8001ad6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ad8:	2300      	movs	r3, #0
 8001ada:	607b      	str	r3, [r7, #4]
 8001adc:	4b22      	ldr	r3, [pc, #136]	; (8001b68 <SystemClock_Config+0xd0>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a21      	ldr	r2, [pc, #132]	; (8001b68 <SystemClock_Config+0xd0>)
 8001ae2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ae6:	6013      	str	r3, [r2, #0]
 8001ae8:	4b1f      	ldr	r3, [pc, #124]	; (8001b68 <SystemClock_Config+0xd0>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001af0:	607b      	str	r3, [r7, #4]
 8001af2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001af4:	2301      	movs	r3, #1
 8001af6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001af8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001afc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001afe:	2302      	movs	r3, #2
 8001b00:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b02:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b06:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001b08:	2308      	movs	r3, #8
 8001b0a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001b0c:	23a8      	movs	r3, #168	; 0xa8
 8001b0e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b10:	2302      	movs	r3, #2
 8001b12:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001b14:	2307      	movs	r3, #7
 8001b16:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b18:	f107 0320 	add.w	r3, r7, #32
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f003 faad 	bl	800507c <HAL_RCC_OscConfig>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001b28:	f000 fadc 	bl	80020e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b2c:	230f      	movs	r3, #15
 8001b2e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b30:	2302      	movs	r3, #2
 8001b32:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b38:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001b3c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b42:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b44:	f107 030c 	add.w	r3, r7, #12
 8001b48:	2105      	movs	r1, #5
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f003 fd0e 	bl	800556c <HAL_RCC_ClockConfig>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001b56:	f000 fac5 	bl	80020e4 <Error_Handler>
  }
}
 8001b5a:	bf00      	nop
 8001b5c:	3750      	adds	r7, #80	; 0x50
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	40023800 	.word	0x40023800
 8001b68:	40007000 	.word	0x40007000

08001b6c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b72:	463b      	mov	r3, r7
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001b7e:	4b21      	ldr	r3, [pc, #132]	; (8001c04 <MX_ADC1_Init+0x98>)
 8001b80:	4a21      	ldr	r2, [pc, #132]	; (8001c08 <MX_ADC1_Init+0x9c>)
 8001b82:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001b84:	4b1f      	ldr	r3, [pc, #124]	; (8001c04 <MX_ADC1_Init+0x98>)
 8001b86:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001b8a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b8c:	4b1d      	ldr	r3, [pc, #116]	; (8001c04 <MX_ADC1_Init+0x98>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001b92:	4b1c      	ldr	r3, [pc, #112]	; (8001c04 <MX_ADC1_Init+0x98>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001b98:	4b1a      	ldr	r3, [pc, #104]	; (8001c04 <MX_ADC1_Init+0x98>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b9e:	4b19      	ldr	r3, [pc, #100]	; (8001c04 <MX_ADC1_Init+0x98>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ba6:	4b17      	ldr	r3, [pc, #92]	; (8001c04 <MX_ADC1_Init+0x98>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001bac:	4b15      	ldr	r3, [pc, #84]	; (8001c04 <MX_ADC1_Init+0x98>)
 8001bae:	4a17      	ldr	r2, [pc, #92]	; (8001c0c <MX_ADC1_Init+0xa0>)
 8001bb0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001bb2:	4b14      	ldr	r3, [pc, #80]	; (8001c04 <MX_ADC1_Init+0x98>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001bb8:	4b12      	ldr	r3, [pc, #72]	; (8001c04 <MX_ADC1_Init+0x98>)
 8001bba:	2201      	movs	r2, #1
 8001bbc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001bbe:	4b11      	ldr	r3, [pc, #68]	; (8001c04 <MX_ADC1_Init+0x98>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001bc6:	4b0f      	ldr	r3, [pc, #60]	; (8001c04 <MX_ADC1_Init+0x98>)
 8001bc8:	2201      	movs	r2, #1
 8001bca:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001bcc:	480d      	ldr	r0, [pc, #52]	; (8001c04 <MX_ADC1_Init+0x98>)
 8001bce:	f000 fe0d 	bl	80027ec <HAL_ADC_Init>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001bd8:	f000 fa84 	bl	80020e4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001bdc:	2304      	movs	r3, #4
 8001bde:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001be0:	2301      	movs	r3, #1
 8001be2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001be4:	2300      	movs	r3, #0
 8001be6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001be8:	463b      	mov	r3, r7
 8001bea:	4619      	mov	r1, r3
 8001bec:	4805      	ldr	r0, [pc, #20]	; (8001c04 <MX_ADC1_Init+0x98>)
 8001bee:	f001 f90d 	bl	8002e0c <HAL_ADC_ConfigChannel>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001bf8:	f000 fa74 	bl	80020e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001bfc:	bf00      	nop
 8001bfe:	3710      	adds	r7, #16
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	200002ec 	.word	0x200002ec
 8001c08:	40012000 	.word	0x40012000
 8001c0c:	0f000001 	.word	0x0f000001

08001c10 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c16:	463b      	mov	r3, r7
 8001c18:	2200      	movs	r2, #0
 8001c1a:	601a      	str	r2, [r3, #0]
 8001c1c:	605a      	str	r2, [r3, #4]
 8001c1e:	609a      	str	r2, [r3, #8]
 8001c20:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001c22:	4b21      	ldr	r3, [pc, #132]	; (8001ca8 <MX_ADC2_Init+0x98>)
 8001c24:	4a21      	ldr	r2, [pc, #132]	; (8001cac <MX_ADC2_Init+0x9c>)
 8001c26:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c28:	4b1f      	ldr	r3, [pc, #124]	; (8001ca8 <MX_ADC2_Init+0x98>)
 8001c2a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001c2e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001c30:	4b1d      	ldr	r3, [pc, #116]	; (8001ca8 <MX_ADC2_Init+0x98>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001c36:	4b1c      	ldr	r3, [pc, #112]	; (8001ca8 <MX_ADC2_Init+0x98>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001c3c:	4b1a      	ldr	r3, [pc, #104]	; (8001ca8 <MX_ADC2_Init+0x98>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001c42:	4b19      	ldr	r3, [pc, #100]	; (8001ca8 <MX_ADC2_Init+0x98>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c4a:	4b17      	ldr	r3, [pc, #92]	; (8001ca8 <MX_ADC2_Init+0x98>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c50:	4b15      	ldr	r3, [pc, #84]	; (8001ca8 <MX_ADC2_Init+0x98>)
 8001c52:	4a17      	ldr	r2, [pc, #92]	; (8001cb0 <MX_ADC2_Init+0xa0>)
 8001c54:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c56:	4b14      	ldr	r3, [pc, #80]	; (8001ca8 <MX_ADC2_Init+0x98>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001c5c:	4b12      	ldr	r3, [pc, #72]	; (8001ca8 <MX_ADC2_Init+0x98>)
 8001c5e:	2201      	movs	r2, #1
 8001c60:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001c62:	4b11      	ldr	r3, [pc, #68]	; (8001ca8 <MX_ADC2_Init+0x98>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c6a:	4b0f      	ldr	r3, [pc, #60]	; (8001ca8 <MX_ADC2_Init+0x98>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001c70:	480d      	ldr	r0, [pc, #52]	; (8001ca8 <MX_ADC2_Init+0x98>)
 8001c72:	f000 fdbb 	bl	80027ec <HAL_ADC_Init>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8001c7c:	f000 fa32 	bl	80020e4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001c80:	2303      	movs	r3, #3
 8001c82:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001c84:	2301      	movs	r3, #1
 8001c86:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001c8c:	463b      	mov	r3, r7
 8001c8e:	4619      	mov	r1, r3
 8001c90:	4805      	ldr	r0, [pc, #20]	; (8001ca8 <MX_ADC2_Init+0x98>)
 8001c92:	f001 f8bb 	bl	8002e0c <HAL_ADC_ConfigChannel>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8001c9c:	f000 fa22 	bl	80020e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001ca0:	bf00      	nop
 8001ca2:	3710      	adds	r7, #16
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	20000334 	.word	0x20000334
 8001cac:	40012100 	.word	0x40012100
 8001cb0:	0f000001 	.word	0x0f000001

08001cb4 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001cba:	463b      	mov	r3, r7
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	605a      	str	r2, [r3, #4]
 8001cc2:	609a      	str	r2, [r3, #8]
 8001cc4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8001cc6:	4b21      	ldr	r3, [pc, #132]	; (8001d4c <MX_ADC3_Init+0x98>)
 8001cc8:	4a21      	ldr	r2, [pc, #132]	; (8001d50 <MX_ADC3_Init+0x9c>)
 8001cca:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001ccc:	4b1f      	ldr	r3, [pc, #124]	; (8001d4c <MX_ADC3_Init+0x98>)
 8001cce:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001cd2:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001cd4:	4b1d      	ldr	r3, [pc, #116]	; (8001d4c <MX_ADC3_Init+0x98>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8001cda:	4b1c      	ldr	r3, [pc, #112]	; (8001d4c <MX_ADC3_Init+0x98>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001ce0:	4b1a      	ldr	r3, [pc, #104]	; (8001d4c <MX_ADC3_Init+0x98>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001ce6:	4b19      	ldr	r3, [pc, #100]	; (8001d4c <MX_ADC3_Init+0x98>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001cee:	4b17      	ldr	r3, [pc, #92]	; (8001d4c <MX_ADC3_Init+0x98>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001cf4:	4b15      	ldr	r3, [pc, #84]	; (8001d4c <MX_ADC3_Init+0x98>)
 8001cf6:	4a17      	ldr	r2, [pc, #92]	; (8001d54 <MX_ADC3_Init+0xa0>)
 8001cf8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001cfa:	4b14      	ldr	r3, [pc, #80]	; (8001d4c <MX_ADC3_Init+0x98>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8001d00:	4b12      	ldr	r3, [pc, #72]	; (8001d4c <MX_ADC3_Init+0x98>)
 8001d02:	2201      	movs	r2, #1
 8001d04:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001d06:	4b11      	ldr	r3, [pc, #68]	; (8001d4c <MX_ADC3_Init+0x98>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001d0e:	4b0f      	ldr	r3, [pc, #60]	; (8001d4c <MX_ADC3_Init+0x98>)
 8001d10:	2201      	movs	r2, #1
 8001d12:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001d14:	480d      	ldr	r0, [pc, #52]	; (8001d4c <MX_ADC3_Init+0x98>)
 8001d16:	f000 fd69 	bl	80027ec <HAL_ADC_Init>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8001d20:	f000 f9e0 	bl	80020e4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001d24:	2301      	movs	r3, #1
 8001d26:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001d30:	463b      	mov	r3, r7
 8001d32:	4619      	mov	r1, r3
 8001d34:	4805      	ldr	r0, [pc, #20]	; (8001d4c <MX_ADC3_Init+0x98>)
 8001d36:	f001 f869 	bl	8002e0c <HAL_ADC_ConfigChannel>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8001d40:	f000 f9d0 	bl	80020e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001d44:	bf00      	nop
 8001d46:	3710      	adds	r7, #16
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	2000037c 	.word	0x2000037c
 8001d50:	40012200 	.word	0x40012200
 8001d54:	0f000001 	.word	0x0f000001

08001d58 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b090      	sub	sp, #64	; 0x40
 8001d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d5e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001d62:	2200      	movs	r2, #0
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	605a      	str	r2, [r3, #4]
 8001d68:	609a      	str	r2, [r3, #8]
 8001d6a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001d6c:	f107 031c 	add.w	r3, r7, #28
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	605a      	str	r2, [r3, #4]
 8001d76:	609a      	str	r2, [r3, #8]
 8001d78:	60da      	str	r2, [r3, #12]
 8001d7a:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001d7c:	f107 030c 	add.w	r3, r7, #12
 8001d80:	2200      	movs	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	605a      	str	r2, [r3, #4]
 8001d86:	609a      	str	r2, [r3, #8]
 8001d88:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d8a:	1d3b      	adds	r3, r7, #4
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	601a      	str	r2, [r3, #0]
 8001d90:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d92:	4b3e      	ldr	r3, [pc, #248]	; (8001e8c <MX_TIM2_Init+0x134>)
 8001d94:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d98:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001d9a:	4b3c      	ldr	r3, [pc, #240]	; (8001e8c <MX_TIM2_Init+0x134>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001da0:	4b3a      	ldr	r3, [pc, #232]	; (8001e8c <MX_TIM2_Init+0x134>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001da6:	4b39      	ldr	r3, [pc, #228]	; (8001e8c <MX_TIM2_Init+0x134>)
 8001da8:	f04f 32ff 	mov.w	r2, #4294967295
 8001dac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dae:	4b37      	ldr	r3, [pc, #220]	; (8001e8c <MX_TIM2_Init+0x134>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001db4:	4b35      	ldr	r3, [pc, #212]	; (8001e8c <MX_TIM2_Init+0x134>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001dba:	4834      	ldr	r0, [pc, #208]	; (8001e8c <MX_TIM2_Init+0x134>)
 8001dbc:	f003 fdcc 	bl	8005958 <HAL_TIM_Base_Init>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001dc6:	f000 f98d 	bl	80020e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dce:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001dd0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	482d      	ldr	r0, [pc, #180]	; (8001e8c <MX_TIM2_Init+0x134>)
 8001dd8:	f004 fb1e 	bl	8006418 <HAL_TIM_ConfigClockSource>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001de2:	f000 f97f 	bl	80020e4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001de6:	4829      	ldr	r0, [pc, #164]	; (8001e8c <MX_TIM2_Init+0x134>)
 8001de8:	f003 fe05 	bl	80059f6 <HAL_TIM_IC_Init>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001df2:	f000 f977 	bl	80020e4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001df6:	2304      	movs	r3, #4
 8001df8:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001dfa:	2350      	movs	r3, #80	; 0x50
 8001dfc:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001e02:	2300      	movs	r3, #0
 8001e04:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8001e06:	2300      	movs	r3, #0
 8001e08:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001e0a:	f107 031c 	add.w	r3, r7, #28
 8001e0e:	4619      	mov	r1, r3
 8001e10:	481e      	ldr	r0, [pc, #120]	; (8001e8c <MX_TIM2_Init+0x134>)
 8001e12:	f004 fbc8 	bl	80065a6 <HAL_TIM_SlaveConfigSynchro>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <MX_TIM2_Init+0xc8>
  {
    Error_Handler();
 8001e1c:	f000 f962 	bl	80020e4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001e20:	2300      	movs	r3, #0
 8001e22:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001e24:	2301      	movs	r3, #1
 8001e26:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001e30:	f107 030c 	add.w	r3, r7, #12
 8001e34:	2200      	movs	r2, #0
 8001e36:	4619      	mov	r1, r3
 8001e38:	4814      	ldr	r0, [pc, #80]	; (8001e8c <MX_TIM2_Init+0x134>)
 8001e3a:	f004 fa51 	bl	80062e0 <HAL_TIM_IC_ConfigChannel>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d001      	beq.n	8001e48 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8001e44:	f000 f94e 	bl	80020e4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001e48:	2302      	movs	r3, #2
 8001e4a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001e50:	f107 030c 	add.w	r3, r7, #12
 8001e54:	2204      	movs	r2, #4
 8001e56:	4619      	mov	r1, r3
 8001e58:	480c      	ldr	r0, [pc, #48]	; (8001e8c <MX_TIM2_Init+0x134>)
 8001e5a:	f004 fa41 	bl	80062e0 <HAL_TIM_IC_ConfigChannel>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <MX_TIM2_Init+0x110>
  {
    Error_Handler();
 8001e64:	f000 f93e 	bl	80020e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e70:	1d3b      	adds	r3, r7, #4
 8001e72:	4619      	mov	r1, r3
 8001e74:	4805      	ldr	r0, [pc, #20]	; (8001e8c <MX_TIM2_Init+0x134>)
 8001e76:	f004 ff61 	bl	8006d3c <HAL_TIMEx_MasterConfigSynchronization>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_TIM2_Init+0x12c>
  {
    Error_Handler();
 8001e80:	f000 f930 	bl	80020e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e84:	bf00      	nop
 8001e86:	3740      	adds	r7, #64	; 0x40
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	200003c4 	.word	0x200003c4

08001e90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b08c      	sub	sp, #48	; 0x30
 8001e94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e96:	f107 031c 	add.w	r3, r7, #28
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	601a      	str	r2, [r3, #0]
 8001e9e:	605a      	str	r2, [r3, #4]
 8001ea0:	609a      	str	r2, [r3, #8]
 8001ea2:	60da      	str	r2, [r3, #12]
 8001ea4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	61bb      	str	r3, [r7, #24]
 8001eaa:	4b88      	ldr	r3, [pc, #544]	; (80020cc <MX_GPIO_Init+0x23c>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eae:	4a87      	ldr	r2, [pc, #540]	; (80020cc <MX_GPIO_Init+0x23c>)
 8001eb0:	f043 0310 	orr.w	r3, r3, #16
 8001eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001eb6:	4b85      	ldr	r3, [pc, #532]	; (80020cc <MX_GPIO_Init+0x23c>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eba:	f003 0310 	and.w	r3, r3, #16
 8001ebe:	61bb      	str	r3, [r7, #24]
 8001ec0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	617b      	str	r3, [r7, #20]
 8001ec6:	4b81      	ldr	r3, [pc, #516]	; (80020cc <MX_GPIO_Init+0x23c>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eca:	4a80      	ldr	r2, [pc, #512]	; (80020cc <MX_GPIO_Init+0x23c>)
 8001ecc:	f043 0304 	orr.w	r3, r3, #4
 8001ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ed2:	4b7e      	ldr	r3, [pc, #504]	; (80020cc <MX_GPIO_Init+0x23c>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed6:	f003 0304 	and.w	r3, r3, #4
 8001eda:	617b      	str	r3, [r7, #20]
 8001edc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ede:	2300      	movs	r3, #0
 8001ee0:	613b      	str	r3, [r7, #16]
 8001ee2:	4b7a      	ldr	r3, [pc, #488]	; (80020cc <MX_GPIO_Init+0x23c>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	4a79      	ldr	r2, [pc, #484]	; (80020cc <MX_GPIO_Init+0x23c>)
 8001ee8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001eec:	6313      	str	r3, [r2, #48]	; 0x30
 8001eee:	4b77      	ldr	r3, [pc, #476]	; (80020cc <MX_GPIO_Init+0x23c>)
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ef6:	613b      	str	r3, [r7, #16]
 8001ef8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001efa:	2300      	movs	r3, #0
 8001efc:	60fb      	str	r3, [r7, #12]
 8001efe:	4b73      	ldr	r3, [pc, #460]	; (80020cc <MX_GPIO_Init+0x23c>)
 8001f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f02:	4a72      	ldr	r2, [pc, #456]	; (80020cc <MX_GPIO_Init+0x23c>)
 8001f04:	f043 0301 	orr.w	r3, r3, #1
 8001f08:	6313      	str	r3, [r2, #48]	; 0x30
 8001f0a:	4b70      	ldr	r3, [pc, #448]	; (80020cc <MX_GPIO_Init+0x23c>)
 8001f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	60fb      	str	r3, [r7, #12]
 8001f14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f16:	2300      	movs	r3, #0
 8001f18:	60bb      	str	r3, [r7, #8]
 8001f1a:	4b6c      	ldr	r3, [pc, #432]	; (80020cc <MX_GPIO_Init+0x23c>)
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1e:	4a6b      	ldr	r2, [pc, #428]	; (80020cc <MX_GPIO_Init+0x23c>)
 8001f20:	f043 0302 	orr.w	r3, r3, #2
 8001f24:	6313      	str	r3, [r2, #48]	; 0x30
 8001f26:	4b69      	ldr	r3, [pc, #420]	; (80020cc <MX_GPIO_Init+0x23c>)
 8001f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2a:	f003 0302 	and.w	r3, r3, #2
 8001f2e:	60bb      	str	r3, [r7, #8]
 8001f30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f32:	2300      	movs	r3, #0
 8001f34:	607b      	str	r3, [r7, #4]
 8001f36:	4b65      	ldr	r3, [pc, #404]	; (80020cc <MX_GPIO_Init+0x23c>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3a:	4a64      	ldr	r2, [pc, #400]	; (80020cc <MX_GPIO_Init+0x23c>)
 8001f3c:	f043 0308 	orr.w	r3, r3, #8
 8001f40:	6313      	str	r3, [r2, #48]	; 0x30
 8001f42:	4b62      	ldr	r3, [pc, #392]	; (80020cc <MX_GPIO_Init+0x23c>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f46:	f003 0308 	and.w	r3, r3, #8
 8001f4a:	607b      	str	r3, [r7, #4]
 8001f4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_B2_Pin|LCD_B3_Pin|LCD_B4_Pin|LCD_B5_Pin
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f245 317f 	movw	r1, #21375	; 0x537f
 8001f54:	485e      	ldr	r0, [pc, #376]	; (80020d0 <MX_GPIO_Init+0x240>)
 8001f56:	f001 fdc7 	bl	8003ae8 <HAL_GPIO_WritePin>
                          |LCD_B6_Pin|LCD_RST_Pin|LCD_PCB_Pin|LCD_RS_Pin
                          |HUI_Pin|LCD_B0_Pin|LCD_B1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_B7_GPIO_Port, LCD_B7_Pin, GPIO_PIN_RESET);
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f60:	485c      	ldr	r0, [pc, #368]	; (80020d4 <MX_GPIO_Init+0x244>)
 8001f62:	f001 fdc1 	bl	8003ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CP_ERR_Pin|CP_D_Pin|CP_C_Pin|CP_B_Pin, GPIO_PIN_SET);
 8001f66:	2201      	movs	r2, #1
 8001f68:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001f6c:	485a      	ldr	r0, [pc, #360]	; (80020d8 <MX_GPIO_Init+0x248>)
 8001f6e:	f001 fdbb 	bl	8003ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, PP_13A_Pin|PP_20A_Pin|PP_32A_Pin|PP_70A_Pin
 8001f72:	2201      	movs	r2, #1
 8001f74:	f44f 41f8 	mov.w	r1, #31744	; 0x7c00
 8001f78:	4858      	ldr	r0, [pc, #352]	; (80020dc <MX_GPIO_Init+0x24c>)
 8001f7a:	f001 fdb5 	bl	8003ae8 <HAL_GPIO_WritePin>
                          |PP_ERR_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_A0_Pin|LCD_RW_Pin|LCD_E_Pin, GPIO_PIN_RESET);
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f44f 7148 	mov.w	r1, #800	; 0x320
 8001f84:	4854      	ldr	r0, [pc, #336]	; (80020d8 <MX_GPIO_Init+0x248>)
 8001f86:	f001 fdaf 	bl	8003ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD_B2_Pin LCD_B3_Pin LCD_B4_Pin LCD_B5_Pin
                           LCD_B6_Pin LCD_RST_Pin LCD_PCB_Pin LCD_RS_Pin
                           LCD_B0_Pin LCD_B1_Pin */
  GPIO_InitStruct.Pin = LCD_B2_Pin|LCD_B3_Pin|LCD_B4_Pin|LCD_B5_Pin
 8001f8a:	f241 337f 	movw	r3, #4991	; 0x137f
 8001f8e:	61fb      	str	r3, [r7, #28]
                          |LCD_B6_Pin|LCD_RST_Pin|LCD_PCB_Pin|LCD_RS_Pin
                          |LCD_B0_Pin|LCD_B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f90:	2301      	movs	r3, #1
 8001f92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001f94:	2302      	movs	r3, #2
 8001f96:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f9c:	f107 031c 	add.w	r3, r7, #28
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	484b      	ldr	r0, [pc, #300]	; (80020d0 <MX_GPIO_Init+0x240>)
 8001fa4:	f001 fc04 	bl	80037b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_B7_Pin */
  GPIO_InitStruct.Pin = LCD_B7_Pin;
 8001fa8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LCD_B7_GPIO_Port, &GPIO_InitStruct);
 8001fba:	f107 031c 	add.w	r3, r7, #28
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4844      	ldr	r0, [pc, #272]	; (80020d4 <MX_GPIO_Init+0x244>)
 8001fc2:	f001 fbf5 	bl	80037b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001fc6:	2304      	movs	r3, #4
 8001fc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001fca:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001fce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fd4:	f107 031c 	add.w	r3, r7, #28
 8001fd8:	4619      	mov	r1, r3
 8001fda:	4841      	ldr	r0, [pc, #260]	; (80020e0 <MX_GPIO_Init+0x250>)
 8001fdc:	f001 fbe8 	bl	80037b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : HUI_Pin */
  GPIO_InitStruct.Pin = HUI_Pin;
 8001fe0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001fe4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fea:	2301      	movs	r3, #1
 8001fec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(HUI_GPIO_Port, &GPIO_InitStruct);
 8001ff2:	f107 031c 	add.w	r3, r7, #28
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	4835      	ldr	r0, [pc, #212]	; (80020d0 <MX_GPIO_Init+0x240>)
 8001ffa:	f001 fbd9 	bl	80037b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CP_ERR_Pin CP_D_Pin CP_C_Pin CP_B_Pin */
  GPIO_InitStruct.Pin = CP_ERR_Pin|CP_D_Pin|CP_C_Pin|CP_B_Pin;
 8001ffe:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002002:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002004:	2301      	movs	r3, #1
 8002006:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	2300      	movs	r3, #0
 800200a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800200c:	2302      	movs	r3, #2
 800200e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002010:	f107 031c 	add.w	r3, r7, #28
 8002014:	4619      	mov	r1, r3
 8002016:	4830      	ldr	r0, [pc, #192]	; (80020d8 <MX_GPIO_Init+0x248>)
 8002018:	f001 fbca 	bl	80037b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PP_13A_Pin PP_20A_Pin PP_32A_Pin PP_70A_Pin
                           PP_ERR_Pin */
  GPIO_InitStruct.Pin = PP_13A_Pin|PP_20A_Pin|PP_32A_Pin|PP_70A_Pin
 800201c:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8002020:	61fb      	str	r3, [r7, #28]
                          |PP_ERR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002022:	2311      	movs	r3, #17
 8002024:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002026:	2300      	movs	r3, #0
 8002028:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800202a:	2302      	movs	r3, #2
 800202c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800202e:	f107 031c 	add.w	r3, r7, #28
 8002032:	4619      	mov	r1, r3
 8002034:	4829      	ldr	r0, [pc, #164]	; (80020dc <MX_GPIO_Init+0x24c>)
 8002036:	f001 fbbb 	bl	80037b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUT2_EXTI1_Pin BUT1_EXTI3_Pin BUT3_EXTI4_Pin BUT4_EXTI5_Pin
                           BUT6_EXTI6_Pin BUT5_EXTI7_Pin */
  GPIO_InitStruct.Pin = BUT2_EXTI1_Pin|BUT1_EXTI3_Pin|BUT3_EXTI4_Pin|BUT4_EXTI5_Pin
 800203a:	23fa      	movs	r3, #250	; 0xfa
 800203c:	61fb      	str	r3, [r7, #28]
                          |BUT6_EXTI6_Pin|BUT5_EXTI7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800203e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002042:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002044:	2301      	movs	r3, #1
 8002046:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002048:	f107 031c 	add.w	r3, r7, #28
 800204c:	4619      	mov	r1, r3
 800204e:	4823      	ldr	r0, [pc, #140]	; (80020dc <MX_GPIO_Init+0x24c>)
 8002050:	f001 fbae 	bl	80037b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_A0_Pin LCD_RW_Pin LCD_E_Pin */
  GPIO_InitStruct.Pin = LCD_A0_Pin|LCD_RW_Pin|LCD_E_Pin;
 8002054:	f44f 7348 	mov.w	r3, #800	; 0x320
 8002058:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800205a:	2301      	movs	r3, #1
 800205c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800205e:	2302      	movs	r3, #2
 8002060:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002062:	2300      	movs	r3, #0
 8002064:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002066:	f107 031c 	add.w	r3, r7, #28
 800206a:	4619      	mov	r1, r3
 800206c:	481a      	ldr	r0, [pc, #104]	; (80020d8 <MX_GPIO_Init+0x248>)
 800206e:	f001 fb9f 	bl	80037b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8002072:	2200      	movs	r2, #0
 8002074:	2100      	movs	r1, #0
 8002076:	2007      	movs	r0, #7
 8002078:	f001 f9cb 	bl	8003412 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800207c:	2007      	movs	r0, #7
 800207e:	f001 f9e4 	bl	800344a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8002082:	2200      	movs	r2, #0
 8002084:	2100      	movs	r1, #0
 8002086:	2008      	movs	r0, #8
 8002088:	f001 f9c3 	bl	8003412 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800208c:	2008      	movs	r0, #8
 800208e:	f001 f9dc 	bl	800344a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8002092:	2200      	movs	r2, #0
 8002094:	2100      	movs	r1, #0
 8002096:	2009      	movs	r0, #9
 8002098:	f001 f9bb 	bl	8003412 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800209c:	2009      	movs	r0, #9
 800209e:	f001 f9d4 	bl	800344a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80020a2:	2200      	movs	r2, #0
 80020a4:	2100      	movs	r1, #0
 80020a6:	200a      	movs	r0, #10
 80020a8:	f001 f9b3 	bl	8003412 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80020ac:	200a      	movs	r0, #10
 80020ae:	f001 f9cc 	bl	800344a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80020b2:	2200      	movs	r2, #0
 80020b4:	2100      	movs	r1, #0
 80020b6:	2017      	movs	r0, #23
 80020b8:	f001 f9ab 	bl	8003412 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80020bc:	2017      	movs	r0, #23
 80020be:	f001 f9c4 	bl	800344a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80020c2:	bf00      	nop
 80020c4:	3730      	adds	r7, #48	; 0x30
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	40023800 	.word	0x40023800
 80020d0:	40021000 	.word	0x40021000
 80020d4:	40020800 	.word	0x40020800
 80020d8:	40020400 	.word	0x40020400
 80020dc:	40020c00 	.word	0x40020c00
 80020e0:	40020000 	.word	0x40020000

080020e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020e8:	b672      	cpsid	i
}
 80020ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020ec:	e7fe      	b.n	80020ec <Error_Handler+0x8>
	...

080020f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020f6:	2300      	movs	r3, #0
 80020f8:	607b      	str	r3, [r7, #4]
 80020fa:	4b1f      	ldr	r3, [pc, #124]	; (8002178 <HAL_MspInit+0x88>)
 80020fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020fe:	4a1e      	ldr	r2, [pc, #120]	; (8002178 <HAL_MspInit+0x88>)
 8002100:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002104:	6453      	str	r3, [r2, #68]	; 0x44
 8002106:	4b1c      	ldr	r3, [pc, #112]	; (8002178 <HAL_MspInit+0x88>)
 8002108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800210a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800210e:	607b      	str	r3, [r7, #4]
 8002110:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002112:	2300      	movs	r3, #0
 8002114:	603b      	str	r3, [r7, #0]
 8002116:	4b18      	ldr	r3, [pc, #96]	; (8002178 <HAL_MspInit+0x88>)
 8002118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211a:	4a17      	ldr	r2, [pc, #92]	; (8002178 <HAL_MspInit+0x88>)
 800211c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002120:	6413      	str	r3, [r2, #64]	; 0x40
 8002122:	4b15      	ldr	r3, [pc, #84]	; (8002178 <HAL_MspInit+0x88>)
 8002124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002126:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800212a:	603b      	str	r3, [r7, #0]
 800212c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 800212e:	2200      	movs	r2, #0
 8002130:	2100      	movs	r1, #0
 8002132:	2001      	movs	r0, #1
 8002134:	f001 f96d 	bl	8003412 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8002138:	2001      	movs	r0, #1
 800213a:	f001 f986 	bl	800344a <HAL_NVIC_EnableIRQ>
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 800213e:	2200      	movs	r2, #0
 8002140:	2100      	movs	r1, #0
 8002142:	2004      	movs	r0, #4
 8002144:	f001 f965 	bl	8003412 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8002148:	2004      	movs	r0, #4
 800214a:	f001 f97e 	bl	800344a <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800214e:	2200      	movs	r2, #0
 8002150:	2100      	movs	r1, #0
 8002152:	2005      	movs	r0, #5
 8002154:	f001 f95d 	bl	8003412 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002158:	2005      	movs	r0, #5
 800215a:	f001 f976 	bl	800344a <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 0, 0);
 800215e:	2200      	movs	r2, #0
 8002160:	2100      	movs	r1, #0
 8002162:	2051      	movs	r0, #81	; 0x51
 8002164:	f001 f955 	bl	8003412 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8002168:	2051      	movs	r0, #81	; 0x51
 800216a:	f001 f96e 	bl	800344a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800216e:	bf00      	nop
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	40023800 	.word	0x40023800

0800217c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b08e      	sub	sp, #56	; 0x38
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002184:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002188:	2200      	movs	r2, #0
 800218a:	601a      	str	r2, [r3, #0]
 800218c:	605a      	str	r2, [r3, #4]
 800218e:	609a      	str	r2, [r3, #8]
 8002190:	60da      	str	r2, [r3, #12]
 8002192:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a51      	ldr	r2, [pc, #324]	; (80022e0 <HAL_ADC_MspInit+0x164>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d130      	bne.n	8002200 <HAL_ADC_MspInit+0x84>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800219e:	2300      	movs	r3, #0
 80021a0:	623b      	str	r3, [r7, #32]
 80021a2:	4b50      	ldr	r3, [pc, #320]	; (80022e4 <HAL_ADC_MspInit+0x168>)
 80021a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021a6:	4a4f      	ldr	r2, [pc, #316]	; (80022e4 <HAL_ADC_MspInit+0x168>)
 80021a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021ac:	6453      	str	r3, [r2, #68]	; 0x44
 80021ae:	4b4d      	ldr	r3, [pc, #308]	; (80022e4 <HAL_ADC_MspInit+0x168>)
 80021b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021b6:	623b      	str	r3, [r7, #32]
 80021b8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ba:	2300      	movs	r3, #0
 80021bc:	61fb      	str	r3, [r7, #28]
 80021be:	4b49      	ldr	r3, [pc, #292]	; (80022e4 <HAL_ADC_MspInit+0x168>)
 80021c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c2:	4a48      	ldr	r2, [pc, #288]	; (80022e4 <HAL_ADC_MspInit+0x168>)
 80021c4:	f043 0301 	orr.w	r3, r3, #1
 80021c8:	6313      	str	r3, [r2, #48]	; 0x30
 80021ca:	4b46      	ldr	r3, [pc, #280]	; (80022e4 <HAL_ADC_MspInit+0x168>)
 80021cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ce:	f003 0301 	and.w	r3, r3, #1
 80021d2:	61fb      	str	r3, [r7, #28]
 80021d4:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ADC_A_Pin|ADC_B_Pin|ADC_C_Pin;
 80021d6:	2370      	movs	r3, #112	; 0x70
 80021d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021da:	2303      	movs	r3, #3
 80021dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021de:	2300      	movs	r3, #0
 80021e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021e6:	4619      	mov	r1, r3
 80021e8:	483f      	ldr	r0, [pc, #252]	; (80022e8 <HAL_ADC_MspInit+0x16c>)
 80021ea:	f001 fae1 	bl	80037b0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80021ee:	2200      	movs	r2, #0
 80021f0:	2100      	movs	r1, #0
 80021f2:	2012      	movs	r0, #18
 80021f4:	f001 f90d 	bl	8003412 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80021f8:	2012      	movs	r0, #18
 80021fa:	f001 f926 	bl	800344a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80021fe:	e06a      	b.n	80022d6 <HAL_ADC_MspInit+0x15a>
  else if(hadc->Instance==ADC2)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a39      	ldr	r2, [pc, #228]	; (80022ec <HAL_ADC_MspInit+0x170>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d130      	bne.n	800226c <HAL_ADC_MspInit+0xf0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800220a:	2300      	movs	r3, #0
 800220c:	61bb      	str	r3, [r7, #24]
 800220e:	4b35      	ldr	r3, [pc, #212]	; (80022e4 <HAL_ADC_MspInit+0x168>)
 8002210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002212:	4a34      	ldr	r2, [pc, #208]	; (80022e4 <HAL_ADC_MspInit+0x168>)
 8002214:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002218:	6453      	str	r3, [r2, #68]	; 0x44
 800221a:	4b32      	ldr	r3, [pc, #200]	; (80022e4 <HAL_ADC_MspInit+0x168>)
 800221c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800221e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002222:	61bb      	str	r3, [r7, #24]
 8002224:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002226:	2300      	movs	r3, #0
 8002228:	617b      	str	r3, [r7, #20]
 800222a:	4b2e      	ldr	r3, [pc, #184]	; (80022e4 <HAL_ADC_MspInit+0x168>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222e:	4a2d      	ldr	r2, [pc, #180]	; (80022e4 <HAL_ADC_MspInit+0x168>)
 8002230:	f043 0301 	orr.w	r3, r3, #1
 8002234:	6313      	str	r3, [r2, #48]	; 0x30
 8002236:	4b2b      	ldr	r3, [pc, #172]	; (80022e4 <HAL_ADC_MspInit+0x168>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	617b      	str	r3, [r7, #20]
 8002240:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002242:	2308      	movs	r3, #8
 8002244:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002246:	2303      	movs	r3, #3
 8002248:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224a:	2300      	movs	r3, #0
 800224c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800224e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002252:	4619      	mov	r1, r3
 8002254:	4824      	ldr	r0, [pc, #144]	; (80022e8 <HAL_ADC_MspInit+0x16c>)
 8002256:	f001 faab 	bl	80037b0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800225a:	2200      	movs	r2, #0
 800225c:	2100      	movs	r1, #0
 800225e:	2012      	movs	r0, #18
 8002260:	f001 f8d7 	bl	8003412 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002264:	2012      	movs	r0, #18
 8002266:	f001 f8f0 	bl	800344a <HAL_NVIC_EnableIRQ>
}
 800226a:	e034      	b.n	80022d6 <HAL_ADC_MspInit+0x15a>
  else if(hadc->Instance==ADC3)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a1f      	ldr	r2, [pc, #124]	; (80022f0 <HAL_ADC_MspInit+0x174>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d12f      	bne.n	80022d6 <HAL_ADC_MspInit+0x15a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	613b      	str	r3, [r7, #16]
 800227a:	4b1a      	ldr	r3, [pc, #104]	; (80022e4 <HAL_ADC_MspInit+0x168>)
 800227c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800227e:	4a19      	ldr	r2, [pc, #100]	; (80022e4 <HAL_ADC_MspInit+0x168>)
 8002280:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002284:	6453      	str	r3, [r2, #68]	; 0x44
 8002286:	4b17      	ldr	r3, [pc, #92]	; (80022e4 <HAL_ADC_MspInit+0x168>)
 8002288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800228a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800228e:	613b      	str	r3, [r7, #16]
 8002290:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002292:	2300      	movs	r3, #0
 8002294:	60fb      	str	r3, [r7, #12]
 8002296:	4b13      	ldr	r3, [pc, #76]	; (80022e4 <HAL_ADC_MspInit+0x168>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229a:	4a12      	ldr	r2, [pc, #72]	; (80022e4 <HAL_ADC_MspInit+0x168>)
 800229c:	f043 0301 	orr.w	r3, r3, #1
 80022a0:	6313      	str	r3, [r2, #48]	; 0x30
 80022a2:	4b10      	ldr	r3, [pc, #64]	; (80022e4 <HAL_ADC_MspInit+0x168>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a6:	f003 0301 	and.w	r3, r3, #1
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PP_analog_Pin;
 80022ae:	2302      	movs	r3, #2
 80022b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022b2:	2303      	movs	r3, #3
 80022b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b6:	2300      	movs	r3, #0
 80022b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PP_analog_GPIO_Port, &GPIO_InitStruct);
 80022ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022be:	4619      	mov	r1, r3
 80022c0:	4809      	ldr	r0, [pc, #36]	; (80022e8 <HAL_ADC_MspInit+0x16c>)
 80022c2:	f001 fa75 	bl	80037b0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80022c6:	2200      	movs	r2, #0
 80022c8:	2100      	movs	r1, #0
 80022ca:	2012      	movs	r0, #18
 80022cc:	f001 f8a1 	bl	8003412 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80022d0:	2012      	movs	r0, #18
 80022d2:	f001 f8ba 	bl	800344a <HAL_NVIC_EnableIRQ>
}
 80022d6:	bf00      	nop
 80022d8:	3738      	adds	r7, #56	; 0x38
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	40012000 	.word	0x40012000
 80022e4:	40023800 	.word	0x40023800
 80022e8:	40020000 	.word	0x40020000
 80022ec:	40012100 	.word	0x40012100
 80022f0:	40012200 	.word	0x40012200

080022f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b08a      	sub	sp, #40	; 0x28
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022fc:	f107 0314 	add.w	r3, r7, #20
 8002300:	2200      	movs	r2, #0
 8002302:	601a      	str	r2, [r3, #0]
 8002304:	605a      	str	r2, [r3, #4]
 8002306:	609a      	str	r2, [r3, #8]
 8002308:	60da      	str	r2, [r3, #12]
 800230a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002314:	d133      	bne.n	800237e <HAL_TIM_Base_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002316:	2300      	movs	r3, #0
 8002318:	613b      	str	r3, [r7, #16]
 800231a:	4b1b      	ldr	r3, [pc, #108]	; (8002388 <HAL_TIM_Base_MspInit+0x94>)
 800231c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231e:	4a1a      	ldr	r2, [pc, #104]	; (8002388 <HAL_TIM_Base_MspInit+0x94>)
 8002320:	f043 0301 	orr.w	r3, r3, #1
 8002324:	6413      	str	r3, [r2, #64]	; 0x40
 8002326:	4b18      	ldr	r3, [pc, #96]	; (8002388 <HAL_TIM_Base_MspInit+0x94>)
 8002328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232a:	f003 0301 	and.w	r3, r3, #1
 800232e:	613b      	str	r3, [r7, #16]
 8002330:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002332:	2300      	movs	r3, #0
 8002334:	60fb      	str	r3, [r7, #12]
 8002336:	4b14      	ldr	r3, [pc, #80]	; (8002388 <HAL_TIM_Base_MspInit+0x94>)
 8002338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233a:	4a13      	ldr	r2, [pc, #76]	; (8002388 <HAL_TIM_Base_MspInit+0x94>)
 800233c:	f043 0301 	orr.w	r3, r3, #1
 8002340:	6313      	str	r3, [r2, #48]	; 0x30
 8002342:	4b11      	ldr	r3, [pc, #68]	; (8002388 <HAL_TIM_Base_MspInit+0x94>)
 8002344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002346:	f003 0301 	and.w	r3, r3, #1
 800234a:	60fb      	str	r3, [r7, #12]
 800234c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800234e:	2301      	movs	r3, #1
 8002350:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002352:	2302      	movs	r3, #2
 8002354:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002356:	2300      	movs	r3, #0
 8002358:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800235a:	2300      	movs	r3, #0
 800235c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800235e:	2301      	movs	r3, #1
 8002360:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002362:	f107 0314 	add.w	r3, r7, #20
 8002366:	4619      	mov	r1, r3
 8002368:	4808      	ldr	r0, [pc, #32]	; (800238c <HAL_TIM_Base_MspInit+0x98>)
 800236a:	f001 fa21 	bl	80037b0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800236e:	2200      	movs	r2, #0
 8002370:	2100      	movs	r1, #0
 8002372:	201c      	movs	r0, #28
 8002374:	f001 f84d 	bl	8003412 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002378:	201c      	movs	r0, #28
 800237a:	f001 f866 	bl	800344a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800237e:	bf00      	nop
 8002380:	3728      	adds	r7, #40	; 0x28
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40023800 	.word	0x40023800
 800238c:	40020000 	.word	0x40020000

08002390 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002394:	e7fe      	b.n	8002394 <NMI_Handler+0x4>

08002396 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002396:	b480      	push	{r7}
 8002398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800239a:	e7fe      	b.n	800239a <HardFault_Handler+0x4>

0800239c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023a0:	e7fe      	b.n	80023a0 <MemManage_Handler+0x4>

080023a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023a2:	b480      	push	{r7}
 80023a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023a6:	e7fe      	b.n	80023a6 <BusFault_Handler+0x4>

080023a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023ac:	e7fe      	b.n	80023ac <UsageFault_Handler+0x4>

080023ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023ae:	b480      	push	{r7}
 80023b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023b2:	bf00      	nop
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr

080023bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023c0:	bf00      	nop
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr

080023ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023ca:	b480      	push	{r7}
 80023cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023ce:	bf00      	nop
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023dc:	f000 f9c2 	bl	8002764 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023e0:	bf00      	nop
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 80023e8:	f002 fe2e 	bl	8005048 <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 80023ec:	bf00      	nop
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 80023f4:	f001 f844 	bl	8003480 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 80023f8:	bf00      	nop
 80023fa:	bd80      	pop	{r7, pc}

080023fc <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002400:	bf00      	nop
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr

0800240a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800240a:	b580      	push	{r7, lr}
 800240c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT2_EXTI1_Pin);
 800240e:	2002      	movs	r0, #2
 8002410:	f001 fb84 	bl	8003b1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002414:	bf00      	nop
 8002416:	bd80      	pop	{r7, pc}

08002418 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800241c:	2004      	movs	r0, #4
 800241e:	f001 fb7d 	bl	8003b1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002422:	bf00      	nop
 8002424:	bd80      	pop	{r7, pc}

08002426 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002426:	b580      	push	{r7, lr}
 8002428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT1_EXTI3_Pin);
 800242a:	2008      	movs	r0, #8
 800242c:	f001 fb76 	bl	8003b1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002430:	bf00      	nop
 8002432:	bd80      	pop	{r7, pc}

08002434 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT3_EXTI4_Pin);
 8002438:	2010      	movs	r0, #16
 800243a:	f001 fb6f 	bl	8003b1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800243e:	bf00      	nop
 8002440:	bd80      	pop	{r7, pc}
	...

08002444 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002448:	4805      	ldr	r0, [pc, #20]	; (8002460 <ADC_IRQHandler+0x1c>)
 800244a:	f000 fba3 	bl	8002b94 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800244e:	4805      	ldr	r0, [pc, #20]	; (8002464 <ADC_IRQHandler+0x20>)
 8002450:	f000 fba0 	bl	8002b94 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 8002454:	4804      	ldr	r0, [pc, #16]	; (8002468 <ADC_IRQHandler+0x24>)
 8002456:	f000 fb9d 	bl	8002b94 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	200002ec 	.word	0x200002ec
 8002464:	20000334 	.word	0x20000334
 8002468:	2000037c 	.word	0x2000037c

0800246c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT4_EXTI5_Pin);
 8002470:	2020      	movs	r0, #32
 8002472:	f001 fb53 	bl	8003b1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUT6_EXTI6_Pin);
 8002476:	2040      	movs	r0, #64	; 0x40
 8002478:	f001 fb50 	bl	8003b1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUT5_EXTI7_Pin);
 800247c:	2080      	movs	r0, #128	; 0x80
 800247e:	f001 fb4d 	bl	8003b1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002482:	bf00      	nop
 8002484:	bd80      	pop	{r7, pc}
	...

08002488 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800248c:	4802      	ldr	r0, [pc, #8]	; (8002498 <TIM2_IRQHandler+0x10>)
 800248e:	f003 fe1f 	bl	80060d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002492:	bf00      	nop
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	200003c4 	.word	0x200003c4

0800249c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80024a0:	4802      	ldr	r0, [pc, #8]	; (80024ac <OTG_FS_IRQHandler+0x10>)
 80024a2:	f001 fca3 	bl	8003dec <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80024a6:	bf00      	nop
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	20001924 	.word	0x20001924

080024b0 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 80024b4:	bf00      	nop
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr

080024be <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024be:	b480      	push	{r7}
 80024c0:	af00      	add	r7, sp, #0
	return 1;
 80024c2:	2301      	movs	r3, #1
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr

080024ce <_kill>:

int _kill(int pid, int sig)
{
 80024ce:	b580      	push	{r7, lr}
 80024d0:	b082      	sub	sp, #8
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
 80024d6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80024d8:	f008 fdf0 	bl	800b0bc <__errno>
 80024dc:	4603      	mov	r3, r0
 80024de:	2216      	movs	r2, #22
 80024e0:	601a      	str	r2, [r3, #0]
	return -1;
 80024e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <_exit>:

void _exit (int status)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b082      	sub	sp, #8
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80024f6:	f04f 31ff 	mov.w	r1, #4294967295
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f7ff ffe7 	bl	80024ce <_kill>
	while (1) {}		/* Make sure we hang here */
 8002500:	e7fe      	b.n	8002500 <_exit+0x12>

08002502 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002502:	b580      	push	{r7, lr}
 8002504:	b086      	sub	sp, #24
 8002506:	af00      	add	r7, sp, #0
 8002508:	60f8      	str	r0, [r7, #12]
 800250a:	60b9      	str	r1, [r7, #8]
 800250c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800250e:	2300      	movs	r3, #0
 8002510:	617b      	str	r3, [r7, #20]
 8002512:	e00a      	b.n	800252a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002514:	f3af 8000 	nop.w
 8002518:	4601      	mov	r1, r0
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	1c5a      	adds	r2, r3, #1
 800251e:	60ba      	str	r2, [r7, #8]
 8002520:	b2ca      	uxtb	r2, r1
 8002522:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	3301      	adds	r3, #1
 8002528:	617b      	str	r3, [r7, #20]
 800252a:	697a      	ldr	r2, [r7, #20]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	429a      	cmp	r2, r3
 8002530:	dbf0      	blt.n	8002514 <_read+0x12>
	}

return len;
 8002532:	687b      	ldr	r3, [r7, #4]
}
 8002534:	4618      	mov	r0, r3
 8002536:	3718      	adds	r7, #24
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}

0800253c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	60b9      	str	r1, [r7, #8]
 8002546:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002548:	2300      	movs	r3, #0
 800254a:	617b      	str	r3, [r7, #20]
 800254c:	e009      	b.n	8002562 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	1c5a      	adds	r2, r3, #1
 8002552:	60ba      	str	r2, [r7, #8]
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	4618      	mov	r0, r3
 8002558:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	3301      	adds	r3, #1
 8002560:	617b      	str	r3, [r7, #20]
 8002562:	697a      	ldr	r2, [r7, #20]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	429a      	cmp	r2, r3
 8002568:	dbf1      	blt.n	800254e <_write+0x12>
	}
	return len;
 800256a:	687b      	ldr	r3, [r7, #4]
}
 800256c:	4618      	mov	r0, r3
 800256e:	3718      	adds	r7, #24
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}

08002574 <_close>:

int _close(int file)
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
	return -1;
 800257c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002580:	4618      	mov	r0, r3
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr

0800258c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800259c:	605a      	str	r2, [r3, #4]
	return 0;
 800259e:	2300      	movs	r3, #0
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	370c      	adds	r7, #12
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr

080025ac <_isatty>:

int _isatty(int file)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
	return 1;
 80025b4:	2301      	movs	r3, #1
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	370c      	adds	r7, #12
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr

080025c2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025c2:	b480      	push	{r7}
 80025c4:	b085      	sub	sp, #20
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	60f8      	str	r0, [r7, #12]
 80025ca:	60b9      	str	r1, [r7, #8]
 80025cc:	607a      	str	r2, [r7, #4]
	return 0;
 80025ce:	2300      	movs	r3, #0
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3714      	adds	r7, #20
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr

080025dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b086      	sub	sp, #24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025e4:	4a14      	ldr	r2, [pc, #80]	; (8002638 <_sbrk+0x5c>)
 80025e6:	4b15      	ldr	r3, [pc, #84]	; (800263c <_sbrk+0x60>)
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025f0:	4b13      	ldr	r3, [pc, #76]	; (8002640 <_sbrk+0x64>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d102      	bne.n	80025fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025f8:	4b11      	ldr	r3, [pc, #68]	; (8002640 <_sbrk+0x64>)
 80025fa:	4a12      	ldr	r2, [pc, #72]	; (8002644 <_sbrk+0x68>)
 80025fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025fe:	4b10      	ldr	r3, [pc, #64]	; (8002640 <_sbrk+0x64>)
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4413      	add	r3, r2
 8002606:	693a      	ldr	r2, [r7, #16]
 8002608:	429a      	cmp	r2, r3
 800260a:	d207      	bcs.n	800261c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800260c:	f008 fd56 	bl	800b0bc <__errno>
 8002610:	4603      	mov	r3, r0
 8002612:	220c      	movs	r2, #12
 8002614:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002616:	f04f 33ff 	mov.w	r3, #4294967295
 800261a:	e009      	b.n	8002630 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800261c:	4b08      	ldr	r3, [pc, #32]	; (8002640 <_sbrk+0x64>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002622:	4b07      	ldr	r3, [pc, #28]	; (8002640 <_sbrk+0x64>)
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4413      	add	r3, r2
 800262a:	4a05      	ldr	r2, [pc, #20]	; (8002640 <_sbrk+0x64>)
 800262c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800262e:	68fb      	ldr	r3, [r7, #12]
}
 8002630:	4618      	mov	r0, r3
 8002632:	3718      	adds	r7, #24
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	20020000 	.word	0x20020000
 800263c:	00000400 	.word	0x00000400
 8002640:	2000041c 	.word	0x2000041c
 8002644:	20002060 	.word	0x20002060

08002648 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800264c:	4b06      	ldr	r3, [pc, #24]	; (8002668 <SystemInit+0x20>)
 800264e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002652:	4a05      	ldr	r2, [pc, #20]	; (8002668 <SystemInit+0x20>)
 8002654:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002658:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800265c:	bf00      	nop
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	e000ed00 	.word	0xe000ed00

0800266c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800266c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026a4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002670:	480d      	ldr	r0, [pc, #52]	; (80026a8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002672:	490e      	ldr	r1, [pc, #56]	; (80026ac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002674:	4a0e      	ldr	r2, [pc, #56]	; (80026b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002676:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002678:	e002      	b.n	8002680 <LoopCopyDataInit>

0800267a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800267a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800267c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800267e:	3304      	adds	r3, #4

08002680 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002680:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002682:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002684:	d3f9      	bcc.n	800267a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002686:	4a0b      	ldr	r2, [pc, #44]	; (80026b4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002688:	4c0b      	ldr	r4, [pc, #44]	; (80026b8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800268a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800268c:	e001      	b.n	8002692 <LoopFillZerobss>

0800268e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800268e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002690:	3204      	adds	r2, #4

08002692 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002692:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002694:	d3fb      	bcc.n	800268e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002696:	f7ff ffd7 	bl	8002648 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800269a:	f008 fd15 	bl	800b0c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800269e:	f7fe ff83 	bl	80015a8 <main>
  bx  lr    
 80026a2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80026a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80026a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026ac:	200002d0 	.word	0x200002d0
  ldr r2, =_sidata
 80026b0:	0801000c 	.word	0x0801000c
  ldr r2, =_sbss
 80026b4:	200002d0 	.word	0x200002d0
  ldr r4, =_ebss
 80026b8:	20002060 	.word	0x20002060

080026bc <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026bc:	e7fe      	b.n	80026bc <CAN1_RX0_IRQHandler>
	...

080026c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026c4:	4b0e      	ldr	r3, [pc, #56]	; (8002700 <HAL_Init+0x40>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a0d      	ldr	r2, [pc, #52]	; (8002700 <HAL_Init+0x40>)
 80026ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026d0:	4b0b      	ldr	r3, [pc, #44]	; (8002700 <HAL_Init+0x40>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a0a      	ldr	r2, [pc, #40]	; (8002700 <HAL_Init+0x40>)
 80026d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026dc:	4b08      	ldr	r3, [pc, #32]	; (8002700 <HAL_Init+0x40>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a07      	ldr	r2, [pc, #28]	; (8002700 <HAL_Init+0x40>)
 80026e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026e8:	2003      	movs	r0, #3
 80026ea:	f000 fe87 	bl	80033fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026ee:	200f      	movs	r0, #15
 80026f0:	f000 f808 	bl	8002704 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026f4:	f7ff fcfc 	bl	80020f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026f8:	2300      	movs	r3, #0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	40023c00 	.word	0x40023c00

08002704 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800270c:	4b12      	ldr	r3, [pc, #72]	; (8002758 <HAL_InitTick+0x54>)
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	4b12      	ldr	r3, [pc, #72]	; (800275c <HAL_InitTick+0x58>)
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	4619      	mov	r1, r3
 8002716:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800271a:	fbb3 f3f1 	udiv	r3, r3, r1
 800271e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002722:	4618      	mov	r0, r3
 8002724:	f000 fe9f 	bl	8003466 <HAL_SYSTICK_Config>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e00e      	b.n	8002750 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2b0f      	cmp	r3, #15
 8002736:	d80a      	bhi.n	800274e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002738:	2200      	movs	r2, #0
 800273a:	6879      	ldr	r1, [r7, #4]
 800273c:	f04f 30ff 	mov.w	r0, #4294967295
 8002740:	f000 fe67 	bl	8003412 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002744:	4a06      	ldr	r2, [pc, #24]	; (8002760 <HAL_InitTick+0x5c>)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800274a:	2300      	movs	r3, #0
 800274c:	e000      	b.n	8002750 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
}
 8002750:	4618      	mov	r0, r3
 8002752:	3708      	adds	r7, #8
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	20000000 	.word	0x20000000
 800275c:	20000008 	.word	0x20000008
 8002760:	20000004 	.word	0x20000004

08002764 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002768:	4b06      	ldr	r3, [pc, #24]	; (8002784 <HAL_IncTick+0x20>)
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	461a      	mov	r2, r3
 800276e:	4b06      	ldr	r3, [pc, #24]	; (8002788 <HAL_IncTick+0x24>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4413      	add	r3, r2
 8002774:	4a04      	ldr	r2, [pc, #16]	; (8002788 <HAL_IncTick+0x24>)
 8002776:	6013      	str	r3, [r2, #0]
}
 8002778:	bf00      	nop
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	20000008 	.word	0x20000008
 8002788:	20000420 	.word	0x20000420

0800278c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  return uwTick;
 8002790:	4b03      	ldr	r3, [pc, #12]	; (80027a0 <HAL_GetTick+0x14>)
 8002792:	681b      	ldr	r3, [r3, #0]
}
 8002794:	4618      	mov	r0, r3
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	20000420 	.word	0x20000420

080027a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027ac:	f7ff ffee 	bl	800278c <HAL_GetTick>
 80027b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027bc:	d005      	beq.n	80027ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027be:	4b0a      	ldr	r3, [pc, #40]	; (80027e8 <HAL_Delay+0x44>)
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	461a      	mov	r2, r3
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	4413      	add	r3, r2
 80027c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80027ca:	bf00      	nop
 80027cc:	f7ff ffde 	bl	800278c <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	68fa      	ldr	r2, [r7, #12]
 80027d8:	429a      	cmp	r2, r3
 80027da:	d8f7      	bhi.n	80027cc <HAL_Delay+0x28>
  {
  }
}
 80027dc:	bf00      	nop
 80027de:	bf00      	nop
 80027e0:	3710      	adds	r7, #16
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	20000008 	.word	0x20000008

080027ec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027f4:	2300      	movs	r3, #0
 80027f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d101      	bne.n	8002802 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e033      	b.n	800286a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002806:	2b00      	cmp	r3, #0
 8002808:	d109      	bne.n	800281e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f7ff fcb6 	bl	800217c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2200      	movs	r2, #0
 8002814:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2200      	movs	r2, #0
 800281a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002822:	f003 0310 	and.w	r3, r3, #16
 8002826:	2b00      	cmp	r3, #0
 8002828:	d118      	bne.n	800285c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002832:	f023 0302 	bic.w	r3, r3, #2
 8002836:	f043 0202 	orr.w	r2, r3, #2
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f000 fc06 	bl	8003050 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284e:	f023 0303 	bic.w	r3, r3, #3
 8002852:	f043 0201 	orr.w	r2, r3, #1
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	641a      	str	r2, [r3, #64]	; 0x40
 800285a:	e001      	b.n	8002860 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002868:	7bfb      	ldrb	r3, [r7, #15]
}
 800286a:	4618      	mov	r0, r3
 800286c:	3710      	adds	r7, #16
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
	...

08002874 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002874:	b480      	push	{r7}
 8002876:	b085      	sub	sp, #20
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800287c:	2300      	movs	r3, #0
 800287e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002886:	2b01      	cmp	r3, #1
 8002888:	d101      	bne.n	800288e <HAL_ADC_Start+0x1a>
 800288a:	2302      	movs	r3, #2
 800288c:	e0b2      	b.n	80029f4 <HAL_ADC_Start+0x180>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2201      	movs	r2, #1
 8002892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f003 0301 	and.w	r3, r3, #1
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d018      	beq.n	80028d6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	689a      	ldr	r2, [r3, #8]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f042 0201 	orr.w	r2, r2, #1
 80028b2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80028b4:	4b52      	ldr	r3, [pc, #328]	; (8002a00 <HAL_ADC_Start+0x18c>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a52      	ldr	r2, [pc, #328]	; (8002a04 <HAL_ADC_Start+0x190>)
 80028ba:	fba2 2303 	umull	r2, r3, r2, r3
 80028be:	0c9a      	lsrs	r2, r3, #18
 80028c0:	4613      	mov	r3, r2
 80028c2:	005b      	lsls	r3, r3, #1
 80028c4:	4413      	add	r3, r2
 80028c6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80028c8:	e002      	b.n	80028d0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	3b01      	subs	r3, #1
 80028ce:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d1f9      	bne.n	80028ca <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f003 0301 	and.w	r3, r3, #1
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d17a      	bne.n	80029da <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80028ec:	f023 0301 	bic.w	r3, r3, #1
 80028f0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002902:	2b00      	cmp	r3, #0
 8002904:	d007      	beq.n	8002916 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800290e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800291e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002922:	d106      	bne.n	8002932 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002928:	f023 0206 	bic.w	r2, r3, #6
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	645a      	str	r2, [r3, #68]	; 0x44
 8002930:	e002      	b.n	8002938 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002940:	4b31      	ldr	r3, [pc, #196]	; (8002a08 <HAL_ADC_Start+0x194>)
 8002942:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800294c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	f003 031f 	and.w	r3, r3, #31
 8002956:	2b00      	cmp	r3, #0
 8002958:	d12a      	bne.n	80029b0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a2b      	ldr	r2, [pc, #172]	; (8002a0c <HAL_ADC_Start+0x198>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d015      	beq.n	8002990 <HAL_ADC_Start+0x11c>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a29      	ldr	r2, [pc, #164]	; (8002a10 <HAL_ADC_Start+0x19c>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d105      	bne.n	800297a <HAL_ADC_Start+0x106>
 800296e:	4b26      	ldr	r3, [pc, #152]	; (8002a08 <HAL_ADC_Start+0x194>)
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f003 031f 	and.w	r3, r3, #31
 8002976:	2b00      	cmp	r3, #0
 8002978:	d00a      	beq.n	8002990 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a25      	ldr	r2, [pc, #148]	; (8002a14 <HAL_ADC_Start+0x1a0>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d136      	bne.n	80029f2 <HAL_ADC_Start+0x17e>
 8002984:	4b20      	ldr	r3, [pc, #128]	; (8002a08 <HAL_ADC_Start+0x194>)
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f003 0310 	and.w	r3, r3, #16
 800298c:	2b00      	cmp	r3, #0
 800298e:	d130      	bne.n	80029f2 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800299a:	2b00      	cmp	r3, #0
 800299c:	d129      	bne.n	80029f2 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	689a      	ldr	r2, [r3, #8]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80029ac:	609a      	str	r2, [r3, #8]
 80029ae:	e020      	b.n	80029f2 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a15      	ldr	r2, [pc, #84]	; (8002a0c <HAL_ADC_Start+0x198>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d11b      	bne.n	80029f2 <HAL_ADC_Start+0x17e>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d114      	bne.n	80029f2 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689a      	ldr	r2, [r3, #8]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80029d6:	609a      	str	r2, [r3, #8]
 80029d8:	e00b      	b.n	80029f2 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029de:	f043 0210 	orr.w	r2, r3, #16
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ea:	f043 0201 	orr.w	r2, r3, #1
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80029f2:	2300      	movs	r3, #0
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3714      	adds	r7, #20
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr
 8002a00:	20000000 	.word	0x20000000
 8002a04:	431bde83 	.word	0x431bde83
 8002a08:	40012300 	.word	0x40012300
 8002a0c:	40012000 	.word	0x40012000
 8002a10:	40012100 	.word	0x40012100
 8002a14:	40012200 	.word	0x40012200

08002a18 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d101      	bne.n	8002a2e <HAL_ADC_Stop+0x16>
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	e021      	b.n	8002a72 <HAL_ADC_Stop+0x5a>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2201      	movs	r2, #1
 8002a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	689a      	ldr	r2, [r3, #8]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f022 0201 	bic.w	r2, r2, #1
 8002a44:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f003 0301 	and.w	r3, r3, #1
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d109      	bne.n	8002a68 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a58:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a5c:	f023 0301 	bic.w	r3, r3, #1
 8002a60:	f043 0201 	orr.w	r2, r3, #1
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	370c      	adds	r7, #12
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr

08002a7e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b084      	sub	sp, #16
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
 8002a86:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a9a:	d113      	bne.n	8002ac4 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002aa6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002aaa:	d10b      	bne.n	8002ac4 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab0:	f043 0220 	orr.w	r2, r3, #32
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2200      	movs	r2, #0
 8002abc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e063      	b.n	8002b8c <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002ac4:	f7ff fe62 	bl	800278c <HAL_GetTick>
 8002ac8:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002aca:	e021      	b.n	8002b10 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad2:	d01d      	beq.n	8002b10 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d007      	beq.n	8002aea <HAL_ADC_PollForConversion+0x6c>
 8002ada:	f7ff fe57 	bl	800278c <HAL_GetTick>
 8002ade:	4602      	mov	r2, r0
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	1ad3      	subs	r3, r2, r3
 8002ae4:	683a      	ldr	r2, [r7, #0]
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d212      	bcs.n	8002b10 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 0302 	and.w	r3, r3, #2
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d00b      	beq.n	8002b10 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afc:	f043 0204 	orr.w	r2, r3, #4
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	e03d      	b.n	8002b8c <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d1d6      	bne.n	8002acc <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f06f 0212 	mvn.w	r2, #18
 8002b26:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d123      	bne.n	8002b8a <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d11f      	bne.n	8002b8a <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b50:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d006      	beq.n	8002b66 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d111      	bne.n	8002b8a <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d105      	bne.n	8002b8a <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b82:	f043 0201 	orr.w	r2, r3, #1
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002b8a:	2300      	movs	r3, #0
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3710      	adds	r7, #16
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}

08002b94 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b086      	sub	sp, #24
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	617b      	str	r3, [r7, #20]
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	f003 0302 	and.w	r3, r3, #2
 8002bba:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	f003 0320 	and.w	r3, r3, #32
 8002bc2:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d049      	beq.n	8002c5e <HAL_ADC_IRQHandler+0xca>
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d046      	beq.n	8002c5e <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd4:	f003 0310 	and.w	r3, r3, #16
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d105      	bne.n	8002be8 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d12b      	bne.n	8002c4e <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d127      	bne.n	8002c4e <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c04:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d006      	beq.n	8002c1a <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d119      	bne.n	8002c4e <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	685a      	ldr	r2, [r3, #4]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f022 0220 	bic.w	r2, r2, #32
 8002c28:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d105      	bne.n	8002c4e <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c46:	f043 0201 	orr.w	r2, r3, #1
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002c4e:	6878      	ldr	r0, [r7, #4]
 8002c50:	f000 f8bd 	bl	8002dce <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f06f 0212 	mvn.w	r2, #18
 8002c5c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	f003 0304 	and.w	r3, r3, #4
 8002c64:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c6c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d057      	beq.n	8002d24 <HAL_ADC_IRQHandler+0x190>
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d054      	beq.n	8002d24 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7e:	f003 0310 	and.w	r3, r3, #16
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d105      	bne.n	8002c92 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d139      	bne.n	8002d14 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ca6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d006      	beq.n	8002cbc <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d12b      	bne.n	8002d14 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d124      	bne.n	8002d14 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d11d      	bne.n	8002d14 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d119      	bne.n	8002d14 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	685a      	ldr	r2, [r3, #4]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002cee:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d105      	bne.n	8002d14 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0c:	f043 0201 	orr.w	r2, r3, #1
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002d14:	6878      	ldr	r0, [r7, #4]
 8002d16:	f000 fa97 	bl	8003248 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f06f 020c 	mvn.w	r2, #12
 8002d22:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	f003 0301 	and.w	r3, r3, #1
 8002d2a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d32:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d017      	beq.n	8002d6a <HAL_ADC_IRQHandler+0x1d6>
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d014      	beq.n	8002d6a <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 0301 	and.w	r3, r3, #1
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d10d      	bne.n	8002d6a <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d52:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f000 f841 	bl	8002de2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f06f 0201 	mvn.w	r2, #1
 8002d68:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f003 0320 	and.w	r3, r3, #32
 8002d70:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d78:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d015      	beq.n	8002dac <HAL_ADC_IRQHandler+0x218>
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d012      	beq.n	8002dac <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d8a:	f043 0202 	orr.w	r2, r3, #2
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f06f 0220 	mvn.w	r2, #32
 8002d9a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f000 f82a 	bl	8002df6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f06f 0220 	mvn.w	r2, #32
 8002daa:	601a      	str	r2, [r3, #0]
  }
}
 8002dac:	bf00      	nop
 8002dae:	3718      	adds	r7, #24
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}

08002db4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	370c      	adds	r7, #12
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr

08002dce <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002dce:	b480      	push	{r7}
 8002dd0:	b083      	sub	sp, #12
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002dd6:	bf00      	nop
 8002dd8:	370c      	adds	r7, #12
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr

08002de2 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002de2:	b480      	push	{r7}
 8002de4:	b083      	sub	sp, #12
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002dea:	bf00      	nop
 8002dec:	370c      	adds	r7, #12
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr

08002df6 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002df6:	b480      	push	{r7}
 8002df8:	b083      	sub	sp, #12
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002dfe:	bf00      	nop
 8002e00:	370c      	adds	r7, #12
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
	...

08002e0c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b085      	sub	sp, #20
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002e16:	2300      	movs	r3, #0
 8002e18:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d101      	bne.n	8002e28 <HAL_ADC_ConfigChannel+0x1c>
 8002e24:	2302      	movs	r3, #2
 8002e26:	e105      	b.n	8003034 <HAL_ADC_ConfigChannel+0x228>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2b09      	cmp	r3, #9
 8002e36:	d925      	bls.n	8002e84 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	68d9      	ldr	r1, [r3, #12]
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	461a      	mov	r2, r3
 8002e46:	4613      	mov	r3, r2
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	4413      	add	r3, r2
 8002e4c:	3b1e      	subs	r3, #30
 8002e4e:	2207      	movs	r2, #7
 8002e50:	fa02 f303 	lsl.w	r3, r2, r3
 8002e54:	43da      	mvns	r2, r3
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	400a      	ands	r2, r1
 8002e5c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68d9      	ldr	r1, [r3, #12]
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	689a      	ldr	r2, [r3, #8]
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	4618      	mov	r0, r3
 8002e70:	4603      	mov	r3, r0
 8002e72:	005b      	lsls	r3, r3, #1
 8002e74:	4403      	add	r3, r0
 8002e76:	3b1e      	subs	r3, #30
 8002e78:	409a      	lsls	r2, r3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	430a      	orrs	r2, r1
 8002e80:	60da      	str	r2, [r3, #12]
 8002e82:	e022      	b.n	8002eca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	6919      	ldr	r1, [r3, #16]
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	461a      	mov	r2, r3
 8002e92:	4613      	mov	r3, r2
 8002e94:	005b      	lsls	r3, r3, #1
 8002e96:	4413      	add	r3, r2
 8002e98:	2207      	movs	r2, #7
 8002e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9e:	43da      	mvns	r2, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	400a      	ands	r2, r1
 8002ea6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	6919      	ldr	r1, [r3, #16]
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	689a      	ldr	r2, [r3, #8]
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	4618      	mov	r0, r3
 8002eba:	4603      	mov	r3, r0
 8002ebc:	005b      	lsls	r3, r3, #1
 8002ebe:	4403      	add	r3, r0
 8002ec0:	409a      	lsls	r2, r3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	2b06      	cmp	r3, #6
 8002ed0:	d824      	bhi.n	8002f1c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685a      	ldr	r2, [r3, #4]
 8002edc:	4613      	mov	r3, r2
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	4413      	add	r3, r2
 8002ee2:	3b05      	subs	r3, #5
 8002ee4:	221f      	movs	r2, #31
 8002ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eea:	43da      	mvns	r2, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	400a      	ands	r2, r1
 8002ef2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	b29b      	uxth	r3, r3
 8002f00:	4618      	mov	r0, r3
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	685a      	ldr	r2, [r3, #4]
 8002f06:	4613      	mov	r3, r2
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	4413      	add	r3, r2
 8002f0c:	3b05      	subs	r3, #5
 8002f0e:	fa00 f203 	lsl.w	r2, r0, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	430a      	orrs	r2, r1
 8002f18:	635a      	str	r2, [r3, #52]	; 0x34
 8002f1a:	e04c      	b.n	8002fb6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	2b0c      	cmp	r3, #12
 8002f22:	d824      	bhi.n	8002f6e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	685a      	ldr	r2, [r3, #4]
 8002f2e:	4613      	mov	r3, r2
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	4413      	add	r3, r2
 8002f34:	3b23      	subs	r3, #35	; 0x23
 8002f36:	221f      	movs	r2, #31
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	43da      	mvns	r2, r3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	400a      	ands	r2, r1
 8002f44:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	4618      	mov	r0, r3
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	685a      	ldr	r2, [r3, #4]
 8002f58:	4613      	mov	r3, r2
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	4413      	add	r3, r2
 8002f5e:	3b23      	subs	r3, #35	; 0x23
 8002f60:	fa00 f203 	lsl.w	r2, r0, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	430a      	orrs	r2, r1
 8002f6a:	631a      	str	r2, [r3, #48]	; 0x30
 8002f6c:	e023      	b.n	8002fb6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	685a      	ldr	r2, [r3, #4]
 8002f78:	4613      	mov	r3, r2
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	4413      	add	r3, r2
 8002f7e:	3b41      	subs	r3, #65	; 0x41
 8002f80:	221f      	movs	r2, #31
 8002f82:	fa02 f303 	lsl.w	r3, r2, r3
 8002f86:	43da      	mvns	r2, r3
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	400a      	ands	r2, r1
 8002f8e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	685a      	ldr	r2, [r3, #4]
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	4413      	add	r3, r2
 8002fa8:	3b41      	subs	r3, #65	; 0x41
 8002faa:	fa00 f203 	lsl.w	r2, r0, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002fb6:	4b22      	ldr	r3, [pc, #136]	; (8003040 <HAL_ADC_ConfigChannel+0x234>)
 8002fb8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a21      	ldr	r2, [pc, #132]	; (8003044 <HAL_ADC_ConfigChannel+0x238>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d109      	bne.n	8002fd8 <HAL_ADC_ConfigChannel+0x1cc>
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	2b12      	cmp	r3, #18
 8002fca:	d105      	bne.n	8002fd8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a19      	ldr	r2, [pc, #100]	; (8003044 <HAL_ADC_ConfigChannel+0x238>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d123      	bne.n	800302a <HAL_ADC_ConfigChannel+0x21e>
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	2b10      	cmp	r3, #16
 8002fe8:	d003      	beq.n	8002ff2 <HAL_ADC_ConfigChannel+0x1e6>
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2b11      	cmp	r3, #17
 8002ff0:	d11b      	bne.n	800302a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	2b10      	cmp	r3, #16
 8003004:	d111      	bne.n	800302a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003006:	4b10      	ldr	r3, [pc, #64]	; (8003048 <HAL_ADC_ConfigChannel+0x23c>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a10      	ldr	r2, [pc, #64]	; (800304c <HAL_ADC_ConfigChannel+0x240>)
 800300c:	fba2 2303 	umull	r2, r3, r2, r3
 8003010:	0c9a      	lsrs	r2, r3, #18
 8003012:	4613      	mov	r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	4413      	add	r3, r2
 8003018:	005b      	lsls	r3, r3, #1
 800301a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800301c:	e002      	b.n	8003024 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	3b01      	subs	r3, #1
 8003022:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1f9      	bne.n	800301e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003032:	2300      	movs	r3, #0
}
 8003034:	4618      	mov	r0, r3
 8003036:	3714      	adds	r7, #20
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr
 8003040:	40012300 	.word	0x40012300
 8003044:	40012000 	.word	0x40012000
 8003048:	20000000 	.word	0x20000000
 800304c:	431bde83 	.word	0x431bde83

08003050 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003050:	b480      	push	{r7}
 8003052:	b085      	sub	sp, #20
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003058:	4b79      	ldr	r3, [pc, #484]	; (8003240 <ADC_Init+0x1f0>)
 800305a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	685a      	ldr	r2, [r3, #4]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	431a      	orrs	r2, r3
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	685a      	ldr	r2, [r3, #4]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003084:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	6859      	ldr	r1, [r3, #4]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	691b      	ldr	r3, [r3, #16]
 8003090:	021a      	lsls	r2, r3, #8
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	430a      	orrs	r2, r1
 8003098:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	685a      	ldr	r2, [r3, #4]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80030a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	6859      	ldr	r1, [r3, #4]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	689a      	ldr	r2, [r3, #8]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	430a      	orrs	r2, r1
 80030ba:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	689a      	ldr	r2, [r3, #8]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	6899      	ldr	r1, [r3, #8]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	68da      	ldr	r2, [r3, #12]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	430a      	orrs	r2, r1
 80030dc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e2:	4a58      	ldr	r2, [pc, #352]	; (8003244 <ADC_Init+0x1f4>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d022      	beq.n	800312e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	689a      	ldr	r2, [r3, #8]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80030f6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	6899      	ldr	r1, [r3, #8]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	430a      	orrs	r2, r1
 8003108:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	689a      	ldr	r2, [r3, #8]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003118:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	6899      	ldr	r1, [r3, #8]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	430a      	orrs	r2, r1
 800312a:	609a      	str	r2, [r3, #8]
 800312c:	e00f      	b.n	800314e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	689a      	ldr	r2, [r3, #8]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800313c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	689a      	ldr	r2, [r3, #8]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800314c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	689a      	ldr	r2, [r3, #8]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f022 0202 	bic.w	r2, r2, #2
 800315c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6899      	ldr	r1, [r3, #8]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	7e1b      	ldrb	r3, [r3, #24]
 8003168:	005a      	lsls	r2, r3, #1
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	430a      	orrs	r2, r1
 8003170:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d01b      	beq.n	80031b4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	685a      	ldr	r2, [r3, #4]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800318a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	685a      	ldr	r2, [r3, #4]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800319a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	6859      	ldr	r1, [r3, #4]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a6:	3b01      	subs	r3, #1
 80031a8:	035a      	lsls	r2, r3, #13
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	430a      	orrs	r2, r1
 80031b0:	605a      	str	r2, [r3, #4]
 80031b2:	e007      	b.n	80031c4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	685a      	ldr	r2, [r3, #4]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031c2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80031d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	69db      	ldr	r3, [r3, #28]
 80031de:	3b01      	subs	r3, #1
 80031e0:	051a      	lsls	r2, r3, #20
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	430a      	orrs	r2, r1
 80031e8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	689a      	ldr	r2, [r3, #8]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80031f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	6899      	ldr	r1, [r3, #8]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003206:	025a      	lsls	r2, r3, #9
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	430a      	orrs	r2, r1
 800320e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	689a      	ldr	r2, [r3, #8]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800321e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	6899      	ldr	r1, [r3, #8]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	695b      	ldr	r3, [r3, #20]
 800322a:	029a      	lsls	r2, r3, #10
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	430a      	orrs	r2, r1
 8003232:	609a      	str	r2, [r3, #8]
}
 8003234:	bf00      	nop
 8003236:	3714      	adds	r7, #20
 8003238:	46bd      	mov	sp, r7
 800323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323e:	4770      	bx	lr
 8003240:	40012300 	.word	0x40012300
 8003244:	0f000001 	.word	0x0f000001

08003248 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003250:	bf00      	nop
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800325c:	b480      	push	{r7}
 800325e:	b085      	sub	sp, #20
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	f003 0307 	and.w	r3, r3, #7
 800326a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800326c:	4b0c      	ldr	r3, [pc, #48]	; (80032a0 <__NVIC_SetPriorityGrouping+0x44>)
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003272:	68ba      	ldr	r2, [r7, #8]
 8003274:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003278:	4013      	ands	r3, r2
 800327a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003284:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003288:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800328c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800328e:	4a04      	ldr	r2, [pc, #16]	; (80032a0 <__NVIC_SetPriorityGrouping+0x44>)
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	60d3      	str	r3, [r2, #12]
}
 8003294:	bf00      	nop
 8003296:	3714      	adds	r7, #20
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr
 80032a0:	e000ed00 	.word	0xe000ed00

080032a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032a4:	b480      	push	{r7}
 80032a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032a8:	4b04      	ldr	r3, [pc, #16]	; (80032bc <__NVIC_GetPriorityGrouping+0x18>)
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	0a1b      	lsrs	r3, r3, #8
 80032ae:	f003 0307 	and.w	r3, r3, #7
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	46bd      	mov	sp, r7
 80032b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ba:	4770      	bx	lr
 80032bc:	e000ed00 	.word	0xe000ed00

080032c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	4603      	mov	r3, r0
 80032c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	db0b      	blt.n	80032ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032d2:	79fb      	ldrb	r3, [r7, #7]
 80032d4:	f003 021f 	and.w	r2, r3, #31
 80032d8:	4907      	ldr	r1, [pc, #28]	; (80032f8 <__NVIC_EnableIRQ+0x38>)
 80032da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032de:	095b      	lsrs	r3, r3, #5
 80032e0:	2001      	movs	r0, #1
 80032e2:	fa00 f202 	lsl.w	r2, r0, r2
 80032e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80032ea:	bf00      	nop
 80032ec:	370c      	adds	r7, #12
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	e000e100 	.word	0xe000e100

080032fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	4603      	mov	r3, r0
 8003304:	6039      	str	r1, [r7, #0]
 8003306:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800330c:	2b00      	cmp	r3, #0
 800330e:	db0a      	blt.n	8003326 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	b2da      	uxtb	r2, r3
 8003314:	490c      	ldr	r1, [pc, #48]	; (8003348 <__NVIC_SetPriority+0x4c>)
 8003316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800331a:	0112      	lsls	r2, r2, #4
 800331c:	b2d2      	uxtb	r2, r2
 800331e:	440b      	add	r3, r1
 8003320:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003324:	e00a      	b.n	800333c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	b2da      	uxtb	r2, r3
 800332a:	4908      	ldr	r1, [pc, #32]	; (800334c <__NVIC_SetPriority+0x50>)
 800332c:	79fb      	ldrb	r3, [r7, #7]
 800332e:	f003 030f 	and.w	r3, r3, #15
 8003332:	3b04      	subs	r3, #4
 8003334:	0112      	lsls	r2, r2, #4
 8003336:	b2d2      	uxtb	r2, r2
 8003338:	440b      	add	r3, r1
 800333a:	761a      	strb	r2, [r3, #24]
}
 800333c:	bf00      	nop
 800333e:	370c      	adds	r7, #12
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr
 8003348:	e000e100 	.word	0xe000e100
 800334c:	e000ed00 	.word	0xe000ed00

08003350 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003350:	b480      	push	{r7}
 8003352:	b089      	sub	sp, #36	; 0x24
 8003354:	af00      	add	r7, sp, #0
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	60b9      	str	r1, [r7, #8]
 800335a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f003 0307 	and.w	r3, r3, #7
 8003362:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003364:	69fb      	ldr	r3, [r7, #28]
 8003366:	f1c3 0307 	rsb	r3, r3, #7
 800336a:	2b04      	cmp	r3, #4
 800336c:	bf28      	it	cs
 800336e:	2304      	movcs	r3, #4
 8003370:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	3304      	adds	r3, #4
 8003376:	2b06      	cmp	r3, #6
 8003378:	d902      	bls.n	8003380 <NVIC_EncodePriority+0x30>
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	3b03      	subs	r3, #3
 800337e:	e000      	b.n	8003382 <NVIC_EncodePriority+0x32>
 8003380:	2300      	movs	r3, #0
 8003382:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003384:	f04f 32ff 	mov.w	r2, #4294967295
 8003388:	69bb      	ldr	r3, [r7, #24]
 800338a:	fa02 f303 	lsl.w	r3, r2, r3
 800338e:	43da      	mvns	r2, r3
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	401a      	ands	r2, r3
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003398:	f04f 31ff 	mov.w	r1, #4294967295
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	fa01 f303 	lsl.w	r3, r1, r3
 80033a2:	43d9      	mvns	r1, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033a8:	4313      	orrs	r3, r2
         );
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3724      	adds	r7, #36	; 0x24
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr
	...

080033b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b082      	sub	sp, #8
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	3b01      	subs	r3, #1
 80033c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033c8:	d301      	bcc.n	80033ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033ca:	2301      	movs	r3, #1
 80033cc:	e00f      	b.n	80033ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033ce:	4a0a      	ldr	r2, [pc, #40]	; (80033f8 <SysTick_Config+0x40>)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	3b01      	subs	r3, #1
 80033d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033d6:	210f      	movs	r1, #15
 80033d8:	f04f 30ff 	mov.w	r0, #4294967295
 80033dc:	f7ff ff8e 	bl	80032fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033e0:	4b05      	ldr	r3, [pc, #20]	; (80033f8 <SysTick_Config+0x40>)
 80033e2:	2200      	movs	r2, #0
 80033e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033e6:	4b04      	ldr	r3, [pc, #16]	; (80033f8 <SysTick_Config+0x40>)
 80033e8:	2207      	movs	r2, #7
 80033ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033ec:	2300      	movs	r3, #0
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3708      	adds	r7, #8
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	e000e010 	.word	0xe000e010

080033fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b082      	sub	sp, #8
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003404:	6878      	ldr	r0, [r7, #4]
 8003406:	f7ff ff29 	bl	800325c <__NVIC_SetPriorityGrouping>
}
 800340a:	bf00      	nop
 800340c:	3708      	adds	r7, #8
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}

08003412 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003412:	b580      	push	{r7, lr}
 8003414:	b086      	sub	sp, #24
 8003416:	af00      	add	r7, sp, #0
 8003418:	4603      	mov	r3, r0
 800341a:	60b9      	str	r1, [r7, #8]
 800341c:	607a      	str	r2, [r7, #4]
 800341e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003420:	2300      	movs	r3, #0
 8003422:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003424:	f7ff ff3e 	bl	80032a4 <__NVIC_GetPriorityGrouping>
 8003428:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	68b9      	ldr	r1, [r7, #8]
 800342e:	6978      	ldr	r0, [r7, #20]
 8003430:	f7ff ff8e 	bl	8003350 <NVIC_EncodePriority>
 8003434:	4602      	mov	r2, r0
 8003436:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800343a:	4611      	mov	r1, r2
 800343c:	4618      	mov	r0, r3
 800343e:	f7ff ff5d 	bl	80032fc <__NVIC_SetPriority>
}
 8003442:	bf00      	nop
 8003444:	3718      	adds	r7, #24
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}

0800344a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800344a:	b580      	push	{r7, lr}
 800344c:	b082      	sub	sp, #8
 800344e:	af00      	add	r7, sp, #0
 8003450:	4603      	mov	r3, r0
 8003452:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003458:	4618      	mov	r0, r3
 800345a:	f7ff ff31 	bl	80032c0 <__NVIC_EnableIRQ>
}
 800345e:	bf00      	nop
 8003460:	3708      	adds	r7, #8
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}

08003466 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003466:	b580      	push	{r7, lr}
 8003468:	b082      	sub	sp, #8
 800346a:	af00      	add	r7, sp, #0
 800346c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f7ff ffa2 	bl	80033b8 <SysTick_Config>
 8003474:	4603      	mov	r3, r0
}
 8003476:	4618      	mov	r0, r3
 8003478:	3708      	adds	r7, #8
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
	...

08003480 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8003486:	2300      	movs	r3, #0
 8003488:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800348a:	4b4b      	ldr	r3, [pc, #300]	; (80035b8 <HAL_FLASH_IRQHandler+0x138>)
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8003492:	2b00      	cmp	r3, #0
 8003494:	d020      	beq.n	80034d8 <HAL_FLASH_IRQHandler+0x58>
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8003496:	4b49      	ldr	r3, [pc, #292]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	b2db      	uxtb	r3, r3
 800349c:	2b01      	cmp	r3, #1
 800349e:	d107      	bne.n	80034b0 <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 80034a0:	4b46      	ldr	r3, [pc, #280]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 80034a6:	4b45      	ldr	r3, [pc, #276]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 80034a8:	f04f 32ff 	mov.w	r2, #4294967295
 80034ac:	60da      	str	r2, [r3, #12]
 80034ae:	e00b      	b.n	80034c8 <HAL_FLASH_IRQHandler+0x48>
    }
    else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 80034b0:	4b42      	ldr	r3, [pc, #264]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d103      	bne.n	80034c2 <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 80034ba:	4b40      	ldr	r3, [pc, #256]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 80034bc:	691b      	ldr	r3, [r3, #16]
 80034be:	607b      	str	r3, [r7, #4]
 80034c0:	e002      	b.n	80034c8 <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 80034c2:	4b3e      	ldr	r3, [pc, #248]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 80034c4:	695b      	ldr	r3, [r3, #20]
 80034c6:	607b      	str	r3, [r7, #4]
    }
    
    /*Save the Error code*/
    FLASH_SetErrorCode();
 80034c8:	f000 f88e 	bl	80035e8 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	f000 f881 	bl	80035d4 <HAL_FLASH_OperationErrorCallback>
    
    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80034d2:	4b3a      	ldr	r3, [pc, #232]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 80034d4:	2200      	movs	r2, #0
 80034d6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80034d8:	4b37      	ldr	r3, [pc, #220]	; (80035b8 <HAL_FLASH_IRQHandler+0x138>)
 80034da:	68db      	ldr	r3, [r3, #12]
 80034dc:	f003 0301 	and.w	r3, r3, #1
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d04a      	beq.n	800357a <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80034e4:	4b34      	ldr	r3, [pc, #208]	; (80035b8 <HAL_FLASH_IRQHandler+0x138>)
 80034e6:	2201      	movs	r2, #1
 80034e8:	60da      	str	r2, [r3, #12]
    
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 80034ea:	4b34      	ldr	r3, [pc, #208]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d12d      	bne.n	8003550 <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 80034f4:	4b31      	ldr	r3, [pc, #196]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	3b01      	subs	r3, #1
 80034fa:	4a30      	ldr	r2, [pc, #192]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 80034fc:	6053      	str	r3, [r2, #4]
      
      /* Check if there are still sectors to erase*/
      if(pFlash.NbSectorsToErase != 0U)
 80034fe:	4b2f      	ldr	r3, [pc, #188]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d015      	beq.n	8003532 <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 8003506:	4b2d      	ldr	r3, [pc, #180]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f000 f857 	bl	80035c0 <HAL_FLASH_EndOfOperationCallback>
        
        /*Increment sector number*/
        pFlash.Sector++;
 8003512:	4b2a      	ldr	r3, [pc, #168]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 8003514:	68db      	ldr	r3, [r3, #12]
 8003516:	3301      	adds	r3, #1
 8003518:	4a28      	ldr	r2, [pc, #160]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 800351a:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 800351c:	4b27      	ldr	r3, [pc, #156]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 8003522:	4b26      	ldr	r3, [pc, #152]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 8003524:	7a1b      	ldrb	r3, [r3, #8]
 8003526:	b2db      	uxtb	r3, r3
 8003528:	4619      	mov	r1, r3
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f000 f8b2 	bl	8003694 <FLASH_Erase_Sector>
 8003530:	e023      	b.n	800357a <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 8003532:	f04f 33ff 	mov.w	r3, #4294967295
 8003536:	607b      	str	r3, [r7, #4]
 8003538:	4a20      	ldr	r2, [pc, #128]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800353e:	4b1f      	ldr	r3, [pc, #124]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 8003540:	2200      	movs	r2, #0
 8003542:	701a      	strb	r2, [r3, #0]
        
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 8003544:	f000 f8ee 	bl	8003724 <FLASH_FlushCaches>
                
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f000 f839 	bl	80035c0 <HAL_FLASH_EndOfOperationCallback>
 800354e:	e014      	b.n	800357a <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else 
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE) 
 8003550:	4b1a      	ldr	r3, [pc, #104]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	b2db      	uxtb	r3, r3
 8003556:	2b02      	cmp	r3, #2
 8003558:	d107      	bne.n	800356a <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 800355a:	f000 f8e3 	bl	8003724 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 800355e:	4b17      	ldr	r3, [pc, #92]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 8003560:	691b      	ldr	r3, [r3, #16]
 8003562:	4618      	mov	r0, r3
 8003564:	f000 f82c 	bl	80035c0 <HAL_FLASH_EndOfOperationCallback>
 8003568:	e004      	b.n	8003574 <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 800356a:	4b14      	ldr	r3, [pc, #80]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 800356c:	695b      	ldr	r3, [r3, #20]
 800356e:	4618      	mov	r0, r3
 8003570:	f000 f826 	bl	80035c0 <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8003574:	4b11      	ldr	r3, [pc, #68]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 8003576:	2200      	movs	r2, #0
 8003578:	701a      	strb	r2, [r3, #0]
    }
  }
  
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 800357a:	4b10      	ldr	r3, [pc, #64]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 800357c:	781b      	ldrb	r3, [r3, #0]
 800357e:	b2db      	uxtb	r3, r3
 8003580:	2b00      	cmp	r3, #0
 8003582:	d114      	bne.n	80035ae <HAL_FLASH_IRQHandler+0x12e>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 8003584:	4b0c      	ldr	r3, [pc, #48]	; (80035b8 <HAL_FLASH_IRQHandler+0x138>)
 8003586:	691b      	ldr	r3, [r3, #16]
 8003588:	4a0b      	ldr	r2, [pc, #44]	; (80035b8 <HAL_FLASH_IRQHandler+0x138>)
 800358a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800358e:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 8003590:	4b09      	ldr	r3, [pc, #36]	; (80035b8 <HAL_FLASH_IRQHandler+0x138>)
 8003592:	691b      	ldr	r3, [r3, #16]
 8003594:	4a08      	ldr	r2, [pc, #32]	; (80035b8 <HAL_FLASH_IRQHandler+0x138>)
 8003596:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800359a:	6113      	str	r3, [r2, #16]
    
    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 800359c:	4b06      	ldr	r3, [pc, #24]	; (80035b8 <HAL_FLASH_IRQHandler+0x138>)
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	4a05      	ldr	r2, [pc, #20]	; (80035b8 <HAL_FLASH_IRQHandler+0x138>)
 80035a2:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80035a6:	6113      	str	r3, [r2, #16]
    
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 80035a8:	4b04      	ldr	r3, [pc, #16]	; (80035bc <HAL_FLASH_IRQHandler+0x13c>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	761a      	strb	r2, [r3, #24]
  }
}
 80035ae:	bf00      	nop
 80035b0:	3708      	adds	r7, #8
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	40023c00 	.word	0x40023c00
 80035bc:	20000424 	.word	0x20000424

080035c0 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 80035c8:	bf00      	nop
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 80035dc:	bf00      	nop
 80035de:	370c      	adds	r7, #12
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80035ec:	4b27      	ldr	r3, [pc, #156]	; (800368c <FLASH_SetErrorCode+0xa4>)
 80035ee:	68db      	ldr	r3, [r3, #12]
 80035f0:	f003 0310 	and.w	r3, r3, #16
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d008      	beq.n	800360a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80035f8:	4b25      	ldr	r3, [pc, #148]	; (8003690 <FLASH_SetErrorCode+0xa8>)
 80035fa:	69db      	ldr	r3, [r3, #28]
 80035fc:	f043 0310 	orr.w	r3, r3, #16
 8003600:	4a23      	ldr	r2, [pc, #140]	; (8003690 <FLASH_SetErrorCode+0xa8>)
 8003602:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8003604:	4b21      	ldr	r3, [pc, #132]	; (800368c <FLASH_SetErrorCode+0xa4>)
 8003606:	2210      	movs	r2, #16
 8003608:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800360a:	4b20      	ldr	r3, [pc, #128]	; (800368c <FLASH_SetErrorCode+0xa4>)
 800360c:	68db      	ldr	r3, [r3, #12]
 800360e:	f003 0320 	and.w	r3, r3, #32
 8003612:	2b00      	cmp	r3, #0
 8003614:	d008      	beq.n	8003628 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8003616:	4b1e      	ldr	r3, [pc, #120]	; (8003690 <FLASH_SetErrorCode+0xa8>)
 8003618:	69db      	ldr	r3, [r3, #28]
 800361a:	f043 0308 	orr.w	r3, r3, #8
 800361e:	4a1c      	ldr	r2, [pc, #112]	; (8003690 <FLASH_SetErrorCode+0xa8>)
 8003620:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8003622:	4b1a      	ldr	r3, [pc, #104]	; (800368c <FLASH_SetErrorCode+0xa4>)
 8003624:	2220      	movs	r2, #32
 8003626:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8003628:	4b18      	ldr	r3, [pc, #96]	; (800368c <FLASH_SetErrorCode+0xa4>)
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003630:	2b00      	cmp	r3, #0
 8003632:	d008      	beq.n	8003646 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8003634:	4b16      	ldr	r3, [pc, #88]	; (8003690 <FLASH_SetErrorCode+0xa8>)
 8003636:	69db      	ldr	r3, [r3, #28]
 8003638:	f043 0304 	orr.w	r3, r3, #4
 800363c:	4a14      	ldr	r2, [pc, #80]	; (8003690 <FLASH_SetErrorCode+0xa8>)
 800363e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8003640:	4b12      	ldr	r3, [pc, #72]	; (800368c <FLASH_SetErrorCode+0xa4>)
 8003642:	2240      	movs	r2, #64	; 0x40
 8003644:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8003646:	4b11      	ldr	r3, [pc, #68]	; (800368c <FLASH_SetErrorCode+0xa4>)
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800364e:	2b00      	cmp	r3, #0
 8003650:	d008      	beq.n	8003664 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8003652:	4b0f      	ldr	r3, [pc, #60]	; (8003690 <FLASH_SetErrorCode+0xa8>)
 8003654:	69db      	ldr	r3, [r3, #28]
 8003656:	f043 0302 	orr.w	r3, r3, #2
 800365a:	4a0d      	ldr	r2, [pc, #52]	; (8003690 <FLASH_SetErrorCode+0xa8>)
 800365c:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800365e:	4b0b      	ldr	r3, [pc, #44]	; (800368c <FLASH_SetErrorCode+0xa4>)
 8003660:	2280      	movs	r2, #128	; 0x80
 8003662:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8003664:	4b09      	ldr	r3, [pc, #36]	; (800368c <FLASH_SetErrorCode+0xa4>)
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	f003 0302 	and.w	r3, r3, #2
 800366c:	2b00      	cmp	r3, #0
 800366e:	d008      	beq.n	8003682 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8003670:	4b07      	ldr	r3, [pc, #28]	; (8003690 <FLASH_SetErrorCode+0xa8>)
 8003672:	69db      	ldr	r3, [r3, #28]
 8003674:	f043 0320 	orr.w	r3, r3, #32
 8003678:	4a05      	ldr	r2, [pc, #20]	; (8003690 <FLASH_SetErrorCode+0xa8>)
 800367a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800367c:	4b03      	ldr	r3, [pc, #12]	; (800368c <FLASH_SetErrorCode+0xa4>)
 800367e:	2202      	movs	r2, #2
 8003680:	60da      	str	r2, [r3, #12]
  }
}
 8003682:	bf00      	nop
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr
 800368c:	40023c00 	.word	0x40023c00
 8003690:	20000424 	.word	0x20000424

08003694 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8003694:	b480      	push	{r7}
 8003696:	b085      	sub	sp, #20
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
 800369c:	460b      	mov	r3, r1
 800369e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80036a0:	2300      	movs	r3, #0
 80036a2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80036a4:	78fb      	ldrb	r3, [r7, #3]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d102      	bne.n	80036b0 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80036aa:	2300      	movs	r3, #0
 80036ac:	60fb      	str	r3, [r7, #12]
 80036ae:	e010      	b.n	80036d2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80036b0:	78fb      	ldrb	r3, [r7, #3]
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d103      	bne.n	80036be <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80036b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80036ba:	60fb      	str	r3, [r7, #12]
 80036bc:	e009      	b.n	80036d2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80036be:	78fb      	ldrb	r3, [r7, #3]
 80036c0:	2b02      	cmp	r3, #2
 80036c2:	d103      	bne.n	80036cc <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80036c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80036c8:	60fb      	str	r3, [r7, #12]
 80036ca:	e002      	b.n	80036d2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80036cc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80036d0:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80036d2:	4b13      	ldr	r3, [pc, #76]	; (8003720 <FLASH_Erase_Sector+0x8c>)
 80036d4:	691b      	ldr	r3, [r3, #16]
 80036d6:	4a12      	ldr	r2, [pc, #72]	; (8003720 <FLASH_Erase_Sector+0x8c>)
 80036d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036dc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80036de:	4b10      	ldr	r3, [pc, #64]	; (8003720 <FLASH_Erase_Sector+0x8c>)
 80036e0:	691a      	ldr	r2, [r3, #16]
 80036e2:	490f      	ldr	r1, [pc, #60]	; (8003720 <FLASH_Erase_Sector+0x8c>)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	4313      	orrs	r3, r2
 80036e8:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80036ea:	4b0d      	ldr	r3, [pc, #52]	; (8003720 <FLASH_Erase_Sector+0x8c>)
 80036ec:	691b      	ldr	r3, [r3, #16]
 80036ee:	4a0c      	ldr	r2, [pc, #48]	; (8003720 <FLASH_Erase_Sector+0x8c>)
 80036f0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80036f4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80036f6:	4b0a      	ldr	r3, [pc, #40]	; (8003720 <FLASH_Erase_Sector+0x8c>)
 80036f8:	691a      	ldr	r2, [r3, #16]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	00db      	lsls	r3, r3, #3
 80036fe:	4313      	orrs	r3, r2
 8003700:	4a07      	ldr	r2, [pc, #28]	; (8003720 <FLASH_Erase_Sector+0x8c>)
 8003702:	f043 0302 	orr.w	r3, r3, #2
 8003706:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8003708:	4b05      	ldr	r3, [pc, #20]	; (8003720 <FLASH_Erase_Sector+0x8c>)
 800370a:	691b      	ldr	r3, [r3, #16]
 800370c:	4a04      	ldr	r2, [pc, #16]	; (8003720 <FLASH_Erase_Sector+0x8c>)
 800370e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003712:	6113      	str	r3, [r2, #16]
}
 8003714:	bf00      	nop
 8003716:	3714      	adds	r7, #20
 8003718:	46bd      	mov	sp, r7
 800371a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371e:	4770      	bx	lr
 8003720:	40023c00 	.word	0x40023c00

08003724 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8003724:	b480      	push	{r7}
 8003726:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8003728:	4b20      	ldr	r3, [pc, #128]	; (80037ac <FLASH_FlushCaches+0x88>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003730:	2b00      	cmp	r3, #0
 8003732:	d017      	beq.n	8003764 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8003734:	4b1d      	ldr	r3, [pc, #116]	; (80037ac <FLASH_FlushCaches+0x88>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a1c      	ldr	r2, [pc, #112]	; (80037ac <FLASH_FlushCaches+0x88>)
 800373a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800373e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8003740:	4b1a      	ldr	r3, [pc, #104]	; (80037ac <FLASH_FlushCaches+0x88>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a19      	ldr	r2, [pc, #100]	; (80037ac <FLASH_FlushCaches+0x88>)
 8003746:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800374a:	6013      	str	r3, [r2, #0]
 800374c:	4b17      	ldr	r3, [pc, #92]	; (80037ac <FLASH_FlushCaches+0x88>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a16      	ldr	r2, [pc, #88]	; (80037ac <FLASH_FlushCaches+0x88>)
 8003752:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003756:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003758:	4b14      	ldr	r3, [pc, #80]	; (80037ac <FLASH_FlushCaches+0x88>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a13      	ldr	r2, [pc, #76]	; (80037ac <FLASH_FlushCaches+0x88>)
 800375e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003762:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8003764:	4b11      	ldr	r3, [pc, #68]	; (80037ac <FLASH_FlushCaches+0x88>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800376c:	2b00      	cmp	r3, #0
 800376e:	d017      	beq.n	80037a0 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8003770:	4b0e      	ldr	r3, [pc, #56]	; (80037ac <FLASH_FlushCaches+0x88>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a0d      	ldr	r2, [pc, #52]	; (80037ac <FLASH_FlushCaches+0x88>)
 8003776:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800377a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800377c:	4b0b      	ldr	r3, [pc, #44]	; (80037ac <FLASH_FlushCaches+0x88>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a0a      	ldr	r2, [pc, #40]	; (80037ac <FLASH_FlushCaches+0x88>)
 8003782:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003786:	6013      	str	r3, [r2, #0]
 8003788:	4b08      	ldr	r3, [pc, #32]	; (80037ac <FLASH_FlushCaches+0x88>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a07      	ldr	r2, [pc, #28]	; (80037ac <FLASH_FlushCaches+0x88>)
 800378e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003792:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003794:	4b05      	ldr	r3, [pc, #20]	; (80037ac <FLASH_FlushCaches+0x88>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a04      	ldr	r2, [pc, #16]	; (80037ac <FLASH_FlushCaches+0x88>)
 800379a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800379e:	6013      	str	r3, [r2, #0]
  }
}
 80037a0:	bf00      	nop
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop
 80037ac:	40023c00 	.word	0x40023c00

080037b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b089      	sub	sp, #36	; 0x24
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
 80037b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80037ba:	2300      	movs	r3, #0
 80037bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80037be:	2300      	movs	r3, #0
 80037c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80037c2:	2300      	movs	r3, #0
 80037c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037c6:	2300      	movs	r3, #0
 80037c8:	61fb      	str	r3, [r7, #28]
 80037ca:	e16b      	b.n	8003aa4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80037cc:	2201      	movs	r2, #1
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	fa02 f303 	lsl.w	r3, r2, r3
 80037d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	697a      	ldr	r2, [r7, #20]
 80037dc:	4013      	ands	r3, r2
 80037de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80037e0:	693a      	ldr	r2, [r7, #16]
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	f040 815a 	bne.w	8003a9e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f003 0303 	and.w	r3, r3, #3
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d005      	beq.n	8003802 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037fe:	2b02      	cmp	r3, #2
 8003800:	d130      	bne.n	8003864 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	005b      	lsls	r3, r3, #1
 800380c:	2203      	movs	r2, #3
 800380e:	fa02 f303 	lsl.w	r3, r2, r3
 8003812:	43db      	mvns	r3, r3
 8003814:	69ba      	ldr	r2, [r7, #24]
 8003816:	4013      	ands	r3, r2
 8003818:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	68da      	ldr	r2, [r3, #12]
 800381e:	69fb      	ldr	r3, [r7, #28]
 8003820:	005b      	lsls	r3, r3, #1
 8003822:	fa02 f303 	lsl.w	r3, r2, r3
 8003826:	69ba      	ldr	r2, [r7, #24]
 8003828:	4313      	orrs	r3, r2
 800382a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	69ba      	ldr	r2, [r7, #24]
 8003830:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003838:	2201      	movs	r2, #1
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	fa02 f303 	lsl.w	r3, r2, r3
 8003840:	43db      	mvns	r3, r3
 8003842:	69ba      	ldr	r2, [r7, #24]
 8003844:	4013      	ands	r3, r2
 8003846:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	091b      	lsrs	r3, r3, #4
 800384e:	f003 0201 	and.w	r2, r3, #1
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	fa02 f303 	lsl.w	r3, r2, r3
 8003858:	69ba      	ldr	r2, [r7, #24]
 800385a:	4313      	orrs	r3, r2
 800385c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	69ba      	ldr	r2, [r7, #24]
 8003862:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f003 0303 	and.w	r3, r3, #3
 800386c:	2b03      	cmp	r3, #3
 800386e:	d017      	beq.n	80038a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	005b      	lsls	r3, r3, #1
 800387a:	2203      	movs	r2, #3
 800387c:	fa02 f303 	lsl.w	r3, r2, r3
 8003880:	43db      	mvns	r3, r3
 8003882:	69ba      	ldr	r2, [r7, #24]
 8003884:	4013      	ands	r3, r2
 8003886:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	689a      	ldr	r2, [r3, #8]
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	005b      	lsls	r3, r3, #1
 8003890:	fa02 f303 	lsl.w	r3, r2, r3
 8003894:	69ba      	ldr	r2, [r7, #24]
 8003896:	4313      	orrs	r3, r2
 8003898:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	69ba      	ldr	r2, [r7, #24]
 800389e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f003 0303 	and.w	r3, r3, #3
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d123      	bne.n	80038f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80038ac:	69fb      	ldr	r3, [r7, #28]
 80038ae:	08da      	lsrs	r2, r3, #3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	3208      	adds	r2, #8
 80038b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	f003 0307 	and.w	r3, r3, #7
 80038c0:	009b      	lsls	r3, r3, #2
 80038c2:	220f      	movs	r2, #15
 80038c4:	fa02 f303 	lsl.w	r3, r2, r3
 80038c8:	43db      	mvns	r3, r3
 80038ca:	69ba      	ldr	r2, [r7, #24]
 80038cc:	4013      	ands	r3, r2
 80038ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	691a      	ldr	r2, [r3, #16]
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	f003 0307 	and.w	r3, r3, #7
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	69ba      	ldr	r2, [r7, #24]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	08da      	lsrs	r2, r3, #3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	3208      	adds	r2, #8
 80038ee:	69b9      	ldr	r1, [r7, #24]
 80038f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	005b      	lsls	r3, r3, #1
 80038fe:	2203      	movs	r2, #3
 8003900:	fa02 f303 	lsl.w	r3, r2, r3
 8003904:	43db      	mvns	r3, r3
 8003906:	69ba      	ldr	r2, [r7, #24]
 8003908:	4013      	ands	r3, r2
 800390a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	f003 0203 	and.w	r2, r3, #3
 8003914:	69fb      	ldr	r3, [r7, #28]
 8003916:	005b      	lsls	r3, r3, #1
 8003918:	fa02 f303 	lsl.w	r3, r2, r3
 800391c:	69ba      	ldr	r2, [r7, #24]
 800391e:	4313      	orrs	r3, r2
 8003920:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	69ba      	ldr	r2, [r7, #24]
 8003926:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003930:	2b00      	cmp	r3, #0
 8003932:	f000 80b4 	beq.w	8003a9e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003936:	2300      	movs	r3, #0
 8003938:	60fb      	str	r3, [r7, #12]
 800393a:	4b60      	ldr	r3, [pc, #384]	; (8003abc <HAL_GPIO_Init+0x30c>)
 800393c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800393e:	4a5f      	ldr	r2, [pc, #380]	; (8003abc <HAL_GPIO_Init+0x30c>)
 8003940:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003944:	6453      	str	r3, [r2, #68]	; 0x44
 8003946:	4b5d      	ldr	r3, [pc, #372]	; (8003abc <HAL_GPIO_Init+0x30c>)
 8003948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800394a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800394e:	60fb      	str	r3, [r7, #12]
 8003950:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003952:	4a5b      	ldr	r2, [pc, #364]	; (8003ac0 <HAL_GPIO_Init+0x310>)
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	089b      	lsrs	r3, r3, #2
 8003958:	3302      	adds	r3, #2
 800395a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800395e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	f003 0303 	and.w	r3, r3, #3
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	220f      	movs	r2, #15
 800396a:	fa02 f303 	lsl.w	r3, r2, r3
 800396e:	43db      	mvns	r3, r3
 8003970:	69ba      	ldr	r2, [r7, #24]
 8003972:	4013      	ands	r3, r2
 8003974:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4a52      	ldr	r2, [pc, #328]	; (8003ac4 <HAL_GPIO_Init+0x314>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d02b      	beq.n	80039d6 <HAL_GPIO_Init+0x226>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a51      	ldr	r2, [pc, #324]	; (8003ac8 <HAL_GPIO_Init+0x318>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d025      	beq.n	80039d2 <HAL_GPIO_Init+0x222>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a50      	ldr	r2, [pc, #320]	; (8003acc <HAL_GPIO_Init+0x31c>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d01f      	beq.n	80039ce <HAL_GPIO_Init+0x21e>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a4f      	ldr	r2, [pc, #316]	; (8003ad0 <HAL_GPIO_Init+0x320>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d019      	beq.n	80039ca <HAL_GPIO_Init+0x21a>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a4e      	ldr	r2, [pc, #312]	; (8003ad4 <HAL_GPIO_Init+0x324>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d013      	beq.n	80039c6 <HAL_GPIO_Init+0x216>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a4d      	ldr	r2, [pc, #308]	; (8003ad8 <HAL_GPIO_Init+0x328>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d00d      	beq.n	80039c2 <HAL_GPIO_Init+0x212>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	4a4c      	ldr	r2, [pc, #304]	; (8003adc <HAL_GPIO_Init+0x32c>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d007      	beq.n	80039be <HAL_GPIO_Init+0x20e>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4a4b      	ldr	r2, [pc, #300]	; (8003ae0 <HAL_GPIO_Init+0x330>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d101      	bne.n	80039ba <HAL_GPIO_Init+0x20a>
 80039b6:	2307      	movs	r3, #7
 80039b8:	e00e      	b.n	80039d8 <HAL_GPIO_Init+0x228>
 80039ba:	2308      	movs	r3, #8
 80039bc:	e00c      	b.n	80039d8 <HAL_GPIO_Init+0x228>
 80039be:	2306      	movs	r3, #6
 80039c0:	e00a      	b.n	80039d8 <HAL_GPIO_Init+0x228>
 80039c2:	2305      	movs	r3, #5
 80039c4:	e008      	b.n	80039d8 <HAL_GPIO_Init+0x228>
 80039c6:	2304      	movs	r3, #4
 80039c8:	e006      	b.n	80039d8 <HAL_GPIO_Init+0x228>
 80039ca:	2303      	movs	r3, #3
 80039cc:	e004      	b.n	80039d8 <HAL_GPIO_Init+0x228>
 80039ce:	2302      	movs	r3, #2
 80039d0:	e002      	b.n	80039d8 <HAL_GPIO_Init+0x228>
 80039d2:	2301      	movs	r3, #1
 80039d4:	e000      	b.n	80039d8 <HAL_GPIO_Init+0x228>
 80039d6:	2300      	movs	r3, #0
 80039d8:	69fa      	ldr	r2, [r7, #28]
 80039da:	f002 0203 	and.w	r2, r2, #3
 80039de:	0092      	lsls	r2, r2, #2
 80039e0:	4093      	lsls	r3, r2
 80039e2:	69ba      	ldr	r2, [r7, #24]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039e8:	4935      	ldr	r1, [pc, #212]	; (8003ac0 <HAL_GPIO_Init+0x310>)
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	089b      	lsrs	r3, r3, #2
 80039ee:	3302      	adds	r3, #2
 80039f0:	69ba      	ldr	r2, [r7, #24]
 80039f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039f6:	4b3b      	ldr	r3, [pc, #236]	; (8003ae4 <HAL_GPIO_Init+0x334>)
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	43db      	mvns	r3, r3
 8003a00:	69ba      	ldr	r2, [r7, #24]
 8003a02:	4013      	ands	r3, r2
 8003a04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d003      	beq.n	8003a1a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003a12:	69ba      	ldr	r2, [r7, #24]
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a1a:	4a32      	ldr	r2, [pc, #200]	; (8003ae4 <HAL_GPIO_Init+0x334>)
 8003a1c:	69bb      	ldr	r3, [r7, #24]
 8003a1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a20:	4b30      	ldr	r3, [pc, #192]	; (8003ae4 <HAL_GPIO_Init+0x334>)
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	43db      	mvns	r3, r3
 8003a2a:	69ba      	ldr	r2, [r7, #24]
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d003      	beq.n	8003a44 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003a3c:	69ba      	ldr	r2, [r7, #24]
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	4313      	orrs	r3, r2
 8003a42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a44:	4a27      	ldr	r2, [pc, #156]	; (8003ae4 <HAL_GPIO_Init+0x334>)
 8003a46:	69bb      	ldr	r3, [r7, #24]
 8003a48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a4a:	4b26      	ldr	r3, [pc, #152]	; (8003ae4 <HAL_GPIO_Init+0x334>)
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	43db      	mvns	r3, r3
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	4013      	ands	r3, r2
 8003a58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d003      	beq.n	8003a6e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003a66:	69ba      	ldr	r2, [r7, #24]
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a6e:	4a1d      	ldr	r2, [pc, #116]	; (8003ae4 <HAL_GPIO_Init+0x334>)
 8003a70:	69bb      	ldr	r3, [r7, #24]
 8003a72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a74:	4b1b      	ldr	r3, [pc, #108]	; (8003ae4 <HAL_GPIO_Init+0x334>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	43db      	mvns	r3, r3
 8003a7e:	69ba      	ldr	r2, [r7, #24]
 8003a80:	4013      	ands	r3, r2
 8003a82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d003      	beq.n	8003a98 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003a90:	69ba      	ldr	r2, [r7, #24]
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	4313      	orrs	r3, r2
 8003a96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a98:	4a12      	ldr	r2, [pc, #72]	; (8003ae4 <HAL_GPIO_Init+0x334>)
 8003a9a:	69bb      	ldr	r3, [r7, #24]
 8003a9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	61fb      	str	r3, [r7, #28]
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	2b0f      	cmp	r3, #15
 8003aa8:	f67f ae90 	bls.w	80037cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003aac:	bf00      	nop
 8003aae:	bf00      	nop
 8003ab0:	3724      	adds	r7, #36	; 0x24
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr
 8003aba:	bf00      	nop
 8003abc:	40023800 	.word	0x40023800
 8003ac0:	40013800 	.word	0x40013800
 8003ac4:	40020000 	.word	0x40020000
 8003ac8:	40020400 	.word	0x40020400
 8003acc:	40020800 	.word	0x40020800
 8003ad0:	40020c00 	.word	0x40020c00
 8003ad4:	40021000 	.word	0x40021000
 8003ad8:	40021400 	.word	0x40021400
 8003adc:	40021800 	.word	0x40021800
 8003ae0:	40021c00 	.word	0x40021c00
 8003ae4:	40013c00 	.word	0x40013c00

08003ae8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	460b      	mov	r3, r1
 8003af2:	807b      	strh	r3, [r7, #2]
 8003af4:	4613      	mov	r3, r2
 8003af6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003af8:	787b      	ldrb	r3, [r7, #1]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d003      	beq.n	8003b06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003afe:	887a      	ldrh	r2, [r7, #2]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b04:	e003      	b.n	8003b0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b06:	887b      	ldrh	r3, [r7, #2]
 8003b08:	041a      	lsls	r2, r3, #16
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	619a      	str	r2, [r3, #24]
}
 8003b0e:	bf00      	nop
 8003b10:	370c      	adds	r7, #12
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr
	...

08003b1c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	4603      	mov	r3, r0
 8003b24:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003b26:	4b08      	ldr	r3, [pc, #32]	; (8003b48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b28:	695a      	ldr	r2, [r3, #20]
 8003b2a:	88fb      	ldrh	r3, [r7, #6]
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d006      	beq.n	8003b40 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b32:	4a05      	ldr	r2, [pc, #20]	; (8003b48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b34:	88fb      	ldrh	r3, [r7, #6]
 8003b36:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003b38:	88fb      	ldrh	r3, [r7, #6]
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7fd fcde 	bl	80014fc <HAL_GPIO_EXTI_Callback>
  }
}
 8003b40:	bf00      	nop
 8003b42:	3708      	adds	r7, #8
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	40013c00 	.word	0x40013c00

08003b4c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003b4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b4e:	b08f      	sub	sp, #60	; 0x3c
 8003b50:	af0a      	add	r7, sp, #40	; 0x28
 8003b52:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d101      	bne.n	8003b5e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e10f      	b.n	8003d7e <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d106      	bne.n	8003b7e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	f006 ff8b 	bl	800aa94 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2203      	movs	r2, #3
 8003b82:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d102      	bne.n	8003b98 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f003 fa72 	bl	8007086 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	603b      	str	r3, [r7, #0]
 8003ba8:	687e      	ldr	r6, [r7, #4]
 8003baa:	466d      	mov	r5, sp
 8003bac:	f106 0410 	add.w	r4, r6, #16
 8003bb0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003bb2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003bb4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003bb6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003bb8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003bbc:	e885 0003 	stmia.w	r5, {r0, r1}
 8003bc0:	1d33      	adds	r3, r6, #4
 8003bc2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003bc4:	6838      	ldr	r0, [r7, #0]
 8003bc6:	f003 f949 	bl	8006e5c <USB_CoreInit>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d005      	beq.n	8003bdc <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2202      	movs	r2, #2
 8003bd4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e0d0      	b.n	8003d7e <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	2100      	movs	r1, #0
 8003be2:	4618      	mov	r0, r3
 8003be4:	f003 fa60 	bl	80070a8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003be8:	2300      	movs	r3, #0
 8003bea:	73fb      	strb	r3, [r7, #15]
 8003bec:	e04a      	b.n	8003c84 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003bee:	7bfa      	ldrb	r2, [r7, #15]
 8003bf0:	6879      	ldr	r1, [r7, #4]
 8003bf2:	4613      	mov	r3, r2
 8003bf4:	00db      	lsls	r3, r3, #3
 8003bf6:	4413      	add	r3, r2
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	440b      	add	r3, r1
 8003bfc:	333d      	adds	r3, #61	; 0x3d
 8003bfe:	2201      	movs	r2, #1
 8003c00:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003c02:	7bfa      	ldrb	r2, [r7, #15]
 8003c04:	6879      	ldr	r1, [r7, #4]
 8003c06:	4613      	mov	r3, r2
 8003c08:	00db      	lsls	r3, r3, #3
 8003c0a:	4413      	add	r3, r2
 8003c0c:	009b      	lsls	r3, r3, #2
 8003c0e:	440b      	add	r3, r1
 8003c10:	333c      	adds	r3, #60	; 0x3c
 8003c12:	7bfa      	ldrb	r2, [r7, #15]
 8003c14:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003c16:	7bfa      	ldrb	r2, [r7, #15]
 8003c18:	7bfb      	ldrb	r3, [r7, #15]
 8003c1a:	b298      	uxth	r0, r3
 8003c1c:	6879      	ldr	r1, [r7, #4]
 8003c1e:	4613      	mov	r3, r2
 8003c20:	00db      	lsls	r3, r3, #3
 8003c22:	4413      	add	r3, r2
 8003c24:	009b      	lsls	r3, r3, #2
 8003c26:	440b      	add	r3, r1
 8003c28:	3344      	adds	r3, #68	; 0x44
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003c2e:	7bfa      	ldrb	r2, [r7, #15]
 8003c30:	6879      	ldr	r1, [r7, #4]
 8003c32:	4613      	mov	r3, r2
 8003c34:	00db      	lsls	r3, r3, #3
 8003c36:	4413      	add	r3, r2
 8003c38:	009b      	lsls	r3, r3, #2
 8003c3a:	440b      	add	r3, r1
 8003c3c:	3340      	adds	r3, #64	; 0x40
 8003c3e:	2200      	movs	r2, #0
 8003c40:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003c42:	7bfa      	ldrb	r2, [r7, #15]
 8003c44:	6879      	ldr	r1, [r7, #4]
 8003c46:	4613      	mov	r3, r2
 8003c48:	00db      	lsls	r3, r3, #3
 8003c4a:	4413      	add	r3, r2
 8003c4c:	009b      	lsls	r3, r3, #2
 8003c4e:	440b      	add	r3, r1
 8003c50:	3348      	adds	r3, #72	; 0x48
 8003c52:	2200      	movs	r2, #0
 8003c54:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003c56:	7bfa      	ldrb	r2, [r7, #15]
 8003c58:	6879      	ldr	r1, [r7, #4]
 8003c5a:	4613      	mov	r3, r2
 8003c5c:	00db      	lsls	r3, r3, #3
 8003c5e:	4413      	add	r3, r2
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	440b      	add	r3, r1
 8003c64:	334c      	adds	r3, #76	; 0x4c
 8003c66:	2200      	movs	r2, #0
 8003c68:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003c6a:	7bfa      	ldrb	r2, [r7, #15]
 8003c6c:	6879      	ldr	r1, [r7, #4]
 8003c6e:	4613      	mov	r3, r2
 8003c70:	00db      	lsls	r3, r3, #3
 8003c72:	4413      	add	r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	440b      	add	r3, r1
 8003c78:	3354      	adds	r3, #84	; 0x54
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c7e:	7bfb      	ldrb	r3, [r7, #15]
 8003c80:	3301      	adds	r3, #1
 8003c82:	73fb      	strb	r3, [r7, #15]
 8003c84:	7bfa      	ldrb	r2, [r7, #15]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d3af      	bcc.n	8003bee <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c8e:	2300      	movs	r3, #0
 8003c90:	73fb      	strb	r3, [r7, #15]
 8003c92:	e044      	b.n	8003d1e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003c94:	7bfa      	ldrb	r2, [r7, #15]
 8003c96:	6879      	ldr	r1, [r7, #4]
 8003c98:	4613      	mov	r3, r2
 8003c9a:	00db      	lsls	r3, r3, #3
 8003c9c:	4413      	add	r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	440b      	add	r3, r1
 8003ca2:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003caa:	7bfa      	ldrb	r2, [r7, #15]
 8003cac:	6879      	ldr	r1, [r7, #4]
 8003cae:	4613      	mov	r3, r2
 8003cb0:	00db      	lsls	r3, r3, #3
 8003cb2:	4413      	add	r3, r2
 8003cb4:	009b      	lsls	r3, r3, #2
 8003cb6:	440b      	add	r3, r1
 8003cb8:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003cbc:	7bfa      	ldrb	r2, [r7, #15]
 8003cbe:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003cc0:	7bfa      	ldrb	r2, [r7, #15]
 8003cc2:	6879      	ldr	r1, [r7, #4]
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	00db      	lsls	r3, r3, #3
 8003cc8:	4413      	add	r3, r2
 8003cca:	009b      	lsls	r3, r3, #2
 8003ccc:	440b      	add	r3, r1
 8003cce:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003cd6:	7bfa      	ldrb	r2, [r7, #15]
 8003cd8:	6879      	ldr	r1, [r7, #4]
 8003cda:	4613      	mov	r3, r2
 8003cdc:	00db      	lsls	r3, r3, #3
 8003cde:	4413      	add	r3, r2
 8003ce0:	009b      	lsls	r3, r3, #2
 8003ce2:	440b      	add	r3, r1
 8003ce4:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003ce8:	2200      	movs	r2, #0
 8003cea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003cec:	7bfa      	ldrb	r2, [r7, #15]
 8003cee:	6879      	ldr	r1, [r7, #4]
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	00db      	lsls	r3, r3, #3
 8003cf4:	4413      	add	r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	440b      	add	r3, r1
 8003cfa:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003cfe:	2200      	movs	r2, #0
 8003d00:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003d02:	7bfa      	ldrb	r2, [r7, #15]
 8003d04:	6879      	ldr	r1, [r7, #4]
 8003d06:	4613      	mov	r3, r2
 8003d08:	00db      	lsls	r3, r3, #3
 8003d0a:	4413      	add	r3, r2
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	440b      	add	r3, r1
 8003d10:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003d14:	2200      	movs	r2, #0
 8003d16:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d18:	7bfb      	ldrb	r3, [r7, #15]
 8003d1a:	3301      	adds	r3, #1
 8003d1c:	73fb      	strb	r3, [r7, #15]
 8003d1e:	7bfa      	ldrb	r2, [r7, #15]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d3b5      	bcc.n	8003c94 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	603b      	str	r3, [r7, #0]
 8003d2e:	687e      	ldr	r6, [r7, #4]
 8003d30:	466d      	mov	r5, sp
 8003d32:	f106 0410 	add.w	r4, r6, #16
 8003d36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d3e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003d42:	e885 0003 	stmia.w	r5, {r0, r1}
 8003d46:	1d33      	adds	r3, r6, #4
 8003d48:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d4a:	6838      	ldr	r0, [r7, #0]
 8003d4c:	f003 f9f8 	bl	8007140 <USB_DevInit>
 8003d50:	4603      	mov	r3, r0
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d005      	beq.n	8003d62 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2202      	movs	r2, #2
 8003d5a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e00d      	b.n	8003d7e <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4618      	mov	r0, r3
 8003d78:	f004 fb47 	bl	800840a <USB_DevDisconnect>

  return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3714      	adds	r7, #20
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003d86 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003d86:	b580      	push	{r7, lr}
 8003d88:	b084      	sub	sp, #16
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d101      	bne.n	8003da2 <HAL_PCD_Start+0x1c>
 8003d9e:	2302      	movs	r3, #2
 8003da0:	e020      	b.n	8003de4 <HAL_PCD_Start+0x5e>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2201      	movs	r2, #1
 8003da6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d109      	bne.n	8003dc6 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d005      	beq.n	8003dc6 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dbe:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f003 f94a 	bl	8007064 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f004 faf7 	bl	80083c8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003de2:	2300      	movs	r3, #0
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3710      	adds	r7, #16
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}

08003dec <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003dec:	b590      	push	{r4, r7, lr}
 8003dee:	b08d      	sub	sp, #52	; 0x34
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003dfa:	6a3b      	ldr	r3, [r7, #32]
 8003dfc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4618      	mov	r0, r3
 8003e04:	f004 fbb5 	bl	8008572 <USB_GetMode>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	f040 848a 	bne.w	8004724 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4618      	mov	r0, r3
 8003e16:	f004 fb19 	bl	800844c <USB_ReadInterrupts>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	f000 8480 	beq.w	8004722 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	0a1b      	lsrs	r3, r3, #8
 8003e2c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f004 fb06 	bl	800844c <USB_ReadInterrupts>
 8003e40:	4603      	mov	r3, r0
 8003e42:	f003 0302 	and.w	r3, r3, #2
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d107      	bne.n	8003e5a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	695a      	ldr	r2, [r3, #20]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f002 0202 	and.w	r2, r2, #2
 8003e58:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f004 faf4 	bl	800844c <USB_ReadInterrupts>
 8003e64:	4603      	mov	r3, r0
 8003e66:	f003 0310 	and.w	r3, r3, #16
 8003e6a:	2b10      	cmp	r3, #16
 8003e6c:	d161      	bne.n	8003f32 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	699a      	ldr	r2, [r3, #24]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f022 0210 	bic.w	r2, r2, #16
 8003e7c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003e7e:	6a3b      	ldr	r3, [r7, #32]
 8003e80:	6a1b      	ldr	r3, [r3, #32]
 8003e82:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003e84:	69bb      	ldr	r3, [r7, #24]
 8003e86:	f003 020f 	and.w	r2, r3, #15
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	00db      	lsls	r3, r3, #3
 8003e8e:	4413      	add	r3, r2
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	4413      	add	r3, r2
 8003e9a:	3304      	adds	r3, #4
 8003e9c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003e9e:	69bb      	ldr	r3, [r7, #24]
 8003ea0:	0c5b      	lsrs	r3, r3, #17
 8003ea2:	f003 030f 	and.w	r3, r3, #15
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	d124      	bne.n	8003ef4 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003eaa:	69ba      	ldr	r2, [r7, #24]
 8003eac:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d035      	beq.n	8003f22 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003eba:	69bb      	ldr	r3, [r7, #24]
 8003ebc:	091b      	lsrs	r3, r3, #4
 8003ebe:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003ec0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	461a      	mov	r2, r3
 8003ec8:	6a38      	ldr	r0, [r7, #32]
 8003eca:	f004 f92b 	bl	8008124 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	691a      	ldr	r2, [r3, #16]
 8003ed2:	69bb      	ldr	r3, [r7, #24]
 8003ed4:	091b      	lsrs	r3, r3, #4
 8003ed6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003eda:	441a      	add	r2, r3
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	6a1a      	ldr	r2, [r3, #32]
 8003ee4:	69bb      	ldr	r3, [r7, #24]
 8003ee6:	091b      	lsrs	r3, r3, #4
 8003ee8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003eec:	441a      	add	r2, r3
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	621a      	str	r2, [r3, #32]
 8003ef2:	e016      	b.n	8003f22 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	0c5b      	lsrs	r3, r3, #17
 8003ef8:	f003 030f 	and.w	r3, r3, #15
 8003efc:	2b06      	cmp	r3, #6
 8003efe:	d110      	bne.n	8003f22 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003f06:	2208      	movs	r2, #8
 8003f08:	4619      	mov	r1, r3
 8003f0a:	6a38      	ldr	r0, [r7, #32]
 8003f0c:	f004 f90a 	bl	8008124 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	6a1a      	ldr	r2, [r3, #32]
 8003f14:	69bb      	ldr	r3, [r7, #24]
 8003f16:	091b      	lsrs	r3, r3, #4
 8003f18:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f1c:	441a      	add	r2, r3
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	699a      	ldr	r2, [r3, #24]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f042 0210 	orr.w	r2, r2, #16
 8003f30:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4618      	mov	r0, r3
 8003f38:	f004 fa88 	bl	800844c <USB_ReadInterrupts>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f42:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003f46:	f040 80a7 	bne.w	8004098 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4618      	mov	r0, r3
 8003f54:	f004 fa8d 	bl	8008472 <USB_ReadDevAllOutEpInterrupt>
 8003f58:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003f5a:	e099      	b.n	8004090 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003f5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f5e:	f003 0301 	and.w	r3, r3, #1
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	f000 808e 	beq.w	8004084 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f6e:	b2d2      	uxtb	r2, r2
 8003f70:	4611      	mov	r1, r2
 8003f72:	4618      	mov	r0, r3
 8003f74:	f004 fab1 	bl	80084da <USB_ReadDevOutEPInterrupt>
 8003f78:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	f003 0301 	and.w	r3, r3, #1
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d00c      	beq.n	8003f9e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f86:	015a      	lsls	r2, r3, #5
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	4413      	add	r3, r2
 8003f8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f90:	461a      	mov	r2, r3
 8003f92:	2301      	movs	r3, #1
 8003f94:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003f96:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f000 fec3 	bl	8004d24 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	f003 0308 	and.w	r3, r3, #8
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d00c      	beq.n	8003fc2 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003faa:	015a      	lsls	r2, r3, #5
 8003fac:	69fb      	ldr	r3, [r7, #28]
 8003fae:	4413      	add	r3, r2
 8003fb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	2308      	movs	r3, #8
 8003fb8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003fba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f000 ff99 	bl	8004ef4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	f003 0310 	and.w	r3, r3, #16
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d008      	beq.n	8003fde <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fce:	015a      	lsls	r2, r3, #5
 8003fd0:	69fb      	ldr	r3, [r7, #28]
 8003fd2:	4413      	add	r3, r2
 8003fd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003fd8:	461a      	mov	r2, r3
 8003fda:	2310      	movs	r3, #16
 8003fdc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	f003 0302 	and.w	r3, r3, #2
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d030      	beq.n	800404a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003fe8:	6a3b      	ldr	r3, [r7, #32]
 8003fea:	695b      	ldr	r3, [r3, #20]
 8003fec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ff0:	2b80      	cmp	r3, #128	; 0x80
 8003ff2:	d109      	bne.n	8004008 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	69fa      	ldr	r2, [r7, #28]
 8003ffe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004002:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004006:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004008:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800400a:	4613      	mov	r3, r2
 800400c:	00db      	lsls	r3, r3, #3
 800400e:	4413      	add	r3, r2
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	4413      	add	r3, r2
 800401a:	3304      	adds	r3, #4
 800401c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	78db      	ldrb	r3, [r3, #3]
 8004022:	2b01      	cmp	r3, #1
 8004024:	d108      	bne.n	8004038 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	2200      	movs	r2, #0
 800402a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800402c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800402e:	b2db      	uxtb	r3, r3
 8004030:	4619      	mov	r1, r3
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f006 fe34 	bl	800aca0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800403a:	015a      	lsls	r2, r3, #5
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	4413      	add	r3, r2
 8004040:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004044:	461a      	mov	r2, r3
 8004046:	2302      	movs	r3, #2
 8004048:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	f003 0320 	and.w	r3, r3, #32
 8004050:	2b00      	cmp	r3, #0
 8004052:	d008      	beq.n	8004066 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004056:	015a      	lsls	r2, r3, #5
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	4413      	add	r3, r2
 800405c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004060:	461a      	mov	r2, r3
 8004062:	2320      	movs	r3, #32
 8004064:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800406c:	2b00      	cmp	r3, #0
 800406e:	d009      	beq.n	8004084 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004072:	015a      	lsls	r2, r3, #5
 8004074:	69fb      	ldr	r3, [r7, #28]
 8004076:	4413      	add	r3, r2
 8004078:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800407c:	461a      	mov	r2, r3
 800407e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004082:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004086:	3301      	adds	r3, #1
 8004088:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800408a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800408c:	085b      	lsrs	r3, r3, #1
 800408e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004092:	2b00      	cmp	r3, #0
 8004094:	f47f af62 	bne.w	8003f5c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4618      	mov	r0, r3
 800409e:	f004 f9d5 	bl	800844c <USB_ReadInterrupts>
 80040a2:	4603      	mov	r3, r0
 80040a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80040a8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80040ac:	f040 80db 	bne.w	8004266 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4618      	mov	r0, r3
 80040b6:	f004 f9f6 	bl	80084a6 <USB_ReadDevAllInEpInterrupt>
 80040ba:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80040bc:	2300      	movs	r3, #0
 80040be:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80040c0:	e0cd      	b.n	800425e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80040c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040c4:	f003 0301 	and.w	r3, r3, #1
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	f000 80c2 	beq.w	8004252 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040d4:	b2d2      	uxtb	r2, r2
 80040d6:	4611      	mov	r1, r2
 80040d8:	4618      	mov	r0, r3
 80040da:	f004 fa1c 	bl	8008516 <USB_ReadDevInEPInterrupt>
 80040de:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	f003 0301 	and.w	r3, r3, #1
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d057      	beq.n	800419a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80040ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ec:	f003 030f 	and.w	r3, r3, #15
 80040f0:	2201      	movs	r2, #1
 80040f2:	fa02 f303 	lsl.w	r3, r2, r3
 80040f6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	43db      	mvns	r3, r3
 8004104:	69f9      	ldr	r1, [r7, #28]
 8004106:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800410a:	4013      	ands	r3, r2
 800410c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800410e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004110:	015a      	lsls	r2, r3, #5
 8004112:	69fb      	ldr	r3, [r7, #28]
 8004114:	4413      	add	r3, r2
 8004116:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800411a:	461a      	mov	r2, r3
 800411c:	2301      	movs	r3, #1
 800411e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	691b      	ldr	r3, [r3, #16]
 8004124:	2b01      	cmp	r3, #1
 8004126:	d132      	bne.n	800418e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004128:	6879      	ldr	r1, [r7, #4]
 800412a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800412c:	4613      	mov	r3, r2
 800412e:	00db      	lsls	r3, r3, #3
 8004130:	4413      	add	r3, r2
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	440b      	add	r3, r1
 8004136:	334c      	adds	r3, #76	; 0x4c
 8004138:	6819      	ldr	r1, [r3, #0]
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800413e:	4613      	mov	r3, r2
 8004140:	00db      	lsls	r3, r3, #3
 8004142:	4413      	add	r3, r2
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	4403      	add	r3, r0
 8004148:	3348      	adds	r3, #72	; 0x48
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4419      	add	r1, r3
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004152:	4613      	mov	r3, r2
 8004154:	00db      	lsls	r3, r3, #3
 8004156:	4413      	add	r3, r2
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	4403      	add	r3, r0
 800415c:	334c      	adds	r3, #76	; 0x4c
 800415e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004162:	2b00      	cmp	r3, #0
 8004164:	d113      	bne.n	800418e <HAL_PCD_IRQHandler+0x3a2>
 8004166:	6879      	ldr	r1, [r7, #4]
 8004168:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800416a:	4613      	mov	r3, r2
 800416c:	00db      	lsls	r3, r3, #3
 800416e:	4413      	add	r3, r2
 8004170:	009b      	lsls	r3, r3, #2
 8004172:	440b      	add	r3, r1
 8004174:	3354      	adds	r3, #84	; 0x54
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d108      	bne.n	800418e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6818      	ldr	r0, [r3, #0]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004186:	461a      	mov	r2, r3
 8004188:	2101      	movs	r1, #1
 800418a:	f004 fa23 	bl	80085d4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800418e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004190:	b2db      	uxtb	r3, r3
 8004192:	4619      	mov	r1, r3
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	f006 fcfe 	bl	800ab96 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	f003 0308 	and.w	r3, r3, #8
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d008      	beq.n	80041b6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80041a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a6:	015a      	lsls	r2, r3, #5
 80041a8:	69fb      	ldr	r3, [r7, #28]
 80041aa:	4413      	add	r3, r2
 80041ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80041b0:	461a      	mov	r2, r3
 80041b2:	2308      	movs	r3, #8
 80041b4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	f003 0310 	and.w	r3, r3, #16
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d008      	beq.n	80041d2 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80041c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041c2:	015a      	lsls	r2, r3, #5
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	4413      	add	r3, r2
 80041c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80041cc:	461a      	mov	r2, r3
 80041ce:	2310      	movs	r3, #16
 80041d0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d008      	beq.n	80041ee <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80041dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041de:	015a      	lsls	r2, r3, #5
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	4413      	add	r3, r2
 80041e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80041e8:	461a      	mov	r2, r3
 80041ea:	2340      	movs	r3, #64	; 0x40
 80041ec:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	f003 0302 	and.w	r3, r3, #2
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d023      	beq.n	8004240 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80041f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80041fa:	6a38      	ldr	r0, [r7, #32]
 80041fc:	f003 f904 	bl	8007408 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004200:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004202:	4613      	mov	r3, r2
 8004204:	00db      	lsls	r3, r3, #3
 8004206:	4413      	add	r3, r2
 8004208:	009b      	lsls	r3, r3, #2
 800420a:	3338      	adds	r3, #56	; 0x38
 800420c:	687a      	ldr	r2, [r7, #4]
 800420e:	4413      	add	r3, r2
 8004210:	3304      	adds	r3, #4
 8004212:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	78db      	ldrb	r3, [r3, #3]
 8004218:	2b01      	cmp	r3, #1
 800421a:	d108      	bne.n	800422e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	2200      	movs	r2, #0
 8004220:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004224:	b2db      	uxtb	r3, r3
 8004226:	4619      	mov	r1, r3
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f006 fd4b 	bl	800acc4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800422e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004230:	015a      	lsls	r2, r3, #5
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	4413      	add	r3, r2
 8004236:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800423a:	461a      	mov	r2, r3
 800423c:	2302      	movs	r3, #2
 800423e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004246:	2b00      	cmp	r3, #0
 8004248:	d003      	beq.n	8004252 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800424a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f000 fcdb 	bl	8004c08 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004254:	3301      	adds	r3, #1
 8004256:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800425a:	085b      	lsrs	r3, r3, #1
 800425c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800425e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004260:	2b00      	cmp	r3, #0
 8004262:	f47f af2e 	bne.w	80040c2 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4618      	mov	r0, r3
 800426c:	f004 f8ee 	bl	800844c <USB_ReadInterrupts>
 8004270:	4603      	mov	r3, r0
 8004272:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004276:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800427a:	d122      	bne.n	80042c2 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800427c:	69fb      	ldr	r3, [r7, #28]
 800427e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	69fa      	ldr	r2, [r7, #28]
 8004286:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800428a:	f023 0301 	bic.w	r3, r3, #1
 800428e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8004296:	2b01      	cmp	r3, #1
 8004298:	d108      	bne.n	80042ac <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2200      	movs	r2, #0
 800429e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80042a2:	2100      	movs	r1, #0
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f000 fec3 	bl	8005030 <HAL_PCDEx_LPM_Callback>
 80042aa:	e002      	b.n	80042b2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f006 fce9 	bl	800ac84 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	695a      	ldr	r2, [r3, #20]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80042c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4618      	mov	r0, r3
 80042c8:	f004 f8c0 	bl	800844c <USB_ReadInterrupts>
 80042cc:	4603      	mov	r3, r0
 80042ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042d6:	d112      	bne.n	80042fe <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80042d8:	69fb      	ldr	r3, [r7, #28]
 80042da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	f003 0301 	and.w	r3, r3, #1
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d102      	bne.n	80042ee <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f006 fca5 	bl	800ac38 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	695a      	ldr	r2, [r3, #20]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80042fc:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4618      	mov	r0, r3
 8004304:	f004 f8a2 	bl	800844c <USB_ReadInterrupts>
 8004308:	4603      	mov	r3, r0
 800430a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800430e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004312:	f040 80b7 	bne.w	8004484 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	69fa      	ldr	r2, [r7, #28]
 8004320:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004324:	f023 0301 	bic.w	r3, r3, #1
 8004328:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	2110      	movs	r1, #16
 8004330:	4618      	mov	r0, r3
 8004332:	f003 f869 	bl	8007408 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004336:	2300      	movs	r3, #0
 8004338:	62fb      	str	r3, [r7, #44]	; 0x2c
 800433a:	e046      	b.n	80043ca <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800433c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800433e:	015a      	lsls	r2, r3, #5
 8004340:	69fb      	ldr	r3, [r7, #28]
 8004342:	4413      	add	r3, r2
 8004344:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004348:	461a      	mov	r2, r3
 800434a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800434e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004352:	015a      	lsls	r2, r3, #5
 8004354:	69fb      	ldr	r3, [r7, #28]
 8004356:	4413      	add	r3, r2
 8004358:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004360:	0151      	lsls	r1, r2, #5
 8004362:	69fa      	ldr	r2, [r7, #28]
 8004364:	440a      	add	r2, r1
 8004366:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800436a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800436e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004372:	015a      	lsls	r2, r3, #5
 8004374:	69fb      	ldr	r3, [r7, #28]
 8004376:	4413      	add	r3, r2
 8004378:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800437c:	461a      	mov	r2, r3
 800437e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004382:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004384:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004386:	015a      	lsls	r2, r3, #5
 8004388:	69fb      	ldr	r3, [r7, #28]
 800438a:	4413      	add	r3, r2
 800438c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004394:	0151      	lsls	r1, r2, #5
 8004396:	69fa      	ldr	r2, [r7, #28]
 8004398:	440a      	add	r2, r1
 800439a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800439e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80043a2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80043a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043a6:	015a      	lsls	r2, r3, #5
 80043a8:	69fb      	ldr	r3, [r7, #28]
 80043aa:	4413      	add	r3, r2
 80043ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80043b4:	0151      	lsls	r1, r2, #5
 80043b6:	69fa      	ldr	r2, [r7, #28]
 80043b8:	440a      	add	r2, r1
 80043ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80043be:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80043c2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043c6:	3301      	adds	r3, #1
 80043c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d3b3      	bcc.n	800433c <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80043d4:	69fb      	ldr	r3, [r7, #28]
 80043d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043da:	69db      	ldr	r3, [r3, #28]
 80043dc:	69fa      	ldr	r2, [r7, #28]
 80043de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80043e2:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80043e6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d016      	beq.n	800441e <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043fa:	69fa      	ldr	r2, [r7, #28]
 80043fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004400:	f043 030b 	orr.w	r3, r3, #11
 8004404:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004408:	69fb      	ldr	r3, [r7, #28]
 800440a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800440e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004410:	69fa      	ldr	r2, [r7, #28]
 8004412:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004416:	f043 030b 	orr.w	r3, r3, #11
 800441a:	6453      	str	r3, [r2, #68]	; 0x44
 800441c:	e015      	b.n	800444a <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800441e:	69fb      	ldr	r3, [r7, #28]
 8004420:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004424:	695b      	ldr	r3, [r3, #20]
 8004426:	69fa      	ldr	r2, [r7, #28]
 8004428:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800442c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004430:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004434:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004436:	69fb      	ldr	r3, [r7, #28]
 8004438:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800443c:	691b      	ldr	r3, [r3, #16]
 800443e:	69fa      	ldr	r2, [r7, #28]
 8004440:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004444:	f043 030b 	orr.w	r3, r3, #11
 8004448:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	69fa      	ldr	r2, [r7, #28]
 8004454:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004458:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800445c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6818      	ldr	r0, [r3, #0]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	691b      	ldr	r3, [r3, #16]
 8004466:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800446e:	461a      	mov	r2, r3
 8004470:	f004 f8b0 	bl	80085d4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	695a      	ldr	r2, [r3, #20]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004482:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4618      	mov	r0, r3
 800448a:	f003 ffdf 	bl	800844c <USB_ReadInterrupts>
 800448e:	4603      	mov	r3, r0
 8004490:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004494:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004498:	d124      	bne.n	80044e4 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4618      	mov	r0, r3
 80044a0:	f004 f875 	bl	800858e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4618      	mov	r0, r3
 80044aa:	f003 f82a 	bl	8007502 <USB_GetDevSpeed>
 80044ae:	4603      	mov	r3, r0
 80044b0:	461a      	mov	r2, r3
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681c      	ldr	r4, [r3, #0]
 80044ba:	f001 fa41 	bl	8005940 <HAL_RCC_GetHCLKFreq>
 80044be:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	461a      	mov	r2, r3
 80044c8:	4620      	mov	r0, r4
 80044ca:	f002 fd29 	bl	8006f20 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f006 fb89 	bl	800abe6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	695a      	ldr	r2, [r3, #20]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80044e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4618      	mov	r0, r3
 80044ea:	f003 ffaf 	bl	800844c <USB_ReadInterrupts>
 80044ee:	4603      	mov	r3, r0
 80044f0:	f003 0308 	and.w	r3, r3, #8
 80044f4:	2b08      	cmp	r3, #8
 80044f6:	d10a      	bne.n	800450e <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	f006 fb66 	bl	800abca <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	695a      	ldr	r2, [r3, #20]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f002 0208 	and.w	r2, r2, #8
 800450c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4618      	mov	r0, r3
 8004514:	f003 ff9a 	bl	800844c <USB_ReadInterrupts>
 8004518:	4603      	mov	r3, r0
 800451a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800451e:	2b80      	cmp	r3, #128	; 0x80
 8004520:	d122      	bne.n	8004568 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004522:	6a3b      	ldr	r3, [r7, #32]
 8004524:	699b      	ldr	r3, [r3, #24]
 8004526:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800452a:	6a3b      	ldr	r3, [r7, #32]
 800452c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800452e:	2301      	movs	r3, #1
 8004530:	627b      	str	r3, [r7, #36]	; 0x24
 8004532:	e014      	b.n	800455e <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004534:	6879      	ldr	r1, [r7, #4]
 8004536:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004538:	4613      	mov	r3, r2
 800453a:	00db      	lsls	r3, r3, #3
 800453c:	4413      	add	r3, r2
 800453e:	009b      	lsls	r3, r3, #2
 8004540:	440b      	add	r3, r1
 8004542:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	2b01      	cmp	r3, #1
 800454a:	d105      	bne.n	8004558 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800454c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800454e:	b2db      	uxtb	r3, r3
 8004550:	4619      	mov	r1, r3
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 fb27 	bl	8004ba6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455a:	3301      	adds	r3, #1
 800455c:	627b      	str	r3, [r7, #36]	; 0x24
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004564:	429a      	cmp	r2, r3
 8004566:	d3e5      	bcc.n	8004534 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4618      	mov	r0, r3
 800456e:	f003 ff6d 	bl	800844c <USB_ReadInterrupts>
 8004572:	4603      	mov	r3, r0
 8004574:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004578:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800457c:	d13b      	bne.n	80045f6 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800457e:	2301      	movs	r3, #1
 8004580:	627b      	str	r3, [r7, #36]	; 0x24
 8004582:	e02b      	b.n	80045dc <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004586:	015a      	lsls	r2, r3, #5
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	4413      	add	r3, r2
 800458c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004594:	6879      	ldr	r1, [r7, #4]
 8004596:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004598:	4613      	mov	r3, r2
 800459a:	00db      	lsls	r3, r3, #3
 800459c:	4413      	add	r3, r2
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	440b      	add	r3, r1
 80045a2:	3340      	adds	r3, #64	; 0x40
 80045a4:	781b      	ldrb	r3, [r3, #0]
 80045a6:	2b01      	cmp	r3, #1
 80045a8:	d115      	bne.n	80045d6 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80045aa:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	da12      	bge.n	80045d6 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80045b0:	6879      	ldr	r1, [r7, #4]
 80045b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045b4:	4613      	mov	r3, r2
 80045b6:	00db      	lsls	r3, r3, #3
 80045b8:	4413      	add	r3, r2
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	440b      	add	r3, r1
 80045be:	333f      	adds	r3, #63	; 0x3f
 80045c0:	2201      	movs	r2, #1
 80045c2:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80045c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c6:	b2db      	uxtb	r3, r3
 80045c8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	4619      	mov	r1, r3
 80045d0:	6878      	ldr	r0, [r7, #4]
 80045d2:	f000 fae8 	bl	8004ba6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80045d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d8:	3301      	adds	r3, #1
 80045da:	627b      	str	r3, [r7, #36]	; 0x24
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045e2:	429a      	cmp	r2, r3
 80045e4:	d3ce      	bcc.n	8004584 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	695a      	ldr	r2, [r3, #20]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80045f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4618      	mov	r0, r3
 80045fc:	f003 ff26 	bl	800844c <USB_ReadInterrupts>
 8004600:	4603      	mov	r3, r0
 8004602:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004606:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800460a:	d155      	bne.n	80046b8 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800460c:	2301      	movs	r3, #1
 800460e:	627b      	str	r3, [r7, #36]	; 0x24
 8004610:	e045      	b.n	800469e <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004614:	015a      	lsls	r2, r3, #5
 8004616:	69fb      	ldr	r3, [r7, #28]
 8004618:	4413      	add	r3, r2
 800461a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004622:	6879      	ldr	r1, [r7, #4]
 8004624:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004626:	4613      	mov	r3, r2
 8004628:	00db      	lsls	r3, r3, #3
 800462a:	4413      	add	r3, r2
 800462c:	009b      	lsls	r3, r3, #2
 800462e:	440b      	add	r3, r1
 8004630:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004634:	781b      	ldrb	r3, [r3, #0]
 8004636:	2b01      	cmp	r3, #1
 8004638:	d12e      	bne.n	8004698 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800463a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800463c:	2b00      	cmp	r3, #0
 800463e:	da2b      	bge.n	8004698 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004640:	69bb      	ldr	r3, [r7, #24]
 8004642:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 800464c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004650:	429a      	cmp	r2, r3
 8004652:	d121      	bne.n	8004698 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004654:	6879      	ldr	r1, [r7, #4]
 8004656:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004658:	4613      	mov	r3, r2
 800465a:	00db      	lsls	r3, r3, #3
 800465c:	4413      	add	r3, r2
 800465e:	009b      	lsls	r3, r3, #2
 8004660:	440b      	add	r3, r1
 8004662:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004666:	2201      	movs	r2, #1
 8004668:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800466a:	6a3b      	ldr	r3, [r7, #32]
 800466c:	699b      	ldr	r3, [r3, #24]
 800466e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004672:	6a3b      	ldr	r3, [r7, #32]
 8004674:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004676:	6a3b      	ldr	r3, [r7, #32]
 8004678:	695b      	ldr	r3, [r3, #20]
 800467a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800467e:	2b00      	cmp	r3, #0
 8004680:	d10a      	bne.n	8004698 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004682:	69fb      	ldr	r3, [r7, #28]
 8004684:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	69fa      	ldr	r2, [r7, #28]
 800468c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004690:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004694:	6053      	str	r3, [r2, #4]
            break;
 8004696:	e007      	b.n	80046a8 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469a:	3301      	adds	r3, #1
 800469c:	627b      	str	r3, [r7, #36]	; 0x24
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d3b4      	bcc.n	8004612 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	695a      	ldr	r2, [r3, #20]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80046b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4618      	mov	r0, r3
 80046be:	f003 fec5 	bl	800844c <USB_ReadInterrupts>
 80046c2:	4603      	mov	r3, r0
 80046c4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80046c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046cc:	d10a      	bne.n	80046e4 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f006 fb0a 	bl	800ace8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	695a      	ldr	r2, [r3, #20]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80046e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4618      	mov	r0, r3
 80046ea:	f003 feaf 	bl	800844c <USB_ReadInterrupts>
 80046ee:	4603      	mov	r3, r0
 80046f0:	f003 0304 	and.w	r3, r3, #4
 80046f4:	2b04      	cmp	r3, #4
 80046f6:	d115      	bne.n	8004724 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004700:	69bb      	ldr	r3, [r7, #24]
 8004702:	f003 0304 	and.w	r3, r3, #4
 8004706:	2b00      	cmp	r3, #0
 8004708:	d002      	beq.n	8004710 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f006 fafa 	bl	800ad04 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	6859      	ldr	r1, [r3, #4]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	69ba      	ldr	r2, [r7, #24]
 800471c:	430a      	orrs	r2, r1
 800471e:	605a      	str	r2, [r3, #4]
 8004720:	e000      	b.n	8004724 <HAL_PCD_IRQHandler+0x938>
      return;
 8004722:	bf00      	nop
    }
  }
}
 8004724:	3734      	adds	r7, #52	; 0x34
 8004726:	46bd      	mov	sp, r7
 8004728:	bd90      	pop	{r4, r7, pc}

0800472a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800472a:	b580      	push	{r7, lr}
 800472c:	b082      	sub	sp, #8
 800472e:	af00      	add	r7, sp, #0
 8004730:	6078      	str	r0, [r7, #4]
 8004732:	460b      	mov	r3, r1
 8004734:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800473c:	2b01      	cmp	r3, #1
 800473e:	d101      	bne.n	8004744 <HAL_PCD_SetAddress+0x1a>
 8004740:	2302      	movs	r3, #2
 8004742:	e013      	b.n	800476c <HAL_PCD_SetAddress+0x42>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2201      	movs	r2, #1
 8004748:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	78fa      	ldrb	r2, [r7, #3]
 8004750:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	78fa      	ldrb	r2, [r7, #3]
 800475a:	4611      	mov	r1, r2
 800475c:	4618      	mov	r0, r3
 800475e:	f003 fe0d 	bl	800837c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2200      	movs	r2, #0
 8004766:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800476a:	2300      	movs	r3, #0
}
 800476c:	4618      	mov	r0, r3
 800476e:	3708      	adds	r7, #8
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}

08004774 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b084      	sub	sp, #16
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	4608      	mov	r0, r1
 800477e:	4611      	mov	r1, r2
 8004780:	461a      	mov	r2, r3
 8004782:	4603      	mov	r3, r0
 8004784:	70fb      	strb	r3, [r7, #3]
 8004786:	460b      	mov	r3, r1
 8004788:	803b      	strh	r3, [r7, #0]
 800478a:	4613      	mov	r3, r2
 800478c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800478e:	2300      	movs	r3, #0
 8004790:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004792:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004796:	2b00      	cmp	r3, #0
 8004798:	da0f      	bge.n	80047ba <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800479a:	78fb      	ldrb	r3, [r7, #3]
 800479c:	f003 020f 	and.w	r2, r3, #15
 80047a0:	4613      	mov	r3, r2
 80047a2:	00db      	lsls	r3, r3, #3
 80047a4:	4413      	add	r3, r2
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	3338      	adds	r3, #56	; 0x38
 80047aa:	687a      	ldr	r2, [r7, #4]
 80047ac:	4413      	add	r3, r2
 80047ae:	3304      	adds	r3, #4
 80047b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2201      	movs	r2, #1
 80047b6:	705a      	strb	r2, [r3, #1]
 80047b8:	e00f      	b.n	80047da <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80047ba:	78fb      	ldrb	r3, [r7, #3]
 80047bc:	f003 020f 	and.w	r2, r3, #15
 80047c0:	4613      	mov	r3, r2
 80047c2:	00db      	lsls	r3, r3, #3
 80047c4:	4413      	add	r3, r2
 80047c6:	009b      	lsls	r3, r3, #2
 80047c8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	4413      	add	r3, r2
 80047d0:	3304      	adds	r3, #4
 80047d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2200      	movs	r2, #0
 80047d8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80047da:	78fb      	ldrb	r3, [r7, #3]
 80047dc:	f003 030f 	and.w	r3, r3, #15
 80047e0:	b2da      	uxtb	r2, r3
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80047e6:	883a      	ldrh	r2, [r7, #0]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	78ba      	ldrb	r2, [r7, #2]
 80047f0:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	785b      	ldrb	r3, [r3, #1]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d004      	beq.n	8004804 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	781b      	ldrb	r3, [r3, #0]
 80047fe:	b29a      	uxth	r2, r3
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004804:	78bb      	ldrb	r3, [r7, #2]
 8004806:	2b02      	cmp	r3, #2
 8004808:	d102      	bne.n	8004810 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004816:	2b01      	cmp	r3, #1
 8004818:	d101      	bne.n	800481e <HAL_PCD_EP_Open+0xaa>
 800481a:	2302      	movs	r3, #2
 800481c:	e00e      	b.n	800483c <HAL_PCD_EP_Open+0xc8>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2201      	movs	r2, #1
 8004822:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68f9      	ldr	r1, [r7, #12]
 800482c:	4618      	mov	r0, r3
 800482e:	f002 fe8d 	bl	800754c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800483a:	7afb      	ldrb	r3, [r7, #11]
}
 800483c:	4618      	mov	r0, r3
 800483e:	3710      	adds	r7, #16
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}

08004844 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	460b      	mov	r3, r1
 800484e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004850:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004854:	2b00      	cmp	r3, #0
 8004856:	da0f      	bge.n	8004878 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004858:	78fb      	ldrb	r3, [r7, #3]
 800485a:	f003 020f 	and.w	r2, r3, #15
 800485e:	4613      	mov	r3, r2
 8004860:	00db      	lsls	r3, r3, #3
 8004862:	4413      	add	r3, r2
 8004864:	009b      	lsls	r3, r3, #2
 8004866:	3338      	adds	r3, #56	; 0x38
 8004868:	687a      	ldr	r2, [r7, #4]
 800486a:	4413      	add	r3, r2
 800486c:	3304      	adds	r3, #4
 800486e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2201      	movs	r2, #1
 8004874:	705a      	strb	r2, [r3, #1]
 8004876:	e00f      	b.n	8004898 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004878:	78fb      	ldrb	r3, [r7, #3]
 800487a:	f003 020f 	and.w	r2, r3, #15
 800487e:	4613      	mov	r3, r2
 8004880:	00db      	lsls	r3, r3, #3
 8004882:	4413      	add	r3, r2
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	4413      	add	r3, r2
 800488e:	3304      	adds	r3, #4
 8004890:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2200      	movs	r2, #0
 8004896:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004898:	78fb      	ldrb	r3, [r7, #3]
 800489a:	f003 030f 	and.w	r3, r3, #15
 800489e:	b2da      	uxtb	r2, r3
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d101      	bne.n	80048b2 <HAL_PCD_EP_Close+0x6e>
 80048ae:	2302      	movs	r3, #2
 80048b0:	e00e      	b.n	80048d0 <HAL_PCD_EP_Close+0x8c>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2201      	movs	r2, #1
 80048b6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	68f9      	ldr	r1, [r7, #12]
 80048c0:	4618      	mov	r0, r3
 80048c2:	f002 fecb 	bl	800765c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80048ce:	2300      	movs	r3, #0
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	3710      	adds	r7, #16
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}

080048d8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b086      	sub	sp, #24
 80048dc:	af00      	add	r7, sp, #0
 80048de:	60f8      	str	r0, [r7, #12]
 80048e0:	607a      	str	r2, [r7, #4]
 80048e2:	603b      	str	r3, [r7, #0]
 80048e4:	460b      	mov	r3, r1
 80048e6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80048e8:	7afb      	ldrb	r3, [r7, #11]
 80048ea:	f003 020f 	and.w	r2, r3, #15
 80048ee:	4613      	mov	r3, r2
 80048f0:	00db      	lsls	r3, r3, #3
 80048f2:	4413      	add	r3, r2
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80048fa:	68fa      	ldr	r2, [r7, #12]
 80048fc:	4413      	add	r3, r2
 80048fe:	3304      	adds	r3, #4
 8004900:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	687a      	ldr	r2, [r7, #4]
 8004906:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	683a      	ldr	r2, [r7, #0]
 800490c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	2200      	movs	r2, #0
 8004912:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	2200      	movs	r2, #0
 8004918:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800491a:	7afb      	ldrb	r3, [r7, #11]
 800491c:	f003 030f 	and.w	r3, r3, #15
 8004920:	b2da      	uxtb	r2, r3
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	691b      	ldr	r3, [r3, #16]
 800492a:	2b01      	cmp	r3, #1
 800492c:	d102      	bne.n	8004934 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004934:	7afb      	ldrb	r3, [r7, #11]
 8004936:	f003 030f 	and.w	r3, r3, #15
 800493a:	2b00      	cmp	r3, #0
 800493c:	d109      	bne.n	8004952 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	6818      	ldr	r0, [r3, #0]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	691b      	ldr	r3, [r3, #16]
 8004946:	b2db      	uxtb	r3, r3
 8004948:	461a      	mov	r2, r3
 800494a:	6979      	ldr	r1, [r7, #20]
 800494c:	f003 f9aa 	bl	8007ca4 <USB_EP0StartXfer>
 8004950:	e008      	b.n	8004964 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6818      	ldr	r0, [r3, #0]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	b2db      	uxtb	r3, r3
 800495c:	461a      	mov	r2, r3
 800495e:	6979      	ldr	r1, [r7, #20]
 8004960:	f002 ff58 	bl	8007814 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004964:	2300      	movs	r3, #0
}
 8004966:	4618      	mov	r0, r3
 8004968:	3718      	adds	r7, #24
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}

0800496e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800496e:	b480      	push	{r7}
 8004970:	b083      	sub	sp, #12
 8004972:	af00      	add	r7, sp, #0
 8004974:	6078      	str	r0, [r7, #4]
 8004976:	460b      	mov	r3, r1
 8004978:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800497a:	78fb      	ldrb	r3, [r7, #3]
 800497c:	f003 020f 	and.w	r2, r3, #15
 8004980:	6879      	ldr	r1, [r7, #4]
 8004982:	4613      	mov	r3, r2
 8004984:	00db      	lsls	r3, r3, #3
 8004986:	4413      	add	r3, r2
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	440b      	add	r3, r1
 800498c:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8004990:	681b      	ldr	r3, [r3, #0]
}
 8004992:	4618      	mov	r0, r3
 8004994:	370c      	adds	r7, #12
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr

0800499e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800499e:	b580      	push	{r7, lr}
 80049a0:	b086      	sub	sp, #24
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	60f8      	str	r0, [r7, #12]
 80049a6:	607a      	str	r2, [r7, #4]
 80049a8:	603b      	str	r3, [r7, #0]
 80049aa:	460b      	mov	r3, r1
 80049ac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80049ae:	7afb      	ldrb	r3, [r7, #11]
 80049b0:	f003 020f 	and.w	r2, r3, #15
 80049b4:	4613      	mov	r3, r2
 80049b6:	00db      	lsls	r3, r3, #3
 80049b8:	4413      	add	r3, r2
 80049ba:	009b      	lsls	r3, r3, #2
 80049bc:	3338      	adds	r3, #56	; 0x38
 80049be:	68fa      	ldr	r2, [r7, #12]
 80049c0:	4413      	add	r3, r2
 80049c2:	3304      	adds	r3, #4
 80049c4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	687a      	ldr	r2, [r7, #4]
 80049ca:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	683a      	ldr	r2, [r7, #0]
 80049d0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	2200      	movs	r2, #0
 80049d6:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	2201      	movs	r2, #1
 80049dc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80049de:	7afb      	ldrb	r3, [r7, #11]
 80049e0:	f003 030f 	and.w	r3, r3, #15
 80049e4:	b2da      	uxtb	r2, r3
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	691b      	ldr	r3, [r3, #16]
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	d102      	bne.n	80049f8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80049f8:	7afb      	ldrb	r3, [r7, #11]
 80049fa:	f003 030f 	and.w	r3, r3, #15
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d109      	bne.n	8004a16 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6818      	ldr	r0, [r3, #0]
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	691b      	ldr	r3, [r3, #16]
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	6979      	ldr	r1, [r7, #20]
 8004a10:	f003 f948 	bl	8007ca4 <USB_EP0StartXfer>
 8004a14:	e008      	b.n	8004a28 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6818      	ldr	r0, [r3, #0]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	691b      	ldr	r3, [r3, #16]
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	461a      	mov	r2, r3
 8004a22:	6979      	ldr	r1, [r7, #20]
 8004a24:	f002 fef6 	bl	8007814 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004a28:	2300      	movs	r3, #0
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3718      	adds	r7, #24
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}

08004a32 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004a32:	b580      	push	{r7, lr}
 8004a34:	b084      	sub	sp, #16
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
 8004a3a:	460b      	mov	r3, r1
 8004a3c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004a3e:	78fb      	ldrb	r3, [r7, #3]
 8004a40:	f003 020f 	and.w	r2, r3, #15
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d901      	bls.n	8004a50 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e050      	b.n	8004af2 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004a50:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	da0f      	bge.n	8004a78 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a58:	78fb      	ldrb	r3, [r7, #3]
 8004a5a:	f003 020f 	and.w	r2, r3, #15
 8004a5e:	4613      	mov	r3, r2
 8004a60:	00db      	lsls	r3, r3, #3
 8004a62:	4413      	add	r3, r2
 8004a64:	009b      	lsls	r3, r3, #2
 8004a66:	3338      	adds	r3, #56	; 0x38
 8004a68:	687a      	ldr	r2, [r7, #4]
 8004a6a:	4413      	add	r3, r2
 8004a6c:	3304      	adds	r3, #4
 8004a6e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2201      	movs	r2, #1
 8004a74:	705a      	strb	r2, [r3, #1]
 8004a76:	e00d      	b.n	8004a94 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004a78:	78fa      	ldrb	r2, [r7, #3]
 8004a7a:	4613      	mov	r3, r2
 8004a7c:	00db      	lsls	r3, r3, #3
 8004a7e:	4413      	add	r3, r2
 8004a80:	009b      	lsls	r3, r3, #2
 8004a82:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004a86:	687a      	ldr	r2, [r7, #4]
 8004a88:	4413      	add	r3, r2
 8004a8a:	3304      	adds	r3, #4
 8004a8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2200      	movs	r2, #0
 8004a92:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2201      	movs	r2, #1
 8004a98:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a9a:	78fb      	ldrb	r3, [r7, #3]
 8004a9c:	f003 030f 	and.w	r3, r3, #15
 8004aa0:	b2da      	uxtb	r2, r3
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d101      	bne.n	8004ab4 <HAL_PCD_EP_SetStall+0x82>
 8004ab0:	2302      	movs	r3, #2
 8004ab2:	e01e      	b.n	8004af2 <HAL_PCD_EP_SetStall+0xc0>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	68f9      	ldr	r1, [r7, #12]
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f003 fb86 	bl	80081d4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004ac8:	78fb      	ldrb	r3, [r7, #3]
 8004aca:	f003 030f 	and.w	r3, r3, #15
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d10a      	bne.n	8004ae8 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6818      	ldr	r0, [r3, #0]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	691b      	ldr	r3, [r3, #16]
 8004ada:	b2d9      	uxtb	r1, r3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004ae2:	461a      	mov	r2, r3
 8004ae4:	f003 fd76 	bl	80085d4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004af0:	2300      	movs	r3, #0
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3710      	adds	r7, #16
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}

08004afa <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004afa:	b580      	push	{r7, lr}
 8004afc:	b084      	sub	sp, #16
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	6078      	str	r0, [r7, #4]
 8004b02:	460b      	mov	r3, r1
 8004b04:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004b06:	78fb      	ldrb	r3, [r7, #3]
 8004b08:	f003 020f 	and.w	r2, r3, #15
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d901      	bls.n	8004b18 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	e042      	b.n	8004b9e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004b18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	da0f      	bge.n	8004b40 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b20:	78fb      	ldrb	r3, [r7, #3]
 8004b22:	f003 020f 	and.w	r2, r3, #15
 8004b26:	4613      	mov	r3, r2
 8004b28:	00db      	lsls	r3, r3, #3
 8004b2a:	4413      	add	r3, r2
 8004b2c:	009b      	lsls	r3, r3, #2
 8004b2e:	3338      	adds	r3, #56	; 0x38
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	4413      	add	r3, r2
 8004b34:	3304      	adds	r3, #4
 8004b36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	705a      	strb	r2, [r3, #1]
 8004b3e:	e00f      	b.n	8004b60 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b40:	78fb      	ldrb	r3, [r7, #3]
 8004b42:	f003 020f 	and.w	r2, r3, #15
 8004b46:	4613      	mov	r3, r2
 8004b48:	00db      	lsls	r3, r3, #3
 8004b4a:	4413      	add	r3, r2
 8004b4c:	009b      	lsls	r3, r3, #2
 8004b4e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004b52:	687a      	ldr	r2, [r7, #4]
 8004b54:	4413      	add	r3, r2
 8004b56:	3304      	adds	r3, #4
 8004b58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2200      	movs	r2, #0
 8004b64:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b66:	78fb      	ldrb	r3, [r7, #3]
 8004b68:	f003 030f 	and.w	r3, r3, #15
 8004b6c:	b2da      	uxtb	r2, r3
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d101      	bne.n	8004b80 <HAL_PCD_EP_ClrStall+0x86>
 8004b7c:	2302      	movs	r3, #2
 8004b7e:	e00e      	b.n	8004b9e <HAL_PCD_EP_ClrStall+0xa4>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2201      	movs	r2, #1
 8004b84:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	68f9      	ldr	r1, [r7, #12]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f003 fb8e 	bl	80082b0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004b9c:	2300      	movs	r3, #0
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3710      	adds	r7, #16
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}

08004ba6 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ba6:	b580      	push	{r7, lr}
 8004ba8:	b084      	sub	sp, #16
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	6078      	str	r0, [r7, #4]
 8004bae:	460b      	mov	r3, r1
 8004bb0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004bb2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	da0c      	bge.n	8004bd4 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004bba:	78fb      	ldrb	r3, [r7, #3]
 8004bbc:	f003 020f 	and.w	r2, r3, #15
 8004bc0:	4613      	mov	r3, r2
 8004bc2:	00db      	lsls	r3, r3, #3
 8004bc4:	4413      	add	r3, r2
 8004bc6:	009b      	lsls	r3, r3, #2
 8004bc8:	3338      	adds	r3, #56	; 0x38
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	4413      	add	r3, r2
 8004bce:	3304      	adds	r3, #4
 8004bd0:	60fb      	str	r3, [r7, #12]
 8004bd2:	e00c      	b.n	8004bee <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004bd4:	78fb      	ldrb	r3, [r7, #3]
 8004bd6:	f003 020f 	and.w	r2, r3, #15
 8004bda:	4613      	mov	r3, r2
 8004bdc:	00db      	lsls	r3, r3, #3
 8004bde:	4413      	add	r3, r2
 8004be0:	009b      	lsls	r3, r3, #2
 8004be2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	4413      	add	r3, r2
 8004bea:	3304      	adds	r3, #4
 8004bec:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	68f9      	ldr	r1, [r7, #12]
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f003 f9ad 	bl	8007f54 <USB_EPStopXfer>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004bfe:	7afb      	ldrb	r3, [r7, #11]
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3710      	adds	r7, #16
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}

08004c08 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b08a      	sub	sp, #40	; 0x28
 8004c0c:	af02      	add	r7, sp, #8
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004c1c:	683a      	ldr	r2, [r7, #0]
 8004c1e:	4613      	mov	r3, r2
 8004c20:	00db      	lsls	r3, r3, #3
 8004c22:	4413      	add	r3, r2
 8004c24:	009b      	lsls	r3, r3, #2
 8004c26:	3338      	adds	r3, #56	; 0x38
 8004c28:	687a      	ldr	r2, [r7, #4]
 8004c2a:	4413      	add	r3, r2
 8004c2c:	3304      	adds	r3, #4
 8004c2e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	6a1a      	ldr	r2, [r3, #32]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	699b      	ldr	r3, [r3, #24]
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	d901      	bls.n	8004c40 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	e06c      	b.n	8004d1a <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	699a      	ldr	r2, [r3, #24]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6a1b      	ldr	r3, [r3, #32]
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	69fa      	ldr	r2, [r7, #28]
 8004c52:	429a      	cmp	r2, r3
 8004c54:	d902      	bls.n	8004c5c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	68db      	ldr	r3, [r3, #12]
 8004c5a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	3303      	adds	r3, #3
 8004c60:	089b      	lsrs	r3, r3, #2
 8004c62:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004c64:	e02b      	b.n	8004cbe <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	699a      	ldr	r2, [r3, #24]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	6a1b      	ldr	r3, [r3, #32]
 8004c6e:	1ad3      	subs	r3, r2, r3
 8004c70:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	69fa      	ldr	r2, [r7, #28]
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d902      	bls.n	8004c82 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	68db      	ldr	r3, [r3, #12]
 8004c80:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004c82:	69fb      	ldr	r3, [r7, #28]
 8004c84:	3303      	adds	r3, #3
 8004c86:	089b      	lsrs	r3, r3, #2
 8004c88:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6919      	ldr	r1, [r3, #16]
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	b2da      	uxtb	r2, r3
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004c9a:	b2db      	uxtb	r3, r3
 8004c9c:	9300      	str	r3, [sp, #0]
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	6978      	ldr	r0, [r7, #20]
 8004ca2:	f003 fa01 	bl	80080a8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	691a      	ldr	r2, [r3, #16]
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	441a      	add	r2, r3
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6a1a      	ldr	r2, [r3, #32]
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	441a      	add	r2, r3
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	015a      	lsls	r2, r3, #5
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	4413      	add	r3, r2
 8004cc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004cca:	699b      	ldr	r3, [r3, #24]
 8004ccc:	b29b      	uxth	r3, r3
 8004cce:	69ba      	ldr	r2, [r7, #24]
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d809      	bhi.n	8004ce8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	6a1a      	ldr	r2, [r3, #32]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004cdc:	429a      	cmp	r2, r3
 8004cde:	d203      	bcs.n	8004ce8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	699b      	ldr	r3, [r3, #24]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d1be      	bne.n	8004c66 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	699a      	ldr	r2, [r3, #24]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6a1b      	ldr	r3, [r3, #32]
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	d811      	bhi.n	8004d18 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	f003 030f 	and.w	r3, r3, #15
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8004d00:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	43db      	mvns	r3, r3
 8004d0e:	6939      	ldr	r1, [r7, #16]
 8004d10:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004d14:	4013      	ands	r3, r2
 8004d16:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004d18:	2300      	movs	r3, #0
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	3720      	adds	r7, #32
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
	...

08004d24 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b088      	sub	sp, #32
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004d38:	69fb      	ldr	r3, [r7, #28]
 8004d3a:	333c      	adds	r3, #60	; 0x3c
 8004d3c:	3304      	adds	r3, #4
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	015a      	lsls	r2, r3, #5
 8004d46:	69bb      	ldr	r3, [r7, #24]
 8004d48:	4413      	add	r3, r2
 8004d4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	691b      	ldr	r3, [r3, #16]
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d17b      	bne.n	8004e52 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	f003 0308 	and.w	r3, r3, #8
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d015      	beq.n	8004d90 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	4a61      	ldr	r2, [pc, #388]	; (8004eec <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	f240 80b9 	bls.w	8004ee0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004d6e:	693b      	ldr	r3, [r7, #16]
 8004d70:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	f000 80b3 	beq.w	8004ee0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	015a      	lsls	r2, r3, #5
 8004d7e:	69bb      	ldr	r3, [r7, #24]
 8004d80:	4413      	add	r3, r2
 8004d82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d86:	461a      	mov	r2, r3
 8004d88:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d8c:	6093      	str	r3, [r2, #8]
 8004d8e:	e0a7      	b.n	8004ee0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	f003 0320 	and.w	r3, r3, #32
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d009      	beq.n	8004dae <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	015a      	lsls	r2, r3, #5
 8004d9e:	69bb      	ldr	r3, [r7, #24]
 8004da0:	4413      	add	r3, r2
 8004da2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004da6:	461a      	mov	r2, r3
 8004da8:	2320      	movs	r3, #32
 8004daa:	6093      	str	r3, [r2, #8]
 8004dac:	e098      	b.n	8004ee0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	f040 8093 	bne.w	8004ee0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	4a4b      	ldr	r2, [pc, #300]	; (8004eec <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d90f      	bls.n	8004de2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d00a      	beq.n	8004de2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	015a      	lsls	r2, r3, #5
 8004dd0:	69bb      	ldr	r3, [r7, #24]
 8004dd2:	4413      	add	r3, r2
 8004dd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004dd8:	461a      	mov	r2, r3
 8004dda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004dde:	6093      	str	r3, [r2, #8]
 8004de0:	e07e      	b.n	8004ee0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004de2:	683a      	ldr	r2, [r7, #0]
 8004de4:	4613      	mov	r3, r2
 8004de6:	00db      	lsls	r3, r3, #3
 8004de8:	4413      	add	r3, r2
 8004dea:	009b      	lsls	r3, r3, #2
 8004dec:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	4413      	add	r3, r2
 8004df4:	3304      	adds	r3, #4
 8004df6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	69da      	ldr	r2, [r3, #28]
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	0159      	lsls	r1, r3, #5
 8004e00:	69bb      	ldr	r3, [r7, #24]
 8004e02:	440b      	add	r3, r1
 8004e04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e08:	691b      	ldr	r3, [r3, #16]
 8004e0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e0e:	1ad2      	subs	r2, r2, r3
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d114      	bne.n	8004e44 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d109      	bne.n	8004e36 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6818      	ldr	r0, [r3, #0]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004e2c:	461a      	mov	r2, r3
 8004e2e:	2101      	movs	r1, #1
 8004e30:	f003 fbd0 	bl	80085d4 <USB_EP0_OutStart>
 8004e34:	e006      	b.n	8004e44 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	691a      	ldr	r2, [r3, #16]
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	6a1b      	ldr	r3, [r3, #32]
 8004e3e:	441a      	add	r2, r3
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	b2db      	uxtb	r3, r3
 8004e48:	4619      	mov	r1, r3
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f005 fe88 	bl	800ab60 <HAL_PCD_DataOutStageCallback>
 8004e50:	e046      	b.n	8004ee0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	4a26      	ldr	r2, [pc, #152]	; (8004ef0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d124      	bne.n	8004ea4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d00a      	beq.n	8004e7a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	015a      	lsls	r2, r3, #5
 8004e68:	69bb      	ldr	r3, [r7, #24]
 8004e6a:	4413      	add	r3, r2
 8004e6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e70:	461a      	mov	r2, r3
 8004e72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e76:	6093      	str	r3, [r2, #8]
 8004e78:	e032      	b.n	8004ee0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004e7a:	693b      	ldr	r3, [r7, #16]
 8004e7c:	f003 0320 	and.w	r3, r3, #32
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d008      	beq.n	8004e96 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	015a      	lsls	r2, r3, #5
 8004e88:	69bb      	ldr	r3, [r7, #24]
 8004e8a:	4413      	add	r3, r2
 8004e8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e90:	461a      	mov	r2, r3
 8004e92:	2320      	movs	r3, #32
 8004e94:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	4619      	mov	r1, r3
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	f005 fe5f 	bl	800ab60 <HAL_PCD_DataOutStageCallback>
 8004ea2:	e01d      	b.n	8004ee0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d114      	bne.n	8004ed4 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004eaa:	6879      	ldr	r1, [r7, #4]
 8004eac:	683a      	ldr	r2, [r7, #0]
 8004eae:	4613      	mov	r3, r2
 8004eb0:	00db      	lsls	r3, r3, #3
 8004eb2:	4413      	add	r3, r2
 8004eb4:	009b      	lsls	r3, r3, #2
 8004eb6:	440b      	add	r3, r1
 8004eb8:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d108      	bne.n	8004ed4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6818      	ldr	r0, [r3, #0]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004ecc:	461a      	mov	r2, r3
 8004ece:	2100      	movs	r1, #0
 8004ed0:	f003 fb80 	bl	80085d4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	4619      	mov	r1, r3
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f005 fe40 	bl	800ab60 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004ee0:	2300      	movs	r3, #0
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3720      	adds	r7, #32
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	bf00      	nop
 8004eec:	4f54300a 	.word	0x4f54300a
 8004ef0:	4f54310a 	.word	0x4f54310a

08004ef4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b086      	sub	sp, #24
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	333c      	adds	r3, #60	; 0x3c
 8004f0c:	3304      	adds	r3, #4
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	015a      	lsls	r2, r3, #5
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	4413      	add	r3, r2
 8004f1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	4a15      	ldr	r2, [pc, #84]	; (8004f7c <PCD_EP_OutSetupPacket_int+0x88>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d90e      	bls.n	8004f48 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d009      	beq.n	8004f48 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	015a      	lsls	r2, r3, #5
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	4413      	add	r3, r2
 8004f3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f40:	461a      	mov	r2, r3
 8004f42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f46:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f005 fdf7 	bl	800ab3c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	4a0a      	ldr	r2, [pc, #40]	; (8004f7c <PCD_EP_OutSetupPacket_int+0x88>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d90c      	bls.n	8004f70 <PCD_EP_OutSetupPacket_int+0x7c>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	691b      	ldr	r3, [r3, #16]
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d108      	bne.n	8004f70 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6818      	ldr	r0, [r3, #0]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004f68:	461a      	mov	r2, r3
 8004f6a:	2101      	movs	r1, #1
 8004f6c:	f003 fb32 	bl	80085d4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004f70:	2300      	movs	r3, #0
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3718      	adds	r7, #24
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop
 8004f7c:	4f54300a 	.word	0x4f54300a

08004f80 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b085      	sub	sp, #20
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
 8004f88:	460b      	mov	r3, r1
 8004f8a:	70fb      	strb	r3, [r7, #3]
 8004f8c:	4613      	mov	r3, r2
 8004f8e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f96:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004f98:	78fb      	ldrb	r3, [r7, #3]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d107      	bne.n	8004fae <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004f9e:	883b      	ldrh	r3, [r7, #0]
 8004fa0:	0419      	lsls	r1, r3, #16
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	68ba      	ldr	r2, [r7, #8]
 8004fa8:	430a      	orrs	r2, r1
 8004faa:	629a      	str	r2, [r3, #40]	; 0x28
 8004fac:	e028      	b.n	8005000 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fb4:	0c1b      	lsrs	r3, r3, #16
 8004fb6:	68ba      	ldr	r2, [r7, #8]
 8004fb8:	4413      	add	r3, r2
 8004fba:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	73fb      	strb	r3, [r7, #15]
 8004fc0:	e00d      	b.n	8004fde <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	7bfb      	ldrb	r3, [r7, #15]
 8004fc8:	3340      	adds	r3, #64	; 0x40
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	4413      	add	r3, r2
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	0c1b      	lsrs	r3, r3, #16
 8004fd2:	68ba      	ldr	r2, [r7, #8]
 8004fd4:	4413      	add	r3, r2
 8004fd6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004fd8:	7bfb      	ldrb	r3, [r7, #15]
 8004fda:	3301      	adds	r3, #1
 8004fdc:	73fb      	strb	r3, [r7, #15]
 8004fde:	7bfa      	ldrb	r2, [r7, #15]
 8004fe0:	78fb      	ldrb	r3, [r7, #3]
 8004fe2:	3b01      	subs	r3, #1
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d3ec      	bcc.n	8004fc2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004fe8:	883b      	ldrh	r3, [r7, #0]
 8004fea:	0418      	lsls	r0, r3, #16
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6819      	ldr	r1, [r3, #0]
 8004ff0:	78fb      	ldrb	r3, [r7, #3]
 8004ff2:	3b01      	subs	r3, #1
 8004ff4:	68ba      	ldr	r2, [r7, #8]
 8004ff6:	4302      	orrs	r2, r0
 8004ff8:	3340      	adds	r3, #64	; 0x40
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	440b      	add	r3, r1
 8004ffe:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005000:	2300      	movs	r3, #0
}
 8005002:	4618      	mov	r0, r3
 8005004:	3714      	adds	r7, #20
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr

0800500e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800500e:	b480      	push	{r7}
 8005010:	b083      	sub	sp, #12
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
 8005016:	460b      	mov	r3, r1
 8005018:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	887a      	ldrh	r2, [r7, #2]
 8005020:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005022:	2300      	movs	r3, #0
}
 8005024:	4618      	mov	r0, r3
 8005026:	370c      	adds	r7, #12
 8005028:	46bd      	mov	sp, r7
 800502a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502e:	4770      	bx	lr

08005030 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005030:	b480      	push	{r7}
 8005032:	b083      	sub	sp, #12
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	460b      	mov	r3, r1
 800503a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800503c:	bf00      	nop
 800503e:	370c      	adds	r7, #12
 8005040:	46bd      	mov	sp, r7
 8005042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005046:	4770      	bx	lr

08005048 <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	af00      	add	r7, sp, #0
  /* Check PWR Exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 800504c:	4b06      	ldr	r3, [pc, #24]	; (8005068 <HAL_PWR_PVD_IRQHandler+0x20>)
 800504e:	695b      	ldr	r3, [r3, #20]
 8005050:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d005      	beq.n	8005064 <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8005058:	f000 f808 	bl	800506c <HAL_PWR_PVDCallback>
    
    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 800505c:	4b02      	ldr	r3, [pc, #8]	; (8005068 <HAL_PWR_PVD_IRQHandler+0x20>)
 800505e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005062:	615a      	str	r2, [r3, #20]
  }
}
 8005064:	bf00      	nop
 8005066:	bd80      	pop	{r7, pc}
 8005068:	40013c00 	.word	0x40013c00

0800506c <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 800506c:	b480      	push	{r7}
 800506e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8005070:	bf00      	nop
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr
	...

0800507c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b086      	sub	sp, #24
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d101      	bne.n	800508e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e267      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f003 0301 	and.w	r3, r3, #1
 8005096:	2b00      	cmp	r3, #0
 8005098:	d075      	beq.n	8005186 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800509a:	4b88      	ldr	r3, [pc, #544]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	f003 030c 	and.w	r3, r3, #12
 80050a2:	2b04      	cmp	r3, #4
 80050a4:	d00c      	beq.n	80050c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050a6:	4b85      	ldr	r3, [pc, #532]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80050ae:	2b08      	cmp	r3, #8
 80050b0:	d112      	bne.n	80050d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050b2:	4b82      	ldr	r3, [pc, #520]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80050be:	d10b      	bne.n	80050d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050c0:	4b7e      	ldr	r3, [pc, #504]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d05b      	beq.n	8005184 <HAL_RCC_OscConfig+0x108>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d157      	bne.n	8005184 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e242      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050e0:	d106      	bne.n	80050f0 <HAL_RCC_OscConfig+0x74>
 80050e2:	4b76      	ldr	r3, [pc, #472]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a75      	ldr	r2, [pc, #468]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80050e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050ec:	6013      	str	r3, [r2, #0]
 80050ee:	e01d      	b.n	800512c <HAL_RCC_OscConfig+0xb0>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80050f8:	d10c      	bne.n	8005114 <HAL_RCC_OscConfig+0x98>
 80050fa:	4b70      	ldr	r3, [pc, #448]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a6f      	ldr	r2, [pc, #444]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005100:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005104:	6013      	str	r3, [r2, #0]
 8005106:	4b6d      	ldr	r3, [pc, #436]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a6c      	ldr	r2, [pc, #432]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 800510c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005110:	6013      	str	r3, [r2, #0]
 8005112:	e00b      	b.n	800512c <HAL_RCC_OscConfig+0xb0>
 8005114:	4b69      	ldr	r3, [pc, #420]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a68      	ldr	r2, [pc, #416]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 800511a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800511e:	6013      	str	r3, [r2, #0]
 8005120:	4b66      	ldr	r3, [pc, #408]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a65      	ldr	r2, [pc, #404]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005126:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800512a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d013      	beq.n	800515c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005134:	f7fd fb2a 	bl	800278c <HAL_GetTick>
 8005138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800513a:	e008      	b.n	800514e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800513c:	f7fd fb26 	bl	800278c <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	2b64      	cmp	r3, #100	; 0x64
 8005148:	d901      	bls.n	800514e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800514a:	2303      	movs	r3, #3
 800514c:	e207      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800514e:	4b5b      	ldr	r3, [pc, #364]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d0f0      	beq.n	800513c <HAL_RCC_OscConfig+0xc0>
 800515a:	e014      	b.n	8005186 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800515c:	f7fd fb16 	bl	800278c <HAL_GetTick>
 8005160:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005162:	e008      	b.n	8005176 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005164:	f7fd fb12 	bl	800278c <HAL_GetTick>
 8005168:	4602      	mov	r2, r0
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	1ad3      	subs	r3, r2, r3
 800516e:	2b64      	cmp	r3, #100	; 0x64
 8005170:	d901      	bls.n	8005176 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005172:	2303      	movs	r3, #3
 8005174:	e1f3      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005176:	4b51      	ldr	r3, [pc, #324]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800517e:	2b00      	cmp	r3, #0
 8005180:	d1f0      	bne.n	8005164 <HAL_RCC_OscConfig+0xe8>
 8005182:	e000      	b.n	8005186 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005184:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f003 0302 	and.w	r3, r3, #2
 800518e:	2b00      	cmp	r3, #0
 8005190:	d063      	beq.n	800525a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005192:	4b4a      	ldr	r3, [pc, #296]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	f003 030c 	and.w	r3, r3, #12
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00b      	beq.n	80051b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800519e:	4b47      	ldr	r3, [pc, #284]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80051a6:	2b08      	cmp	r3, #8
 80051a8:	d11c      	bne.n	80051e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051aa:	4b44      	ldr	r3, [pc, #272]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d116      	bne.n	80051e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051b6:	4b41      	ldr	r3, [pc, #260]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f003 0302 	and.w	r3, r3, #2
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d005      	beq.n	80051ce <HAL_RCC_OscConfig+0x152>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	68db      	ldr	r3, [r3, #12]
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d001      	beq.n	80051ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e1c7      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051ce:	4b3b      	ldr	r3, [pc, #236]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	691b      	ldr	r3, [r3, #16]
 80051da:	00db      	lsls	r3, r3, #3
 80051dc:	4937      	ldr	r1, [pc, #220]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80051de:	4313      	orrs	r3, r2
 80051e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051e2:	e03a      	b.n	800525a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d020      	beq.n	800522e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051ec:	4b34      	ldr	r3, [pc, #208]	; (80052c0 <HAL_RCC_OscConfig+0x244>)
 80051ee:	2201      	movs	r2, #1
 80051f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051f2:	f7fd facb 	bl	800278c <HAL_GetTick>
 80051f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051f8:	e008      	b.n	800520c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80051fa:	f7fd fac7 	bl	800278c <HAL_GetTick>
 80051fe:	4602      	mov	r2, r0
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	1ad3      	subs	r3, r2, r3
 8005204:	2b02      	cmp	r3, #2
 8005206:	d901      	bls.n	800520c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	e1a8      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800520c:	4b2b      	ldr	r3, [pc, #172]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f003 0302 	and.w	r3, r3, #2
 8005214:	2b00      	cmp	r3, #0
 8005216:	d0f0      	beq.n	80051fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005218:	4b28      	ldr	r3, [pc, #160]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	691b      	ldr	r3, [r3, #16]
 8005224:	00db      	lsls	r3, r3, #3
 8005226:	4925      	ldr	r1, [pc, #148]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005228:	4313      	orrs	r3, r2
 800522a:	600b      	str	r3, [r1, #0]
 800522c:	e015      	b.n	800525a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800522e:	4b24      	ldr	r3, [pc, #144]	; (80052c0 <HAL_RCC_OscConfig+0x244>)
 8005230:	2200      	movs	r2, #0
 8005232:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005234:	f7fd faaa 	bl	800278c <HAL_GetTick>
 8005238:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800523a:	e008      	b.n	800524e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800523c:	f7fd faa6 	bl	800278c <HAL_GetTick>
 8005240:	4602      	mov	r2, r0
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	2b02      	cmp	r3, #2
 8005248:	d901      	bls.n	800524e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800524a:	2303      	movs	r3, #3
 800524c:	e187      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800524e:	4b1b      	ldr	r3, [pc, #108]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0302 	and.w	r3, r3, #2
 8005256:	2b00      	cmp	r3, #0
 8005258:	d1f0      	bne.n	800523c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f003 0308 	and.w	r3, r3, #8
 8005262:	2b00      	cmp	r3, #0
 8005264:	d036      	beq.n	80052d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	695b      	ldr	r3, [r3, #20]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d016      	beq.n	800529c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800526e:	4b15      	ldr	r3, [pc, #84]	; (80052c4 <HAL_RCC_OscConfig+0x248>)
 8005270:	2201      	movs	r2, #1
 8005272:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005274:	f7fd fa8a 	bl	800278c <HAL_GetTick>
 8005278:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800527a:	e008      	b.n	800528e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800527c:	f7fd fa86 	bl	800278c <HAL_GetTick>
 8005280:	4602      	mov	r2, r0
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	1ad3      	subs	r3, r2, r3
 8005286:	2b02      	cmp	r3, #2
 8005288:	d901      	bls.n	800528e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800528a:	2303      	movs	r3, #3
 800528c:	e167      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800528e:	4b0b      	ldr	r3, [pc, #44]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005290:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005292:	f003 0302 	and.w	r3, r3, #2
 8005296:	2b00      	cmp	r3, #0
 8005298:	d0f0      	beq.n	800527c <HAL_RCC_OscConfig+0x200>
 800529a:	e01b      	b.n	80052d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800529c:	4b09      	ldr	r3, [pc, #36]	; (80052c4 <HAL_RCC_OscConfig+0x248>)
 800529e:	2200      	movs	r2, #0
 80052a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052a2:	f7fd fa73 	bl	800278c <HAL_GetTick>
 80052a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052a8:	e00e      	b.n	80052c8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052aa:	f7fd fa6f 	bl	800278c <HAL_GetTick>
 80052ae:	4602      	mov	r2, r0
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	1ad3      	subs	r3, r2, r3
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	d907      	bls.n	80052c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80052b8:	2303      	movs	r3, #3
 80052ba:	e150      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
 80052bc:	40023800 	.word	0x40023800
 80052c0:	42470000 	.word	0x42470000
 80052c4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052c8:	4b88      	ldr	r3, [pc, #544]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 80052ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052cc:	f003 0302 	and.w	r3, r3, #2
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d1ea      	bne.n	80052aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0304 	and.w	r3, r3, #4
 80052dc:	2b00      	cmp	r3, #0
 80052de:	f000 8097 	beq.w	8005410 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052e2:	2300      	movs	r3, #0
 80052e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052e6:	4b81      	ldr	r3, [pc, #516]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 80052e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d10f      	bne.n	8005312 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052f2:	2300      	movs	r3, #0
 80052f4:	60bb      	str	r3, [r7, #8]
 80052f6:	4b7d      	ldr	r3, [pc, #500]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 80052f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fa:	4a7c      	ldr	r2, [pc, #496]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 80052fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005300:	6413      	str	r3, [r2, #64]	; 0x40
 8005302:	4b7a      	ldr	r3, [pc, #488]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 8005304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800530a:	60bb      	str	r3, [r7, #8]
 800530c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800530e:	2301      	movs	r3, #1
 8005310:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005312:	4b77      	ldr	r3, [pc, #476]	; (80054f0 <HAL_RCC_OscConfig+0x474>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800531a:	2b00      	cmp	r3, #0
 800531c:	d118      	bne.n	8005350 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800531e:	4b74      	ldr	r3, [pc, #464]	; (80054f0 <HAL_RCC_OscConfig+0x474>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a73      	ldr	r2, [pc, #460]	; (80054f0 <HAL_RCC_OscConfig+0x474>)
 8005324:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005328:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800532a:	f7fd fa2f 	bl	800278c <HAL_GetTick>
 800532e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005330:	e008      	b.n	8005344 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005332:	f7fd fa2b 	bl	800278c <HAL_GetTick>
 8005336:	4602      	mov	r2, r0
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	1ad3      	subs	r3, r2, r3
 800533c:	2b02      	cmp	r3, #2
 800533e:	d901      	bls.n	8005344 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005340:	2303      	movs	r3, #3
 8005342:	e10c      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005344:	4b6a      	ldr	r3, [pc, #424]	; (80054f0 <HAL_RCC_OscConfig+0x474>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800534c:	2b00      	cmp	r3, #0
 800534e:	d0f0      	beq.n	8005332 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	2b01      	cmp	r3, #1
 8005356:	d106      	bne.n	8005366 <HAL_RCC_OscConfig+0x2ea>
 8005358:	4b64      	ldr	r3, [pc, #400]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 800535a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800535c:	4a63      	ldr	r2, [pc, #396]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 800535e:	f043 0301 	orr.w	r3, r3, #1
 8005362:	6713      	str	r3, [r2, #112]	; 0x70
 8005364:	e01c      	b.n	80053a0 <HAL_RCC_OscConfig+0x324>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	2b05      	cmp	r3, #5
 800536c:	d10c      	bne.n	8005388 <HAL_RCC_OscConfig+0x30c>
 800536e:	4b5f      	ldr	r3, [pc, #380]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 8005370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005372:	4a5e      	ldr	r2, [pc, #376]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 8005374:	f043 0304 	orr.w	r3, r3, #4
 8005378:	6713      	str	r3, [r2, #112]	; 0x70
 800537a:	4b5c      	ldr	r3, [pc, #368]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 800537c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800537e:	4a5b      	ldr	r2, [pc, #364]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 8005380:	f043 0301 	orr.w	r3, r3, #1
 8005384:	6713      	str	r3, [r2, #112]	; 0x70
 8005386:	e00b      	b.n	80053a0 <HAL_RCC_OscConfig+0x324>
 8005388:	4b58      	ldr	r3, [pc, #352]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 800538a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800538c:	4a57      	ldr	r2, [pc, #348]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 800538e:	f023 0301 	bic.w	r3, r3, #1
 8005392:	6713      	str	r3, [r2, #112]	; 0x70
 8005394:	4b55      	ldr	r3, [pc, #340]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 8005396:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005398:	4a54      	ldr	r2, [pc, #336]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 800539a:	f023 0304 	bic.w	r3, r3, #4
 800539e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d015      	beq.n	80053d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053a8:	f7fd f9f0 	bl	800278c <HAL_GetTick>
 80053ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053ae:	e00a      	b.n	80053c6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053b0:	f7fd f9ec 	bl	800278c <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80053be:	4293      	cmp	r3, r2
 80053c0:	d901      	bls.n	80053c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e0cb      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053c6:	4b49      	ldr	r3, [pc, #292]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 80053c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053ca:	f003 0302 	and.w	r3, r3, #2
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d0ee      	beq.n	80053b0 <HAL_RCC_OscConfig+0x334>
 80053d2:	e014      	b.n	80053fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053d4:	f7fd f9da 	bl	800278c <HAL_GetTick>
 80053d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053da:	e00a      	b.n	80053f2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053dc:	f7fd f9d6 	bl	800278c <HAL_GetTick>
 80053e0:	4602      	mov	r2, r0
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d901      	bls.n	80053f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80053ee:	2303      	movs	r3, #3
 80053f0:	e0b5      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053f2:	4b3e      	ldr	r3, [pc, #248]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 80053f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053f6:	f003 0302 	and.w	r3, r3, #2
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d1ee      	bne.n	80053dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80053fe:	7dfb      	ldrb	r3, [r7, #23]
 8005400:	2b01      	cmp	r3, #1
 8005402:	d105      	bne.n	8005410 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005404:	4b39      	ldr	r3, [pc, #228]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 8005406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005408:	4a38      	ldr	r2, [pc, #224]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 800540a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800540e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	699b      	ldr	r3, [r3, #24]
 8005414:	2b00      	cmp	r3, #0
 8005416:	f000 80a1 	beq.w	800555c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800541a:	4b34      	ldr	r3, [pc, #208]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	f003 030c 	and.w	r3, r3, #12
 8005422:	2b08      	cmp	r3, #8
 8005424:	d05c      	beq.n	80054e0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	699b      	ldr	r3, [r3, #24]
 800542a:	2b02      	cmp	r3, #2
 800542c:	d141      	bne.n	80054b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800542e:	4b31      	ldr	r3, [pc, #196]	; (80054f4 <HAL_RCC_OscConfig+0x478>)
 8005430:	2200      	movs	r2, #0
 8005432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005434:	f7fd f9aa 	bl	800278c <HAL_GetTick>
 8005438:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800543a:	e008      	b.n	800544e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800543c:	f7fd f9a6 	bl	800278c <HAL_GetTick>
 8005440:	4602      	mov	r2, r0
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	1ad3      	subs	r3, r2, r3
 8005446:	2b02      	cmp	r3, #2
 8005448:	d901      	bls.n	800544e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800544a:	2303      	movs	r3, #3
 800544c:	e087      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800544e:	4b27      	ldr	r3, [pc, #156]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005456:	2b00      	cmp	r3, #0
 8005458:	d1f0      	bne.n	800543c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	69da      	ldr	r2, [r3, #28]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a1b      	ldr	r3, [r3, #32]
 8005462:	431a      	orrs	r2, r3
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005468:	019b      	lsls	r3, r3, #6
 800546a:	431a      	orrs	r2, r3
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005470:	085b      	lsrs	r3, r3, #1
 8005472:	3b01      	subs	r3, #1
 8005474:	041b      	lsls	r3, r3, #16
 8005476:	431a      	orrs	r2, r3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800547c:	061b      	lsls	r3, r3, #24
 800547e:	491b      	ldr	r1, [pc, #108]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 8005480:	4313      	orrs	r3, r2
 8005482:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005484:	4b1b      	ldr	r3, [pc, #108]	; (80054f4 <HAL_RCC_OscConfig+0x478>)
 8005486:	2201      	movs	r2, #1
 8005488:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800548a:	f7fd f97f 	bl	800278c <HAL_GetTick>
 800548e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005490:	e008      	b.n	80054a4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005492:	f7fd f97b 	bl	800278c <HAL_GetTick>
 8005496:	4602      	mov	r2, r0
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	2b02      	cmp	r3, #2
 800549e:	d901      	bls.n	80054a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80054a0:	2303      	movs	r3, #3
 80054a2:	e05c      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054a4:	4b11      	ldr	r3, [pc, #68]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d0f0      	beq.n	8005492 <HAL_RCC_OscConfig+0x416>
 80054b0:	e054      	b.n	800555c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054b2:	4b10      	ldr	r3, [pc, #64]	; (80054f4 <HAL_RCC_OscConfig+0x478>)
 80054b4:	2200      	movs	r2, #0
 80054b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054b8:	f7fd f968 	bl	800278c <HAL_GetTick>
 80054bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054be:	e008      	b.n	80054d2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054c0:	f7fd f964 	bl	800278c <HAL_GetTick>
 80054c4:	4602      	mov	r2, r0
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	1ad3      	subs	r3, r2, r3
 80054ca:	2b02      	cmp	r3, #2
 80054cc:	d901      	bls.n	80054d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80054ce:	2303      	movs	r3, #3
 80054d0:	e045      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054d2:	4b06      	ldr	r3, [pc, #24]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d1f0      	bne.n	80054c0 <HAL_RCC_OscConfig+0x444>
 80054de:	e03d      	b.n	800555c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	699b      	ldr	r3, [r3, #24]
 80054e4:	2b01      	cmp	r3, #1
 80054e6:	d107      	bne.n	80054f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	e038      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
 80054ec:	40023800 	.word	0x40023800
 80054f0:	40007000 	.word	0x40007000
 80054f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80054f8:	4b1b      	ldr	r3, [pc, #108]	; (8005568 <HAL_RCC_OscConfig+0x4ec>)
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	699b      	ldr	r3, [r3, #24]
 8005502:	2b01      	cmp	r3, #1
 8005504:	d028      	beq.n	8005558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005510:	429a      	cmp	r2, r3
 8005512:	d121      	bne.n	8005558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800551e:	429a      	cmp	r2, r3
 8005520:	d11a      	bne.n	8005558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005522:	68fa      	ldr	r2, [r7, #12]
 8005524:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005528:	4013      	ands	r3, r2
 800552a:	687a      	ldr	r2, [r7, #4]
 800552c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800552e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005530:	4293      	cmp	r3, r2
 8005532:	d111      	bne.n	8005558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800553e:	085b      	lsrs	r3, r3, #1
 8005540:	3b01      	subs	r3, #1
 8005542:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005544:	429a      	cmp	r2, r3
 8005546:	d107      	bne.n	8005558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005552:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005554:	429a      	cmp	r2, r3
 8005556:	d001      	beq.n	800555c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e000      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800555c:	2300      	movs	r3, #0
}
 800555e:	4618      	mov	r0, r3
 8005560:	3718      	adds	r7, #24
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	40023800 	.word	0x40023800

0800556c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
 8005574:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d101      	bne.n	8005580 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	e0cc      	b.n	800571a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005580:	4b68      	ldr	r3, [pc, #416]	; (8005724 <HAL_RCC_ClockConfig+0x1b8>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f003 0307 	and.w	r3, r3, #7
 8005588:	683a      	ldr	r2, [r7, #0]
 800558a:	429a      	cmp	r2, r3
 800558c:	d90c      	bls.n	80055a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800558e:	4b65      	ldr	r3, [pc, #404]	; (8005724 <HAL_RCC_ClockConfig+0x1b8>)
 8005590:	683a      	ldr	r2, [r7, #0]
 8005592:	b2d2      	uxtb	r2, r2
 8005594:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005596:	4b63      	ldr	r3, [pc, #396]	; (8005724 <HAL_RCC_ClockConfig+0x1b8>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 0307 	and.w	r3, r3, #7
 800559e:	683a      	ldr	r2, [r7, #0]
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d001      	beq.n	80055a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80055a4:	2301      	movs	r3, #1
 80055a6:	e0b8      	b.n	800571a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 0302 	and.w	r3, r3, #2
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d020      	beq.n	80055f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0304 	and.w	r3, r3, #4
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d005      	beq.n	80055cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80055c0:	4b59      	ldr	r3, [pc, #356]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	4a58      	ldr	r2, [pc, #352]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80055c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80055ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 0308 	and.w	r3, r3, #8
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d005      	beq.n	80055e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80055d8:	4b53      	ldr	r3, [pc, #332]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	4a52      	ldr	r2, [pc, #328]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80055de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80055e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055e4:	4b50      	ldr	r3, [pc, #320]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	494d      	ldr	r1, [pc, #308]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80055f2:	4313      	orrs	r3, r2
 80055f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f003 0301 	and.w	r3, r3, #1
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d044      	beq.n	800568c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	2b01      	cmp	r3, #1
 8005608:	d107      	bne.n	800561a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800560a:	4b47      	ldr	r3, [pc, #284]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005612:	2b00      	cmp	r3, #0
 8005614:	d119      	bne.n	800564a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005616:	2301      	movs	r3, #1
 8005618:	e07f      	b.n	800571a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	2b02      	cmp	r3, #2
 8005620:	d003      	beq.n	800562a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005626:	2b03      	cmp	r3, #3
 8005628:	d107      	bne.n	800563a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800562a:	4b3f      	ldr	r3, [pc, #252]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005632:	2b00      	cmp	r3, #0
 8005634:	d109      	bne.n	800564a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e06f      	b.n	800571a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800563a:	4b3b      	ldr	r3, [pc, #236]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f003 0302 	and.w	r3, r3, #2
 8005642:	2b00      	cmp	r3, #0
 8005644:	d101      	bne.n	800564a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e067      	b.n	800571a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800564a:	4b37      	ldr	r3, [pc, #220]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	f023 0203 	bic.w	r2, r3, #3
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	4934      	ldr	r1, [pc, #208]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 8005658:	4313      	orrs	r3, r2
 800565a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800565c:	f7fd f896 	bl	800278c <HAL_GetTick>
 8005660:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005662:	e00a      	b.n	800567a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005664:	f7fd f892 	bl	800278c <HAL_GetTick>
 8005668:	4602      	mov	r2, r0
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	1ad3      	subs	r3, r2, r3
 800566e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005672:	4293      	cmp	r3, r2
 8005674:	d901      	bls.n	800567a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005676:	2303      	movs	r3, #3
 8005678:	e04f      	b.n	800571a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800567a:	4b2b      	ldr	r3, [pc, #172]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	f003 020c 	and.w	r2, r3, #12
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	009b      	lsls	r3, r3, #2
 8005688:	429a      	cmp	r2, r3
 800568a:	d1eb      	bne.n	8005664 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800568c:	4b25      	ldr	r3, [pc, #148]	; (8005724 <HAL_RCC_ClockConfig+0x1b8>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f003 0307 	and.w	r3, r3, #7
 8005694:	683a      	ldr	r2, [r7, #0]
 8005696:	429a      	cmp	r2, r3
 8005698:	d20c      	bcs.n	80056b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800569a:	4b22      	ldr	r3, [pc, #136]	; (8005724 <HAL_RCC_ClockConfig+0x1b8>)
 800569c:	683a      	ldr	r2, [r7, #0]
 800569e:	b2d2      	uxtb	r2, r2
 80056a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056a2:	4b20      	ldr	r3, [pc, #128]	; (8005724 <HAL_RCC_ClockConfig+0x1b8>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 0307 	and.w	r3, r3, #7
 80056aa:	683a      	ldr	r2, [r7, #0]
 80056ac:	429a      	cmp	r2, r3
 80056ae:	d001      	beq.n	80056b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	e032      	b.n	800571a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 0304 	and.w	r3, r3, #4
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d008      	beq.n	80056d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056c0:	4b19      	ldr	r3, [pc, #100]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	68db      	ldr	r3, [r3, #12]
 80056cc:	4916      	ldr	r1, [pc, #88]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80056ce:	4313      	orrs	r3, r2
 80056d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 0308 	and.w	r3, r3, #8
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d009      	beq.n	80056f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80056de:	4b12      	ldr	r3, [pc, #72]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	691b      	ldr	r3, [r3, #16]
 80056ea:	00db      	lsls	r3, r3, #3
 80056ec:	490e      	ldr	r1, [pc, #56]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80056ee:	4313      	orrs	r3, r2
 80056f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80056f2:	f000 f821 	bl	8005738 <HAL_RCC_GetSysClockFreq>
 80056f6:	4602      	mov	r2, r0
 80056f8:	4b0b      	ldr	r3, [pc, #44]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	091b      	lsrs	r3, r3, #4
 80056fe:	f003 030f 	and.w	r3, r3, #15
 8005702:	490a      	ldr	r1, [pc, #40]	; (800572c <HAL_RCC_ClockConfig+0x1c0>)
 8005704:	5ccb      	ldrb	r3, [r1, r3]
 8005706:	fa22 f303 	lsr.w	r3, r2, r3
 800570a:	4a09      	ldr	r2, [pc, #36]	; (8005730 <HAL_RCC_ClockConfig+0x1c4>)
 800570c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800570e:	4b09      	ldr	r3, [pc, #36]	; (8005734 <HAL_RCC_ClockConfig+0x1c8>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4618      	mov	r0, r3
 8005714:	f7fc fff6 	bl	8002704 <HAL_InitTick>

  return HAL_OK;
 8005718:	2300      	movs	r3, #0
}
 800571a:	4618      	mov	r0, r3
 800571c:	3710      	adds	r7, #16
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	40023c00 	.word	0x40023c00
 8005728:	40023800 	.word	0x40023800
 800572c:	0800fb44 	.word	0x0800fb44
 8005730:	20000000 	.word	0x20000000
 8005734:	20000004 	.word	0x20000004

08005738 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005738:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800573c:	b094      	sub	sp, #80	; 0x50
 800573e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005740:	2300      	movs	r3, #0
 8005742:	647b      	str	r3, [r7, #68]	; 0x44
 8005744:	2300      	movs	r3, #0
 8005746:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005748:	2300      	movs	r3, #0
 800574a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800574c:	2300      	movs	r3, #0
 800574e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005750:	4b79      	ldr	r3, [pc, #484]	; (8005938 <HAL_RCC_GetSysClockFreq+0x200>)
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	f003 030c 	and.w	r3, r3, #12
 8005758:	2b08      	cmp	r3, #8
 800575a:	d00d      	beq.n	8005778 <HAL_RCC_GetSysClockFreq+0x40>
 800575c:	2b08      	cmp	r3, #8
 800575e:	f200 80e1 	bhi.w	8005924 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005762:	2b00      	cmp	r3, #0
 8005764:	d002      	beq.n	800576c <HAL_RCC_GetSysClockFreq+0x34>
 8005766:	2b04      	cmp	r3, #4
 8005768:	d003      	beq.n	8005772 <HAL_RCC_GetSysClockFreq+0x3a>
 800576a:	e0db      	b.n	8005924 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800576c:	4b73      	ldr	r3, [pc, #460]	; (800593c <HAL_RCC_GetSysClockFreq+0x204>)
 800576e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005770:	e0db      	b.n	800592a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005772:	4b72      	ldr	r3, [pc, #456]	; (800593c <HAL_RCC_GetSysClockFreq+0x204>)
 8005774:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005776:	e0d8      	b.n	800592a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005778:	4b6f      	ldr	r3, [pc, #444]	; (8005938 <HAL_RCC_GetSysClockFreq+0x200>)
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005780:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005782:	4b6d      	ldr	r3, [pc, #436]	; (8005938 <HAL_RCC_GetSysClockFreq+0x200>)
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800578a:	2b00      	cmp	r3, #0
 800578c:	d063      	beq.n	8005856 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800578e:	4b6a      	ldr	r3, [pc, #424]	; (8005938 <HAL_RCC_GetSysClockFreq+0x200>)
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	099b      	lsrs	r3, r3, #6
 8005794:	2200      	movs	r2, #0
 8005796:	63bb      	str	r3, [r7, #56]	; 0x38
 8005798:	63fa      	str	r2, [r7, #60]	; 0x3c
 800579a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800579c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057a0:	633b      	str	r3, [r7, #48]	; 0x30
 80057a2:	2300      	movs	r3, #0
 80057a4:	637b      	str	r3, [r7, #52]	; 0x34
 80057a6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80057aa:	4622      	mov	r2, r4
 80057ac:	462b      	mov	r3, r5
 80057ae:	f04f 0000 	mov.w	r0, #0
 80057b2:	f04f 0100 	mov.w	r1, #0
 80057b6:	0159      	lsls	r1, r3, #5
 80057b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80057bc:	0150      	lsls	r0, r2, #5
 80057be:	4602      	mov	r2, r0
 80057c0:	460b      	mov	r3, r1
 80057c2:	4621      	mov	r1, r4
 80057c4:	1a51      	subs	r1, r2, r1
 80057c6:	6139      	str	r1, [r7, #16]
 80057c8:	4629      	mov	r1, r5
 80057ca:	eb63 0301 	sbc.w	r3, r3, r1
 80057ce:	617b      	str	r3, [r7, #20]
 80057d0:	f04f 0200 	mov.w	r2, #0
 80057d4:	f04f 0300 	mov.w	r3, #0
 80057d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80057dc:	4659      	mov	r1, fp
 80057de:	018b      	lsls	r3, r1, #6
 80057e0:	4651      	mov	r1, sl
 80057e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80057e6:	4651      	mov	r1, sl
 80057e8:	018a      	lsls	r2, r1, #6
 80057ea:	4651      	mov	r1, sl
 80057ec:	ebb2 0801 	subs.w	r8, r2, r1
 80057f0:	4659      	mov	r1, fp
 80057f2:	eb63 0901 	sbc.w	r9, r3, r1
 80057f6:	f04f 0200 	mov.w	r2, #0
 80057fa:	f04f 0300 	mov.w	r3, #0
 80057fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005802:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005806:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800580a:	4690      	mov	r8, r2
 800580c:	4699      	mov	r9, r3
 800580e:	4623      	mov	r3, r4
 8005810:	eb18 0303 	adds.w	r3, r8, r3
 8005814:	60bb      	str	r3, [r7, #8]
 8005816:	462b      	mov	r3, r5
 8005818:	eb49 0303 	adc.w	r3, r9, r3
 800581c:	60fb      	str	r3, [r7, #12]
 800581e:	f04f 0200 	mov.w	r2, #0
 8005822:	f04f 0300 	mov.w	r3, #0
 8005826:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800582a:	4629      	mov	r1, r5
 800582c:	028b      	lsls	r3, r1, #10
 800582e:	4621      	mov	r1, r4
 8005830:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005834:	4621      	mov	r1, r4
 8005836:	028a      	lsls	r2, r1, #10
 8005838:	4610      	mov	r0, r2
 800583a:	4619      	mov	r1, r3
 800583c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800583e:	2200      	movs	r2, #0
 8005840:	62bb      	str	r3, [r7, #40]	; 0x28
 8005842:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005844:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005848:	f7fb fa1e 	bl	8000c88 <__aeabi_uldivmod>
 800584c:	4602      	mov	r2, r0
 800584e:	460b      	mov	r3, r1
 8005850:	4613      	mov	r3, r2
 8005852:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005854:	e058      	b.n	8005908 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005856:	4b38      	ldr	r3, [pc, #224]	; (8005938 <HAL_RCC_GetSysClockFreq+0x200>)
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	099b      	lsrs	r3, r3, #6
 800585c:	2200      	movs	r2, #0
 800585e:	4618      	mov	r0, r3
 8005860:	4611      	mov	r1, r2
 8005862:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005866:	623b      	str	r3, [r7, #32]
 8005868:	2300      	movs	r3, #0
 800586a:	627b      	str	r3, [r7, #36]	; 0x24
 800586c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005870:	4642      	mov	r2, r8
 8005872:	464b      	mov	r3, r9
 8005874:	f04f 0000 	mov.w	r0, #0
 8005878:	f04f 0100 	mov.w	r1, #0
 800587c:	0159      	lsls	r1, r3, #5
 800587e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005882:	0150      	lsls	r0, r2, #5
 8005884:	4602      	mov	r2, r0
 8005886:	460b      	mov	r3, r1
 8005888:	4641      	mov	r1, r8
 800588a:	ebb2 0a01 	subs.w	sl, r2, r1
 800588e:	4649      	mov	r1, r9
 8005890:	eb63 0b01 	sbc.w	fp, r3, r1
 8005894:	f04f 0200 	mov.w	r2, #0
 8005898:	f04f 0300 	mov.w	r3, #0
 800589c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80058a0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80058a4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80058a8:	ebb2 040a 	subs.w	r4, r2, sl
 80058ac:	eb63 050b 	sbc.w	r5, r3, fp
 80058b0:	f04f 0200 	mov.w	r2, #0
 80058b4:	f04f 0300 	mov.w	r3, #0
 80058b8:	00eb      	lsls	r3, r5, #3
 80058ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80058be:	00e2      	lsls	r2, r4, #3
 80058c0:	4614      	mov	r4, r2
 80058c2:	461d      	mov	r5, r3
 80058c4:	4643      	mov	r3, r8
 80058c6:	18e3      	adds	r3, r4, r3
 80058c8:	603b      	str	r3, [r7, #0]
 80058ca:	464b      	mov	r3, r9
 80058cc:	eb45 0303 	adc.w	r3, r5, r3
 80058d0:	607b      	str	r3, [r7, #4]
 80058d2:	f04f 0200 	mov.w	r2, #0
 80058d6:	f04f 0300 	mov.w	r3, #0
 80058da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80058de:	4629      	mov	r1, r5
 80058e0:	028b      	lsls	r3, r1, #10
 80058e2:	4621      	mov	r1, r4
 80058e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80058e8:	4621      	mov	r1, r4
 80058ea:	028a      	lsls	r2, r1, #10
 80058ec:	4610      	mov	r0, r2
 80058ee:	4619      	mov	r1, r3
 80058f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80058f2:	2200      	movs	r2, #0
 80058f4:	61bb      	str	r3, [r7, #24]
 80058f6:	61fa      	str	r2, [r7, #28]
 80058f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058fc:	f7fb f9c4 	bl	8000c88 <__aeabi_uldivmod>
 8005900:	4602      	mov	r2, r0
 8005902:	460b      	mov	r3, r1
 8005904:	4613      	mov	r3, r2
 8005906:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005908:	4b0b      	ldr	r3, [pc, #44]	; (8005938 <HAL_RCC_GetSysClockFreq+0x200>)
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	0c1b      	lsrs	r3, r3, #16
 800590e:	f003 0303 	and.w	r3, r3, #3
 8005912:	3301      	adds	r3, #1
 8005914:	005b      	lsls	r3, r3, #1
 8005916:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005918:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800591a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800591c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005920:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005922:	e002      	b.n	800592a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005924:	4b05      	ldr	r3, [pc, #20]	; (800593c <HAL_RCC_GetSysClockFreq+0x204>)
 8005926:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005928:	bf00      	nop
    }
  }
  return sysclockfreq;
 800592a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800592c:	4618      	mov	r0, r3
 800592e:	3750      	adds	r7, #80	; 0x50
 8005930:	46bd      	mov	sp, r7
 8005932:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005936:	bf00      	nop
 8005938:	40023800 	.word	0x40023800
 800593c:	00f42400 	.word	0x00f42400

08005940 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005940:	b480      	push	{r7}
 8005942:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005944:	4b03      	ldr	r3, [pc, #12]	; (8005954 <HAL_RCC_GetHCLKFreq+0x14>)
 8005946:	681b      	ldr	r3, [r3, #0]
}
 8005948:	4618      	mov	r0, r3
 800594a:	46bd      	mov	sp, r7
 800594c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005950:	4770      	bx	lr
 8005952:	bf00      	nop
 8005954:	20000000 	.word	0x20000000

08005958 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b082      	sub	sp, #8
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d101      	bne.n	800596a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e041      	b.n	80059ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005970:	b2db      	uxtb	r3, r3
 8005972:	2b00      	cmp	r3, #0
 8005974:	d106      	bne.n	8005984 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2200      	movs	r2, #0
 800597a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f7fc fcb8 	bl	80022f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2202      	movs	r2, #2
 8005988:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	3304      	adds	r3, #4
 8005994:	4619      	mov	r1, r3
 8005996:	4610      	mov	r0, r2
 8005998:	f000 feb4 	bl	8006704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2201      	movs	r2, #1
 80059a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2201      	movs	r2, #1
 80059a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2201      	movs	r2, #1
 80059b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2201      	movs	r2, #1
 80059b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2201      	movs	r2, #1
 80059c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2201      	movs	r2, #1
 80059c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2201      	movs	r2, #1
 80059d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2201      	movs	r2, #1
 80059d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2201      	movs	r2, #1
 80059e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2201      	movs	r2, #1
 80059e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80059ec:	2300      	movs	r3, #0
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3708      	adds	r7, #8
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}

080059f6 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80059f6:	b580      	push	{r7, lr}
 80059f8:	b082      	sub	sp, #8
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d101      	bne.n	8005a08 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	e041      	b.n	8005a8c <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a0e:	b2db      	uxtb	r3, r3
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d106      	bne.n	8005a22 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f000 f839 	bl	8005a94 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2202      	movs	r2, #2
 8005a26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	3304      	adds	r3, #4
 8005a32:	4619      	mov	r1, r3
 8005a34:	4610      	mov	r0, r2
 8005a36:	f000 fe65 	bl	8006704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2201      	movs	r2, #1
 8005a46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2201      	movs	r2, #1
 8005a4e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2201      	movs	r2, #1
 8005a56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2201      	movs	r2, #1
 8005a66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2201      	movs	r2, #1
 8005a6e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2201      	movs	r2, #1
 8005a76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2201      	movs	r2, #1
 8005a86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3708      	adds	r7, #8
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}

08005a94 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b083      	sub	sp, #12
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005a9c:	bf00      	nop
 8005a9e:	370c      	adds	r7, #12
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr

08005aa8 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b084      	sub	sp, #16
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d104      	bne.n	8005ac2 <HAL_TIM_IC_Start+0x1a>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005abe:	b2db      	uxtb	r3, r3
 8005ac0:	e013      	b.n	8005aea <HAL_TIM_IC_Start+0x42>
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	2b04      	cmp	r3, #4
 8005ac6:	d104      	bne.n	8005ad2 <HAL_TIM_IC_Start+0x2a>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	e00b      	b.n	8005aea <HAL_TIM_IC_Start+0x42>
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	2b08      	cmp	r3, #8
 8005ad6:	d104      	bne.n	8005ae2 <HAL_TIM_IC_Start+0x3a>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005ade:	b2db      	uxtb	r3, r3
 8005ae0:	e003      	b.n	8005aea <HAL_TIM_IC_Start+0x42>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d104      	bne.n	8005afc <HAL_TIM_IC_Start+0x54>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005af8:	b2db      	uxtb	r3, r3
 8005afa:	e013      	b.n	8005b24 <HAL_TIM_IC_Start+0x7c>
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	2b04      	cmp	r3, #4
 8005b00:	d104      	bne.n	8005b0c <HAL_TIM_IC_Start+0x64>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	e00b      	b.n	8005b24 <HAL_TIM_IC_Start+0x7c>
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	2b08      	cmp	r3, #8
 8005b10:	d104      	bne.n	8005b1c <HAL_TIM_IC_Start+0x74>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005b18:	b2db      	uxtb	r3, r3
 8005b1a:	e003      	b.n	8005b24 <HAL_TIM_IC_Start+0x7c>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005b26:	7bfb      	ldrb	r3, [r7, #15]
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	d102      	bne.n	8005b32 <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005b2c:	7bbb      	ldrb	r3, [r7, #14]
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d001      	beq.n	8005b36 <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8005b32:	2301      	movs	r3, #1
 8005b34:	e081      	b.n	8005c3a <HAL_TIM_IC_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d104      	bne.n	8005b46 <HAL_TIM_IC_Start+0x9e>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2202      	movs	r2, #2
 8005b40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b44:	e013      	b.n	8005b6e <HAL_TIM_IC_Start+0xc6>
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	2b04      	cmp	r3, #4
 8005b4a:	d104      	bne.n	8005b56 <HAL_TIM_IC_Start+0xae>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2202      	movs	r2, #2
 8005b50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b54:	e00b      	b.n	8005b6e <HAL_TIM_IC_Start+0xc6>
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	2b08      	cmp	r3, #8
 8005b5a:	d104      	bne.n	8005b66 <HAL_TIM_IC_Start+0xbe>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2202      	movs	r2, #2
 8005b60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b64:	e003      	b.n	8005b6e <HAL_TIM_IC_Start+0xc6>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2202      	movs	r2, #2
 8005b6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d104      	bne.n	8005b7e <HAL_TIM_IC_Start+0xd6>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2202      	movs	r2, #2
 8005b78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b7c:	e013      	b.n	8005ba6 <HAL_TIM_IC_Start+0xfe>
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	2b04      	cmp	r3, #4
 8005b82:	d104      	bne.n	8005b8e <HAL_TIM_IC_Start+0xe6>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2202      	movs	r2, #2
 8005b88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005b8c:	e00b      	b.n	8005ba6 <HAL_TIM_IC_Start+0xfe>
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	2b08      	cmp	r3, #8
 8005b92:	d104      	bne.n	8005b9e <HAL_TIM_IC_Start+0xf6>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2202      	movs	r2, #2
 8005b98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b9c:	e003      	b.n	8005ba6 <HAL_TIM_IC_Start+0xfe>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2202      	movs	r2, #2
 8005ba2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	2201      	movs	r2, #1
 8005bac:	6839      	ldr	r1, [r7, #0]
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f001 f89e 	bl	8006cf0 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a22      	ldr	r2, [pc, #136]	; (8005c44 <HAL_TIM_IC_Start+0x19c>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d022      	beq.n	8005c04 <HAL_TIM_IC_Start+0x15c>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bc6:	d01d      	beq.n	8005c04 <HAL_TIM_IC_Start+0x15c>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a1e      	ldr	r2, [pc, #120]	; (8005c48 <HAL_TIM_IC_Start+0x1a0>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d018      	beq.n	8005c04 <HAL_TIM_IC_Start+0x15c>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a1d      	ldr	r2, [pc, #116]	; (8005c4c <HAL_TIM_IC_Start+0x1a4>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d013      	beq.n	8005c04 <HAL_TIM_IC_Start+0x15c>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a1b      	ldr	r2, [pc, #108]	; (8005c50 <HAL_TIM_IC_Start+0x1a8>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d00e      	beq.n	8005c04 <HAL_TIM_IC_Start+0x15c>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a1a      	ldr	r2, [pc, #104]	; (8005c54 <HAL_TIM_IC_Start+0x1ac>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d009      	beq.n	8005c04 <HAL_TIM_IC_Start+0x15c>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a18      	ldr	r2, [pc, #96]	; (8005c58 <HAL_TIM_IC_Start+0x1b0>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d004      	beq.n	8005c04 <HAL_TIM_IC_Start+0x15c>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a17      	ldr	r2, [pc, #92]	; (8005c5c <HAL_TIM_IC_Start+0x1b4>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d111      	bne.n	8005c28 <HAL_TIM_IC_Start+0x180>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	f003 0307 	and.w	r3, r3, #7
 8005c0e:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	2b06      	cmp	r3, #6
 8005c14:	d010      	beq.n	8005c38 <HAL_TIM_IC_Start+0x190>
    {
      __HAL_TIM_ENABLE(htim);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f042 0201 	orr.w	r2, r2, #1
 8005c24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c26:	e007      	b.n	8005c38 <HAL_TIM_IC_Start+0x190>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f042 0201 	orr.w	r2, r2, #1
 8005c36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c38:	2300      	movs	r3, #0
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3710      	adds	r7, #16
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
 8005c42:	bf00      	nop
 8005c44:	40010000 	.word	0x40010000
 8005c48:	40000400 	.word	0x40000400
 8005c4c:	40000800 	.word	0x40000800
 8005c50:	40000c00 	.word	0x40000c00
 8005c54:	40010400 	.word	0x40010400
 8005c58:	40014000 	.word	0x40014000
 8005c5c:	40001800 	.word	0x40001800

08005c60 <HAL_TIM_IC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b082      	sub	sp, #8
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
 8005c68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	6839      	ldr	r1, [r7, #0]
 8005c72:	4618      	mov	r0, r3
 8005c74:	f001 f83c 	bl	8006cf0 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	6a1a      	ldr	r2, [r3, #32]
 8005c7e:	f241 1311 	movw	r3, #4369	; 0x1111
 8005c82:	4013      	ands	r3, r2
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d10f      	bne.n	8005ca8 <HAL_TIM_IC_Stop+0x48>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	6a1a      	ldr	r2, [r3, #32]
 8005c8e:	f240 4344 	movw	r3, #1092	; 0x444
 8005c92:	4013      	ands	r3, r2
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d107      	bne.n	8005ca8 <HAL_TIM_IC_Stop+0x48>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	681a      	ldr	r2, [r3, #0]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f022 0201 	bic.w	r2, r2, #1
 8005ca6:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d104      	bne.n	8005cb8 <HAL_TIM_IC_Stop+0x58>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005cb6:	e013      	b.n	8005ce0 <HAL_TIM_IC_Stop+0x80>
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	2b04      	cmp	r3, #4
 8005cbc:	d104      	bne.n	8005cc8 <HAL_TIM_IC_Stop+0x68>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005cc6:	e00b      	b.n	8005ce0 <HAL_TIM_IC_Stop+0x80>
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	2b08      	cmp	r3, #8
 8005ccc:	d104      	bne.n	8005cd8 <HAL_TIM_IC_Stop+0x78>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005cd6:	e003      	b.n	8005ce0 <HAL_TIM_IC_Stop+0x80>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2201      	movs	r2, #1
 8005cdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d104      	bne.n	8005cf0 <HAL_TIM_IC_Stop+0x90>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005cee:	e013      	b.n	8005d18 <HAL_TIM_IC_Stop+0xb8>
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	2b04      	cmp	r3, #4
 8005cf4:	d104      	bne.n	8005d00 <HAL_TIM_IC_Stop+0xa0>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005cfe:	e00b      	b.n	8005d18 <HAL_TIM_IC_Stop+0xb8>
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	2b08      	cmp	r3, #8
 8005d04:	d104      	bne.n	8005d10 <HAL_TIM_IC_Stop+0xb0>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d0e:	e003      	b.n	8005d18 <HAL_TIM_IC_Stop+0xb8>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2201      	movs	r2, #1
 8005d14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8005d18:	2300      	movs	r3, #0
}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	3708      	adds	r7, #8
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}
	...

08005d24 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b084      	sub	sp, #16
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
 8005d2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d104      	bne.n	8005d42 <HAL_TIM_IC_Start_IT+0x1e>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d3e:	b2db      	uxtb	r3, r3
 8005d40:	e013      	b.n	8005d6a <HAL_TIM_IC_Start_IT+0x46>
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	2b04      	cmp	r3, #4
 8005d46:	d104      	bne.n	8005d52 <HAL_TIM_IC_Start_IT+0x2e>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005d4e:	b2db      	uxtb	r3, r3
 8005d50:	e00b      	b.n	8005d6a <HAL_TIM_IC_Start_IT+0x46>
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	2b08      	cmp	r3, #8
 8005d56:	d104      	bne.n	8005d62 <HAL_TIM_IC_Start_IT+0x3e>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005d5e:	b2db      	uxtb	r3, r3
 8005d60:	e003      	b.n	8005d6a <HAL_TIM_IC_Start_IT+0x46>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d104      	bne.n	8005d7c <HAL_TIM_IC_Start_IT+0x58>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005d78:	b2db      	uxtb	r3, r3
 8005d7a:	e013      	b.n	8005da4 <HAL_TIM_IC_Start_IT+0x80>
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	2b04      	cmp	r3, #4
 8005d80:	d104      	bne.n	8005d8c <HAL_TIM_IC_Start_IT+0x68>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	e00b      	b.n	8005da4 <HAL_TIM_IC_Start_IT+0x80>
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	2b08      	cmp	r3, #8
 8005d90:	d104      	bne.n	8005d9c <HAL_TIM_IC_Start_IT+0x78>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005d98:	b2db      	uxtb	r3, r3
 8005d9a:	e003      	b.n	8005da4 <HAL_TIM_IC_Start_IT+0x80>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005da2:	b2db      	uxtb	r3, r3
 8005da4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005da6:	7bbb      	ldrb	r3, [r7, #14]
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	d102      	bne.n	8005db2 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005dac:	7b7b      	ldrb	r3, [r7, #13]
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d001      	beq.n	8005db6 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	e0cc      	b.n	8005f50 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d104      	bne.n	8005dc6 <HAL_TIM_IC_Start_IT+0xa2>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2202      	movs	r2, #2
 8005dc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005dc4:	e013      	b.n	8005dee <HAL_TIM_IC_Start_IT+0xca>
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	2b04      	cmp	r3, #4
 8005dca:	d104      	bne.n	8005dd6 <HAL_TIM_IC_Start_IT+0xb2>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2202      	movs	r2, #2
 8005dd0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005dd4:	e00b      	b.n	8005dee <HAL_TIM_IC_Start_IT+0xca>
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	2b08      	cmp	r3, #8
 8005dda:	d104      	bne.n	8005de6 <HAL_TIM_IC_Start_IT+0xc2>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2202      	movs	r2, #2
 8005de0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005de4:	e003      	b.n	8005dee <HAL_TIM_IC_Start_IT+0xca>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2202      	movs	r2, #2
 8005dea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d104      	bne.n	8005dfe <HAL_TIM_IC_Start_IT+0xda>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2202      	movs	r2, #2
 8005df8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005dfc:	e013      	b.n	8005e26 <HAL_TIM_IC_Start_IT+0x102>
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	2b04      	cmp	r3, #4
 8005e02:	d104      	bne.n	8005e0e <HAL_TIM_IC_Start_IT+0xea>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2202      	movs	r2, #2
 8005e08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005e0c:	e00b      	b.n	8005e26 <HAL_TIM_IC_Start_IT+0x102>
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	2b08      	cmp	r3, #8
 8005e12:	d104      	bne.n	8005e1e <HAL_TIM_IC_Start_IT+0xfa>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2202      	movs	r2, #2
 8005e18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e1c:	e003      	b.n	8005e26 <HAL_TIM_IC_Start_IT+0x102>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2202      	movs	r2, #2
 8005e22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	2b0c      	cmp	r3, #12
 8005e2a:	d841      	bhi.n	8005eb0 <HAL_TIM_IC_Start_IT+0x18c>
 8005e2c:	a201      	add	r2, pc, #4	; (adr r2, 8005e34 <HAL_TIM_IC_Start_IT+0x110>)
 8005e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e32:	bf00      	nop
 8005e34:	08005e69 	.word	0x08005e69
 8005e38:	08005eb1 	.word	0x08005eb1
 8005e3c:	08005eb1 	.word	0x08005eb1
 8005e40:	08005eb1 	.word	0x08005eb1
 8005e44:	08005e7b 	.word	0x08005e7b
 8005e48:	08005eb1 	.word	0x08005eb1
 8005e4c:	08005eb1 	.word	0x08005eb1
 8005e50:	08005eb1 	.word	0x08005eb1
 8005e54:	08005e8d 	.word	0x08005e8d
 8005e58:	08005eb1 	.word	0x08005eb1
 8005e5c:	08005eb1 	.word	0x08005eb1
 8005e60:	08005eb1 	.word	0x08005eb1
 8005e64:	08005e9f 	.word	0x08005e9f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	68da      	ldr	r2, [r3, #12]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f042 0202 	orr.w	r2, r2, #2
 8005e76:	60da      	str	r2, [r3, #12]
      break;
 8005e78:	e01d      	b.n	8005eb6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	68da      	ldr	r2, [r3, #12]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f042 0204 	orr.w	r2, r2, #4
 8005e88:	60da      	str	r2, [r3, #12]
      break;
 8005e8a:	e014      	b.n	8005eb6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	68da      	ldr	r2, [r3, #12]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f042 0208 	orr.w	r2, r2, #8
 8005e9a:	60da      	str	r2, [r3, #12]
      break;
 8005e9c:	e00b      	b.n	8005eb6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	68da      	ldr	r2, [r3, #12]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f042 0210 	orr.w	r2, r2, #16
 8005eac:	60da      	str	r2, [r3, #12]
      break;
 8005eae:	e002      	b.n	8005eb6 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	73fb      	strb	r3, [r7, #15]
      break;
 8005eb4:	bf00      	nop
  }

  if (status == HAL_OK)
 8005eb6:	7bfb      	ldrb	r3, [r7, #15]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d148      	bne.n	8005f4e <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	6839      	ldr	r1, [r7, #0]
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f000 ff13 	bl	8006cf0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a22      	ldr	r2, [pc, #136]	; (8005f58 <HAL_TIM_IC_Start_IT+0x234>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d022      	beq.n	8005f1a <HAL_TIM_IC_Start_IT+0x1f6>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005edc:	d01d      	beq.n	8005f1a <HAL_TIM_IC_Start_IT+0x1f6>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a1e      	ldr	r2, [pc, #120]	; (8005f5c <HAL_TIM_IC_Start_IT+0x238>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d018      	beq.n	8005f1a <HAL_TIM_IC_Start_IT+0x1f6>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a1c      	ldr	r2, [pc, #112]	; (8005f60 <HAL_TIM_IC_Start_IT+0x23c>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d013      	beq.n	8005f1a <HAL_TIM_IC_Start_IT+0x1f6>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a1b      	ldr	r2, [pc, #108]	; (8005f64 <HAL_TIM_IC_Start_IT+0x240>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d00e      	beq.n	8005f1a <HAL_TIM_IC_Start_IT+0x1f6>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a19      	ldr	r2, [pc, #100]	; (8005f68 <HAL_TIM_IC_Start_IT+0x244>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d009      	beq.n	8005f1a <HAL_TIM_IC_Start_IT+0x1f6>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a18      	ldr	r2, [pc, #96]	; (8005f6c <HAL_TIM_IC_Start_IT+0x248>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d004      	beq.n	8005f1a <HAL_TIM_IC_Start_IT+0x1f6>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a16      	ldr	r2, [pc, #88]	; (8005f70 <HAL_TIM_IC_Start_IT+0x24c>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d111      	bne.n	8005f3e <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	f003 0307 	and.w	r3, r3, #7
 8005f24:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	2b06      	cmp	r3, #6
 8005f2a:	d010      	beq.n	8005f4e <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	681a      	ldr	r2, [r3, #0]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f042 0201 	orr.w	r2, r2, #1
 8005f3a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f3c:	e007      	b.n	8005f4e <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f042 0201 	orr.w	r2, r2, #1
 8005f4c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005f4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	3710      	adds	r7, #16
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	40010000 	.word	0x40010000
 8005f5c:	40000400 	.word	0x40000400
 8005f60:	40000800 	.word	0x40000800
 8005f64:	40000c00 	.word	0x40000c00
 8005f68:	40010400 	.word	0x40010400
 8005f6c:	40014000 	.word	0x40014000
 8005f70:	40001800 	.word	0x40001800

08005f74 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b084      	sub	sp, #16
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	2b0c      	cmp	r3, #12
 8005f86:	d841      	bhi.n	800600c <HAL_TIM_IC_Stop_IT+0x98>
 8005f88:	a201      	add	r2, pc, #4	; (adr r2, 8005f90 <HAL_TIM_IC_Stop_IT+0x1c>)
 8005f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f8e:	bf00      	nop
 8005f90:	08005fc5 	.word	0x08005fc5
 8005f94:	0800600d 	.word	0x0800600d
 8005f98:	0800600d 	.word	0x0800600d
 8005f9c:	0800600d 	.word	0x0800600d
 8005fa0:	08005fd7 	.word	0x08005fd7
 8005fa4:	0800600d 	.word	0x0800600d
 8005fa8:	0800600d 	.word	0x0800600d
 8005fac:	0800600d 	.word	0x0800600d
 8005fb0:	08005fe9 	.word	0x08005fe9
 8005fb4:	0800600d 	.word	0x0800600d
 8005fb8:	0800600d 	.word	0x0800600d
 8005fbc:	0800600d 	.word	0x0800600d
 8005fc0:	08005ffb 	.word	0x08005ffb
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	68da      	ldr	r2, [r3, #12]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f022 0202 	bic.w	r2, r2, #2
 8005fd2:	60da      	str	r2, [r3, #12]
      break;
 8005fd4:	e01d      	b.n	8006012 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	68da      	ldr	r2, [r3, #12]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f022 0204 	bic.w	r2, r2, #4
 8005fe4:	60da      	str	r2, [r3, #12]
      break;
 8005fe6:	e014      	b.n	8006012 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68da      	ldr	r2, [r3, #12]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f022 0208 	bic.w	r2, r2, #8
 8005ff6:	60da      	str	r2, [r3, #12]
      break;
 8005ff8:	e00b      	b.n	8006012 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	68da      	ldr	r2, [r3, #12]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f022 0210 	bic.w	r2, r2, #16
 8006008:	60da      	str	r2, [r3, #12]
      break;
 800600a:	e002      	b.n	8006012 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800600c:	2301      	movs	r3, #1
 800600e:	73fb      	strb	r3, [r7, #15]
      break;
 8006010:	bf00      	nop
  }

  if (status == HAL_OK)
 8006012:	7bfb      	ldrb	r3, [r7, #15]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d156      	bne.n	80060c6 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	2200      	movs	r2, #0
 800601e:	6839      	ldr	r1, [r7, #0]
 8006020:	4618      	mov	r0, r3
 8006022:	f000 fe65 	bl	8006cf0 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	6a1a      	ldr	r2, [r3, #32]
 800602c:	f241 1311 	movw	r3, #4369	; 0x1111
 8006030:	4013      	ands	r3, r2
 8006032:	2b00      	cmp	r3, #0
 8006034:	d10f      	bne.n	8006056 <HAL_TIM_IC_Stop_IT+0xe2>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	6a1a      	ldr	r2, [r3, #32]
 800603c:	f240 4344 	movw	r3, #1092	; 0x444
 8006040:	4013      	ands	r3, r2
 8006042:	2b00      	cmp	r3, #0
 8006044:	d107      	bne.n	8006056 <HAL_TIM_IC_Stop_IT+0xe2>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	681a      	ldr	r2, [r3, #0]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f022 0201 	bic.w	r2, r2, #1
 8006054:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d104      	bne.n	8006066 <HAL_TIM_IC_Stop_IT+0xf2>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2201      	movs	r2, #1
 8006060:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006064:	e013      	b.n	800608e <HAL_TIM_IC_Stop_IT+0x11a>
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	2b04      	cmp	r3, #4
 800606a:	d104      	bne.n	8006076 <HAL_TIM_IC_Stop_IT+0x102>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2201      	movs	r2, #1
 8006070:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006074:	e00b      	b.n	800608e <HAL_TIM_IC_Stop_IT+0x11a>
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	2b08      	cmp	r3, #8
 800607a:	d104      	bne.n	8006086 <HAL_TIM_IC_Stop_IT+0x112>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2201      	movs	r2, #1
 8006080:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006084:	e003      	b.n	800608e <HAL_TIM_IC_Stop_IT+0x11a>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2201      	movs	r2, #1
 800608a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d104      	bne.n	800609e <HAL_TIM_IC_Stop_IT+0x12a>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2201      	movs	r2, #1
 8006098:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800609c:	e013      	b.n	80060c6 <HAL_TIM_IC_Stop_IT+0x152>
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	2b04      	cmp	r3, #4
 80060a2:	d104      	bne.n	80060ae <HAL_TIM_IC_Stop_IT+0x13a>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80060ac:	e00b      	b.n	80060c6 <HAL_TIM_IC_Stop_IT+0x152>
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	2b08      	cmp	r3, #8
 80060b2:	d104      	bne.n	80060be <HAL_TIM_IC_Stop_IT+0x14a>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80060bc:	e003      	b.n	80060c6 <HAL_TIM_IC_Stop_IT+0x152>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2201      	movs	r2, #1
 80060c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Return function status */
  return status;
 80060c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	3710      	adds	r7, #16
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}

080060d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b082      	sub	sp, #8
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	691b      	ldr	r3, [r3, #16]
 80060de:	f003 0302 	and.w	r3, r3, #2
 80060e2:	2b02      	cmp	r3, #2
 80060e4:	d122      	bne.n	800612c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	68db      	ldr	r3, [r3, #12]
 80060ec:	f003 0302 	and.w	r3, r3, #2
 80060f0:	2b02      	cmp	r3, #2
 80060f2:	d11b      	bne.n	800612c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f06f 0202 	mvn.w	r2, #2
 80060fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2201      	movs	r2, #1
 8006102:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	699b      	ldr	r3, [r3, #24]
 800610a:	f003 0303 	and.w	r3, r3, #3
 800610e:	2b00      	cmp	r3, #0
 8006110:	d003      	beq.n	800611a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f7fb f98e 	bl	8001434 <HAL_TIM_IC_CaptureCallback>
 8006118:	e005      	b.n	8006126 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	f000 fad4 	bl	80066c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	f000 fadb 	bl	80066dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2200      	movs	r2, #0
 800612a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	691b      	ldr	r3, [r3, #16]
 8006132:	f003 0304 	and.w	r3, r3, #4
 8006136:	2b04      	cmp	r3, #4
 8006138:	d122      	bne.n	8006180 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	68db      	ldr	r3, [r3, #12]
 8006140:	f003 0304 	and.w	r3, r3, #4
 8006144:	2b04      	cmp	r3, #4
 8006146:	d11b      	bne.n	8006180 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f06f 0204 	mvn.w	r2, #4
 8006150:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2202      	movs	r2, #2
 8006156:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	699b      	ldr	r3, [r3, #24]
 800615e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006162:	2b00      	cmp	r3, #0
 8006164:	d003      	beq.n	800616e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f7fb f964 	bl	8001434 <HAL_TIM_IC_CaptureCallback>
 800616c:	e005      	b.n	800617a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f000 faaa 	bl	80066c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f000 fab1 	bl	80066dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	691b      	ldr	r3, [r3, #16]
 8006186:	f003 0308 	and.w	r3, r3, #8
 800618a:	2b08      	cmp	r3, #8
 800618c:	d122      	bne.n	80061d4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	f003 0308 	and.w	r3, r3, #8
 8006198:	2b08      	cmp	r3, #8
 800619a:	d11b      	bne.n	80061d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f06f 0208 	mvn.w	r2, #8
 80061a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2204      	movs	r2, #4
 80061aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	69db      	ldr	r3, [r3, #28]
 80061b2:	f003 0303 	and.w	r3, r3, #3
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d003      	beq.n	80061c2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f7fb f93a 	bl	8001434 <HAL_TIM_IC_CaptureCallback>
 80061c0:	e005      	b.n	80061ce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f000 fa80 	bl	80066c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061c8:	6878      	ldr	r0, [r7, #4]
 80061ca:	f000 fa87 	bl	80066dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2200      	movs	r2, #0
 80061d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	691b      	ldr	r3, [r3, #16]
 80061da:	f003 0310 	and.w	r3, r3, #16
 80061de:	2b10      	cmp	r3, #16
 80061e0:	d122      	bne.n	8006228 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	f003 0310 	and.w	r3, r3, #16
 80061ec:	2b10      	cmp	r3, #16
 80061ee:	d11b      	bne.n	8006228 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f06f 0210 	mvn.w	r2, #16
 80061f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2208      	movs	r2, #8
 80061fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	69db      	ldr	r3, [r3, #28]
 8006206:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800620a:	2b00      	cmp	r3, #0
 800620c:	d003      	beq.n	8006216 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f7fb f910 	bl	8001434 <HAL_TIM_IC_CaptureCallback>
 8006214:	e005      	b.n	8006222 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f000 fa56 	bl	80066c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f000 fa5d 	bl	80066dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2200      	movs	r2, #0
 8006226:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	f003 0301 	and.w	r3, r3, #1
 8006232:	2b01      	cmp	r3, #1
 8006234:	d10e      	bne.n	8006254 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	68db      	ldr	r3, [r3, #12]
 800623c:	f003 0301 	and.w	r3, r3, #1
 8006240:	2b01      	cmp	r3, #1
 8006242:	d107      	bne.n	8006254 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f06f 0201 	mvn.w	r2, #1
 800624c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f000 fa30 	bl	80066b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	691b      	ldr	r3, [r3, #16]
 800625a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800625e:	2b80      	cmp	r3, #128	; 0x80
 8006260:	d10e      	bne.n	8006280 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	68db      	ldr	r3, [r3, #12]
 8006268:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800626c:	2b80      	cmp	r3, #128	; 0x80
 800626e:	d107      	bne.n	8006280 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006278:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 fde4 	bl	8006e48 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	691b      	ldr	r3, [r3, #16]
 8006286:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800628a:	2b40      	cmp	r3, #64	; 0x40
 800628c:	d10e      	bne.n	80062ac <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006298:	2b40      	cmp	r3, #64	; 0x40
 800629a:	d107      	bne.n	80062ac <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80062a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f000 fa22 	bl	80066f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	691b      	ldr	r3, [r3, #16]
 80062b2:	f003 0320 	and.w	r3, r3, #32
 80062b6:	2b20      	cmp	r3, #32
 80062b8:	d10e      	bne.n	80062d8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	68db      	ldr	r3, [r3, #12]
 80062c0:	f003 0320 	and.w	r3, r3, #32
 80062c4:	2b20      	cmp	r3, #32
 80062c6:	d107      	bne.n	80062d8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f06f 0220 	mvn.w	r2, #32
 80062d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f000 fdae 	bl	8006e34 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80062d8:	bf00      	nop
 80062da:	3708      	adds	r7, #8
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}

080062e0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b086      	sub	sp, #24
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	60f8      	str	r0, [r7, #12]
 80062e8:	60b9      	str	r1, [r7, #8]
 80062ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80062ec:	2300      	movs	r3, #0
 80062ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d101      	bne.n	80062fe <HAL_TIM_IC_ConfigChannel+0x1e>
 80062fa:	2302      	movs	r3, #2
 80062fc:	e088      	b.n	8006410 <HAL_TIM_IC_ConfigChannel+0x130>
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2201      	movs	r2, #1
 8006302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d11b      	bne.n	8006344 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	6818      	ldr	r0, [r3, #0]
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	6819      	ldr	r1, [r3, #0]
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	685a      	ldr	r2, [r3, #4]
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	68db      	ldr	r3, [r3, #12]
 800631c:	f000 fb24 	bl	8006968 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	699a      	ldr	r2, [r3, #24]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f022 020c 	bic.w	r2, r2, #12
 800632e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	6999      	ldr	r1, [r3, #24]
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	689a      	ldr	r2, [r3, #8]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	430a      	orrs	r2, r1
 8006340:	619a      	str	r2, [r3, #24]
 8006342:	e060      	b.n	8006406 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2b04      	cmp	r3, #4
 8006348:	d11c      	bne.n	8006384 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6818      	ldr	r0, [r3, #0]
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	6819      	ldr	r1, [r3, #0]
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	685a      	ldr	r2, [r3, #4]
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	68db      	ldr	r3, [r3, #12]
 800635a:	f000 fba8 	bl	8006aae <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	699a      	ldr	r2, [r3, #24]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800636c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	6999      	ldr	r1, [r3, #24]
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	021a      	lsls	r2, r3, #8
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	430a      	orrs	r2, r1
 8006380:	619a      	str	r2, [r3, #24]
 8006382:	e040      	b.n	8006406 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2b08      	cmp	r3, #8
 8006388:	d11b      	bne.n	80063c2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	6818      	ldr	r0, [r3, #0]
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	6819      	ldr	r1, [r3, #0]
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	685a      	ldr	r2, [r3, #4]
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	68db      	ldr	r3, [r3, #12]
 800639a:	f000 fbf5 	bl	8006b88 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	69da      	ldr	r2, [r3, #28]
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f022 020c 	bic.w	r2, r2, #12
 80063ac:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	69d9      	ldr	r1, [r3, #28]
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	689a      	ldr	r2, [r3, #8]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	430a      	orrs	r2, r1
 80063be:	61da      	str	r2, [r3, #28]
 80063c0:	e021      	b.n	8006406 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2b0c      	cmp	r3, #12
 80063c6:	d11c      	bne.n	8006402 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	6818      	ldr	r0, [r3, #0]
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	6819      	ldr	r1, [r3, #0]
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	685a      	ldr	r2, [r3, #4]
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	f000 fc12 	bl	8006c00 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	69da      	ldr	r2, [r3, #28]
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80063ea:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	69d9      	ldr	r1, [r3, #28]
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	021a      	lsls	r2, r3, #8
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	430a      	orrs	r2, r1
 80063fe:	61da      	str	r2, [r3, #28]
 8006400:	e001      	b.n	8006406 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006402:	2301      	movs	r3, #1
 8006404:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2200      	movs	r2, #0
 800640a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800640e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006410:	4618      	mov	r0, r3
 8006412:	3718      	adds	r7, #24
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}

08006418 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b084      	sub	sp, #16
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
 8006420:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006422:	2300      	movs	r3, #0
 8006424:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800642c:	2b01      	cmp	r3, #1
 800642e:	d101      	bne.n	8006434 <HAL_TIM_ConfigClockSource+0x1c>
 8006430:	2302      	movs	r3, #2
 8006432:	e0b4      	b.n	800659e <HAL_TIM_ConfigClockSource+0x186>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2201      	movs	r2, #1
 8006438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2202      	movs	r2, #2
 8006440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	689b      	ldr	r3, [r3, #8]
 800644a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006452:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800645a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68ba      	ldr	r2, [r7, #8]
 8006462:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800646c:	d03e      	beq.n	80064ec <HAL_TIM_ConfigClockSource+0xd4>
 800646e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006472:	f200 8087 	bhi.w	8006584 <HAL_TIM_ConfigClockSource+0x16c>
 8006476:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800647a:	f000 8086 	beq.w	800658a <HAL_TIM_ConfigClockSource+0x172>
 800647e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006482:	d87f      	bhi.n	8006584 <HAL_TIM_ConfigClockSource+0x16c>
 8006484:	2b70      	cmp	r3, #112	; 0x70
 8006486:	d01a      	beq.n	80064be <HAL_TIM_ConfigClockSource+0xa6>
 8006488:	2b70      	cmp	r3, #112	; 0x70
 800648a:	d87b      	bhi.n	8006584 <HAL_TIM_ConfigClockSource+0x16c>
 800648c:	2b60      	cmp	r3, #96	; 0x60
 800648e:	d050      	beq.n	8006532 <HAL_TIM_ConfigClockSource+0x11a>
 8006490:	2b60      	cmp	r3, #96	; 0x60
 8006492:	d877      	bhi.n	8006584 <HAL_TIM_ConfigClockSource+0x16c>
 8006494:	2b50      	cmp	r3, #80	; 0x50
 8006496:	d03c      	beq.n	8006512 <HAL_TIM_ConfigClockSource+0xfa>
 8006498:	2b50      	cmp	r3, #80	; 0x50
 800649a:	d873      	bhi.n	8006584 <HAL_TIM_ConfigClockSource+0x16c>
 800649c:	2b40      	cmp	r3, #64	; 0x40
 800649e:	d058      	beq.n	8006552 <HAL_TIM_ConfigClockSource+0x13a>
 80064a0:	2b40      	cmp	r3, #64	; 0x40
 80064a2:	d86f      	bhi.n	8006584 <HAL_TIM_ConfigClockSource+0x16c>
 80064a4:	2b30      	cmp	r3, #48	; 0x30
 80064a6:	d064      	beq.n	8006572 <HAL_TIM_ConfigClockSource+0x15a>
 80064a8:	2b30      	cmp	r3, #48	; 0x30
 80064aa:	d86b      	bhi.n	8006584 <HAL_TIM_ConfigClockSource+0x16c>
 80064ac:	2b20      	cmp	r3, #32
 80064ae:	d060      	beq.n	8006572 <HAL_TIM_ConfigClockSource+0x15a>
 80064b0:	2b20      	cmp	r3, #32
 80064b2:	d867      	bhi.n	8006584 <HAL_TIM_ConfigClockSource+0x16c>
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d05c      	beq.n	8006572 <HAL_TIM_ConfigClockSource+0x15a>
 80064b8:	2b10      	cmp	r3, #16
 80064ba:	d05a      	beq.n	8006572 <HAL_TIM_ConfigClockSource+0x15a>
 80064bc:	e062      	b.n	8006584 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6818      	ldr	r0, [r3, #0]
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	6899      	ldr	r1, [r3, #8]
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	685a      	ldr	r2, [r3, #4]
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	68db      	ldr	r3, [r3, #12]
 80064ce:	f000 fbef 	bl	8006cb0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	689b      	ldr	r3, [r3, #8]
 80064d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80064e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	68ba      	ldr	r2, [r7, #8]
 80064e8:	609a      	str	r2, [r3, #8]
      break;
 80064ea:	e04f      	b.n	800658c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6818      	ldr	r0, [r3, #0]
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	6899      	ldr	r1, [r3, #8]
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	685a      	ldr	r2, [r3, #4]
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	68db      	ldr	r3, [r3, #12]
 80064fc:	f000 fbd8 	bl	8006cb0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	689a      	ldr	r2, [r3, #8]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800650e:	609a      	str	r2, [r3, #8]
      break;
 8006510:	e03c      	b.n	800658c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6818      	ldr	r0, [r3, #0]
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	6859      	ldr	r1, [r3, #4]
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	68db      	ldr	r3, [r3, #12]
 800651e:	461a      	mov	r2, r3
 8006520:	f000 fa96 	bl	8006a50 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	2150      	movs	r1, #80	; 0x50
 800652a:	4618      	mov	r0, r3
 800652c:	f000 fba5 	bl	8006c7a <TIM_ITRx_SetConfig>
      break;
 8006530:	e02c      	b.n	800658c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6818      	ldr	r0, [r3, #0]
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	6859      	ldr	r1, [r3, #4]
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	68db      	ldr	r3, [r3, #12]
 800653e:	461a      	mov	r2, r3
 8006540:	f000 faf2 	bl	8006b28 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	2160      	movs	r1, #96	; 0x60
 800654a:	4618      	mov	r0, r3
 800654c:	f000 fb95 	bl	8006c7a <TIM_ITRx_SetConfig>
      break;
 8006550:	e01c      	b.n	800658c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6818      	ldr	r0, [r3, #0]
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	6859      	ldr	r1, [r3, #4]
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	68db      	ldr	r3, [r3, #12]
 800655e:	461a      	mov	r2, r3
 8006560:	f000 fa76 	bl	8006a50 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	2140      	movs	r1, #64	; 0x40
 800656a:	4618      	mov	r0, r3
 800656c:	f000 fb85 	bl	8006c7a <TIM_ITRx_SetConfig>
      break;
 8006570:	e00c      	b.n	800658c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681a      	ldr	r2, [r3, #0]
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4619      	mov	r1, r3
 800657c:	4610      	mov	r0, r2
 800657e:	f000 fb7c 	bl	8006c7a <TIM_ITRx_SetConfig>
      break;
 8006582:	e003      	b.n	800658c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	73fb      	strb	r3, [r7, #15]
      break;
 8006588:	e000      	b.n	800658c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800658a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2201      	movs	r2, #1
 8006590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2200      	movs	r2, #0
 8006598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800659c:	7bfb      	ldrb	r3, [r7, #15]
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3710      	adds	r7, #16
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}

080065a6 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80065a6:	b580      	push	{r7, lr}
 80065a8:	b082      	sub	sp, #8
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
 80065ae:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d101      	bne.n	80065be <HAL_TIM_SlaveConfigSynchro+0x18>
 80065ba:	2302      	movs	r3, #2
 80065bc:	e031      	b.n	8006622 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2201      	movs	r2, #1
 80065c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2202      	movs	r2, #2
 80065ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80065ce:	6839      	ldr	r1, [r7, #0]
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f000 f937 	bl	8006844 <TIM_SlaveTimer_SetConfig>
 80065d6:	4603      	mov	r3, r0
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d009      	beq.n	80065f0 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2201      	movs	r2, #1
 80065e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2200      	movs	r2, #0
 80065e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80065ec:	2301      	movs	r3, #1
 80065ee:	e018      	b.n	8006622 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	68da      	ldr	r2, [r3, #12]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065fe:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	68da      	ldr	r2, [r3, #12]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800660e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2201      	movs	r2, #1
 8006614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2200      	movs	r2, #0
 800661c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006620:	2300      	movs	r3, #0
}
 8006622:	4618      	mov	r0, r3
 8006624:	3708      	adds	r7, #8
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}
	...

0800662c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800662c:	b480      	push	{r7}
 800662e:	b085      	sub	sp, #20
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
 8006634:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006636:	2300      	movs	r3, #0
 8006638:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	2b0c      	cmp	r3, #12
 800663e:	d831      	bhi.n	80066a4 <HAL_TIM_ReadCapturedValue+0x78>
 8006640:	a201      	add	r2, pc, #4	; (adr r2, 8006648 <HAL_TIM_ReadCapturedValue+0x1c>)
 8006642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006646:	bf00      	nop
 8006648:	0800667d 	.word	0x0800667d
 800664c:	080066a5 	.word	0x080066a5
 8006650:	080066a5 	.word	0x080066a5
 8006654:	080066a5 	.word	0x080066a5
 8006658:	08006687 	.word	0x08006687
 800665c:	080066a5 	.word	0x080066a5
 8006660:	080066a5 	.word	0x080066a5
 8006664:	080066a5 	.word	0x080066a5
 8006668:	08006691 	.word	0x08006691
 800666c:	080066a5 	.word	0x080066a5
 8006670:	080066a5 	.word	0x080066a5
 8006674:	080066a5 	.word	0x080066a5
 8006678:	0800669b 	.word	0x0800669b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006682:	60fb      	str	r3, [r7, #12]

      break;
 8006684:	e00f      	b.n	80066a6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800668c:	60fb      	str	r3, [r7, #12]

      break;
 800668e:	e00a      	b.n	80066a6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006696:	60fb      	str	r3, [r7, #12]

      break;
 8006698:	e005      	b.n	80066a6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066a0:	60fb      	str	r3, [r7, #12]

      break;
 80066a2:	e000      	b.n	80066a6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80066a4:	bf00      	nop
  }

  return tmpreg;
 80066a6:	68fb      	ldr	r3, [r7, #12]
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3714      	adds	r7, #20
 80066ac:	46bd      	mov	sp, r7
 80066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b2:	4770      	bx	lr

080066b4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b083      	sub	sp, #12
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80066bc:	bf00      	nop
 80066be:	370c      	adds	r7, #12
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr

080066c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b083      	sub	sp, #12
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80066d0:	bf00      	nop
 80066d2:	370c      	adds	r7, #12
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr

080066dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80066dc:	b480      	push	{r7}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80066e4:	bf00      	nop
 80066e6:	370c      	adds	r7, #12
 80066e8:	46bd      	mov	sp, r7
 80066ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ee:	4770      	bx	lr

080066f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b083      	sub	sp, #12
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80066f8:	bf00      	nop
 80066fa:	370c      	adds	r7, #12
 80066fc:	46bd      	mov	sp, r7
 80066fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006702:	4770      	bx	lr

08006704 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006704:	b480      	push	{r7}
 8006706:	b085      	sub	sp, #20
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	4a40      	ldr	r2, [pc, #256]	; (8006818 <TIM_Base_SetConfig+0x114>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d013      	beq.n	8006744 <TIM_Base_SetConfig+0x40>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006722:	d00f      	beq.n	8006744 <TIM_Base_SetConfig+0x40>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	4a3d      	ldr	r2, [pc, #244]	; (800681c <TIM_Base_SetConfig+0x118>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d00b      	beq.n	8006744 <TIM_Base_SetConfig+0x40>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	4a3c      	ldr	r2, [pc, #240]	; (8006820 <TIM_Base_SetConfig+0x11c>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d007      	beq.n	8006744 <TIM_Base_SetConfig+0x40>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	4a3b      	ldr	r2, [pc, #236]	; (8006824 <TIM_Base_SetConfig+0x120>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d003      	beq.n	8006744 <TIM_Base_SetConfig+0x40>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	4a3a      	ldr	r2, [pc, #232]	; (8006828 <TIM_Base_SetConfig+0x124>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d108      	bne.n	8006756 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800674a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	68fa      	ldr	r2, [r7, #12]
 8006752:	4313      	orrs	r3, r2
 8006754:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	4a2f      	ldr	r2, [pc, #188]	; (8006818 <TIM_Base_SetConfig+0x114>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d02b      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006764:	d027      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	4a2c      	ldr	r2, [pc, #176]	; (800681c <TIM_Base_SetConfig+0x118>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d023      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	4a2b      	ldr	r2, [pc, #172]	; (8006820 <TIM_Base_SetConfig+0x11c>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d01f      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	4a2a      	ldr	r2, [pc, #168]	; (8006824 <TIM_Base_SetConfig+0x120>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d01b      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	4a29      	ldr	r2, [pc, #164]	; (8006828 <TIM_Base_SetConfig+0x124>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d017      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	4a28      	ldr	r2, [pc, #160]	; (800682c <TIM_Base_SetConfig+0x128>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d013      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	4a27      	ldr	r2, [pc, #156]	; (8006830 <TIM_Base_SetConfig+0x12c>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d00f      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	4a26      	ldr	r2, [pc, #152]	; (8006834 <TIM_Base_SetConfig+0x130>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d00b      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	4a25      	ldr	r2, [pc, #148]	; (8006838 <TIM_Base_SetConfig+0x134>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d007      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	4a24      	ldr	r2, [pc, #144]	; (800683c <TIM_Base_SetConfig+0x138>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d003      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	4a23      	ldr	r2, [pc, #140]	; (8006840 <TIM_Base_SetConfig+0x13c>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d108      	bne.n	80067c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	68db      	ldr	r3, [r3, #12]
 80067c2:	68fa      	ldr	r2, [r7, #12]
 80067c4:	4313      	orrs	r3, r2
 80067c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	695b      	ldr	r3, [r3, #20]
 80067d2:	4313      	orrs	r3, r2
 80067d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	68fa      	ldr	r2, [r7, #12]
 80067da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	689a      	ldr	r2, [r3, #8]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	681a      	ldr	r2, [r3, #0]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	4a0a      	ldr	r2, [pc, #40]	; (8006818 <TIM_Base_SetConfig+0x114>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d003      	beq.n	80067fc <TIM_Base_SetConfig+0xf8>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	4a0c      	ldr	r2, [pc, #48]	; (8006828 <TIM_Base_SetConfig+0x124>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d103      	bne.n	8006804 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	691a      	ldr	r2, [r3, #16]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2201      	movs	r2, #1
 8006808:	615a      	str	r2, [r3, #20]
}
 800680a:	bf00      	nop
 800680c:	3714      	adds	r7, #20
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr
 8006816:	bf00      	nop
 8006818:	40010000 	.word	0x40010000
 800681c:	40000400 	.word	0x40000400
 8006820:	40000800 	.word	0x40000800
 8006824:	40000c00 	.word	0x40000c00
 8006828:	40010400 	.word	0x40010400
 800682c:	40014000 	.word	0x40014000
 8006830:	40014400 	.word	0x40014400
 8006834:	40014800 	.word	0x40014800
 8006838:	40001800 	.word	0x40001800
 800683c:	40001c00 	.word	0x40001c00
 8006840:	40002000 	.word	0x40002000

08006844 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b086      	sub	sp, #24
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
 800684c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800684e:	2300      	movs	r3, #0
 8006850:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006860:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	693a      	ldr	r2, [r7, #16]
 8006868:	4313      	orrs	r3, r2
 800686a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	f023 0307 	bic.w	r3, r3, #7
 8006872:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	693a      	ldr	r2, [r7, #16]
 800687a:	4313      	orrs	r3, r2
 800687c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	693a      	ldr	r2, [r7, #16]
 8006884:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	2b70      	cmp	r3, #112	; 0x70
 800688c:	d01a      	beq.n	80068c4 <TIM_SlaveTimer_SetConfig+0x80>
 800688e:	2b70      	cmp	r3, #112	; 0x70
 8006890:	d860      	bhi.n	8006954 <TIM_SlaveTimer_SetConfig+0x110>
 8006892:	2b60      	cmp	r3, #96	; 0x60
 8006894:	d054      	beq.n	8006940 <TIM_SlaveTimer_SetConfig+0xfc>
 8006896:	2b60      	cmp	r3, #96	; 0x60
 8006898:	d85c      	bhi.n	8006954 <TIM_SlaveTimer_SetConfig+0x110>
 800689a:	2b50      	cmp	r3, #80	; 0x50
 800689c:	d046      	beq.n	800692c <TIM_SlaveTimer_SetConfig+0xe8>
 800689e:	2b50      	cmp	r3, #80	; 0x50
 80068a0:	d858      	bhi.n	8006954 <TIM_SlaveTimer_SetConfig+0x110>
 80068a2:	2b40      	cmp	r3, #64	; 0x40
 80068a4:	d019      	beq.n	80068da <TIM_SlaveTimer_SetConfig+0x96>
 80068a6:	2b40      	cmp	r3, #64	; 0x40
 80068a8:	d854      	bhi.n	8006954 <TIM_SlaveTimer_SetConfig+0x110>
 80068aa:	2b30      	cmp	r3, #48	; 0x30
 80068ac:	d055      	beq.n	800695a <TIM_SlaveTimer_SetConfig+0x116>
 80068ae:	2b30      	cmp	r3, #48	; 0x30
 80068b0:	d850      	bhi.n	8006954 <TIM_SlaveTimer_SetConfig+0x110>
 80068b2:	2b20      	cmp	r3, #32
 80068b4:	d051      	beq.n	800695a <TIM_SlaveTimer_SetConfig+0x116>
 80068b6:	2b20      	cmp	r3, #32
 80068b8:	d84c      	bhi.n	8006954 <TIM_SlaveTimer_SetConfig+0x110>
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d04d      	beq.n	800695a <TIM_SlaveTimer_SetConfig+0x116>
 80068be:	2b10      	cmp	r3, #16
 80068c0:	d04b      	beq.n	800695a <TIM_SlaveTimer_SetConfig+0x116>
 80068c2:	e047      	b.n	8006954 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6818      	ldr	r0, [r3, #0]
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	68d9      	ldr	r1, [r3, #12]
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	689a      	ldr	r2, [r3, #8]
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	691b      	ldr	r3, [r3, #16]
 80068d4:	f000 f9ec 	bl	8006cb0 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 80068d8:	e040      	b.n	800695c <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	2b05      	cmp	r3, #5
 80068e0:	d101      	bne.n	80068e6 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	e03b      	b.n	800695e <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	6a1b      	ldr	r3, [r3, #32]
 80068ec:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	6a1a      	ldr	r2, [r3, #32]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f022 0201 	bic.w	r2, r2, #1
 80068fc:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	699b      	ldr	r3, [r3, #24]
 8006904:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800690c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	691b      	ldr	r3, [r3, #16]
 8006912:	011b      	lsls	r3, r3, #4
 8006914:	68ba      	ldr	r2, [r7, #8]
 8006916:	4313      	orrs	r3, r2
 8006918:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	68ba      	ldr	r2, [r7, #8]
 8006920:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	68fa      	ldr	r2, [r7, #12]
 8006928:	621a      	str	r2, [r3, #32]
      break;
 800692a:	e017      	b.n	800695c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6818      	ldr	r0, [r3, #0]
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	6899      	ldr	r1, [r3, #8]
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	691b      	ldr	r3, [r3, #16]
 8006938:	461a      	mov	r2, r3
 800693a:	f000 f889 	bl	8006a50 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800693e:	e00d      	b.n	800695c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6818      	ldr	r0, [r3, #0]
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	6899      	ldr	r1, [r3, #8]
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	691b      	ldr	r3, [r3, #16]
 800694c:	461a      	mov	r2, r3
 800694e:	f000 f8eb 	bl	8006b28 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8006952:	e003      	b.n	800695c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006954:	2301      	movs	r3, #1
 8006956:	75fb      	strb	r3, [r7, #23]
      break;
 8006958:	e000      	b.n	800695c <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800695a:	bf00      	nop
  }

  return status;
 800695c:	7dfb      	ldrb	r3, [r7, #23]
}
 800695e:	4618      	mov	r0, r3
 8006960:	3718      	adds	r7, #24
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}
	...

08006968 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006968:	b480      	push	{r7}
 800696a:	b087      	sub	sp, #28
 800696c:	af00      	add	r7, sp, #0
 800696e:	60f8      	str	r0, [r7, #12]
 8006970:	60b9      	str	r1, [r7, #8]
 8006972:	607a      	str	r2, [r7, #4]
 8006974:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	6a1b      	ldr	r3, [r3, #32]
 800697a:	f023 0201 	bic.w	r2, r3, #1
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	699b      	ldr	r3, [r3, #24]
 8006986:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	6a1b      	ldr	r3, [r3, #32]
 800698c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	4a28      	ldr	r2, [pc, #160]	; (8006a34 <TIM_TI1_SetConfig+0xcc>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d01b      	beq.n	80069ce <TIM_TI1_SetConfig+0x66>
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800699c:	d017      	beq.n	80069ce <TIM_TI1_SetConfig+0x66>
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	4a25      	ldr	r2, [pc, #148]	; (8006a38 <TIM_TI1_SetConfig+0xd0>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d013      	beq.n	80069ce <TIM_TI1_SetConfig+0x66>
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	4a24      	ldr	r2, [pc, #144]	; (8006a3c <TIM_TI1_SetConfig+0xd4>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d00f      	beq.n	80069ce <TIM_TI1_SetConfig+0x66>
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	4a23      	ldr	r2, [pc, #140]	; (8006a40 <TIM_TI1_SetConfig+0xd8>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d00b      	beq.n	80069ce <TIM_TI1_SetConfig+0x66>
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	4a22      	ldr	r2, [pc, #136]	; (8006a44 <TIM_TI1_SetConfig+0xdc>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d007      	beq.n	80069ce <TIM_TI1_SetConfig+0x66>
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	4a21      	ldr	r2, [pc, #132]	; (8006a48 <TIM_TI1_SetConfig+0xe0>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d003      	beq.n	80069ce <TIM_TI1_SetConfig+0x66>
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	4a20      	ldr	r2, [pc, #128]	; (8006a4c <TIM_TI1_SetConfig+0xe4>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d101      	bne.n	80069d2 <TIM_TI1_SetConfig+0x6a>
 80069ce:	2301      	movs	r3, #1
 80069d0:	e000      	b.n	80069d4 <TIM_TI1_SetConfig+0x6c>
 80069d2:	2300      	movs	r3, #0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d008      	beq.n	80069ea <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80069d8:	697b      	ldr	r3, [r7, #20]
 80069da:	f023 0303 	bic.w	r3, r3, #3
 80069de:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80069e0:	697a      	ldr	r2, [r7, #20]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	4313      	orrs	r3, r2
 80069e6:	617b      	str	r3, [r7, #20]
 80069e8:	e003      	b.n	80069f2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	f043 0301 	orr.w	r3, r3, #1
 80069f0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80069f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	011b      	lsls	r3, r3, #4
 80069fe:	b2db      	uxtb	r3, r3
 8006a00:	697a      	ldr	r2, [r7, #20]
 8006a02:	4313      	orrs	r3, r2
 8006a04:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a06:	693b      	ldr	r3, [r7, #16]
 8006a08:	f023 030a 	bic.w	r3, r3, #10
 8006a0c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	f003 030a 	and.w	r3, r3, #10
 8006a14:	693a      	ldr	r2, [r7, #16]
 8006a16:	4313      	orrs	r3, r2
 8006a18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	697a      	ldr	r2, [r7, #20]
 8006a1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	693a      	ldr	r2, [r7, #16]
 8006a24:	621a      	str	r2, [r3, #32]
}
 8006a26:	bf00      	nop
 8006a28:	371c      	adds	r7, #28
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr
 8006a32:	bf00      	nop
 8006a34:	40010000 	.word	0x40010000
 8006a38:	40000400 	.word	0x40000400
 8006a3c:	40000800 	.word	0x40000800
 8006a40:	40000c00 	.word	0x40000c00
 8006a44:	40010400 	.word	0x40010400
 8006a48:	40014000 	.word	0x40014000
 8006a4c:	40001800 	.word	0x40001800

08006a50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b087      	sub	sp, #28
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	60f8      	str	r0, [r7, #12]
 8006a58:	60b9      	str	r1, [r7, #8]
 8006a5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	6a1b      	ldr	r3, [r3, #32]
 8006a60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	6a1b      	ldr	r3, [r3, #32]
 8006a66:	f023 0201 	bic.w	r2, r3, #1
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	699b      	ldr	r3, [r3, #24]
 8006a72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	011b      	lsls	r3, r3, #4
 8006a80:	693a      	ldr	r2, [r7, #16]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	f023 030a 	bic.w	r3, r3, #10
 8006a8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a8e:	697a      	ldr	r2, [r7, #20]
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	4313      	orrs	r3, r2
 8006a94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	693a      	ldr	r2, [r7, #16]
 8006a9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	697a      	ldr	r2, [r7, #20]
 8006aa0:	621a      	str	r2, [r3, #32]
}
 8006aa2:	bf00      	nop
 8006aa4:	371c      	adds	r7, #28
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aac:	4770      	bx	lr

08006aae <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006aae:	b480      	push	{r7}
 8006ab0:	b087      	sub	sp, #28
 8006ab2:	af00      	add	r7, sp, #0
 8006ab4:	60f8      	str	r0, [r7, #12]
 8006ab6:	60b9      	str	r1, [r7, #8]
 8006ab8:	607a      	str	r2, [r7, #4]
 8006aba:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	6a1b      	ldr	r3, [r3, #32]
 8006ac0:	f023 0210 	bic.w	r2, r3, #16
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	699b      	ldr	r3, [r3, #24]
 8006acc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	6a1b      	ldr	r3, [r3, #32]
 8006ad2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ada:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	021b      	lsls	r3, r3, #8
 8006ae0:	697a      	ldr	r2, [r7, #20]
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006aec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	031b      	lsls	r3, r3, #12
 8006af2:	b29b      	uxth	r3, r3
 8006af4:	697a      	ldr	r2, [r7, #20]
 8006af6:	4313      	orrs	r3, r2
 8006af8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006afa:	693b      	ldr	r3, [r7, #16]
 8006afc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006b00:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	011b      	lsls	r3, r3, #4
 8006b06:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006b0a:	693a      	ldr	r2, [r7, #16]
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	697a      	ldr	r2, [r7, #20]
 8006b14:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	693a      	ldr	r2, [r7, #16]
 8006b1a:	621a      	str	r2, [r3, #32]
}
 8006b1c:	bf00      	nop
 8006b1e:	371c      	adds	r7, #28
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr

08006b28 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b087      	sub	sp, #28
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	60f8      	str	r0, [r7, #12]
 8006b30:	60b9      	str	r1, [r7, #8]
 8006b32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	6a1b      	ldr	r3, [r3, #32]
 8006b38:	f023 0210 	bic.w	r2, r3, #16
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	699b      	ldr	r3, [r3, #24]
 8006b44:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	6a1b      	ldr	r3, [r3, #32]
 8006b4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006b52:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	031b      	lsls	r3, r3, #12
 8006b58:	697a      	ldr	r2, [r7, #20]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006b64:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	011b      	lsls	r3, r3, #4
 8006b6a:	693a      	ldr	r2, [r7, #16]
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	697a      	ldr	r2, [r7, #20]
 8006b74:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	693a      	ldr	r2, [r7, #16]
 8006b7a:	621a      	str	r2, [r3, #32]
}
 8006b7c:	bf00      	nop
 8006b7e:	371c      	adds	r7, #28
 8006b80:	46bd      	mov	sp, r7
 8006b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b86:	4770      	bx	lr

08006b88 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b087      	sub	sp, #28
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	60f8      	str	r0, [r7, #12]
 8006b90:	60b9      	str	r1, [r7, #8]
 8006b92:	607a      	str	r2, [r7, #4]
 8006b94:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	6a1b      	ldr	r3, [r3, #32]
 8006b9a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	69db      	ldr	r3, [r3, #28]
 8006ba6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	6a1b      	ldr	r3, [r3, #32]
 8006bac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	f023 0303 	bic.w	r3, r3, #3
 8006bb4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006bb6:	697a      	ldr	r2, [r7, #20]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006bc4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	011b      	lsls	r3, r3, #4
 8006bca:	b2db      	uxtb	r3, r3
 8006bcc:	697a      	ldr	r2, [r7, #20]
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006bd8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	021b      	lsls	r3, r3, #8
 8006bde:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006be2:	693a      	ldr	r2, [r7, #16]
 8006be4:	4313      	orrs	r3, r2
 8006be6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	697a      	ldr	r2, [r7, #20]
 8006bec:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	693a      	ldr	r2, [r7, #16]
 8006bf2:	621a      	str	r2, [r3, #32]
}
 8006bf4:	bf00      	nop
 8006bf6:	371c      	adds	r7, #28
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfe:	4770      	bx	lr

08006c00 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b087      	sub	sp, #28
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	60f8      	str	r0, [r7, #12]
 8006c08:	60b9      	str	r1, [r7, #8]
 8006c0a:	607a      	str	r2, [r7, #4]
 8006c0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	6a1b      	ldr	r3, [r3, #32]
 8006c12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	69db      	ldr	r3, [r3, #28]
 8006c1e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	6a1b      	ldr	r3, [r3, #32]
 8006c24:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c2c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	021b      	lsls	r3, r3, #8
 8006c32:	697a      	ldr	r2, [r7, #20]
 8006c34:	4313      	orrs	r3, r2
 8006c36:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006c3e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	031b      	lsls	r3, r3, #12
 8006c44:	b29b      	uxth	r3, r3
 8006c46:	697a      	ldr	r2, [r7, #20]
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006c4c:	693b      	ldr	r3, [r7, #16]
 8006c4e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8006c52:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	031b      	lsls	r3, r3, #12
 8006c58:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8006c5c:	693a      	ldr	r2, [r7, #16]
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	697a      	ldr	r2, [r7, #20]
 8006c66:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	693a      	ldr	r2, [r7, #16]
 8006c6c:	621a      	str	r2, [r3, #32]
}
 8006c6e:	bf00      	nop
 8006c70:	371c      	adds	r7, #28
 8006c72:	46bd      	mov	sp, r7
 8006c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c78:	4770      	bx	lr

08006c7a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c7a:	b480      	push	{r7}
 8006c7c:	b085      	sub	sp, #20
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	6078      	str	r0, [r7, #4]
 8006c82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	689b      	ldr	r3, [r3, #8]
 8006c88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c92:	683a      	ldr	r2, [r7, #0]
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	4313      	orrs	r3, r2
 8006c98:	f043 0307 	orr.w	r3, r3, #7
 8006c9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	68fa      	ldr	r2, [r7, #12]
 8006ca2:	609a      	str	r2, [r3, #8]
}
 8006ca4:	bf00      	nop
 8006ca6:	3714      	adds	r7, #20
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cae:	4770      	bx	lr

08006cb0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b087      	sub	sp, #28
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	60f8      	str	r0, [r7, #12]
 8006cb8:	60b9      	str	r1, [r7, #8]
 8006cba:	607a      	str	r2, [r7, #4]
 8006cbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	689b      	ldr	r3, [r3, #8]
 8006cc2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006cca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	021a      	lsls	r2, r3, #8
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	431a      	orrs	r2, r3
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	697a      	ldr	r2, [r7, #20]
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	697a      	ldr	r2, [r7, #20]
 8006ce2:	609a      	str	r2, [r3, #8]
}
 8006ce4:	bf00      	nop
 8006ce6:	371c      	adds	r7, #28
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cee:	4770      	bx	lr

08006cf0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006cf0:	b480      	push	{r7}
 8006cf2:	b087      	sub	sp, #28
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	60f8      	str	r0, [r7, #12]
 8006cf8:	60b9      	str	r1, [r7, #8]
 8006cfa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	f003 031f 	and.w	r3, r3, #31
 8006d02:	2201      	movs	r2, #1
 8006d04:	fa02 f303 	lsl.w	r3, r2, r3
 8006d08:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	6a1a      	ldr	r2, [r3, #32]
 8006d0e:	697b      	ldr	r3, [r7, #20]
 8006d10:	43db      	mvns	r3, r3
 8006d12:	401a      	ands	r2, r3
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	6a1a      	ldr	r2, [r3, #32]
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	f003 031f 	and.w	r3, r3, #31
 8006d22:	6879      	ldr	r1, [r7, #4]
 8006d24:	fa01 f303 	lsl.w	r3, r1, r3
 8006d28:	431a      	orrs	r2, r3
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	621a      	str	r2, [r3, #32]
}
 8006d2e:	bf00      	nop
 8006d30:	371c      	adds	r7, #28
 8006d32:	46bd      	mov	sp, r7
 8006d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d38:	4770      	bx	lr
	...

08006d3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b085      	sub	sp, #20
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
 8006d44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d4c:	2b01      	cmp	r3, #1
 8006d4e:	d101      	bne.n	8006d54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d50:	2302      	movs	r3, #2
 8006d52:	e05a      	b.n	8006e0a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2201      	movs	r2, #1
 8006d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2202      	movs	r2, #2
 8006d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	689b      	ldr	r3, [r3, #8]
 8006d72:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	68fa      	ldr	r2, [r7, #12]
 8006d82:	4313      	orrs	r3, r2
 8006d84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	68fa      	ldr	r2, [r7, #12]
 8006d8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a21      	ldr	r2, [pc, #132]	; (8006e18 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d022      	beq.n	8006dde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006da0:	d01d      	beq.n	8006dde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a1d      	ldr	r2, [pc, #116]	; (8006e1c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d018      	beq.n	8006dde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a1b      	ldr	r2, [pc, #108]	; (8006e20 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d013      	beq.n	8006dde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4a1a      	ldr	r2, [pc, #104]	; (8006e24 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d00e      	beq.n	8006dde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a18      	ldr	r2, [pc, #96]	; (8006e28 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d009      	beq.n	8006dde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a17      	ldr	r2, [pc, #92]	; (8006e2c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d004      	beq.n	8006dde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a15      	ldr	r2, [pc, #84]	; (8006e30 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d10c      	bne.n	8006df8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006de4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	68ba      	ldr	r2, [r7, #8]
 8006dec:	4313      	orrs	r3, r2
 8006dee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	68ba      	ldr	r2, [r7, #8]
 8006df6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2200      	movs	r2, #0
 8006e04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e08:	2300      	movs	r3, #0
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3714      	adds	r7, #20
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e14:	4770      	bx	lr
 8006e16:	bf00      	nop
 8006e18:	40010000 	.word	0x40010000
 8006e1c:	40000400 	.word	0x40000400
 8006e20:	40000800 	.word	0x40000800
 8006e24:	40000c00 	.word	0x40000c00
 8006e28:	40010400 	.word	0x40010400
 8006e2c:	40014000 	.word	0x40014000
 8006e30:	40001800 	.word	0x40001800

08006e34 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b083      	sub	sp, #12
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e3c:	bf00      	nop
 8006e3e:	370c      	adds	r7, #12
 8006e40:	46bd      	mov	sp, r7
 8006e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e46:	4770      	bx	lr

08006e48 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b083      	sub	sp, #12
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e50:	bf00      	nop
 8006e52:	370c      	adds	r7, #12
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr

08006e5c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e5c:	b084      	sub	sp, #16
 8006e5e:	b580      	push	{r7, lr}
 8006e60:	b084      	sub	sp, #16
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	6078      	str	r0, [r7, #4]
 8006e66:	f107 001c 	add.w	r0, r7, #28
 8006e6a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e70:	2b01      	cmp	r3, #1
 8006e72:	d122      	bne.n	8006eba <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e78:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	68db      	ldr	r3, [r3, #12]
 8006e84:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006e88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e8c:	687a      	ldr	r2, [r7, #4]
 8006e8e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	68db      	ldr	r3, [r3, #12]
 8006e94:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006e9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e9e:	2b01      	cmp	r3, #1
 8006ea0:	d105      	bne.n	8006eae <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	68db      	ldr	r3, [r3, #12]
 8006ea6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f001 fbee 	bl	8008690 <USB_CoreReset>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	73fb      	strb	r3, [r7, #15]
 8006eb8:	e01a      	b.n	8006ef0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	68db      	ldr	r3, [r3, #12]
 8006ebe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f001 fbe2 	bl	8008690 <USB_CoreReset>
 8006ecc:	4603      	mov	r3, r0
 8006ece:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006ed0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d106      	bne.n	8006ee4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eda:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	639a      	str	r2, [r3, #56]	; 0x38
 8006ee2:	e005      	b.n	8006ef0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ee8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006ef0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d10b      	bne.n	8006f0e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	f043 0206 	orr.w	r2, r3, #6
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	689b      	ldr	r3, [r3, #8]
 8006f06:	f043 0220 	orr.w	r2, r3, #32
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3710      	adds	r7, #16
 8006f14:	46bd      	mov	sp, r7
 8006f16:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006f1a:	b004      	add	sp, #16
 8006f1c:	4770      	bx	lr
	...

08006f20 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b087      	sub	sp, #28
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	60f8      	str	r0, [r7, #12]
 8006f28:	60b9      	str	r1, [r7, #8]
 8006f2a:	4613      	mov	r3, r2
 8006f2c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006f2e:	79fb      	ldrb	r3, [r7, #7]
 8006f30:	2b02      	cmp	r3, #2
 8006f32:	d165      	bne.n	8007000 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	4a41      	ldr	r2, [pc, #260]	; (800703c <USB_SetTurnaroundTime+0x11c>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d906      	bls.n	8006f4a <USB_SetTurnaroundTime+0x2a>
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	4a40      	ldr	r2, [pc, #256]	; (8007040 <USB_SetTurnaroundTime+0x120>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d202      	bcs.n	8006f4a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006f44:	230f      	movs	r3, #15
 8006f46:	617b      	str	r3, [r7, #20]
 8006f48:	e062      	b.n	8007010 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	4a3c      	ldr	r2, [pc, #240]	; (8007040 <USB_SetTurnaroundTime+0x120>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d306      	bcc.n	8006f60 <USB_SetTurnaroundTime+0x40>
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	4a3b      	ldr	r2, [pc, #236]	; (8007044 <USB_SetTurnaroundTime+0x124>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d202      	bcs.n	8006f60 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006f5a:	230e      	movs	r3, #14
 8006f5c:	617b      	str	r3, [r7, #20]
 8006f5e:	e057      	b.n	8007010 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	4a38      	ldr	r2, [pc, #224]	; (8007044 <USB_SetTurnaroundTime+0x124>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d306      	bcc.n	8006f76 <USB_SetTurnaroundTime+0x56>
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	4a37      	ldr	r2, [pc, #220]	; (8007048 <USB_SetTurnaroundTime+0x128>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d202      	bcs.n	8006f76 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006f70:	230d      	movs	r3, #13
 8006f72:	617b      	str	r3, [r7, #20]
 8006f74:	e04c      	b.n	8007010 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	4a33      	ldr	r2, [pc, #204]	; (8007048 <USB_SetTurnaroundTime+0x128>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d306      	bcc.n	8006f8c <USB_SetTurnaroundTime+0x6c>
 8006f7e:	68bb      	ldr	r3, [r7, #8]
 8006f80:	4a32      	ldr	r2, [pc, #200]	; (800704c <USB_SetTurnaroundTime+0x12c>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d802      	bhi.n	8006f8c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006f86:	230c      	movs	r3, #12
 8006f88:	617b      	str	r3, [r7, #20]
 8006f8a:	e041      	b.n	8007010 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	4a2f      	ldr	r2, [pc, #188]	; (800704c <USB_SetTurnaroundTime+0x12c>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d906      	bls.n	8006fa2 <USB_SetTurnaroundTime+0x82>
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	4a2e      	ldr	r2, [pc, #184]	; (8007050 <USB_SetTurnaroundTime+0x130>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d802      	bhi.n	8006fa2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006f9c:	230b      	movs	r3, #11
 8006f9e:	617b      	str	r3, [r7, #20]
 8006fa0:	e036      	b.n	8007010 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	4a2a      	ldr	r2, [pc, #168]	; (8007050 <USB_SetTurnaroundTime+0x130>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d906      	bls.n	8006fb8 <USB_SetTurnaroundTime+0x98>
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	4a29      	ldr	r2, [pc, #164]	; (8007054 <USB_SetTurnaroundTime+0x134>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d802      	bhi.n	8006fb8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006fb2:	230a      	movs	r3, #10
 8006fb4:	617b      	str	r3, [r7, #20]
 8006fb6:	e02b      	b.n	8007010 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	4a26      	ldr	r2, [pc, #152]	; (8007054 <USB_SetTurnaroundTime+0x134>)
 8006fbc:	4293      	cmp	r3, r2
 8006fbe:	d906      	bls.n	8006fce <USB_SetTurnaroundTime+0xae>
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	4a25      	ldr	r2, [pc, #148]	; (8007058 <USB_SetTurnaroundTime+0x138>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d202      	bcs.n	8006fce <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006fc8:	2309      	movs	r3, #9
 8006fca:	617b      	str	r3, [r7, #20]
 8006fcc:	e020      	b.n	8007010 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	4a21      	ldr	r2, [pc, #132]	; (8007058 <USB_SetTurnaroundTime+0x138>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d306      	bcc.n	8006fe4 <USB_SetTurnaroundTime+0xc4>
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	4a20      	ldr	r2, [pc, #128]	; (800705c <USB_SetTurnaroundTime+0x13c>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d802      	bhi.n	8006fe4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006fde:	2308      	movs	r3, #8
 8006fe0:	617b      	str	r3, [r7, #20]
 8006fe2:	e015      	b.n	8007010 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	4a1d      	ldr	r2, [pc, #116]	; (800705c <USB_SetTurnaroundTime+0x13c>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d906      	bls.n	8006ffa <USB_SetTurnaroundTime+0xda>
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	4a1c      	ldr	r2, [pc, #112]	; (8007060 <USB_SetTurnaroundTime+0x140>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d202      	bcs.n	8006ffa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006ff4:	2307      	movs	r3, #7
 8006ff6:	617b      	str	r3, [r7, #20]
 8006ff8:	e00a      	b.n	8007010 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006ffa:	2306      	movs	r3, #6
 8006ffc:	617b      	str	r3, [r7, #20]
 8006ffe:	e007      	b.n	8007010 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007000:	79fb      	ldrb	r3, [r7, #7]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d102      	bne.n	800700c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007006:	2309      	movs	r3, #9
 8007008:	617b      	str	r3, [r7, #20]
 800700a:	e001      	b.n	8007010 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800700c:	2309      	movs	r3, #9
 800700e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	68db      	ldr	r3, [r3, #12]
 8007014:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	68da      	ldr	r2, [r3, #12]
 8007020:	697b      	ldr	r3, [r7, #20]
 8007022:	029b      	lsls	r3, r3, #10
 8007024:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007028:	431a      	orrs	r2, r3
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800702e:	2300      	movs	r3, #0
}
 8007030:	4618      	mov	r0, r3
 8007032:	371c      	adds	r7, #28
 8007034:	46bd      	mov	sp, r7
 8007036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703a:	4770      	bx	lr
 800703c:	00d8acbf 	.word	0x00d8acbf
 8007040:	00e4e1c0 	.word	0x00e4e1c0
 8007044:	00f42400 	.word	0x00f42400
 8007048:	01067380 	.word	0x01067380
 800704c:	011a499f 	.word	0x011a499f
 8007050:	01312cff 	.word	0x01312cff
 8007054:	014ca43f 	.word	0x014ca43f
 8007058:	016e3600 	.word	0x016e3600
 800705c:	01a6ab1f 	.word	0x01a6ab1f
 8007060:	01e84800 	.word	0x01e84800

08007064 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007064:	b480      	push	{r7}
 8007066:	b083      	sub	sp, #12
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	689b      	ldr	r3, [r3, #8]
 8007070:	f043 0201 	orr.w	r2, r3, #1
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007078:	2300      	movs	r3, #0
}
 800707a:	4618      	mov	r0, r3
 800707c:	370c      	adds	r7, #12
 800707e:	46bd      	mov	sp, r7
 8007080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007084:	4770      	bx	lr

08007086 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007086:	b480      	push	{r7}
 8007088:	b083      	sub	sp, #12
 800708a:	af00      	add	r7, sp, #0
 800708c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	689b      	ldr	r3, [r3, #8]
 8007092:	f023 0201 	bic.w	r2, r3, #1
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800709a:	2300      	movs	r3, #0
}
 800709c:	4618      	mov	r0, r3
 800709e:	370c      	adds	r7, #12
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr

080070a8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b084      	sub	sp, #16
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	460b      	mov	r3, r1
 80070b2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80070b4:	2300      	movs	r3, #0
 80070b6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	68db      	ldr	r3, [r3, #12]
 80070bc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80070c4:	78fb      	ldrb	r3, [r7, #3]
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d115      	bne.n	80070f6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	68db      	ldr	r3, [r3, #12]
 80070ce:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80070d6:	2001      	movs	r0, #1
 80070d8:	f7fb fb64 	bl	80027a4 <HAL_Delay>
      ms++;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	3301      	adds	r3, #1
 80070e0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f001 fa45 	bl	8008572 <USB_GetMode>
 80070e8:	4603      	mov	r3, r0
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	d01e      	beq.n	800712c <USB_SetCurrentMode+0x84>
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	2b31      	cmp	r3, #49	; 0x31
 80070f2:	d9f0      	bls.n	80070d6 <USB_SetCurrentMode+0x2e>
 80070f4:	e01a      	b.n	800712c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80070f6:	78fb      	ldrb	r3, [r7, #3]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d115      	bne.n	8007128 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	68db      	ldr	r3, [r3, #12]
 8007100:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007108:	2001      	movs	r0, #1
 800710a:	f7fb fb4b 	bl	80027a4 <HAL_Delay>
      ms++;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	3301      	adds	r3, #1
 8007112:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f001 fa2c 	bl	8008572 <USB_GetMode>
 800711a:	4603      	mov	r3, r0
 800711c:	2b00      	cmp	r3, #0
 800711e:	d005      	beq.n	800712c <USB_SetCurrentMode+0x84>
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	2b31      	cmp	r3, #49	; 0x31
 8007124:	d9f0      	bls.n	8007108 <USB_SetCurrentMode+0x60>
 8007126:	e001      	b.n	800712c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007128:	2301      	movs	r3, #1
 800712a:	e005      	b.n	8007138 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2b32      	cmp	r3, #50	; 0x32
 8007130:	d101      	bne.n	8007136 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007132:	2301      	movs	r3, #1
 8007134:	e000      	b.n	8007138 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007136:	2300      	movs	r3, #0
}
 8007138:	4618      	mov	r0, r3
 800713a:	3710      	adds	r7, #16
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}

08007140 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007140:	b084      	sub	sp, #16
 8007142:	b580      	push	{r7, lr}
 8007144:	b086      	sub	sp, #24
 8007146:	af00      	add	r7, sp, #0
 8007148:	6078      	str	r0, [r7, #4]
 800714a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800714e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007152:	2300      	movs	r3, #0
 8007154:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800715a:	2300      	movs	r3, #0
 800715c:	613b      	str	r3, [r7, #16]
 800715e:	e009      	b.n	8007174 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007160:	687a      	ldr	r2, [r7, #4]
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	3340      	adds	r3, #64	; 0x40
 8007166:	009b      	lsls	r3, r3, #2
 8007168:	4413      	add	r3, r2
 800716a:	2200      	movs	r2, #0
 800716c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	3301      	adds	r3, #1
 8007172:	613b      	str	r3, [r7, #16]
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	2b0e      	cmp	r3, #14
 8007178:	d9f2      	bls.n	8007160 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800717a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800717c:	2b00      	cmp	r3, #0
 800717e:	d11c      	bne.n	80071ba <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	68fa      	ldr	r2, [r7, #12]
 800718a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800718e:	f043 0302 	orr.w	r3, r3, #2
 8007192:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007198:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071a4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071b0:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	639a      	str	r2, [r3, #56]	; 0x38
 80071b8:	e00b      	b.n	80071d2 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071be:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ca:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80071d8:	461a      	mov	r2, r3
 80071da:	2300      	movs	r3, #0
 80071dc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071e4:	4619      	mov	r1, r3
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071ec:	461a      	mov	r2, r3
 80071ee:	680b      	ldr	r3, [r1, #0]
 80071f0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80071f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d10c      	bne.n	8007212 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80071f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d104      	bne.n	8007208 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80071fe:	2100      	movs	r1, #0
 8007200:	6878      	ldr	r0, [r7, #4]
 8007202:	f000 f965 	bl	80074d0 <USB_SetDevSpeed>
 8007206:	e008      	b.n	800721a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007208:	2101      	movs	r1, #1
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f000 f960 	bl	80074d0 <USB_SetDevSpeed>
 8007210:	e003      	b.n	800721a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007212:	2103      	movs	r1, #3
 8007214:	6878      	ldr	r0, [r7, #4]
 8007216:	f000 f95b 	bl	80074d0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800721a:	2110      	movs	r1, #16
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	f000 f8f3 	bl	8007408 <USB_FlushTxFifo>
 8007222:	4603      	mov	r3, r0
 8007224:	2b00      	cmp	r3, #0
 8007226:	d001      	beq.n	800722c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8007228:	2301      	movs	r3, #1
 800722a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800722c:	6878      	ldr	r0, [r7, #4]
 800722e:	f000 f91f 	bl	8007470 <USB_FlushRxFifo>
 8007232:	4603      	mov	r3, r0
 8007234:	2b00      	cmp	r3, #0
 8007236:	d001      	beq.n	800723c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8007238:	2301      	movs	r3, #1
 800723a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007242:	461a      	mov	r2, r3
 8007244:	2300      	movs	r3, #0
 8007246:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800724e:	461a      	mov	r2, r3
 8007250:	2300      	movs	r3, #0
 8007252:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800725a:	461a      	mov	r2, r3
 800725c:	2300      	movs	r3, #0
 800725e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007260:	2300      	movs	r3, #0
 8007262:	613b      	str	r3, [r7, #16]
 8007264:	e043      	b.n	80072ee <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	015a      	lsls	r2, r3, #5
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	4413      	add	r3, r2
 800726e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007278:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800727c:	d118      	bne.n	80072b0 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800727e:	693b      	ldr	r3, [r7, #16]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d10a      	bne.n	800729a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	015a      	lsls	r2, r3, #5
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	4413      	add	r3, r2
 800728c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007290:	461a      	mov	r2, r3
 8007292:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007296:	6013      	str	r3, [r2, #0]
 8007298:	e013      	b.n	80072c2 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800729a:	693b      	ldr	r3, [r7, #16]
 800729c:	015a      	lsls	r2, r3, #5
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	4413      	add	r3, r2
 80072a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072a6:	461a      	mov	r2, r3
 80072a8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80072ac:	6013      	str	r3, [r2, #0]
 80072ae:	e008      	b.n	80072c2 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80072b0:	693b      	ldr	r3, [r7, #16]
 80072b2:	015a      	lsls	r2, r3, #5
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	4413      	add	r3, r2
 80072b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072bc:	461a      	mov	r2, r3
 80072be:	2300      	movs	r3, #0
 80072c0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80072c2:	693b      	ldr	r3, [r7, #16]
 80072c4:	015a      	lsls	r2, r3, #5
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	4413      	add	r3, r2
 80072ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072ce:	461a      	mov	r2, r3
 80072d0:	2300      	movs	r3, #0
 80072d2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80072d4:	693b      	ldr	r3, [r7, #16]
 80072d6:	015a      	lsls	r2, r3, #5
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	4413      	add	r3, r2
 80072dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072e0:	461a      	mov	r2, r3
 80072e2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80072e6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	3301      	adds	r3, #1
 80072ec:	613b      	str	r3, [r7, #16]
 80072ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072f0:	693a      	ldr	r2, [r7, #16]
 80072f2:	429a      	cmp	r2, r3
 80072f4:	d3b7      	bcc.n	8007266 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072f6:	2300      	movs	r3, #0
 80072f8:	613b      	str	r3, [r7, #16]
 80072fa:	e043      	b.n	8007384 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	015a      	lsls	r2, r3, #5
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	4413      	add	r3, r2
 8007304:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800730e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007312:	d118      	bne.n	8007346 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007314:	693b      	ldr	r3, [r7, #16]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d10a      	bne.n	8007330 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	015a      	lsls	r2, r3, #5
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	4413      	add	r3, r2
 8007322:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007326:	461a      	mov	r2, r3
 8007328:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800732c:	6013      	str	r3, [r2, #0]
 800732e:	e013      	b.n	8007358 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007330:	693b      	ldr	r3, [r7, #16]
 8007332:	015a      	lsls	r2, r3, #5
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	4413      	add	r3, r2
 8007338:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800733c:	461a      	mov	r2, r3
 800733e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007342:	6013      	str	r3, [r2, #0]
 8007344:	e008      	b.n	8007358 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	015a      	lsls	r2, r3, #5
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	4413      	add	r3, r2
 800734e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007352:	461a      	mov	r2, r3
 8007354:	2300      	movs	r3, #0
 8007356:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007358:	693b      	ldr	r3, [r7, #16]
 800735a:	015a      	lsls	r2, r3, #5
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	4413      	add	r3, r2
 8007360:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007364:	461a      	mov	r2, r3
 8007366:	2300      	movs	r3, #0
 8007368:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800736a:	693b      	ldr	r3, [r7, #16]
 800736c:	015a      	lsls	r2, r3, #5
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	4413      	add	r3, r2
 8007372:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007376:	461a      	mov	r2, r3
 8007378:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800737c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	3301      	adds	r3, #1
 8007382:	613b      	str	r3, [r7, #16]
 8007384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007386:	693a      	ldr	r2, [r7, #16]
 8007388:	429a      	cmp	r2, r3
 800738a:	d3b7      	bcc.n	80072fc <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007392:	691b      	ldr	r3, [r3, #16]
 8007394:	68fa      	ldr	r2, [r7, #12]
 8007396:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800739a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800739e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2200      	movs	r2, #0
 80073a4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80073ac:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80073ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d105      	bne.n	80073c0 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	699b      	ldr	r3, [r3, #24]
 80073b8:	f043 0210 	orr.w	r2, r3, #16
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	699a      	ldr	r2, [r3, #24]
 80073c4:	4b0f      	ldr	r3, [pc, #60]	; (8007404 <USB_DevInit+0x2c4>)
 80073c6:	4313      	orrs	r3, r2
 80073c8:	687a      	ldr	r2, [r7, #4]
 80073ca:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80073cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d005      	beq.n	80073de <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	699b      	ldr	r3, [r3, #24]
 80073d6:	f043 0208 	orr.w	r2, r3, #8
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80073de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	d107      	bne.n	80073f4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	699b      	ldr	r3, [r3, #24]
 80073e8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80073ec:	f043 0304 	orr.w	r3, r3, #4
 80073f0:	687a      	ldr	r2, [r7, #4]
 80073f2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80073f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80073f6:	4618      	mov	r0, r3
 80073f8:	3718      	adds	r7, #24
 80073fa:	46bd      	mov	sp, r7
 80073fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007400:	b004      	add	sp, #16
 8007402:	4770      	bx	lr
 8007404:	803c3800 	.word	0x803c3800

08007408 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007408:	b480      	push	{r7}
 800740a:	b085      	sub	sp, #20
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
 8007410:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007412:	2300      	movs	r3, #0
 8007414:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	3301      	adds	r3, #1
 800741a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	4a13      	ldr	r2, [pc, #76]	; (800746c <USB_FlushTxFifo+0x64>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d901      	bls.n	8007428 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007424:	2303      	movs	r3, #3
 8007426:	e01b      	b.n	8007460 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	691b      	ldr	r3, [r3, #16]
 800742c:	2b00      	cmp	r3, #0
 800742e:	daf2      	bge.n	8007416 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007430:	2300      	movs	r3, #0
 8007432:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	019b      	lsls	r3, r3, #6
 8007438:	f043 0220 	orr.w	r2, r3, #32
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	3301      	adds	r3, #1
 8007444:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	4a08      	ldr	r2, [pc, #32]	; (800746c <USB_FlushTxFifo+0x64>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d901      	bls.n	8007452 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800744e:	2303      	movs	r3, #3
 8007450:	e006      	b.n	8007460 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	691b      	ldr	r3, [r3, #16]
 8007456:	f003 0320 	and.w	r3, r3, #32
 800745a:	2b20      	cmp	r3, #32
 800745c:	d0f0      	beq.n	8007440 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800745e:	2300      	movs	r3, #0
}
 8007460:	4618      	mov	r0, r3
 8007462:	3714      	adds	r7, #20
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr
 800746c:	00030d40 	.word	0x00030d40

08007470 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007470:	b480      	push	{r7}
 8007472:	b085      	sub	sp, #20
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007478:	2300      	movs	r3, #0
 800747a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	3301      	adds	r3, #1
 8007480:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	4a11      	ldr	r2, [pc, #68]	; (80074cc <USB_FlushRxFifo+0x5c>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d901      	bls.n	800748e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800748a:	2303      	movs	r3, #3
 800748c:	e018      	b.n	80074c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	691b      	ldr	r3, [r3, #16]
 8007492:	2b00      	cmp	r3, #0
 8007494:	daf2      	bge.n	800747c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007496:	2300      	movs	r3, #0
 8007498:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2210      	movs	r2, #16
 800749e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	3301      	adds	r3, #1
 80074a4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	4a08      	ldr	r2, [pc, #32]	; (80074cc <USB_FlushRxFifo+0x5c>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d901      	bls.n	80074b2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80074ae:	2303      	movs	r3, #3
 80074b0:	e006      	b.n	80074c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	691b      	ldr	r3, [r3, #16]
 80074b6:	f003 0310 	and.w	r3, r3, #16
 80074ba:	2b10      	cmp	r3, #16
 80074bc:	d0f0      	beq.n	80074a0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80074be:	2300      	movs	r3, #0
}
 80074c0:	4618      	mov	r0, r3
 80074c2:	3714      	adds	r7, #20
 80074c4:	46bd      	mov	sp, r7
 80074c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ca:	4770      	bx	lr
 80074cc:	00030d40 	.word	0x00030d40

080074d0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b085      	sub	sp, #20
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
 80074d8:	460b      	mov	r3, r1
 80074da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074e6:	681a      	ldr	r2, [r3, #0]
 80074e8:	78fb      	ldrb	r3, [r7, #3]
 80074ea:	68f9      	ldr	r1, [r7, #12]
 80074ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80074f0:	4313      	orrs	r3, r2
 80074f2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80074f4:	2300      	movs	r3, #0
}
 80074f6:	4618      	mov	r0, r3
 80074f8:	3714      	adds	r7, #20
 80074fa:	46bd      	mov	sp, r7
 80074fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007500:	4770      	bx	lr

08007502 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007502:	b480      	push	{r7}
 8007504:	b087      	sub	sp, #28
 8007506:	af00      	add	r7, sp, #0
 8007508:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800750e:	693b      	ldr	r3, [r7, #16]
 8007510:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007514:	689b      	ldr	r3, [r3, #8]
 8007516:	f003 0306 	and.w	r3, r3, #6
 800751a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d102      	bne.n	8007528 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007522:	2300      	movs	r3, #0
 8007524:	75fb      	strb	r3, [r7, #23]
 8007526:	e00a      	b.n	800753e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2b02      	cmp	r3, #2
 800752c:	d002      	beq.n	8007534 <USB_GetDevSpeed+0x32>
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	2b06      	cmp	r3, #6
 8007532:	d102      	bne.n	800753a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007534:	2302      	movs	r3, #2
 8007536:	75fb      	strb	r3, [r7, #23]
 8007538:	e001      	b.n	800753e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800753a:	230f      	movs	r3, #15
 800753c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800753e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007540:	4618      	mov	r0, r3
 8007542:	371c      	adds	r7, #28
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr

0800754c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800754c:	b480      	push	{r7}
 800754e:	b085      	sub	sp, #20
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
 8007554:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	781b      	ldrb	r3, [r3, #0]
 800755e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	785b      	ldrb	r3, [r3, #1]
 8007564:	2b01      	cmp	r3, #1
 8007566:	d13a      	bne.n	80075de <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800756e:	69da      	ldr	r2, [r3, #28]
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	781b      	ldrb	r3, [r3, #0]
 8007574:	f003 030f 	and.w	r3, r3, #15
 8007578:	2101      	movs	r1, #1
 800757a:	fa01 f303 	lsl.w	r3, r1, r3
 800757e:	b29b      	uxth	r3, r3
 8007580:	68f9      	ldr	r1, [r7, #12]
 8007582:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007586:	4313      	orrs	r3, r2
 8007588:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800758a:	68bb      	ldr	r3, [r7, #8]
 800758c:	015a      	lsls	r2, r3, #5
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	4413      	add	r3, r2
 8007592:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800759c:	2b00      	cmp	r3, #0
 800759e:	d155      	bne.n	800764c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	015a      	lsls	r2, r3, #5
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	4413      	add	r3, r2
 80075a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075ac:	681a      	ldr	r2, [r3, #0]
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	68db      	ldr	r3, [r3, #12]
 80075b2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	791b      	ldrb	r3, [r3, #4]
 80075ba:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80075bc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	059b      	lsls	r3, r3, #22
 80075c2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80075c4:	4313      	orrs	r3, r2
 80075c6:	68ba      	ldr	r2, [r7, #8]
 80075c8:	0151      	lsls	r1, r2, #5
 80075ca:	68fa      	ldr	r2, [r7, #12]
 80075cc:	440a      	add	r2, r1
 80075ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80075d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075da:	6013      	str	r3, [r2, #0]
 80075dc:	e036      	b.n	800764c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075e4:	69da      	ldr	r2, [r3, #28]
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	781b      	ldrb	r3, [r3, #0]
 80075ea:	f003 030f 	and.w	r3, r3, #15
 80075ee:	2101      	movs	r1, #1
 80075f0:	fa01 f303 	lsl.w	r3, r1, r3
 80075f4:	041b      	lsls	r3, r3, #16
 80075f6:	68f9      	ldr	r1, [r7, #12]
 80075f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80075fc:	4313      	orrs	r3, r2
 80075fe:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	015a      	lsls	r2, r3, #5
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	4413      	add	r3, r2
 8007608:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007612:	2b00      	cmp	r3, #0
 8007614:	d11a      	bne.n	800764c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	015a      	lsls	r2, r3, #5
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	4413      	add	r3, r2
 800761e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	68db      	ldr	r3, [r3, #12]
 8007628:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	791b      	ldrb	r3, [r3, #4]
 8007630:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007632:	430b      	orrs	r3, r1
 8007634:	4313      	orrs	r3, r2
 8007636:	68ba      	ldr	r2, [r7, #8]
 8007638:	0151      	lsls	r1, r2, #5
 800763a:	68fa      	ldr	r2, [r7, #12]
 800763c:	440a      	add	r2, r1
 800763e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007642:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007646:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800764a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800764c:	2300      	movs	r3, #0
}
 800764e:	4618      	mov	r0, r3
 8007650:	3714      	adds	r7, #20
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr
	...

0800765c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800765c:	b480      	push	{r7}
 800765e:	b085      	sub	sp, #20
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
 8007664:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	781b      	ldrb	r3, [r3, #0]
 800766e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	785b      	ldrb	r3, [r3, #1]
 8007674:	2b01      	cmp	r3, #1
 8007676:	d161      	bne.n	800773c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	015a      	lsls	r2, r3, #5
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	4413      	add	r3, r2
 8007680:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800768a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800768e:	d11f      	bne.n	80076d0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	015a      	lsls	r2, r3, #5
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	4413      	add	r3, r2
 8007698:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	68ba      	ldr	r2, [r7, #8]
 80076a0:	0151      	lsls	r1, r2, #5
 80076a2:	68fa      	ldr	r2, [r7, #12]
 80076a4:	440a      	add	r2, r1
 80076a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80076aa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80076ae:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	015a      	lsls	r2, r3, #5
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	4413      	add	r3, r2
 80076b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	68ba      	ldr	r2, [r7, #8]
 80076c0:	0151      	lsls	r1, r2, #5
 80076c2:	68fa      	ldr	r2, [r7, #12]
 80076c4:	440a      	add	r2, r1
 80076c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80076ca:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80076ce:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	781b      	ldrb	r3, [r3, #0]
 80076dc:	f003 030f 	and.w	r3, r3, #15
 80076e0:	2101      	movs	r1, #1
 80076e2:	fa01 f303 	lsl.w	r3, r1, r3
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	43db      	mvns	r3, r3
 80076ea:	68f9      	ldr	r1, [r7, #12]
 80076ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80076f0:	4013      	ands	r3, r2
 80076f2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076fa:	69da      	ldr	r2, [r3, #28]
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	781b      	ldrb	r3, [r3, #0]
 8007700:	f003 030f 	and.w	r3, r3, #15
 8007704:	2101      	movs	r1, #1
 8007706:	fa01 f303 	lsl.w	r3, r1, r3
 800770a:	b29b      	uxth	r3, r3
 800770c:	43db      	mvns	r3, r3
 800770e:	68f9      	ldr	r1, [r7, #12]
 8007710:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007714:	4013      	ands	r3, r2
 8007716:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	015a      	lsls	r2, r3, #5
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	4413      	add	r3, r2
 8007720:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007724:	681a      	ldr	r2, [r3, #0]
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	0159      	lsls	r1, r3, #5
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	440b      	add	r3, r1
 800772e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007732:	4619      	mov	r1, r3
 8007734:	4b35      	ldr	r3, [pc, #212]	; (800780c <USB_DeactivateEndpoint+0x1b0>)
 8007736:	4013      	ands	r3, r2
 8007738:	600b      	str	r3, [r1, #0]
 800773a:	e060      	b.n	80077fe <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	015a      	lsls	r2, r3, #5
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	4413      	add	r3, r2
 8007744:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800774e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007752:	d11f      	bne.n	8007794 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	015a      	lsls	r2, r3, #5
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	4413      	add	r3, r2
 800775c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	68ba      	ldr	r2, [r7, #8]
 8007764:	0151      	lsls	r1, r2, #5
 8007766:	68fa      	ldr	r2, [r7, #12]
 8007768:	440a      	add	r2, r1
 800776a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800776e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007772:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	015a      	lsls	r2, r3, #5
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	4413      	add	r3, r2
 800777c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	68ba      	ldr	r2, [r7, #8]
 8007784:	0151      	lsls	r1, r2, #5
 8007786:	68fa      	ldr	r2, [r7, #12]
 8007788:	440a      	add	r2, r1
 800778a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800778e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007792:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800779a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	781b      	ldrb	r3, [r3, #0]
 80077a0:	f003 030f 	and.w	r3, r3, #15
 80077a4:	2101      	movs	r1, #1
 80077a6:	fa01 f303 	lsl.w	r3, r1, r3
 80077aa:	041b      	lsls	r3, r3, #16
 80077ac:	43db      	mvns	r3, r3
 80077ae:	68f9      	ldr	r1, [r7, #12]
 80077b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80077b4:	4013      	ands	r3, r2
 80077b6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077be:	69da      	ldr	r2, [r3, #28]
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	781b      	ldrb	r3, [r3, #0]
 80077c4:	f003 030f 	and.w	r3, r3, #15
 80077c8:	2101      	movs	r1, #1
 80077ca:	fa01 f303 	lsl.w	r3, r1, r3
 80077ce:	041b      	lsls	r3, r3, #16
 80077d0:	43db      	mvns	r3, r3
 80077d2:	68f9      	ldr	r1, [r7, #12]
 80077d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80077d8:	4013      	ands	r3, r2
 80077da:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	015a      	lsls	r2, r3, #5
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	4413      	add	r3, r2
 80077e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077e8:	681a      	ldr	r2, [r3, #0]
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	0159      	lsls	r1, r3, #5
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	440b      	add	r3, r1
 80077f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077f6:	4619      	mov	r1, r3
 80077f8:	4b05      	ldr	r3, [pc, #20]	; (8007810 <USB_DeactivateEndpoint+0x1b4>)
 80077fa:	4013      	ands	r3, r2
 80077fc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80077fe:	2300      	movs	r3, #0
}
 8007800:	4618      	mov	r0, r3
 8007802:	3714      	adds	r7, #20
 8007804:	46bd      	mov	sp, r7
 8007806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780a:	4770      	bx	lr
 800780c:	ec337800 	.word	0xec337800
 8007810:	eff37800 	.word	0xeff37800

08007814 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b08a      	sub	sp, #40	; 0x28
 8007818:	af02      	add	r7, sp, #8
 800781a:	60f8      	str	r0, [r7, #12]
 800781c:	60b9      	str	r1, [r7, #8]
 800781e:	4613      	mov	r3, r2
 8007820:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	781b      	ldrb	r3, [r3, #0]
 800782a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	785b      	ldrb	r3, [r3, #1]
 8007830:	2b01      	cmp	r3, #1
 8007832:	f040 815c 	bne.w	8007aee <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	699b      	ldr	r3, [r3, #24]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d132      	bne.n	80078a4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800783e:	69bb      	ldr	r3, [r7, #24]
 8007840:	015a      	lsls	r2, r3, #5
 8007842:	69fb      	ldr	r3, [r7, #28]
 8007844:	4413      	add	r3, r2
 8007846:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800784a:	691b      	ldr	r3, [r3, #16]
 800784c:	69ba      	ldr	r2, [r7, #24]
 800784e:	0151      	lsls	r1, r2, #5
 8007850:	69fa      	ldr	r2, [r7, #28]
 8007852:	440a      	add	r2, r1
 8007854:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007858:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800785c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007860:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007862:	69bb      	ldr	r3, [r7, #24]
 8007864:	015a      	lsls	r2, r3, #5
 8007866:	69fb      	ldr	r3, [r7, #28]
 8007868:	4413      	add	r3, r2
 800786a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800786e:	691b      	ldr	r3, [r3, #16]
 8007870:	69ba      	ldr	r2, [r7, #24]
 8007872:	0151      	lsls	r1, r2, #5
 8007874:	69fa      	ldr	r2, [r7, #28]
 8007876:	440a      	add	r2, r1
 8007878:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800787c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007880:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007882:	69bb      	ldr	r3, [r7, #24]
 8007884:	015a      	lsls	r2, r3, #5
 8007886:	69fb      	ldr	r3, [r7, #28]
 8007888:	4413      	add	r3, r2
 800788a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800788e:	691b      	ldr	r3, [r3, #16]
 8007890:	69ba      	ldr	r2, [r7, #24]
 8007892:	0151      	lsls	r1, r2, #5
 8007894:	69fa      	ldr	r2, [r7, #28]
 8007896:	440a      	add	r2, r1
 8007898:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800789c:	0cdb      	lsrs	r3, r3, #19
 800789e:	04db      	lsls	r3, r3, #19
 80078a0:	6113      	str	r3, [r2, #16]
 80078a2:	e074      	b.n	800798e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80078a4:	69bb      	ldr	r3, [r7, #24]
 80078a6:	015a      	lsls	r2, r3, #5
 80078a8:	69fb      	ldr	r3, [r7, #28]
 80078aa:	4413      	add	r3, r2
 80078ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078b0:	691b      	ldr	r3, [r3, #16]
 80078b2:	69ba      	ldr	r2, [r7, #24]
 80078b4:	0151      	lsls	r1, r2, #5
 80078b6:	69fa      	ldr	r2, [r7, #28]
 80078b8:	440a      	add	r2, r1
 80078ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078be:	0cdb      	lsrs	r3, r3, #19
 80078c0:	04db      	lsls	r3, r3, #19
 80078c2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80078c4:	69bb      	ldr	r3, [r7, #24]
 80078c6:	015a      	lsls	r2, r3, #5
 80078c8:	69fb      	ldr	r3, [r7, #28]
 80078ca:	4413      	add	r3, r2
 80078cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078d0:	691b      	ldr	r3, [r3, #16]
 80078d2:	69ba      	ldr	r2, [r7, #24]
 80078d4:	0151      	lsls	r1, r2, #5
 80078d6:	69fa      	ldr	r2, [r7, #28]
 80078d8:	440a      	add	r2, r1
 80078da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078de:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80078e2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80078e6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80078e8:	69bb      	ldr	r3, [r7, #24]
 80078ea:	015a      	lsls	r2, r3, #5
 80078ec:	69fb      	ldr	r3, [r7, #28]
 80078ee:	4413      	add	r3, r2
 80078f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078f4:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	6999      	ldr	r1, [r3, #24]
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	68db      	ldr	r3, [r3, #12]
 80078fe:	440b      	add	r3, r1
 8007900:	1e59      	subs	r1, r3, #1
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	68db      	ldr	r3, [r3, #12]
 8007906:	fbb1 f3f3 	udiv	r3, r1, r3
 800790a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800790c:	4b9d      	ldr	r3, [pc, #628]	; (8007b84 <USB_EPStartXfer+0x370>)
 800790e:	400b      	ands	r3, r1
 8007910:	69b9      	ldr	r1, [r7, #24]
 8007912:	0148      	lsls	r0, r1, #5
 8007914:	69f9      	ldr	r1, [r7, #28]
 8007916:	4401      	add	r1, r0
 8007918:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800791c:	4313      	orrs	r3, r2
 800791e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007920:	69bb      	ldr	r3, [r7, #24]
 8007922:	015a      	lsls	r2, r3, #5
 8007924:	69fb      	ldr	r3, [r7, #28]
 8007926:	4413      	add	r3, r2
 8007928:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800792c:	691a      	ldr	r2, [r3, #16]
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	699b      	ldr	r3, [r3, #24]
 8007932:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007936:	69b9      	ldr	r1, [r7, #24]
 8007938:	0148      	lsls	r0, r1, #5
 800793a:	69f9      	ldr	r1, [r7, #28]
 800793c:	4401      	add	r1, r0
 800793e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007942:	4313      	orrs	r3, r2
 8007944:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8007946:	68bb      	ldr	r3, [r7, #8]
 8007948:	791b      	ldrb	r3, [r3, #4]
 800794a:	2b01      	cmp	r3, #1
 800794c:	d11f      	bne.n	800798e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800794e:	69bb      	ldr	r3, [r7, #24]
 8007950:	015a      	lsls	r2, r3, #5
 8007952:	69fb      	ldr	r3, [r7, #28]
 8007954:	4413      	add	r3, r2
 8007956:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800795a:	691b      	ldr	r3, [r3, #16]
 800795c:	69ba      	ldr	r2, [r7, #24]
 800795e:	0151      	lsls	r1, r2, #5
 8007960:	69fa      	ldr	r2, [r7, #28]
 8007962:	440a      	add	r2, r1
 8007964:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007968:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800796c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800796e:	69bb      	ldr	r3, [r7, #24]
 8007970:	015a      	lsls	r2, r3, #5
 8007972:	69fb      	ldr	r3, [r7, #28]
 8007974:	4413      	add	r3, r2
 8007976:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800797a:	691b      	ldr	r3, [r3, #16]
 800797c:	69ba      	ldr	r2, [r7, #24]
 800797e:	0151      	lsls	r1, r2, #5
 8007980:	69fa      	ldr	r2, [r7, #28]
 8007982:	440a      	add	r2, r1
 8007984:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007988:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800798c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800798e:	79fb      	ldrb	r3, [r7, #7]
 8007990:	2b01      	cmp	r3, #1
 8007992:	d14b      	bne.n	8007a2c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	695b      	ldr	r3, [r3, #20]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d009      	beq.n	80079b0 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800799c:	69bb      	ldr	r3, [r7, #24]
 800799e:	015a      	lsls	r2, r3, #5
 80079a0:	69fb      	ldr	r3, [r7, #28]
 80079a2:	4413      	add	r3, r2
 80079a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079a8:	461a      	mov	r2, r3
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	695b      	ldr	r3, [r3, #20]
 80079ae:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	791b      	ldrb	r3, [r3, #4]
 80079b4:	2b01      	cmp	r3, #1
 80079b6:	d128      	bne.n	8007a0a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80079b8:	69fb      	ldr	r3, [r7, #28]
 80079ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079be:	689b      	ldr	r3, [r3, #8]
 80079c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d110      	bne.n	80079ea <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80079c8:	69bb      	ldr	r3, [r7, #24]
 80079ca:	015a      	lsls	r2, r3, #5
 80079cc:	69fb      	ldr	r3, [r7, #28]
 80079ce:	4413      	add	r3, r2
 80079d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	69ba      	ldr	r2, [r7, #24]
 80079d8:	0151      	lsls	r1, r2, #5
 80079da:	69fa      	ldr	r2, [r7, #28]
 80079dc:	440a      	add	r2, r1
 80079de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80079e2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80079e6:	6013      	str	r3, [r2, #0]
 80079e8:	e00f      	b.n	8007a0a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80079ea:	69bb      	ldr	r3, [r7, #24]
 80079ec:	015a      	lsls	r2, r3, #5
 80079ee:	69fb      	ldr	r3, [r7, #28]
 80079f0:	4413      	add	r3, r2
 80079f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	69ba      	ldr	r2, [r7, #24]
 80079fa:	0151      	lsls	r1, r2, #5
 80079fc:	69fa      	ldr	r2, [r7, #28]
 80079fe:	440a      	add	r2, r1
 8007a00:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a08:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007a0a:	69bb      	ldr	r3, [r7, #24]
 8007a0c:	015a      	lsls	r2, r3, #5
 8007a0e:	69fb      	ldr	r3, [r7, #28]
 8007a10:	4413      	add	r3, r2
 8007a12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	69ba      	ldr	r2, [r7, #24]
 8007a1a:	0151      	lsls	r1, r2, #5
 8007a1c:	69fa      	ldr	r2, [r7, #28]
 8007a1e:	440a      	add	r2, r1
 8007a20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a24:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007a28:	6013      	str	r3, [r2, #0]
 8007a2a:	e133      	b.n	8007c94 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007a2c:	69bb      	ldr	r3, [r7, #24]
 8007a2e:	015a      	lsls	r2, r3, #5
 8007a30:	69fb      	ldr	r3, [r7, #28]
 8007a32:	4413      	add	r3, r2
 8007a34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	69ba      	ldr	r2, [r7, #24]
 8007a3c:	0151      	lsls	r1, r2, #5
 8007a3e:	69fa      	ldr	r2, [r7, #28]
 8007a40:	440a      	add	r2, r1
 8007a42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a46:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007a4a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	791b      	ldrb	r3, [r3, #4]
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	d015      	beq.n	8007a80 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	699b      	ldr	r3, [r3, #24]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	f000 811b 	beq.w	8007c94 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007a5e:	69fb      	ldr	r3, [r7, #28]
 8007a60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	781b      	ldrb	r3, [r3, #0]
 8007a6a:	f003 030f 	and.w	r3, r3, #15
 8007a6e:	2101      	movs	r1, #1
 8007a70:	fa01 f303 	lsl.w	r3, r1, r3
 8007a74:	69f9      	ldr	r1, [r7, #28]
 8007a76:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007a7a:	4313      	orrs	r3, r2
 8007a7c:	634b      	str	r3, [r1, #52]	; 0x34
 8007a7e:	e109      	b.n	8007c94 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007a80:	69fb      	ldr	r3, [r7, #28]
 8007a82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a86:	689b      	ldr	r3, [r3, #8]
 8007a88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d110      	bne.n	8007ab2 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007a90:	69bb      	ldr	r3, [r7, #24]
 8007a92:	015a      	lsls	r2, r3, #5
 8007a94:	69fb      	ldr	r3, [r7, #28]
 8007a96:	4413      	add	r3, r2
 8007a98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	69ba      	ldr	r2, [r7, #24]
 8007aa0:	0151      	lsls	r1, r2, #5
 8007aa2:	69fa      	ldr	r2, [r7, #28]
 8007aa4:	440a      	add	r2, r1
 8007aa6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007aaa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007aae:	6013      	str	r3, [r2, #0]
 8007ab0:	e00f      	b.n	8007ad2 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007ab2:	69bb      	ldr	r3, [r7, #24]
 8007ab4:	015a      	lsls	r2, r3, #5
 8007ab6:	69fb      	ldr	r3, [r7, #28]
 8007ab8:	4413      	add	r3, r2
 8007aba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	69ba      	ldr	r2, [r7, #24]
 8007ac2:	0151      	lsls	r1, r2, #5
 8007ac4:	69fa      	ldr	r2, [r7, #28]
 8007ac6:	440a      	add	r2, r1
 8007ac8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ad0:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	6919      	ldr	r1, [r3, #16]
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	781a      	ldrb	r2, [r3, #0]
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	699b      	ldr	r3, [r3, #24]
 8007ade:	b298      	uxth	r0, r3
 8007ae0:	79fb      	ldrb	r3, [r7, #7]
 8007ae2:	9300      	str	r3, [sp, #0]
 8007ae4:	4603      	mov	r3, r0
 8007ae6:	68f8      	ldr	r0, [r7, #12]
 8007ae8:	f000 fade 	bl	80080a8 <USB_WritePacket>
 8007aec:	e0d2      	b.n	8007c94 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007aee:	69bb      	ldr	r3, [r7, #24]
 8007af0:	015a      	lsls	r2, r3, #5
 8007af2:	69fb      	ldr	r3, [r7, #28]
 8007af4:	4413      	add	r3, r2
 8007af6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007afa:	691b      	ldr	r3, [r3, #16]
 8007afc:	69ba      	ldr	r2, [r7, #24]
 8007afe:	0151      	lsls	r1, r2, #5
 8007b00:	69fa      	ldr	r2, [r7, #28]
 8007b02:	440a      	add	r2, r1
 8007b04:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b08:	0cdb      	lsrs	r3, r3, #19
 8007b0a:	04db      	lsls	r3, r3, #19
 8007b0c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007b0e:	69bb      	ldr	r3, [r7, #24]
 8007b10:	015a      	lsls	r2, r3, #5
 8007b12:	69fb      	ldr	r3, [r7, #28]
 8007b14:	4413      	add	r3, r2
 8007b16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b1a:	691b      	ldr	r3, [r3, #16]
 8007b1c:	69ba      	ldr	r2, [r7, #24]
 8007b1e:	0151      	lsls	r1, r2, #5
 8007b20:	69fa      	ldr	r2, [r7, #28]
 8007b22:	440a      	add	r2, r1
 8007b24:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b28:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007b2c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007b30:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	699b      	ldr	r3, [r3, #24]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d126      	bne.n	8007b88 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007b3a:	69bb      	ldr	r3, [r7, #24]
 8007b3c:	015a      	lsls	r2, r3, #5
 8007b3e:	69fb      	ldr	r3, [r7, #28]
 8007b40:	4413      	add	r3, r2
 8007b42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b46:	691a      	ldr	r2, [r3, #16]
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	68db      	ldr	r3, [r3, #12]
 8007b4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b50:	69b9      	ldr	r1, [r7, #24]
 8007b52:	0148      	lsls	r0, r1, #5
 8007b54:	69f9      	ldr	r1, [r7, #28]
 8007b56:	4401      	add	r1, r0
 8007b58:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007b60:	69bb      	ldr	r3, [r7, #24]
 8007b62:	015a      	lsls	r2, r3, #5
 8007b64:	69fb      	ldr	r3, [r7, #28]
 8007b66:	4413      	add	r3, r2
 8007b68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b6c:	691b      	ldr	r3, [r3, #16]
 8007b6e:	69ba      	ldr	r2, [r7, #24]
 8007b70:	0151      	lsls	r1, r2, #5
 8007b72:	69fa      	ldr	r2, [r7, #28]
 8007b74:	440a      	add	r2, r1
 8007b76:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b7a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007b7e:	6113      	str	r3, [r2, #16]
 8007b80:	e03a      	b.n	8007bf8 <USB_EPStartXfer+0x3e4>
 8007b82:	bf00      	nop
 8007b84:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	699a      	ldr	r2, [r3, #24]
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	68db      	ldr	r3, [r3, #12]
 8007b90:	4413      	add	r3, r2
 8007b92:	1e5a      	subs	r2, r3, #1
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	68db      	ldr	r3, [r3, #12]
 8007b98:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b9c:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8007b9e:	68bb      	ldr	r3, [r7, #8]
 8007ba0:	68db      	ldr	r3, [r3, #12]
 8007ba2:	8afa      	ldrh	r2, [r7, #22]
 8007ba4:	fb03 f202 	mul.w	r2, r3, r2
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007bac:	69bb      	ldr	r3, [r7, #24]
 8007bae:	015a      	lsls	r2, r3, #5
 8007bb0:	69fb      	ldr	r3, [r7, #28]
 8007bb2:	4413      	add	r3, r2
 8007bb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bb8:	691a      	ldr	r2, [r3, #16]
 8007bba:	8afb      	ldrh	r3, [r7, #22]
 8007bbc:	04d9      	lsls	r1, r3, #19
 8007bbe:	4b38      	ldr	r3, [pc, #224]	; (8007ca0 <USB_EPStartXfer+0x48c>)
 8007bc0:	400b      	ands	r3, r1
 8007bc2:	69b9      	ldr	r1, [r7, #24]
 8007bc4:	0148      	lsls	r0, r1, #5
 8007bc6:	69f9      	ldr	r1, [r7, #28]
 8007bc8:	4401      	add	r1, r0
 8007bca:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007bce:	4313      	orrs	r3, r2
 8007bd0:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007bd2:	69bb      	ldr	r3, [r7, #24]
 8007bd4:	015a      	lsls	r2, r3, #5
 8007bd6:	69fb      	ldr	r3, [r7, #28]
 8007bd8:	4413      	add	r3, r2
 8007bda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bde:	691a      	ldr	r2, [r3, #16]
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	69db      	ldr	r3, [r3, #28]
 8007be4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007be8:	69b9      	ldr	r1, [r7, #24]
 8007bea:	0148      	lsls	r0, r1, #5
 8007bec:	69f9      	ldr	r1, [r7, #28]
 8007bee:	4401      	add	r1, r0
 8007bf0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007bf8:	79fb      	ldrb	r3, [r7, #7]
 8007bfa:	2b01      	cmp	r3, #1
 8007bfc:	d10d      	bne.n	8007c1a <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	691b      	ldr	r3, [r3, #16]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d009      	beq.n	8007c1a <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	6919      	ldr	r1, [r3, #16]
 8007c0a:	69bb      	ldr	r3, [r7, #24]
 8007c0c:	015a      	lsls	r2, r3, #5
 8007c0e:	69fb      	ldr	r3, [r7, #28]
 8007c10:	4413      	add	r3, r2
 8007c12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c16:	460a      	mov	r2, r1
 8007c18:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	791b      	ldrb	r3, [r3, #4]
 8007c1e:	2b01      	cmp	r3, #1
 8007c20:	d128      	bne.n	8007c74 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007c22:	69fb      	ldr	r3, [r7, #28]
 8007c24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c28:	689b      	ldr	r3, [r3, #8]
 8007c2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d110      	bne.n	8007c54 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007c32:	69bb      	ldr	r3, [r7, #24]
 8007c34:	015a      	lsls	r2, r3, #5
 8007c36:	69fb      	ldr	r3, [r7, #28]
 8007c38:	4413      	add	r3, r2
 8007c3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	69ba      	ldr	r2, [r7, #24]
 8007c42:	0151      	lsls	r1, r2, #5
 8007c44:	69fa      	ldr	r2, [r7, #28]
 8007c46:	440a      	add	r2, r1
 8007c48:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c4c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007c50:	6013      	str	r3, [r2, #0]
 8007c52:	e00f      	b.n	8007c74 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007c54:	69bb      	ldr	r3, [r7, #24]
 8007c56:	015a      	lsls	r2, r3, #5
 8007c58:	69fb      	ldr	r3, [r7, #28]
 8007c5a:	4413      	add	r3, r2
 8007c5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	69ba      	ldr	r2, [r7, #24]
 8007c64:	0151      	lsls	r1, r2, #5
 8007c66:	69fa      	ldr	r2, [r7, #28]
 8007c68:	440a      	add	r2, r1
 8007c6a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c72:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007c74:	69bb      	ldr	r3, [r7, #24]
 8007c76:	015a      	lsls	r2, r3, #5
 8007c78:	69fb      	ldr	r3, [r7, #28]
 8007c7a:	4413      	add	r3, r2
 8007c7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	69ba      	ldr	r2, [r7, #24]
 8007c84:	0151      	lsls	r1, r2, #5
 8007c86:	69fa      	ldr	r2, [r7, #28]
 8007c88:	440a      	add	r2, r1
 8007c8a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c8e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007c92:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007c94:	2300      	movs	r3, #0
}
 8007c96:	4618      	mov	r0, r3
 8007c98:	3720      	adds	r7, #32
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}
 8007c9e:	bf00      	nop
 8007ca0:	1ff80000 	.word	0x1ff80000

08007ca4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	b087      	sub	sp, #28
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	60f8      	str	r0, [r7, #12]
 8007cac:	60b9      	str	r1, [r7, #8]
 8007cae:	4613      	mov	r3, r2
 8007cb0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	781b      	ldrb	r3, [r3, #0]
 8007cba:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	785b      	ldrb	r3, [r3, #1]
 8007cc0:	2b01      	cmp	r3, #1
 8007cc2:	f040 80ce 	bne.w	8007e62 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	699b      	ldr	r3, [r3, #24]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d132      	bne.n	8007d34 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007cce:	693b      	ldr	r3, [r7, #16]
 8007cd0:	015a      	lsls	r2, r3, #5
 8007cd2:	697b      	ldr	r3, [r7, #20]
 8007cd4:	4413      	add	r3, r2
 8007cd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cda:	691b      	ldr	r3, [r3, #16]
 8007cdc:	693a      	ldr	r2, [r7, #16]
 8007cde:	0151      	lsls	r1, r2, #5
 8007ce0:	697a      	ldr	r2, [r7, #20]
 8007ce2:	440a      	add	r2, r1
 8007ce4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ce8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007cec:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007cf0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007cf2:	693b      	ldr	r3, [r7, #16]
 8007cf4:	015a      	lsls	r2, r3, #5
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	4413      	add	r3, r2
 8007cfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cfe:	691b      	ldr	r3, [r3, #16]
 8007d00:	693a      	ldr	r2, [r7, #16]
 8007d02:	0151      	lsls	r1, r2, #5
 8007d04:	697a      	ldr	r2, [r7, #20]
 8007d06:	440a      	add	r2, r1
 8007d08:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d0c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007d10:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007d12:	693b      	ldr	r3, [r7, #16]
 8007d14:	015a      	lsls	r2, r3, #5
 8007d16:	697b      	ldr	r3, [r7, #20]
 8007d18:	4413      	add	r3, r2
 8007d1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d1e:	691b      	ldr	r3, [r3, #16]
 8007d20:	693a      	ldr	r2, [r7, #16]
 8007d22:	0151      	lsls	r1, r2, #5
 8007d24:	697a      	ldr	r2, [r7, #20]
 8007d26:	440a      	add	r2, r1
 8007d28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d2c:	0cdb      	lsrs	r3, r3, #19
 8007d2e:	04db      	lsls	r3, r3, #19
 8007d30:	6113      	str	r3, [r2, #16]
 8007d32:	e04e      	b.n	8007dd2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	015a      	lsls	r2, r3, #5
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	4413      	add	r3, r2
 8007d3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d40:	691b      	ldr	r3, [r3, #16]
 8007d42:	693a      	ldr	r2, [r7, #16]
 8007d44:	0151      	lsls	r1, r2, #5
 8007d46:	697a      	ldr	r2, [r7, #20]
 8007d48:	440a      	add	r2, r1
 8007d4a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d4e:	0cdb      	lsrs	r3, r3, #19
 8007d50:	04db      	lsls	r3, r3, #19
 8007d52:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	015a      	lsls	r2, r3, #5
 8007d58:	697b      	ldr	r3, [r7, #20]
 8007d5a:	4413      	add	r3, r2
 8007d5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d60:	691b      	ldr	r3, [r3, #16]
 8007d62:	693a      	ldr	r2, [r7, #16]
 8007d64:	0151      	lsls	r1, r2, #5
 8007d66:	697a      	ldr	r2, [r7, #20]
 8007d68:	440a      	add	r2, r1
 8007d6a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d6e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007d72:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007d76:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	699a      	ldr	r2, [r3, #24]
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	68db      	ldr	r3, [r3, #12]
 8007d80:	429a      	cmp	r2, r3
 8007d82:	d903      	bls.n	8007d8c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	68da      	ldr	r2, [r3, #12]
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007d8c:	693b      	ldr	r3, [r7, #16]
 8007d8e:	015a      	lsls	r2, r3, #5
 8007d90:	697b      	ldr	r3, [r7, #20]
 8007d92:	4413      	add	r3, r2
 8007d94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d98:	691b      	ldr	r3, [r3, #16]
 8007d9a:	693a      	ldr	r2, [r7, #16]
 8007d9c:	0151      	lsls	r1, r2, #5
 8007d9e:	697a      	ldr	r2, [r7, #20]
 8007da0:	440a      	add	r2, r1
 8007da2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007da6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007daa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007dac:	693b      	ldr	r3, [r7, #16]
 8007dae:	015a      	lsls	r2, r3, #5
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	4413      	add	r3, r2
 8007db4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007db8:	691a      	ldr	r2, [r3, #16]
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	699b      	ldr	r3, [r3, #24]
 8007dbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007dc2:	6939      	ldr	r1, [r7, #16]
 8007dc4:	0148      	lsls	r0, r1, #5
 8007dc6:	6979      	ldr	r1, [r7, #20]
 8007dc8:	4401      	add	r1, r0
 8007dca:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007dd2:	79fb      	ldrb	r3, [r7, #7]
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	d11e      	bne.n	8007e16 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	695b      	ldr	r3, [r3, #20]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d009      	beq.n	8007df4 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	015a      	lsls	r2, r3, #5
 8007de4:	697b      	ldr	r3, [r7, #20]
 8007de6:	4413      	add	r3, r2
 8007de8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dec:	461a      	mov	r2, r3
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	695b      	ldr	r3, [r3, #20]
 8007df2:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007df4:	693b      	ldr	r3, [r7, #16]
 8007df6:	015a      	lsls	r2, r3, #5
 8007df8:	697b      	ldr	r3, [r7, #20]
 8007dfa:	4413      	add	r3, r2
 8007dfc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	693a      	ldr	r2, [r7, #16]
 8007e04:	0151      	lsls	r1, r2, #5
 8007e06:	697a      	ldr	r2, [r7, #20]
 8007e08:	440a      	add	r2, r1
 8007e0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e0e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007e12:	6013      	str	r3, [r2, #0]
 8007e14:	e097      	b.n	8007f46 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007e16:	693b      	ldr	r3, [r7, #16]
 8007e18:	015a      	lsls	r2, r3, #5
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	4413      	add	r3, r2
 8007e1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	693a      	ldr	r2, [r7, #16]
 8007e26:	0151      	lsls	r1, r2, #5
 8007e28:	697a      	ldr	r2, [r7, #20]
 8007e2a:	440a      	add	r2, r1
 8007e2c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e30:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007e34:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	699b      	ldr	r3, [r3, #24]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	f000 8083 	beq.w	8007f46 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	781b      	ldrb	r3, [r3, #0]
 8007e4c:	f003 030f 	and.w	r3, r3, #15
 8007e50:	2101      	movs	r1, #1
 8007e52:	fa01 f303 	lsl.w	r3, r1, r3
 8007e56:	6979      	ldr	r1, [r7, #20]
 8007e58:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	634b      	str	r3, [r1, #52]	; 0x34
 8007e60:	e071      	b.n	8007f46 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007e62:	693b      	ldr	r3, [r7, #16]
 8007e64:	015a      	lsls	r2, r3, #5
 8007e66:	697b      	ldr	r3, [r7, #20]
 8007e68:	4413      	add	r3, r2
 8007e6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e6e:	691b      	ldr	r3, [r3, #16]
 8007e70:	693a      	ldr	r2, [r7, #16]
 8007e72:	0151      	lsls	r1, r2, #5
 8007e74:	697a      	ldr	r2, [r7, #20]
 8007e76:	440a      	add	r2, r1
 8007e78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e7c:	0cdb      	lsrs	r3, r3, #19
 8007e7e:	04db      	lsls	r3, r3, #19
 8007e80:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	015a      	lsls	r2, r3, #5
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	4413      	add	r3, r2
 8007e8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e8e:	691b      	ldr	r3, [r3, #16]
 8007e90:	693a      	ldr	r2, [r7, #16]
 8007e92:	0151      	lsls	r1, r2, #5
 8007e94:	697a      	ldr	r2, [r7, #20]
 8007e96:	440a      	add	r2, r1
 8007e98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e9c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007ea0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007ea4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	699b      	ldr	r3, [r3, #24]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d003      	beq.n	8007eb6 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	68da      	ldr	r2, [r3, #12]
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	68da      	ldr	r2, [r3, #12]
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007ebe:	693b      	ldr	r3, [r7, #16]
 8007ec0:	015a      	lsls	r2, r3, #5
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	4413      	add	r3, r2
 8007ec6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007eca:	691b      	ldr	r3, [r3, #16]
 8007ecc:	693a      	ldr	r2, [r7, #16]
 8007ece:	0151      	lsls	r1, r2, #5
 8007ed0:	697a      	ldr	r2, [r7, #20]
 8007ed2:	440a      	add	r2, r1
 8007ed4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007ed8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007edc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	015a      	lsls	r2, r3, #5
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	4413      	add	r3, r2
 8007ee6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007eea:	691a      	ldr	r2, [r3, #16]
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	69db      	ldr	r3, [r3, #28]
 8007ef0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ef4:	6939      	ldr	r1, [r7, #16]
 8007ef6:	0148      	lsls	r0, r1, #5
 8007ef8:	6979      	ldr	r1, [r7, #20]
 8007efa:	4401      	add	r1, r0
 8007efc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007f00:	4313      	orrs	r3, r2
 8007f02:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8007f04:	79fb      	ldrb	r3, [r7, #7]
 8007f06:	2b01      	cmp	r3, #1
 8007f08:	d10d      	bne.n	8007f26 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	691b      	ldr	r3, [r3, #16]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d009      	beq.n	8007f26 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	6919      	ldr	r1, [r3, #16]
 8007f16:	693b      	ldr	r3, [r7, #16]
 8007f18:	015a      	lsls	r2, r3, #5
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	4413      	add	r3, r2
 8007f1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f22:	460a      	mov	r2, r1
 8007f24:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007f26:	693b      	ldr	r3, [r7, #16]
 8007f28:	015a      	lsls	r2, r3, #5
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	4413      	add	r3, r2
 8007f2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	693a      	ldr	r2, [r7, #16]
 8007f36:	0151      	lsls	r1, r2, #5
 8007f38:	697a      	ldr	r2, [r7, #20]
 8007f3a:	440a      	add	r2, r1
 8007f3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f40:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007f44:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007f46:	2300      	movs	r3, #0
}
 8007f48:	4618      	mov	r0, r3
 8007f4a:	371c      	adds	r7, #28
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f52:	4770      	bx	lr

08007f54 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007f54:	b480      	push	{r7}
 8007f56:	b087      	sub	sp, #28
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
 8007f5c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007f5e:	2300      	movs	r3, #0
 8007f60:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007f62:	2300      	movs	r3, #0
 8007f64:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	785b      	ldrb	r3, [r3, #1]
 8007f6e:	2b01      	cmp	r3, #1
 8007f70:	d14a      	bne.n	8008008 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	781b      	ldrb	r3, [r3, #0]
 8007f76:	015a      	lsls	r2, r3, #5
 8007f78:	693b      	ldr	r3, [r7, #16]
 8007f7a:	4413      	add	r3, r2
 8007f7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007f86:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007f8a:	f040 8086 	bne.w	800809a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	781b      	ldrb	r3, [r3, #0]
 8007f92:	015a      	lsls	r2, r3, #5
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	4413      	add	r3, r2
 8007f98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	683a      	ldr	r2, [r7, #0]
 8007fa0:	7812      	ldrb	r2, [r2, #0]
 8007fa2:	0151      	lsls	r1, r2, #5
 8007fa4:	693a      	ldr	r2, [r7, #16]
 8007fa6:	440a      	add	r2, r1
 8007fa8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fac:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007fb0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	781b      	ldrb	r3, [r3, #0]
 8007fb6:	015a      	lsls	r2, r3, #5
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	4413      	add	r3, r2
 8007fbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	683a      	ldr	r2, [r7, #0]
 8007fc4:	7812      	ldrb	r2, [r2, #0]
 8007fc6:	0151      	lsls	r1, r2, #5
 8007fc8:	693a      	ldr	r2, [r7, #16]
 8007fca:	440a      	add	r2, r1
 8007fcc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fd0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007fd4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	3301      	adds	r3, #1
 8007fda:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	f242 7210 	movw	r2, #10000	; 0x2710
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d902      	bls.n	8007fec <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	75fb      	strb	r3, [r7, #23]
          break;
 8007fea:	e056      	b.n	800809a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	781b      	ldrb	r3, [r3, #0]
 8007ff0:	015a      	lsls	r2, r3, #5
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	4413      	add	r3, r2
 8007ff6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008000:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008004:	d0e7      	beq.n	8007fd6 <USB_EPStopXfer+0x82>
 8008006:	e048      	b.n	800809a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	781b      	ldrb	r3, [r3, #0]
 800800c:	015a      	lsls	r2, r3, #5
 800800e:	693b      	ldr	r3, [r7, #16]
 8008010:	4413      	add	r3, r2
 8008012:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800801c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008020:	d13b      	bne.n	800809a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	781b      	ldrb	r3, [r3, #0]
 8008026:	015a      	lsls	r2, r3, #5
 8008028:	693b      	ldr	r3, [r7, #16]
 800802a:	4413      	add	r3, r2
 800802c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	683a      	ldr	r2, [r7, #0]
 8008034:	7812      	ldrb	r2, [r2, #0]
 8008036:	0151      	lsls	r1, r2, #5
 8008038:	693a      	ldr	r2, [r7, #16]
 800803a:	440a      	add	r2, r1
 800803c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008040:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008044:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	781b      	ldrb	r3, [r3, #0]
 800804a:	015a      	lsls	r2, r3, #5
 800804c:	693b      	ldr	r3, [r7, #16]
 800804e:	4413      	add	r3, r2
 8008050:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	683a      	ldr	r2, [r7, #0]
 8008058:	7812      	ldrb	r2, [r2, #0]
 800805a:	0151      	lsls	r1, r2, #5
 800805c:	693a      	ldr	r2, [r7, #16]
 800805e:	440a      	add	r2, r1
 8008060:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008064:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008068:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	3301      	adds	r3, #1
 800806e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	f242 7210 	movw	r2, #10000	; 0x2710
 8008076:	4293      	cmp	r3, r2
 8008078:	d902      	bls.n	8008080 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800807a:	2301      	movs	r3, #1
 800807c:	75fb      	strb	r3, [r7, #23]
          break;
 800807e:	e00c      	b.n	800809a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	781b      	ldrb	r3, [r3, #0]
 8008084:	015a      	lsls	r2, r3, #5
 8008086:	693b      	ldr	r3, [r7, #16]
 8008088:	4413      	add	r3, r2
 800808a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008094:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008098:	d0e7      	beq.n	800806a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800809a:	7dfb      	ldrb	r3, [r7, #23]
}
 800809c:	4618      	mov	r0, r3
 800809e:	371c      	adds	r7, #28
 80080a0:	46bd      	mov	sp, r7
 80080a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a6:	4770      	bx	lr

080080a8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80080a8:	b480      	push	{r7}
 80080aa:	b089      	sub	sp, #36	; 0x24
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	60f8      	str	r0, [r7, #12]
 80080b0:	60b9      	str	r1, [r7, #8]
 80080b2:	4611      	mov	r1, r2
 80080b4:	461a      	mov	r2, r3
 80080b6:	460b      	mov	r3, r1
 80080b8:	71fb      	strb	r3, [r7, #7]
 80080ba:	4613      	mov	r3, r2
 80080bc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80080c6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d123      	bne.n	8008116 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80080ce:	88bb      	ldrh	r3, [r7, #4]
 80080d0:	3303      	adds	r3, #3
 80080d2:	089b      	lsrs	r3, r3, #2
 80080d4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80080d6:	2300      	movs	r3, #0
 80080d8:	61bb      	str	r3, [r7, #24]
 80080da:	e018      	b.n	800810e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80080dc:	79fb      	ldrb	r3, [r7, #7]
 80080de:	031a      	lsls	r2, r3, #12
 80080e0:	697b      	ldr	r3, [r7, #20]
 80080e2:	4413      	add	r3, r2
 80080e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80080e8:	461a      	mov	r2, r3
 80080ea:	69fb      	ldr	r3, [r7, #28]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	6013      	str	r3, [r2, #0]
      pSrc++;
 80080f0:	69fb      	ldr	r3, [r7, #28]
 80080f2:	3301      	adds	r3, #1
 80080f4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80080f6:	69fb      	ldr	r3, [r7, #28]
 80080f8:	3301      	adds	r3, #1
 80080fa:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80080fc:	69fb      	ldr	r3, [r7, #28]
 80080fe:	3301      	adds	r3, #1
 8008100:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008102:	69fb      	ldr	r3, [r7, #28]
 8008104:	3301      	adds	r3, #1
 8008106:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008108:	69bb      	ldr	r3, [r7, #24]
 800810a:	3301      	adds	r3, #1
 800810c:	61bb      	str	r3, [r7, #24]
 800810e:	69ba      	ldr	r2, [r7, #24]
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	429a      	cmp	r2, r3
 8008114:	d3e2      	bcc.n	80080dc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008116:	2300      	movs	r3, #0
}
 8008118:	4618      	mov	r0, r3
 800811a:	3724      	adds	r7, #36	; 0x24
 800811c:	46bd      	mov	sp, r7
 800811e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008122:	4770      	bx	lr

08008124 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008124:	b480      	push	{r7}
 8008126:	b08b      	sub	sp, #44	; 0x2c
 8008128:	af00      	add	r7, sp, #0
 800812a:	60f8      	str	r0, [r7, #12]
 800812c:	60b9      	str	r1, [r7, #8]
 800812e:	4613      	mov	r3, r2
 8008130:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800813a:	88fb      	ldrh	r3, [r7, #6]
 800813c:	089b      	lsrs	r3, r3, #2
 800813e:	b29b      	uxth	r3, r3
 8008140:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008142:	88fb      	ldrh	r3, [r7, #6]
 8008144:	f003 0303 	and.w	r3, r3, #3
 8008148:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800814a:	2300      	movs	r3, #0
 800814c:	623b      	str	r3, [r7, #32]
 800814e:	e014      	b.n	800817a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008150:	69bb      	ldr	r3, [r7, #24]
 8008152:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008156:	681a      	ldr	r2, [r3, #0]
 8008158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800815a:	601a      	str	r2, [r3, #0]
    pDest++;
 800815c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800815e:	3301      	adds	r3, #1
 8008160:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008164:	3301      	adds	r3, #1
 8008166:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800816a:	3301      	adds	r3, #1
 800816c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800816e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008170:	3301      	adds	r3, #1
 8008172:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008174:	6a3b      	ldr	r3, [r7, #32]
 8008176:	3301      	adds	r3, #1
 8008178:	623b      	str	r3, [r7, #32]
 800817a:	6a3a      	ldr	r2, [r7, #32]
 800817c:	697b      	ldr	r3, [r7, #20]
 800817e:	429a      	cmp	r2, r3
 8008180:	d3e6      	bcc.n	8008150 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008182:	8bfb      	ldrh	r3, [r7, #30]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d01e      	beq.n	80081c6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008188:	2300      	movs	r3, #0
 800818a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800818c:	69bb      	ldr	r3, [r7, #24]
 800818e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008192:	461a      	mov	r2, r3
 8008194:	f107 0310 	add.w	r3, r7, #16
 8008198:	6812      	ldr	r2, [r2, #0]
 800819a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800819c:	693a      	ldr	r2, [r7, #16]
 800819e:	6a3b      	ldr	r3, [r7, #32]
 80081a0:	b2db      	uxtb	r3, r3
 80081a2:	00db      	lsls	r3, r3, #3
 80081a4:	fa22 f303 	lsr.w	r3, r2, r3
 80081a8:	b2da      	uxtb	r2, r3
 80081aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ac:	701a      	strb	r2, [r3, #0]
      i++;
 80081ae:	6a3b      	ldr	r3, [r7, #32]
 80081b0:	3301      	adds	r3, #1
 80081b2:	623b      	str	r3, [r7, #32]
      pDest++;
 80081b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081b6:	3301      	adds	r3, #1
 80081b8:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80081ba:	8bfb      	ldrh	r3, [r7, #30]
 80081bc:	3b01      	subs	r3, #1
 80081be:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80081c0:	8bfb      	ldrh	r3, [r7, #30]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d1ea      	bne.n	800819c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80081c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80081c8:	4618      	mov	r0, r3
 80081ca:	372c      	adds	r7, #44	; 0x2c
 80081cc:	46bd      	mov	sp, r7
 80081ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d2:	4770      	bx	lr

080081d4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80081d4:	b480      	push	{r7}
 80081d6:	b085      	sub	sp, #20
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
 80081dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	781b      	ldrb	r3, [r3, #0]
 80081e6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	785b      	ldrb	r3, [r3, #1]
 80081ec:	2b01      	cmp	r3, #1
 80081ee:	d12c      	bne.n	800824a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80081f0:	68bb      	ldr	r3, [r7, #8]
 80081f2:	015a      	lsls	r2, r3, #5
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	4413      	add	r3, r2
 80081f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	db12      	blt.n	8008228 <USB_EPSetStall+0x54>
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d00f      	beq.n	8008228 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	015a      	lsls	r2, r3, #5
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	4413      	add	r3, r2
 8008210:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	68ba      	ldr	r2, [r7, #8]
 8008218:	0151      	lsls	r1, r2, #5
 800821a:	68fa      	ldr	r2, [r7, #12]
 800821c:	440a      	add	r2, r1
 800821e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008222:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008226:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	015a      	lsls	r2, r3, #5
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	4413      	add	r3, r2
 8008230:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	68ba      	ldr	r2, [r7, #8]
 8008238:	0151      	lsls	r1, r2, #5
 800823a:	68fa      	ldr	r2, [r7, #12]
 800823c:	440a      	add	r2, r1
 800823e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008242:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008246:	6013      	str	r3, [r2, #0]
 8008248:	e02b      	b.n	80082a2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	015a      	lsls	r2, r3, #5
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	4413      	add	r3, r2
 8008252:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	2b00      	cmp	r3, #0
 800825a:	db12      	blt.n	8008282 <USB_EPSetStall+0xae>
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d00f      	beq.n	8008282 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008262:	68bb      	ldr	r3, [r7, #8]
 8008264:	015a      	lsls	r2, r3, #5
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	4413      	add	r3, r2
 800826a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	68ba      	ldr	r2, [r7, #8]
 8008272:	0151      	lsls	r1, r2, #5
 8008274:	68fa      	ldr	r2, [r7, #12]
 8008276:	440a      	add	r2, r1
 8008278:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800827c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008280:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	015a      	lsls	r2, r3, #5
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	4413      	add	r3, r2
 800828a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	68ba      	ldr	r2, [r7, #8]
 8008292:	0151      	lsls	r1, r2, #5
 8008294:	68fa      	ldr	r2, [r7, #12]
 8008296:	440a      	add	r2, r1
 8008298:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800829c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80082a0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80082a2:	2300      	movs	r3, #0
}
 80082a4:	4618      	mov	r0, r3
 80082a6:	3714      	adds	r7, #20
 80082a8:	46bd      	mov	sp, r7
 80082aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ae:	4770      	bx	lr

080082b0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80082b0:	b480      	push	{r7}
 80082b2:	b085      	sub	sp, #20
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
 80082b8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	781b      	ldrb	r3, [r3, #0]
 80082c2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	785b      	ldrb	r3, [r3, #1]
 80082c8:	2b01      	cmp	r3, #1
 80082ca:	d128      	bne.n	800831e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	015a      	lsls	r2, r3, #5
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	4413      	add	r3, r2
 80082d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	68ba      	ldr	r2, [r7, #8]
 80082dc:	0151      	lsls	r1, r2, #5
 80082de:	68fa      	ldr	r2, [r7, #12]
 80082e0:	440a      	add	r2, r1
 80082e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082e6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80082ea:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	791b      	ldrb	r3, [r3, #4]
 80082f0:	2b03      	cmp	r3, #3
 80082f2:	d003      	beq.n	80082fc <USB_EPClearStall+0x4c>
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	791b      	ldrb	r3, [r3, #4]
 80082f8:	2b02      	cmp	r3, #2
 80082fa:	d138      	bne.n	800836e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	015a      	lsls	r2, r3, #5
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	4413      	add	r3, r2
 8008304:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	68ba      	ldr	r2, [r7, #8]
 800830c:	0151      	lsls	r1, r2, #5
 800830e:	68fa      	ldr	r2, [r7, #12]
 8008310:	440a      	add	r2, r1
 8008312:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008316:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800831a:	6013      	str	r3, [r2, #0]
 800831c:	e027      	b.n	800836e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800831e:	68bb      	ldr	r3, [r7, #8]
 8008320:	015a      	lsls	r2, r3, #5
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	4413      	add	r3, r2
 8008326:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	68ba      	ldr	r2, [r7, #8]
 800832e:	0151      	lsls	r1, r2, #5
 8008330:	68fa      	ldr	r2, [r7, #12]
 8008332:	440a      	add	r2, r1
 8008334:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008338:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800833c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	791b      	ldrb	r3, [r3, #4]
 8008342:	2b03      	cmp	r3, #3
 8008344:	d003      	beq.n	800834e <USB_EPClearStall+0x9e>
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	791b      	ldrb	r3, [r3, #4]
 800834a:	2b02      	cmp	r3, #2
 800834c:	d10f      	bne.n	800836e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800834e:	68bb      	ldr	r3, [r7, #8]
 8008350:	015a      	lsls	r2, r3, #5
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	4413      	add	r3, r2
 8008356:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	68ba      	ldr	r2, [r7, #8]
 800835e:	0151      	lsls	r1, r2, #5
 8008360:	68fa      	ldr	r2, [r7, #12]
 8008362:	440a      	add	r2, r1
 8008364:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008368:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800836c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800836e:	2300      	movs	r3, #0
}
 8008370:	4618      	mov	r0, r3
 8008372:	3714      	adds	r7, #20
 8008374:	46bd      	mov	sp, r7
 8008376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837a:	4770      	bx	lr

0800837c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800837c:	b480      	push	{r7}
 800837e:	b085      	sub	sp, #20
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	460b      	mov	r3, r1
 8008386:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	68fa      	ldr	r2, [r7, #12]
 8008396:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800839a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800839e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083a6:	681a      	ldr	r2, [r3, #0]
 80083a8:	78fb      	ldrb	r3, [r7, #3]
 80083aa:	011b      	lsls	r3, r3, #4
 80083ac:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80083b0:	68f9      	ldr	r1, [r7, #12]
 80083b2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80083b6:	4313      	orrs	r3, r2
 80083b8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80083ba:	2300      	movs	r3, #0
}
 80083bc:	4618      	mov	r0, r3
 80083be:	3714      	adds	r7, #20
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr

080083c8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80083c8:	b480      	push	{r7}
 80083ca:	b085      	sub	sp, #20
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	68fa      	ldr	r2, [r7, #12]
 80083de:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80083e2:	f023 0303 	bic.w	r3, r3, #3
 80083e6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083ee:	685b      	ldr	r3, [r3, #4]
 80083f0:	68fa      	ldr	r2, [r7, #12]
 80083f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80083f6:	f023 0302 	bic.w	r3, r3, #2
 80083fa:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80083fc:	2300      	movs	r3, #0
}
 80083fe:	4618      	mov	r0, r3
 8008400:	3714      	adds	r7, #20
 8008402:	46bd      	mov	sp, r7
 8008404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008408:	4770      	bx	lr

0800840a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800840a:	b480      	push	{r7}
 800840c:	b085      	sub	sp, #20
 800840e:	af00      	add	r7, sp, #0
 8008410:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	68fa      	ldr	r2, [r7, #12]
 8008420:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008424:	f023 0303 	bic.w	r3, r3, #3
 8008428:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008430:	685b      	ldr	r3, [r3, #4]
 8008432:	68fa      	ldr	r2, [r7, #12]
 8008434:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008438:	f043 0302 	orr.w	r3, r3, #2
 800843c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800843e:	2300      	movs	r3, #0
}
 8008440:	4618      	mov	r0, r3
 8008442:	3714      	adds	r7, #20
 8008444:	46bd      	mov	sp, r7
 8008446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844a:	4770      	bx	lr

0800844c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800844c:	b480      	push	{r7}
 800844e:	b085      	sub	sp, #20
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	695b      	ldr	r3, [r3, #20]
 8008458:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	699b      	ldr	r3, [r3, #24]
 800845e:	68fa      	ldr	r2, [r7, #12]
 8008460:	4013      	ands	r3, r2
 8008462:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008464:	68fb      	ldr	r3, [r7, #12]
}
 8008466:	4618      	mov	r0, r3
 8008468:	3714      	adds	r7, #20
 800846a:	46bd      	mov	sp, r7
 800846c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008470:	4770      	bx	lr

08008472 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008472:	b480      	push	{r7}
 8008474:	b085      	sub	sp, #20
 8008476:	af00      	add	r7, sp, #0
 8008478:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008484:	699b      	ldr	r3, [r3, #24]
 8008486:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800848e:	69db      	ldr	r3, [r3, #28]
 8008490:	68ba      	ldr	r2, [r7, #8]
 8008492:	4013      	ands	r3, r2
 8008494:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	0c1b      	lsrs	r3, r3, #16
}
 800849a:	4618      	mov	r0, r3
 800849c:	3714      	adds	r7, #20
 800849e:	46bd      	mov	sp, r7
 80084a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a4:	4770      	bx	lr

080084a6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80084a6:	b480      	push	{r7}
 80084a8:	b085      	sub	sp, #20
 80084aa:	af00      	add	r7, sp, #0
 80084ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084b8:	699b      	ldr	r3, [r3, #24]
 80084ba:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084c2:	69db      	ldr	r3, [r3, #28]
 80084c4:	68ba      	ldr	r2, [r7, #8]
 80084c6:	4013      	ands	r3, r2
 80084c8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	b29b      	uxth	r3, r3
}
 80084ce:	4618      	mov	r0, r3
 80084d0:	3714      	adds	r7, #20
 80084d2:	46bd      	mov	sp, r7
 80084d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d8:	4770      	bx	lr

080084da <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80084da:	b480      	push	{r7}
 80084dc:	b085      	sub	sp, #20
 80084de:	af00      	add	r7, sp, #0
 80084e0:	6078      	str	r0, [r7, #4]
 80084e2:	460b      	mov	r3, r1
 80084e4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80084ea:	78fb      	ldrb	r3, [r7, #3]
 80084ec:	015a      	lsls	r2, r3, #5
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	4413      	add	r3, r2
 80084f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084f6:	689b      	ldr	r3, [r3, #8]
 80084f8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008500:	695b      	ldr	r3, [r3, #20]
 8008502:	68ba      	ldr	r2, [r7, #8]
 8008504:	4013      	ands	r3, r2
 8008506:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008508:	68bb      	ldr	r3, [r7, #8]
}
 800850a:	4618      	mov	r0, r3
 800850c:	3714      	adds	r7, #20
 800850e:	46bd      	mov	sp, r7
 8008510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008514:	4770      	bx	lr

08008516 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008516:	b480      	push	{r7}
 8008518:	b087      	sub	sp, #28
 800851a:	af00      	add	r7, sp, #0
 800851c:	6078      	str	r0, [r7, #4]
 800851e:	460b      	mov	r3, r1
 8008520:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008526:	697b      	ldr	r3, [r7, #20]
 8008528:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800852c:	691b      	ldr	r3, [r3, #16]
 800852e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008530:	697b      	ldr	r3, [r7, #20]
 8008532:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008536:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008538:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800853a:	78fb      	ldrb	r3, [r7, #3]
 800853c:	f003 030f 	and.w	r3, r3, #15
 8008540:	68fa      	ldr	r2, [r7, #12]
 8008542:	fa22 f303 	lsr.w	r3, r2, r3
 8008546:	01db      	lsls	r3, r3, #7
 8008548:	b2db      	uxtb	r3, r3
 800854a:	693a      	ldr	r2, [r7, #16]
 800854c:	4313      	orrs	r3, r2
 800854e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008550:	78fb      	ldrb	r3, [r7, #3]
 8008552:	015a      	lsls	r2, r3, #5
 8008554:	697b      	ldr	r3, [r7, #20]
 8008556:	4413      	add	r3, r2
 8008558:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800855c:	689b      	ldr	r3, [r3, #8]
 800855e:	693a      	ldr	r2, [r7, #16]
 8008560:	4013      	ands	r3, r2
 8008562:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008564:	68bb      	ldr	r3, [r7, #8]
}
 8008566:	4618      	mov	r0, r3
 8008568:	371c      	adds	r7, #28
 800856a:	46bd      	mov	sp, r7
 800856c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008570:	4770      	bx	lr

08008572 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008572:	b480      	push	{r7}
 8008574:	b083      	sub	sp, #12
 8008576:	af00      	add	r7, sp, #0
 8008578:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	695b      	ldr	r3, [r3, #20]
 800857e:	f003 0301 	and.w	r3, r3, #1
}
 8008582:	4618      	mov	r0, r3
 8008584:	370c      	adds	r7, #12
 8008586:	46bd      	mov	sp, r7
 8008588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858c:	4770      	bx	lr

0800858e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800858e:	b480      	push	{r7}
 8008590:	b085      	sub	sp, #20
 8008592:	af00      	add	r7, sp, #0
 8008594:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	68fa      	ldr	r2, [r7, #12]
 80085a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085a8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80085ac:	f023 0307 	bic.w	r3, r3, #7
 80085b0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	68fa      	ldr	r2, [r7, #12]
 80085bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80085c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80085c4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80085c6:	2300      	movs	r3, #0
}
 80085c8:	4618      	mov	r0, r3
 80085ca:	3714      	adds	r7, #20
 80085cc:	46bd      	mov	sp, r7
 80085ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d2:	4770      	bx	lr

080085d4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80085d4:	b480      	push	{r7}
 80085d6:	b087      	sub	sp, #28
 80085d8:	af00      	add	r7, sp, #0
 80085da:	60f8      	str	r0, [r7, #12]
 80085dc:	460b      	mov	r3, r1
 80085de:	607a      	str	r2, [r7, #4]
 80085e0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	333c      	adds	r3, #60	; 0x3c
 80085ea:	3304      	adds	r3, #4
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80085f0:	693b      	ldr	r3, [r7, #16]
 80085f2:	4a26      	ldr	r2, [pc, #152]	; (800868c <USB_EP0_OutStart+0xb8>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d90a      	bls.n	800860e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80085f8:	697b      	ldr	r3, [r7, #20]
 80085fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008604:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008608:	d101      	bne.n	800860e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800860a:	2300      	movs	r3, #0
 800860c:	e037      	b.n	800867e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800860e:	697b      	ldr	r3, [r7, #20]
 8008610:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008614:	461a      	mov	r2, r3
 8008616:	2300      	movs	r3, #0
 8008618:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800861a:	697b      	ldr	r3, [r7, #20]
 800861c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008620:	691b      	ldr	r3, [r3, #16]
 8008622:	697a      	ldr	r2, [r7, #20]
 8008624:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008628:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800862c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800862e:	697b      	ldr	r3, [r7, #20]
 8008630:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008634:	691b      	ldr	r3, [r3, #16]
 8008636:	697a      	ldr	r2, [r7, #20]
 8008638:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800863c:	f043 0318 	orr.w	r3, r3, #24
 8008640:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008642:	697b      	ldr	r3, [r7, #20]
 8008644:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008648:	691b      	ldr	r3, [r3, #16]
 800864a:	697a      	ldr	r2, [r7, #20]
 800864c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008650:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008654:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008656:	7afb      	ldrb	r3, [r7, #11]
 8008658:	2b01      	cmp	r3, #1
 800865a:	d10f      	bne.n	800867c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800865c:	697b      	ldr	r3, [r7, #20]
 800865e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008662:	461a      	mov	r2, r3
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	697a      	ldr	r2, [r7, #20]
 8008672:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008676:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800867a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800867c:	2300      	movs	r3, #0
}
 800867e:	4618      	mov	r0, r3
 8008680:	371c      	adds	r7, #28
 8008682:	46bd      	mov	sp, r7
 8008684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008688:	4770      	bx	lr
 800868a:	bf00      	nop
 800868c:	4f54300a 	.word	0x4f54300a

08008690 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008690:	b480      	push	{r7}
 8008692:	b085      	sub	sp, #20
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008698:	2300      	movs	r3, #0
 800869a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	3301      	adds	r3, #1
 80086a0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	4a13      	ldr	r2, [pc, #76]	; (80086f4 <USB_CoreReset+0x64>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d901      	bls.n	80086ae <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80086aa:	2303      	movs	r3, #3
 80086ac:	e01b      	b.n	80086e6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	691b      	ldr	r3, [r3, #16]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	daf2      	bge.n	800869c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80086b6:	2300      	movs	r3, #0
 80086b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	691b      	ldr	r3, [r3, #16]
 80086be:	f043 0201 	orr.w	r2, r3, #1
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	3301      	adds	r3, #1
 80086ca:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	4a09      	ldr	r2, [pc, #36]	; (80086f4 <USB_CoreReset+0x64>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d901      	bls.n	80086d8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80086d4:	2303      	movs	r3, #3
 80086d6:	e006      	b.n	80086e6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	691b      	ldr	r3, [r3, #16]
 80086dc:	f003 0301 	and.w	r3, r3, #1
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d0f0      	beq.n	80086c6 <USB_CoreReset+0x36>

  return HAL_OK;
 80086e4:	2300      	movs	r3, #0
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	3714      	adds	r7, #20
 80086ea:	46bd      	mov	sp, r7
 80086ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f0:	4770      	bx	lr
 80086f2:	bf00      	nop
 80086f4:	00030d40 	.word	0x00030d40

080086f8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b084      	sub	sp, #16
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
 8008700:	460b      	mov	r3, r1
 8008702:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008704:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008708:	f002 fc94 	bl	800b034 <USBD_static_malloc>
 800870c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d109      	bne.n	8008728 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	32b0      	adds	r2, #176	; 0xb0
 800871e:	2100      	movs	r1, #0
 8008720:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008724:	2302      	movs	r3, #2
 8008726:	e0d4      	b.n	80088d2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008728:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800872c:	2100      	movs	r1, #0
 800872e:	68f8      	ldr	r0, [r7, #12]
 8008730:	f002 fcee 	bl	800b110 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	32b0      	adds	r2, #176	; 0xb0
 800873e:	68f9      	ldr	r1, [r7, #12]
 8008740:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	32b0      	adds	r2, #176	; 0xb0
 800874e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	7c1b      	ldrb	r3, [r3, #16]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d138      	bne.n	80087d2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008760:	4b5e      	ldr	r3, [pc, #376]	; (80088dc <USBD_CDC_Init+0x1e4>)
 8008762:	7819      	ldrb	r1, [r3, #0]
 8008764:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008768:	2202      	movs	r2, #2
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f002 fb3f 	bl	800adee <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008770:	4b5a      	ldr	r3, [pc, #360]	; (80088dc <USBD_CDC_Init+0x1e4>)
 8008772:	781b      	ldrb	r3, [r3, #0]
 8008774:	f003 020f 	and.w	r2, r3, #15
 8008778:	6879      	ldr	r1, [r7, #4]
 800877a:	4613      	mov	r3, r2
 800877c:	009b      	lsls	r3, r3, #2
 800877e:	4413      	add	r3, r2
 8008780:	009b      	lsls	r3, r3, #2
 8008782:	440b      	add	r3, r1
 8008784:	3324      	adds	r3, #36	; 0x24
 8008786:	2201      	movs	r2, #1
 8008788:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800878a:	4b55      	ldr	r3, [pc, #340]	; (80088e0 <USBD_CDC_Init+0x1e8>)
 800878c:	7819      	ldrb	r1, [r3, #0]
 800878e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008792:	2202      	movs	r2, #2
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f002 fb2a 	bl	800adee <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800879a:	4b51      	ldr	r3, [pc, #324]	; (80088e0 <USBD_CDC_Init+0x1e8>)
 800879c:	781b      	ldrb	r3, [r3, #0]
 800879e:	f003 020f 	and.w	r2, r3, #15
 80087a2:	6879      	ldr	r1, [r7, #4]
 80087a4:	4613      	mov	r3, r2
 80087a6:	009b      	lsls	r3, r3, #2
 80087a8:	4413      	add	r3, r2
 80087aa:	009b      	lsls	r3, r3, #2
 80087ac:	440b      	add	r3, r1
 80087ae:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80087b2:	2201      	movs	r2, #1
 80087b4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80087b6:	4b4b      	ldr	r3, [pc, #300]	; (80088e4 <USBD_CDC_Init+0x1ec>)
 80087b8:	781b      	ldrb	r3, [r3, #0]
 80087ba:	f003 020f 	and.w	r2, r3, #15
 80087be:	6879      	ldr	r1, [r7, #4]
 80087c0:	4613      	mov	r3, r2
 80087c2:	009b      	lsls	r3, r3, #2
 80087c4:	4413      	add	r3, r2
 80087c6:	009b      	lsls	r3, r3, #2
 80087c8:	440b      	add	r3, r1
 80087ca:	3326      	adds	r3, #38	; 0x26
 80087cc:	2210      	movs	r2, #16
 80087ce:	801a      	strh	r2, [r3, #0]
 80087d0:	e035      	b.n	800883e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80087d2:	4b42      	ldr	r3, [pc, #264]	; (80088dc <USBD_CDC_Init+0x1e4>)
 80087d4:	7819      	ldrb	r1, [r3, #0]
 80087d6:	2340      	movs	r3, #64	; 0x40
 80087d8:	2202      	movs	r2, #2
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f002 fb07 	bl	800adee <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80087e0:	4b3e      	ldr	r3, [pc, #248]	; (80088dc <USBD_CDC_Init+0x1e4>)
 80087e2:	781b      	ldrb	r3, [r3, #0]
 80087e4:	f003 020f 	and.w	r2, r3, #15
 80087e8:	6879      	ldr	r1, [r7, #4]
 80087ea:	4613      	mov	r3, r2
 80087ec:	009b      	lsls	r3, r3, #2
 80087ee:	4413      	add	r3, r2
 80087f0:	009b      	lsls	r3, r3, #2
 80087f2:	440b      	add	r3, r1
 80087f4:	3324      	adds	r3, #36	; 0x24
 80087f6:	2201      	movs	r2, #1
 80087f8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80087fa:	4b39      	ldr	r3, [pc, #228]	; (80088e0 <USBD_CDC_Init+0x1e8>)
 80087fc:	7819      	ldrb	r1, [r3, #0]
 80087fe:	2340      	movs	r3, #64	; 0x40
 8008800:	2202      	movs	r2, #2
 8008802:	6878      	ldr	r0, [r7, #4]
 8008804:	f002 faf3 	bl	800adee <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008808:	4b35      	ldr	r3, [pc, #212]	; (80088e0 <USBD_CDC_Init+0x1e8>)
 800880a:	781b      	ldrb	r3, [r3, #0]
 800880c:	f003 020f 	and.w	r2, r3, #15
 8008810:	6879      	ldr	r1, [r7, #4]
 8008812:	4613      	mov	r3, r2
 8008814:	009b      	lsls	r3, r3, #2
 8008816:	4413      	add	r3, r2
 8008818:	009b      	lsls	r3, r3, #2
 800881a:	440b      	add	r3, r1
 800881c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008820:	2201      	movs	r2, #1
 8008822:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008824:	4b2f      	ldr	r3, [pc, #188]	; (80088e4 <USBD_CDC_Init+0x1ec>)
 8008826:	781b      	ldrb	r3, [r3, #0]
 8008828:	f003 020f 	and.w	r2, r3, #15
 800882c:	6879      	ldr	r1, [r7, #4]
 800882e:	4613      	mov	r3, r2
 8008830:	009b      	lsls	r3, r3, #2
 8008832:	4413      	add	r3, r2
 8008834:	009b      	lsls	r3, r3, #2
 8008836:	440b      	add	r3, r1
 8008838:	3326      	adds	r3, #38	; 0x26
 800883a:	2210      	movs	r2, #16
 800883c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800883e:	4b29      	ldr	r3, [pc, #164]	; (80088e4 <USBD_CDC_Init+0x1ec>)
 8008840:	7819      	ldrb	r1, [r3, #0]
 8008842:	2308      	movs	r3, #8
 8008844:	2203      	movs	r2, #3
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f002 fad1 	bl	800adee <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800884c:	4b25      	ldr	r3, [pc, #148]	; (80088e4 <USBD_CDC_Init+0x1ec>)
 800884e:	781b      	ldrb	r3, [r3, #0]
 8008850:	f003 020f 	and.w	r2, r3, #15
 8008854:	6879      	ldr	r1, [r7, #4]
 8008856:	4613      	mov	r3, r2
 8008858:	009b      	lsls	r3, r3, #2
 800885a:	4413      	add	r3, r2
 800885c:	009b      	lsls	r3, r3, #2
 800885e:	440b      	add	r3, r1
 8008860:	3324      	adds	r3, #36	; 0x24
 8008862:	2201      	movs	r2, #1
 8008864:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	2200      	movs	r2, #0
 800886a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008874:	687a      	ldr	r2, [r7, #4]
 8008876:	33b0      	adds	r3, #176	; 0xb0
 8008878:	009b      	lsls	r3, r3, #2
 800887a:	4413      	add	r3, r2
 800887c:	685b      	ldr	r3, [r3, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	2200      	movs	r2, #0
 8008886:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	2200      	movs	r2, #0
 800888e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8008898:	2b00      	cmp	r3, #0
 800889a:	d101      	bne.n	80088a0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800889c:	2302      	movs	r3, #2
 800889e:	e018      	b.n	80088d2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	7c1b      	ldrb	r3, [r3, #16]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d10a      	bne.n	80088be <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80088a8:	4b0d      	ldr	r3, [pc, #52]	; (80088e0 <USBD_CDC_Init+0x1e8>)
 80088aa:	7819      	ldrb	r1, [r3, #0]
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80088b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f002 fb88 	bl	800afcc <USBD_LL_PrepareReceive>
 80088bc:	e008      	b.n	80088d0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80088be:	4b08      	ldr	r3, [pc, #32]	; (80088e0 <USBD_CDC_Init+0x1e8>)
 80088c0:	7819      	ldrb	r1, [r3, #0]
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80088c8:	2340      	movs	r3, #64	; 0x40
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f002 fb7e 	bl	800afcc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80088d0:	2300      	movs	r3, #0
}
 80088d2:	4618      	mov	r0, r3
 80088d4:	3710      	adds	r7, #16
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}
 80088da:	bf00      	nop
 80088dc:	20000093 	.word	0x20000093
 80088e0:	20000094 	.word	0x20000094
 80088e4:	20000095 	.word	0x20000095

080088e8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b082      	sub	sp, #8
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
 80088f0:	460b      	mov	r3, r1
 80088f2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80088f4:	4b3a      	ldr	r3, [pc, #232]	; (80089e0 <USBD_CDC_DeInit+0xf8>)
 80088f6:	781b      	ldrb	r3, [r3, #0]
 80088f8:	4619      	mov	r1, r3
 80088fa:	6878      	ldr	r0, [r7, #4]
 80088fc:	f002 fa9d 	bl	800ae3a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008900:	4b37      	ldr	r3, [pc, #220]	; (80089e0 <USBD_CDC_DeInit+0xf8>)
 8008902:	781b      	ldrb	r3, [r3, #0]
 8008904:	f003 020f 	and.w	r2, r3, #15
 8008908:	6879      	ldr	r1, [r7, #4]
 800890a:	4613      	mov	r3, r2
 800890c:	009b      	lsls	r3, r3, #2
 800890e:	4413      	add	r3, r2
 8008910:	009b      	lsls	r3, r3, #2
 8008912:	440b      	add	r3, r1
 8008914:	3324      	adds	r3, #36	; 0x24
 8008916:	2200      	movs	r2, #0
 8008918:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800891a:	4b32      	ldr	r3, [pc, #200]	; (80089e4 <USBD_CDC_DeInit+0xfc>)
 800891c:	781b      	ldrb	r3, [r3, #0]
 800891e:	4619      	mov	r1, r3
 8008920:	6878      	ldr	r0, [r7, #4]
 8008922:	f002 fa8a 	bl	800ae3a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008926:	4b2f      	ldr	r3, [pc, #188]	; (80089e4 <USBD_CDC_DeInit+0xfc>)
 8008928:	781b      	ldrb	r3, [r3, #0]
 800892a:	f003 020f 	and.w	r2, r3, #15
 800892e:	6879      	ldr	r1, [r7, #4]
 8008930:	4613      	mov	r3, r2
 8008932:	009b      	lsls	r3, r3, #2
 8008934:	4413      	add	r3, r2
 8008936:	009b      	lsls	r3, r3, #2
 8008938:	440b      	add	r3, r1
 800893a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800893e:	2200      	movs	r2, #0
 8008940:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008942:	4b29      	ldr	r3, [pc, #164]	; (80089e8 <USBD_CDC_DeInit+0x100>)
 8008944:	781b      	ldrb	r3, [r3, #0]
 8008946:	4619      	mov	r1, r3
 8008948:	6878      	ldr	r0, [r7, #4]
 800894a:	f002 fa76 	bl	800ae3a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800894e:	4b26      	ldr	r3, [pc, #152]	; (80089e8 <USBD_CDC_DeInit+0x100>)
 8008950:	781b      	ldrb	r3, [r3, #0]
 8008952:	f003 020f 	and.w	r2, r3, #15
 8008956:	6879      	ldr	r1, [r7, #4]
 8008958:	4613      	mov	r3, r2
 800895a:	009b      	lsls	r3, r3, #2
 800895c:	4413      	add	r3, r2
 800895e:	009b      	lsls	r3, r3, #2
 8008960:	440b      	add	r3, r1
 8008962:	3324      	adds	r3, #36	; 0x24
 8008964:	2200      	movs	r2, #0
 8008966:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008968:	4b1f      	ldr	r3, [pc, #124]	; (80089e8 <USBD_CDC_DeInit+0x100>)
 800896a:	781b      	ldrb	r3, [r3, #0]
 800896c:	f003 020f 	and.w	r2, r3, #15
 8008970:	6879      	ldr	r1, [r7, #4]
 8008972:	4613      	mov	r3, r2
 8008974:	009b      	lsls	r3, r3, #2
 8008976:	4413      	add	r3, r2
 8008978:	009b      	lsls	r3, r3, #2
 800897a:	440b      	add	r3, r1
 800897c:	3326      	adds	r3, #38	; 0x26
 800897e:	2200      	movs	r2, #0
 8008980:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	32b0      	adds	r2, #176	; 0xb0
 800898c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d01f      	beq.n	80089d4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800899a:	687a      	ldr	r2, [r7, #4]
 800899c:	33b0      	adds	r3, #176	; 0xb0
 800899e:	009b      	lsls	r3, r3, #2
 80089a0:	4413      	add	r3, r2
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	32b0      	adds	r2, #176	; 0xb0
 80089b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089b6:	4618      	mov	r0, r3
 80089b8:	f002 fb4a 	bl	800b050 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	32b0      	adds	r2, #176	; 0xb0
 80089c6:	2100      	movs	r1, #0
 80089c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2200      	movs	r2, #0
 80089d0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80089d4:	2300      	movs	r3, #0
}
 80089d6:	4618      	mov	r0, r3
 80089d8:	3708      	adds	r7, #8
 80089da:	46bd      	mov	sp, r7
 80089dc:	bd80      	pop	{r7, pc}
 80089de:	bf00      	nop
 80089e0:	20000093 	.word	0x20000093
 80089e4:	20000094 	.word	0x20000094
 80089e8:	20000095 	.word	0x20000095

080089ec <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b086      	sub	sp, #24
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
 80089f4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	32b0      	adds	r2, #176	; 0xb0
 8008a00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a04:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008a06:	2300      	movs	r3, #0
 8008a08:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a0e:	2300      	movs	r3, #0
 8008a10:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008a12:	693b      	ldr	r3, [r7, #16]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d101      	bne.n	8008a1c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008a18:	2303      	movs	r3, #3
 8008a1a:	e0bf      	b.n	8008b9c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	781b      	ldrb	r3, [r3, #0]
 8008a20:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d050      	beq.n	8008aca <USBD_CDC_Setup+0xde>
 8008a28:	2b20      	cmp	r3, #32
 8008a2a:	f040 80af 	bne.w	8008b8c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	88db      	ldrh	r3, [r3, #6]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d03a      	beq.n	8008aac <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	781b      	ldrb	r3, [r3, #0]
 8008a3a:	b25b      	sxtb	r3, r3
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	da1b      	bge.n	8008a78 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008a46:	687a      	ldr	r2, [r7, #4]
 8008a48:	33b0      	adds	r3, #176	; 0xb0
 8008a4a:	009b      	lsls	r3, r3, #2
 8008a4c:	4413      	add	r3, r2
 8008a4e:	685b      	ldr	r3, [r3, #4]
 8008a50:	689b      	ldr	r3, [r3, #8]
 8008a52:	683a      	ldr	r2, [r7, #0]
 8008a54:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008a56:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008a58:	683a      	ldr	r2, [r7, #0]
 8008a5a:	88d2      	ldrh	r2, [r2, #6]
 8008a5c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	88db      	ldrh	r3, [r3, #6]
 8008a62:	2b07      	cmp	r3, #7
 8008a64:	bf28      	it	cs
 8008a66:	2307      	movcs	r3, #7
 8008a68:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008a6a:	693b      	ldr	r3, [r7, #16]
 8008a6c:	89fa      	ldrh	r2, [r7, #14]
 8008a6e:	4619      	mov	r1, r3
 8008a70:	6878      	ldr	r0, [r7, #4]
 8008a72:	f001 fd89 	bl	800a588 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008a76:	e090      	b.n	8008b9a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	785a      	ldrb	r2, [r3, #1]
 8008a7c:	693b      	ldr	r3, [r7, #16]
 8008a7e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	88db      	ldrh	r3, [r3, #6]
 8008a86:	2b3f      	cmp	r3, #63	; 0x3f
 8008a88:	d803      	bhi.n	8008a92 <USBD_CDC_Setup+0xa6>
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	88db      	ldrh	r3, [r3, #6]
 8008a8e:	b2da      	uxtb	r2, r3
 8008a90:	e000      	b.n	8008a94 <USBD_CDC_Setup+0xa8>
 8008a92:	2240      	movs	r2, #64	; 0x40
 8008a94:	693b      	ldr	r3, [r7, #16]
 8008a96:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008a9a:	6939      	ldr	r1, [r7, #16]
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	f001 fd9b 	bl	800a5e0 <USBD_CtlPrepareRx>
      break;
 8008aaa:	e076      	b.n	8008b9a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008ab2:	687a      	ldr	r2, [r7, #4]
 8008ab4:	33b0      	adds	r3, #176	; 0xb0
 8008ab6:	009b      	lsls	r3, r3, #2
 8008ab8:	4413      	add	r3, r2
 8008aba:	685b      	ldr	r3, [r3, #4]
 8008abc:	689b      	ldr	r3, [r3, #8]
 8008abe:	683a      	ldr	r2, [r7, #0]
 8008ac0:	7850      	ldrb	r0, [r2, #1]
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	6839      	ldr	r1, [r7, #0]
 8008ac6:	4798      	blx	r3
      break;
 8008ac8:	e067      	b.n	8008b9a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	785b      	ldrb	r3, [r3, #1]
 8008ace:	2b0b      	cmp	r3, #11
 8008ad0:	d851      	bhi.n	8008b76 <USBD_CDC_Setup+0x18a>
 8008ad2:	a201      	add	r2, pc, #4	; (adr r2, 8008ad8 <USBD_CDC_Setup+0xec>)
 8008ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ad8:	08008b09 	.word	0x08008b09
 8008adc:	08008b85 	.word	0x08008b85
 8008ae0:	08008b77 	.word	0x08008b77
 8008ae4:	08008b77 	.word	0x08008b77
 8008ae8:	08008b77 	.word	0x08008b77
 8008aec:	08008b77 	.word	0x08008b77
 8008af0:	08008b77 	.word	0x08008b77
 8008af4:	08008b77 	.word	0x08008b77
 8008af8:	08008b77 	.word	0x08008b77
 8008afc:	08008b77 	.word	0x08008b77
 8008b00:	08008b33 	.word	0x08008b33
 8008b04:	08008b5d 	.word	0x08008b5d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b0e:	b2db      	uxtb	r3, r3
 8008b10:	2b03      	cmp	r3, #3
 8008b12:	d107      	bne.n	8008b24 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008b14:	f107 030a 	add.w	r3, r7, #10
 8008b18:	2202      	movs	r2, #2
 8008b1a:	4619      	mov	r1, r3
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f001 fd33 	bl	800a588 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008b22:	e032      	b.n	8008b8a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008b24:	6839      	ldr	r1, [r7, #0]
 8008b26:	6878      	ldr	r0, [r7, #4]
 8008b28:	f001 fcbd 	bl	800a4a6 <USBD_CtlError>
            ret = USBD_FAIL;
 8008b2c:	2303      	movs	r3, #3
 8008b2e:	75fb      	strb	r3, [r7, #23]
          break;
 8008b30:	e02b      	b.n	8008b8a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b38:	b2db      	uxtb	r3, r3
 8008b3a:	2b03      	cmp	r3, #3
 8008b3c:	d107      	bne.n	8008b4e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008b3e:	f107 030d 	add.w	r3, r7, #13
 8008b42:	2201      	movs	r2, #1
 8008b44:	4619      	mov	r1, r3
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f001 fd1e 	bl	800a588 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008b4c:	e01d      	b.n	8008b8a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008b4e:	6839      	ldr	r1, [r7, #0]
 8008b50:	6878      	ldr	r0, [r7, #4]
 8008b52:	f001 fca8 	bl	800a4a6 <USBD_CtlError>
            ret = USBD_FAIL;
 8008b56:	2303      	movs	r3, #3
 8008b58:	75fb      	strb	r3, [r7, #23]
          break;
 8008b5a:	e016      	b.n	8008b8a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b62:	b2db      	uxtb	r3, r3
 8008b64:	2b03      	cmp	r3, #3
 8008b66:	d00f      	beq.n	8008b88 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008b68:	6839      	ldr	r1, [r7, #0]
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f001 fc9b 	bl	800a4a6 <USBD_CtlError>
            ret = USBD_FAIL;
 8008b70:	2303      	movs	r3, #3
 8008b72:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008b74:	e008      	b.n	8008b88 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008b76:	6839      	ldr	r1, [r7, #0]
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f001 fc94 	bl	800a4a6 <USBD_CtlError>
          ret = USBD_FAIL;
 8008b7e:	2303      	movs	r3, #3
 8008b80:	75fb      	strb	r3, [r7, #23]
          break;
 8008b82:	e002      	b.n	8008b8a <USBD_CDC_Setup+0x19e>
          break;
 8008b84:	bf00      	nop
 8008b86:	e008      	b.n	8008b9a <USBD_CDC_Setup+0x1ae>
          break;
 8008b88:	bf00      	nop
      }
      break;
 8008b8a:	e006      	b.n	8008b9a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008b8c:	6839      	ldr	r1, [r7, #0]
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	f001 fc89 	bl	800a4a6 <USBD_CtlError>
      ret = USBD_FAIL;
 8008b94:	2303      	movs	r3, #3
 8008b96:	75fb      	strb	r3, [r7, #23]
      break;
 8008b98:	bf00      	nop
  }

  return (uint8_t)ret;
 8008b9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	3718      	adds	r7, #24
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}

08008ba4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b084      	sub	sp, #16
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
 8008bac:	460b      	mov	r3, r1
 8008bae:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008bb6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	32b0      	adds	r2, #176	; 0xb0
 8008bc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d101      	bne.n	8008bce <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008bca:	2303      	movs	r3, #3
 8008bcc:	e065      	b.n	8008c9a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	32b0      	adds	r2, #176	; 0xb0
 8008bd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bdc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008bde:	78fb      	ldrb	r3, [r7, #3]
 8008be0:	f003 020f 	and.w	r2, r3, #15
 8008be4:	6879      	ldr	r1, [r7, #4]
 8008be6:	4613      	mov	r3, r2
 8008be8:	009b      	lsls	r3, r3, #2
 8008bea:	4413      	add	r3, r2
 8008bec:	009b      	lsls	r3, r3, #2
 8008bee:	440b      	add	r3, r1
 8008bf0:	3318      	adds	r3, #24
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d02f      	beq.n	8008c58 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008bf8:	78fb      	ldrb	r3, [r7, #3]
 8008bfa:	f003 020f 	and.w	r2, r3, #15
 8008bfe:	6879      	ldr	r1, [r7, #4]
 8008c00:	4613      	mov	r3, r2
 8008c02:	009b      	lsls	r3, r3, #2
 8008c04:	4413      	add	r3, r2
 8008c06:	009b      	lsls	r3, r3, #2
 8008c08:	440b      	add	r3, r1
 8008c0a:	3318      	adds	r3, #24
 8008c0c:	681a      	ldr	r2, [r3, #0]
 8008c0e:	78fb      	ldrb	r3, [r7, #3]
 8008c10:	f003 010f 	and.w	r1, r3, #15
 8008c14:	68f8      	ldr	r0, [r7, #12]
 8008c16:	460b      	mov	r3, r1
 8008c18:	00db      	lsls	r3, r3, #3
 8008c1a:	440b      	add	r3, r1
 8008c1c:	009b      	lsls	r3, r3, #2
 8008c1e:	4403      	add	r3, r0
 8008c20:	3348      	adds	r3, #72	; 0x48
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	fbb2 f1f3 	udiv	r1, r2, r3
 8008c28:	fb01 f303 	mul.w	r3, r1, r3
 8008c2c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d112      	bne.n	8008c58 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008c32:	78fb      	ldrb	r3, [r7, #3]
 8008c34:	f003 020f 	and.w	r2, r3, #15
 8008c38:	6879      	ldr	r1, [r7, #4]
 8008c3a:	4613      	mov	r3, r2
 8008c3c:	009b      	lsls	r3, r3, #2
 8008c3e:	4413      	add	r3, r2
 8008c40:	009b      	lsls	r3, r3, #2
 8008c42:	440b      	add	r3, r1
 8008c44:	3318      	adds	r3, #24
 8008c46:	2200      	movs	r2, #0
 8008c48:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008c4a:	78f9      	ldrb	r1, [r7, #3]
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	2200      	movs	r2, #0
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f002 f99a 	bl	800af8a <USBD_LL_Transmit>
 8008c56:	e01f      	b.n	8008c98 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008c66:	687a      	ldr	r2, [r7, #4]
 8008c68:	33b0      	adds	r3, #176	; 0xb0
 8008c6a:	009b      	lsls	r3, r3, #2
 8008c6c:	4413      	add	r3, r2
 8008c6e:	685b      	ldr	r3, [r3, #4]
 8008c70:	691b      	ldr	r3, [r3, #16]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d010      	beq.n	8008c98 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008c7c:	687a      	ldr	r2, [r7, #4]
 8008c7e:	33b0      	adds	r3, #176	; 0xb0
 8008c80:	009b      	lsls	r3, r3, #2
 8008c82:	4413      	add	r3, r2
 8008c84:	685b      	ldr	r3, [r3, #4]
 8008c86:	691b      	ldr	r3, [r3, #16]
 8008c88:	68ba      	ldr	r2, [r7, #8]
 8008c8a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8008c8e:	68ba      	ldr	r2, [r7, #8]
 8008c90:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8008c94:	78fa      	ldrb	r2, [r7, #3]
 8008c96:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008c98:	2300      	movs	r3, #0
}
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	3710      	adds	r7, #16
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}

08008ca2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008ca2:	b580      	push	{r7, lr}
 8008ca4:	b084      	sub	sp, #16
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	6078      	str	r0, [r7, #4]
 8008caa:	460b      	mov	r3, r1
 8008cac:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	32b0      	adds	r2, #176	; 0xb0
 8008cb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cbc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	32b0      	adds	r2, #176	; 0xb0
 8008cc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d101      	bne.n	8008cd4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008cd0:	2303      	movs	r3, #3
 8008cd2:	e01a      	b.n	8008d0a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008cd4:	78fb      	ldrb	r3, [r7, #3]
 8008cd6:	4619      	mov	r1, r3
 8008cd8:	6878      	ldr	r0, [r7, #4]
 8008cda:	f002 f998 	bl	800b00e <USBD_LL_GetRxDataSize>
 8008cde:	4602      	mov	r2, r0
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008cec:	687a      	ldr	r2, [r7, #4]
 8008cee:	33b0      	adds	r3, #176	; 0xb0
 8008cf0:	009b      	lsls	r3, r3, #2
 8008cf2:	4413      	add	r3, r2
 8008cf4:	685b      	ldr	r3, [r3, #4]
 8008cf6:	68db      	ldr	r3, [r3, #12]
 8008cf8:	68fa      	ldr	r2, [r7, #12]
 8008cfa:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008cfe:	68fa      	ldr	r2, [r7, #12]
 8008d00:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008d04:	4611      	mov	r1, r2
 8008d06:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008d08:	2300      	movs	r3, #0
}
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	3710      	adds	r7, #16
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}

08008d12 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008d12:	b580      	push	{r7, lr}
 8008d14:	b084      	sub	sp, #16
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	32b0      	adds	r2, #176	; 0xb0
 8008d24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d28:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d101      	bne.n	8008d34 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008d30:	2303      	movs	r3, #3
 8008d32:	e025      	b.n	8008d80 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008d3a:	687a      	ldr	r2, [r7, #4]
 8008d3c:	33b0      	adds	r3, #176	; 0xb0
 8008d3e:	009b      	lsls	r3, r3, #2
 8008d40:	4413      	add	r3, r2
 8008d42:	685b      	ldr	r3, [r3, #4]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d01a      	beq.n	8008d7e <USBD_CDC_EP0_RxReady+0x6c>
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008d4e:	2bff      	cmp	r3, #255	; 0xff
 8008d50:	d015      	beq.n	8008d7e <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008d58:	687a      	ldr	r2, [r7, #4]
 8008d5a:	33b0      	adds	r3, #176	; 0xb0
 8008d5c:	009b      	lsls	r3, r3, #2
 8008d5e:	4413      	add	r3, r2
 8008d60:	685b      	ldr	r3, [r3, #4]
 8008d62:	689b      	ldr	r3, [r3, #8]
 8008d64:	68fa      	ldr	r2, [r7, #12]
 8008d66:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8008d6a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008d6c:	68fa      	ldr	r2, [r7, #12]
 8008d6e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008d72:	b292      	uxth	r2, r2
 8008d74:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	22ff      	movs	r2, #255	; 0xff
 8008d7a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8008d7e:	2300      	movs	r3, #0
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	3710      	adds	r7, #16
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}

08008d88 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b086      	sub	sp, #24
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008d90:	2182      	movs	r1, #130	; 0x82
 8008d92:	4818      	ldr	r0, [pc, #96]	; (8008df4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008d94:	f000 fd4f 	bl	8009836 <USBD_GetEpDesc>
 8008d98:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008d9a:	2101      	movs	r1, #1
 8008d9c:	4815      	ldr	r0, [pc, #84]	; (8008df4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008d9e:	f000 fd4a 	bl	8009836 <USBD_GetEpDesc>
 8008da2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008da4:	2181      	movs	r1, #129	; 0x81
 8008da6:	4813      	ldr	r0, [pc, #76]	; (8008df4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008da8:	f000 fd45 	bl	8009836 <USBD_GetEpDesc>
 8008dac:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d002      	beq.n	8008dba <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008db4:	697b      	ldr	r3, [r7, #20]
 8008db6:	2210      	movs	r2, #16
 8008db8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008dba:	693b      	ldr	r3, [r7, #16]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d006      	beq.n	8008dce <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008dc0:	693b      	ldr	r3, [r7, #16]
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008dc8:	711a      	strb	r2, [r3, #4]
 8008dca:	2200      	movs	r2, #0
 8008dcc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d006      	beq.n	8008de2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008ddc:	711a      	strb	r2, [r3, #4]
 8008dde:	2200      	movs	r2, #0
 8008de0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2243      	movs	r2, #67	; 0x43
 8008de6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008de8:	4b02      	ldr	r3, [pc, #8]	; (8008df4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008dea:	4618      	mov	r0, r3
 8008dec:	3718      	adds	r7, #24
 8008dee:	46bd      	mov	sp, r7
 8008df0:	bd80      	pop	{r7, pc}
 8008df2:	bf00      	nop
 8008df4:	20000050 	.word	0x20000050

08008df8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b086      	sub	sp, #24
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008e00:	2182      	movs	r1, #130	; 0x82
 8008e02:	4818      	ldr	r0, [pc, #96]	; (8008e64 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008e04:	f000 fd17 	bl	8009836 <USBD_GetEpDesc>
 8008e08:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008e0a:	2101      	movs	r1, #1
 8008e0c:	4815      	ldr	r0, [pc, #84]	; (8008e64 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008e0e:	f000 fd12 	bl	8009836 <USBD_GetEpDesc>
 8008e12:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008e14:	2181      	movs	r1, #129	; 0x81
 8008e16:	4813      	ldr	r0, [pc, #76]	; (8008e64 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008e18:	f000 fd0d 	bl	8009836 <USBD_GetEpDesc>
 8008e1c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008e1e:	697b      	ldr	r3, [r7, #20]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d002      	beq.n	8008e2a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008e24:	697b      	ldr	r3, [r7, #20]
 8008e26:	2210      	movs	r2, #16
 8008e28:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d006      	beq.n	8008e3e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008e30:	693b      	ldr	r3, [r7, #16]
 8008e32:	2200      	movs	r2, #0
 8008e34:	711a      	strb	r2, [r3, #4]
 8008e36:	2200      	movs	r2, #0
 8008e38:	f042 0202 	orr.w	r2, r2, #2
 8008e3c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d006      	beq.n	8008e52 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	2200      	movs	r2, #0
 8008e48:	711a      	strb	r2, [r3, #4]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f042 0202 	orr.w	r2, r2, #2
 8008e50:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	2243      	movs	r2, #67	; 0x43
 8008e56:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008e58:	4b02      	ldr	r3, [pc, #8]	; (8008e64 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	3718      	adds	r7, #24
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	bd80      	pop	{r7, pc}
 8008e62:	bf00      	nop
 8008e64:	20000050 	.word	0x20000050

08008e68 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b086      	sub	sp, #24
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008e70:	2182      	movs	r1, #130	; 0x82
 8008e72:	4818      	ldr	r0, [pc, #96]	; (8008ed4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008e74:	f000 fcdf 	bl	8009836 <USBD_GetEpDesc>
 8008e78:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008e7a:	2101      	movs	r1, #1
 8008e7c:	4815      	ldr	r0, [pc, #84]	; (8008ed4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008e7e:	f000 fcda 	bl	8009836 <USBD_GetEpDesc>
 8008e82:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008e84:	2181      	movs	r1, #129	; 0x81
 8008e86:	4813      	ldr	r0, [pc, #76]	; (8008ed4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008e88:	f000 fcd5 	bl	8009836 <USBD_GetEpDesc>
 8008e8c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008e8e:	697b      	ldr	r3, [r7, #20]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d002      	beq.n	8008e9a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008e94:	697b      	ldr	r3, [r7, #20]
 8008e96:	2210      	movs	r2, #16
 8008e98:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008e9a:	693b      	ldr	r3, [r7, #16]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d006      	beq.n	8008eae <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008ea0:	693b      	ldr	r3, [r7, #16]
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008ea8:	711a      	strb	r2, [r3, #4]
 8008eaa:	2200      	movs	r2, #0
 8008eac:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d006      	beq.n	8008ec2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008ebc:	711a      	strb	r2, [r3, #4]
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2243      	movs	r2, #67	; 0x43
 8008ec6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008ec8:	4b02      	ldr	r3, [pc, #8]	; (8008ed4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	3718      	adds	r7, #24
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	bd80      	pop	{r7, pc}
 8008ed2:	bf00      	nop
 8008ed4:	20000050 	.word	0x20000050

08008ed8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008ed8:	b480      	push	{r7}
 8008eda:	b083      	sub	sp, #12
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	220a      	movs	r2, #10
 8008ee4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008ee6:	4b03      	ldr	r3, [pc, #12]	; (8008ef4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008ee8:	4618      	mov	r0, r3
 8008eea:	370c      	adds	r7, #12
 8008eec:	46bd      	mov	sp, r7
 8008eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef2:	4770      	bx	lr
 8008ef4:	2000000c 	.word	0x2000000c

08008ef8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008ef8:	b480      	push	{r7}
 8008efa:	b083      	sub	sp, #12
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
 8008f00:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d101      	bne.n	8008f0c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008f08:	2303      	movs	r3, #3
 8008f0a:	e009      	b.n	8008f20 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008f12:	687a      	ldr	r2, [r7, #4]
 8008f14:	33b0      	adds	r3, #176	; 0xb0
 8008f16:	009b      	lsls	r3, r3, #2
 8008f18:	4413      	add	r3, r2
 8008f1a:	683a      	ldr	r2, [r7, #0]
 8008f1c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008f1e:	2300      	movs	r3, #0
}
 8008f20:	4618      	mov	r0, r3
 8008f22:	370c      	adds	r7, #12
 8008f24:	46bd      	mov	sp, r7
 8008f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2a:	4770      	bx	lr

08008f2c <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008f2c:	b480      	push	{r7}
 8008f2e:	b087      	sub	sp, #28
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	60f8      	str	r0, [r7, #12]
 8008f34:	60b9      	str	r1, [r7, #8]
 8008f36:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	32b0      	adds	r2, #176	; 0xb0
 8008f42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f46:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8008f48:	697b      	ldr	r3, [r7, #20]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d101      	bne.n	8008f52 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008f4e:	2303      	movs	r3, #3
 8008f50:	e008      	b.n	8008f64 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008f52:	697b      	ldr	r3, [r7, #20]
 8008f54:	68ba      	ldr	r2, [r7, #8]
 8008f56:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	687a      	ldr	r2, [r7, #4]
 8008f5e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8008f62:	2300      	movs	r3, #0
}
 8008f64:	4618      	mov	r0, r3
 8008f66:	371c      	adds	r7, #28
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6e:	4770      	bx	lr

08008f70 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b085      	sub	sp, #20
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
 8008f78:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	32b0      	adds	r2, #176	; 0xb0
 8008f84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f88:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d101      	bne.n	8008f94 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008f90:	2303      	movs	r3, #3
 8008f92:	e004      	b.n	8008f9e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	683a      	ldr	r2, [r7, #0]
 8008f98:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8008f9c:	2300      	movs	r3, #0
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	3714      	adds	r7, #20
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa8:	4770      	bx	lr
	...

08008fac <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b084      	sub	sp, #16
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	32b0      	adds	r2, #176	; 0xb0
 8008fbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fc2:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	32b0      	adds	r2, #176	; 0xb0
 8008fd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d101      	bne.n	8008fde <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008fda:	2303      	movs	r3, #3
 8008fdc:	e025      	b.n	800902a <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8008fde:	68bb      	ldr	r3, [r7, #8]
 8008fe0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d11f      	bne.n	8009028 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008fe8:	68bb      	ldr	r3, [r7, #8]
 8008fea:	2201      	movs	r2, #1
 8008fec:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008ff0:	4b10      	ldr	r3, [pc, #64]	; (8009034 <USBD_CDC_TransmitPacket+0x88>)
 8008ff2:	781b      	ldrb	r3, [r3, #0]
 8008ff4:	f003 020f 	and.w	r2, r3, #15
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8008ffe:	6878      	ldr	r0, [r7, #4]
 8009000:	4613      	mov	r3, r2
 8009002:	009b      	lsls	r3, r3, #2
 8009004:	4413      	add	r3, r2
 8009006:	009b      	lsls	r3, r3, #2
 8009008:	4403      	add	r3, r0
 800900a:	3318      	adds	r3, #24
 800900c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800900e:	4b09      	ldr	r3, [pc, #36]	; (8009034 <USBD_CDC_TransmitPacket+0x88>)
 8009010:	7819      	ldrb	r1, [r3, #0]
 8009012:	68bb      	ldr	r3, [r7, #8]
 8009014:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8009018:	68bb      	ldr	r3, [r7, #8]
 800901a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f001 ffb3 	bl	800af8a <USBD_LL_Transmit>

    ret = USBD_OK;
 8009024:	2300      	movs	r3, #0
 8009026:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8009028:	7bfb      	ldrb	r3, [r7, #15]
}
 800902a:	4618      	mov	r0, r3
 800902c:	3710      	adds	r7, #16
 800902e:	46bd      	mov	sp, r7
 8009030:	bd80      	pop	{r7, pc}
 8009032:	bf00      	nop
 8009034:	20000093 	.word	0x20000093

08009038 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b084      	sub	sp, #16
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	32b0      	adds	r2, #176	; 0xb0
 800904a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800904e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	32b0      	adds	r2, #176	; 0xb0
 800905a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d101      	bne.n	8009066 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009062:	2303      	movs	r3, #3
 8009064:	e018      	b.n	8009098 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	7c1b      	ldrb	r3, [r3, #16]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d10a      	bne.n	8009084 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800906e:	4b0c      	ldr	r3, [pc, #48]	; (80090a0 <USBD_CDC_ReceivePacket+0x68>)
 8009070:	7819      	ldrb	r1, [r3, #0]
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009078:	f44f 7300 	mov.w	r3, #512	; 0x200
 800907c:	6878      	ldr	r0, [r7, #4]
 800907e:	f001 ffa5 	bl	800afcc <USBD_LL_PrepareReceive>
 8009082:	e008      	b.n	8009096 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009084:	4b06      	ldr	r3, [pc, #24]	; (80090a0 <USBD_CDC_ReceivePacket+0x68>)
 8009086:	7819      	ldrb	r1, [r3, #0]
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800908e:	2340      	movs	r3, #64	; 0x40
 8009090:	6878      	ldr	r0, [r7, #4]
 8009092:	f001 ff9b 	bl	800afcc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009096:	2300      	movs	r3, #0
}
 8009098:	4618      	mov	r0, r3
 800909a:	3710      	adds	r7, #16
 800909c:	46bd      	mov	sp, r7
 800909e:	bd80      	pop	{r7, pc}
 80090a0:	20000094 	.word	0x20000094

080090a4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b086      	sub	sp, #24
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	60f8      	str	r0, [r7, #12]
 80090ac:	60b9      	str	r1, [r7, #8]
 80090ae:	4613      	mov	r3, r2
 80090b0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d101      	bne.n	80090bc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80090b8:	2303      	movs	r3, #3
 80090ba:	e01f      	b.n	80090fc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	2200      	movs	r2, #0
 80090c0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	2200      	movs	r2, #0
 80090c8:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	2200      	movs	r2, #0
 80090d0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80090d4:	68bb      	ldr	r3, [r7, #8]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d003      	beq.n	80090e2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	68ba      	ldr	r2, [r7, #8]
 80090de:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	2201      	movs	r2, #1
 80090e6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	79fa      	ldrb	r2, [r7, #7]
 80090ee:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80090f0:	68f8      	ldr	r0, [r7, #12]
 80090f2:	f001 fe15 	bl	800ad20 <USBD_LL_Init>
 80090f6:	4603      	mov	r3, r0
 80090f8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80090fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80090fc:	4618      	mov	r0, r3
 80090fe:	3718      	adds	r7, #24
 8009100:	46bd      	mov	sp, r7
 8009102:	bd80      	pop	{r7, pc}

08009104 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b084      	sub	sp, #16
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
 800910c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800910e:	2300      	movs	r3, #0
 8009110:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d101      	bne.n	800911c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009118:	2303      	movs	r3, #3
 800911a:	e025      	b.n	8009168 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	683a      	ldr	r2, [r7, #0]
 8009120:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	32ae      	adds	r2, #174	; 0xae
 800912e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009134:	2b00      	cmp	r3, #0
 8009136:	d00f      	beq.n	8009158 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	32ae      	adds	r2, #174	; 0xae
 8009142:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009148:	f107 020e 	add.w	r2, r7, #14
 800914c:	4610      	mov	r0, r2
 800914e:	4798      	blx	r3
 8009150:	4602      	mov	r2, r0
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800915e:	1c5a      	adds	r2, r3, #1
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8009166:	2300      	movs	r3, #0
}
 8009168:	4618      	mov	r0, r3
 800916a:	3710      	adds	r7, #16
 800916c:	46bd      	mov	sp, r7
 800916e:	bd80      	pop	{r7, pc}

08009170 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b082      	sub	sp, #8
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009178:	6878      	ldr	r0, [r7, #4]
 800917a:	f001 fe1d 	bl	800adb8 <USBD_LL_Start>
 800917e:	4603      	mov	r3, r0
}
 8009180:	4618      	mov	r0, r3
 8009182:	3708      	adds	r7, #8
 8009184:	46bd      	mov	sp, r7
 8009186:	bd80      	pop	{r7, pc}

08009188 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009188:	b480      	push	{r7}
 800918a:	b083      	sub	sp, #12
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009190:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009192:	4618      	mov	r0, r3
 8009194:	370c      	adds	r7, #12
 8009196:	46bd      	mov	sp, r7
 8009198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919c:	4770      	bx	lr

0800919e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800919e:	b580      	push	{r7, lr}
 80091a0:	b084      	sub	sp, #16
 80091a2:	af00      	add	r7, sp, #0
 80091a4:	6078      	str	r0, [r7, #4]
 80091a6:	460b      	mov	r3, r1
 80091a8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80091aa:	2300      	movs	r3, #0
 80091ac:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d009      	beq.n	80091cc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	78fa      	ldrb	r2, [r7, #3]
 80091c2:	4611      	mov	r1, r2
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	4798      	blx	r3
 80091c8:	4603      	mov	r3, r0
 80091ca:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80091cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80091ce:	4618      	mov	r0, r3
 80091d0:	3710      	adds	r7, #16
 80091d2:	46bd      	mov	sp, r7
 80091d4:	bd80      	pop	{r7, pc}

080091d6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80091d6:	b580      	push	{r7, lr}
 80091d8:	b084      	sub	sp, #16
 80091da:	af00      	add	r7, sp, #0
 80091dc:	6078      	str	r0, [r7, #4]
 80091de:	460b      	mov	r3, r1
 80091e0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80091e2:	2300      	movs	r3, #0
 80091e4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091ec:	685b      	ldr	r3, [r3, #4]
 80091ee:	78fa      	ldrb	r2, [r7, #3]
 80091f0:	4611      	mov	r1, r2
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	4798      	blx	r3
 80091f6:	4603      	mov	r3, r0
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d001      	beq.n	8009200 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80091fc:	2303      	movs	r3, #3
 80091fe:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009200:	7bfb      	ldrb	r3, [r7, #15]
}
 8009202:	4618      	mov	r0, r3
 8009204:	3710      	adds	r7, #16
 8009206:	46bd      	mov	sp, r7
 8009208:	bd80      	pop	{r7, pc}

0800920a <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800920a:	b580      	push	{r7, lr}
 800920c:	b084      	sub	sp, #16
 800920e:	af00      	add	r7, sp, #0
 8009210:	6078      	str	r0, [r7, #4]
 8009212:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800921a:	6839      	ldr	r1, [r7, #0]
 800921c:	4618      	mov	r0, r3
 800921e:	f001 f908 	bl	800a432 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2201      	movs	r2, #1
 8009226:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8009230:	461a      	mov	r2, r3
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800923e:	f003 031f 	and.w	r3, r3, #31
 8009242:	2b02      	cmp	r3, #2
 8009244:	d01a      	beq.n	800927c <USBD_LL_SetupStage+0x72>
 8009246:	2b02      	cmp	r3, #2
 8009248:	d822      	bhi.n	8009290 <USBD_LL_SetupStage+0x86>
 800924a:	2b00      	cmp	r3, #0
 800924c:	d002      	beq.n	8009254 <USBD_LL_SetupStage+0x4a>
 800924e:	2b01      	cmp	r3, #1
 8009250:	d00a      	beq.n	8009268 <USBD_LL_SetupStage+0x5e>
 8009252:	e01d      	b.n	8009290 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800925a:	4619      	mov	r1, r3
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	f000 fb5f 	bl	8009920 <USBD_StdDevReq>
 8009262:	4603      	mov	r3, r0
 8009264:	73fb      	strb	r3, [r7, #15]
      break;
 8009266:	e020      	b.n	80092aa <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800926e:	4619      	mov	r1, r3
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f000 fbc7 	bl	8009a04 <USBD_StdItfReq>
 8009276:	4603      	mov	r3, r0
 8009278:	73fb      	strb	r3, [r7, #15]
      break;
 800927a:	e016      	b.n	80092aa <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009282:	4619      	mov	r1, r3
 8009284:	6878      	ldr	r0, [r7, #4]
 8009286:	f000 fc29 	bl	8009adc <USBD_StdEPReq>
 800928a:	4603      	mov	r3, r0
 800928c:	73fb      	strb	r3, [r7, #15]
      break;
 800928e:	e00c      	b.n	80092aa <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009296:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800929a:	b2db      	uxtb	r3, r3
 800929c:	4619      	mov	r1, r3
 800929e:	6878      	ldr	r0, [r7, #4]
 80092a0:	f001 fdea 	bl	800ae78 <USBD_LL_StallEP>
 80092a4:	4603      	mov	r3, r0
 80092a6:	73fb      	strb	r3, [r7, #15]
      break;
 80092a8:	bf00      	nop
  }

  return ret;
 80092aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	3710      	adds	r7, #16
 80092b0:	46bd      	mov	sp, r7
 80092b2:	bd80      	pop	{r7, pc}

080092b4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80092b4:	b580      	push	{r7, lr}
 80092b6:	b086      	sub	sp, #24
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	60f8      	str	r0, [r7, #12]
 80092bc:	460b      	mov	r3, r1
 80092be:	607a      	str	r2, [r7, #4]
 80092c0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80092c2:	2300      	movs	r3, #0
 80092c4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80092c6:	7afb      	ldrb	r3, [r7, #11]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d16e      	bne.n	80093aa <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80092d2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80092da:	2b03      	cmp	r3, #3
 80092dc:	f040 8098 	bne.w	8009410 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80092e0:	693b      	ldr	r3, [r7, #16]
 80092e2:	689a      	ldr	r2, [r3, #8]
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	68db      	ldr	r3, [r3, #12]
 80092e8:	429a      	cmp	r2, r3
 80092ea:	d913      	bls.n	8009314 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	689a      	ldr	r2, [r3, #8]
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	68db      	ldr	r3, [r3, #12]
 80092f4:	1ad2      	subs	r2, r2, r3
 80092f6:	693b      	ldr	r3, [r7, #16]
 80092f8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80092fa:	693b      	ldr	r3, [r7, #16]
 80092fc:	68da      	ldr	r2, [r3, #12]
 80092fe:	693b      	ldr	r3, [r7, #16]
 8009300:	689b      	ldr	r3, [r3, #8]
 8009302:	4293      	cmp	r3, r2
 8009304:	bf28      	it	cs
 8009306:	4613      	movcs	r3, r2
 8009308:	461a      	mov	r2, r3
 800930a:	6879      	ldr	r1, [r7, #4]
 800930c:	68f8      	ldr	r0, [r7, #12]
 800930e:	f001 f984 	bl	800a61a <USBD_CtlContinueRx>
 8009312:	e07d      	b.n	8009410 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800931a:	f003 031f 	and.w	r3, r3, #31
 800931e:	2b02      	cmp	r3, #2
 8009320:	d014      	beq.n	800934c <USBD_LL_DataOutStage+0x98>
 8009322:	2b02      	cmp	r3, #2
 8009324:	d81d      	bhi.n	8009362 <USBD_LL_DataOutStage+0xae>
 8009326:	2b00      	cmp	r3, #0
 8009328:	d002      	beq.n	8009330 <USBD_LL_DataOutStage+0x7c>
 800932a:	2b01      	cmp	r3, #1
 800932c:	d003      	beq.n	8009336 <USBD_LL_DataOutStage+0x82>
 800932e:	e018      	b.n	8009362 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009330:	2300      	movs	r3, #0
 8009332:	75bb      	strb	r3, [r7, #22]
            break;
 8009334:	e018      	b.n	8009368 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800933c:	b2db      	uxtb	r3, r3
 800933e:	4619      	mov	r1, r3
 8009340:	68f8      	ldr	r0, [r7, #12]
 8009342:	f000 fa5e 	bl	8009802 <USBD_CoreFindIF>
 8009346:	4603      	mov	r3, r0
 8009348:	75bb      	strb	r3, [r7, #22]
            break;
 800934a:	e00d      	b.n	8009368 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009352:	b2db      	uxtb	r3, r3
 8009354:	4619      	mov	r1, r3
 8009356:	68f8      	ldr	r0, [r7, #12]
 8009358:	f000 fa60 	bl	800981c <USBD_CoreFindEP>
 800935c:	4603      	mov	r3, r0
 800935e:	75bb      	strb	r3, [r7, #22]
            break;
 8009360:	e002      	b.n	8009368 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009362:	2300      	movs	r3, #0
 8009364:	75bb      	strb	r3, [r7, #22]
            break;
 8009366:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009368:	7dbb      	ldrb	r3, [r7, #22]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d119      	bne.n	80093a2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009374:	b2db      	uxtb	r3, r3
 8009376:	2b03      	cmp	r3, #3
 8009378:	d113      	bne.n	80093a2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800937a:	7dba      	ldrb	r2, [r7, #22]
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	32ae      	adds	r2, #174	; 0xae
 8009380:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009384:	691b      	ldr	r3, [r3, #16]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d00b      	beq.n	80093a2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800938a:	7dba      	ldrb	r2, [r7, #22]
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009392:	7dba      	ldrb	r2, [r7, #22]
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	32ae      	adds	r2, #174	; 0xae
 8009398:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800939c:	691b      	ldr	r3, [r3, #16]
 800939e:	68f8      	ldr	r0, [r7, #12]
 80093a0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80093a2:	68f8      	ldr	r0, [r7, #12]
 80093a4:	f001 f94a 	bl	800a63c <USBD_CtlSendStatus>
 80093a8:	e032      	b.n	8009410 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80093aa:	7afb      	ldrb	r3, [r7, #11]
 80093ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80093b0:	b2db      	uxtb	r3, r3
 80093b2:	4619      	mov	r1, r3
 80093b4:	68f8      	ldr	r0, [r7, #12]
 80093b6:	f000 fa31 	bl	800981c <USBD_CoreFindEP>
 80093ba:	4603      	mov	r3, r0
 80093bc:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80093be:	7dbb      	ldrb	r3, [r7, #22]
 80093c0:	2bff      	cmp	r3, #255	; 0xff
 80093c2:	d025      	beq.n	8009410 <USBD_LL_DataOutStage+0x15c>
 80093c4:	7dbb      	ldrb	r3, [r7, #22]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d122      	bne.n	8009410 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093d0:	b2db      	uxtb	r3, r3
 80093d2:	2b03      	cmp	r3, #3
 80093d4:	d117      	bne.n	8009406 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80093d6:	7dba      	ldrb	r2, [r7, #22]
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	32ae      	adds	r2, #174	; 0xae
 80093dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093e0:	699b      	ldr	r3, [r3, #24]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d00f      	beq.n	8009406 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80093e6:	7dba      	ldrb	r2, [r7, #22]
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80093ee:	7dba      	ldrb	r2, [r7, #22]
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	32ae      	adds	r2, #174	; 0xae
 80093f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093f8:	699b      	ldr	r3, [r3, #24]
 80093fa:	7afa      	ldrb	r2, [r7, #11]
 80093fc:	4611      	mov	r1, r2
 80093fe:	68f8      	ldr	r0, [r7, #12]
 8009400:	4798      	blx	r3
 8009402:	4603      	mov	r3, r0
 8009404:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009406:	7dfb      	ldrb	r3, [r7, #23]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d001      	beq.n	8009410 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800940c:	7dfb      	ldrb	r3, [r7, #23]
 800940e:	e000      	b.n	8009412 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8009410:	2300      	movs	r3, #0
}
 8009412:	4618      	mov	r0, r3
 8009414:	3718      	adds	r7, #24
 8009416:	46bd      	mov	sp, r7
 8009418:	bd80      	pop	{r7, pc}

0800941a <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800941a:	b580      	push	{r7, lr}
 800941c:	b086      	sub	sp, #24
 800941e:	af00      	add	r7, sp, #0
 8009420:	60f8      	str	r0, [r7, #12]
 8009422:	460b      	mov	r3, r1
 8009424:	607a      	str	r2, [r7, #4]
 8009426:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009428:	7afb      	ldrb	r3, [r7, #11]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d16f      	bne.n	800950e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	3314      	adds	r3, #20
 8009432:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800943a:	2b02      	cmp	r3, #2
 800943c:	d15a      	bne.n	80094f4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800943e:	693b      	ldr	r3, [r7, #16]
 8009440:	689a      	ldr	r2, [r3, #8]
 8009442:	693b      	ldr	r3, [r7, #16]
 8009444:	68db      	ldr	r3, [r3, #12]
 8009446:	429a      	cmp	r2, r3
 8009448:	d914      	bls.n	8009474 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800944a:	693b      	ldr	r3, [r7, #16]
 800944c:	689a      	ldr	r2, [r3, #8]
 800944e:	693b      	ldr	r3, [r7, #16]
 8009450:	68db      	ldr	r3, [r3, #12]
 8009452:	1ad2      	subs	r2, r2, r3
 8009454:	693b      	ldr	r3, [r7, #16]
 8009456:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009458:	693b      	ldr	r3, [r7, #16]
 800945a:	689b      	ldr	r3, [r3, #8]
 800945c:	461a      	mov	r2, r3
 800945e:	6879      	ldr	r1, [r7, #4]
 8009460:	68f8      	ldr	r0, [r7, #12]
 8009462:	f001 f8ac 	bl	800a5be <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009466:	2300      	movs	r3, #0
 8009468:	2200      	movs	r2, #0
 800946a:	2100      	movs	r1, #0
 800946c:	68f8      	ldr	r0, [r7, #12]
 800946e:	f001 fdad 	bl	800afcc <USBD_LL_PrepareReceive>
 8009472:	e03f      	b.n	80094f4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009474:	693b      	ldr	r3, [r7, #16]
 8009476:	68da      	ldr	r2, [r3, #12]
 8009478:	693b      	ldr	r3, [r7, #16]
 800947a:	689b      	ldr	r3, [r3, #8]
 800947c:	429a      	cmp	r2, r3
 800947e:	d11c      	bne.n	80094ba <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009480:	693b      	ldr	r3, [r7, #16]
 8009482:	685a      	ldr	r2, [r3, #4]
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009488:	429a      	cmp	r2, r3
 800948a:	d316      	bcc.n	80094ba <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800948c:	693b      	ldr	r3, [r7, #16]
 800948e:	685a      	ldr	r2, [r3, #4]
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009496:	429a      	cmp	r2, r3
 8009498:	d20f      	bcs.n	80094ba <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800949a:	2200      	movs	r2, #0
 800949c:	2100      	movs	r1, #0
 800949e:	68f8      	ldr	r0, [r7, #12]
 80094a0:	f001 f88d 	bl	800a5be <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	2200      	movs	r2, #0
 80094a8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80094ac:	2300      	movs	r3, #0
 80094ae:	2200      	movs	r2, #0
 80094b0:	2100      	movs	r1, #0
 80094b2:	68f8      	ldr	r0, [r7, #12]
 80094b4:	f001 fd8a 	bl	800afcc <USBD_LL_PrepareReceive>
 80094b8:	e01c      	b.n	80094f4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094c0:	b2db      	uxtb	r3, r3
 80094c2:	2b03      	cmp	r3, #3
 80094c4:	d10f      	bne.n	80094e6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80094cc:	68db      	ldr	r3, [r3, #12]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d009      	beq.n	80094e6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	2200      	movs	r2, #0
 80094d6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80094e0:	68db      	ldr	r3, [r3, #12]
 80094e2:	68f8      	ldr	r0, [r7, #12]
 80094e4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80094e6:	2180      	movs	r1, #128	; 0x80
 80094e8:	68f8      	ldr	r0, [r7, #12]
 80094ea:	f001 fcc5 	bl	800ae78 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80094ee:	68f8      	ldr	r0, [r7, #12]
 80094f0:	f001 f8b7 	bl	800a662 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d03a      	beq.n	8009574 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80094fe:	68f8      	ldr	r0, [r7, #12]
 8009500:	f7ff fe42 	bl	8009188 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	2200      	movs	r2, #0
 8009508:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800950c:	e032      	b.n	8009574 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800950e:	7afb      	ldrb	r3, [r7, #11]
 8009510:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009514:	b2db      	uxtb	r3, r3
 8009516:	4619      	mov	r1, r3
 8009518:	68f8      	ldr	r0, [r7, #12]
 800951a:	f000 f97f 	bl	800981c <USBD_CoreFindEP>
 800951e:	4603      	mov	r3, r0
 8009520:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009522:	7dfb      	ldrb	r3, [r7, #23]
 8009524:	2bff      	cmp	r3, #255	; 0xff
 8009526:	d025      	beq.n	8009574 <USBD_LL_DataInStage+0x15a>
 8009528:	7dfb      	ldrb	r3, [r7, #23]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d122      	bne.n	8009574 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009534:	b2db      	uxtb	r3, r3
 8009536:	2b03      	cmp	r3, #3
 8009538:	d11c      	bne.n	8009574 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800953a:	7dfa      	ldrb	r2, [r7, #23]
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	32ae      	adds	r2, #174	; 0xae
 8009540:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009544:	695b      	ldr	r3, [r3, #20]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d014      	beq.n	8009574 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800954a:	7dfa      	ldrb	r2, [r7, #23]
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009552:	7dfa      	ldrb	r2, [r7, #23]
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	32ae      	adds	r2, #174	; 0xae
 8009558:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800955c:	695b      	ldr	r3, [r3, #20]
 800955e:	7afa      	ldrb	r2, [r7, #11]
 8009560:	4611      	mov	r1, r2
 8009562:	68f8      	ldr	r0, [r7, #12]
 8009564:	4798      	blx	r3
 8009566:	4603      	mov	r3, r0
 8009568:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800956a:	7dbb      	ldrb	r3, [r7, #22]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d001      	beq.n	8009574 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009570:	7dbb      	ldrb	r3, [r7, #22]
 8009572:	e000      	b.n	8009576 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009574:	2300      	movs	r3, #0
}
 8009576:	4618      	mov	r0, r3
 8009578:	3718      	adds	r7, #24
 800957a:	46bd      	mov	sp, r7
 800957c:	bd80      	pop	{r7, pc}

0800957e <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800957e:	b580      	push	{r7, lr}
 8009580:	b084      	sub	sp, #16
 8009582:	af00      	add	r7, sp, #0
 8009584:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009586:	2300      	movs	r3, #0
 8009588:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2201      	movs	r2, #1
 800958e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	2200      	movs	r2, #0
 8009596:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	2200      	movs	r2, #0
 800959e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2200      	movs	r2, #0
 80095a4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2200      	movs	r2, #0
 80095ac:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d014      	beq.n	80095e4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80095c0:	685b      	ldr	r3, [r3, #4]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d00e      	beq.n	80095e4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80095cc:	685b      	ldr	r3, [r3, #4]
 80095ce:	687a      	ldr	r2, [r7, #4]
 80095d0:	6852      	ldr	r2, [r2, #4]
 80095d2:	b2d2      	uxtb	r2, r2
 80095d4:	4611      	mov	r1, r2
 80095d6:	6878      	ldr	r0, [r7, #4]
 80095d8:	4798      	blx	r3
 80095da:	4603      	mov	r3, r0
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d001      	beq.n	80095e4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80095e0:	2303      	movs	r3, #3
 80095e2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80095e4:	2340      	movs	r3, #64	; 0x40
 80095e6:	2200      	movs	r2, #0
 80095e8:	2100      	movs	r1, #0
 80095ea:	6878      	ldr	r0, [r7, #4]
 80095ec:	f001 fbff 	bl	800adee <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	2201      	movs	r2, #1
 80095f4:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2240      	movs	r2, #64	; 0x40
 80095fc:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009600:	2340      	movs	r3, #64	; 0x40
 8009602:	2200      	movs	r2, #0
 8009604:	2180      	movs	r1, #128	; 0x80
 8009606:	6878      	ldr	r0, [r7, #4]
 8009608:	f001 fbf1 	bl	800adee <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2201      	movs	r2, #1
 8009610:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	2240      	movs	r2, #64	; 0x40
 8009616:	621a      	str	r2, [r3, #32]

  return ret;
 8009618:	7bfb      	ldrb	r3, [r7, #15]
}
 800961a:	4618      	mov	r0, r3
 800961c:	3710      	adds	r7, #16
 800961e:	46bd      	mov	sp, r7
 8009620:	bd80      	pop	{r7, pc}

08009622 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009622:	b480      	push	{r7}
 8009624:	b083      	sub	sp, #12
 8009626:	af00      	add	r7, sp, #0
 8009628:	6078      	str	r0, [r7, #4]
 800962a:	460b      	mov	r3, r1
 800962c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	78fa      	ldrb	r2, [r7, #3]
 8009632:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009634:	2300      	movs	r3, #0
}
 8009636:	4618      	mov	r0, r3
 8009638:	370c      	adds	r7, #12
 800963a:	46bd      	mov	sp, r7
 800963c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009640:	4770      	bx	lr

08009642 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009642:	b480      	push	{r7}
 8009644:	b083      	sub	sp, #12
 8009646:	af00      	add	r7, sp, #0
 8009648:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009650:	b2da      	uxtb	r2, r3
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2204      	movs	r2, #4
 800965c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009660:	2300      	movs	r3, #0
}
 8009662:	4618      	mov	r0, r3
 8009664:	370c      	adds	r7, #12
 8009666:	46bd      	mov	sp, r7
 8009668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966c:	4770      	bx	lr

0800966e <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800966e:	b480      	push	{r7}
 8009670:	b083      	sub	sp, #12
 8009672:	af00      	add	r7, sp, #0
 8009674:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800967c:	b2db      	uxtb	r3, r3
 800967e:	2b04      	cmp	r3, #4
 8009680:	d106      	bne.n	8009690 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8009688:	b2da      	uxtb	r2, r3
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009690:	2300      	movs	r3, #0
}
 8009692:	4618      	mov	r0, r3
 8009694:	370c      	adds	r7, #12
 8009696:	46bd      	mov	sp, r7
 8009698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969c:	4770      	bx	lr

0800969e <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800969e:	b580      	push	{r7, lr}
 80096a0:	b082      	sub	sp, #8
 80096a2:	af00      	add	r7, sp, #0
 80096a4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80096ac:	b2db      	uxtb	r3, r3
 80096ae:	2b03      	cmp	r3, #3
 80096b0:	d110      	bne.n	80096d4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d00b      	beq.n	80096d4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096c2:	69db      	ldr	r3, [r3, #28]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d005      	beq.n	80096d4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096ce:	69db      	ldr	r3, [r3, #28]
 80096d0:	6878      	ldr	r0, [r7, #4]
 80096d2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80096d4:	2300      	movs	r3, #0
}
 80096d6:	4618      	mov	r0, r3
 80096d8:	3708      	adds	r7, #8
 80096da:	46bd      	mov	sp, r7
 80096dc:	bd80      	pop	{r7, pc}

080096de <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80096de:	b580      	push	{r7, lr}
 80096e0:	b082      	sub	sp, #8
 80096e2:	af00      	add	r7, sp, #0
 80096e4:	6078      	str	r0, [r7, #4]
 80096e6:	460b      	mov	r3, r1
 80096e8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	32ae      	adds	r2, #174	; 0xae
 80096f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d101      	bne.n	8009700 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80096fc:	2303      	movs	r3, #3
 80096fe:	e01c      	b.n	800973a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009706:	b2db      	uxtb	r3, r3
 8009708:	2b03      	cmp	r3, #3
 800970a:	d115      	bne.n	8009738 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	32ae      	adds	r2, #174	; 0xae
 8009716:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800971a:	6a1b      	ldr	r3, [r3, #32]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d00b      	beq.n	8009738 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	32ae      	adds	r2, #174	; 0xae
 800972a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800972e:	6a1b      	ldr	r3, [r3, #32]
 8009730:	78fa      	ldrb	r2, [r7, #3]
 8009732:	4611      	mov	r1, r2
 8009734:	6878      	ldr	r0, [r7, #4]
 8009736:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009738:	2300      	movs	r3, #0
}
 800973a:	4618      	mov	r0, r3
 800973c:	3708      	adds	r7, #8
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}

08009742 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009742:	b580      	push	{r7, lr}
 8009744:	b082      	sub	sp, #8
 8009746:	af00      	add	r7, sp, #0
 8009748:	6078      	str	r0, [r7, #4]
 800974a:	460b      	mov	r3, r1
 800974c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	32ae      	adds	r2, #174	; 0xae
 8009758:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d101      	bne.n	8009764 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009760:	2303      	movs	r3, #3
 8009762:	e01c      	b.n	800979e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800976a:	b2db      	uxtb	r3, r3
 800976c:	2b03      	cmp	r3, #3
 800976e:	d115      	bne.n	800979c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	32ae      	adds	r2, #174	; 0xae
 800977a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800977e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009780:	2b00      	cmp	r3, #0
 8009782:	d00b      	beq.n	800979c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	32ae      	adds	r2, #174	; 0xae
 800978e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009794:	78fa      	ldrb	r2, [r7, #3]
 8009796:	4611      	mov	r1, r2
 8009798:	6878      	ldr	r0, [r7, #4]
 800979a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800979c:	2300      	movs	r3, #0
}
 800979e:	4618      	mov	r0, r3
 80097a0:	3708      	adds	r7, #8
 80097a2:	46bd      	mov	sp, r7
 80097a4:	bd80      	pop	{r7, pc}

080097a6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80097a6:	b480      	push	{r7}
 80097a8:	b083      	sub	sp, #12
 80097aa:	af00      	add	r7, sp, #0
 80097ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80097ae:	2300      	movs	r3, #0
}
 80097b0:	4618      	mov	r0, r3
 80097b2:	370c      	adds	r7, #12
 80097b4:	46bd      	mov	sp, r7
 80097b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ba:	4770      	bx	lr

080097bc <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b084      	sub	sp, #16
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80097c4:	2300      	movs	r3, #0
 80097c6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2201      	movs	r2, #1
 80097cc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d00e      	beq.n	80097f8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80097e0:	685b      	ldr	r3, [r3, #4]
 80097e2:	687a      	ldr	r2, [r7, #4]
 80097e4:	6852      	ldr	r2, [r2, #4]
 80097e6:	b2d2      	uxtb	r2, r2
 80097e8:	4611      	mov	r1, r2
 80097ea:	6878      	ldr	r0, [r7, #4]
 80097ec:	4798      	blx	r3
 80097ee:	4603      	mov	r3, r0
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d001      	beq.n	80097f8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80097f4:	2303      	movs	r3, #3
 80097f6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80097f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80097fa:	4618      	mov	r0, r3
 80097fc:	3710      	adds	r7, #16
 80097fe:	46bd      	mov	sp, r7
 8009800:	bd80      	pop	{r7, pc}

08009802 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009802:	b480      	push	{r7}
 8009804:	b083      	sub	sp, #12
 8009806:	af00      	add	r7, sp, #0
 8009808:	6078      	str	r0, [r7, #4]
 800980a:	460b      	mov	r3, r1
 800980c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800980e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009810:	4618      	mov	r0, r3
 8009812:	370c      	adds	r7, #12
 8009814:	46bd      	mov	sp, r7
 8009816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981a:	4770      	bx	lr

0800981c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800981c:	b480      	push	{r7}
 800981e:	b083      	sub	sp, #12
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
 8009824:	460b      	mov	r3, r1
 8009826:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009828:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800982a:	4618      	mov	r0, r3
 800982c:	370c      	adds	r7, #12
 800982e:	46bd      	mov	sp, r7
 8009830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009834:	4770      	bx	lr

08009836 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009836:	b580      	push	{r7, lr}
 8009838:	b086      	sub	sp, #24
 800983a:	af00      	add	r7, sp, #0
 800983c:	6078      	str	r0, [r7, #4]
 800983e:	460b      	mov	r3, r1
 8009840:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800984a:	2300      	movs	r3, #0
 800984c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	885b      	ldrh	r3, [r3, #2]
 8009852:	b29a      	uxth	r2, r3
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	781b      	ldrb	r3, [r3, #0]
 8009858:	b29b      	uxth	r3, r3
 800985a:	429a      	cmp	r2, r3
 800985c:	d920      	bls.n	80098a0 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	781b      	ldrb	r3, [r3, #0]
 8009862:	b29b      	uxth	r3, r3
 8009864:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009866:	e013      	b.n	8009890 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009868:	f107 030a 	add.w	r3, r7, #10
 800986c:	4619      	mov	r1, r3
 800986e:	6978      	ldr	r0, [r7, #20]
 8009870:	f000 f81b 	bl	80098aa <USBD_GetNextDesc>
 8009874:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009876:	697b      	ldr	r3, [r7, #20]
 8009878:	785b      	ldrb	r3, [r3, #1]
 800987a:	2b05      	cmp	r3, #5
 800987c:	d108      	bne.n	8009890 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800987e:	697b      	ldr	r3, [r7, #20]
 8009880:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009882:	693b      	ldr	r3, [r7, #16]
 8009884:	789b      	ldrb	r3, [r3, #2]
 8009886:	78fa      	ldrb	r2, [r7, #3]
 8009888:	429a      	cmp	r2, r3
 800988a:	d008      	beq.n	800989e <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800988c:	2300      	movs	r3, #0
 800988e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	885b      	ldrh	r3, [r3, #2]
 8009894:	b29a      	uxth	r2, r3
 8009896:	897b      	ldrh	r3, [r7, #10]
 8009898:	429a      	cmp	r2, r3
 800989a:	d8e5      	bhi.n	8009868 <USBD_GetEpDesc+0x32>
 800989c:	e000      	b.n	80098a0 <USBD_GetEpDesc+0x6a>
          break;
 800989e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80098a0:	693b      	ldr	r3, [r7, #16]
}
 80098a2:	4618      	mov	r0, r3
 80098a4:	3718      	adds	r7, #24
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bd80      	pop	{r7, pc}

080098aa <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80098aa:	b480      	push	{r7}
 80098ac:	b085      	sub	sp, #20
 80098ae:	af00      	add	r7, sp, #0
 80098b0:	6078      	str	r0, [r7, #4]
 80098b2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	881a      	ldrh	r2, [r3, #0]
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	781b      	ldrb	r3, [r3, #0]
 80098c0:	b29b      	uxth	r3, r3
 80098c2:	4413      	add	r3, r2
 80098c4:	b29a      	uxth	r2, r3
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	781b      	ldrb	r3, [r3, #0]
 80098ce:	461a      	mov	r2, r3
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	4413      	add	r3, r2
 80098d4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80098d6:	68fb      	ldr	r3, [r7, #12]
}
 80098d8:	4618      	mov	r0, r3
 80098da:	3714      	adds	r7, #20
 80098dc:	46bd      	mov	sp, r7
 80098de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e2:	4770      	bx	lr

080098e4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80098e4:	b480      	push	{r7}
 80098e6:	b087      	sub	sp, #28
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80098f0:	697b      	ldr	r3, [r7, #20]
 80098f2:	781b      	ldrb	r3, [r3, #0]
 80098f4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80098f6:	697b      	ldr	r3, [r7, #20]
 80098f8:	3301      	adds	r3, #1
 80098fa:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80098fc:	697b      	ldr	r3, [r7, #20]
 80098fe:	781b      	ldrb	r3, [r3, #0]
 8009900:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009902:	8a3b      	ldrh	r3, [r7, #16]
 8009904:	021b      	lsls	r3, r3, #8
 8009906:	b21a      	sxth	r2, r3
 8009908:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800990c:	4313      	orrs	r3, r2
 800990e:	b21b      	sxth	r3, r3
 8009910:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009912:	89fb      	ldrh	r3, [r7, #14]
}
 8009914:	4618      	mov	r0, r3
 8009916:	371c      	adds	r7, #28
 8009918:	46bd      	mov	sp, r7
 800991a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991e:	4770      	bx	lr

08009920 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b084      	sub	sp, #16
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
 8009928:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800992a:	2300      	movs	r3, #0
 800992c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	781b      	ldrb	r3, [r3, #0]
 8009932:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009936:	2b40      	cmp	r3, #64	; 0x40
 8009938:	d005      	beq.n	8009946 <USBD_StdDevReq+0x26>
 800993a:	2b40      	cmp	r3, #64	; 0x40
 800993c:	d857      	bhi.n	80099ee <USBD_StdDevReq+0xce>
 800993e:	2b00      	cmp	r3, #0
 8009940:	d00f      	beq.n	8009962 <USBD_StdDevReq+0x42>
 8009942:	2b20      	cmp	r3, #32
 8009944:	d153      	bne.n	80099ee <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	32ae      	adds	r2, #174	; 0xae
 8009950:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009954:	689b      	ldr	r3, [r3, #8]
 8009956:	6839      	ldr	r1, [r7, #0]
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	4798      	blx	r3
 800995c:	4603      	mov	r3, r0
 800995e:	73fb      	strb	r3, [r7, #15]
      break;
 8009960:	e04a      	b.n	80099f8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009962:	683b      	ldr	r3, [r7, #0]
 8009964:	785b      	ldrb	r3, [r3, #1]
 8009966:	2b09      	cmp	r3, #9
 8009968:	d83b      	bhi.n	80099e2 <USBD_StdDevReq+0xc2>
 800996a:	a201      	add	r2, pc, #4	; (adr r2, 8009970 <USBD_StdDevReq+0x50>)
 800996c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009970:	080099c5 	.word	0x080099c5
 8009974:	080099d9 	.word	0x080099d9
 8009978:	080099e3 	.word	0x080099e3
 800997c:	080099cf 	.word	0x080099cf
 8009980:	080099e3 	.word	0x080099e3
 8009984:	080099a3 	.word	0x080099a3
 8009988:	08009999 	.word	0x08009999
 800998c:	080099e3 	.word	0x080099e3
 8009990:	080099bb 	.word	0x080099bb
 8009994:	080099ad 	.word	0x080099ad
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009998:	6839      	ldr	r1, [r7, #0]
 800999a:	6878      	ldr	r0, [r7, #4]
 800999c:	f000 fa3c 	bl	8009e18 <USBD_GetDescriptor>
          break;
 80099a0:	e024      	b.n	80099ec <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80099a2:	6839      	ldr	r1, [r7, #0]
 80099a4:	6878      	ldr	r0, [r7, #4]
 80099a6:	f000 fba1 	bl	800a0ec <USBD_SetAddress>
          break;
 80099aa:	e01f      	b.n	80099ec <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80099ac:	6839      	ldr	r1, [r7, #0]
 80099ae:	6878      	ldr	r0, [r7, #4]
 80099b0:	f000 fbe0 	bl	800a174 <USBD_SetConfig>
 80099b4:	4603      	mov	r3, r0
 80099b6:	73fb      	strb	r3, [r7, #15]
          break;
 80099b8:	e018      	b.n	80099ec <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80099ba:	6839      	ldr	r1, [r7, #0]
 80099bc:	6878      	ldr	r0, [r7, #4]
 80099be:	f000 fc83 	bl	800a2c8 <USBD_GetConfig>
          break;
 80099c2:	e013      	b.n	80099ec <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80099c4:	6839      	ldr	r1, [r7, #0]
 80099c6:	6878      	ldr	r0, [r7, #4]
 80099c8:	f000 fcb4 	bl	800a334 <USBD_GetStatus>
          break;
 80099cc:	e00e      	b.n	80099ec <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80099ce:	6839      	ldr	r1, [r7, #0]
 80099d0:	6878      	ldr	r0, [r7, #4]
 80099d2:	f000 fce3 	bl	800a39c <USBD_SetFeature>
          break;
 80099d6:	e009      	b.n	80099ec <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80099d8:	6839      	ldr	r1, [r7, #0]
 80099da:	6878      	ldr	r0, [r7, #4]
 80099dc:	f000 fd07 	bl	800a3ee <USBD_ClrFeature>
          break;
 80099e0:	e004      	b.n	80099ec <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80099e2:	6839      	ldr	r1, [r7, #0]
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	f000 fd5e 	bl	800a4a6 <USBD_CtlError>
          break;
 80099ea:	bf00      	nop
      }
      break;
 80099ec:	e004      	b.n	80099f8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80099ee:	6839      	ldr	r1, [r7, #0]
 80099f0:	6878      	ldr	r0, [r7, #4]
 80099f2:	f000 fd58 	bl	800a4a6 <USBD_CtlError>
      break;
 80099f6:	bf00      	nop
  }

  return ret;
 80099f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80099fa:	4618      	mov	r0, r3
 80099fc:	3710      	adds	r7, #16
 80099fe:	46bd      	mov	sp, r7
 8009a00:	bd80      	pop	{r7, pc}
 8009a02:	bf00      	nop

08009a04 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b084      	sub	sp, #16
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
 8009a0c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009a0e:	2300      	movs	r3, #0
 8009a10:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	781b      	ldrb	r3, [r3, #0]
 8009a16:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009a1a:	2b40      	cmp	r3, #64	; 0x40
 8009a1c:	d005      	beq.n	8009a2a <USBD_StdItfReq+0x26>
 8009a1e:	2b40      	cmp	r3, #64	; 0x40
 8009a20:	d852      	bhi.n	8009ac8 <USBD_StdItfReq+0xc4>
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d001      	beq.n	8009a2a <USBD_StdItfReq+0x26>
 8009a26:	2b20      	cmp	r3, #32
 8009a28:	d14e      	bne.n	8009ac8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a30:	b2db      	uxtb	r3, r3
 8009a32:	3b01      	subs	r3, #1
 8009a34:	2b02      	cmp	r3, #2
 8009a36:	d840      	bhi.n	8009aba <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	889b      	ldrh	r3, [r3, #4]
 8009a3c:	b2db      	uxtb	r3, r3
 8009a3e:	2b01      	cmp	r3, #1
 8009a40:	d836      	bhi.n	8009ab0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	889b      	ldrh	r3, [r3, #4]
 8009a46:	b2db      	uxtb	r3, r3
 8009a48:	4619      	mov	r1, r3
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	f7ff fed9 	bl	8009802 <USBD_CoreFindIF>
 8009a50:	4603      	mov	r3, r0
 8009a52:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009a54:	7bbb      	ldrb	r3, [r7, #14]
 8009a56:	2bff      	cmp	r3, #255	; 0xff
 8009a58:	d01d      	beq.n	8009a96 <USBD_StdItfReq+0x92>
 8009a5a:	7bbb      	ldrb	r3, [r7, #14]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d11a      	bne.n	8009a96 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009a60:	7bba      	ldrb	r2, [r7, #14]
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	32ae      	adds	r2, #174	; 0xae
 8009a66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a6a:	689b      	ldr	r3, [r3, #8]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d00f      	beq.n	8009a90 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009a70:	7bba      	ldrb	r2, [r7, #14]
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009a78:	7bba      	ldrb	r2, [r7, #14]
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	32ae      	adds	r2, #174	; 0xae
 8009a7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a82:	689b      	ldr	r3, [r3, #8]
 8009a84:	6839      	ldr	r1, [r7, #0]
 8009a86:	6878      	ldr	r0, [r7, #4]
 8009a88:	4798      	blx	r3
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009a8e:	e004      	b.n	8009a9a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009a90:	2303      	movs	r3, #3
 8009a92:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009a94:	e001      	b.n	8009a9a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009a96:	2303      	movs	r3, #3
 8009a98:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	88db      	ldrh	r3, [r3, #6]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d110      	bne.n	8009ac4 <USBD_StdItfReq+0xc0>
 8009aa2:	7bfb      	ldrb	r3, [r7, #15]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d10d      	bne.n	8009ac4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009aa8:	6878      	ldr	r0, [r7, #4]
 8009aaa:	f000 fdc7 	bl	800a63c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009aae:	e009      	b.n	8009ac4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009ab0:	6839      	ldr	r1, [r7, #0]
 8009ab2:	6878      	ldr	r0, [r7, #4]
 8009ab4:	f000 fcf7 	bl	800a4a6 <USBD_CtlError>
          break;
 8009ab8:	e004      	b.n	8009ac4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009aba:	6839      	ldr	r1, [r7, #0]
 8009abc:	6878      	ldr	r0, [r7, #4]
 8009abe:	f000 fcf2 	bl	800a4a6 <USBD_CtlError>
          break;
 8009ac2:	e000      	b.n	8009ac6 <USBD_StdItfReq+0xc2>
          break;
 8009ac4:	bf00      	nop
      }
      break;
 8009ac6:	e004      	b.n	8009ad2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009ac8:	6839      	ldr	r1, [r7, #0]
 8009aca:	6878      	ldr	r0, [r7, #4]
 8009acc:	f000 fceb 	bl	800a4a6 <USBD_CtlError>
      break;
 8009ad0:	bf00      	nop
  }

  return ret;
 8009ad2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	3710      	adds	r7, #16
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	bd80      	pop	{r7, pc}

08009adc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009adc:	b580      	push	{r7, lr}
 8009ade:	b084      	sub	sp, #16
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
 8009ae4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009aea:	683b      	ldr	r3, [r7, #0]
 8009aec:	889b      	ldrh	r3, [r3, #4]
 8009aee:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	781b      	ldrb	r3, [r3, #0]
 8009af4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009af8:	2b40      	cmp	r3, #64	; 0x40
 8009afa:	d007      	beq.n	8009b0c <USBD_StdEPReq+0x30>
 8009afc:	2b40      	cmp	r3, #64	; 0x40
 8009afe:	f200 817f 	bhi.w	8009e00 <USBD_StdEPReq+0x324>
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d02a      	beq.n	8009b5c <USBD_StdEPReq+0x80>
 8009b06:	2b20      	cmp	r3, #32
 8009b08:	f040 817a 	bne.w	8009e00 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009b0c:	7bbb      	ldrb	r3, [r7, #14]
 8009b0e:	4619      	mov	r1, r3
 8009b10:	6878      	ldr	r0, [r7, #4]
 8009b12:	f7ff fe83 	bl	800981c <USBD_CoreFindEP>
 8009b16:	4603      	mov	r3, r0
 8009b18:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009b1a:	7b7b      	ldrb	r3, [r7, #13]
 8009b1c:	2bff      	cmp	r3, #255	; 0xff
 8009b1e:	f000 8174 	beq.w	8009e0a <USBD_StdEPReq+0x32e>
 8009b22:	7b7b      	ldrb	r3, [r7, #13]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	f040 8170 	bne.w	8009e0a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8009b2a:	7b7a      	ldrb	r2, [r7, #13]
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009b32:	7b7a      	ldrb	r2, [r7, #13]
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	32ae      	adds	r2, #174	; 0xae
 8009b38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b3c:	689b      	ldr	r3, [r3, #8]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	f000 8163 	beq.w	8009e0a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009b44:	7b7a      	ldrb	r2, [r7, #13]
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	32ae      	adds	r2, #174	; 0xae
 8009b4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b4e:	689b      	ldr	r3, [r3, #8]
 8009b50:	6839      	ldr	r1, [r7, #0]
 8009b52:	6878      	ldr	r0, [r7, #4]
 8009b54:	4798      	blx	r3
 8009b56:	4603      	mov	r3, r0
 8009b58:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009b5a:	e156      	b.n	8009e0a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	785b      	ldrb	r3, [r3, #1]
 8009b60:	2b03      	cmp	r3, #3
 8009b62:	d008      	beq.n	8009b76 <USBD_StdEPReq+0x9a>
 8009b64:	2b03      	cmp	r3, #3
 8009b66:	f300 8145 	bgt.w	8009df4 <USBD_StdEPReq+0x318>
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	f000 809b 	beq.w	8009ca6 <USBD_StdEPReq+0x1ca>
 8009b70:	2b01      	cmp	r3, #1
 8009b72:	d03c      	beq.n	8009bee <USBD_StdEPReq+0x112>
 8009b74:	e13e      	b.n	8009df4 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b7c:	b2db      	uxtb	r3, r3
 8009b7e:	2b02      	cmp	r3, #2
 8009b80:	d002      	beq.n	8009b88 <USBD_StdEPReq+0xac>
 8009b82:	2b03      	cmp	r3, #3
 8009b84:	d016      	beq.n	8009bb4 <USBD_StdEPReq+0xd8>
 8009b86:	e02c      	b.n	8009be2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009b88:	7bbb      	ldrb	r3, [r7, #14]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d00d      	beq.n	8009baa <USBD_StdEPReq+0xce>
 8009b8e:	7bbb      	ldrb	r3, [r7, #14]
 8009b90:	2b80      	cmp	r3, #128	; 0x80
 8009b92:	d00a      	beq.n	8009baa <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009b94:	7bbb      	ldrb	r3, [r7, #14]
 8009b96:	4619      	mov	r1, r3
 8009b98:	6878      	ldr	r0, [r7, #4]
 8009b9a:	f001 f96d 	bl	800ae78 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009b9e:	2180      	movs	r1, #128	; 0x80
 8009ba0:	6878      	ldr	r0, [r7, #4]
 8009ba2:	f001 f969 	bl	800ae78 <USBD_LL_StallEP>
 8009ba6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009ba8:	e020      	b.n	8009bec <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009baa:	6839      	ldr	r1, [r7, #0]
 8009bac:	6878      	ldr	r0, [r7, #4]
 8009bae:	f000 fc7a 	bl	800a4a6 <USBD_CtlError>
              break;
 8009bb2:	e01b      	b.n	8009bec <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009bb4:	683b      	ldr	r3, [r7, #0]
 8009bb6:	885b      	ldrh	r3, [r3, #2]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d10e      	bne.n	8009bda <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009bbc:	7bbb      	ldrb	r3, [r7, #14]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d00b      	beq.n	8009bda <USBD_StdEPReq+0xfe>
 8009bc2:	7bbb      	ldrb	r3, [r7, #14]
 8009bc4:	2b80      	cmp	r3, #128	; 0x80
 8009bc6:	d008      	beq.n	8009bda <USBD_StdEPReq+0xfe>
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	88db      	ldrh	r3, [r3, #6]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d104      	bne.n	8009bda <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009bd0:	7bbb      	ldrb	r3, [r7, #14]
 8009bd2:	4619      	mov	r1, r3
 8009bd4:	6878      	ldr	r0, [r7, #4]
 8009bd6:	f001 f94f 	bl	800ae78 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009bda:	6878      	ldr	r0, [r7, #4]
 8009bdc:	f000 fd2e 	bl	800a63c <USBD_CtlSendStatus>

              break;
 8009be0:	e004      	b.n	8009bec <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009be2:	6839      	ldr	r1, [r7, #0]
 8009be4:	6878      	ldr	r0, [r7, #4]
 8009be6:	f000 fc5e 	bl	800a4a6 <USBD_CtlError>
              break;
 8009bea:	bf00      	nop
          }
          break;
 8009bec:	e107      	b.n	8009dfe <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009bf4:	b2db      	uxtb	r3, r3
 8009bf6:	2b02      	cmp	r3, #2
 8009bf8:	d002      	beq.n	8009c00 <USBD_StdEPReq+0x124>
 8009bfa:	2b03      	cmp	r3, #3
 8009bfc:	d016      	beq.n	8009c2c <USBD_StdEPReq+0x150>
 8009bfe:	e04b      	b.n	8009c98 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009c00:	7bbb      	ldrb	r3, [r7, #14]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d00d      	beq.n	8009c22 <USBD_StdEPReq+0x146>
 8009c06:	7bbb      	ldrb	r3, [r7, #14]
 8009c08:	2b80      	cmp	r3, #128	; 0x80
 8009c0a:	d00a      	beq.n	8009c22 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009c0c:	7bbb      	ldrb	r3, [r7, #14]
 8009c0e:	4619      	mov	r1, r3
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	f001 f931 	bl	800ae78 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009c16:	2180      	movs	r1, #128	; 0x80
 8009c18:	6878      	ldr	r0, [r7, #4]
 8009c1a:	f001 f92d 	bl	800ae78 <USBD_LL_StallEP>
 8009c1e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009c20:	e040      	b.n	8009ca4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009c22:	6839      	ldr	r1, [r7, #0]
 8009c24:	6878      	ldr	r0, [r7, #4]
 8009c26:	f000 fc3e 	bl	800a4a6 <USBD_CtlError>
              break;
 8009c2a:	e03b      	b.n	8009ca4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	885b      	ldrh	r3, [r3, #2]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d136      	bne.n	8009ca2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009c34:	7bbb      	ldrb	r3, [r7, #14]
 8009c36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d004      	beq.n	8009c48 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009c3e:	7bbb      	ldrb	r3, [r7, #14]
 8009c40:	4619      	mov	r1, r3
 8009c42:	6878      	ldr	r0, [r7, #4]
 8009c44:	f001 f937 	bl	800aeb6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009c48:	6878      	ldr	r0, [r7, #4]
 8009c4a:	f000 fcf7 	bl	800a63c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009c4e:	7bbb      	ldrb	r3, [r7, #14]
 8009c50:	4619      	mov	r1, r3
 8009c52:	6878      	ldr	r0, [r7, #4]
 8009c54:	f7ff fde2 	bl	800981c <USBD_CoreFindEP>
 8009c58:	4603      	mov	r3, r0
 8009c5a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009c5c:	7b7b      	ldrb	r3, [r7, #13]
 8009c5e:	2bff      	cmp	r3, #255	; 0xff
 8009c60:	d01f      	beq.n	8009ca2 <USBD_StdEPReq+0x1c6>
 8009c62:	7b7b      	ldrb	r3, [r7, #13]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d11c      	bne.n	8009ca2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009c68:	7b7a      	ldrb	r2, [r7, #13]
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009c70:	7b7a      	ldrb	r2, [r7, #13]
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	32ae      	adds	r2, #174	; 0xae
 8009c76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c7a:	689b      	ldr	r3, [r3, #8]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d010      	beq.n	8009ca2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009c80:	7b7a      	ldrb	r2, [r7, #13]
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	32ae      	adds	r2, #174	; 0xae
 8009c86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c8a:	689b      	ldr	r3, [r3, #8]
 8009c8c:	6839      	ldr	r1, [r7, #0]
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	4798      	blx	r3
 8009c92:	4603      	mov	r3, r0
 8009c94:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009c96:	e004      	b.n	8009ca2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009c98:	6839      	ldr	r1, [r7, #0]
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	f000 fc03 	bl	800a4a6 <USBD_CtlError>
              break;
 8009ca0:	e000      	b.n	8009ca4 <USBD_StdEPReq+0x1c8>
              break;
 8009ca2:	bf00      	nop
          }
          break;
 8009ca4:	e0ab      	b.n	8009dfe <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009cac:	b2db      	uxtb	r3, r3
 8009cae:	2b02      	cmp	r3, #2
 8009cb0:	d002      	beq.n	8009cb8 <USBD_StdEPReq+0x1dc>
 8009cb2:	2b03      	cmp	r3, #3
 8009cb4:	d032      	beq.n	8009d1c <USBD_StdEPReq+0x240>
 8009cb6:	e097      	b.n	8009de8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009cb8:	7bbb      	ldrb	r3, [r7, #14]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d007      	beq.n	8009cce <USBD_StdEPReq+0x1f2>
 8009cbe:	7bbb      	ldrb	r3, [r7, #14]
 8009cc0:	2b80      	cmp	r3, #128	; 0x80
 8009cc2:	d004      	beq.n	8009cce <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009cc4:	6839      	ldr	r1, [r7, #0]
 8009cc6:	6878      	ldr	r0, [r7, #4]
 8009cc8:	f000 fbed 	bl	800a4a6 <USBD_CtlError>
                break;
 8009ccc:	e091      	b.n	8009df2 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009cce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	da0b      	bge.n	8009cee <USBD_StdEPReq+0x212>
 8009cd6:	7bbb      	ldrb	r3, [r7, #14]
 8009cd8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009cdc:	4613      	mov	r3, r2
 8009cde:	009b      	lsls	r3, r3, #2
 8009ce0:	4413      	add	r3, r2
 8009ce2:	009b      	lsls	r3, r3, #2
 8009ce4:	3310      	adds	r3, #16
 8009ce6:	687a      	ldr	r2, [r7, #4]
 8009ce8:	4413      	add	r3, r2
 8009cea:	3304      	adds	r3, #4
 8009cec:	e00b      	b.n	8009d06 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009cee:	7bbb      	ldrb	r3, [r7, #14]
 8009cf0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009cf4:	4613      	mov	r3, r2
 8009cf6:	009b      	lsls	r3, r3, #2
 8009cf8:	4413      	add	r3, r2
 8009cfa:	009b      	lsls	r3, r3, #2
 8009cfc:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009d00:	687a      	ldr	r2, [r7, #4]
 8009d02:	4413      	add	r3, r2
 8009d04:	3304      	adds	r3, #4
 8009d06:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009d08:	68bb      	ldr	r3, [r7, #8]
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009d0e:	68bb      	ldr	r3, [r7, #8]
 8009d10:	2202      	movs	r2, #2
 8009d12:	4619      	mov	r1, r3
 8009d14:	6878      	ldr	r0, [r7, #4]
 8009d16:	f000 fc37 	bl	800a588 <USBD_CtlSendData>
              break;
 8009d1a:	e06a      	b.n	8009df2 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009d1c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	da11      	bge.n	8009d48 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009d24:	7bbb      	ldrb	r3, [r7, #14]
 8009d26:	f003 020f 	and.w	r2, r3, #15
 8009d2a:	6879      	ldr	r1, [r7, #4]
 8009d2c:	4613      	mov	r3, r2
 8009d2e:	009b      	lsls	r3, r3, #2
 8009d30:	4413      	add	r3, r2
 8009d32:	009b      	lsls	r3, r3, #2
 8009d34:	440b      	add	r3, r1
 8009d36:	3324      	adds	r3, #36	; 0x24
 8009d38:	881b      	ldrh	r3, [r3, #0]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d117      	bne.n	8009d6e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009d3e:	6839      	ldr	r1, [r7, #0]
 8009d40:	6878      	ldr	r0, [r7, #4]
 8009d42:	f000 fbb0 	bl	800a4a6 <USBD_CtlError>
                  break;
 8009d46:	e054      	b.n	8009df2 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009d48:	7bbb      	ldrb	r3, [r7, #14]
 8009d4a:	f003 020f 	and.w	r2, r3, #15
 8009d4e:	6879      	ldr	r1, [r7, #4]
 8009d50:	4613      	mov	r3, r2
 8009d52:	009b      	lsls	r3, r3, #2
 8009d54:	4413      	add	r3, r2
 8009d56:	009b      	lsls	r3, r3, #2
 8009d58:	440b      	add	r3, r1
 8009d5a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009d5e:	881b      	ldrh	r3, [r3, #0]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d104      	bne.n	8009d6e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009d64:	6839      	ldr	r1, [r7, #0]
 8009d66:	6878      	ldr	r0, [r7, #4]
 8009d68:	f000 fb9d 	bl	800a4a6 <USBD_CtlError>
                  break;
 8009d6c:	e041      	b.n	8009df2 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d6e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	da0b      	bge.n	8009d8e <USBD_StdEPReq+0x2b2>
 8009d76:	7bbb      	ldrb	r3, [r7, #14]
 8009d78:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009d7c:	4613      	mov	r3, r2
 8009d7e:	009b      	lsls	r3, r3, #2
 8009d80:	4413      	add	r3, r2
 8009d82:	009b      	lsls	r3, r3, #2
 8009d84:	3310      	adds	r3, #16
 8009d86:	687a      	ldr	r2, [r7, #4]
 8009d88:	4413      	add	r3, r2
 8009d8a:	3304      	adds	r3, #4
 8009d8c:	e00b      	b.n	8009da6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009d8e:	7bbb      	ldrb	r3, [r7, #14]
 8009d90:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d94:	4613      	mov	r3, r2
 8009d96:	009b      	lsls	r3, r3, #2
 8009d98:	4413      	add	r3, r2
 8009d9a:	009b      	lsls	r3, r3, #2
 8009d9c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009da0:	687a      	ldr	r2, [r7, #4]
 8009da2:	4413      	add	r3, r2
 8009da4:	3304      	adds	r3, #4
 8009da6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009da8:	7bbb      	ldrb	r3, [r7, #14]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d002      	beq.n	8009db4 <USBD_StdEPReq+0x2d8>
 8009dae:	7bbb      	ldrb	r3, [r7, #14]
 8009db0:	2b80      	cmp	r3, #128	; 0x80
 8009db2:	d103      	bne.n	8009dbc <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8009db4:	68bb      	ldr	r3, [r7, #8]
 8009db6:	2200      	movs	r2, #0
 8009db8:	601a      	str	r2, [r3, #0]
 8009dba:	e00e      	b.n	8009dda <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009dbc:	7bbb      	ldrb	r3, [r7, #14]
 8009dbe:	4619      	mov	r1, r3
 8009dc0:	6878      	ldr	r0, [r7, #4]
 8009dc2:	f001 f897 	bl	800aef4 <USBD_LL_IsStallEP>
 8009dc6:	4603      	mov	r3, r0
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d003      	beq.n	8009dd4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8009dcc:	68bb      	ldr	r3, [r7, #8]
 8009dce:	2201      	movs	r2, #1
 8009dd0:	601a      	str	r2, [r3, #0]
 8009dd2:	e002      	b.n	8009dda <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8009dd4:	68bb      	ldr	r3, [r7, #8]
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009dda:	68bb      	ldr	r3, [r7, #8]
 8009ddc:	2202      	movs	r2, #2
 8009dde:	4619      	mov	r1, r3
 8009de0:	6878      	ldr	r0, [r7, #4]
 8009de2:	f000 fbd1 	bl	800a588 <USBD_CtlSendData>
              break;
 8009de6:	e004      	b.n	8009df2 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8009de8:	6839      	ldr	r1, [r7, #0]
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f000 fb5b 	bl	800a4a6 <USBD_CtlError>
              break;
 8009df0:	bf00      	nop
          }
          break;
 8009df2:	e004      	b.n	8009dfe <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8009df4:	6839      	ldr	r1, [r7, #0]
 8009df6:	6878      	ldr	r0, [r7, #4]
 8009df8:	f000 fb55 	bl	800a4a6 <USBD_CtlError>
          break;
 8009dfc:	bf00      	nop
      }
      break;
 8009dfe:	e005      	b.n	8009e0c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8009e00:	6839      	ldr	r1, [r7, #0]
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	f000 fb4f 	bl	800a4a6 <USBD_CtlError>
      break;
 8009e08:	e000      	b.n	8009e0c <USBD_StdEPReq+0x330>
      break;
 8009e0a:	bf00      	nop
  }

  return ret;
 8009e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	3710      	adds	r7, #16
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}
	...

08009e18 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	b084      	sub	sp, #16
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
 8009e20:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009e22:	2300      	movs	r3, #0
 8009e24:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009e26:	2300      	movs	r3, #0
 8009e28:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	885b      	ldrh	r3, [r3, #2]
 8009e32:	0a1b      	lsrs	r3, r3, #8
 8009e34:	b29b      	uxth	r3, r3
 8009e36:	3b01      	subs	r3, #1
 8009e38:	2b06      	cmp	r3, #6
 8009e3a:	f200 8128 	bhi.w	800a08e <USBD_GetDescriptor+0x276>
 8009e3e:	a201      	add	r2, pc, #4	; (adr r2, 8009e44 <USBD_GetDescriptor+0x2c>)
 8009e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e44:	08009e61 	.word	0x08009e61
 8009e48:	08009e79 	.word	0x08009e79
 8009e4c:	08009eb9 	.word	0x08009eb9
 8009e50:	0800a08f 	.word	0x0800a08f
 8009e54:	0800a08f 	.word	0x0800a08f
 8009e58:	0800a02f 	.word	0x0800a02f
 8009e5c:	0800a05b 	.word	0x0800a05b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	687a      	ldr	r2, [r7, #4]
 8009e6a:	7c12      	ldrb	r2, [r2, #16]
 8009e6c:	f107 0108 	add.w	r1, r7, #8
 8009e70:	4610      	mov	r0, r2
 8009e72:	4798      	blx	r3
 8009e74:	60f8      	str	r0, [r7, #12]
      break;
 8009e76:	e112      	b.n	800a09e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	7c1b      	ldrb	r3, [r3, #16]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d10d      	bne.n	8009e9c <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e88:	f107 0208 	add.w	r2, r7, #8
 8009e8c:	4610      	mov	r0, r2
 8009e8e:	4798      	blx	r3
 8009e90:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	3301      	adds	r3, #1
 8009e96:	2202      	movs	r2, #2
 8009e98:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009e9a:	e100      	b.n	800a09e <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ea4:	f107 0208 	add.w	r2, r7, #8
 8009ea8:	4610      	mov	r0, r2
 8009eaa:	4798      	blx	r3
 8009eac:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	3301      	adds	r3, #1
 8009eb2:	2202      	movs	r2, #2
 8009eb4:	701a      	strb	r2, [r3, #0]
      break;
 8009eb6:	e0f2      	b.n	800a09e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	885b      	ldrh	r3, [r3, #2]
 8009ebc:	b2db      	uxtb	r3, r3
 8009ebe:	2b05      	cmp	r3, #5
 8009ec0:	f200 80ac 	bhi.w	800a01c <USBD_GetDescriptor+0x204>
 8009ec4:	a201      	add	r2, pc, #4	; (adr r2, 8009ecc <USBD_GetDescriptor+0xb4>)
 8009ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009eca:	bf00      	nop
 8009ecc:	08009ee5 	.word	0x08009ee5
 8009ed0:	08009f19 	.word	0x08009f19
 8009ed4:	08009f4d 	.word	0x08009f4d
 8009ed8:	08009f81 	.word	0x08009f81
 8009edc:	08009fb5 	.word	0x08009fb5
 8009ee0:	08009fe9 	.word	0x08009fe9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009eea:	685b      	ldr	r3, [r3, #4]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d00b      	beq.n	8009f08 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ef6:	685b      	ldr	r3, [r3, #4]
 8009ef8:	687a      	ldr	r2, [r7, #4]
 8009efa:	7c12      	ldrb	r2, [r2, #16]
 8009efc:	f107 0108 	add.w	r1, r7, #8
 8009f00:	4610      	mov	r0, r2
 8009f02:	4798      	blx	r3
 8009f04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f06:	e091      	b.n	800a02c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f08:	6839      	ldr	r1, [r7, #0]
 8009f0a:	6878      	ldr	r0, [r7, #4]
 8009f0c:	f000 facb 	bl	800a4a6 <USBD_CtlError>
            err++;
 8009f10:	7afb      	ldrb	r3, [r7, #11]
 8009f12:	3301      	adds	r3, #1
 8009f14:	72fb      	strb	r3, [r7, #11]
          break;
 8009f16:	e089      	b.n	800a02c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f1e:	689b      	ldr	r3, [r3, #8]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d00b      	beq.n	8009f3c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f2a:	689b      	ldr	r3, [r3, #8]
 8009f2c:	687a      	ldr	r2, [r7, #4]
 8009f2e:	7c12      	ldrb	r2, [r2, #16]
 8009f30:	f107 0108 	add.w	r1, r7, #8
 8009f34:	4610      	mov	r0, r2
 8009f36:	4798      	blx	r3
 8009f38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f3a:	e077      	b.n	800a02c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f3c:	6839      	ldr	r1, [r7, #0]
 8009f3e:	6878      	ldr	r0, [r7, #4]
 8009f40:	f000 fab1 	bl	800a4a6 <USBD_CtlError>
            err++;
 8009f44:	7afb      	ldrb	r3, [r7, #11]
 8009f46:	3301      	adds	r3, #1
 8009f48:	72fb      	strb	r3, [r7, #11]
          break;
 8009f4a:	e06f      	b.n	800a02c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f52:	68db      	ldr	r3, [r3, #12]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d00b      	beq.n	8009f70 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f5e:	68db      	ldr	r3, [r3, #12]
 8009f60:	687a      	ldr	r2, [r7, #4]
 8009f62:	7c12      	ldrb	r2, [r2, #16]
 8009f64:	f107 0108 	add.w	r1, r7, #8
 8009f68:	4610      	mov	r0, r2
 8009f6a:	4798      	blx	r3
 8009f6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f6e:	e05d      	b.n	800a02c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f70:	6839      	ldr	r1, [r7, #0]
 8009f72:	6878      	ldr	r0, [r7, #4]
 8009f74:	f000 fa97 	bl	800a4a6 <USBD_CtlError>
            err++;
 8009f78:	7afb      	ldrb	r3, [r7, #11]
 8009f7a:	3301      	adds	r3, #1
 8009f7c:	72fb      	strb	r3, [r7, #11]
          break;
 8009f7e:	e055      	b.n	800a02c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f86:	691b      	ldr	r3, [r3, #16]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d00b      	beq.n	8009fa4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f92:	691b      	ldr	r3, [r3, #16]
 8009f94:	687a      	ldr	r2, [r7, #4]
 8009f96:	7c12      	ldrb	r2, [r2, #16]
 8009f98:	f107 0108 	add.w	r1, r7, #8
 8009f9c:	4610      	mov	r0, r2
 8009f9e:	4798      	blx	r3
 8009fa0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009fa2:	e043      	b.n	800a02c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009fa4:	6839      	ldr	r1, [r7, #0]
 8009fa6:	6878      	ldr	r0, [r7, #4]
 8009fa8:	f000 fa7d 	bl	800a4a6 <USBD_CtlError>
            err++;
 8009fac:	7afb      	ldrb	r3, [r7, #11]
 8009fae:	3301      	adds	r3, #1
 8009fb0:	72fb      	strb	r3, [r7, #11]
          break;
 8009fb2:	e03b      	b.n	800a02c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009fba:	695b      	ldr	r3, [r3, #20]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d00b      	beq.n	8009fd8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009fc6:	695b      	ldr	r3, [r3, #20]
 8009fc8:	687a      	ldr	r2, [r7, #4]
 8009fca:	7c12      	ldrb	r2, [r2, #16]
 8009fcc:	f107 0108 	add.w	r1, r7, #8
 8009fd0:	4610      	mov	r0, r2
 8009fd2:	4798      	blx	r3
 8009fd4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009fd6:	e029      	b.n	800a02c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009fd8:	6839      	ldr	r1, [r7, #0]
 8009fda:	6878      	ldr	r0, [r7, #4]
 8009fdc:	f000 fa63 	bl	800a4a6 <USBD_CtlError>
            err++;
 8009fe0:	7afb      	ldrb	r3, [r7, #11]
 8009fe2:	3301      	adds	r3, #1
 8009fe4:	72fb      	strb	r3, [r7, #11]
          break;
 8009fe6:	e021      	b.n	800a02c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009fee:	699b      	ldr	r3, [r3, #24]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d00b      	beq.n	800a00c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ffa:	699b      	ldr	r3, [r3, #24]
 8009ffc:	687a      	ldr	r2, [r7, #4]
 8009ffe:	7c12      	ldrb	r2, [r2, #16]
 800a000:	f107 0108 	add.w	r1, r7, #8
 800a004:	4610      	mov	r0, r2
 800a006:	4798      	blx	r3
 800a008:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a00a:	e00f      	b.n	800a02c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a00c:	6839      	ldr	r1, [r7, #0]
 800a00e:	6878      	ldr	r0, [r7, #4]
 800a010:	f000 fa49 	bl	800a4a6 <USBD_CtlError>
            err++;
 800a014:	7afb      	ldrb	r3, [r7, #11]
 800a016:	3301      	adds	r3, #1
 800a018:	72fb      	strb	r3, [r7, #11]
          break;
 800a01a:	e007      	b.n	800a02c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a01c:	6839      	ldr	r1, [r7, #0]
 800a01e:	6878      	ldr	r0, [r7, #4]
 800a020:	f000 fa41 	bl	800a4a6 <USBD_CtlError>
          err++;
 800a024:	7afb      	ldrb	r3, [r7, #11]
 800a026:	3301      	adds	r3, #1
 800a028:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a02a:	bf00      	nop
      }
      break;
 800a02c:	e037      	b.n	800a09e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	7c1b      	ldrb	r3, [r3, #16]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d109      	bne.n	800a04a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a03c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a03e:	f107 0208 	add.w	r2, r7, #8
 800a042:	4610      	mov	r0, r2
 800a044:	4798      	blx	r3
 800a046:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a048:	e029      	b.n	800a09e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a04a:	6839      	ldr	r1, [r7, #0]
 800a04c:	6878      	ldr	r0, [r7, #4]
 800a04e:	f000 fa2a 	bl	800a4a6 <USBD_CtlError>
        err++;
 800a052:	7afb      	ldrb	r3, [r7, #11]
 800a054:	3301      	adds	r3, #1
 800a056:	72fb      	strb	r3, [r7, #11]
      break;
 800a058:	e021      	b.n	800a09e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	7c1b      	ldrb	r3, [r3, #16]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d10d      	bne.n	800a07e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a06a:	f107 0208 	add.w	r2, r7, #8
 800a06e:	4610      	mov	r0, r2
 800a070:	4798      	blx	r3
 800a072:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	3301      	adds	r3, #1
 800a078:	2207      	movs	r2, #7
 800a07a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a07c:	e00f      	b.n	800a09e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a07e:	6839      	ldr	r1, [r7, #0]
 800a080:	6878      	ldr	r0, [r7, #4]
 800a082:	f000 fa10 	bl	800a4a6 <USBD_CtlError>
        err++;
 800a086:	7afb      	ldrb	r3, [r7, #11]
 800a088:	3301      	adds	r3, #1
 800a08a:	72fb      	strb	r3, [r7, #11]
      break;
 800a08c:	e007      	b.n	800a09e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a08e:	6839      	ldr	r1, [r7, #0]
 800a090:	6878      	ldr	r0, [r7, #4]
 800a092:	f000 fa08 	bl	800a4a6 <USBD_CtlError>
      err++;
 800a096:	7afb      	ldrb	r3, [r7, #11]
 800a098:	3301      	adds	r3, #1
 800a09a:	72fb      	strb	r3, [r7, #11]
      break;
 800a09c:	bf00      	nop
  }

  if (err != 0U)
 800a09e:	7afb      	ldrb	r3, [r7, #11]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d11e      	bne.n	800a0e2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	88db      	ldrh	r3, [r3, #6]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d016      	beq.n	800a0da <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a0ac:	893b      	ldrh	r3, [r7, #8]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d00e      	beq.n	800a0d0 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a0b2:	683b      	ldr	r3, [r7, #0]
 800a0b4:	88da      	ldrh	r2, [r3, #6]
 800a0b6:	893b      	ldrh	r3, [r7, #8]
 800a0b8:	4293      	cmp	r3, r2
 800a0ba:	bf28      	it	cs
 800a0bc:	4613      	movcs	r3, r2
 800a0be:	b29b      	uxth	r3, r3
 800a0c0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a0c2:	893b      	ldrh	r3, [r7, #8]
 800a0c4:	461a      	mov	r2, r3
 800a0c6:	68f9      	ldr	r1, [r7, #12]
 800a0c8:	6878      	ldr	r0, [r7, #4]
 800a0ca:	f000 fa5d 	bl	800a588 <USBD_CtlSendData>
 800a0ce:	e009      	b.n	800a0e4 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a0d0:	6839      	ldr	r1, [r7, #0]
 800a0d2:	6878      	ldr	r0, [r7, #4]
 800a0d4:	f000 f9e7 	bl	800a4a6 <USBD_CtlError>
 800a0d8:	e004      	b.n	800a0e4 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a0da:	6878      	ldr	r0, [r7, #4]
 800a0dc:	f000 faae 	bl	800a63c <USBD_CtlSendStatus>
 800a0e0:	e000      	b.n	800a0e4 <USBD_GetDescriptor+0x2cc>
    return;
 800a0e2:	bf00      	nop
  }
}
 800a0e4:	3710      	adds	r7, #16
 800a0e6:	46bd      	mov	sp, r7
 800a0e8:	bd80      	pop	{r7, pc}
 800a0ea:	bf00      	nop

0800a0ec <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0ec:	b580      	push	{r7, lr}
 800a0ee:	b084      	sub	sp, #16
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
 800a0f4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	889b      	ldrh	r3, [r3, #4]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d131      	bne.n	800a162 <USBD_SetAddress+0x76>
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	88db      	ldrh	r3, [r3, #6]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d12d      	bne.n	800a162 <USBD_SetAddress+0x76>
 800a106:	683b      	ldr	r3, [r7, #0]
 800a108:	885b      	ldrh	r3, [r3, #2]
 800a10a:	2b7f      	cmp	r3, #127	; 0x7f
 800a10c:	d829      	bhi.n	800a162 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	885b      	ldrh	r3, [r3, #2]
 800a112:	b2db      	uxtb	r3, r3
 800a114:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a118:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a120:	b2db      	uxtb	r3, r3
 800a122:	2b03      	cmp	r3, #3
 800a124:	d104      	bne.n	800a130 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a126:	6839      	ldr	r1, [r7, #0]
 800a128:	6878      	ldr	r0, [r7, #4]
 800a12a:	f000 f9bc 	bl	800a4a6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a12e:	e01d      	b.n	800a16c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	7bfa      	ldrb	r2, [r7, #15]
 800a134:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a138:	7bfb      	ldrb	r3, [r7, #15]
 800a13a:	4619      	mov	r1, r3
 800a13c:	6878      	ldr	r0, [r7, #4]
 800a13e:	f000 ff05 	bl	800af4c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	f000 fa7a 	bl	800a63c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a148:	7bfb      	ldrb	r3, [r7, #15]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d004      	beq.n	800a158 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2202      	movs	r2, #2
 800a152:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a156:	e009      	b.n	800a16c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2201      	movs	r2, #1
 800a15c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a160:	e004      	b.n	800a16c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a162:	6839      	ldr	r1, [r7, #0]
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	f000 f99e 	bl	800a4a6 <USBD_CtlError>
  }
}
 800a16a:	bf00      	nop
 800a16c:	bf00      	nop
 800a16e:	3710      	adds	r7, #16
 800a170:	46bd      	mov	sp, r7
 800a172:	bd80      	pop	{r7, pc}

0800a174 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a174:	b580      	push	{r7, lr}
 800a176:	b084      	sub	sp, #16
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]
 800a17c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a17e:	2300      	movs	r3, #0
 800a180:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a182:	683b      	ldr	r3, [r7, #0]
 800a184:	885b      	ldrh	r3, [r3, #2]
 800a186:	b2da      	uxtb	r2, r3
 800a188:	4b4e      	ldr	r3, [pc, #312]	; (800a2c4 <USBD_SetConfig+0x150>)
 800a18a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a18c:	4b4d      	ldr	r3, [pc, #308]	; (800a2c4 <USBD_SetConfig+0x150>)
 800a18e:	781b      	ldrb	r3, [r3, #0]
 800a190:	2b01      	cmp	r3, #1
 800a192:	d905      	bls.n	800a1a0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a194:	6839      	ldr	r1, [r7, #0]
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f000 f985 	bl	800a4a6 <USBD_CtlError>
    return USBD_FAIL;
 800a19c:	2303      	movs	r3, #3
 800a19e:	e08c      	b.n	800a2ba <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a1a6:	b2db      	uxtb	r3, r3
 800a1a8:	2b02      	cmp	r3, #2
 800a1aa:	d002      	beq.n	800a1b2 <USBD_SetConfig+0x3e>
 800a1ac:	2b03      	cmp	r3, #3
 800a1ae:	d029      	beq.n	800a204 <USBD_SetConfig+0x90>
 800a1b0:	e075      	b.n	800a29e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a1b2:	4b44      	ldr	r3, [pc, #272]	; (800a2c4 <USBD_SetConfig+0x150>)
 800a1b4:	781b      	ldrb	r3, [r3, #0]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d020      	beq.n	800a1fc <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a1ba:	4b42      	ldr	r3, [pc, #264]	; (800a2c4 <USBD_SetConfig+0x150>)
 800a1bc:	781b      	ldrb	r3, [r3, #0]
 800a1be:	461a      	mov	r2, r3
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a1c4:	4b3f      	ldr	r3, [pc, #252]	; (800a2c4 <USBD_SetConfig+0x150>)
 800a1c6:	781b      	ldrb	r3, [r3, #0]
 800a1c8:	4619      	mov	r1, r3
 800a1ca:	6878      	ldr	r0, [r7, #4]
 800a1cc:	f7fe ffe7 	bl	800919e <USBD_SetClassConfig>
 800a1d0:	4603      	mov	r3, r0
 800a1d2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a1d4:	7bfb      	ldrb	r3, [r7, #15]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d008      	beq.n	800a1ec <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a1da:	6839      	ldr	r1, [r7, #0]
 800a1dc:	6878      	ldr	r0, [r7, #4]
 800a1de:	f000 f962 	bl	800a4a6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2202      	movs	r2, #2
 800a1e6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a1ea:	e065      	b.n	800a2b8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a1ec:	6878      	ldr	r0, [r7, #4]
 800a1ee:	f000 fa25 	bl	800a63c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	2203      	movs	r2, #3
 800a1f6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a1fa:	e05d      	b.n	800a2b8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f000 fa1d 	bl	800a63c <USBD_CtlSendStatus>
      break;
 800a202:	e059      	b.n	800a2b8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a204:	4b2f      	ldr	r3, [pc, #188]	; (800a2c4 <USBD_SetConfig+0x150>)
 800a206:	781b      	ldrb	r3, [r3, #0]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d112      	bne.n	800a232 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	2202      	movs	r2, #2
 800a210:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800a214:	4b2b      	ldr	r3, [pc, #172]	; (800a2c4 <USBD_SetConfig+0x150>)
 800a216:	781b      	ldrb	r3, [r3, #0]
 800a218:	461a      	mov	r2, r3
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a21e:	4b29      	ldr	r3, [pc, #164]	; (800a2c4 <USBD_SetConfig+0x150>)
 800a220:	781b      	ldrb	r3, [r3, #0]
 800a222:	4619      	mov	r1, r3
 800a224:	6878      	ldr	r0, [r7, #4]
 800a226:	f7fe ffd6 	bl	80091d6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a22a:	6878      	ldr	r0, [r7, #4]
 800a22c:	f000 fa06 	bl	800a63c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a230:	e042      	b.n	800a2b8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a232:	4b24      	ldr	r3, [pc, #144]	; (800a2c4 <USBD_SetConfig+0x150>)
 800a234:	781b      	ldrb	r3, [r3, #0]
 800a236:	461a      	mov	r2, r3
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	685b      	ldr	r3, [r3, #4]
 800a23c:	429a      	cmp	r2, r3
 800a23e:	d02a      	beq.n	800a296 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	685b      	ldr	r3, [r3, #4]
 800a244:	b2db      	uxtb	r3, r3
 800a246:	4619      	mov	r1, r3
 800a248:	6878      	ldr	r0, [r7, #4]
 800a24a:	f7fe ffc4 	bl	80091d6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a24e:	4b1d      	ldr	r3, [pc, #116]	; (800a2c4 <USBD_SetConfig+0x150>)
 800a250:	781b      	ldrb	r3, [r3, #0]
 800a252:	461a      	mov	r2, r3
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a258:	4b1a      	ldr	r3, [pc, #104]	; (800a2c4 <USBD_SetConfig+0x150>)
 800a25a:	781b      	ldrb	r3, [r3, #0]
 800a25c:	4619      	mov	r1, r3
 800a25e:	6878      	ldr	r0, [r7, #4]
 800a260:	f7fe ff9d 	bl	800919e <USBD_SetClassConfig>
 800a264:	4603      	mov	r3, r0
 800a266:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a268:	7bfb      	ldrb	r3, [r7, #15]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d00f      	beq.n	800a28e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a26e:	6839      	ldr	r1, [r7, #0]
 800a270:	6878      	ldr	r0, [r7, #4]
 800a272:	f000 f918 	bl	800a4a6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	685b      	ldr	r3, [r3, #4]
 800a27a:	b2db      	uxtb	r3, r3
 800a27c:	4619      	mov	r1, r3
 800a27e:	6878      	ldr	r0, [r7, #4]
 800a280:	f7fe ffa9 	bl	80091d6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2202      	movs	r2, #2
 800a288:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a28c:	e014      	b.n	800a2b8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a28e:	6878      	ldr	r0, [r7, #4]
 800a290:	f000 f9d4 	bl	800a63c <USBD_CtlSendStatus>
      break;
 800a294:	e010      	b.n	800a2b8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a296:	6878      	ldr	r0, [r7, #4]
 800a298:	f000 f9d0 	bl	800a63c <USBD_CtlSendStatus>
      break;
 800a29c:	e00c      	b.n	800a2b8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a29e:	6839      	ldr	r1, [r7, #0]
 800a2a0:	6878      	ldr	r0, [r7, #4]
 800a2a2:	f000 f900 	bl	800a4a6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a2a6:	4b07      	ldr	r3, [pc, #28]	; (800a2c4 <USBD_SetConfig+0x150>)
 800a2a8:	781b      	ldrb	r3, [r3, #0]
 800a2aa:	4619      	mov	r1, r3
 800a2ac:	6878      	ldr	r0, [r7, #4]
 800a2ae:	f7fe ff92 	bl	80091d6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a2b2:	2303      	movs	r3, #3
 800a2b4:	73fb      	strb	r3, [r7, #15]
      break;
 800a2b6:	bf00      	nop
  }

  return ret;
 800a2b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	3710      	adds	r7, #16
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	bd80      	pop	{r7, pc}
 800a2c2:	bf00      	nop
 800a2c4:	20000444 	.word	0x20000444

0800a2c8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b082      	sub	sp, #8
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
 800a2d0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	88db      	ldrh	r3, [r3, #6]
 800a2d6:	2b01      	cmp	r3, #1
 800a2d8:	d004      	beq.n	800a2e4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a2da:	6839      	ldr	r1, [r7, #0]
 800a2dc:	6878      	ldr	r0, [r7, #4]
 800a2de:	f000 f8e2 	bl	800a4a6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a2e2:	e023      	b.n	800a32c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a2ea:	b2db      	uxtb	r3, r3
 800a2ec:	2b02      	cmp	r3, #2
 800a2ee:	dc02      	bgt.n	800a2f6 <USBD_GetConfig+0x2e>
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	dc03      	bgt.n	800a2fc <USBD_GetConfig+0x34>
 800a2f4:	e015      	b.n	800a322 <USBD_GetConfig+0x5a>
 800a2f6:	2b03      	cmp	r3, #3
 800a2f8:	d00b      	beq.n	800a312 <USBD_GetConfig+0x4a>
 800a2fa:	e012      	b.n	800a322 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	2200      	movs	r2, #0
 800a300:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	3308      	adds	r3, #8
 800a306:	2201      	movs	r2, #1
 800a308:	4619      	mov	r1, r3
 800a30a:	6878      	ldr	r0, [r7, #4]
 800a30c:	f000 f93c 	bl	800a588 <USBD_CtlSendData>
        break;
 800a310:	e00c      	b.n	800a32c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	3304      	adds	r3, #4
 800a316:	2201      	movs	r2, #1
 800a318:	4619      	mov	r1, r3
 800a31a:	6878      	ldr	r0, [r7, #4]
 800a31c:	f000 f934 	bl	800a588 <USBD_CtlSendData>
        break;
 800a320:	e004      	b.n	800a32c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a322:	6839      	ldr	r1, [r7, #0]
 800a324:	6878      	ldr	r0, [r7, #4]
 800a326:	f000 f8be 	bl	800a4a6 <USBD_CtlError>
        break;
 800a32a:	bf00      	nop
}
 800a32c:	bf00      	nop
 800a32e:	3708      	adds	r7, #8
 800a330:	46bd      	mov	sp, r7
 800a332:	bd80      	pop	{r7, pc}

0800a334 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a334:	b580      	push	{r7, lr}
 800a336:	b082      	sub	sp, #8
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
 800a33c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a344:	b2db      	uxtb	r3, r3
 800a346:	3b01      	subs	r3, #1
 800a348:	2b02      	cmp	r3, #2
 800a34a:	d81e      	bhi.n	800a38a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a34c:	683b      	ldr	r3, [r7, #0]
 800a34e:	88db      	ldrh	r3, [r3, #6]
 800a350:	2b02      	cmp	r3, #2
 800a352:	d004      	beq.n	800a35e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a354:	6839      	ldr	r1, [r7, #0]
 800a356:	6878      	ldr	r0, [r7, #4]
 800a358:	f000 f8a5 	bl	800a4a6 <USBD_CtlError>
        break;
 800a35c:	e01a      	b.n	800a394 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	2201      	movs	r2, #1
 800a362:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d005      	beq.n	800a37a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	68db      	ldr	r3, [r3, #12]
 800a372:	f043 0202 	orr.w	r2, r3, #2
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	330c      	adds	r3, #12
 800a37e:	2202      	movs	r2, #2
 800a380:	4619      	mov	r1, r3
 800a382:	6878      	ldr	r0, [r7, #4]
 800a384:	f000 f900 	bl	800a588 <USBD_CtlSendData>
      break;
 800a388:	e004      	b.n	800a394 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a38a:	6839      	ldr	r1, [r7, #0]
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f000 f88a 	bl	800a4a6 <USBD_CtlError>
      break;
 800a392:	bf00      	nop
  }
}
 800a394:	bf00      	nop
 800a396:	3708      	adds	r7, #8
 800a398:	46bd      	mov	sp, r7
 800a39a:	bd80      	pop	{r7, pc}

0800a39c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a39c:	b580      	push	{r7, lr}
 800a39e:	b082      	sub	sp, #8
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
 800a3a4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	885b      	ldrh	r3, [r3, #2]
 800a3aa:	2b01      	cmp	r3, #1
 800a3ac:	d107      	bne.n	800a3be <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	2201      	movs	r2, #1
 800a3b2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f000 f940 	bl	800a63c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a3bc:	e013      	b.n	800a3e6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a3be:	683b      	ldr	r3, [r7, #0]
 800a3c0:	885b      	ldrh	r3, [r3, #2]
 800a3c2:	2b02      	cmp	r3, #2
 800a3c4:	d10b      	bne.n	800a3de <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	889b      	ldrh	r3, [r3, #4]
 800a3ca:	0a1b      	lsrs	r3, r3, #8
 800a3cc:	b29b      	uxth	r3, r3
 800a3ce:	b2da      	uxtb	r2, r3
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a3d6:	6878      	ldr	r0, [r7, #4]
 800a3d8:	f000 f930 	bl	800a63c <USBD_CtlSendStatus>
}
 800a3dc:	e003      	b.n	800a3e6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a3de:	6839      	ldr	r1, [r7, #0]
 800a3e0:	6878      	ldr	r0, [r7, #4]
 800a3e2:	f000 f860 	bl	800a4a6 <USBD_CtlError>
}
 800a3e6:	bf00      	nop
 800a3e8:	3708      	adds	r7, #8
 800a3ea:	46bd      	mov	sp, r7
 800a3ec:	bd80      	pop	{r7, pc}

0800a3ee <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a3ee:	b580      	push	{r7, lr}
 800a3f0:	b082      	sub	sp, #8
 800a3f2:	af00      	add	r7, sp, #0
 800a3f4:	6078      	str	r0, [r7, #4]
 800a3f6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a3fe:	b2db      	uxtb	r3, r3
 800a400:	3b01      	subs	r3, #1
 800a402:	2b02      	cmp	r3, #2
 800a404:	d80b      	bhi.n	800a41e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	885b      	ldrh	r3, [r3, #2]
 800a40a:	2b01      	cmp	r3, #1
 800a40c:	d10c      	bne.n	800a428 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	2200      	movs	r2, #0
 800a412:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a416:	6878      	ldr	r0, [r7, #4]
 800a418:	f000 f910 	bl	800a63c <USBD_CtlSendStatus>
      }
      break;
 800a41c:	e004      	b.n	800a428 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a41e:	6839      	ldr	r1, [r7, #0]
 800a420:	6878      	ldr	r0, [r7, #4]
 800a422:	f000 f840 	bl	800a4a6 <USBD_CtlError>
      break;
 800a426:	e000      	b.n	800a42a <USBD_ClrFeature+0x3c>
      break;
 800a428:	bf00      	nop
  }
}
 800a42a:	bf00      	nop
 800a42c:	3708      	adds	r7, #8
 800a42e:	46bd      	mov	sp, r7
 800a430:	bd80      	pop	{r7, pc}

0800a432 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a432:	b580      	push	{r7, lr}
 800a434:	b084      	sub	sp, #16
 800a436:	af00      	add	r7, sp, #0
 800a438:	6078      	str	r0, [r7, #4]
 800a43a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	781a      	ldrb	r2, [r3, #0]
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	3301      	adds	r3, #1
 800a44c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	781a      	ldrb	r2, [r3, #0]
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	3301      	adds	r3, #1
 800a45a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a45c:	68f8      	ldr	r0, [r7, #12]
 800a45e:	f7ff fa41 	bl	80098e4 <SWAPBYTE>
 800a462:	4603      	mov	r3, r0
 800a464:	461a      	mov	r2, r3
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	3301      	adds	r3, #1
 800a46e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	3301      	adds	r3, #1
 800a474:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a476:	68f8      	ldr	r0, [r7, #12]
 800a478:	f7ff fa34 	bl	80098e4 <SWAPBYTE>
 800a47c:	4603      	mov	r3, r0
 800a47e:	461a      	mov	r2, r3
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	3301      	adds	r3, #1
 800a488:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	3301      	adds	r3, #1
 800a48e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a490:	68f8      	ldr	r0, [r7, #12]
 800a492:	f7ff fa27 	bl	80098e4 <SWAPBYTE>
 800a496:	4603      	mov	r3, r0
 800a498:	461a      	mov	r2, r3
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	80da      	strh	r2, [r3, #6]
}
 800a49e:	bf00      	nop
 800a4a0:	3710      	adds	r7, #16
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	bd80      	pop	{r7, pc}

0800a4a6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a4a6:	b580      	push	{r7, lr}
 800a4a8:	b082      	sub	sp, #8
 800a4aa:	af00      	add	r7, sp, #0
 800a4ac:	6078      	str	r0, [r7, #4]
 800a4ae:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a4b0:	2180      	movs	r1, #128	; 0x80
 800a4b2:	6878      	ldr	r0, [r7, #4]
 800a4b4:	f000 fce0 	bl	800ae78 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a4b8:	2100      	movs	r1, #0
 800a4ba:	6878      	ldr	r0, [r7, #4]
 800a4bc:	f000 fcdc 	bl	800ae78 <USBD_LL_StallEP>
}
 800a4c0:	bf00      	nop
 800a4c2:	3708      	adds	r7, #8
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	bd80      	pop	{r7, pc}

0800a4c8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b086      	sub	sp, #24
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	60f8      	str	r0, [r7, #12]
 800a4d0:	60b9      	str	r1, [r7, #8]
 800a4d2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a4d4:	2300      	movs	r3, #0
 800a4d6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d036      	beq.n	800a54c <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a4e2:	6938      	ldr	r0, [r7, #16]
 800a4e4:	f000 f836 	bl	800a554 <USBD_GetLen>
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	3301      	adds	r3, #1
 800a4ec:	b29b      	uxth	r3, r3
 800a4ee:	005b      	lsls	r3, r3, #1
 800a4f0:	b29a      	uxth	r2, r3
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a4f6:	7dfb      	ldrb	r3, [r7, #23]
 800a4f8:	68ba      	ldr	r2, [r7, #8]
 800a4fa:	4413      	add	r3, r2
 800a4fc:	687a      	ldr	r2, [r7, #4]
 800a4fe:	7812      	ldrb	r2, [r2, #0]
 800a500:	701a      	strb	r2, [r3, #0]
  idx++;
 800a502:	7dfb      	ldrb	r3, [r7, #23]
 800a504:	3301      	adds	r3, #1
 800a506:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a508:	7dfb      	ldrb	r3, [r7, #23]
 800a50a:	68ba      	ldr	r2, [r7, #8]
 800a50c:	4413      	add	r3, r2
 800a50e:	2203      	movs	r2, #3
 800a510:	701a      	strb	r2, [r3, #0]
  idx++;
 800a512:	7dfb      	ldrb	r3, [r7, #23]
 800a514:	3301      	adds	r3, #1
 800a516:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a518:	e013      	b.n	800a542 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800a51a:	7dfb      	ldrb	r3, [r7, #23]
 800a51c:	68ba      	ldr	r2, [r7, #8]
 800a51e:	4413      	add	r3, r2
 800a520:	693a      	ldr	r2, [r7, #16]
 800a522:	7812      	ldrb	r2, [r2, #0]
 800a524:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a526:	693b      	ldr	r3, [r7, #16]
 800a528:	3301      	adds	r3, #1
 800a52a:	613b      	str	r3, [r7, #16]
    idx++;
 800a52c:	7dfb      	ldrb	r3, [r7, #23]
 800a52e:	3301      	adds	r3, #1
 800a530:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a532:	7dfb      	ldrb	r3, [r7, #23]
 800a534:	68ba      	ldr	r2, [r7, #8]
 800a536:	4413      	add	r3, r2
 800a538:	2200      	movs	r2, #0
 800a53a:	701a      	strb	r2, [r3, #0]
    idx++;
 800a53c:	7dfb      	ldrb	r3, [r7, #23]
 800a53e:	3301      	adds	r3, #1
 800a540:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a542:	693b      	ldr	r3, [r7, #16]
 800a544:	781b      	ldrb	r3, [r3, #0]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d1e7      	bne.n	800a51a <USBD_GetString+0x52>
 800a54a:	e000      	b.n	800a54e <USBD_GetString+0x86>
    return;
 800a54c:	bf00      	nop
  }
}
 800a54e:	3718      	adds	r7, #24
 800a550:	46bd      	mov	sp, r7
 800a552:	bd80      	pop	{r7, pc}

0800a554 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a554:	b480      	push	{r7}
 800a556:	b085      	sub	sp, #20
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a55c:	2300      	movs	r3, #0
 800a55e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a564:	e005      	b.n	800a572 <USBD_GetLen+0x1e>
  {
    len++;
 800a566:	7bfb      	ldrb	r3, [r7, #15]
 800a568:	3301      	adds	r3, #1
 800a56a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	3301      	adds	r3, #1
 800a570:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a572:	68bb      	ldr	r3, [r7, #8]
 800a574:	781b      	ldrb	r3, [r3, #0]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d1f5      	bne.n	800a566 <USBD_GetLen+0x12>
  }

  return len;
 800a57a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a57c:	4618      	mov	r0, r3
 800a57e:	3714      	adds	r7, #20
 800a580:	46bd      	mov	sp, r7
 800a582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a586:	4770      	bx	lr

0800a588 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b084      	sub	sp, #16
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	60f8      	str	r0, [r7, #12]
 800a590:	60b9      	str	r1, [r7, #8]
 800a592:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	2202      	movs	r2, #2
 800a598:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	687a      	ldr	r2, [r7, #4]
 800a5a0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	687a      	ldr	r2, [r7, #4]
 800a5a6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	68ba      	ldr	r2, [r7, #8]
 800a5ac:	2100      	movs	r1, #0
 800a5ae:	68f8      	ldr	r0, [r7, #12]
 800a5b0:	f000 fceb 	bl	800af8a <USBD_LL_Transmit>

  return USBD_OK;
 800a5b4:	2300      	movs	r3, #0
}
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	3710      	adds	r7, #16
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	bd80      	pop	{r7, pc}

0800a5be <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a5be:	b580      	push	{r7, lr}
 800a5c0:	b084      	sub	sp, #16
 800a5c2:	af00      	add	r7, sp, #0
 800a5c4:	60f8      	str	r0, [r7, #12]
 800a5c6:	60b9      	str	r1, [r7, #8]
 800a5c8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	68ba      	ldr	r2, [r7, #8]
 800a5ce:	2100      	movs	r1, #0
 800a5d0:	68f8      	ldr	r0, [r7, #12]
 800a5d2:	f000 fcda 	bl	800af8a <USBD_LL_Transmit>

  return USBD_OK;
 800a5d6:	2300      	movs	r3, #0
}
 800a5d8:	4618      	mov	r0, r3
 800a5da:	3710      	adds	r7, #16
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	bd80      	pop	{r7, pc}

0800a5e0 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	b084      	sub	sp, #16
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	60f8      	str	r0, [r7, #12]
 800a5e8:	60b9      	str	r1, [r7, #8]
 800a5ea:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	2203      	movs	r2, #3
 800a5f0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	687a      	ldr	r2, [r7, #4]
 800a5f8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	687a      	ldr	r2, [r7, #4]
 800a600:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	68ba      	ldr	r2, [r7, #8]
 800a608:	2100      	movs	r1, #0
 800a60a:	68f8      	ldr	r0, [r7, #12]
 800a60c:	f000 fcde 	bl	800afcc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a610:	2300      	movs	r3, #0
}
 800a612:	4618      	mov	r0, r3
 800a614:	3710      	adds	r7, #16
 800a616:	46bd      	mov	sp, r7
 800a618:	bd80      	pop	{r7, pc}

0800a61a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a61a:	b580      	push	{r7, lr}
 800a61c:	b084      	sub	sp, #16
 800a61e:	af00      	add	r7, sp, #0
 800a620:	60f8      	str	r0, [r7, #12]
 800a622:	60b9      	str	r1, [r7, #8]
 800a624:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	68ba      	ldr	r2, [r7, #8]
 800a62a:	2100      	movs	r1, #0
 800a62c:	68f8      	ldr	r0, [r7, #12]
 800a62e:	f000 fccd 	bl	800afcc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a632:	2300      	movs	r3, #0
}
 800a634:	4618      	mov	r0, r3
 800a636:	3710      	adds	r7, #16
 800a638:	46bd      	mov	sp, r7
 800a63a:	bd80      	pop	{r7, pc}

0800a63c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b082      	sub	sp, #8
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2204      	movs	r2, #4
 800a648:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a64c:	2300      	movs	r3, #0
 800a64e:	2200      	movs	r2, #0
 800a650:	2100      	movs	r1, #0
 800a652:	6878      	ldr	r0, [r7, #4]
 800a654:	f000 fc99 	bl	800af8a <USBD_LL_Transmit>

  return USBD_OK;
 800a658:	2300      	movs	r3, #0
}
 800a65a:	4618      	mov	r0, r3
 800a65c:	3708      	adds	r7, #8
 800a65e:	46bd      	mov	sp, r7
 800a660:	bd80      	pop	{r7, pc}

0800a662 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a662:	b580      	push	{r7, lr}
 800a664:	b082      	sub	sp, #8
 800a666:	af00      	add	r7, sp, #0
 800a668:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	2205      	movs	r2, #5
 800a66e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a672:	2300      	movs	r3, #0
 800a674:	2200      	movs	r2, #0
 800a676:	2100      	movs	r1, #0
 800a678:	6878      	ldr	r0, [r7, #4]
 800a67a:	f000 fca7 	bl	800afcc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a67e:	2300      	movs	r3, #0
}
 800a680:	4618      	mov	r0, r3
 800a682:	3708      	adds	r7, #8
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}

0800a688 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a68c:	2200      	movs	r2, #0
 800a68e:	4912      	ldr	r1, [pc, #72]	; (800a6d8 <MX_USB_DEVICE_Init+0x50>)
 800a690:	4812      	ldr	r0, [pc, #72]	; (800a6dc <MX_USB_DEVICE_Init+0x54>)
 800a692:	f7fe fd07 	bl	80090a4 <USBD_Init>
 800a696:	4603      	mov	r3, r0
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d001      	beq.n	800a6a0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a69c:	f7f7 fd22 	bl	80020e4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a6a0:	490f      	ldr	r1, [pc, #60]	; (800a6e0 <MX_USB_DEVICE_Init+0x58>)
 800a6a2:	480e      	ldr	r0, [pc, #56]	; (800a6dc <MX_USB_DEVICE_Init+0x54>)
 800a6a4:	f7fe fd2e 	bl	8009104 <USBD_RegisterClass>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d001      	beq.n	800a6b2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a6ae:	f7f7 fd19 	bl	80020e4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a6b2:	490c      	ldr	r1, [pc, #48]	; (800a6e4 <MX_USB_DEVICE_Init+0x5c>)
 800a6b4:	4809      	ldr	r0, [pc, #36]	; (800a6dc <MX_USB_DEVICE_Init+0x54>)
 800a6b6:	f7fe fc1f 	bl	8008ef8 <USBD_CDC_RegisterInterface>
 800a6ba:	4603      	mov	r3, r0
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d001      	beq.n	800a6c4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a6c0:	f7f7 fd10 	bl	80020e4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a6c4:	4805      	ldr	r0, [pc, #20]	; (800a6dc <MX_USB_DEVICE_Init+0x54>)
 800a6c6:	f7fe fd53 	bl	8009170 <USBD_Start>
 800a6ca:	4603      	mov	r3, r0
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d001      	beq.n	800a6d4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a6d0:	f7f7 fd08 	bl	80020e4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a6d4:	bf00      	nop
 800a6d6:	bd80      	pop	{r7, pc}
 800a6d8:	200000ac 	.word	0x200000ac
 800a6dc:	20000448 	.word	0x20000448
 800a6e0:	20000018 	.word	0x20000018
 800a6e4:	20000098 	.word	0x20000098

0800a6e8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	4905      	ldr	r1, [pc, #20]	; (800a704 <CDC_Init_FS+0x1c>)
 800a6f0:	4805      	ldr	r0, [pc, #20]	; (800a708 <CDC_Init_FS+0x20>)
 800a6f2:	f7fe fc1b 	bl	8008f2c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a6f6:	4905      	ldr	r1, [pc, #20]	; (800a70c <CDC_Init_FS+0x24>)
 800a6f8:	4803      	ldr	r0, [pc, #12]	; (800a708 <CDC_Init_FS+0x20>)
 800a6fa:	f7fe fc39 	bl	8008f70 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a6fe:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a700:	4618      	mov	r0, r3
 800a702:	bd80      	pop	{r7, pc}
 800a704:	20000f24 	.word	0x20000f24
 800a708:	20000448 	.word	0x20000448
 800a70c:	20000724 	.word	0x20000724

0800a710 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a710:	b480      	push	{r7}
 800a712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a714:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a716:	4618      	mov	r0, r3
 800a718:	46bd      	mov	sp, r7
 800a71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71e:	4770      	bx	lr

0800a720 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a720:	b480      	push	{r7}
 800a722:	b083      	sub	sp, #12
 800a724:	af00      	add	r7, sp, #0
 800a726:	4603      	mov	r3, r0
 800a728:	6039      	str	r1, [r7, #0]
 800a72a:	71fb      	strb	r3, [r7, #7]
 800a72c:	4613      	mov	r3, r2
 800a72e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a730:	79fb      	ldrb	r3, [r7, #7]
 800a732:	2b23      	cmp	r3, #35	; 0x23
 800a734:	d84a      	bhi.n	800a7cc <CDC_Control_FS+0xac>
 800a736:	a201      	add	r2, pc, #4	; (adr r2, 800a73c <CDC_Control_FS+0x1c>)
 800a738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a73c:	0800a7cd 	.word	0x0800a7cd
 800a740:	0800a7cd 	.word	0x0800a7cd
 800a744:	0800a7cd 	.word	0x0800a7cd
 800a748:	0800a7cd 	.word	0x0800a7cd
 800a74c:	0800a7cd 	.word	0x0800a7cd
 800a750:	0800a7cd 	.word	0x0800a7cd
 800a754:	0800a7cd 	.word	0x0800a7cd
 800a758:	0800a7cd 	.word	0x0800a7cd
 800a75c:	0800a7cd 	.word	0x0800a7cd
 800a760:	0800a7cd 	.word	0x0800a7cd
 800a764:	0800a7cd 	.word	0x0800a7cd
 800a768:	0800a7cd 	.word	0x0800a7cd
 800a76c:	0800a7cd 	.word	0x0800a7cd
 800a770:	0800a7cd 	.word	0x0800a7cd
 800a774:	0800a7cd 	.word	0x0800a7cd
 800a778:	0800a7cd 	.word	0x0800a7cd
 800a77c:	0800a7cd 	.word	0x0800a7cd
 800a780:	0800a7cd 	.word	0x0800a7cd
 800a784:	0800a7cd 	.word	0x0800a7cd
 800a788:	0800a7cd 	.word	0x0800a7cd
 800a78c:	0800a7cd 	.word	0x0800a7cd
 800a790:	0800a7cd 	.word	0x0800a7cd
 800a794:	0800a7cd 	.word	0x0800a7cd
 800a798:	0800a7cd 	.word	0x0800a7cd
 800a79c:	0800a7cd 	.word	0x0800a7cd
 800a7a0:	0800a7cd 	.word	0x0800a7cd
 800a7a4:	0800a7cd 	.word	0x0800a7cd
 800a7a8:	0800a7cd 	.word	0x0800a7cd
 800a7ac:	0800a7cd 	.word	0x0800a7cd
 800a7b0:	0800a7cd 	.word	0x0800a7cd
 800a7b4:	0800a7cd 	.word	0x0800a7cd
 800a7b8:	0800a7cd 	.word	0x0800a7cd
 800a7bc:	0800a7cd 	.word	0x0800a7cd
 800a7c0:	0800a7cd 	.word	0x0800a7cd
 800a7c4:	0800a7cd 	.word	0x0800a7cd
 800a7c8:	0800a7cd 	.word	0x0800a7cd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a7cc:	bf00      	nop
  }

  return (USBD_OK);
 800a7ce:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a7d0:	4618      	mov	r0, r3
 800a7d2:	370c      	adds	r7, #12
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7da:	4770      	bx	lr

0800a7dc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b082      	sub	sp, #8
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	6078      	str	r0, [r7, #4]
 800a7e4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a7e6:	6879      	ldr	r1, [r7, #4]
 800a7e8:	4805      	ldr	r0, [pc, #20]	; (800a800 <CDC_Receive_FS+0x24>)
 800a7ea:	f7fe fbc1 	bl	8008f70 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a7ee:	4804      	ldr	r0, [pc, #16]	; (800a800 <CDC_Receive_FS+0x24>)
 800a7f0:	f7fe fc22 	bl	8009038 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a7f4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	3708      	adds	r7, #8
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	bd80      	pop	{r7, pc}
 800a7fe:	bf00      	nop
 800a800:	20000448 	.word	0x20000448

0800a804 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a804:	b580      	push	{r7, lr}
 800a806:	b084      	sub	sp, #16
 800a808:	af00      	add	r7, sp, #0
 800a80a:	6078      	str	r0, [r7, #4]
 800a80c:	460b      	mov	r3, r1
 800a80e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a810:	2300      	movs	r3, #0
 800a812:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a814:	4b0d      	ldr	r3, [pc, #52]	; (800a84c <CDC_Transmit_FS+0x48>)
 800a816:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a81a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a81c:	68bb      	ldr	r3, [r7, #8]
 800a81e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a822:	2b00      	cmp	r3, #0
 800a824:	d001      	beq.n	800a82a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a826:	2301      	movs	r3, #1
 800a828:	e00b      	b.n	800a842 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a82a:	887b      	ldrh	r3, [r7, #2]
 800a82c:	461a      	mov	r2, r3
 800a82e:	6879      	ldr	r1, [r7, #4]
 800a830:	4806      	ldr	r0, [pc, #24]	; (800a84c <CDC_Transmit_FS+0x48>)
 800a832:	f7fe fb7b 	bl	8008f2c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a836:	4805      	ldr	r0, [pc, #20]	; (800a84c <CDC_Transmit_FS+0x48>)
 800a838:	f7fe fbb8 	bl	8008fac <USBD_CDC_TransmitPacket>
 800a83c:	4603      	mov	r3, r0
 800a83e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a840:	7bfb      	ldrb	r3, [r7, #15]
}
 800a842:	4618      	mov	r0, r3
 800a844:	3710      	adds	r7, #16
 800a846:	46bd      	mov	sp, r7
 800a848:	bd80      	pop	{r7, pc}
 800a84a:	bf00      	nop
 800a84c:	20000448 	.word	0x20000448

0800a850 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a850:	b480      	push	{r7}
 800a852:	b087      	sub	sp, #28
 800a854:	af00      	add	r7, sp, #0
 800a856:	60f8      	str	r0, [r7, #12]
 800a858:	60b9      	str	r1, [r7, #8]
 800a85a:	4613      	mov	r3, r2
 800a85c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a85e:	2300      	movs	r3, #0
 800a860:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a862:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a866:	4618      	mov	r0, r3
 800a868:	371c      	adds	r7, #28
 800a86a:	46bd      	mov	sp, r7
 800a86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a870:	4770      	bx	lr
	...

0800a874 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a874:	b480      	push	{r7}
 800a876:	b083      	sub	sp, #12
 800a878:	af00      	add	r7, sp, #0
 800a87a:	4603      	mov	r3, r0
 800a87c:	6039      	str	r1, [r7, #0]
 800a87e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	2212      	movs	r2, #18
 800a884:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a886:	4b03      	ldr	r3, [pc, #12]	; (800a894 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a888:	4618      	mov	r0, r3
 800a88a:	370c      	adds	r7, #12
 800a88c:	46bd      	mov	sp, r7
 800a88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a892:	4770      	bx	lr
 800a894:	200000c8 	.word	0x200000c8

0800a898 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a898:	b480      	push	{r7}
 800a89a:	b083      	sub	sp, #12
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	4603      	mov	r3, r0
 800a8a0:	6039      	str	r1, [r7, #0]
 800a8a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a8a4:	683b      	ldr	r3, [r7, #0]
 800a8a6:	2204      	movs	r2, #4
 800a8a8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a8aa:	4b03      	ldr	r3, [pc, #12]	; (800a8b8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	370c      	adds	r7, #12
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b6:	4770      	bx	lr
 800a8b8:	200000dc 	.word	0x200000dc

0800a8bc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a8bc:	b580      	push	{r7, lr}
 800a8be:	b082      	sub	sp, #8
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	4603      	mov	r3, r0
 800a8c4:	6039      	str	r1, [r7, #0]
 800a8c6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a8c8:	79fb      	ldrb	r3, [r7, #7]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d105      	bne.n	800a8da <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a8ce:	683a      	ldr	r2, [r7, #0]
 800a8d0:	4907      	ldr	r1, [pc, #28]	; (800a8f0 <USBD_FS_ProductStrDescriptor+0x34>)
 800a8d2:	4808      	ldr	r0, [pc, #32]	; (800a8f4 <USBD_FS_ProductStrDescriptor+0x38>)
 800a8d4:	f7ff fdf8 	bl	800a4c8 <USBD_GetString>
 800a8d8:	e004      	b.n	800a8e4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a8da:	683a      	ldr	r2, [r7, #0]
 800a8dc:	4904      	ldr	r1, [pc, #16]	; (800a8f0 <USBD_FS_ProductStrDescriptor+0x34>)
 800a8de:	4805      	ldr	r0, [pc, #20]	; (800a8f4 <USBD_FS_ProductStrDescriptor+0x38>)
 800a8e0:	f7ff fdf2 	bl	800a4c8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a8e4:	4b02      	ldr	r3, [pc, #8]	; (800a8f0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a8e6:	4618      	mov	r0, r3
 800a8e8:	3708      	adds	r7, #8
 800a8ea:	46bd      	mov	sp, r7
 800a8ec:	bd80      	pop	{r7, pc}
 800a8ee:	bf00      	nop
 800a8f0:	20001724 	.word	0x20001724
 800a8f4:	0800fafc 	.word	0x0800fafc

0800a8f8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b082      	sub	sp, #8
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	4603      	mov	r3, r0
 800a900:	6039      	str	r1, [r7, #0]
 800a902:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a904:	683a      	ldr	r2, [r7, #0]
 800a906:	4904      	ldr	r1, [pc, #16]	; (800a918 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a908:	4804      	ldr	r0, [pc, #16]	; (800a91c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a90a:	f7ff fddd 	bl	800a4c8 <USBD_GetString>
  return USBD_StrDesc;
 800a90e:	4b02      	ldr	r3, [pc, #8]	; (800a918 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a910:	4618      	mov	r0, r3
 800a912:	3708      	adds	r7, #8
 800a914:	46bd      	mov	sp, r7
 800a916:	bd80      	pop	{r7, pc}
 800a918:	20001724 	.word	0x20001724
 800a91c:	0800fb14 	.word	0x0800fb14

0800a920 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b082      	sub	sp, #8
 800a924:	af00      	add	r7, sp, #0
 800a926:	4603      	mov	r3, r0
 800a928:	6039      	str	r1, [r7, #0]
 800a92a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	221a      	movs	r2, #26
 800a930:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a932:	f000 f843 	bl	800a9bc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a936:	4b02      	ldr	r3, [pc, #8]	; (800a940 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a938:	4618      	mov	r0, r3
 800a93a:	3708      	adds	r7, #8
 800a93c:	46bd      	mov	sp, r7
 800a93e:	bd80      	pop	{r7, pc}
 800a940:	200000e0 	.word	0x200000e0

0800a944 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a944:	b580      	push	{r7, lr}
 800a946:	b082      	sub	sp, #8
 800a948:	af00      	add	r7, sp, #0
 800a94a:	4603      	mov	r3, r0
 800a94c:	6039      	str	r1, [r7, #0]
 800a94e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a950:	79fb      	ldrb	r3, [r7, #7]
 800a952:	2b00      	cmp	r3, #0
 800a954:	d105      	bne.n	800a962 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a956:	683a      	ldr	r2, [r7, #0]
 800a958:	4907      	ldr	r1, [pc, #28]	; (800a978 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a95a:	4808      	ldr	r0, [pc, #32]	; (800a97c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a95c:	f7ff fdb4 	bl	800a4c8 <USBD_GetString>
 800a960:	e004      	b.n	800a96c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a962:	683a      	ldr	r2, [r7, #0]
 800a964:	4904      	ldr	r1, [pc, #16]	; (800a978 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a966:	4805      	ldr	r0, [pc, #20]	; (800a97c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a968:	f7ff fdae 	bl	800a4c8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a96c:	4b02      	ldr	r3, [pc, #8]	; (800a978 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a96e:	4618      	mov	r0, r3
 800a970:	3708      	adds	r7, #8
 800a972:	46bd      	mov	sp, r7
 800a974:	bd80      	pop	{r7, pc}
 800a976:	bf00      	nop
 800a978:	20001724 	.word	0x20001724
 800a97c:	0800fb28 	.word	0x0800fb28

0800a980 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a980:	b580      	push	{r7, lr}
 800a982:	b082      	sub	sp, #8
 800a984:	af00      	add	r7, sp, #0
 800a986:	4603      	mov	r3, r0
 800a988:	6039      	str	r1, [r7, #0]
 800a98a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a98c:	79fb      	ldrb	r3, [r7, #7]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d105      	bne.n	800a99e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a992:	683a      	ldr	r2, [r7, #0]
 800a994:	4907      	ldr	r1, [pc, #28]	; (800a9b4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a996:	4808      	ldr	r0, [pc, #32]	; (800a9b8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a998:	f7ff fd96 	bl	800a4c8 <USBD_GetString>
 800a99c:	e004      	b.n	800a9a8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a99e:	683a      	ldr	r2, [r7, #0]
 800a9a0:	4904      	ldr	r1, [pc, #16]	; (800a9b4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a9a2:	4805      	ldr	r0, [pc, #20]	; (800a9b8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a9a4:	f7ff fd90 	bl	800a4c8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a9a8:	4b02      	ldr	r3, [pc, #8]	; (800a9b4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	3708      	adds	r7, #8
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bd80      	pop	{r7, pc}
 800a9b2:	bf00      	nop
 800a9b4:	20001724 	.word	0x20001724
 800a9b8:	0800fb34 	.word	0x0800fb34

0800a9bc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b084      	sub	sp, #16
 800a9c0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a9c2:	4b0f      	ldr	r3, [pc, #60]	; (800aa00 <Get_SerialNum+0x44>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a9c8:	4b0e      	ldr	r3, [pc, #56]	; (800aa04 <Get_SerialNum+0x48>)
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a9ce:	4b0e      	ldr	r3, [pc, #56]	; (800aa08 <Get_SerialNum+0x4c>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a9d4:	68fa      	ldr	r2, [r7, #12]
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	4413      	add	r3, r2
 800a9da:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d009      	beq.n	800a9f6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a9e2:	2208      	movs	r2, #8
 800a9e4:	4909      	ldr	r1, [pc, #36]	; (800aa0c <Get_SerialNum+0x50>)
 800a9e6:	68f8      	ldr	r0, [r7, #12]
 800a9e8:	f000 f814 	bl	800aa14 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a9ec:	2204      	movs	r2, #4
 800a9ee:	4908      	ldr	r1, [pc, #32]	; (800aa10 <Get_SerialNum+0x54>)
 800a9f0:	68b8      	ldr	r0, [r7, #8]
 800a9f2:	f000 f80f 	bl	800aa14 <IntToUnicode>
  }
}
 800a9f6:	bf00      	nop
 800a9f8:	3710      	adds	r7, #16
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	bd80      	pop	{r7, pc}
 800a9fe:	bf00      	nop
 800aa00:	1fff7a10 	.word	0x1fff7a10
 800aa04:	1fff7a14 	.word	0x1fff7a14
 800aa08:	1fff7a18 	.word	0x1fff7a18
 800aa0c:	200000e2 	.word	0x200000e2
 800aa10:	200000f2 	.word	0x200000f2

0800aa14 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800aa14:	b480      	push	{r7}
 800aa16:	b087      	sub	sp, #28
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	60f8      	str	r0, [r7, #12]
 800aa1c:	60b9      	str	r1, [r7, #8]
 800aa1e:	4613      	mov	r3, r2
 800aa20:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800aa22:	2300      	movs	r3, #0
 800aa24:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800aa26:	2300      	movs	r3, #0
 800aa28:	75fb      	strb	r3, [r7, #23]
 800aa2a:	e027      	b.n	800aa7c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	0f1b      	lsrs	r3, r3, #28
 800aa30:	2b09      	cmp	r3, #9
 800aa32:	d80b      	bhi.n	800aa4c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	0f1b      	lsrs	r3, r3, #28
 800aa38:	b2da      	uxtb	r2, r3
 800aa3a:	7dfb      	ldrb	r3, [r7, #23]
 800aa3c:	005b      	lsls	r3, r3, #1
 800aa3e:	4619      	mov	r1, r3
 800aa40:	68bb      	ldr	r3, [r7, #8]
 800aa42:	440b      	add	r3, r1
 800aa44:	3230      	adds	r2, #48	; 0x30
 800aa46:	b2d2      	uxtb	r2, r2
 800aa48:	701a      	strb	r2, [r3, #0]
 800aa4a:	e00a      	b.n	800aa62 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	0f1b      	lsrs	r3, r3, #28
 800aa50:	b2da      	uxtb	r2, r3
 800aa52:	7dfb      	ldrb	r3, [r7, #23]
 800aa54:	005b      	lsls	r3, r3, #1
 800aa56:	4619      	mov	r1, r3
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	440b      	add	r3, r1
 800aa5c:	3237      	adds	r2, #55	; 0x37
 800aa5e:	b2d2      	uxtb	r2, r2
 800aa60:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	011b      	lsls	r3, r3, #4
 800aa66:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800aa68:	7dfb      	ldrb	r3, [r7, #23]
 800aa6a:	005b      	lsls	r3, r3, #1
 800aa6c:	3301      	adds	r3, #1
 800aa6e:	68ba      	ldr	r2, [r7, #8]
 800aa70:	4413      	add	r3, r2
 800aa72:	2200      	movs	r2, #0
 800aa74:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800aa76:	7dfb      	ldrb	r3, [r7, #23]
 800aa78:	3301      	adds	r3, #1
 800aa7a:	75fb      	strb	r3, [r7, #23]
 800aa7c:	7dfa      	ldrb	r2, [r7, #23]
 800aa7e:	79fb      	ldrb	r3, [r7, #7]
 800aa80:	429a      	cmp	r2, r3
 800aa82:	d3d3      	bcc.n	800aa2c <IntToUnicode+0x18>
  }
}
 800aa84:	bf00      	nop
 800aa86:	bf00      	nop
 800aa88:	371c      	adds	r7, #28
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa90:	4770      	bx	lr
	...

0800aa94 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b08a      	sub	sp, #40	; 0x28
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aa9c:	f107 0314 	add.w	r3, r7, #20
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	601a      	str	r2, [r3, #0]
 800aaa4:	605a      	str	r2, [r3, #4]
 800aaa6:	609a      	str	r2, [r3, #8]
 800aaa8:	60da      	str	r2, [r3, #12]
 800aaaa:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800aab4:	d13a      	bne.n	800ab2c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800aab6:	2300      	movs	r3, #0
 800aab8:	613b      	str	r3, [r7, #16]
 800aaba:	4b1e      	ldr	r3, [pc, #120]	; (800ab34 <HAL_PCD_MspInit+0xa0>)
 800aabc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aabe:	4a1d      	ldr	r2, [pc, #116]	; (800ab34 <HAL_PCD_MspInit+0xa0>)
 800aac0:	f043 0301 	orr.w	r3, r3, #1
 800aac4:	6313      	str	r3, [r2, #48]	; 0x30
 800aac6:	4b1b      	ldr	r3, [pc, #108]	; (800ab34 <HAL_PCD_MspInit+0xa0>)
 800aac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aaca:	f003 0301 	and.w	r3, r3, #1
 800aace:	613b      	str	r3, [r7, #16]
 800aad0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800aad2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800aad6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aad8:	2302      	movs	r3, #2
 800aada:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aadc:	2300      	movs	r3, #0
 800aade:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aae0:	2303      	movs	r3, #3
 800aae2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800aae4:	230a      	movs	r3, #10
 800aae6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aae8:	f107 0314 	add.w	r3, r7, #20
 800aaec:	4619      	mov	r1, r3
 800aaee:	4812      	ldr	r0, [pc, #72]	; (800ab38 <HAL_PCD_MspInit+0xa4>)
 800aaf0:	f7f8 fe5e 	bl	80037b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800aaf4:	4b0f      	ldr	r3, [pc, #60]	; (800ab34 <HAL_PCD_MspInit+0xa0>)
 800aaf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aaf8:	4a0e      	ldr	r2, [pc, #56]	; (800ab34 <HAL_PCD_MspInit+0xa0>)
 800aafa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aafe:	6353      	str	r3, [r2, #52]	; 0x34
 800ab00:	2300      	movs	r3, #0
 800ab02:	60fb      	str	r3, [r7, #12]
 800ab04:	4b0b      	ldr	r3, [pc, #44]	; (800ab34 <HAL_PCD_MspInit+0xa0>)
 800ab06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab08:	4a0a      	ldr	r2, [pc, #40]	; (800ab34 <HAL_PCD_MspInit+0xa0>)
 800ab0a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ab0e:	6453      	str	r3, [r2, #68]	; 0x44
 800ab10:	4b08      	ldr	r3, [pc, #32]	; (800ab34 <HAL_PCD_MspInit+0xa0>)
 800ab12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ab18:	60fb      	str	r3, [r7, #12]
 800ab1a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	2100      	movs	r1, #0
 800ab20:	2043      	movs	r0, #67	; 0x43
 800ab22:	f7f8 fc76 	bl	8003412 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ab26:	2043      	movs	r0, #67	; 0x43
 800ab28:	f7f8 fc8f 	bl	800344a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ab2c:	bf00      	nop
 800ab2e:	3728      	adds	r7, #40	; 0x28
 800ab30:	46bd      	mov	sp, r7
 800ab32:	bd80      	pop	{r7, pc}
 800ab34:	40023800 	.word	0x40023800
 800ab38:	40020000 	.word	0x40020000

0800ab3c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b082      	sub	sp, #8
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800ab50:	4619      	mov	r1, r3
 800ab52:	4610      	mov	r0, r2
 800ab54:	f7fe fb59 	bl	800920a <USBD_LL_SetupStage>
}
 800ab58:	bf00      	nop
 800ab5a:	3708      	adds	r7, #8
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	bd80      	pop	{r7, pc}

0800ab60 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab60:	b580      	push	{r7, lr}
 800ab62:	b082      	sub	sp, #8
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
 800ab68:	460b      	mov	r3, r1
 800ab6a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800ab72:	78fa      	ldrb	r2, [r7, #3]
 800ab74:	6879      	ldr	r1, [r7, #4]
 800ab76:	4613      	mov	r3, r2
 800ab78:	00db      	lsls	r3, r3, #3
 800ab7a:	4413      	add	r3, r2
 800ab7c:	009b      	lsls	r3, r3, #2
 800ab7e:	440b      	add	r3, r1
 800ab80:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800ab84:	681a      	ldr	r2, [r3, #0]
 800ab86:	78fb      	ldrb	r3, [r7, #3]
 800ab88:	4619      	mov	r1, r3
 800ab8a:	f7fe fb93 	bl	80092b4 <USBD_LL_DataOutStage>
}
 800ab8e:	bf00      	nop
 800ab90:	3708      	adds	r7, #8
 800ab92:	46bd      	mov	sp, r7
 800ab94:	bd80      	pop	{r7, pc}

0800ab96 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab96:	b580      	push	{r7, lr}
 800ab98:	b082      	sub	sp, #8
 800ab9a:	af00      	add	r7, sp, #0
 800ab9c:	6078      	str	r0, [r7, #4]
 800ab9e:	460b      	mov	r3, r1
 800aba0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800aba8:	78fa      	ldrb	r2, [r7, #3]
 800abaa:	6879      	ldr	r1, [r7, #4]
 800abac:	4613      	mov	r3, r2
 800abae:	00db      	lsls	r3, r3, #3
 800abb0:	4413      	add	r3, r2
 800abb2:	009b      	lsls	r3, r3, #2
 800abb4:	440b      	add	r3, r1
 800abb6:	334c      	adds	r3, #76	; 0x4c
 800abb8:	681a      	ldr	r2, [r3, #0]
 800abba:	78fb      	ldrb	r3, [r7, #3]
 800abbc:	4619      	mov	r1, r3
 800abbe:	f7fe fc2c 	bl	800941a <USBD_LL_DataInStage>
}
 800abc2:	bf00      	nop
 800abc4:	3708      	adds	r7, #8
 800abc6:	46bd      	mov	sp, r7
 800abc8:	bd80      	pop	{r7, pc}

0800abca <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800abca:	b580      	push	{r7, lr}
 800abcc:	b082      	sub	sp, #8
 800abce:	af00      	add	r7, sp, #0
 800abd0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800abd8:	4618      	mov	r0, r3
 800abda:	f7fe fd60 	bl	800969e <USBD_LL_SOF>
}
 800abde:	bf00      	nop
 800abe0:	3708      	adds	r7, #8
 800abe2:	46bd      	mov	sp, r7
 800abe4:	bd80      	pop	{r7, pc}

0800abe6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800abe6:	b580      	push	{r7, lr}
 800abe8:	b084      	sub	sp, #16
 800abea:	af00      	add	r7, sp, #0
 800abec:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800abee:	2301      	movs	r3, #1
 800abf0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	68db      	ldr	r3, [r3, #12]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d102      	bne.n	800ac00 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800abfa:	2300      	movs	r3, #0
 800abfc:	73fb      	strb	r3, [r7, #15]
 800abfe:	e008      	b.n	800ac12 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	68db      	ldr	r3, [r3, #12]
 800ac04:	2b02      	cmp	r3, #2
 800ac06:	d102      	bne.n	800ac0e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ac08:	2301      	movs	r3, #1
 800ac0a:	73fb      	strb	r3, [r7, #15]
 800ac0c:	e001      	b.n	800ac12 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ac0e:	f7f7 fa69 	bl	80020e4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ac18:	7bfa      	ldrb	r2, [r7, #15]
 800ac1a:	4611      	mov	r1, r2
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	f7fe fd00 	bl	8009622 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ac28:	4618      	mov	r0, r3
 800ac2a:	f7fe fca8 	bl	800957e <USBD_LL_Reset>
}
 800ac2e:	bf00      	nop
 800ac30:	3710      	adds	r7, #16
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bd80      	pop	{r7, pc}
	...

0800ac38 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b082      	sub	sp, #8
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ac46:	4618      	mov	r0, r3
 800ac48:	f7fe fcfb 	bl	8009642 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	687a      	ldr	r2, [r7, #4]
 800ac58:	6812      	ldr	r2, [r2, #0]
 800ac5a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ac5e:	f043 0301 	orr.w	r3, r3, #1
 800ac62:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	6a1b      	ldr	r3, [r3, #32]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d005      	beq.n	800ac78 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ac6c:	4b04      	ldr	r3, [pc, #16]	; (800ac80 <HAL_PCD_SuspendCallback+0x48>)
 800ac6e:	691b      	ldr	r3, [r3, #16]
 800ac70:	4a03      	ldr	r2, [pc, #12]	; (800ac80 <HAL_PCD_SuspendCallback+0x48>)
 800ac72:	f043 0306 	orr.w	r3, r3, #6
 800ac76:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ac78:	bf00      	nop
 800ac7a:	3708      	adds	r7, #8
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	bd80      	pop	{r7, pc}
 800ac80:	e000ed00 	.word	0xe000ed00

0800ac84 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac84:	b580      	push	{r7, lr}
 800ac86:	b082      	sub	sp, #8
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ac92:	4618      	mov	r0, r3
 800ac94:	f7fe fceb 	bl	800966e <USBD_LL_Resume>
}
 800ac98:	bf00      	nop
 800ac9a:	3708      	adds	r7, #8
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	bd80      	pop	{r7, pc}

0800aca0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b082      	sub	sp, #8
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	6078      	str	r0, [r7, #4]
 800aca8:	460b      	mov	r3, r1
 800acaa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800acb2:	78fa      	ldrb	r2, [r7, #3]
 800acb4:	4611      	mov	r1, r2
 800acb6:	4618      	mov	r0, r3
 800acb8:	f7fe fd43 	bl	8009742 <USBD_LL_IsoOUTIncomplete>
}
 800acbc:	bf00      	nop
 800acbe:	3708      	adds	r7, #8
 800acc0:	46bd      	mov	sp, r7
 800acc2:	bd80      	pop	{r7, pc}

0800acc4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800acc4:	b580      	push	{r7, lr}
 800acc6:	b082      	sub	sp, #8
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
 800accc:	460b      	mov	r3, r1
 800acce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800acd6:	78fa      	ldrb	r2, [r7, #3]
 800acd8:	4611      	mov	r1, r2
 800acda:	4618      	mov	r0, r3
 800acdc:	f7fe fcff 	bl	80096de <USBD_LL_IsoINIncomplete>
}
 800ace0:	bf00      	nop
 800ace2:	3708      	adds	r7, #8
 800ace4:	46bd      	mov	sp, r7
 800ace6:	bd80      	pop	{r7, pc}

0800ace8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ace8:	b580      	push	{r7, lr}
 800acea:	b082      	sub	sp, #8
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800acf6:	4618      	mov	r0, r3
 800acf8:	f7fe fd55 	bl	80097a6 <USBD_LL_DevConnected>
}
 800acfc:	bf00      	nop
 800acfe:	3708      	adds	r7, #8
 800ad00:	46bd      	mov	sp, r7
 800ad02:	bd80      	pop	{r7, pc}

0800ad04 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b082      	sub	sp, #8
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ad12:	4618      	mov	r0, r3
 800ad14:	f7fe fd52 	bl	80097bc <USBD_LL_DevDisconnected>
}
 800ad18:	bf00      	nop
 800ad1a:	3708      	adds	r7, #8
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	bd80      	pop	{r7, pc}

0800ad20 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ad20:	b580      	push	{r7, lr}
 800ad22:	b082      	sub	sp, #8
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	781b      	ldrb	r3, [r3, #0]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d13c      	bne.n	800adaa <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800ad30:	4a20      	ldr	r2, [pc, #128]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	4a1e      	ldr	r2, [pc, #120]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad3c:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ad40:	4b1c      	ldr	r3, [pc, #112]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad42:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800ad46:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800ad48:	4b1a      	ldr	r3, [pc, #104]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad4a:	2204      	movs	r2, #4
 800ad4c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ad4e:	4b19      	ldr	r3, [pc, #100]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad50:	2202      	movs	r2, #2
 800ad52:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ad54:	4b17      	ldr	r3, [pc, #92]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad56:	2200      	movs	r2, #0
 800ad58:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ad5a:	4b16      	ldr	r3, [pc, #88]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad5c:	2202      	movs	r2, #2
 800ad5e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ad60:	4b14      	ldr	r3, [pc, #80]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad62:	2200      	movs	r2, #0
 800ad64:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ad66:	4b13      	ldr	r3, [pc, #76]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad68:	2200      	movs	r2, #0
 800ad6a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ad6c:	4b11      	ldr	r3, [pc, #68]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad6e:	2200      	movs	r2, #0
 800ad70:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800ad72:	4b10      	ldr	r3, [pc, #64]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad74:	2200      	movs	r2, #0
 800ad76:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ad78:	4b0e      	ldr	r3, [pc, #56]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ad7e:	480d      	ldr	r0, [pc, #52]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad80:	f7f8 fee4 	bl	8003b4c <HAL_PCD_Init>
 800ad84:	4603      	mov	r3, r0
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d001      	beq.n	800ad8e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ad8a:	f7f7 f9ab 	bl	80020e4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ad8e:	2180      	movs	r1, #128	; 0x80
 800ad90:	4808      	ldr	r0, [pc, #32]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad92:	f7fa f93c 	bl	800500e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ad96:	2240      	movs	r2, #64	; 0x40
 800ad98:	2100      	movs	r1, #0
 800ad9a:	4806      	ldr	r0, [pc, #24]	; (800adb4 <USBD_LL_Init+0x94>)
 800ad9c:	f7fa f8f0 	bl	8004f80 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ada0:	2280      	movs	r2, #128	; 0x80
 800ada2:	2101      	movs	r1, #1
 800ada4:	4803      	ldr	r0, [pc, #12]	; (800adb4 <USBD_LL_Init+0x94>)
 800ada6:	f7fa f8eb 	bl	8004f80 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800adaa:	2300      	movs	r3, #0
}
 800adac:	4618      	mov	r0, r3
 800adae:	3708      	adds	r7, #8
 800adb0:	46bd      	mov	sp, r7
 800adb2:	bd80      	pop	{r7, pc}
 800adb4:	20001924 	.word	0x20001924

0800adb8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b084      	sub	sp, #16
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800adc0:	2300      	movs	r3, #0
 800adc2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800adc4:	2300      	movs	r3, #0
 800adc6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800adce:	4618      	mov	r0, r3
 800add0:	f7f8 ffd9 	bl	8003d86 <HAL_PCD_Start>
 800add4:	4603      	mov	r3, r0
 800add6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800add8:	7bfb      	ldrb	r3, [r7, #15]
 800adda:	4618      	mov	r0, r3
 800addc:	f000 f942 	bl	800b064 <USBD_Get_USB_Status>
 800ade0:	4603      	mov	r3, r0
 800ade2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ade4:	7bbb      	ldrb	r3, [r7, #14]
}
 800ade6:	4618      	mov	r0, r3
 800ade8:	3710      	adds	r7, #16
 800adea:	46bd      	mov	sp, r7
 800adec:	bd80      	pop	{r7, pc}

0800adee <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800adee:	b580      	push	{r7, lr}
 800adf0:	b084      	sub	sp, #16
 800adf2:	af00      	add	r7, sp, #0
 800adf4:	6078      	str	r0, [r7, #4]
 800adf6:	4608      	mov	r0, r1
 800adf8:	4611      	mov	r1, r2
 800adfa:	461a      	mov	r2, r3
 800adfc:	4603      	mov	r3, r0
 800adfe:	70fb      	strb	r3, [r7, #3]
 800ae00:	460b      	mov	r3, r1
 800ae02:	70bb      	strb	r3, [r7, #2]
 800ae04:	4613      	mov	r3, r2
 800ae06:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae08:	2300      	movs	r3, #0
 800ae0a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800ae16:	78bb      	ldrb	r3, [r7, #2]
 800ae18:	883a      	ldrh	r2, [r7, #0]
 800ae1a:	78f9      	ldrb	r1, [r7, #3]
 800ae1c:	f7f9 fcaa 	bl	8004774 <HAL_PCD_EP_Open>
 800ae20:	4603      	mov	r3, r0
 800ae22:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae24:	7bfb      	ldrb	r3, [r7, #15]
 800ae26:	4618      	mov	r0, r3
 800ae28:	f000 f91c 	bl	800b064 <USBD_Get_USB_Status>
 800ae2c:	4603      	mov	r3, r0
 800ae2e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae30:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae32:	4618      	mov	r0, r3
 800ae34:	3710      	adds	r7, #16
 800ae36:	46bd      	mov	sp, r7
 800ae38:	bd80      	pop	{r7, pc}

0800ae3a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ae3a:	b580      	push	{r7, lr}
 800ae3c:	b084      	sub	sp, #16
 800ae3e:	af00      	add	r7, sp, #0
 800ae40:	6078      	str	r0, [r7, #4]
 800ae42:	460b      	mov	r3, r1
 800ae44:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae46:	2300      	movs	r3, #0
 800ae48:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ae54:	78fa      	ldrb	r2, [r7, #3]
 800ae56:	4611      	mov	r1, r2
 800ae58:	4618      	mov	r0, r3
 800ae5a:	f7f9 fcf3 	bl	8004844 <HAL_PCD_EP_Close>
 800ae5e:	4603      	mov	r3, r0
 800ae60:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae62:	7bfb      	ldrb	r3, [r7, #15]
 800ae64:	4618      	mov	r0, r3
 800ae66:	f000 f8fd 	bl	800b064 <USBD_Get_USB_Status>
 800ae6a:	4603      	mov	r3, r0
 800ae6c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae6e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae70:	4618      	mov	r0, r3
 800ae72:	3710      	adds	r7, #16
 800ae74:	46bd      	mov	sp, r7
 800ae76:	bd80      	pop	{r7, pc}

0800ae78 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ae78:	b580      	push	{r7, lr}
 800ae7a:	b084      	sub	sp, #16
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
 800ae80:	460b      	mov	r3, r1
 800ae82:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae84:	2300      	movs	r3, #0
 800ae86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae88:	2300      	movs	r3, #0
 800ae8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ae92:	78fa      	ldrb	r2, [r7, #3]
 800ae94:	4611      	mov	r1, r2
 800ae96:	4618      	mov	r0, r3
 800ae98:	f7f9 fdcb 	bl	8004a32 <HAL_PCD_EP_SetStall>
 800ae9c:	4603      	mov	r3, r0
 800ae9e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aea0:	7bfb      	ldrb	r3, [r7, #15]
 800aea2:	4618      	mov	r0, r3
 800aea4:	f000 f8de 	bl	800b064 <USBD_Get_USB_Status>
 800aea8:	4603      	mov	r3, r0
 800aeaa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aeac:	7bbb      	ldrb	r3, [r7, #14]
}
 800aeae:	4618      	mov	r0, r3
 800aeb0:	3710      	adds	r7, #16
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	bd80      	pop	{r7, pc}

0800aeb6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aeb6:	b580      	push	{r7, lr}
 800aeb8:	b084      	sub	sp, #16
 800aeba:	af00      	add	r7, sp, #0
 800aebc:	6078      	str	r0, [r7, #4]
 800aebe:	460b      	mov	r3, r1
 800aec0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aec2:	2300      	movs	r3, #0
 800aec4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aec6:	2300      	movs	r3, #0
 800aec8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800aed0:	78fa      	ldrb	r2, [r7, #3]
 800aed2:	4611      	mov	r1, r2
 800aed4:	4618      	mov	r0, r3
 800aed6:	f7f9 fe10 	bl	8004afa <HAL_PCD_EP_ClrStall>
 800aeda:	4603      	mov	r3, r0
 800aedc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aede:	7bfb      	ldrb	r3, [r7, #15]
 800aee0:	4618      	mov	r0, r3
 800aee2:	f000 f8bf 	bl	800b064 <USBD_Get_USB_Status>
 800aee6:	4603      	mov	r3, r0
 800aee8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aeea:	7bbb      	ldrb	r3, [r7, #14]
}
 800aeec:	4618      	mov	r0, r3
 800aeee:	3710      	adds	r7, #16
 800aef0:	46bd      	mov	sp, r7
 800aef2:	bd80      	pop	{r7, pc}

0800aef4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aef4:	b480      	push	{r7}
 800aef6:	b085      	sub	sp, #20
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	6078      	str	r0, [r7, #4]
 800aefc:	460b      	mov	r3, r1
 800aefe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800af06:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800af08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	da0b      	bge.n	800af28 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800af10:	78fb      	ldrb	r3, [r7, #3]
 800af12:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800af16:	68f9      	ldr	r1, [r7, #12]
 800af18:	4613      	mov	r3, r2
 800af1a:	00db      	lsls	r3, r3, #3
 800af1c:	4413      	add	r3, r2
 800af1e:	009b      	lsls	r3, r3, #2
 800af20:	440b      	add	r3, r1
 800af22:	333e      	adds	r3, #62	; 0x3e
 800af24:	781b      	ldrb	r3, [r3, #0]
 800af26:	e00b      	b.n	800af40 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800af28:	78fb      	ldrb	r3, [r7, #3]
 800af2a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800af2e:	68f9      	ldr	r1, [r7, #12]
 800af30:	4613      	mov	r3, r2
 800af32:	00db      	lsls	r3, r3, #3
 800af34:	4413      	add	r3, r2
 800af36:	009b      	lsls	r3, r3, #2
 800af38:	440b      	add	r3, r1
 800af3a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800af3e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800af40:	4618      	mov	r0, r3
 800af42:	3714      	adds	r7, #20
 800af44:	46bd      	mov	sp, r7
 800af46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4a:	4770      	bx	lr

0800af4c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800af4c:	b580      	push	{r7, lr}
 800af4e:	b084      	sub	sp, #16
 800af50:	af00      	add	r7, sp, #0
 800af52:	6078      	str	r0, [r7, #4]
 800af54:	460b      	mov	r3, r1
 800af56:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af58:	2300      	movs	r3, #0
 800af5a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af5c:	2300      	movs	r3, #0
 800af5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800af66:	78fa      	ldrb	r2, [r7, #3]
 800af68:	4611      	mov	r1, r2
 800af6a:	4618      	mov	r0, r3
 800af6c:	f7f9 fbdd 	bl	800472a <HAL_PCD_SetAddress>
 800af70:	4603      	mov	r3, r0
 800af72:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af74:	7bfb      	ldrb	r3, [r7, #15]
 800af76:	4618      	mov	r0, r3
 800af78:	f000 f874 	bl	800b064 <USBD_Get_USB_Status>
 800af7c:	4603      	mov	r3, r0
 800af7e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af80:	7bbb      	ldrb	r3, [r7, #14]
}
 800af82:	4618      	mov	r0, r3
 800af84:	3710      	adds	r7, #16
 800af86:	46bd      	mov	sp, r7
 800af88:	bd80      	pop	{r7, pc}

0800af8a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800af8a:	b580      	push	{r7, lr}
 800af8c:	b086      	sub	sp, #24
 800af8e:	af00      	add	r7, sp, #0
 800af90:	60f8      	str	r0, [r7, #12]
 800af92:	607a      	str	r2, [r7, #4]
 800af94:	603b      	str	r3, [r7, #0]
 800af96:	460b      	mov	r3, r1
 800af98:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af9a:	2300      	movs	r3, #0
 800af9c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af9e:	2300      	movs	r3, #0
 800afa0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800afa8:	7af9      	ldrb	r1, [r7, #11]
 800afaa:	683b      	ldr	r3, [r7, #0]
 800afac:	687a      	ldr	r2, [r7, #4]
 800afae:	f7f9 fcf6 	bl	800499e <HAL_PCD_EP_Transmit>
 800afb2:	4603      	mov	r3, r0
 800afb4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800afb6:	7dfb      	ldrb	r3, [r7, #23]
 800afb8:	4618      	mov	r0, r3
 800afba:	f000 f853 	bl	800b064 <USBD_Get_USB_Status>
 800afbe:	4603      	mov	r3, r0
 800afc0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800afc2:	7dbb      	ldrb	r3, [r7, #22]
}
 800afc4:	4618      	mov	r0, r3
 800afc6:	3718      	adds	r7, #24
 800afc8:	46bd      	mov	sp, r7
 800afca:	bd80      	pop	{r7, pc}

0800afcc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800afcc:	b580      	push	{r7, lr}
 800afce:	b086      	sub	sp, #24
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	60f8      	str	r0, [r7, #12]
 800afd4:	607a      	str	r2, [r7, #4]
 800afd6:	603b      	str	r3, [r7, #0]
 800afd8:	460b      	mov	r3, r1
 800afda:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800afdc:	2300      	movs	r3, #0
 800afde:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800afe0:	2300      	movs	r3, #0
 800afe2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800afea:	7af9      	ldrb	r1, [r7, #11]
 800afec:	683b      	ldr	r3, [r7, #0]
 800afee:	687a      	ldr	r2, [r7, #4]
 800aff0:	f7f9 fc72 	bl	80048d8 <HAL_PCD_EP_Receive>
 800aff4:	4603      	mov	r3, r0
 800aff6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aff8:	7dfb      	ldrb	r3, [r7, #23]
 800affa:	4618      	mov	r0, r3
 800affc:	f000 f832 	bl	800b064 <USBD_Get_USB_Status>
 800b000:	4603      	mov	r3, r0
 800b002:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b004:	7dbb      	ldrb	r3, [r7, #22]
}
 800b006:	4618      	mov	r0, r3
 800b008:	3718      	adds	r7, #24
 800b00a:	46bd      	mov	sp, r7
 800b00c:	bd80      	pop	{r7, pc}

0800b00e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b00e:	b580      	push	{r7, lr}
 800b010:	b082      	sub	sp, #8
 800b012:	af00      	add	r7, sp, #0
 800b014:	6078      	str	r0, [r7, #4]
 800b016:	460b      	mov	r3, r1
 800b018:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b020:	78fa      	ldrb	r2, [r7, #3]
 800b022:	4611      	mov	r1, r2
 800b024:	4618      	mov	r0, r3
 800b026:	f7f9 fca2 	bl	800496e <HAL_PCD_EP_GetRxCount>
 800b02a:	4603      	mov	r3, r0
}
 800b02c:	4618      	mov	r0, r3
 800b02e:	3708      	adds	r7, #8
 800b030:	46bd      	mov	sp, r7
 800b032:	bd80      	pop	{r7, pc}

0800b034 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b034:	b480      	push	{r7}
 800b036:	b083      	sub	sp, #12
 800b038:	af00      	add	r7, sp, #0
 800b03a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b03c:	4b03      	ldr	r3, [pc, #12]	; (800b04c <USBD_static_malloc+0x18>)
}
 800b03e:	4618      	mov	r0, r3
 800b040:	370c      	adds	r7, #12
 800b042:	46bd      	mov	sp, r7
 800b044:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b048:	4770      	bx	lr
 800b04a:	bf00      	nop
 800b04c:	20001e30 	.word	0x20001e30

0800b050 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b050:	b480      	push	{r7}
 800b052:	b083      	sub	sp, #12
 800b054:	af00      	add	r7, sp, #0
 800b056:	6078      	str	r0, [r7, #4]

}
 800b058:	bf00      	nop
 800b05a:	370c      	adds	r7, #12
 800b05c:	46bd      	mov	sp, r7
 800b05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b062:	4770      	bx	lr

0800b064 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b064:	b480      	push	{r7}
 800b066:	b085      	sub	sp, #20
 800b068:	af00      	add	r7, sp, #0
 800b06a:	4603      	mov	r3, r0
 800b06c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b06e:	2300      	movs	r3, #0
 800b070:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b072:	79fb      	ldrb	r3, [r7, #7]
 800b074:	2b03      	cmp	r3, #3
 800b076:	d817      	bhi.n	800b0a8 <USBD_Get_USB_Status+0x44>
 800b078:	a201      	add	r2, pc, #4	; (adr r2, 800b080 <USBD_Get_USB_Status+0x1c>)
 800b07a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b07e:	bf00      	nop
 800b080:	0800b091 	.word	0x0800b091
 800b084:	0800b097 	.word	0x0800b097
 800b088:	0800b09d 	.word	0x0800b09d
 800b08c:	0800b0a3 	.word	0x0800b0a3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b090:	2300      	movs	r3, #0
 800b092:	73fb      	strb	r3, [r7, #15]
    break;
 800b094:	e00b      	b.n	800b0ae <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b096:	2303      	movs	r3, #3
 800b098:	73fb      	strb	r3, [r7, #15]
    break;
 800b09a:	e008      	b.n	800b0ae <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b09c:	2301      	movs	r3, #1
 800b09e:	73fb      	strb	r3, [r7, #15]
    break;
 800b0a0:	e005      	b.n	800b0ae <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b0a2:	2303      	movs	r3, #3
 800b0a4:	73fb      	strb	r3, [r7, #15]
    break;
 800b0a6:	e002      	b.n	800b0ae <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b0a8:	2303      	movs	r3, #3
 800b0aa:	73fb      	strb	r3, [r7, #15]
    break;
 800b0ac:	bf00      	nop
  }
  return usb_status;
 800b0ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0b0:	4618      	mov	r0, r3
 800b0b2:	3714      	adds	r7, #20
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ba:	4770      	bx	lr

0800b0bc <__errno>:
 800b0bc:	4b01      	ldr	r3, [pc, #4]	; (800b0c4 <__errno+0x8>)
 800b0be:	6818      	ldr	r0, [r3, #0]
 800b0c0:	4770      	bx	lr
 800b0c2:	bf00      	nop
 800b0c4:	200000fc 	.word	0x200000fc

0800b0c8 <__libc_init_array>:
 800b0c8:	b570      	push	{r4, r5, r6, lr}
 800b0ca:	4d0d      	ldr	r5, [pc, #52]	; (800b100 <__libc_init_array+0x38>)
 800b0cc:	4c0d      	ldr	r4, [pc, #52]	; (800b104 <__libc_init_array+0x3c>)
 800b0ce:	1b64      	subs	r4, r4, r5
 800b0d0:	10a4      	asrs	r4, r4, #2
 800b0d2:	2600      	movs	r6, #0
 800b0d4:	42a6      	cmp	r6, r4
 800b0d6:	d109      	bne.n	800b0ec <__libc_init_array+0x24>
 800b0d8:	4d0b      	ldr	r5, [pc, #44]	; (800b108 <__libc_init_array+0x40>)
 800b0da:	4c0c      	ldr	r4, [pc, #48]	; (800b10c <__libc_init_array+0x44>)
 800b0dc:	f004 fc90 	bl	800fa00 <_init>
 800b0e0:	1b64      	subs	r4, r4, r5
 800b0e2:	10a4      	asrs	r4, r4, #2
 800b0e4:	2600      	movs	r6, #0
 800b0e6:	42a6      	cmp	r6, r4
 800b0e8:	d105      	bne.n	800b0f6 <__libc_init_array+0x2e>
 800b0ea:	bd70      	pop	{r4, r5, r6, pc}
 800b0ec:	f855 3b04 	ldr.w	r3, [r5], #4
 800b0f0:	4798      	blx	r3
 800b0f2:	3601      	adds	r6, #1
 800b0f4:	e7ee      	b.n	800b0d4 <__libc_init_array+0xc>
 800b0f6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b0fa:	4798      	blx	r3
 800b0fc:	3601      	adds	r6, #1
 800b0fe:	e7f2      	b.n	800b0e6 <__libc_init_array+0x1e>
 800b100:	08010004 	.word	0x08010004
 800b104:	08010004 	.word	0x08010004
 800b108:	08010004 	.word	0x08010004
 800b10c:	08010008 	.word	0x08010008

0800b110 <memset>:
 800b110:	4402      	add	r2, r0
 800b112:	4603      	mov	r3, r0
 800b114:	4293      	cmp	r3, r2
 800b116:	d100      	bne.n	800b11a <memset+0xa>
 800b118:	4770      	bx	lr
 800b11a:	f803 1b01 	strb.w	r1, [r3], #1
 800b11e:	e7f9      	b.n	800b114 <memset+0x4>

0800b120 <__cvt>:
 800b120:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b124:	ec55 4b10 	vmov	r4, r5, d0
 800b128:	2d00      	cmp	r5, #0
 800b12a:	460e      	mov	r6, r1
 800b12c:	4619      	mov	r1, r3
 800b12e:	462b      	mov	r3, r5
 800b130:	bfbb      	ittet	lt
 800b132:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b136:	461d      	movlt	r5, r3
 800b138:	2300      	movge	r3, #0
 800b13a:	232d      	movlt	r3, #45	; 0x2d
 800b13c:	700b      	strb	r3, [r1, #0]
 800b13e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b140:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b144:	4691      	mov	r9, r2
 800b146:	f023 0820 	bic.w	r8, r3, #32
 800b14a:	bfbc      	itt	lt
 800b14c:	4622      	movlt	r2, r4
 800b14e:	4614      	movlt	r4, r2
 800b150:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b154:	d005      	beq.n	800b162 <__cvt+0x42>
 800b156:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b15a:	d100      	bne.n	800b15e <__cvt+0x3e>
 800b15c:	3601      	adds	r6, #1
 800b15e:	2102      	movs	r1, #2
 800b160:	e000      	b.n	800b164 <__cvt+0x44>
 800b162:	2103      	movs	r1, #3
 800b164:	ab03      	add	r3, sp, #12
 800b166:	9301      	str	r3, [sp, #4]
 800b168:	ab02      	add	r3, sp, #8
 800b16a:	9300      	str	r3, [sp, #0]
 800b16c:	ec45 4b10 	vmov	d0, r4, r5
 800b170:	4653      	mov	r3, sl
 800b172:	4632      	mov	r2, r6
 800b174:	f001 fdac 	bl	800ccd0 <_dtoa_r>
 800b178:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b17c:	4607      	mov	r7, r0
 800b17e:	d102      	bne.n	800b186 <__cvt+0x66>
 800b180:	f019 0f01 	tst.w	r9, #1
 800b184:	d022      	beq.n	800b1cc <__cvt+0xac>
 800b186:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b18a:	eb07 0906 	add.w	r9, r7, r6
 800b18e:	d110      	bne.n	800b1b2 <__cvt+0x92>
 800b190:	783b      	ldrb	r3, [r7, #0]
 800b192:	2b30      	cmp	r3, #48	; 0x30
 800b194:	d10a      	bne.n	800b1ac <__cvt+0x8c>
 800b196:	2200      	movs	r2, #0
 800b198:	2300      	movs	r3, #0
 800b19a:	4620      	mov	r0, r4
 800b19c:	4629      	mov	r1, r5
 800b19e:	f7f5 fc93 	bl	8000ac8 <__aeabi_dcmpeq>
 800b1a2:	b918      	cbnz	r0, 800b1ac <__cvt+0x8c>
 800b1a4:	f1c6 0601 	rsb	r6, r6, #1
 800b1a8:	f8ca 6000 	str.w	r6, [sl]
 800b1ac:	f8da 3000 	ldr.w	r3, [sl]
 800b1b0:	4499      	add	r9, r3
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	4620      	mov	r0, r4
 800b1b8:	4629      	mov	r1, r5
 800b1ba:	f7f5 fc85 	bl	8000ac8 <__aeabi_dcmpeq>
 800b1be:	b108      	cbz	r0, 800b1c4 <__cvt+0xa4>
 800b1c0:	f8cd 900c 	str.w	r9, [sp, #12]
 800b1c4:	2230      	movs	r2, #48	; 0x30
 800b1c6:	9b03      	ldr	r3, [sp, #12]
 800b1c8:	454b      	cmp	r3, r9
 800b1ca:	d307      	bcc.n	800b1dc <__cvt+0xbc>
 800b1cc:	9b03      	ldr	r3, [sp, #12]
 800b1ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b1d0:	1bdb      	subs	r3, r3, r7
 800b1d2:	4638      	mov	r0, r7
 800b1d4:	6013      	str	r3, [r2, #0]
 800b1d6:	b004      	add	sp, #16
 800b1d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1dc:	1c59      	adds	r1, r3, #1
 800b1de:	9103      	str	r1, [sp, #12]
 800b1e0:	701a      	strb	r2, [r3, #0]
 800b1e2:	e7f0      	b.n	800b1c6 <__cvt+0xa6>

0800b1e4 <__exponent>:
 800b1e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	2900      	cmp	r1, #0
 800b1ea:	bfb8      	it	lt
 800b1ec:	4249      	neglt	r1, r1
 800b1ee:	f803 2b02 	strb.w	r2, [r3], #2
 800b1f2:	bfb4      	ite	lt
 800b1f4:	222d      	movlt	r2, #45	; 0x2d
 800b1f6:	222b      	movge	r2, #43	; 0x2b
 800b1f8:	2909      	cmp	r1, #9
 800b1fa:	7042      	strb	r2, [r0, #1]
 800b1fc:	dd2a      	ble.n	800b254 <__exponent+0x70>
 800b1fe:	f10d 0407 	add.w	r4, sp, #7
 800b202:	46a4      	mov	ip, r4
 800b204:	270a      	movs	r7, #10
 800b206:	46a6      	mov	lr, r4
 800b208:	460a      	mov	r2, r1
 800b20a:	fb91 f6f7 	sdiv	r6, r1, r7
 800b20e:	fb07 1516 	mls	r5, r7, r6, r1
 800b212:	3530      	adds	r5, #48	; 0x30
 800b214:	2a63      	cmp	r2, #99	; 0x63
 800b216:	f104 34ff 	add.w	r4, r4, #4294967295
 800b21a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b21e:	4631      	mov	r1, r6
 800b220:	dcf1      	bgt.n	800b206 <__exponent+0x22>
 800b222:	3130      	adds	r1, #48	; 0x30
 800b224:	f1ae 0502 	sub.w	r5, lr, #2
 800b228:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b22c:	1c44      	adds	r4, r0, #1
 800b22e:	4629      	mov	r1, r5
 800b230:	4561      	cmp	r1, ip
 800b232:	d30a      	bcc.n	800b24a <__exponent+0x66>
 800b234:	f10d 0209 	add.w	r2, sp, #9
 800b238:	eba2 020e 	sub.w	r2, r2, lr
 800b23c:	4565      	cmp	r5, ip
 800b23e:	bf88      	it	hi
 800b240:	2200      	movhi	r2, #0
 800b242:	4413      	add	r3, r2
 800b244:	1a18      	subs	r0, r3, r0
 800b246:	b003      	add	sp, #12
 800b248:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b24a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b24e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b252:	e7ed      	b.n	800b230 <__exponent+0x4c>
 800b254:	2330      	movs	r3, #48	; 0x30
 800b256:	3130      	adds	r1, #48	; 0x30
 800b258:	7083      	strb	r3, [r0, #2]
 800b25a:	70c1      	strb	r1, [r0, #3]
 800b25c:	1d03      	adds	r3, r0, #4
 800b25e:	e7f1      	b.n	800b244 <__exponent+0x60>

0800b260 <_printf_float>:
 800b260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b264:	ed2d 8b02 	vpush	{d8}
 800b268:	b08d      	sub	sp, #52	; 0x34
 800b26a:	460c      	mov	r4, r1
 800b26c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b270:	4616      	mov	r6, r2
 800b272:	461f      	mov	r7, r3
 800b274:	4605      	mov	r5, r0
 800b276:	f002 fe89 	bl	800df8c <_localeconv_r>
 800b27a:	f8d0 a000 	ldr.w	sl, [r0]
 800b27e:	4650      	mov	r0, sl
 800b280:	f7f4 ffa6 	bl	80001d0 <strlen>
 800b284:	2300      	movs	r3, #0
 800b286:	930a      	str	r3, [sp, #40]	; 0x28
 800b288:	6823      	ldr	r3, [r4, #0]
 800b28a:	9305      	str	r3, [sp, #20]
 800b28c:	f8d8 3000 	ldr.w	r3, [r8]
 800b290:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b294:	3307      	adds	r3, #7
 800b296:	f023 0307 	bic.w	r3, r3, #7
 800b29a:	f103 0208 	add.w	r2, r3, #8
 800b29e:	f8c8 2000 	str.w	r2, [r8]
 800b2a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2a6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b2aa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b2ae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b2b2:	9307      	str	r3, [sp, #28]
 800b2b4:	f8cd 8018 	str.w	r8, [sp, #24]
 800b2b8:	ee08 0a10 	vmov	s16, r0
 800b2bc:	4b9f      	ldr	r3, [pc, #636]	; (800b53c <_printf_float+0x2dc>)
 800b2be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b2c2:	f04f 32ff 	mov.w	r2, #4294967295
 800b2c6:	f7f5 fc31 	bl	8000b2c <__aeabi_dcmpun>
 800b2ca:	bb88      	cbnz	r0, 800b330 <_printf_float+0xd0>
 800b2cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b2d0:	4b9a      	ldr	r3, [pc, #616]	; (800b53c <_printf_float+0x2dc>)
 800b2d2:	f04f 32ff 	mov.w	r2, #4294967295
 800b2d6:	f7f5 fc0b 	bl	8000af0 <__aeabi_dcmple>
 800b2da:	bb48      	cbnz	r0, 800b330 <_printf_float+0xd0>
 800b2dc:	2200      	movs	r2, #0
 800b2de:	2300      	movs	r3, #0
 800b2e0:	4640      	mov	r0, r8
 800b2e2:	4649      	mov	r1, r9
 800b2e4:	f7f5 fbfa 	bl	8000adc <__aeabi_dcmplt>
 800b2e8:	b110      	cbz	r0, 800b2f0 <_printf_float+0x90>
 800b2ea:	232d      	movs	r3, #45	; 0x2d
 800b2ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b2f0:	4b93      	ldr	r3, [pc, #588]	; (800b540 <_printf_float+0x2e0>)
 800b2f2:	4894      	ldr	r0, [pc, #592]	; (800b544 <_printf_float+0x2e4>)
 800b2f4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b2f8:	bf94      	ite	ls
 800b2fa:	4698      	movls	r8, r3
 800b2fc:	4680      	movhi	r8, r0
 800b2fe:	2303      	movs	r3, #3
 800b300:	6123      	str	r3, [r4, #16]
 800b302:	9b05      	ldr	r3, [sp, #20]
 800b304:	f023 0204 	bic.w	r2, r3, #4
 800b308:	6022      	str	r2, [r4, #0]
 800b30a:	f04f 0900 	mov.w	r9, #0
 800b30e:	9700      	str	r7, [sp, #0]
 800b310:	4633      	mov	r3, r6
 800b312:	aa0b      	add	r2, sp, #44	; 0x2c
 800b314:	4621      	mov	r1, r4
 800b316:	4628      	mov	r0, r5
 800b318:	f000 f9d8 	bl	800b6cc <_printf_common>
 800b31c:	3001      	adds	r0, #1
 800b31e:	f040 8090 	bne.w	800b442 <_printf_float+0x1e2>
 800b322:	f04f 30ff 	mov.w	r0, #4294967295
 800b326:	b00d      	add	sp, #52	; 0x34
 800b328:	ecbd 8b02 	vpop	{d8}
 800b32c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b330:	4642      	mov	r2, r8
 800b332:	464b      	mov	r3, r9
 800b334:	4640      	mov	r0, r8
 800b336:	4649      	mov	r1, r9
 800b338:	f7f5 fbf8 	bl	8000b2c <__aeabi_dcmpun>
 800b33c:	b140      	cbz	r0, 800b350 <_printf_float+0xf0>
 800b33e:	464b      	mov	r3, r9
 800b340:	2b00      	cmp	r3, #0
 800b342:	bfbc      	itt	lt
 800b344:	232d      	movlt	r3, #45	; 0x2d
 800b346:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b34a:	487f      	ldr	r0, [pc, #508]	; (800b548 <_printf_float+0x2e8>)
 800b34c:	4b7f      	ldr	r3, [pc, #508]	; (800b54c <_printf_float+0x2ec>)
 800b34e:	e7d1      	b.n	800b2f4 <_printf_float+0x94>
 800b350:	6863      	ldr	r3, [r4, #4]
 800b352:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b356:	9206      	str	r2, [sp, #24]
 800b358:	1c5a      	adds	r2, r3, #1
 800b35a:	d13f      	bne.n	800b3dc <_printf_float+0x17c>
 800b35c:	2306      	movs	r3, #6
 800b35e:	6063      	str	r3, [r4, #4]
 800b360:	9b05      	ldr	r3, [sp, #20]
 800b362:	6861      	ldr	r1, [r4, #4]
 800b364:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b368:	2300      	movs	r3, #0
 800b36a:	9303      	str	r3, [sp, #12]
 800b36c:	ab0a      	add	r3, sp, #40	; 0x28
 800b36e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b372:	ab09      	add	r3, sp, #36	; 0x24
 800b374:	ec49 8b10 	vmov	d0, r8, r9
 800b378:	9300      	str	r3, [sp, #0]
 800b37a:	6022      	str	r2, [r4, #0]
 800b37c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b380:	4628      	mov	r0, r5
 800b382:	f7ff fecd 	bl	800b120 <__cvt>
 800b386:	9b06      	ldr	r3, [sp, #24]
 800b388:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b38a:	2b47      	cmp	r3, #71	; 0x47
 800b38c:	4680      	mov	r8, r0
 800b38e:	d108      	bne.n	800b3a2 <_printf_float+0x142>
 800b390:	1cc8      	adds	r0, r1, #3
 800b392:	db02      	blt.n	800b39a <_printf_float+0x13a>
 800b394:	6863      	ldr	r3, [r4, #4]
 800b396:	4299      	cmp	r1, r3
 800b398:	dd41      	ble.n	800b41e <_printf_float+0x1be>
 800b39a:	f1ab 0b02 	sub.w	fp, fp, #2
 800b39e:	fa5f fb8b 	uxtb.w	fp, fp
 800b3a2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b3a6:	d820      	bhi.n	800b3ea <_printf_float+0x18a>
 800b3a8:	3901      	subs	r1, #1
 800b3aa:	465a      	mov	r2, fp
 800b3ac:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b3b0:	9109      	str	r1, [sp, #36]	; 0x24
 800b3b2:	f7ff ff17 	bl	800b1e4 <__exponent>
 800b3b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b3b8:	1813      	adds	r3, r2, r0
 800b3ba:	2a01      	cmp	r2, #1
 800b3bc:	4681      	mov	r9, r0
 800b3be:	6123      	str	r3, [r4, #16]
 800b3c0:	dc02      	bgt.n	800b3c8 <_printf_float+0x168>
 800b3c2:	6822      	ldr	r2, [r4, #0]
 800b3c4:	07d2      	lsls	r2, r2, #31
 800b3c6:	d501      	bpl.n	800b3cc <_printf_float+0x16c>
 800b3c8:	3301      	adds	r3, #1
 800b3ca:	6123      	str	r3, [r4, #16]
 800b3cc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d09c      	beq.n	800b30e <_printf_float+0xae>
 800b3d4:	232d      	movs	r3, #45	; 0x2d
 800b3d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b3da:	e798      	b.n	800b30e <_printf_float+0xae>
 800b3dc:	9a06      	ldr	r2, [sp, #24]
 800b3de:	2a47      	cmp	r2, #71	; 0x47
 800b3e0:	d1be      	bne.n	800b360 <_printf_float+0x100>
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d1bc      	bne.n	800b360 <_printf_float+0x100>
 800b3e6:	2301      	movs	r3, #1
 800b3e8:	e7b9      	b.n	800b35e <_printf_float+0xfe>
 800b3ea:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b3ee:	d118      	bne.n	800b422 <_printf_float+0x1c2>
 800b3f0:	2900      	cmp	r1, #0
 800b3f2:	6863      	ldr	r3, [r4, #4]
 800b3f4:	dd0b      	ble.n	800b40e <_printf_float+0x1ae>
 800b3f6:	6121      	str	r1, [r4, #16]
 800b3f8:	b913      	cbnz	r3, 800b400 <_printf_float+0x1a0>
 800b3fa:	6822      	ldr	r2, [r4, #0]
 800b3fc:	07d0      	lsls	r0, r2, #31
 800b3fe:	d502      	bpl.n	800b406 <_printf_float+0x1a6>
 800b400:	3301      	adds	r3, #1
 800b402:	440b      	add	r3, r1
 800b404:	6123      	str	r3, [r4, #16]
 800b406:	65a1      	str	r1, [r4, #88]	; 0x58
 800b408:	f04f 0900 	mov.w	r9, #0
 800b40c:	e7de      	b.n	800b3cc <_printf_float+0x16c>
 800b40e:	b913      	cbnz	r3, 800b416 <_printf_float+0x1b6>
 800b410:	6822      	ldr	r2, [r4, #0]
 800b412:	07d2      	lsls	r2, r2, #31
 800b414:	d501      	bpl.n	800b41a <_printf_float+0x1ba>
 800b416:	3302      	adds	r3, #2
 800b418:	e7f4      	b.n	800b404 <_printf_float+0x1a4>
 800b41a:	2301      	movs	r3, #1
 800b41c:	e7f2      	b.n	800b404 <_printf_float+0x1a4>
 800b41e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b422:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b424:	4299      	cmp	r1, r3
 800b426:	db05      	blt.n	800b434 <_printf_float+0x1d4>
 800b428:	6823      	ldr	r3, [r4, #0]
 800b42a:	6121      	str	r1, [r4, #16]
 800b42c:	07d8      	lsls	r0, r3, #31
 800b42e:	d5ea      	bpl.n	800b406 <_printf_float+0x1a6>
 800b430:	1c4b      	adds	r3, r1, #1
 800b432:	e7e7      	b.n	800b404 <_printf_float+0x1a4>
 800b434:	2900      	cmp	r1, #0
 800b436:	bfd4      	ite	le
 800b438:	f1c1 0202 	rsble	r2, r1, #2
 800b43c:	2201      	movgt	r2, #1
 800b43e:	4413      	add	r3, r2
 800b440:	e7e0      	b.n	800b404 <_printf_float+0x1a4>
 800b442:	6823      	ldr	r3, [r4, #0]
 800b444:	055a      	lsls	r2, r3, #21
 800b446:	d407      	bmi.n	800b458 <_printf_float+0x1f8>
 800b448:	6923      	ldr	r3, [r4, #16]
 800b44a:	4642      	mov	r2, r8
 800b44c:	4631      	mov	r1, r6
 800b44e:	4628      	mov	r0, r5
 800b450:	47b8      	blx	r7
 800b452:	3001      	adds	r0, #1
 800b454:	d12c      	bne.n	800b4b0 <_printf_float+0x250>
 800b456:	e764      	b.n	800b322 <_printf_float+0xc2>
 800b458:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b45c:	f240 80e0 	bls.w	800b620 <_printf_float+0x3c0>
 800b460:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b464:	2200      	movs	r2, #0
 800b466:	2300      	movs	r3, #0
 800b468:	f7f5 fb2e 	bl	8000ac8 <__aeabi_dcmpeq>
 800b46c:	2800      	cmp	r0, #0
 800b46e:	d034      	beq.n	800b4da <_printf_float+0x27a>
 800b470:	4a37      	ldr	r2, [pc, #220]	; (800b550 <_printf_float+0x2f0>)
 800b472:	2301      	movs	r3, #1
 800b474:	4631      	mov	r1, r6
 800b476:	4628      	mov	r0, r5
 800b478:	47b8      	blx	r7
 800b47a:	3001      	adds	r0, #1
 800b47c:	f43f af51 	beq.w	800b322 <_printf_float+0xc2>
 800b480:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b484:	429a      	cmp	r2, r3
 800b486:	db02      	blt.n	800b48e <_printf_float+0x22e>
 800b488:	6823      	ldr	r3, [r4, #0]
 800b48a:	07d8      	lsls	r0, r3, #31
 800b48c:	d510      	bpl.n	800b4b0 <_printf_float+0x250>
 800b48e:	ee18 3a10 	vmov	r3, s16
 800b492:	4652      	mov	r2, sl
 800b494:	4631      	mov	r1, r6
 800b496:	4628      	mov	r0, r5
 800b498:	47b8      	blx	r7
 800b49a:	3001      	adds	r0, #1
 800b49c:	f43f af41 	beq.w	800b322 <_printf_float+0xc2>
 800b4a0:	f04f 0800 	mov.w	r8, #0
 800b4a4:	f104 091a 	add.w	r9, r4, #26
 800b4a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4aa:	3b01      	subs	r3, #1
 800b4ac:	4543      	cmp	r3, r8
 800b4ae:	dc09      	bgt.n	800b4c4 <_printf_float+0x264>
 800b4b0:	6823      	ldr	r3, [r4, #0]
 800b4b2:	079b      	lsls	r3, r3, #30
 800b4b4:	f100 8105 	bmi.w	800b6c2 <_printf_float+0x462>
 800b4b8:	68e0      	ldr	r0, [r4, #12]
 800b4ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b4bc:	4298      	cmp	r0, r3
 800b4be:	bfb8      	it	lt
 800b4c0:	4618      	movlt	r0, r3
 800b4c2:	e730      	b.n	800b326 <_printf_float+0xc6>
 800b4c4:	2301      	movs	r3, #1
 800b4c6:	464a      	mov	r2, r9
 800b4c8:	4631      	mov	r1, r6
 800b4ca:	4628      	mov	r0, r5
 800b4cc:	47b8      	blx	r7
 800b4ce:	3001      	adds	r0, #1
 800b4d0:	f43f af27 	beq.w	800b322 <_printf_float+0xc2>
 800b4d4:	f108 0801 	add.w	r8, r8, #1
 800b4d8:	e7e6      	b.n	800b4a8 <_printf_float+0x248>
 800b4da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	dc39      	bgt.n	800b554 <_printf_float+0x2f4>
 800b4e0:	4a1b      	ldr	r2, [pc, #108]	; (800b550 <_printf_float+0x2f0>)
 800b4e2:	2301      	movs	r3, #1
 800b4e4:	4631      	mov	r1, r6
 800b4e6:	4628      	mov	r0, r5
 800b4e8:	47b8      	blx	r7
 800b4ea:	3001      	adds	r0, #1
 800b4ec:	f43f af19 	beq.w	800b322 <_printf_float+0xc2>
 800b4f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b4f4:	4313      	orrs	r3, r2
 800b4f6:	d102      	bne.n	800b4fe <_printf_float+0x29e>
 800b4f8:	6823      	ldr	r3, [r4, #0]
 800b4fa:	07d9      	lsls	r1, r3, #31
 800b4fc:	d5d8      	bpl.n	800b4b0 <_printf_float+0x250>
 800b4fe:	ee18 3a10 	vmov	r3, s16
 800b502:	4652      	mov	r2, sl
 800b504:	4631      	mov	r1, r6
 800b506:	4628      	mov	r0, r5
 800b508:	47b8      	blx	r7
 800b50a:	3001      	adds	r0, #1
 800b50c:	f43f af09 	beq.w	800b322 <_printf_float+0xc2>
 800b510:	f04f 0900 	mov.w	r9, #0
 800b514:	f104 0a1a 	add.w	sl, r4, #26
 800b518:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b51a:	425b      	negs	r3, r3
 800b51c:	454b      	cmp	r3, r9
 800b51e:	dc01      	bgt.n	800b524 <_printf_float+0x2c4>
 800b520:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b522:	e792      	b.n	800b44a <_printf_float+0x1ea>
 800b524:	2301      	movs	r3, #1
 800b526:	4652      	mov	r2, sl
 800b528:	4631      	mov	r1, r6
 800b52a:	4628      	mov	r0, r5
 800b52c:	47b8      	blx	r7
 800b52e:	3001      	adds	r0, #1
 800b530:	f43f aef7 	beq.w	800b322 <_printf_float+0xc2>
 800b534:	f109 0901 	add.w	r9, r9, #1
 800b538:	e7ee      	b.n	800b518 <_printf_float+0x2b8>
 800b53a:	bf00      	nop
 800b53c:	7fefffff 	.word	0x7fefffff
 800b540:	0800fb58 	.word	0x0800fb58
 800b544:	0800fb5c 	.word	0x0800fb5c
 800b548:	0800fb64 	.word	0x0800fb64
 800b54c:	0800fb60 	.word	0x0800fb60
 800b550:	0800fb68 	.word	0x0800fb68
 800b554:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b556:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b558:	429a      	cmp	r2, r3
 800b55a:	bfa8      	it	ge
 800b55c:	461a      	movge	r2, r3
 800b55e:	2a00      	cmp	r2, #0
 800b560:	4691      	mov	r9, r2
 800b562:	dc37      	bgt.n	800b5d4 <_printf_float+0x374>
 800b564:	f04f 0b00 	mov.w	fp, #0
 800b568:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b56c:	f104 021a 	add.w	r2, r4, #26
 800b570:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b572:	9305      	str	r3, [sp, #20]
 800b574:	eba3 0309 	sub.w	r3, r3, r9
 800b578:	455b      	cmp	r3, fp
 800b57a:	dc33      	bgt.n	800b5e4 <_printf_float+0x384>
 800b57c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b580:	429a      	cmp	r2, r3
 800b582:	db3b      	blt.n	800b5fc <_printf_float+0x39c>
 800b584:	6823      	ldr	r3, [r4, #0]
 800b586:	07da      	lsls	r2, r3, #31
 800b588:	d438      	bmi.n	800b5fc <_printf_float+0x39c>
 800b58a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b58c:	9a05      	ldr	r2, [sp, #20]
 800b58e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b590:	1a9a      	subs	r2, r3, r2
 800b592:	eba3 0901 	sub.w	r9, r3, r1
 800b596:	4591      	cmp	r9, r2
 800b598:	bfa8      	it	ge
 800b59a:	4691      	movge	r9, r2
 800b59c:	f1b9 0f00 	cmp.w	r9, #0
 800b5a0:	dc35      	bgt.n	800b60e <_printf_float+0x3ae>
 800b5a2:	f04f 0800 	mov.w	r8, #0
 800b5a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b5aa:	f104 0a1a 	add.w	sl, r4, #26
 800b5ae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b5b2:	1a9b      	subs	r3, r3, r2
 800b5b4:	eba3 0309 	sub.w	r3, r3, r9
 800b5b8:	4543      	cmp	r3, r8
 800b5ba:	f77f af79 	ble.w	800b4b0 <_printf_float+0x250>
 800b5be:	2301      	movs	r3, #1
 800b5c0:	4652      	mov	r2, sl
 800b5c2:	4631      	mov	r1, r6
 800b5c4:	4628      	mov	r0, r5
 800b5c6:	47b8      	blx	r7
 800b5c8:	3001      	adds	r0, #1
 800b5ca:	f43f aeaa 	beq.w	800b322 <_printf_float+0xc2>
 800b5ce:	f108 0801 	add.w	r8, r8, #1
 800b5d2:	e7ec      	b.n	800b5ae <_printf_float+0x34e>
 800b5d4:	4613      	mov	r3, r2
 800b5d6:	4631      	mov	r1, r6
 800b5d8:	4642      	mov	r2, r8
 800b5da:	4628      	mov	r0, r5
 800b5dc:	47b8      	blx	r7
 800b5de:	3001      	adds	r0, #1
 800b5e0:	d1c0      	bne.n	800b564 <_printf_float+0x304>
 800b5e2:	e69e      	b.n	800b322 <_printf_float+0xc2>
 800b5e4:	2301      	movs	r3, #1
 800b5e6:	4631      	mov	r1, r6
 800b5e8:	4628      	mov	r0, r5
 800b5ea:	9205      	str	r2, [sp, #20]
 800b5ec:	47b8      	blx	r7
 800b5ee:	3001      	adds	r0, #1
 800b5f0:	f43f ae97 	beq.w	800b322 <_printf_float+0xc2>
 800b5f4:	9a05      	ldr	r2, [sp, #20]
 800b5f6:	f10b 0b01 	add.w	fp, fp, #1
 800b5fa:	e7b9      	b.n	800b570 <_printf_float+0x310>
 800b5fc:	ee18 3a10 	vmov	r3, s16
 800b600:	4652      	mov	r2, sl
 800b602:	4631      	mov	r1, r6
 800b604:	4628      	mov	r0, r5
 800b606:	47b8      	blx	r7
 800b608:	3001      	adds	r0, #1
 800b60a:	d1be      	bne.n	800b58a <_printf_float+0x32a>
 800b60c:	e689      	b.n	800b322 <_printf_float+0xc2>
 800b60e:	9a05      	ldr	r2, [sp, #20]
 800b610:	464b      	mov	r3, r9
 800b612:	4442      	add	r2, r8
 800b614:	4631      	mov	r1, r6
 800b616:	4628      	mov	r0, r5
 800b618:	47b8      	blx	r7
 800b61a:	3001      	adds	r0, #1
 800b61c:	d1c1      	bne.n	800b5a2 <_printf_float+0x342>
 800b61e:	e680      	b.n	800b322 <_printf_float+0xc2>
 800b620:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b622:	2a01      	cmp	r2, #1
 800b624:	dc01      	bgt.n	800b62a <_printf_float+0x3ca>
 800b626:	07db      	lsls	r3, r3, #31
 800b628:	d538      	bpl.n	800b69c <_printf_float+0x43c>
 800b62a:	2301      	movs	r3, #1
 800b62c:	4642      	mov	r2, r8
 800b62e:	4631      	mov	r1, r6
 800b630:	4628      	mov	r0, r5
 800b632:	47b8      	blx	r7
 800b634:	3001      	adds	r0, #1
 800b636:	f43f ae74 	beq.w	800b322 <_printf_float+0xc2>
 800b63a:	ee18 3a10 	vmov	r3, s16
 800b63e:	4652      	mov	r2, sl
 800b640:	4631      	mov	r1, r6
 800b642:	4628      	mov	r0, r5
 800b644:	47b8      	blx	r7
 800b646:	3001      	adds	r0, #1
 800b648:	f43f ae6b 	beq.w	800b322 <_printf_float+0xc2>
 800b64c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b650:	2200      	movs	r2, #0
 800b652:	2300      	movs	r3, #0
 800b654:	f7f5 fa38 	bl	8000ac8 <__aeabi_dcmpeq>
 800b658:	b9d8      	cbnz	r0, 800b692 <_printf_float+0x432>
 800b65a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b65c:	f108 0201 	add.w	r2, r8, #1
 800b660:	3b01      	subs	r3, #1
 800b662:	4631      	mov	r1, r6
 800b664:	4628      	mov	r0, r5
 800b666:	47b8      	blx	r7
 800b668:	3001      	adds	r0, #1
 800b66a:	d10e      	bne.n	800b68a <_printf_float+0x42a>
 800b66c:	e659      	b.n	800b322 <_printf_float+0xc2>
 800b66e:	2301      	movs	r3, #1
 800b670:	4652      	mov	r2, sl
 800b672:	4631      	mov	r1, r6
 800b674:	4628      	mov	r0, r5
 800b676:	47b8      	blx	r7
 800b678:	3001      	adds	r0, #1
 800b67a:	f43f ae52 	beq.w	800b322 <_printf_float+0xc2>
 800b67e:	f108 0801 	add.w	r8, r8, #1
 800b682:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b684:	3b01      	subs	r3, #1
 800b686:	4543      	cmp	r3, r8
 800b688:	dcf1      	bgt.n	800b66e <_printf_float+0x40e>
 800b68a:	464b      	mov	r3, r9
 800b68c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b690:	e6dc      	b.n	800b44c <_printf_float+0x1ec>
 800b692:	f04f 0800 	mov.w	r8, #0
 800b696:	f104 0a1a 	add.w	sl, r4, #26
 800b69a:	e7f2      	b.n	800b682 <_printf_float+0x422>
 800b69c:	2301      	movs	r3, #1
 800b69e:	4642      	mov	r2, r8
 800b6a0:	e7df      	b.n	800b662 <_printf_float+0x402>
 800b6a2:	2301      	movs	r3, #1
 800b6a4:	464a      	mov	r2, r9
 800b6a6:	4631      	mov	r1, r6
 800b6a8:	4628      	mov	r0, r5
 800b6aa:	47b8      	blx	r7
 800b6ac:	3001      	adds	r0, #1
 800b6ae:	f43f ae38 	beq.w	800b322 <_printf_float+0xc2>
 800b6b2:	f108 0801 	add.w	r8, r8, #1
 800b6b6:	68e3      	ldr	r3, [r4, #12]
 800b6b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b6ba:	1a5b      	subs	r3, r3, r1
 800b6bc:	4543      	cmp	r3, r8
 800b6be:	dcf0      	bgt.n	800b6a2 <_printf_float+0x442>
 800b6c0:	e6fa      	b.n	800b4b8 <_printf_float+0x258>
 800b6c2:	f04f 0800 	mov.w	r8, #0
 800b6c6:	f104 0919 	add.w	r9, r4, #25
 800b6ca:	e7f4      	b.n	800b6b6 <_printf_float+0x456>

0800b6cc <_printf_common>:
 800b6cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6d0:	4616      	mov	r6, r2
 800b6d2:	4699      	mov	r9, r3
 800b6d4:	688a      	ldr	r2, [r1, #8]
 800b6d6:	690b      	ldr	r3, [r1, #16]
 800b6d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b6dc:	4293      	cmp	r3, r2
 800b6de:	bfb8      	it	lt
 800b6e0:	4613      	movlt	r3, r2
 800b6e2:	6033      	str	r3, [r6, #0]
 800b6e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b6e8:	4607      	mov	r7, r0
 800b6ea:	460c      	mov	r4, r1
 800b6ec:	b10a      	cbz	r2, 800b6f2 <_printf_common+0x26>
 800b6ee:	3301      	adds	r3, #1
 800b6f0:	6033      	str	r3, [r6, #0]
 800b6f2:	6823      	ldr	r3, [r4, #0]
 800b6f4:	0699      	lsls	r1, r3, #26
 800b6f6:	bf42      	ittt	mi
 800b6f8:	6833      	ldrmi	r3, [r6, #0]
 800b6fa:	3302      	addmi	r3, #2
 800b6fc:	6033      	strmi	r3, [r6, #0]
 800b6fe:	6825      	ldr	r5, [r4, #0]
 800b700:	f015 0506 	ands.w	r5, r5, #6
 800b704:	d106      	bne.n	800b714 <_printf_common+0x48>
 800b706:	f104 0a19 	add.w	sl, r4, #25
 800b70a:	68e3      	ldr	r3, [r4, #12]
 800b70c:	6832      	ldr	r2, [r6, #0]
 800b70e:	1a9b      	subs	r3, r3, r2
 800b710:	42ab      	cmp	r3, r5
 800b712:	dc26      	bgt.n	800b762 <_printf_common+0x96>
 800b714:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b718:	1e13      	subs	r3, r2, #0
 800b71a:	6822      	ldr	r2, [r4, #0]
 800b71c:	bf18      	it	ne
 800b71e:	2301      	movne	r3, #1
 800b720:	0692      	lsls	r2, r2, #26
 800b722:	d42b      	bmi.n	800b77c <_printf_common+0xb0>
 800b724:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b728:	4649      	mov	r1, r9
 800b72a:	4638      	mov	r0, r7
 800b72c:	47c0      	blx	r8
 800b72e:	3001      	adds	r0, #1
 800b730:	d01e      	beq.n	800b770 <_printf_common+0xa4>
 800b732:	6823      	ldr	r3, [r4, #0]
 800b734:	68e5      	ldr	r5, [r4, #12]
 800b736:	6832      	ldr	r2, [r6, #0]
 800b738:	f003 0306 	and.w	r3, r3, #6
 800b73c:	2b04      	cmp	r3, #4
 800b73e:	bf08      	it	eq
 800b740:	1aad      	subeq	r5, r5, r2
 800b742:	68a3      	ldr	r3, [r4, #8]
 800b744:	6922      	ldr	r2, [r4, #16]
 800b746:	bf0c      	ite	eq
 800b748:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b74c:	2500      	movne	r5, #0
 800b74e:	4293      	cmp	r3, r2
 800b750:	bfc4      	itt	gt
 800b752:	1a9b      	subgt	r3, r3, r2
 800b754:	18ed      	addgt	r5, r5, r3
 800b756:	2600      	movs	r6, #0
 800b758:	341a      	adds	r4, #26
 800b75a:	42b5      	cmp	r5, r6
 800b75c:	d11a      	bne.n	800b794 <_printf_common+0xc8>
 800b75e:	2000      	movs	r0, #0
 800b760:	e008      	b.n	800b774 <_printf_common+0xa8>
 800b762:	2301      	movs	r3, #1
 800b764:	4652      	mov	r2, sl
 800b766:	4649      	mov	r1, r9
 800b768:	4638      	mov	r0, r7
 800b76a:	47c0      	blx	r8
 800b76c:	3001      	adds	r0, #1
 800b76e:	d103      	bne.n	800b778 <_printf_common+0xac>
 800b770:	f04f 30ff 	mov.w	r0, #4294967295
 800b774:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b778:	3501      	adds	r5, #1
 800b77a:	e7c6      	b.n	800b70a <_printf_common+0x3e>
 800b77c:	18e1      	adds	r1, r4, r3
 800b77e:	1c5a      	adds	r2, r3, #1
 800b780:	2030      	movs	r0, #48	; 0x30
 800b782:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b786:	4422      	add	r2, r4
 800b788:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b78c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b790:	3302      	adds	r3, #2
 800b792:	e7c7      	b.n	800b724 <_printf_common+0x58>
 800b794:	2301      	movs	r3, #1
 800b796:	4622      	mov	r2, r4
 800b798:	4649      	mov	r1, r9
 800b79a:	4638      	mov	r0, r7
 800b79c:	47c0      	blx	r8
 800b79e:	3001      	adds	r0, #1
 800b7a0:	d0e6      	beq.n	800b770 <_printf_common+0xa4>
 800b7a2:	3601      	adds	r6, #1
 800b7a4:	e7d9      	b.n	800b75a <_printf_common+0x8e>
	...

0800b7a8 <_printf_i>:
 800b7a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b7ac:	7e0f      	ldrb	r7, [r1, #24]
 800b7ae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b7b0:	2f78      	cmp	r7, #120	; 0x78
 800b7b2:	4691      	mov	r9, r2
 800b7b4:	4680      	mov	r8, r0
 800b7b6:	460c      	mov	r4, r1
 800b7b8:	469a      	mov	sl, r3
 800b7ba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b7be:	d807      	bhi.n	800b7d0 <_printf_i+0x28>
 800b7c0:	2f62      	cmp	r7, #98	; 0x62
 800b7c2:	d80a      	bhi.n	800b7da <_printf_i+0x32>
 800b7c4:	2f00      	cmp	r7, #0
 800b7c6:	f000 80d8 	beq.w	800b97a <_printf_i+0x1d2>
 800b7ca:	2f58      	cmp	r7, #88	; 0x58
 800b7cc:	f000 80a3 	beq.w	800b916 <_printf_i+0x16e>
 800b7d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b7d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b7d8:	e03a      	b.n	800b850 <_printf_i+0xa8>
 800b7da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b7de:	2b15      	cmp	r3, #21
 800b7e0:	d8f6      	bhi.n	800b7d0 <_printf_i+0x28>
 800b7e2:	a101      	add	r1, pc, #4	; (adr r1, 800b7e8 <_printf_i+0x40>)
 800b7e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b7e8:	0800b841 	.word	0x0800b841
 800b7ec:	0800b855 	.word	0x0800b855
 800b7f0:	0800b7d1 	.word	0x0800b7d1
 800b7f4:	0800b7d1 	.word	0x0800b7d1
 800b7f8:	0800b7d1 	.word	0x0800b7d1
 800b7fc:	0800b7d1 	.word	0x0800b7d1
 800b800:	0800b855 	.word	0x0800b855
 800b804:	0800b7d1 	.word	0x0800b7d1
 800b808:	0800b7d1 	.word	0x0800b7d1
 800b80c:	0800b7d1 	.word	0x0800b7d1
 800b810:	0800b7d1 	.word	0x0800b7d1
 800b814:	0800b961 	.word	0x0800b961
 800b818:	0800b885 	.word	0x0800b885
 800b81c:	0800b943 	.word	0x0800b943
 800b820:	0800b7d1 	.word	0x0800b7d1
 800b824:	0800b7d1 	.word	0x0800b7d1
 800b828:	0800b983 	.word	0x0800b983
 800b82c:	0800b7d1 	.word	0x0800b7d1
 800b830:	0800b885 	.word	0x0800b885
 800b834:	0800b7d1 	.word	0x0800b7d1
 800b838:	0800b7d1 	.word	0x0800b7d1
 800b83c:	0800b94b 	.word	0x0800b94b
 800b840:	682b      	ldr	r3, [r5, #0]
 800b842:	1d1a      	adds	r2, r3, #4
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	602a      	str	r2, [r5, #0]
 800b848:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b84c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b850:	2301      	movs	r3, #1
 800b852:	e0a3      	b.n	800b99c <_printf_i+0x1f4>
 800b854:	6820      	ldr	r0, [r4, #0]
 800b856:	6829      	ldr	r1, [r5, #0]
 800b858:	0606      	lsls	r6, r0, #24
 800b85a:	f101 0304 	add.w	r3, r1, #4
 800b85e:	d50a      	bpl.n	800b876 <_printf_i+0xce>
 800b860:	680e      	ldr	r6, [r1, #0]
 800b862:	602b      	str	r3, [r5, #0]
 800b864:	2e00      	cmp	r6, #0
 800b866:	da03      	bge.n	800b870 <_printf_i+0xc8>
 800b868:	232d      	movs	r3, #45	; 0x2d
 800b86a:	4276      	negs	r6, r6
 800b86c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b870:	485e      	ldr	r0, [pc, #376]	; (800b9ec <_printf_i+0x244>)
 800b872:	230a      	movs	r3, #10
 800b874:	e019      	b.n	800b8aa <_printf_i+0x102>
 800b876:	680e      	ldr	r6, [r1, #0]
 800b878:	602b      	str	r3, [r5, #0]
 800b87a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b87e:	bf18      	it	ne
 800b880:	b236      	sxthne	r6, r6
 800b882:	e7ef      	b.n	800b864 <_printf_i+0xbc>
 800b884:	682b      	ldr	r3, [r5, #0]
 800b886:	6820      	ldr	r0, [r4, #0]
 800b888:	1d19      	adds	r1, r3, #4
 800b88a:	6029      	str	r1, [r5, #0]
 800b88c:	0601      	lsls	r1, r0, #24
 800b88e:	d501      	bpl.n	800b894 <_printf_i+0xec>
 800b890:	681e      	ldr	r6, [r3, #0]
 800b892:	e002      	b.n	800b89a <_printf_i+0xf2>
 800b894:	0646      	lsls	r6, r0, #25
 800b896:	d5fb      	bpl.n	800b890 <_printf_i+0xe8>
 800b898:	881e      	ldrh	r6, [r3, #0]
 800b89a:	4854      	ldr	r0, [pc, #336]	; (800b9ec <_printf_i+0x244>)
 800b89c:	2f6f      	cmp	r7, #111	; 0x6f
 800b89e:	bf0c      	ite	eq
 800b8a0:	2308      	moveq	r3, #8
 800b8a2:	230a      	movne	r3, #10
 800b8a4:	2100      	movs	r1, #0
 800b8a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b8aa:	6865      	ldr	r5, [r4, #4]
 800b8ac:	60a5      	str	r5, [r4, #8]
 800b8ae:	2d00      	cmp	r5, #0
 800b8b0:	bfa2      	ittt	ge
 800b8b2:	6821      	ldrge	r1, [r4, #0]
 800b8b4:	f021 0104 	bicge.w	r1, r1, #4
 800b8b8:	6021      	strge	r1, [r4, #0]
 800b8ba:	b90e      	cbnz	r6, 800b8c0 <_printf_i+0x118>
 800b8bc:	2d00      	cmp	r5, #0
 800b8be:	d04d      	beq.n	800b95c <_printf_i+0x1b4>
 800b8c0:	4615      	mov	r5, r2
 800b8c2:	fbb6 f1f3 	udiv	r1, r6, r3
 800b8c6:	fb03 6711 	mls	r7, r3, r1, r6
 800b8ca:	5dc7      	ldrb	r7, [r0, r7]
 800b8cc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b8d0:	4637      	mov	r7, r6
 800b8d2:	42bb      	cmp	r3, r7
 800b8d4:	460e      	mov	r6, r1
 800b8d6:	d9f4      	bls.n	800b8c2 <_printf_i+0x11a>
 800b8d8:	2b08      	cmp	r3, #8
 800b8da:	d10b      	bne.n	800b8f4 <_printf_i+0x14c>
 800b8dc:	6823      	ldr	r3, [r4, #0]
 800b8de:	07de      	lsls	r6, r3, #31
 800b8e0:	d508      	bpl.n	800b8f4 <_printf_i+0x14c>
 800b8e2:	6923      	ldr	r3, [r4, #16]
 800b8e4:	6861      	ldr	r1, [r4, #4]
 800b8e6:	4299      	cmp	r1, r3
 800b8e8:	bfde      	ittt	le
 800b8ea:	2330      	movle	r3, #48	; 0x30
 800b8ec:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b8f0:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b8f4:	1b52      	subs	r2, r2, r5
 800b8f6:	6122      	str	r2, [r4, #16]
 800b8f8:	f8cd a000 	str.w	sl, [sp]
 800b8fc:	464b      	mov	r3, r9
 800b8fe:	aa03      	add	r2, sp, #12
 800b900:	4621      	mov	r1, r4
 800b902:	4640      	mov	r0, r8
 800b904:	f7ff fee2 	bl	800b6cc <_printf_common>
 800b908:	3001      	adds	r0, #1
 800b90a:	d14c      	bne.n	800b9a6 <_printf_i+0x1fe>
 800b90c:	f04f 30ff 	mov.w	r0, #4294967295
 800b910:	b004      	add	sp, #16
 800b912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b916:	4835      	ldr	r0, [pc, #212]	; (800b9ec <_printf_i+0x244>)
 800b918:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b91c:	6829      	ldr	r1, [r5, #0]
 800b91e:	6823      	ldr	r3, [r4, #0]
 800b920:	f851 6b04 	ldr.w	r6, [r1], #4
 800b924:	6029      	str	r1, [r5, #0]
 800b926:	061d      	lsls	r5, r3, #24
 800b928:	d514      	bpl.n	800b954 <_printf_i+0x1ac>
 800b92a:	07df      	lsls	r7, r3, #31
 800b92c:	bf44      	itt	mi
 800b92e:	f043 0320 	orrmi.w	r3, r3, #32
 800b932:	6023      	strmi	r3, [r4, #0]
 800b934:	b91e      	cbnz	r6, 800b93e <_printf_i+0x196>
 800b936:	6823      	ldr	r3, [r4, #0]
 800b938:	f023 0320 	bic.w	r3, r3, #32
 800b93c:	6023      	str	r3, [r4, #0]
 800b93e:	2310      	movs	r3, #16
 800b940:	e7b0      	b.n	800b8a4 <_printf_i+0xfc>
 800b942:	6823      	ldr	r3, [r4, #0]
 800b944:	f043 0320 	orr.w	r3, r3, #32
 800b948:	6023      	str	r3, [r4, #0]
 800b94a:	2378      	movs	r3, #120	; 0x78
 800b94c:	4828      	ldr	r0, [pc, #160]	; (800b9f0 <_printf_i+0x248>)
 800b94e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b952:	e7e3      	b.n	800b91c <_printf_i+0x174>
 800b954:	0659      	lsls	r1, r3, #25
 800b956:	bf48      	it	mi
 800b958:	b2b6      	uxthmi	r6, r6
 800b95a:	e7e6      	b.n	800b92a <_printf_i+0x182>
 800b95c:	4615      	mov	r5, r2
 800b95e:	e7bb      	b.n	800b8d8 <_printf_i+0x130>
 800b960:	682b      	ldr	r3, [r5, #0]
 800b962:	6826      	ldr	r6, [r4, #0]
 800b964:	6961      	ldr	r1, [r4, #20]
 800b966:	1d18      	adds	r0, r3, #4
 800b968:	6028      	str	r0, [r5, #0]
 800b96a:	0635      	lsls	r5, r6, #24
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	d501      	bpl.n	800b974 <_printf_i+0x1cc>
 800b970:	6019      	str	r1, [r3, #0]
 800b972:	e002      	b.n	800b97a <_printf_i+0x1d2>
 800b974:	0670      	lsls	r0, r6, #25
 800b976:	d5fb      	bpl.n	800b970 <_printf_i+0x1c8>
 800b978:	8019      	strh	r1, [r3, #0]
 800b97a:	2300      	movs	r3, #0
 800b97c:	6123      	str	r3, [r4, #16]
 800b97e:	4615      	mov	r5, r2
 800b980:	e7ba      	b.n	800b8f8 <_printf_i+0x150>
 800b982:	682b      	ldr	r3, [r5, #0]
 800b984:	1d1a      	adds	r2, r3, #4
 800b986:	602a      	str	r2, [r5, #0]
 800b988:	681d      	ldr	r5, [r3, #0]
 800b98a:	6862      	ldr	r2, [r4, #4]
 800b98c:	2100      	movs	r1, #0
 800b98e:	4628      	mov	r0, r5
 800b990:	f7f4 fc26 	bl	80001e0 <memchr>
 800b994:	b108      	cbz	r0, 800b99a <_printf_i+0x1f2>
 800b996:	1b40      	subs	r0, r0, r5
 800b998:	6060      	str	r0, [r4, #4]
 800b99a:	6863      	ldr	r3, [r4, #4]
 800b99c:	6123      	str	r3, [r4, #16]
 800b99e:	2300      	movs	r3, #0
 800b9a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b9a4:	e7a8      	b.n	800b8f8 <_printf_i+0x150>
 800b9a6:	6923      	ldr	r3, [r4, #16]
 800b9a8:	462a      	mov	r2, r5
 800b9aa:	4649      	mov	r1, r9
 800b9ac:	4640      	mov	r0, r8
 800b9ae:	47d0      	blx	sl
 800b9b0:	3001      	adds	r0, #1
 800b9b2:	d0ab      	beq.n	800b90c <_printf_i+0x164>
 800b9b4:	6823      	ldr	r3, [r4, #0]
 800b9b6:	079b      	lsls	r3, r3, #30
 800b9b8:	d413      	bmi.n	800b9e2 <_printf_i+0x23a>
 800b9ba:	68e0      	ldr	r0, [r4, #12]
 800b9bc:	9b03      	ldr	r3, [sp, #12]
 800b9be:	4298      	cmp	r0, r3
 800b9c0:	bfb8      	it	lt
 800b9c2:	4618      	movlt	r0, r3
 800b9c4:	e7a4      	b.n	800b910 <_printf_i+0x168>
 800b9c6:	2301      	movs	r3, #1
 800b9c8:	4632      	mov	r2, r6
 800b9ca:	4649      	mov	r1, r9
 800b9cc:	4640      	mov	r0, r8
 800b9ce:	47d0      	blx	sl
 800b9d0:	3001      	adds	r0, #1
 800b9d2:	d09b      	beq.n	800b90c <_printf_i+0x164>
 800b9d4:	3501      	adds	r5, #1
 800b9d6:	68e3      	ldr	r3, [r4, #12]
 800b9d8:	9903      	ldr	r1, [sp, #12]
 800b9da:	1a5b      	subs	r3, r3, r1
 800b9dc:	42ab      	cmp	r3, r5
 800b9de:	dcf2      	bgt.n	800b9c6 <_printf_i+0x21e>
 800b9e0:	e7eb      	b.n	800b9ba <_printf_i+0x212>
 800b9e2:	2500      	movs	r5, #0
 800b9e4:	f104 0619 	add.w	r6, r4, #25
 800b9e8:	e7f5      	b.n	800b9d6 <_printf_i+0x22e>
 800b9ea:	bf00      	nop
 800b9ec:	0800fb6a 	.word	0x0800fb6a
 800b9f0:	0800fb7b 	.word	0x0800fb7b

0800b9f4 <_scanf_float>:
 800b9f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9f8:	b087      	sub	sp, #28
 800b9fa:	4617      	mov	r7, r2
 800b9fc:	9303      	str	r3, [sp, #12]
 800b9fe:	688b      	ldr	r3, [r1, #8]
 800ba00:	1e5a      	subs	r2, r3, #1
 800ba02:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ba06:	bf83      	ittte	hi
 800ba08:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ba0c:	195b      	addhi	r3, r3, r5
 800ba0e:	9302      	strhi	r3, [sp, #8]
 800ba10:	2300      	movls	r3, #0
 800ba12:	bf86      	itte	hi
 800ba14:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ba18:	608b      	strhi	r3, [r1, #8]
 800ba1a:	9302      	strls	r3, [sp, #8]
 800ba1c:	680b      	ldr	r3, [r1, #0]
 800ba1e:	468b      	mov	fp, r1
 800ba20:	2500      	movs	r5, #0
 800ba22:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800ba26:	f84b 3b1c 	str.w	r3, [fp], #28
 800ba2a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800ba2e:	4680      	mov	r8, r0
 800ba30:	460c      	mov	r4, r1
 800ba32:	465e      	mov	r6, fp
 800ba34:	46aa      	mov	sl, r5
 800ba36:	46a9      	mov	r9, r5
 800ba38:	9501      	str	r5, [sp, #4]
 800ba3a:	68a2      	ldr	r2, [r4, #8]
 800ba3c:	b152      	cbz	r2, 800ba54 <_scanf_float+0x60>
 800ba3e:	683b      	ldr	r3, [r7, #0]
 800ba40:	781b      	ldrb	r3, [r3, #0]
 800ba42:	2b4e      	cmp	r3, #78	; 0x4e
 800ba44:	d864      	bhi.n	800bb10 <_scanf_float+0x11c>
 800ba46:	2b40      	cmp	r3, #64	; 0x40
 800ba48:	d83c      	bhi.n	800bac4 <_scanf_float+0xd0>
 800ba4a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800ba4e:	b2c8      	uxtb	r0, r1
 800ba50:	280e      	cmp	r0, #14
 800ba52:	d93a      	bls.n	800baca <_scanf_float+0xd6>
 800ba54:	f1b9 0f00 	cmp.w	r9, #0
 800ba58:	d003      	beq.n	800ba62 <_scanf_float+0x6e>
 800ba5a:	6823      	ldr	r3, [r4, #0]
 800ba5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ba60:	6023      	str	r3, [r4, #0]
 800ba62:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ba66:	f1ba 0f01 	cmp.w	sl, #1
 800ba6a:	f200 8113 	bhi.w	800bc94 <_scanf_float+0x2a0>
 800ba6e:	455e      	cmp	r6, fp
 800ba70:	f200 8105 	bhi.w	800bc7e <_scanf_float+0x28a>
 800ba74:	2501      	movs	r5, #1
 800ba76:	4628      	mov	r0, r5
 800ba78:	b007      	add	sp, #28
 800ba7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba7e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800ba82:	2a0d      	cmp	r2, #13
 800ba84:	d8e6      	bhi.n	800ba54 <_scanf_float+0x60>
 800ba86:	a101      	add	r1, pc, #4	; (adr r1, 800ba8c <_scanf_float+0x98>)
 800ba88:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ba8c:	0800bbcb 	.word	0x0800bbcb
 800ba90:	0800ba55 	.word	0x0800ba55
 800ba94:	0800ba55 	.word	0x0800ba55
 800ba98:	0800ba55 	.word	0x0800ba55
 800ba9c:	0800bc2b 	.word	0x0800bc2b
 800baa0:	0800bc03 	.word	0x0800bc03
 800baa4:	0800ba55 	.word	0x0800ba55
 800baa8:	0800ba55 	.word	0x0800ba55
 800baac:	0800bbd9 	.word	0x0800bbd9
 800bab0:	0800ba55 	.word	0x0800ba55
 800bab4:	0800ba55 	.word	0x0800ba55
 800bab8:	0800ba55 	.word	0x0800ba55
 800babc:	0800ba55 	.word	0x0800ba55
 800bac0:	0800bb91 	.word	0x0800bb91
 800bac4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800bac8:	e7db      	b.n	800ba82 <_scanf_float+0x8e>
 800baca:	290e      	cmp	r1, #14
 800bacc:	d8c2      	bhi.n	800ba54 <_scanf_float+0x60>
 800bace:	a001      	add	r0, pc, #4	; (adr r0, 800bad4 <_scanf_float+0xe0>)
 800bad0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800bad4:	0800bb83 	.word	0x0800bb83
 800bad8:	0800ba55 	.word	0x0800ba55
 800badc:	0800bb83 	.word	0x0800bb83
 800bae0:	0800bc17 	.word	0x0800bc17
 800bae4:	0800ba55 	.word	0x0800ba55
 800bae8:	0800bb31 	.word	0x0800bb31
 800baec:	0800bb6d 	.word	0x0800bb6d
 800baf0:	0800bb6d 	.word	0x0800bb6d
 800baf4:	0800bb6d 	.word	0x0800bb6d
 800baf8:	0800bb6d 	.word	0x0800bb6d
 800bafc:	0800bb6d 	.word	0x0800bb6d
 800bb00:	0800bb6d 	.word	0x0800bb6d
 800bb04:	0800bb6d 	.word	0x0800bb6d
 800bb08:	0800bb6d 	.word	0x0800bb6d
 800bb0c:	0800bb6d 	.word	0x0800bb6d
 800bb10:	2b6e      	cmp	r3, #110	; 0x6e
 800bb12:	d809      	bhi.n	800bb28 <_scanf_float+0x134>
 800bb14:	2b60      	cmp	r3, #96	; 0x60
 800bb16:	d8b2      	bhi.n	800ba7e <_scanf_float+0x8a>
 800bb18:	2b54      	cmp	r3, #84	; 0x54
 800bb1a:	d077      	beq.n	800bc0c <_scanf_float+0x218>
 800bb1c:	2b59      	cmp	r3, #89	; 0x59
 800bb1e:	d199      	bne.n	800ba54 <_scanf_float+0x60>
 800bb20:	2d07      	cmp	r5, #7
 800bb22:	d197      	bne.n	800ba54 <_scanf_float+0x60>
 800bb24:	2508      	movs	r5, #8
 800bb26:	e029      	b.n	800bb7c <_scanf_float+0x188>
 800bb28:	2b74      	cmp	r3, #116	; 0x74
 800bb2a:	d06f      	beq.n	800bc0c <_scanf_float+0x218>
 800bb2c:	2b79      	cmp	r3, #121	; 0x79
 800bb2e:	e7f6      	b.n	800bb1e <_scanf_float+0x12a>
 800bb30:	6821      	ldr	r1, [r4, #0]
 800bb32:	05c8      	lsls	r0, r1, #23
 800bb34:	d51a      	bpl.n	800bb6c <_scanf_float+0x178>
 800bb36:	9b02      	ldr	r3, [sp, #8]
 800bb38:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800bb3c:	6021      	str	r1, [r4, #0]
 800bb3e:	f109 0901 	add.w	r9, r9, #1
 800bb42:	b11b      	cbz	r3, 800bb4c <_scanf_float+0x158>
 800bb44:	3b01      	subs	r3, #1
 800bb46:	3201      	adds	r2, #1
 800bb48:	9302      	str	r3, [sp, #8]
 800bb4a:	60a2      	str	r2, [r4, #8]
 800bb4c:	68a3      	ldr	r3, [r4, #8]
 800bb4e:	3b01      	subs	r3, #1
 800bb50:	60a3      	str	r3, [r4, #8]
 800bb52:	6923      	ldr	r3, [r4, #16]
 800bb54:	3301      	adds	r3, #1
 800bb56:	6123      	str	r3, [r4, #16]
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	3b01      	subs	r3, #1
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	607b      	str	r3, [r7, #4]
 800bb60:	f340 8084 	ble.w	800bc6c <_scanf_float+0x278>
 800bb64:	683b      	ldr	r3, [r7, #0]
 800bb66:	3301      	adds	r3, #1
 800bb68:	603b      	str	r3, [r7, #0]
 800bb6a:	e766      	b.n	800ba3a <_scanf_float+0x46>
 800bb6c:	eb1a 0f05 	cmn.w	sl, r5
 800bb70:	f47f af70 	bne.w	800ba54 <_scanf_float+0x60>
 800bb74:	6822      	ldr	r2, [r4, #0]
 800bb76:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800bb7a:	6022      	str	r2, [r4, #0]
 800bb7c:	f806 3b01 	strb.w	r3, [r6], #1
 800bb80:	e7e4      	b.n	800bb4c <_scanf_float+0x158>
 800bb82:	6822      	ldr	r2, [r4, #0]
 800bb84:	0610      	lsls	r0, r2, #24
 800bb86:	f57f af65 	bpl.w	800ba54 <_scanf_float+0x60>
 800bb8a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bb8e:	e7f4      	b.n	800bb7a <_scanf_float+0x186>
 800bb90:	f1ba 0f00 	cmp.w	sl, #0
 800bb94:	d10e      	bne.n	800bbb4 <_scanf_float+0x1c0>
 800bb96:	f1b9 0f00 	cmp.w	r9, #0
 800bb9a:	d10e      	bne.n	800bbba <_scanf_float+0x1c6>
 800bb9c:	6822      	ldr	r2, [r4, #0]
 800bb9e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800bba2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800bba6:	d108      	bne.n	800bbba <_scanf_float+0x1c6>
 800bba8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bbac:	6022      	str	r2, [r4, #0]
 800bbae:	f04f 0a01 	mov.w	sl, #1
 800bbb2:	e7e3      	b.n	800bb7c <_scanf_float+0x188>
 800bbb4:	f1ba 0f02 	cmp.w	sl, #2
 800bbb8:	d055      	beq.n	800bc66 <_scanf_float+0x272>
 800bbba:	2d01      	cmp	r5, #1
 800bbbc:	d002      	beq.n	800bbc4 <_scanf_float+0x1d0>
 800bbbe:	2d04      	cmp	r5, #4
 800bbc0:	f47f af48 	bne.w	800ba54 <_scanf_float+0x60>
 800bbc4:	3501      	adds	r5, #1
 800bbc6:	b2ed      	uxtb	r5, r5
 800bbc8:	e7d8      	b.n	800bb7c <_scanf_float+0x188>
 800bbca:	f1ba 0f01 	cmp.w	sl, #1
 800bbce:	f47f af41 	bne.w	800ba54 <_scanf_float+0x60>
 800bbd2:	f04f 0a02 	mov.w	sl, #2
 800bbd6:	e7d1      	b.n	800bb7c <_scanf_float+0x188>
 800bbd8:	b97d      	cbnz	r5, 800bbfa <_scanf_float+0x206>
 800bbda:	f1b9 0f00 	cmp.w	r9, #0
 800bbde:	f47f af3c 	bne.w	800ba5a <_scanf_float+0x66>
 800bbe2:	6822      	ldr	r2, [r4, #0]
 800bbe4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800bbe8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800bbec:	f47f af39 	bne.w	800ba62 <_scanf_float+0x6e>
 800bbf0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bbf4:	6022      	str	r2, [r4, #0]
 800bbf6:	2501      	movs	r5, #1
 800bbf8:	e7c0      	b.n	800bb7c <_scanf_float+0x188>
 800bbfa:	2d03      	cmp	r5, #3
 800bbfc:	d0e2      	beq.n	800bbc4 <_scanf_float+0x1d0>
 800bbfe:	2d05      	cmp	r5, #5
 800bc00:	e7de      	b.n	800bbc0 <_scanf_float+0x1cc>
 800bc02:	2d02      	cmp	r5, #2
 800bc04:	f47f af26 	bne.w	800ba54 <_scanf_float+0x60>
 800bc08:	2503      	movs	r5, #3
 800bc0a:	e7b7      	b.n	800bb7c <_scanf_float+0x188>
 800bc0c:	2d06      	cmp	r5, #6
 800bc0e:	f47f af21 	bne.w	800ba54 <_scanf_float+0x60>
 800bc12:	2507      	movs	r5, #7
 800bc14:	e7b2      	b.n	800bb7c <_scanf_float+0x188>
 800bc16:	6822      	ldr	r2, [r4, #0]
 800bc18:	0591      	lsls	r1, r2, #22
 800bc1a:	f57f af1b 	bpl.w	800ba54 <_scanf_float+0x60>
 800bc1e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800bc22:	6022      	str	r2, [r4, #0]
 800bc24:	f8cd 9004 	str.w	r9, [sp, #4]
 800bc28:	e7a8      	b.n	800bb7c <_scanf_float+0x188>
 800bc2a:	6822      	ldr	r2, [r4, #0]
 800bc2c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800bc30:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800bc34:	d006      	beq.n	800bc44 <_scanf_float+0x250>
 800bc36:	0550      	lsls	r0, r2, #21
 800bc38:	f57f af0c 	bpl.w	800ba54 <_scanf_float+0x60>
 800bc3c:	f1b9 0f00 	cmp.w	r9, #0
 800bc40:	f43f af0f 	beq.w	800ba62 <_scanf_float+0x6e>
 800bc44:	0591      	lsls	r1, r2, #22
 800bc46:	bf58      	it	pl
 800bc48:	9901      	ldrpl	r1, [sp, #4]
 800bc4a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bc4e:	bf58      	it	pl
 800bc50:	eba9 0101 	subpl.w	r1, r9, r1
 800bc54:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800bc58:	bf58      	it	pl
 800bc5a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800bc5e:	6022      	str	r2, [r4, #0]
 800bc60:	f04f 0900 	mov.w	r9, #0
 800bc64:	e78a      	b.n	800bb7c <_scanf_float+0x188>
 800bc66:	f04f 0a03 	mov.w	sl, #3
 800bc6a:	e787      	b.n	800bb7c <_scanf_float+0x188>
 800bc6c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bc70:	4639      	mov	r1, r7
 800bc72:	4640      	mov	r0, r8
 800bc74:	4798      	blx	r3
 800bc76:	2800      	cmp	r0, #0
 800bc78:	f43f aedf 	beq.w	800ba3a <_scanf_float+0x46>
 800bc7c:	e6ea      	b.n	800ba54 <_scanf_float+0x60>
 800bc7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bc82:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bc86:	463a      	mov	r2, r7
 800bc88:	4640      	mov	r0, r8
 800bc8a:	4798      	blx	r3
 800bc8c:	6923      	ldr	r3, [r4, #16]
 800bc8e:	3b01      	subs	r3, #1
 800bc90:	6123      	str	r3, [r4, #16]
 800bc92:	e6ec      	b.n	800ba6e <_scanf_float+0x7a>
 800bc94:	1e6b      	subs	r3, r5, #1
 800bc96:	2b06      	cmp	r3, #6
 800bc98:	d825      	bhi.n	800bce6 <_scanf_float+0x2f2>
 800bc9a:	2d02      	cmp	r5, #2
 800bc9c:	d836      	bhi.n	800bd0c <_scanf_float+0x318>
 800bc9e:	455e      	cmp	r6, fp
 800bca0:	f67f aee8 	bls.w	800ba74 <_scanf_float+0x80>
 800bca4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bca8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bcac:	463a      	mov	r2, r7
 800bcae:	4640      	mov	r0, r8
 800bcb0:	4798      	blx	r3
 800bcb2:	6923      	ldr	r3, [r4, #16]
 800bcb4:	3b01      	subs	r3, #1
 800bcb6:	6123      	str	r3, [r4, #16]
 800bcb8:	e7f1      	b.n	800bc9e <_scanf_float+0x2aa>
 800bcba:	9802      	ldr	r0, [sp, #8]
 800bcbc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bcc0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800bcc4:	9002      	str	r0, [sp, #8]
 800bcc6:	463a      	mov	r2, r7
 800bcc8:	4640      	mov	r0, r8
 800bcca:	4798      	blx	r3
 800bccc:	6923      	ldr	r3, [r4, #16]
 800bcce:	3b01      	subs	r3, #1
 800bcd0:	6123      	str	r3, [r4, #16]
 800bcd2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bcd6:	fa5f fa8a 	uxtb.w	sl, sl
 800bcda:	f1ba 0f02 	cmp.w	sl, #2
 800bcde:	d1ec      	bne.n	800bcba <_scanf_float+0x2c6>
 800bce0:	3d03      	subs	r5, #3
 800bce2:	b2ed      	uxtb	r5, r5
 800bce4:	1b76      	subs	r6, r6, r5
 800bce6:	6823      	ldr	r3, [r4, #0]
 800bce8:	05da      	lsls	r2, r3, #23
 800bcea:	d52f      	bpl.n	800bd4c <_scanf_float+0x358>
 800bcec:	055b      	lsls	r3, r3, #21
 800bcee:	d510      	bpl.n	800bd12 <_scanf_float+0x31e>
 800bcf0:	455e      	cmp	r6, fp
 800bcf2:	f67f aebf 	bls.w	800ba74 <_scanf_float+0x80>
 800bcf6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bcfa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bcfe:	463a      	mov	r2, r7
 800bd00:	4640      	mov	r0, r8
 800bd02:	4798      	blx	r3
 800bd04:	6923      	ldr	r3, [r4, #16]
 800bd06:	3b01      	subs	r3, #1
 800bd08:	6123      	str	r3, [r4, #16]
 800bd0a:	e7f1      	b.n	800bcf0 <_scanf_float+0x2fc>
 800bd0c:	46aa      	mov	sl, r5
 800bd0e:	9602      	str	r6, [sp, #8]
 800bd10:	e7df      	b.n	800bcd2 <_scanf_float+0x2de>
 800bd12:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bd16:	6923      	ldr	r3, [r4, #16]
 800bd18:	2965      	cmp	r1, #101	; 0x65
 800bd1a:	f103 33ff 	add.w	r3, r3, #4294967295
 800bd1e:	f106 35ff 	add.w	r5, r6, #4294967295
 800bd22:	6123      	str	r3, [r4, #16]
 800bd24:	d00c      	beq.n	800bd40 <_scanf_float+0x34c>
 800bd26:	2945      	cmp	r1, #69	; 0x45
 800bd28:	d00a      	beq.n	800bd40 <_scanf_float+0x34c>
 800bd2a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bd2e:	463a      	mov	r2, r7
 800bd30:	4640      	mov	r0, r8
 800bd32:	4798      	blx	r3
 800bd34:	6923      	ldr	r3, [r4, #16]
 800bd36:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800bd3a:	3b01      	subs	r3, #1
 800bd3c:	1eb5      	subs	r5, r6, #2
 800bd3e:	6123      	str	r3, [r4, #16]
 800bd40:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bd44:	463a      	mov	r2, r7
 800bd46:	4640      	mov	r0, r8
 800bd48:	4798      	blx	r3
 800bd4a:	462e      	mov	r6, r5
 800bd4c:	6825      	ldr	r5, [r4, #0]
 800bd4e:	f015 0510 	ands.w	r5, r5, #16
 800bd52:	d159      	bne.n	800be08 <_scanf_float+0x414>
 800bd54:	7035      	strb	r5, [r6, #0]
 800bd56:	6823      	ldr	r3, [r4, #0]
 800bd58:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800bd5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bd60:	d11b      	bne.n	800bd9a <_scanf_float+0x3a6>
 800bd62:	9b01      	ldr	r3, [sp, #4]
 800bd64:	454b      	cmp	r3, r9
 800bd66:	eba3 0209 	sub.w	r2, r3, r9
 800bd6a:	d123      	bne.n	800bdb4 <_scanf_float+0x3c0>
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	4659      	mov	r1, fp
 800bd70:	4640      	mov	r0, r8
 800bd72:	f000 fe97 	bl	800caa4 <_strtod_r>
 800bd76:	6822      	ldr	r2, [r4, #0]
 800bd78:	9b03      	ldr	r3, [sp, #12]
 800bd7a:	f012 0f02 	tst.w	r2, #2
 800bd7e:	ec57 6b10 	vmov	r6, r7, d0
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	d021      	beq.n	800bdca <_scanf_float+0x3d6>
 800bd86:	9903      	ldr	r1, [sp, #12]
 800bd88:	1d1a      	adds	r2, r3, #4
 800bd8a:	600a      	str	r2, [r1, #0]
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	e9c3 6700 	strd	r6, r7, [r3]
 800bd92:	68e3      	ldr	r3, [r4, #12]
 800bd94:	3301      	adds	r3, #1
 800bd96:	60e3      	str	r3, [r4, #12]
 800bd98:	e66d      	b.n	800ba76 <_scanf_float+0x82>
 800bd9a:	9b04      	ldr	r3, [sp, #16]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d0e5      	beq.n	800bd6c <_scanf_float+0x378>
 800bda0:	9905      	ldr	r1, [sp, #20]
 800bda2:	230a      	movs	r3, #10
 800bda4:	462a      	mov	r2, r5
 800bda6:	3101      	adds	r1, #1
 800bda8:	4640      	mov	r0, r8
 800bdaa:	f000 ff03 	bl	800cbb4 <_strtol_r>
 800bdae:	9b04      	ldr	r3, [sp, #16]
 800bdb0:	9e05      	ldr	r6, [sp, #20]
 800bdb2:	1ac2      	subs	r2, r0, r3
 800bdb4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800bdb8:	429e      	cmp	r6, r3
 800bdba:	bf28      	it	cs
 800bdbc:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800bdc0:	4912      	ldr	r1, [pc, #72]	; (800be0c <_scanf_float+0x418>)
 800bdc2:	4630      	mov	r0, r6
 800bdc4:	f000 f82c 	bl	800be20 <siprintf>
 800bdc8:	e7d0      	b.n	800bd6c <_scanf_float+0x378>
 800bdca:	9903      	ldr	r1, [sp, #12]
 800bdcc:	f012 0f04 	tst.w	r2, #4
 800bdd0:	f103 0204 	add.w	r2, r3, #4
 800bdd4:	600a      	str	r2, [r1, #0]
 800bdd6:	d1d9      	bne.n	800bd8c <_scanf_float+0x398>
 800bdd8:	f8d3 8000 	ldr.w	r8, [r3]
 800bddc:	ee10 2a10 	vmov	r2, s0
 800bde0:	ee10 0a10 	vmov	r0, s0
 800bde4:	463b      	mov	r3, r7
 800bde6:	4639      	mov	r1, r7
 800bde8:	f7f4 fea0 	bl	8000b2c <__aeabi_dcmpun>
 800bdec:	b128      	cbz	r0, 800bdfa <_scanf_float+0x406>
 800bdee:	4808      	ldr	r0, [pc, #32]	; (800be10 <_scanf_float+0x41c>)
 800bdf0:	f000 f810 	bl	800be14 <nanf>
 800bdf4:	ed88 0a00 	vstr	s0, [r8]
 800bdf8:	e7cb      	b.n	800bd92 <_scanf_float+0x39e>
 800bdfa:	4630      	mov	r0, r6
 800bdfc:	4639      	mov	r1, r7
 800bdfe:	f7f4 fef3 	bl	8000be8 <__aeabi_d2f>
 800be02:	f8c8 0000 	str.w	r0, [r8]
 800be06:	e7c4      	b.n	800bd92 <_scanf_float+0x39e>
 800be08:	2500      	movs	r5, #0
 800be0a:	e634      	b.n	800ba76 <_scanf_float+0x82>
 800be0c:	0800fb8c 	.word	0x0800fb8c
 800be10:	0800ff98 	.word	0x0800ff98

0800be14 <nanf>:
 800be14:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800be1c <nanf+0x8>
 800be18:	4770      	bx	lr
 800be1a:	bf00      	nop
 800be1c:	7fc00000 	.word	0x7fc00000

0800be20 <siprintf>:
 800be20:	b40e      	push	{r1, r2, r3}
 800be22:	b500      	push	{lr}
 800be24:	b09c      	sub	sp, #112	; 0x70
 800be26:	ab1d      	add	r3, sp, #116	; 0x74
 800be28:	9002      	str	r0, [sp, #8]
 800be2a:	9006      	str	r0, [sp, #24]
 800be2c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800be30:	4809      	ldr	r0, [pc, #36]	; (800be58 <siprintf+0x38>)
 800be32:	9107      	str	r1, [sp, #28]
 800be34:	9104      	str	r1, [sp, #16]
 800be36:	4909      	ldr	r1, [pc, #36]	; (800be5c <siprintf+0x3c>)
 800be38:	f853 2b04 	ldr.w	r2, [r3], #4
 800be3c:	9105      	str	r1, [sp, #20]
 800be3e:	6800      	ldr	r0, [r0, #0]
 800be40:	9301      	str	r3, [sp, #4]
 800be42:	a902      	add	r1, sp, #8
 800be44:	f002 fee2 	bl	800ec0c <_svfiprintf_r>
 800be48:	9b02      	ldr	r3, [sp, #8]
 800be4a:	2200      	movs	r2, #0
 800be4c:	701a      	strb	r2, [r3, #0]
 800be4e:	b01c      	add	sp, #112	; 0x70
 800be50:	f85d eb04 	ldr.w	lr, [sp], #4
 800be54:	b003      	add	sp, #12
 800be56:	4770      	bx	lr
 800be58:	200000fc 	.word	0x200000fc
 800be5c:	ffff0208 	.word	0xffff0208

0800be60 <sulp>:
 800be60:	b570      	push	{r4, r5, r6, lr}
 800be62:	4604      	mov	r4, r0
 800be64:	460d      	mov	r5, r1
 800be66:	ec45 4b10 	vmov	d0, r4, r5
 800be6a:	4616      	mov	r6, r2
 800be6c:	f002 fc2c 	bl	800e6c8 <__ulp>
 800be70:	ec51 0b10 	vmov	r0, r1, d0
 800be74:	b17e      	cbz	r6, 800be96 <sulp+0x36>
 800be76:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800be7a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800be7e:	2b00      	cmp	r3, #0
 800be80:	dd09      	ble.n	800be96 <sulp+0x36>
 800be82:	051b      	lsls	r3, r3, #20
 800be84:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800be88:	2400      	movs	r4, #0
 800be8a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800be8e:	4622      	mov	r2, r4
 800be90:	462b      	mov	r3, r5
 800be92:	f7f4 fbb1 	bl	80005f8 <__aeabi_dmul>
 800be96:	bd70      	pop	{r4, r5, r6, pc}

0800be98 <_strtod_l>:
 800be98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be9c:	ed2d 8b02 	vpush	{d8}
 800bea0:	b09d      	sub	sp, #116	; 0x74
 800bea2:	461f      	mov	r7, r3
 800bea4:	2300      	movs	r3, #0
 800bea6:	9318      	str	r3, [sp, #96]	; 0x60
 800bea8:	4ba2      	ldr	r3, [pc, #648]	; (800c134 <_strtod_l+0x29c>)
 800beaa:	9213      	str	r2, [sp, #76]	; 0x4c
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	9305      	str	r3, [sp, #20]
 800beb0:	4604      	mov	r4, r0
 800beb2:	4618      	mov	r0, r3
 800beb4:	4688      	mov	r8, r1
 800beb6:	f7f4 f98b 	bl	80001d0 <strlen>
 800beba:	f04f 0a00 	mov.w	sl, #0
 800bebe:	4605      	mov	r5, r0
 800bec0:	f04f 0b00 	mov.w	fp, #0
 800bec4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800bec8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800beca:	781a      	ldrb	r2, [r3, #0]
 800becc:	2a2b      	cmp	r2, #43	; 0x2b
 800bece:	d04e      	beq.n	800bf6e <_strtod_l+0xd6>
 800bed0:	d83b      	bhi.n	800bf4a <_strtod_l+0xb2>
 800bed2:	2a0d      	cmp	r2, #13
 800bed4:	d834      	bhi.n	800bf40 <_strtod_l+0xa8>
 800bed6:	2a08      	cmp	r2, #8
 800bed8:	d834      	bhi.n	800bf44 <_strtod_l+0xac>
 800beda:	2a00      	cmp	r2, #0
 800bedc:	d03e      	beq.n	800bf5c <_strtod_l+0xc4>
 800bede:	2300      	movs	r3, #0
 800bee0:	930a      	str	r3, [sp, #40]	; 0x28
 800bee2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800bee4:	7833      	ldrb	r3, [r6, #0]
 800bee6:	2b30      	cmp	r3, #48	; 0x30
 800bee8:	f040 80b0 	bne.w	800c04c <_strtod_l+0x1b4>
 800beec:	7873      	ldrb	r3, [r6, #1]
 800beee:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bef2:	2b58      	cmp	r3, #88	; 0x58
 800bef4:	d168      	bne.n	800bfc8 <_strtod_l+0x130>
 800bef6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bef8:	9301      	str	r3, [sp, #4]
 800befa:	ab18      	add	r3, sp, #96	; 0x60
 800befc:	9702      	str	r7, [sp, #8]
 800befe:	9300      	str	r3, [sp, #0]
 800bf00:	4a8d      	ldr	r2, [pc, #564]	; (800c138 <_strtod_l+0x2a0>)
 800bf02:	ab19      	add	r3, sp, #100	; 0x64
 800bf04:	a917      	add	r1, sp, #92	; 0x5c
 800bf06:	4620      	mov	r0, r4
 800bf08:	f001 fd38 	bl	800d97c <__gethex>
 800bf0c:	f010 0707 	ands.w	r7, r0, #7
 800bf10:	4605      	mov	r5, r0
 800bf12:	d005      	beq.n	800bf20 <_strtod_l+0x88>
 800bf14:	2f06      	cmp	r7, #6
 800bf16:	d12c      	bne.n	800bf72 <_strtod_l+0xda>
 800bf18:	3601      	adds	r6, #1
 800bf1a:	2300      	movs	r3, #0
 800bf1c:	9617      	str	r6, [sp, #92]	; 0x5c
 800bf1e:	930a      	str	r3, [sp, #40]	; 0x28
 800bf20:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	f040 8590 	bne.w	800ca48 <_strtod_l+0xbb0>
 800bf28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf2a:	b1eb      	cbz	r3, 800bf68 <_strtod_l+0xd0>
 800bf2c:	4652      	mov	r2, sl
 800bf2e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800bf32:	ec43 2b10 	vmov	d0, r2, r3
 800bf36:	b01d      	add	sp, #116	; 0x74
 800bf38:	ecbd 8b02 	vpop	{d8}
 800bf3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf40:	2a20      	cmp	r2, #32
 800bf42:	d1cc      	bne.n	800bede <_strtod_l+0x46>
 800bf44:	3301      	adds	r3, #1
 800bf46:	9317      	str	r3, [sp, #92]	; 0x5c
 800bf48:	e7be      	b.n	800bec8 <_strtod_l+0x30>
 800bf4a:	2a2d      	cmp	r2, #45	; 0x2d
 800bf4c:	d1c7      	bne.n	800bede <_strtod_l+0x46>
 800bf4e:	2201      	movs	r2, #1
 800bf50:	920a      	str	r2, [sp, #40]	; 0x28
 800bf52:	1c5a      	adds	r2, r3, #1
 800bf54:	9217      	str	r2, [sp, #92]	; 0x5c
 800bf56:	785b      	ldrb	r3, [r3, #1]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d1c2      	bne.n	800bee2 <_strtod_l+0x4a>
 800bf5c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bf5e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	f040 856e 	bne.w	800ca44 <_strtod_l+0xbac>
 800bf68:	4652      	mov	r2, sl
 800bf6a:	465b      	mov	r3, fp
 800bf6c:	e7e1      	b.n	800bf32 <_strtod_l+0x9a>
 800bf6e:	2200      	movs	r2, #0
 800bf70:	e7ee      	b.n	800bf50 <_strtod_l+0xb8>
 800bf72:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800bf74:	b13a      	cbz	r2, 800bf86 <_strtod_l+0xee>
 800bf76:	2135      	movs	r1, #53	; 0x35
 800bf78:	a81a      	add	r0, sp, #104	; 0x68
 800bf7a:	f002 fcb0 	bl	800e8de <__copybits>
 800bf7e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800bf80:	4620      	mov	r0, r4
 800bf82:	f002 f86f 	bl	800e064 <_Bfree>
 800bf86:	3f01      	subs	r7, #1
 800bf88:	2f04      	cmp	r7, #4
 800bf8a:	d806      	bhi.n	800bf9a <_strtod_l+0x102>
 800bf8c:	e8df f007 	tbb	[pc, r7]
 800bf90:	1714030a 	.word	0x1714030a
 800bf94:	0a          	.byte	0x0a
 800bf95:	00          	.byte	0x00
 800bf96:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800bf9a:	0728      	lsls	r0, r5, #28
 800bf9c:	d5c0      	bpl.n	800bf20 <_strtod_l+0x88>
 800bf9e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800bfa2:	e7bd      	b.n	800bf20 <_strtod_l+0x88>
 800bfa4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800bfa8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800bfaa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800bfae:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800bfb2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800bfb6:	e7f0      	b.n	800bf9a <_strtod_l+0x102>
 800bfb8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800c13c <_strtod_l+0x2a4>
 800bfbc:	e7ed      	b.n	800bf9a <_strtod_l+0x102>
 800bfbe:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800bfc2:	f04f 3aff 	mov.w	sl, #4294967295
 800bfc6:	e7e8      	b.n	800bf9a <_strtod_l+0x102>
 800bfc8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bfca:	1c5a      	adds	r2, r3, #1
 800bfcc:	9217      	str	r2, [sp, #92]	; 0x5c
 800bfce:	785b      	ldrb	r3, [r3, #1]
 800bfd0:	2b30      	cmp	r3, #48	; 0x30
 800bfd2:	d0f9      	beq.n	800bfc8 <_strtod_l+0x130>
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d0a3      	beq.n	800bf20 <_strtod_l+0x88>
 800bfd8:	2301      	movs	r3, #1
 800bfda:	f04f 0900 	mov.w	r9, #0
 800bfde:	9304      	str	r3, [sp, #16]
 800bfe0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bfe2:	9308      	str	r3, [sp, #32]
 800bfe4:	f8cd 901c 	str.w	r9, [sp, #28]
 800bfe8:	464f      	mov	r7, r9
 800bfea:	220a      	movs	r2, #10
 800bfec:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800bfee:	7806      	ldrb	r6, [r0, #0]
 800bff0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800bff4:	b2d9      	uxtb	r1, r3
 800bff6:	2909      	cmp	r1, #9
 800bff8:	d92a      	bls.n	800c050 <_strtod_l+0x1b8>
 800bffa:	9905      	ldr	r1, [sp, #20]
 800bffc:	462a      	mov	r2, r5
 800bffe:	f002 ff1f 	bl	800ee40 <strncmp>
 800c002:	b398      	cbz	r0, 800c06c <_strtod_l+0x1d4>
 800c004:	2000      	movs	r0, #0
 800c006:	4632      	mov	r2, r6
 800c008:	463d      	mov	r5, r7
 800c00a:	9005      	str	r0, [sp, #20]
 800c00c:	4603      	mov	r3, r0
 800c00e:	2a65      	cmp	r2, #101	; 0x65
 800c010:	d001      	beq.n	800c016 <_strtod_l+0x17e>
 800c012:	2a45      	cmp	r2, #69	; 0x45
 800c014:	d118      	bne.n	800c048 <_strtod_l+0x1b0>
 800c016:	b91d      	cbnz	r5, 800c020 <_strtod_l+0x188>
 800c018:	9a04      	ldr	r2, [sp, #16]
 800c01a:	4302      	orrs	r2, r0
 800c01c:	d09e      	beq.n	800bf5c <_strtod_l+0xc4>
 800c01e:	2500      	movs	r5, #0
 800c020:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800c024:	f108 0201 	add.w	r2, r8, #1
 800c028:	9217      	str	r2, [sp, #92]	; 0x5c
 800c02a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800c02e:	2a2b      	cmp	r2, #43	; 0x2b
 800c030:	d075      	beq.n	800c11e <_strtod_l+0x286>
 800c032:	2a2d      	cmp	r2, #45	; 0x2d
 800c034:	d07b      	beq.n	800c12e <_strtod_l+0x296>
 800c036:	f04f 0c00 	mov.w	ip, #0
 800c03a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800c03e:	2909      	cmp	r1, #9
 800c040:	f240 8082 	bls.w	800c148 <_strtod_l+0x2b0>
 800c044:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c048:	2600      	movs	r6, #0
 800c04a:	e09d      	b.n	800c188 <_strtod_l+0x2f0>
 800c04c:	2300      	movs	r3, #0
 800c04e:	e7c4      	b.n	800bfda <_strtod_l+0x142>
 800c050:	2f08      	cmp	r7, #8
 800c052:	bfd8      	it	le
 800c054:	9907      	ldrle	r1, [sp, #28]
 800c056:	f100 0001 	add.w	r0, r0, #1
 800c05a:	bfda      	itte	le
 800c05c:	fb02 3301 	mlale	r3, r2, r1, r3
 800c060:	9307      	strle	r3, [sp, #28]
 800c062:	fb02 3909 	mlagt	r9, r2, r9, r3
 800c066:	3701      	adds	r7, #1
 800c068:	9017      	str	r0, [sp, #92]	; 0x5c
 800c06a:	e7bf      	b.n	800bfec <_strtod_l+0x154>
 800c06c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c06e:	195a      	adds	r2, r3, r5
 800c070:	9217      	str	r2, [sp, #92]	; 0x5c
 800c072:	5d5a      	ldrb	r2, [r3, r5]
 800c074:	2f00      	cmp	r7, #0
 800c076:	d037      	beq.n	800c0e8 <_strtod_l+0x250>
 800c078:	9005      	str	r0, [sp, #20]
 800c07a:	463d      	mov	r5, r7
 800c07c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800c080:	2b09      	cmp	r3, #9
 800c082:	d912      	bls.n	800c0aa <_strtod_l+0x212>
 800c084:	2301      	movs	r3, #1
 800c086:	e7c2      	b.n	800c00e <_strtod_l+0x176>
 800c088:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c08a:	1c5a      	adds	r2, r3, #1
 800c08c:	9217      	str	r2, [sp, #92]	; 0x5c
 800c08e:	785a      	ldrb	r2, [r3, #1]
 800c090:	3001      	adds	r0, #1
 800c092:	2a30      	cmp	r2, #48	; 0x30
 800c094:	d0f8      	beq.n	800c088 <_strtod_l+0x1f0>
 800c096:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800c09a:	2b08      	cmp	r3, #8
 800c09c:	f200 84d9 	bhi.w	800ca52 <_strtod_l+0xbba>
 800c0a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c0a2:	9005      	str	r0, [sp, #20]
 800c0a4:	2000      	movs	r0, #0
 800c0a6:	9308      	str	r3, [sp, #32]
 800c0a8:	4605      	mov	r5, r0
 800c0aa:	3a30      	subs	r2, #48	; 0x30
 800c0ac:	f100 0301 	add.w	r3, r0, #1
 800c0b0:	d014      	beq.n	800c0dc <_strtod_l+0x244>
 800c0b2:	9905      	ldr	r1, [sp, #20]
 800c0b4:	4419      	add	r1, r3
 800c0b6:	9105      	str	r1, [sp, #20]
 800c0b8:	462b      	mov	r3, r5
 800c0ba:	eb00 0e05 	add.w	lr, r0, r5
 800c0be:	210a      	movs	r1, #10
 800c0c0:	4573      	cmp	r3, lr
 800c0c2:	d113      	bne.n	800c0ec <_strtod_l+0x254>
 800c0c4:	182b      	adds	r3, r5, r0
 800c0c6:	2b08      	cmp	r3, #8
 800c0c8:	f105 0501 	add.w	r5, r5, #1
 800c0cc:	4405      	add	r5, r0
 800c0ce:	dc1c      	bgt.n	800c10a <_strtod_l+0x272>
 800c0d0:	9907      	ldr	r1, [sp, #28]
 800c0d2:	230a      	movs	r3, #10
 800c0d4:	fb03 2301 	mla	r3, r3, r1, r2
 800c0d8:	9307      	str	r3, [sp, #28]
 800c0da:	2300      	movs	r3, #0
 800c0dc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c0de:	1c51      	adds	r1, r2, #1
 800c0e0:	9117      	str	r1, [sp, #92]	; 0x5c
 800c0e2:	7852      	ldrb	r2, [r2, #1]
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	e7c9      	b.n	800c07c <_strtod_l+0x1e4>
 800c0e8:	4638      	mov	r0, r7
 800c0ea:	e7d2      	b.n	800c092 <_strtod_l+0x1fa>
 800c0ec:	2b08      	cmp	r3, #8
 800c0ee:	dc04      	bgt.n	800c0fa <_strtod_l+0x262>
 800c0f0:	9e07      	ldr	r6, [sp, #28]
 800c0f2:	434e      	muls	r6, r1
 800c0f4:	9607      	str	r6, [sp, #28]
 800c0f6:	3301      	adds	r3, #1
 800c0f8:	e7e2      	b.n	800c0c0 <_strtod_l+0x228>
 800c0fa:	f103 0c01 	add.w	ip, r3, #1
 800c0fe:	f1bc 0f10 	cmp.w	ip, #16
 800c102:	bfd8      	it	le
 800c104:	fb01 f909 	mulle.w	r9, r1, r9
 800c108:	e7f5      	b.n	800c0f6 <_strtod_l+0x25e>
 800c10a:	2d10      	cmp	r5, #16
 800c10c:	bfdc      	itt	le
 800c10e:	230a      	movle	r3, #10
 800c110:	fb03 2909 	mlale	r9, r3, r9, r2
 800c114:	e7e1      	b.n	800c0da <_strtod_l+0x242>
 800c116:	2300      	movs	r3, #0
 800c118:	9305      	str	r3, [sp, #20]
 800c11a:	2301      	movs	r3, #1
 800c11c:	e77c      	b.n	800c018 <_strtod_l+0x180>
 800c11e:	f04f 0c00 	mov.w	ip, #0
 800c122:	f108 0202 	add.w	r2, r8, #2
 800c126:	9217      	str	r2, [sp, #92]	; 0x5c
 800c128:	f898 2002 	ldrb.w	r2, [r8, #2]
 800c12c:	e785      	b.n	800c03a <_strtod_l+0x1a2>
 800c12e:	f04f 0c01 	mov.w	ip, #1
 800c132:	e7f6      	b.n	800c122 <_strtod_l+0x28a>
 800c134:	0800fde0 	.word	0x0800fde0
 800c138:	0800fb94 	.word	0x0800fb94
 800c13c:	7ff00000 	.word	0x7ff00000
 800c140:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c142:	1c51      	adds	r1, r2, #1
 800c144:	9117      	str	r1, [sp, #92]	; 0x5c
 800c146:	7852      	ldrb	r2, [r2, #1]
 800c148:	2a30      	cmp	r2, #48	; 0x30
 800c14a:	d0f9      	beq.n	800c140 <_strtod_l+0x2a8>
 800c14c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800c150:	2908      	cmp	r1, #8
 800c152:	f63f af79 	bhi.w	800c048 <_strtod_l+0x1b0>
 800c156:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800c15a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c15c:	9206      	str	r2, [sp, #24]
 800c15e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c160:	1c51      	adds	r1, r2, #1
 800c162:	9117      	str	r1, [sp, #92]	; 0x5c
 800c164:	7852      	ldrb	r2, [r2, #1]
 800c166:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800c16a:	2e09      	cmp	r6, #9
 800c16c:	d937      	bls.n	800c1de <_strtod_l+0x346>
 800c16e:	9e06      	ldr	r6, [sp, #24]
 800c170:	1b89      	subs	r1, r1, r6
 800c172:	2908      	cmp	r1, #8
 800c174:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800c178:	dc02      	bgt.n	800c180 <_strtod_l+0x2e8>
 800c17a:	4576      	cmp	r6, lr
 800c17c:	bfa8      	it	ge
 800c17e:	4676      	movge	r6, lr
 800c180:	f1bc 0f00 	cmp.w	ip, #0
 800c184:	d000      	beq.n	800c188 <_strtod_l+0x2f0>
 800c186:	4276      	negs	r6, r6
 800c188:	2d00      	cmp	r5, #0
 800c18a:	d14d      	bne.n	800c228 <_strtod_l+0x390>
 800c18c:	9904      	ldr	r1, [sp, #16]
 800c18e:	4301      	orrs	r1, r0
 800c190:	f47f aec6 	bne.w	800bf20 <_strtod_l+0x88>
 800c194:	2b00      	cmp	r3, #0
 800c196:	f47f aee1 	bne.w	800bf5c <_strtod_l+0xc4>
 800c19a:	2a69      	cmp	r2, #105	; 0x69
 800c19c:	d027      	beq.n	800c1ee <_strtod_l+0x356>
 800c19e:	dc24      	bgt.n	800c1ea <_strtod_l+0x352>
 800c1a0:	2a49      	cmp	r2, #73	; 0x49
 800c1a2:	d024      	beq.n	800c1ee <_strtod_l+0x356>
 800c1a4:	2a4e      	cmp	r2, #78	; 0x4e
 800c1a6:	f47f aed9 	bne.w	800bf5c <_strtod_l+0xc4>
 800c1aa:	499f      	ldr	r1, [pc, #636]	; (800c428 <_strtod_l+0x590>)
 800c1ac:	a817      	add	r0, sp, #92	; 0x5c
 800c1ae:	f001 fe3d 	bl	800de2c <__match>
 800c1b2:	2800      	cmp	r0, #0
 800c1b4:	f43f aed2 	beq.w	800bf5c <_strtod_l+0xc4>
 800c1b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c1ba:	781b      	ldrb	r3, [r3, #0]
 800c1bc:	2b28      	cmp	r3, #40	; 0x28
 800c1be:	d12d      	bne.n	800c21c <_strtod_l+0x384>
 800c1c0:	499a      	ldr	r1, [pc, #616]	; (800c42c <_strtod_l+0x594>)
 800c1c2:	aa1a      	add	r2, sp, #104	; 0x68
 800c1c4:	a817      	add	r0, sp, #92	; 0x5c
 800c1c6:	f001 fe45 	bl	800de54 <__hexnan>
 800c1ca:	2805      	cmp	r0, #5
 800c1cc:	d126      	bne.n	800c21c <_strtod_l+0x384>
 800c1ce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c1d0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800c1d4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c1d8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c1dc:	e6a0      	b.n	800bf20 <_strtod_l+0x88>
 800c1de:	210a      	movs	r1, #10
 800c1e0:	fb01 2e0e 	mla	lr, r1, lr, r2
 800c1e4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c1e8:	e7b9      	b.n	800c15e <_strtod_l+0x2c6>
 800c1ea:	2a6e      	cmp	r2, #110	; 0x6e
 800c1ec:	e7db      	b.n	800c1a6 <_strtod_l+0x30e>
 800c1ee:	4990      	ldr	r1, [pc, #576]	; (800c430 <_strtod_l+0x598>)
 800c1f0:	a817      	add	r0, sp, #92	; 0x5c
 800c1f2:	f001 fe1b 	bl	800de2c <__match>
 800c1f6:	2800      	cmp	r0, #0
 800c1f8:	f43f aeb0 	beq.w	800bf5c <_strtod_l+0xc4>
 800c1fc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c1fe:	498d      	ldr	r1, [pc, #564]	; (800c434 <_strtod_l+0x59c>)
 800c200:	3b01      	subs	r3, #1
 800c202:	a817      	add	r0, sp, #92	; 0x5c
 800c204:	9317      	str	r3, [sp, #92]	; 0x5c
 800c206:	f001 fe11 	bl	800de2c <__match>
 800c20a:	b910      	cbnz	r0, 800c212 <_strtod_l+0x37a>
 800c20c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c20e:	3301      	adds	r3, #1
 800c210:	9317      	str	r3, [sp, #92]	; 0x5c
 800c212:	f8df b230 	ldr.w	fp, [pc, #560]	; 800c444 <_strtod_l+0x5ac>
 800c216:	f04f 0a00 	mov.w	sl, #0
 800c21a:	e681      	b.n	800bf20 <_strtod_l+0x88>
 800c21c:	4886      	ldr	r0, [pc, #536]	; (800c438 <_strtod_l+0x5a0>)
 800c21e:	f002 fdf7 	bl	800ee10 <nan>
 800c222:	ec5b ab10 	vmov	sl, fp, d0
 800c226:	e67b      	b.n	800bf20 <_strtod_l+0x88>
 800c228:	9b05      	ldr	r3, [sp, #20]
 800c22a:	9807      	ldr	r0, [sp, #28]
 800c22c:	1af3      	subs	r3, r6, r3
 800c22e:	2f00      	cmp	r7, #0
 800c230:	bf08      	it	eq
 800c232:	462f      	moveq	r7, r5
 800c234:	2d10      	cmp	r5, #16
 800c236:	9306      	str	r3, [sp, #24]
 800c238:	46a8      	mov	r8, r5
 800c23a:	bfa8      	it	ge
 800c23c:	f04f 0810 	movge.w	r8, #16
 800c240:	f7f4 f960 	bl	8000504 <__aeabi_ui2d>
 800c244:	2d09      	cmp	r5, #9
 800c246:	4682      	mov	sl, r0
 800c248:	468b      	mov	fp, r1
 800c24a:	dd13      	ble.n	800c274 <_strtod_l+0x3dc>
 800c24c:	4b7b      	ldr	r3, [pc, #492]	; (800c43c <_strtod_l+0x5a4>)
 800c24e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c252:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c256:	f7f4 f9cf 	bl	80005f8 <__aeabi_dmul>
 800c25a:	4682      	mov	sl, r0
 800c25c:	4648      	mov	r0, r9
 800c25e:	468b      	mov	fp, r1
 800c260:	f7f4 f950 	bl	8000504 <__aeabi_ui2d>
 800c264:	4602      	mov	r2, r0
 800c266:	460b      	mov	r3, r1
 800c268:	4650      	mov	r0, sl
 800c26a:	4659      	mov	r1, fp
 800c26c:	f7f4 f80e 	bl	800028c <__adddf3>
 800c270:	4682      	mov	sl, r0
 800c272:	468b      	mov	fp, r1
 800c274:	2d0f      	cmp	r5, #15
 800c276:	dc38      	bgt.n	800c2ea <_strtod_l+0x452>
 800c278:	9b06      	ldr	r3, [sp, #24]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	f43f ae50 	beq.w	800bf20 <_strtod_l+0x88>
 800c280:	dd24      	ble.n	800c2cc <_strtod_l+0x434>
 800c282:	2b16      	cmp	r3, #22
 800c284:	dc0b      	bgt.n	800c29e <_strtod_l+0x406>
 800c286:	496d      	ldr	r1, [pc, #436]	; (800c43c <_strtod_l+0x5a4>)
 800c288:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c28c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c290:	4652      	mov	r2, sl
 800c292:	465b      	mov	r3, fp
 800c294:	f7f4 f9b0 	bl	80005f8 <__aeabi_dmul>
 800c298:	4682      	mov	sl, r0
 800c29a:	468b      	mov	fp, r1
 800c29c:	e640      	b.n	800bf20 <_strtod_l+0x88>
 800c29e:	9a06      	ldr	r2, [sp, #24]
 800c2a0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800c2a4:	4293      	cmp	r3, r2
 800c2a6:	db20      	blt.n	800c2ea <_strtod_l+0x452>
 800c2a8:	4c64      	ldr	r4, [pc, #400]	; (800c43c <_strtod_l+0x5a4>)
 800c2aa:	f1c5 050f 	rsb	r5, r5, #15
 800c2ae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c2b2:	4652      	mov	r2, sl
 800c2b4:	465b      	mov	r3, fp
 800c2b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2ba:	f7f4 f99d 	bl	80005f8 <__aeabi_dmul>
 800c2be:	9b06      	ldr	r3, [sp, #24]
 800c2c0:	1b5d      	subs	r5, r3, r5
 800c2c2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c2c6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c2ca:	e7e3      	b.n	800c294 <_strtod_l+0x3fc>
 800c2cc:	9b06      	ldr	r3, [sp, #24]
 800c2ce:	3316      	adds	r3, #22
 800c2d0:	db0b      	blt.n	800c2ea <_strtod_l+0x452>
 800c2d2:	9b05      	ldr	r3, [sp, #20]
 800c2d4:	1b9e      	subs	r6, r3, r6
 800c2d6:	4b59      	ldr	r3, [pc, #356]	; (800c43c <_strtod_l+0x5a4>)
 800c2d8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800c2dc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c2e0:	4650      	mov	r0, sl
 800c2e2:	4659      	mov	r1, fp
 800c2e4:	f7f4 fab2 	bl	800084c <__aeabi_ddiv>
 800c2e8:	e7d6      	b.n	800c298 <_strtod_l+0x400>
 800c2ea:	9b06      	ldr	r3, [sp, #24]
 800c2ec:	eba5 0808 	sub.w	r8, r5, r8
 800c2f0:	4498      	add	r8, r3
 800c2f2:	f1b8 0f00 	cmp.w	r8, #0
 800c2f6:	dd74      	ble.n	800c3e2 <_strtod_l+0x54a>
 800c2f8:	f018 030f 	ands.w	r3, r8, #15
 800c2fc:	d00a      	beq.n	800c314 <_strtod_l+0x47c>
 800c2fe:	494f      	ldr	r1, [pc, #316]	; (800c43c <_strtod_l+0x5a4>)
 800c300:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c304:	4652      	mov	r2, sl
 800c306:	465b      	mov	r3, fp
 800c308:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c30c:	f7f4 f974 	bl	80005f8 <__aeabi_dmul>
 800c310:	4682      	mov	sl, r0
 800c312:	468b      	mov	fp, r1
 800c314:	f038 080f 	bics.w	r8, r8, #15
 800c318:	d04f      	beq.n	800c3ba <_strtod_l+0x522>
 800c31a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800c31e:	dd22      	ble.n	800c366 <_strtod_l+0x4ce>
 800c320:	2500      	movs	r5, #0
 800c322:	462e      	mov	r6, r5
 800c324:	9507      	str	r5, [sp, #28]
 800c326:	9505      	str	r5, [sp, #20]
 800c328:	2322      	movs	r3, #34	; 0x22
 800c32a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800c444 <_strtod_l+0x5ac>
 800c32e:	6023      	str	r3, [r4, #0]
 800c330:	f04f 0a00 	mov.w	sl, #0
 800c334:	9b07      	ldr	r3, [sp, #28]
 800c336:	2b00      	cmp	r3, #0
 800c338:	f43f adf2 	beq.w	800bf20 <_strtod_l+0x88>
 800c33c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c33e:	4620      	mov	r0, r4
 800c340:	f001 fe90 	bl	800e064 <_Bfree>
 800c344:	9905      	ldr	r1, [sp, #20]
 800c346:	4620      	mov	r0, r4
 800c348:	f001 fe8c 	bl	800e064 <_Bfree>
 800c34c:	4631      	mov	r1, r6
 800c34e:	4620      	mov	r0, r4
 800c350:	f001 fe88 	bl	800e064 <_Bfree>
 800c354:	9907      	ldr	r1, [sp, #28]
 800c356:	4620      	mov	r0, r4
 800c358:	f001 fe84 	bl	800e064 <_Bfree>
 800c35c:	4629      	mov	r1, r5
 800c35e:	4620      	mov	r0, r4
 800c360:	f001 fe80 	bl	800e064 <_Bfree>
 800c364:	e5dc      	b.n	800bf20 <_strtod_l+0x88>
 800c366:	4b36      	ldr	r3, [pc, #216]	; (800c440 <_strtod_l+0x5a8>)
 800c368:	9304      	str	r3, [sp, #16]
 800c36a:	2300      	movs	r3, #0
 800c36c:	ea4f 1828 	mov.w	r8, r8, asr #4
 800c370:	4650      	mov	r0, sl
 800c372:	4659      	mov	r1, fp
 800c374:	4699      	mov	r9, r3
 800c376:	f1b8 0f01 	cmp.w	r8, #1
 800c37a:	dc21      	bgt.n	800c3c0 <_strtod_l+0x528>
 800c37c:	b10b      	cbz	r3, 800c382 <_strtod_l+0x4ea>
 800c37e:	4682      	mov	sl, r0
 800c380:	468b      	mov	fp, r1
 800c382:	4b2f      	ldr	r3, [pc, #188]	; (800c440 <_strtod_l+0x5a8>)
 800c384:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800c388:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800c38c:	4652      	mov	r2, sl
 800c38e:	465b      	mov	r3, fp
 800c390:	e9d9 0100 	ldrd	r0, r1, [r9]
 800c394:	f7f4 f930 	bl	80005f8 <__aeabi_dmul>
 800c398:	4b2a      	ldr	r3, [pc, #168]	; (800c444 <_strtod_l+0x5ac>)
 800c39a:	460a      	mov	r2, r1
 800c39c:	400b      	ands	r3, r1
 800c39e:	492a      	ldr	r1, [pc, #168]	; (800c448 <_strtod_l+0x5b0>)
 800c3a0:	428b      	cmp	r3, r1
 800c3a2:	4682      	mov	sl, r0
 800c3a4:	d8bc      	bhi.n	800c320 <_strtod_l+0x488>
 800c3a6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c3aa:	428b      	cmp	r3, r1
 800c3ac:	bf86      	itte	hi
 800c3ae:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800c44c <_strtod_l+0x5b4>
 800c3b2:	f04f 3aff 	movhi.w	sl, #4294967295
 800c3b6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	9304      	str	r3, [sp, #16]
 800c3be:	e084      	b.n	800c4ca <_strtod_l+0x632>
 800c3c0:	f018 0f01 	tst.w	r8, #1
 800c3c4:	d005      	beq.n	800c3d2 <_strtod_l+0x53a>
 800c3c6:	9b04      	ldr	r3, [sp, #16]
 800c3c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3cc:	f7f4 f914 	bl	80005f8 <__aeabi_dmul>
 800c3d0:	2301      	movs	r3, #1
 800c3d2:	9a04      	ldr	r2, [sp, #16]
 800c3d4:	3208      	adds	r2, #8
 800c3d6:	f109 0901 	add.w	r9, r9, #1
 800c3da:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c3de:	9204      	str	r2, [sp, #16]
 800c3e0:	e7c9      	b.n	800c376 <_strtod_l+0x4de>
 800c3e2:	d0ea      	beq.n	800c3ba <_strtod_l+0x522>
 800c3e4:	f1c8 0800 	rsb	r8, r8, #0
 800c3e8:	f018 020f 	ands.w	r2, r8, #15
 800c3ec:	d00a      	beq.n	800c404 <_strtod_l+0x56c>
 800c3ee:	4b13      	ldr	r3, [pc, #76]	; (800c43c <_strtod_l+0x5a4>)
 800c3f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c3f4:	4650      	mov	r0, sl
 800c3f6:	4659      	mov	r1, fp
 800c3f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3fc:	f7f4 fa26 	bl	800084c <__aeabi_ddiv>
 800c400:	4682      	mov	sl, r0
 800c402:	468b      	mov	fp, r1
 800c404:	ea5f 1828 	movs.w	r8, r8, asr #4
 800c408:	d0d7      	beq.n	800c3ba <_strtod_l+0x522>
 800c40a:	f1b8 0f1f 	cmp.w	r8, #31
 800c40e:	dd1f      	ble.n	800c450 <_strtod_l+0x5b8>
 800c410:	2500      	movs	r5, #0
 800c412:	462e      	mov	r6, r5
 800c414:	9507      	str	r5, [sp, #28]
 800c416:	9505      	str	r5, [sp, #20]
 800c418:	2322      	movs	r3, #34	; 0x22
 800c41a:	f04f 0a00 	mov.w	sl, #0
 800c41e:	f04f 0b00 	mov.w	fp, #0
 800c422:	6023      	str	r3, [r4, #0]
 800c424:	e786      	b.n	800c334 <_strtod_l+0x49c>
 800c426:	bf00      	nop
 800c428:	0800fb65 	.word	0x0800fb65
 800c42c:	0800fba8 	.word	0x0800fba8
 800c430:	0800fb5d 	.word	0x0800fb5d
 800c434:	0800fcec 	.word	0x0800fcec
 800c438:	0800ff98 	.word	0x0800ff98
 800c43c:	0800fe78 	.word	0x0800fe78
 800c440:	0800fe50 	.word	0x0800fe50
 800c444:	7ff00000 	.word	0x7ff00000
 800c448:	7ca00000 	.word	0x7ca00000
 800c44c:	7fefffff 	.word	0x7fefffff
 800c450:	f018 0310 	ands.w	r3, r8, #16
 800c454:	bf18      	it	ne
 800c456:	236a      	movne	r3, #106	; 0x6a
 800c458:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800c808 <_strtod_l+0x970>
 800c45c:	9304      	str	r3, [sp, #16]
 800c45e:	4650      	mov	r0, sl
 800c460:	4659      	mov	r1, fp
 800c462:	2300      	movs	r3, #0
 800c464:	f018 0f01 	tst.w	r8, #1
 800c468:	d004      	beq.n	800c474 <_strtod_l+0x5dc>
 800c46a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c46e:	f7f4 f8c3 	bl	80005f8 <__aeabi_dmul>
 800c472:	2301      	movs	r3, #1
 800c474:	ea5f 0868 	movs.w	r8, r8, asr #1
 800c478:	f109 0908 	add.w	r9, r9, #8
 800c47c:	d1f2      	bne.n	800c464 <_strtod_l+0x5cc>
 800c47e:	b10b      	cbz	r3, 800c484 <_strtod_l+0x5ec>
 800c480:	4682      	mov	sl, r0
 800c482:	468b      	mov	fp, r1
 800c484:	9b04      	ldr	r3, [sp, #16]
 800c486:	b1c3      	cbz	r3, 800c4ba <_strtod_l+0x622>
 800c488:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c48c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c490:	2b00      	cmp	r3, #0
 800c492:	4659      	mov	r1, fp
 800c494:	dd11      	ble.n	800c4ba <_strtod_l+0x622>
 800c496:	2b1f      	cmp	r3, #31
 800c498:	f340 8124 	ble.w	800c6e4 <_strtod_l+0x84c>
 800c49c:	2b34      	cmp	r3, #52	; 0x34
 800c49e:	bfde      	ittt	le
 800c4a0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800c4a4:	f04f 33ff 	movle.w	r3, #4294967295
 800c4a8:	fa03 f202 	lslle.w	r2, r3, r2
 800c4ac:	f04f 0a00 	mov.w	sl, #0
 800c4b0:	bfcc      	ite	gt
 800c4b2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800c4b6:	ea02 0b01 	andle.w	fp, r2, r1
 800c4ba:	2200      	movs	r2, #0
 800c4bc:	2300      	movs	r3, #0
 800c4be:	4650      	mov	r0, sl
 800c4c0:	4659      	mov	r1, fp
 800c4c2:	f7f4 fb01 	bl	8000ac8 <__aeabi_dcmpeq>
 800c4c6:	2800      	cmp	r0, #0
 800c4c8:	d1a2      	bne.n	800c410 <_strtod_l+0x578>
 800c4ca:	9b07      	ldr	r3, [sp, #28]
 800c4cc:	9300      	str	r3, [sp, #0]
 800c4ce:	9908      	ldr	r1, [sp, #32]
 800c4d0:	462b      	mov	r3, r5
 800c4d2:	463a      	mov	r2, r7
 800c4d4:	4620      	mov	r0, r4
 800c4d6:	f001 fe2d 	bl	800e134 <__s2b>
 800c4da:	9007      	str	r0, [sp, #28]
 800c4dc:	2800      	cmp	r0, #0
 800c4de:	f43f af1f 	beq.w	800c320 <_strtod_l+0x488>
 800c4e2:	9b05      	ldr	r3, [sp, #20]
 800c4e4:	1b9e      	subs	r6, r3, r6
 800c4e6:	9b06      	ldr	r3, [sp, #24]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	bfb4      	ite	lt
 800c4ec:	4633      	movlt	r3, r6
 800c4ee:	2300      	movge	r3, #0
 800c4f0:	930c      	str	r3, [sp, #48]	; 0x30
 800c4f2:	9b06      	ldr	r3, [sp, #24]
 800c4f4:	2500      	movs	r5, #0
 800c4f6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c4fa:	9312      	str	r3, [sp, #72]	; 0x48
 800c4fc:	462e      	mov	r6, r5
 800c4fe:	9b07      	ldr	r3, [sp, #28]
 800c500:	4620      	mov	r0, r4
 800c502:	6859      	ldr	r1, [r3, #4]
 800c504:	f001 fd6e 	bl	800dfe4 <_Balloc>
 800c508:	9005      	str	r0, [sp, #20]
 800c50a:	2800      	cmp	r0, #0
 800c50c:	f43f af0c 	beq.w	800c328 <_strtod_l+0x490>
 800c510:	9b07      	ldr	r3, [sp, #28]
 800c512:	691a      	ldr	r2, [r3, #16]
 800c514:	3202      	adds	r2, #2
 800c516:	f103 010c 	add.w	r1, r3, #12
 800c51a:	0092      	lsls	r2, r2, #2
 800c51c:	300c      	adds	r0, #12
 800c51e:	f001 fd53 	bl	800dfc8 <memcpy>
 800c522:	ec4b ab10 	vmov	d0, sl, fp
 800c526:	aa1a      	add	r2, sp, #104	; 0x68
 800c528:	a919      	add	r1, sp, #100	; 0x64
 800c52a:	4620      	mov	r0, r4
 800c52c:	f002 f948 	bl	800e7c0 <__d2b>
 800c530:	ec4b ab18 	vmov	d8, sl, fp
 800c534:	9018      	str	r0, [sp, #96]	; 0x60
 800c536:	2800      	cmp	r0, #0
 800c538:	f43f aef6 	beq.w	800c328 <_strtod_l+0x490>
 800c53c:	2101      	movs	r1, #1
 800c53e:	4620      	mov	r0, r4
 800c540:	f001 fe92 	bl	800e268 <__i2b>
 800c544:	4606      	mov	r6, r0
 800c546:	2800      	cmp	r0, #0
 800c548:	f43f aeee 	beq.w	800c328 <_strtod_l+0x490>
 800c54c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c54e:	9904      	ldr	r1, [sp, #16]
 800c550:	2b00      	cmp	r3, #0
 800c552:	bfab      	itete	ge
 800c554:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800c556:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800c558:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800c55a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800c55e:	bfac      	ite	ge
 800c560:	eb03 0902 	addge.w	r9, r3, r2
 800c564:	1ad7      	sublt	r7, r2, r3
 800c566:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c568:	eba3 0801 	sub.w	r8, r3, r1
 800c56c:	4490      	add	r8, r2
 800c56e:	4ba1      	ldr	r3, [pc, #644]	; (800c7f4 <_strtod_l+0x95c>)
 800c570:	f108 38ff 	add.w	r8, r8, #4294967295
 800c574:	4598      	cmp	r8, r3
 800c576:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c57a:	f280 80c7 	bge.w	800c70c <_strtod_l+0x874>
 800c57e:	eba3 0308 	sub.w	r3, r3, r8
 800c582:	2b1f      	cmp	r3, #31
 800c584:	eba2 0203 	sub.w	r2, r2, r3
 800c588:	f04f 0101 	mov.w	r1, #1
 800c58c:	f300 80b1 	bgt.w	800c6f2 <_strtod_l+0x85a>
 800c590:	fa01 f303 	lsl.w	r3, r1, r3
 800c594:	930d      	str	r3, [sp, #52]	; 0x34
 800c596:	2300      	movs	r3, #0
 800c598:	9308      	str	r3, [sp, #32]
 800c59a:	eb09 0802 	add.w	r8, r9, r2
 800c59e:	9b04      	ldr	r3, [sp, #16]
 800c5a0:	45c1      	cmp	r9, r8
 800c5a2:	4417      	add	r7, r2
 800c5a4:	441f      	add	r7, r3
 800c5a6:	464b      	mov	r3, r9
 800c5a8:	bfa8      	it	ge
 800c5aa:	4643      	movge	r3, r8
 800c5ac:	42bb      	cmp	r3, r7
 800c5ae:	bfa8      	it	ge
 800c5b0:	463b      	movge	r3, r7
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	bfc2      	ittt	gt
 800c5b6:	eba8 0803 	subgt.w	r8, r8, r3
 800c5ba:	1aff      	subgt	r7, r7, r3
 800c5bc:	eba9 0903 	subgt.w	r9, r9, r3
 800c5c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	dd17      	ble.n	800c5f6 <_strtod_l+0x75e>
 800c5c6:	4631      	mov	r1, r6
 800c5c8:	461a      	mov	r2, r3
 800c5ca:	4620      	mov	r0, r4
 800c5cc:	f001 ff0c 	bl	800e3e8 <__pow5mult>
 800c5d0:	4606      	mov	r6, r0
 800c5d2:	2800      	cmp	r0, #0
 800c5d4:	f43f aea8 	beq.w	800c328 <_strtod_l+0x490>
 800c5d8:	4601      	mov	r1, r0
 800c5da:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c5dc:	4620      	mov	r0, r4
 800c5de:	f001 fe59 	bl	800e294 <__multiply>
 800c5e2:	900b      	str	r0, [sp, #44]	; 0x2c
 800c5e4:	2800      	cmp	r0, #0
 800c5e6:	f43f ae9f 	beq.w	800c328 <_strtod_l+0x490>
 800c5ea:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c5ec:	4620      	mov	r0, r4
 800c5ee:	f001 fd39 	bl	800e064 <_Bfree>
 800c5f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c5f4:	9318      	str	r3, [sp, #96]	; 0x60
 800c5f6:	f1b8 0f00 	cmp.w	r8, #0
 800c5fa:	f300 808c 	bgt.w	800c716 <_strtod_l+0x87e>
 800c5fe:	9b06      	ldr	r3, [sp, #24]
 800c600:	2b00      	cmp	r3, #0
 800c602:	dd08      	ble.n	800c616 <_strtod_l+0x77e>
 800c604:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c606:	9905      	ldr	r1, [sp, #20]
 800c608:	4620      	mov	r0, r4
 800c60a:	f001 feed 	bl	800e3e8 <__pow5mult>
 800c60e:	9005      	str	r0, [sp, #20]
 800c610:	2800      	cmp	r0, #0
 800c612:	f43f ae89 	beq.w	800c328 <_strtod_l+0x490>
 800c616:	2f00      	cmp	r7, #0
 800c618:	dd08      	ble.n	800c62c <_strtod_l+0x794>
 800c61a:	9905      	ldr	r1, [sp, #20]
 800c61c:	463a      	mov	r2, r7
 800c61e:	4620      	mov	r0, r4
 800c620:	f001 ff3c 	bl	800e49c <__lshift>
 800c624:	9005      	str	r0, [sp, #20]
 800c626:	2800      	cmp	r0, #0
 800c628:	f43f ae7e 	beq.w	800c328 <_strtod_l+0x490>
 800c62c:	f1b9 0f00 	cmp.w	r9, #0
 800c630:	dd08      	ble.n	800c644 <_strtod_l+0x7ac>
 800c632:	4631      	mov	r1, r6
 800c634:	464a      	mov	r2, r9
 800c636:	4620      	mov	r0, r4
 800c638:	f001 ff30 	bl	800e49c <__lshift>
 800c63c:	4606      	mov	r6, r0
 800c63e:	2800      	cmp	r0, #0
 800c640:	f43f ae72 	beq.w	800c328 <_strtod_l+0x490>
 800c644:	9a05      	ldr	r2, [sp, #20]
 800c646:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c648:	4620      	mov	r0, r4
 800c64a:	f001 ffb3 	bl	800e5b4 <__mdiff>
 800c64e:	4605      	mov	r5, r0
 800c650:	2800      	cmp	r0, #0
 800c652:	f43f ae69 	beq.w	800c328 <_strtod_l+0x490>
 800c656:	68c3      	ldr	r3, [r0, #12]
 800c658:	930b      	str	r3, [sp, #44]	; 0x2c
 800c65a:	2300      	movs	r3, #0
 800c65c:	60c3      	str	r3, [r0, #12]
 800c65e:	4631      	mov	r1, r6
 800c660:	f001 ff8c 	bl	800e57c <__mcmp>
 800c664:	2800      	cmp	r0, #0
 800c666:	da60      	bge.n	800c72a <_strtod_l+0x892>
 800c668:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c66a:	ea53 030a 	orrs.w	r3, r3, sl
 800c66e:	f040 8082 	bne.w	800c776 <_strtod_l+0x8de>
 800c672:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c676:	2b00      	cmp	r3, #0
 800c678:	d17d      	bne.n	800c776 <_strtod_l+0x8de>
 800c67a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c67e:	0d1b      	lsrs	r3, r3, #20
 800c680:	051b      	lsls	r3, r3, #20
 800c682:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c686:	d976      	bls.n	800c776 <_strtod_l+0x8de>
 800c688:	696b      	ldr	r3, [r5, #20]
 800c68a:	b913      	cbnz	r3, 800c692 <_strtod_l+0x7fa>
 800c68c:	692b      	ldr	r3, [r5, #16]
 800c68e:	2b01      	cmp	r3, #1
 800c690:	dd71      	ble.n	800c776 <_strtod_l+0x8de>
 800c692:	4629      	mov	r1, r5
 800c694:	2201      	movs	r2, #1
 800c696:	4620      	mov	r0, r4
 800c698:	f001 ff00 	bl	800e49c <__lshift>
 800c69c:	4631      	mov	r1, r6
 800c69e:	4605      	mov	r5, r0
 800c6a0:	f001 ff6c 	bl	800e57c <__mcmp>
 800c6a4:	2800      	cmp	r0, #0
 800c6a6:	dd66      	ble.n	800c776 <_strtod_l+0x8de>
 800c6a8:	9904      	ldr	r1, [sp, #16]
 800c6aa:	4a53      	ldr	r2, [pc, #332]	; (800c7f8 <_strtod_l+0x960>)
 800c6ac:	465b      	mov	r3, fp
 800c6ae:	2900      	cmp	r1, #0
 800c6b0:	f000 8081 	beq.w	800c7b6 <_strtod_l+0x91e>
 800c6b4:	ea02 010b 	and.w	r1, r2, fp
 800c6b8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c6bc:	dc7b      	bgt.n	800c7b6 <_strtod_l+0x91e>
 800c6be:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c6c2:	f77f aea9 	ble.w	800c418 <_strtod_l+0x580>
 800c6c6:	4b4d      	ldr	r3, [pc, #308]	; (800c7fc <_strtod_l+0x964>)
 800c6c8:	4650      	mov	r0, sl
 800c6ca:	4659      	mov	r1, fp
 800c6cc:	2200      	movs	r2, #0
 800c6ce:	f7f3 ff93 	bl	80005f8 <__aeabi_dmul>
 800c6d2:	460b      	mov	r3, r1
 800c6d4:	4303      	orrs	r3, r0
 800c6d6:	bf08      	it	eq
 800c6d8:	2322      	moveq	r3, #34	; 0x22
 800c6da:	4682      	mov	sl, r0
 800c6dc:	468b      	mov	fp, r1
 800c6de:	bf08      	it	eq
 800c6e0:	6023      	streq	r3, [r4, #0]
 800c6e2:	e62b      	b.n	800c33c <_strtod_l+0x4a4>
 800c6e4:	f04f 32ff 	mov.w	r2, #4294967295
 800c6e8:	fa02 f303 	lsl.w	r3, r2, r3
 800c6ec:	ea03 0a0a 	and.w	sl, r3, sl
 800c6f0:	e6e3      	b.n	800c4ba <_strtod_l+0x622>
 800c6f2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800c6f6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800c6fa:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800c6fe:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800c702:	fa01 f308 	lsl.w	r3, r1, r8
 800c706:	9308      	str	r3, [sp, #32]
 800c708:	910d      	str	r1, [sp, #52]	; 0x34
 800c70a:	e746      	b.n	800c59a <_strtod_l+0x702>
 800c70c:	2300      	movs	r3, #0
 800c70e:	9308      	str	r3, [sp, #32]
 800c710:	2301      	movs	r3, #1
 800c712:	930d      	str	r3, [sp, #52]	; 0x34
 800c714:	e741      	b.n	800c59a <_strtod_l+0x702>
 800c716:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c718:	4642      	mov	r2, r8
 800c71a:	4620      	mov	r0, r4
 800c71c:	f001 febe 	bl	800e49c <__lshift>
 800c720:	9018      	str	r0, [sp, #96]	; 0x60
 800c722:	2800      	cmp	r0, #0
 800c724:	f47f af6b 	bne.w	800c5fe <_strtod_l+0x766>
 800c728:	e5fe      	b.n	800c328 <_strtod_l+0x490>
 800c72a:	465f      	mov	r7, fp
 800c72c:	d16e      	bne.n	800c80c <_strtod_l+0x974>
 800c72e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c730:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c734:	b342      	cbz	r2, 800c788 <_strtod_l+0x8f0>
 800c736:	4a32      	ldr	r2, [pc, #200]	; (800c800 <_strtod_l+0x968>)
 800c738:	4293      	cmp	r3, r2
 800c73a:	d128      	bne.n	800c78e <_strtod_l+0x8f6>
 800c73c:	9b04      	ldr	r3, [sp, #16]
 800c73e:	4651      	mov	r1, sl
 800c740:	b1eb      	cbz	r3, 800c77e <_strtod_l+0x8e6>
 800c742:	4b2d      	ldr	r3, [pc, #180]	; (800c7f8 <_strtod_l+0x960>)
 800c744:	403b      	ands	r3, r7
 800c746:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c74a:	f04f 32ff 	mov.w	r2, #4294967295
 800c74e:	d819      	bhi.n	800c784 <_strtod_l+0x8ec>
 800c750:	0d1b      	lsrs	r3, r3, #20
 800c752:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c756:	fa02 f303 	lsl.w	r3, r2, r3
 800c75a:	4299      	cmp	r1, r3
 800c75c:	d117      	bne.n	800c78e <_strtod_l+0x8f6>
 800c75e:	4b29      	ldr	r3, [pc, #164]	; (800c804 <_strtod_l+0x96c>)
 800c760:	429f      	cmp	r7, r3
 800c762:	d102      	bne.n	800c76a <_strtod_l+0x8d2>
 800c764:	3101      	adds	r1, #1
 800c766:	f43f addf 	beq.w	800c328 <_strtod_l+0x490>
 800c76a:	4b23      	ldr	r3, [pc, #140]	; (800c7f8 <_strtod_l+0x960>)
 800c76c:	403b      	ands	r3, r7
 800c76e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800c772:	f04f 0a00 	mov.w	sl, #0
 800c776:	9b04      	ldr	r3, [sp, #16]
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d1a4      	bne.n	800c6c6 <_strtod_l+0x82e>
 800c77c:	e5de      	b.n	800c33c <_strtod_l+0x4a4>
 800c77e:	f04f 33ff 	mov.w	r3, #4294967295
 800c782:	e7ea      	b.n	800c75a <_strtod_l+0x8c2>
 800c784:	4613      	mov	r3, r2
 800c786:	e7e8      	b.n	800c75a <_strtod_l+0x8c2>
 800c788:	ea53 030a 	orrs.w	r3, r3, sl
 800c78c:	d08c      	beq.n	800c6a8 <_strtod_l+0x810>
 800c78e:	9b08      	ldr	r3, [sp, #32]
 800c790:	b1db      	cbz	r3, 800c7ca <_strtod_l+0x932>
 800c792:	423b      	tst	r3, r7
 800c794:	d0ef      	beq.n	800c776 <_strtod_l+0x8de>
 800c796:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c798:	9a04      	ldr	r2, [sp, #16]
 800c79a:	4650      	mov	r0, sl
 800c79c:	4659      	mov	r1, fp
 800c79e:	b1c3      	cbz	r3, 800c7d2 <_strtod_l+0x93a>
 800c7a0:	f7ff fb5e 	bl	800be60 <sulp>
 800c7a4:	4602      	mov	r2, r0
 800c7a6:	460b      	mov	r3, r1
 800c7a8:	ec51 0b18 	vmov	r0, r1, d8
 800c7ac:	f7f3 fd6e 	bl	800028c <__adddf3>
 800c7b0:	4682      	mov	sl, r0
 800c7b2:	468b      	mov	fp, r1
 800c7b4:	e7df      	b.n	800c776 <_strtod_l+0x8de>
 800c7b6:	4013      	ands	r3, r2
 800c7b8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c7bc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c7c0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c7c4:	f04f 3aff 	mov.w	sl, #4294967295
 800c7c8:	e7d5      	b.n	800c776 <_strtod_l+0x8de>
 800c7ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c7cc:	ea13 0f0a 	tst.w	r3, sl
 800c7d0:	e7e0      	b.n	800c794 <_strtod_l+0x8fc>
 800c7d2:	f7ff fb45 	bl	800be60 <sulp>
 800c7d6:	4602      	mov	r2, r0
 800c7d8:	460b      	mov	r3, r1
 800c7da:	ec51 0b18 	vmov	r0, r1, d8
 800c7de:	f7f3 fd53 	bl	8000288 <__aeabi_dsub>
 800c7e2:	2200      	movs	r2, #0
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	4682      	mov	sl, r0
 800c7e8:	468b      	mov	fp, r1
 800c7ea:	f7f4 f96d 	bl	8000ac8 <__aeabi_dcmpeq>
 800c7ee:	2800      	cmp	r0, #0
 800c7f0:	d0c1      	beq.n	800c776 <_strtod_l+0x8de>
 800c7f2:	e611      	b.n	800c418 <_strtod_l+0x580>
 800c7f4:	fffffc02 	.word	0xfffffc02
 800c7f8:	7ff00000 	.word	0x7ff00000
 800c7fc:	39500000 	.word	0x39500000
 800c800:	000fffff 	.word	0x000fffff
 800c804:	7fefffff 	.word	0x7fefffff
 800c808:	0800fbc0 	.word	0x0800fbc0
 800c80c:	4631      	mov	r1, r6
 800c80e:	4628      	mov	r0, r5
 800c810:	f002 f832 	bl	800e878 <__ratio>
 800c814:	ec59 8b10 	vmov	r8, r9, d0
 800c818:	ee10 0a10 	vmov	r0, s0
 800c81c:	2200      	movs	r2, #0
 800c81e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c822:	4649      	mov	r1, r9
 800c824:	f7f4 f964 	bl	8000af0 <__aeabi_dcmple>
 800c828:	2800      	cmp	r0, #0
 800c82a:	d07a      	beq.n	800c922 <_strtod_l+0xa8a>
 800c82c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d04a      	beq.n	800c8c8 <_strtod_l+0xa30>
 800c832:	4b95      	ldr	r3, [pc, #596]	; (800ca88 <_strtod_l+0xbf0>)
 800c834:	2200      	movs	r2, #0
 800c836:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c83a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800ca88 <_strtod_l+0xbf0>
 800c83e:	f04f 0800 	mov.w	r8, #0
 800c842:	4b92      	ldr	r3, [pc, #584]	; (800ca8c <_strtod_l+0xbf4>)
 800c844:	403b      	ands	r3, r7
 800c846:	930d      	str	r3, [sp, #52]	; 0x34
 800c848:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c84a:	4b91      	ldr	r3, [pc, #580]	; (800ca90 <_strtod_l+0xbf8>)
 800c84c:	429a      	cmp	r2, r3
 800c84e:	f040 80b0 	bne.w	800c9b2 <_strtod_l+0xb1a>
 800c852:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c856:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800c85a:	ec4b ab10 	vmov	d0, sl, fp
 800c85e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c862:	f001 ff31 	bl	800e6c8 <__ulp>
 800c866:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c86a:	ec53 2b10 	vmov	r2, r3, d0
 800c86e:	f7f3 fec3 	bl	80005f8 <__aeabi_dmul>
 800c872:	4652      	mov	r2, sl
 800c874:	465b      	mov	r3, fp
 800c876:	f7f3 fd09 	bl	800028c <__adddf3>
 800c87a:	460b      	mov	r3, r1
 800c87c:	4983      	ldr	r1, [pc, #524]	; (800ca8c <_strtod_l+0xbf4>)
 800c87e:	4a85      	ldr	r2, [pc, #532]	; (800ca94 <_strtod_l+0xbfc>)
 800c880:	4019      	ands	r1, r3
 800c882:	4291      	cmp	r1, r2
 800c884:	4682      	mov	sl, r0
 800c886:	d960      	bls.n	800c94a <_strtod_l+0xab2>
 800c888:	ee18 3a90 	vmov	r3, s17
 800c88c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800c890:	4293      	cmp	r3, r2
 800c892:	d104      	bne.n	800c89e <_strtod_l+0xa06>
 800c894:	ee18 3a10 	vmov	r3, s16
 800c898:	3301      	adds	r3, #1
 800c89a:	f43f ad45 	beq.w	800c328 <_strtod_l+0x490>
 800c89e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800caa0 <_strtod_l+0xc08>
 800c8a2:	f04f 3aff 	mov.w	sl, #4294967295
 800c8a6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c8a8:	4620      	mov	r0, r4
 800c8aa:	f001 fbdb 	bl	800e064 <_Bfree>
 800c8ae:	9905      	ldr	r1, [sp, #20]
 800c8b0:	4620      	mov	r0, r4
 800c8b2:	f001 fbd7 	bl	800e064 <_Bfree>
 800c8b6:	4631      	mov	r1, r6
 800c8b8:	4620      	mov	r0, r4
 800c8ba:	f001 fbd3 	bl	800e064 <_Bfree>
 800c8be:	4629      	mov	r1, r5
 800c8c0:	4620      	mov	r0, r4
 800c8c2:	f001 fbcf 	bl	800e064 <_Bfree>
 800c8c6:	e61a      	b.n	800c4fe <_strtod_l+0x666>
 800c8c8:	f1ba 0f00 	cmp.w	sl, #0
 800c8cc:	d11b      	bne.n	800c906 <_strtod_l+0xa6e>
 800c8ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c8d2:	b9f3      	cbnz	r3, 800c912 <_strtod_l+0xa7a>
 800c8d4:	4b6c      	ldr	r3, [pc, #432]	; (800ca88 <_strtod_l+0xbf0>)
 800c8d6:	2200      	movs	r2, #0
 800c8d8:	4640      	mov	r0, r8
 800c8da:	4649      	mov	r1, r9
 800c8dc:	f7f4 f8fe 	bl	8000adc <__aeabi_dcmplt>
 800c8e0:	b9d0      	cbnz	r0, 800c918 <_strtod_l+0xa80>
 800c8e2:	4640      	mov	r0, r8
 800c8e4:	4649      	mov	r1, r9
 800c8e6:	4b6c      	ldr	r3, [pc, #432]	; (800ca98 <_strtod_l+0xc00>)
 800c8e8:	2200      	movs	r2, #0
 800c8ea:	f7f3 fe85 	bl	80005f8 <__aeabi_dmul>
 800c8ee:	4680      	mov	r8, r0
 800c8f0:	4689      	mov	r9, r1
 800c8f2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c8f6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800c8fa:	9315      	str	r3, [sp, #84]	; 0x54
 800c8fc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800c900:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c904:	e79d      	b.n	800c842 <_strtod_l+0x9aa>
 800c906:	f1ba 0f01 	cmp.w	sl, #1
 800c90a:	d102      	bne.n	800c912 <_strtod_l+0xa7a>
 800c90c:	2f00      	cmp	r7, #0
 800c90e:	f43f ad83 	beq.w	800c418 <_strtod_l+0x580>
 800c912:	4b62      	ldr	r3, [pc, #392]	; (800ca9c <_strtod_l+0xc04>)
 800c914:	2200      	movs	r2, #0
 800c916:	e78e      	b.n	800c836 <_strtod_l+0x99e>
 800c918:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800ca98 <_strtod_l+0xc00>
 800c91c:	f04f 0800 	mov.w	r8, #0
 800c920:	e7e7      	b.n	800c8f2 <_strtod_l+0xa5a>
 800c922:	4b5d      	ldr	r3, [pc, #372]	; (800ca98 <_strtod_l+0xc00>)
 800c924:	4640      	mov	r0, r8
 800c926:	4649      	mov	r1, r9
 800c928:	2200      	movs	r2, #0
 800c92a:	f7f3 fe65 	bl	80005f8 <__aeabi_dmul>
 800c92e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c930:	4680      	mov	r8, r0
 800c932:	4689      	mov	r9, r1
 800c934:	b933      	cbnz	r3, 800c944 <_strtod_l+0xaac>
 800c936:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c93a:	900e      	str	r0, [sp, #56]	; 0x38
 800c93c:	930f      	str	r3, [sp, #60]	; 0x3c
 800c93e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800c942:	e7dd      	b.n	800c900 <_strtod_l+0xa68>
 800c944:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800c948:	e7f9      	b.n	800c93e <_strtod_l+0xaa6>
 800c94a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800c94e:	9b04      	ldr	r3, [sp, #16]
 800c950:	2b00      	cmp	r3, #0
 800c952:	d1a8      	bne.n	800c8a6 <_strtod_l+0xa0e>
 800c954:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c958:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c95a:	0d1b      	lsrs	r3, r3, #20
 800c95c:	051b      	lsls	r3, r3, #20
 800c95e:	429a      	cmp	r2, r3
 800c960:	d1a1      	bne.n	800c8a6 <_strtod_l+0xa0e>
 800c962:	4640      	mov	r0, r8
 800c964:	4649      	mov	r1, r9
 800c966:	f7f4 f9a7 	bl	8000cb8 <__aeabi_d2lz>
 800c96a:	f7f3 fe17 	bl	800059c <__aeabi_l2d>
 800c96e:	4602      	mov	r2, r0
 800c970:	460b      	mov	r3, r1
 800c972:	4640      	mov	r0, r8
 800c974:	4649      	mov	r1, r9
 800c976:	f7f3 fc87 	bl	8000288 <__aeabi_dsub>
 800c97a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c97c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c980:	ea43 030a 	orr.w	r3, r3, sl
 800c984:	4313      	orrs	r3, r2
 800c986:	4680      	mov	r8, r0
 800c988:	4689      	mov	r9, r1
 800c98a:	d055      	beq.n	800ca38 <_strtod_l+0xba0>
 800c98c:	a336      	add	r3, pc, #216	; (adr r3, 800ca68 <_strtod_l+0xbd0>)
 800c98e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c992:	f7f4 f8a3 	bl	8000adc <__aeabi_dcmplt>
 800c996:	2800      	cmp	r0, #0
 800c998:	f47f acd0 	bne.w	800c33c <_strtod_l+0x4a4>
 800c99c:	a334      	add	r3, pc, #208	; (adr r3, 800ca70 <_strtod_l+0xbd8>)
 800c99e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9a2:	4640      	mov	r0, r8
 800c9a4:	4649      	mov	r1, r9
 800c9a6:	f7f4 f8b7 	bl	8000b18 <__aeabi_dcmpgt>
 800c9aa:	2800      	cmp	r0, #0
 800c9ac:	f43f af7b 	beq.w	800c8a6 <_strtod_l+0xa0e>
 800c9b0:	e4c4      	b.n	800c33c <_strtod_l+0x4a4>
 800c9b2:	9b04      	ldr	r3, [sp, #16]
 800c9b4:	b333      	cbz	r3, 800ca04 <_strtod_l+0xb6c>
 800c9b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c9b8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c9bc:	d822      	bhi.n	800ca04 <_strtod_l+0xb6c>
 800c9be:	a32e      	add	r3, pc, #184	; (adr r3, 800ca78 <_strtod_l+0xbe0>)
 800c9c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c4:	4640      	mov	r0, r8
 800c9c6:	4649      	mov	r1, r9
 800c9c8:	f7f4 f892 	bl	8000af0 <__aeabi_dcmple>
 800c9cc:	b1a0      	cbz	r0, 800c9f8 <_strtod_l+0xb60>
 800c9ce:	4649      	mov	r1, r9
 800c9d0:	4640      	mov	r0, r8
 800c9d2:	f7f4 f8e9 	bl	8000ba8 <__aeabi_d2uiz>
 800c9d6:	2801      	cmp	r0, #1
 800c9d8:	bf38      	it	cc
 800c9da:	2001      	movcc	r0, #1
 800c9dc:	f7f3 fd92 	bl	8000504 <__aeabi_ui2d>
 800c9e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c9e2:	4680      	mov	r8, r0
 800c9e4:	4689      	mov	r9, r1
 800c9e6:	bb23      	cbnz	r3, 800ca32 <_strtod_l+0xb9a>
 800c9e8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c9ec:	9010      	str	r0, [sp, #64]	; 0x40
 800c9ee:	9311      	str	r3, [sp, #68]	; 0x44
 800c9f0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c9f4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c9f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9fa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c9fc:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800ca00:	1a9b      	subs	r3, r3, r2
 800ca02:	9309      	str	r3, [sp, #36]	; 0x24
 800ca04:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ca08:	eeb0 0a48 	vmov.f32	s0, s16
 800ca0c:	eef0 0a68 	vmov.f32	s1, s17
 800ca10:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ca14:	f001 fe58 	bl	800e6c8 <__ulp>
 800ca18:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ca1c:	ec53 2b10 	vmov	r2, r3, d0
 800ca20:	f7f3 fdea 	bl	80005f8 <__aeabi_dmul>
 800ca24:	ec53 2b18 	vmov	r2, r3, d8
 800ca28:	f7f3 fc30 	bl	800028c <__adddf3>
 800ca2c:	4682      	mov	sl, r0
 800ca2e:	468b      	mov	fp, r1
 800ca30:	e78d      	b.n	800c94e <_strtod_l+0xab6>
 800ca32:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800ca36:	e7db      	b.n	800c9f0 <_strtod_l+0xb58>
 800ca38:	a311      	add	r3, pc, #68	; (adr r3, 800ca80 <_strtod_l+0xbe8>)
 800ca3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca3e:	f7f4 f84d 	bl	8000adc <__aeabi_dcmplt>
 800ca42:	e7b2      	b.n	800c9aa <_strtod_l+0xb12>
 800ca44:	2300      	movs	r3, #0
 800ca46:	930a      	str	r3, [sp, #40]	; 0x28
 800ca48:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ca4a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ca4c:	6013      	str	r3, [r2, #0]
 800ca4e:	f7ff ba6b 	b.w	800bf28 <_strtod_l+0x90>
 800ca52:	2a65      	cmp	r2, #101	; 0x65
 800ca54:	f43f ab5f 	beq.w	800c116 <_strtod_l+0x27e>
 800ca58:	2a45      	cmp	r2, #69	; 0x45
 800ca5a:	f43f ab5c 	beq.w	800c116 <_strtod_l+0x27e>
 800ca5e:	2301      	movs	r3, #1
 800ca60:	f7ff bb94 	b.w	800c18c <_strtod_l+0x2f4>
 800ca64:	f3af 8000 	nop.w
 800ca68:	94a03595 	.word	0x94a03595
 800ca6c:	3fdfffff 	.word	0x3fdfffff
 800ca70:	35afe535 	.word	0x35afe535
 800ca74:	3fe00000 	.word	0x3fe00000
 800ca78:	ffc00000 	.word	0xffc00000
 800ca7c:	41dfffff 	.word	0x41dfffff
 800ca80:	94a03595 	.word	0x94a03595
 800ca84:	3fcfffff 	.word	0x3fcfffff
 800ca88:	3ff00000 	.word	0x3ff00000
 800ca8c:	7ff00000 	.word	0x7ff00000
 800ca90:	7fe00000 	.word	0x7fe00000
 800ca94:	7c9fffff 	.word	0x7c9fffff
 800ca98:	3fe00000 	.word	0x3fe00000
 800ca9c:	bff00000 	.word	0xbff00000
 800caa0:	7fefffff 	.word	0x7fefffff

0800caa4 <_strtod_r>:
 800caa4:	4b01      	ldr	r3, [pc, #4]	; (800caac <_strtod_r+0x8>)
 800caa6:	f7ff b9f7 	b.w	800be98 <_strtod_l>
 800caaa:	bf00      	nop
 800caac:	20000164 	.word	0x20000164

0800cab0 <_strtol_l.constprop.0>:
 800cab0:	2b01      	cmp	r3, #1
 800cab2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cab6:	d001      	beq.n	800cabc <_strtol_l.constprop.0+0xc>
 800cab8:	2b24      	cmp	r3, #36	; 0x24
 800caba:	d906      	bls.n	800caca <_strtol_l.constprop.0+0x1a>
 800cabc:	f7fe fafe 	bl	800b0bc <__errno>
 800cac0:	2316      	movs	r3, #22
 800cac2:	6003      	str	r3, [r0, #0]
 800cac4:	2000      	movs	r0, #0
 800cac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800caca:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800cbb0 <_strtol_l.constprop.0+0x100>
 800cace:	460d      	mov	r5, r1
 800cad0:	462e      	mov	r6, r5
 800cad2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cad6:	f814 700c 	ldrb.w	r7, [r4, ip]
 800cada:	f017 0708 	ands.w	r7, r7, #8
 800cade:	d1f7      	bne.n	800cad0 <_strtol_l.constprop.0+0x20>
 800cae0:	2c2d      	cmp	r4, #45	; 0x2d
 800cae2:	d132      	bne.n	800cb4a <_strtol_l.constprop.0+0x9a>
 800cae4:	782c      	ldrb	r4, [r5, #0]
 800cae6:	2701      	movs	r7, #1
 800cae8:	1cb5      	adds	r5, r6, #2
 800caea:	2b00      	cmp	r3, #0
 800caec:	d05b      	beq.n	800cba6 <_strtol_l.constprop.0+0xf6>
 800caee:	2b10      	cmp	r3, #16
 800caf0:	d109      	bne.n	800cb06 <_strtol_l.constprop.0+0x56>
 800caf2:	2c30      	cmp	r4, #48	; 0x30
 800caf4:	d107      	bne.n	800cb06 <_strtol_l.constprop.0+0x56>
 800caf6:	782c      	ldrb	r4, [r5, #0]
 800caf8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800cafc:	2c58      	cmp	r4, #88	; 0x58
 800cafe:	d14d      	bne.n	800cb9c <_strtol_l.constprop.0+0xec>
 800cb00:	786c      	ldrb	r4, [r5, #1]
 800cb02:	2310      	movs	r3, #16
 800cb04:	3502      	adds	r5, #2
 800cb06:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800cb0a:	f108 38ff 	add.w	r8, r8, #4294967295
 800cb0e:	f04f 0c00 	mov.w	ip, #0
 800cb12:	fbb8 f9f3 	udiv	r9, r8, r3
 800cb16:	4666      	mov	r6, ip
 800cb18:	fb03 8a19 	mls	sl, r3, r9, r8
 800cb1c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800cb20:	f1be 0f09 	cmp.w	lr, #9
 800cb24:	d816      	bhi.n	800cb54 <_strtol_l.constprop.0+0xa4>
 800cb26:	4674      	mov	r4, lr
 800cb28:	42a3      	cmp	r3, r4
 800cb2a:	dd24      	ble.n	800cb76 <_strtol_l.constprop.0+0xc6>
 800cb2c:	f1bc 0f00 	cmp.w	ip, #0
 800cb30:	db1e      	blt.n	800cb70 <_strtol_l.constprop.0+0xc0>
 800cb32:	45b1      	cmp	r9, r6
 800cb34:	d31c      	bcc.n	800cb70 <_strtol_l.constprop.0+0xc0>
 800cb36:	d101      	bne.n	800cb3c <_strtol_l.constprop.0+0x8c>
 800cb38:	45a2      	cmp	sl, r4
 800cb3a:	db19      	blt.n	800cb70 <_strtol_l.constprop.0+0xc0>
 800cb3c:	fb06 4603 	mla	r6, r6, r3, r4
 800cb40:	f04f 0c01 	mov.w	ip, #1
 800cb44:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cb48:	e7e8      	b.n	800cb1c <_strtol_l.constprop.0+0x6c>
 800cb4a:	2c2b      	cmp	r4, #43	; 0x2b
 800cb4c:	bf04      	itt	eq
 800cb4e:	782c      	ldrbeq	r4, [r5, #0]
 800cb50:	1cb5      	addeq	r5, r6, #2
 800cb52:	e7ca      	b.n	800caea <_strtol_l.constprop.0+0x3a>
 800cb54:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800cb58:	f1be 0f19 	cmp.w	lr, #25
 800cb5c:	d801      	bhi.n	800cb62 <_strtol_l.constprop.0+0xb2>
 800cb5e:	3c37      	subs	r4, #55	; 0x37
 800cb60:	e7e2      	b.n	800cb28 <_strtol_l.constprop.0+0x78>
 800cb62:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800cb66:	f1be 0f19 	cmp.w	lr, #25
 800cb6a:	d804      	bhi.n	800cb76 <_strtol_l.constprop.0+0xc6>
 800cb6c:	3c57      	subs	r4, #87	; 0x57
 800cb6e:	e7db      	b.n	800cb28 <_strtol_l.constprop.0+0x78>
 800cb70:	f04f 3cff 	mov.w	ip, #4294967295
 800cb74:	e7e6      	b.n	800cb44 <_strtol_l.constprop.0+0x94>
 800cb76:	f1bc 0f00 	cmp.w	ip, #0
 800cb7a:	da05      	bge.n	800cb88 <_strtol_l.constprop.0+0xd8>
 800cb7c:	2322      	movs	r3, #34	; 0x22
 800cb7e:	6003      	str	r3, [r0, #0]
 800cb80:	4646      	mov	r6, r8
 800cb82:	b942      	cbnz	r2, 800cb96 <_strtol_l.constprop.0+0xe6>
 800cb84:	4630      	mov	r0, r6
 800cb86:	e79e      	b.n	800cac6 <_strtol_l.constprop.0+0x16>
 800cb88:	b107      	cbz	r7, 800cb8c <_strtol_l.constprop.0+0xdc>
 800cb8a:	4276      	negs	r6, r6
 800cb8c:	2a00      	cmp	r2, #0
 800cb8e:	d0f9      	beq.n	800cb84 <_strtol_l.constprop.0+0xd4>
 800cb90:	f1bc 0f00 	cmp.w	ip, #0
 800cb94:	d000      	beq.n	800cb98 <_strtol_l.constprop.0+0xe8>
 800cb96:	1e69      	subs	r1, r5, #1
 800cb98:	6011      	str	r1, [r2, #0]
 800cb9a:	e7f3      	b.n	800cb84 <_strtol_l.constprop.0+0xd4>
 800cb9c:	2430      	movs	r4, #48	; 0x30
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d1b1      	bne.n	800cb06 <_strtol_l.constprop.0+0x56>
 800cba2:	2308      	movs	r3, #8
 800cba4:	e7af      	b.n	800cb06 <_strtol_l.constprop.0+0x56>
 800cba6:	2c30      	cmp	r4, #48	; 0x30
 800cba8:	d0a5      	beq.n	800caf6 <_strtol_l.constprop.0+0x46>
 800cbaa:	230a      	movs	r3, #10
 800cbac:	e7ab      	b.n	800cb06 <_strtol_l.constprop.0+0x56>
 800cbae:	bf00      	nop
 800cbb0:	0800fbe9 	.word	0x0800fbe9

0800cbb4 <_strtol_r>:
 800cbb4:	f7ff bf7c 	b.w	800cab0 <_strtol_l.constprop.0>

0800cbb8 <quorem>:
 800cbb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbbc:	6903      	ldr	r3, [r0, #16]
 800cbbe:	690c      	ldr	r4, [r1, #16]
 800cbc0:	42a3      	cmp	r3, r4
 800cbc2:	4607      	mov	r7, r0
 800cbc4:	f2c0 8081 	blt.w	800ccca <quorem+0x112>
 800cbc8:	3c01      	subs	r4, #1
 800cbca:	f101 0814 	add.w	r8, r1, #20
 800cbce:	f100 0514 	add.w	r5, r0, #20
 800cbd2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cbd6:	9301      	str	r3, [sp, #4]
 800cbd8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cbdc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cbe0:	3301      	adds	r3, #1
 800cbe2:	429a      	cmp	r2, r3
 800cbe4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800cbe8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cbec:	fbb2 f6f3 	udiv	r6, r2, r3
 800cbf0:	d331      	bcc.n	800cc56 <quorem+0x9e>
 800cbf2:	f04f 0e00 	mov.w	lr, #0
 800cbf6:	4640      	mov	r0, r8
 800cbf8:	46ac      	mov	ip, r5
 800cbfa:	46f2      	mov	sl, lr
 800cbfc:	f850 2b04 	ldr.w	r2, [r0], #4
 800cc00:	b293      	uxth	r3, r2
 800cc02:	fb06 e303 	mla	r3, r6, r3, lr
 800cc06:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800cc0a:	b29b      	uxth	r3, r3
 800cc0c:	ebaa 0303 	sub.w	r3, sl, r3
 800cc10:	f8dc a000 	ldr.w	sl, [ip]
 800cc14:	0c12      	lsrs	r2, r2, #16
 800cc16:	fa13 f38a 	uxtah	r3, r3, sl
 800cc1a:	fb06 e202 	mla	r2, r6, r2, lr
 800cc1e:	9300      	str	r3, [sp, #0]
 800cc20:	9b00      	ldr	r3, [sp, #0]
 800cc22:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cc26:	b292      	uxth	r2, r2
 800cc28:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800cc2c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cc30:	f8bd 3000 	ldrh.w	r3, [sp]
 800cc34:	4581      	cmp	r9, r0
 800cc36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cc3a:	f84c 3b04 	str.w	r3, [ip], #4
 800cc3e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800cc42:	d2db      	bcs.n	800cbfc <quorem+0x44>
 800cc44:	f855 300b 	ldr.w	r3, [r5, fp]
 800cc48:	b92b      	cbnz	r3, 800cc56 <quorem+0x9e>
 800cc4a:	9b01      	ldr	r3, [sp, #4]
 800cc4c:	3b04      	subs	r3, #4
 800cc4e:	429d      	cmp	r5, r3
 800cc50:	461a      	mov	r2, r3
 800cc52:	d32e      	bcc.n	800ccb2 <quorem+0xfa>
 800cc54:	613c      	str	r4, [r7, #16]
 800cc56:	4638      	mov	r0, r7
 800cc58:	f001 fc90 	bl	800e57c <__mcmp>
 800cc5c:	2800      	cmp	r0, #0
 800cc5e:	db24      	blt.n	800ccaa <quorem+0xf2>
 800cc60:	3601      	adds	r6, #1
 800cc62:	4628      	mov	r0, r5
 800cc64:	f04f 0c00 	mov.w	ip, #0
 800cc68:	f858 2b04 	ldr.w	r2, [r8], #4
 800cc6c:	f8d0 e000 	ldr.w	lr, [r0]
 800cc70:	b293      	uxth	r3, r2
 800cc72:	ebac 0303 	sub.w	r3, ip, r3
 800cc76:	0c12      	lsrs	r2, r2, #16
 800cc78:	fa13 f38e 	uxtah	r3, r3, lr
 800cc7c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800cc80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cc84:	b29b      	uxth	r3, r3
 800cc86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cc8a:	45c1      	cmp	r9, r8
 800cc8c:	f840 3b04 	str.w	r3, [r0], #4
 800cc90:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800cc94:	d2e8      	bcs.n	800cc68 <quorem+0xb0>
 800cc96:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cc9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cc9e:	b922      	cbnz	r2, 800ccaa <quorem+0xf2>
 800cca0:	3b04      	subs	r3, #4
 800cca2:	429d      	cmp	r5, r3
 800cca4:	461a      	mov	r2, r3
 800cca6:	d30a      	bcc.n	800ccbe <quorem+0x106>
 800cca8:	613c      	str	r4, [r7, #16]
 800ccaa:	4630      	mov	r0, r6
 800ccac:	b003      	add	sp, #12
 800ccae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccb2:	6812      	ldr	r2, [r2, #0]
 800ccb4:	3b04      	subs	r3, #4
 800ccb6:	2a00      	cmp	r2, #0
 800ccb8:	d1cc      	bne.n	800cc54 <quorem+0x9c>
 800ccba:	3c01      	subs	r4, #1
 800ccbc:	e7c7      	b.n	800cc4e <quorem+0x96>
 800ccbe:	6812      	ldr	r2, [r2, #0]
 800ccc0:	3b04      	subs	r3, #4
 800ccc2:	2a00      	cmp	r2, #0
 800ccc4:	d1f0      	bne.n	800cca8 <quorem+0xf0>
 800ccc6:	3c01      	subs	r4, #1
 800ccc8:	e7eb      	b.n	800cca2 <quorem+0xea>
 800ccca:	2000      	movs	r0, #0
 800cccc:	e7ee      	b.n	800ccac <quorem+0xf4>
	...

0800ccd0 <_dtoa_r>:
 800ccd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccd4:	ed2d 8b04 	vpush	{d8-d9}
 800ccd8:	ec57 6b10 	vmov	r6, r7, d0
 800ccdc:	b093      	sub	sp, #76	; 0x4c
 800ccde:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800cce0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800cce4:	9106      	str	r1, [sp, #24]
 800cce6:	ee10 aa10 	vmov	sl, s0
 800ccea:	4604      	mov	r4, r0
 800ccec:	9209      	str	r2, [sp, #36]	; 0x24
 800ccee:	930c      	str	r3, [sp, #48]	; 0x30
 800ccf0:	46bb      	mov	fp, r7
 800ccf2:	b975      	cbnz	r5, 800cd12 <_dtoa_r+0x42>
 800ccf4:	2010      	movs	r0, #16
 800ccf6:	f001 f94d 	bl	800df94 <malloc>
 800ccfa:	4602      	mov	r2, r0
 800ccfc:	6260      	str	r0, [r4, #36]	; 0x24
 800ccfe:	b920      	cbnz	r0, 800cd0a <_dtoa_r+0x3a>
 800cd00:	4ba7      	ldr	r3, [pc, #668]	; (800cfa0 <_dtoa_r+0x2d0>)
 800cd02:	21ea      	movs	r1, #234	; 0xea
 800cd04:	48a7      	ldr	r0, [pc, #668]	; (800cfa4 <_dtoa_r+0x2d4>)
 800cd06:	f002 f8bd 	bl	800ee84 <__assert_func>
 800cd0a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cd0e:	6005      	str	r5, [r0, #0]
 800cd10:	60c5      	str	r5, [r0, #12]
 800cd12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd14:	6819      	ldr	r1, [r3, #0]
 800cd16:	b151      	cbz	r1, 800cd2e <_dtoa_r+0x5e>
 800cd18:	685a      	ldr	r2, [r3, #4]
 800cd1a:	604a      	str	r2, [r1, #4]
 800cd1c:	2301      	movs	r3, #1
 800cd1e:	4093      	lsls	r3, r2
 800cd20:	608b      	str	r3, [r1, #8]
 800cd22:	4620      	mov	r0, r4
 800cd24:	f001 f99e 	bl	800e064 <_Bfree>
 800cd28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	601a      	str	r2, [r3, #0]
 800cd2e:	1e3b      	subs	r3, r7, #0
 800cd30:	bfaa      	itet	ge
 800cd32:	2300      	movge	r3, #0
 800cd34:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800cd38:	f8c8 3000 	strge.w	r3, [r8]
 800cd3c:	4b9a      	ldr	r3, [pc, #616]	; (800cfa8 <_dtoa_r+0x2d8>)
 800cd3e:	bfbc      	itt	lt
 800cd40:	2201      	movlt	r2, #1
 800cd42:	f8c8 2000 	strlt.w	r2, [r8]
 800cd46:	ea33 030b 	bics.w	r3, r3, fp
 800cd4a:	d11b      	bne.n	800cd84 <_dtoa_r+0xb4>
 800cd4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cd4e:	f242 730f 	movw	r3, #9999	; 0x270f
 800cd52:	6013      	str	r3, [r2, #0]
 800cd54:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cd58:	4333      	orrs	r3, r6
 800cd5a:	f000 8592 	beq.w	800d882 <_dtoa_r+0xbb2>
 800cd5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cd60:	b963      	cbnz	r3, 800cd7c <_dtoa_r+0xac>
 800cd62:	4b92      	ldr	r3, [pc, #584]	; (800cfac <_dtoa_r+0x2dc>)
 800cd64:	e022      	b.n	800cdac <_dtoa_r+0xdc>
 800cd66:	4b92      	ldr	r3, [pc, #584]	; (800cfb0 <_dtoa_r+0x2e0>)
 800cd68:	9301      	str	r3, [sp, #4]
 800cd6a:	3308      	adds	r3, #8
 800cd6c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cd6e:	6013      	str	r3, [r2, #0]
 800cd70:	9801      	ldr	r0, [sp, #4]
 800cd72:	b013      	add	sp, #76	; 0x4c
 800cd74:	ecbd 8b04 	vpop	{d8-d9}
 800cd78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd7c:	4b8b      	ldr	r3, [pc, #556]	; (800cfac <_dtoa_r+0x2dc>)
 800cd7e:	9301      	str	r3, [sp, #4]
 800cd80:	3303      	adds	r3, #3
 800cd82:	e7f3      	b.n	800cd6c <_dtoa_r+0x9c>
 800cd84:	2200      	movs	r2, #0
 800cd86:	2300      	movs	r3, #0
 800cd88:	4650      	mov	r0, sl
 800cd8a:	4659      	mov	r1, fp
 800cd8c:	f7f3 fe9c 	bl	8000ac8 <__aeabi_dcmpeq>
 800cd90:	ec4b ab19 	vmov	d9, sl, fp
 800cd94:	4680      	mov	r8, r0
 800cd96:	b158      	cbz	r0, 800cdb0 <_dtoa_r+0xe0>
 800cd98:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cd9a:	2301      	movs	r3, #1
 800cd9c:	6013      	str	r3, [r2, #0]
 800cd9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	f000 856b 	beq.w	800d87c <_dtoa_r+0xbac>
 800cda6:	4883      	ldr	r0, [pc, #524]	; (800cfb4 <_dtoa_r+0x2e4>)
 800cda8:	6018      	str	r0, [r3, #0]
 800cdaa:	1e43      	subs	r3, r0, #1
 800cdac:	9301      	str	r3, [sp, #4]
 800cdae:	e7df      	b.n	800cd70 <_dtoa_r+0xa0>
 800cdb0:	ec4b ab10 	vmov	d0, sl, fp
 800cdb4:	aa10      	add	r2, sp, #64	; 0x40
 800cdb6:	a911      	add	r1, sp, #68	; 0x44
 800cdb8:	4620      	mov	r0, r4
 800cdba:	f001 fd01 	bl	800e7c0 <__d2b>
 800cdbe:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800cdc2:	ee08 0a10 	vmov	s16, r0
 800cdc6:	2d00      	cmp	r5, #0
 800cdc8:	f000 8084 	beq.w	800ced4 <_dtoa_r+0x204>
 800cdcc:	ee19 3a90 	vmov	r3, s19
 800cdd0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cdd4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800cdd8:	4656      	mov	r6, sl
 800cdda:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800cdde:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cde2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800cde6:	4b74      	ldr	r3, [pc, #464]	; (800cfb8 <_dtoa_r+0x2e8>)
 800cde8:	2200      	movs	r2, #0
 800cdea:	4630      	mov	r0, r6
 800cdec:	4639      	mov	r1, r7
 800cdee:	f7f3 fa4b 	bl	8000288 <__aeabi_dsub>
 800cdf2:	a365      	add	r3, pc, #404	; (adr r3, 800cf88 <_dtoa_r+0x2b8>)
 800cdf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdf8:	f7f3 fbfe 	bl	80005f8 <__aeabi_dmul>
 800cdfc:	a364      	add	r3, pc, #400	; (adr r3, 800cf90 <_dtoa_r+0x2c0>)
 800cdfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce02:	f7f3 fa43 	bl	800028c <__adddf3>
 800ce06:	4606      	mov	r6, r0
 800ce08:	4628      	mov	r0, r5
 800ce0a:	460f      	mov	r7, r1
 800ce0c:	f7f3 fb8a 	bl	8000524 <__aeabi_i2d>
 800ce10:	a361      	add	r3, pc, #388	; (adr r3, 800cf98 <_dtoa_r+0x2c8>)
 800ce12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce16:	f7f3 fbef 	bl	80005f8 <__aeabi_dmul>
 800ce1a:	4602      	mov	r2, r0
 800ce1c:	460b      	mov	r3, r1
 800ce1e:	4630      	mov	r0, r6
 800ce20:	4639      	mov	r1, r7
 800ce22:	f7f3 fa33 	bl	800028c <__adddf3>
 800ce26:	4606      	mov	r6, r0
 800ce28:	460f      	mov	r7, r1
 800ce2a:	f7f3 fe95 	bl	8000b58 <__aeabi_d2iz>
 800ce2e:	2200      	movs	r2, #0
 800ce30:	9000      	str	r0, [sp, #0]
 800ce32:	2300      	movs	r3, #0
 800ce34:	4630      	mov	r0, r6
 800ce36:	4639      	mov	r1, r7
 800ce38:	f7f3 fe50 	bl	8000adc <__aeabi_dcmplt>
 800ce3c:	b150      	cbz	r0, 800ce54 <_dtoa_r+0x184>
 800ce3e:	9800      	ldr	r0, [sp, #0]
 800ce40:	f7f3 fb70 	bl	8000524 <__aeabi_i2d>
 800ce44:	4632      	mov	r2, r6
 800ce46:	463b      	mov	r3, r7
 800ce48:	f7f3 fe3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800ce4c:	b910      	cbnz	r0, 800ce54 <_dtoa_r+0x184>
 800ce4e:	9b00      	ldr	r3, [sp, #0]
 800ce50:	3b01      	subs	r3, #1
 800ce52:	9300      	str	r3, [sp, #0]
 800ce54:	9b00      	ldr	r3, [sp, #0]
 800ce56:	2b16      	cmp	r3, #22
 800ce58:	d85a      	bhi.n	800cf10 <_dtoa_r+0x240>
 800ce5a:	9a00      	ldr	r2, [sp, #0]
 800ce5c:	4b57      	ldr	r3, [pc, #348]	; (800cfbc <_dtoa_r+0x2ec>)
 800ce5e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ce62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce66:	ec51 0b19 	vmov	r0, r1, d9
 800ce6a:	f7f3 fe37 	bl	8000adc <__aeabi_dcmplt>
 800ce6e:	2800      	cmp	r0, #0
 800ce70:	d050      	beq.n	800cf14 <_dtoa_r+0x244>
 800ce72:	9b00      	ldr	r3, [sp, #0]
 800ce74:	3b01      	subs	r3, #1
 800ce76:	9300      	str	r3, [sp, #0]
 800ce78:	2300      	movs	r3, #0
 800ce7a:	930b      	str	r3, [sp, #44]	; 0x2c
 800ce7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ce7e:	1b5d      	subs	r5, r3, r5
 800ce80:	1e6b      	subs	r3, r5, #1
 800ce82:	9305      	str	r3, [sp, #20]
 800ce84:	bf45      	ittet	mi
 800ce86:	f1c5 0301 	rsbmi	r3, r5, #1
 800ce8a:	9304      	strmi	r3, [sp, #16]
 800ce8c:	2300      	movpl	r3, #0
 800ce8e:	2300      	movmi	r3, #0
 800ce90:	bf4c      	ite	mi
 800ce92:	9305      	strmi	r3, [sp, #20]
 800ce94:	9304      	strpl	r3, [sp, #16]
 800ce96:	9b00      	ldr	r3, [sp, #0]
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	db3d      	blt.n	800cf18 <_dtoa_r+0x248>
 800ce9c:	9b05      	ldr	r3, [sp, #20]
 800ce9e:	9a00      	ldr	r2, [sp, #0]
 800cea0:	920a      	str	r2, [sp, #40]	; 0x28
 800cea2:	4413      	add	r3, r2
 800cea4:	9305      	str	r3, [sp, #20]
 800cea6:	2300      	movs	r3, #0
 800cea8:	9307      	str	r3, [sp, #28]
 800ceaa:	9b06      	ldr	r3, [sp, #24]
 800ceac:	2b09      	cmp	r3, #9
 800ceae:	f200 8089 	bhi.w	800cfc4 <_dtoa_r+0x2f4>
 800ceb2:	2b05      	cmp	r3, #5
 800ceb4:	bfc4      	itt	gt
 800ceb6:	3b04      	subgt	r3, #4
 800ceb8:	9306      	strgt	r3, [sp, #24]
 800ceba:	9b06      	ldr	r3, [sp, #24]
 800cebc:	f1a3 0302 	sub.w	r3, r3, #2
 800cec0:	bfcc      	ite	gt
 800cec2:	2500      	movgt	r5, #0
 800cec4:	2501      	movle	r5, #1
 800cec6:	2b03      	cmp	r3, #3
 800cec8:	f200 8087 	bhi.w	800cfda <_dtoa_r+0x30a>
 800cecc:	e8df f003 	tbb	[pc, r3]
 800ced0:	59383a2d 	.word	0x59383a2d
 800ced4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ced8:	441d      	add	r5, r3
 800ceda:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800cede:	2b20      	cmp	r3, #32
 800cee0:	bfc1      	itttt	gt
 800cee2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800cee6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800ceea:	fa0b f303 	lslgt.w	r3, fp, r3
 800ceee:	fa26 f000 	lsrgt.w	r0, r6, r0
 800cef2:	bfda      	itte	le
 800cef4:	f1c3 0320 	rsble	r3, r3, #32
 800cef8:	fa06 f003 	lslle.w	r0, r6, r3
 800cefc:	4318      	orrgt	r0, r3
 800cefe:	f7f3 fb01 	bl	8000504 <__aeabi_ui2d>
 800cf02:	2301      	movs	r3, #1
 800cf04:	4606      	mov	r6, r0
 800cf06:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800cf0a:	3d01      	subs	r5, #1
 800cf0c:	930e      	str	r3, [sp, #56]	; 0x38
 800cf0e:	e76a      	b.n	800cde6 <_dtoa_r+0x116>
 800cf10:	2301      	movs	r3, #1
 800cf12:	e7b2      	b.n	800ce7a <_dtoa_r+0x1aa>
 800cf14:	900b      	str	r0, [sp, #44]	; 0x2c
 800cf16:	e7b1      	b.n	800ce7c <_dtoa_r+0x1ac>
 800cf18:	9b04      	ldr	r3, [sp, #16]
 800cf1a:	9a00      	ldr	r2, [sp, #0]
 800cf1c:	1a9b      	subs	r3, r3, r2
 800cf1e:	9304      	str	r3, [sp, #16]
 800cf20:	4253      	negs	r3, r2
 800cf22:	9307      	str	r3, [sp, #28]
 800cf24:	2300      	movs	r3, #0
 800cf26:	930a      	str	r3, [sp, #40]	; 0x28
 800cf28:	e7bf      	b.n	800ceaa <_dtoa_r+0x1da>
 800cf2a:	2300      	movs	r3, #0
 800cf2c:	9308      	str	r3, [sp, #32]
 800cf2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	dc55      	bgt.n	800cfe0 <_dtoa_r+0x310>
 800cf34:	2301      	movs	r3, #1
 800cf36:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800cf3a:	461a      	mov	r2, r3
 800cf3c:	9209      	str	r2, [sp, #36]	; 0x24
 800cf3e:	e00c      	b.n	800cf5a <_dtoa_r+0x28a>
 800cf40:	2301      	movs	r3, #1
 800cf42:	e7f3      	b.n	800cf2c <_dtoa_r+0x25c>
 800cf44:	2300      	movs	r3, #0
 800cf46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cf48:	9308      	str	r3, [sp, #32]
 800cf4a:	9b00      	ldr	r3, [sp, #0]
 800cf4c:	4413      	add	r3, r2
 800cf4e:	9302      	str	r3, [sp, #8]
 800cf50:	3301      	adds	r3, #1
 800cf52:	2b01      	cmp	r3, #1
 800cf54:	9303      	str	r3, [sp, #12]
 800cf56:	bfb8      	it	lt
 800cf58:	2301      	movlt	r3, #1
 800cf5a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800cf5c:	2200      	movs	r2, #0
 800cf5e:	6042      	str	r2, [r0, #4]
 800cf60:	2204      	movs	r2, #4
 800cf62:	f102 0614 	add.w	r6, r2, #20
 800cf66:	429e      	cmp	r6, r3
 800cf68:	6841      	ldr	r1, [r0, #4]
 800cf6a:	d93d      	bls.n	800cfe8 <_dtoa_r+0x318>
 800cf6c:	4620      	mov	r0, r4
 800cf6e:	f001 f839 	bl	800dfe4 <_Balloc>
 800cf72:	9001      	str	r0, [sp, #4]
 800cf74:	2800      	cmp	r0, #0
 800cf76:	d13b      	bne.n	800cff0 <_dtoa_r+0x320>
 800cf78:	4b11      	ldr	r3, [pc, #68]	; (800cfc0 <_dtoa_r+0x2f0>)
 800cf7a:	4602      	mov	r2, r0
 800cf7c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800cf80:	e6c0      	b.n	800cd04 <_dtoa_r+0x34>
 800cf82:	2301      	movs	r3, #1
 800cf84:	e7df      	b.n	800cf46 <_dtoa_r+0x276>
 800cf86:	bf00      	nop
 800cf88:	636f4361 	.word	0x636f4361
 800cf8c:	3fd287a7 	.word	0x3fd287a7
 800cf90:	8b60c8b3 	.word	0x8b60c8b3
 800cf94:	3fc68a28 	.word	0x3fc68a28
 800cf98:	509f79fb 	.word	0x509f79fb
 800cf9c:	3fd34413 	.word	0x3fd34413
 800cfa0:	0800fcf6 	.word	0x0800fcf6
 800cfa4:	0800fd0d 	.word	0x0800fd0d
 800cfa8:	7ff00000 	.word	0x7ff00000
 800cfac:	0800fcf2 	.word	0x0800fcf2
 800cfb0:	0800fce9 	.word	0x0800fce9
 800cfb4:	0800fb69 	.word	0x0800fb69
 800cfb8:	3ff80000 	.word	0x3ff80000
 800cfbc:	0800fe78 	.word	0x0800fe78
 800cfc0:	0800fd68 	.word	0x0800fd68
 800cfc4:	2501      	movs	r5, #1
 800cfc6:	2300      	movs	r3, #0
 800cfc8:	9306      	str	r3, [sp, #24]
 800cfca:	9508      	str	r5, [sp, #32]
 800cfcc:	f04f 33ff 	mov.w	r3, #4294967295
 800cfd0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800cfd4:	2200      	movs	r2, #0
 800cfd6:	2312      	movs	r3, #18
 800cfd8:	e7b0      	b.n	800cf3c <_dtoa_r+0x26c>
 800cfda:	2301      	movs	r3, #1
 800cfdc:	9308      	str	r3, [sp, #32]
 800cfde:	e7f5      	b.n	800cfcc <_dtoa_r+0x2fc>
 800cfe0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cfe2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800cfe6:	e7b8      	b.n	800cf5a <_dtoa_r+0x28a>
 800cfe8:	3101      	adds	r1, #1
 800cfea:	6041      	str	r1, [r0, #4]
 800cfec:	0052      	lsls	r2, r2, #1
 800cfee:	e7b8      	b.n	800cf62 <_dtoa_r+0x292>
 800cff0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cff2:	9a01      	ldr	r2, [sp, #4]
 800cff4:	601a      	str	r2, [r3, #0]
 800cff6:	9b03      	ldr	r3, [sp, #12]
 800cff8:	2b0e      	cmp	r3, #14
 800cffa:	f200 809d 	bhi.w	800d138 <_dtoa_r+0x468>
 800cffe:	2d00      	cmp	r5, #0
 800d000:	f000 809a 	beq.w	800d138 <_dtoa_r+0x468>
 800d004:	9b00      	ldr	r3, [sp, #0]
 800d006:	2b00      	cmp	r3, #0
 800d008:	dd32      	ble.n	800d070 <_dtoa_r+0x3a0>
 800d00a:	4ab7      	ldr	r2, [pc, #732]	; (800d2e8 <_dtoa_r+0x618>)
 800d00c:	f003 030f 	and.w	r3, r3, #15
 800d010:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d014:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d018:	9b00      	ldr	r3, [sp, #0]
 800d01a:	05d8      	lsls	r0, r3, #23
 800d01c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800d020:	d516      	bpl.n	800d050 <_dtoa_r+0x380>
 800d022:	4bb2      	ldr	r3, [pc, #712]	; (800d2ec <_dtoa_r+0x61c>)
 800d024:	ec51 0b19 	vmov	r0, r1, d9
 800d028:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d02c:	f7f3 fc0e 	bl	800084c <__aeabi_ddiv>
 800d030:	f007 070f 	and.w	r7, r7, #15
 800d034:	4682      	mov	sl, r0
 800d036:	468b      	mov	fp, r1
 800d038:	2503      	movs	r5, #3
 800d03a:	4eac      	ldr	r6, [pc, #688]	; (800d2ec <_dtoa_r+0x61c>)
 800d03c:	b957      	cbnz	r7, 800d054 <_dtoa_r+0x384>
 800d03e:	4642      	mov	r2, r8
 800d040:	464b      	mov	r3, r9
 800d042:	4650      	mov	r0, sl
 800d044:	4659      	mov	r1, fp
 800d046:	f7f3 fc01 	bl	800084c <__aeabi_ddiv>
 800d04a:	4682      	mov	sl, r0
 800d04c:	468b      	mov	fp, r1
 800d04e:	e028      	b.n	800d0a2 <_dtoa_r+0x3d2>
 800d050:	2502      	movs	r5, #2
 800d052:	e7f2      	b.n	800d03a <_dtoa_r+0x36a>
 800d054:	07f9      	lsls	r1, r7, #31
 800d056:	d508      	bpl.n	800d06a <_dtoa_r+0x39a>
 800d058:	4640      	mov	r0, r8
 800d05a:	4649      	mov	r1, r9
 800d05c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d060:	f7f3 faca 	bl	80005f8 <__aeabi_dmul>
 800d064:	3501      	adds	r5, #1
 800d066:	4680      	mov	r8, r0
 800d068:	4689      	mov	r9, r1
 800d06a:	107f      	asrs	r7, r7, #1
 800d06c:	3608      	adds	r6, #8
 800d06e:	e7e5      	b.n	800d03c <_dtoa_r+0x36c>
 800d070:	f000 809b 	beq.w	800d1aa <_dtoa_r+0x4da>
 800d074:	9b00      	ldr	r3, [sp, #0]
 800d076:	4f9d      	ldr	r7, [pc, #628]	; (800d2ec <_dtoa_r+0x61c>)
 800d078:	425e      	negs	r6, r3
 800d07a:	4b9b      	ldr	r3, [pc, #620]	; (800d2e8 <_dtoa_r+0x618>)
 800d07c:	f006 020f 	and.w	r2, r6, #15
 800d080:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d084:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d088:	ec51 0b19 	vmov	r0, r1, d9
 800d08c:	f7f3 fab4 	bl	80005f8 <__aeabi_dmul>
 800d090:	1136      	asrs	r6, r6, #4
 800d092:	4682      	mov	sl, r0
 800d094:	468b      	mov	fp, r1
 800d096:	2300      	movs	r3, #0
 800d098:	2502      	movs	r5, #2
 800d09a:	2e00      	cmp	r6, #0
 800d09c:	d17a      	bne.n	800d194 <_dtoa_r+0x4c4>
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d1d3      	bne.n	800d04a <_dtoa_r+0x37a>
 800d0a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	f000 8082 	beq.w	800d1ae <_dtoa_r+0x4de>
 800d0aa:	4b91      	ldr	r3, [pc, #580]	; (800d2f0 <_dtoa_r+0x620>)
 800d0ac:	2200      	movs	r2, #0
 800d0ae:	4650      	mov	r0, sl
 800d0b0:	4659      	mov	r1, fp
 800d0b2:	f7f3 fd13 	bl	8000adc <__aeabi_dcmplt>
 800d0b6:	2800      	cmp	r0, #0
 800d0b8:	d079      	beq.n	800d1ae <_dtoa_r+0x4de>
 800d0ba:	9b03      	ldr	r3, [sp, #12]
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d076      	beq.n	800d1ae <_dtoa_r+0x4de>
 800d0c0:	9b02      	ldr	r3, [sp, #8]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	dd36      	ble.n	800d134 <_dtoa_r+0x464>
 800d0c6:	9b00      	ldr	r3, [sp, #0]
 800d0c8:	4650      	mov	r0, sl
 800d0ca:	4659      	mov	r1, fp
 800d0cc:	1e5f      	subs	r7, r3, #1
 800d0ce:	2200      	movs	r2, #0
 800d0d0:	4b88      	ldr	r3, [pc, #544]	; (800d2f4 <_dtoa_r+0x624>)
 800d0d2:	f7f3 fa91 	bl	80005f8 <__aeabi_dmul>
 800d0d6:	9e02      	ldr	r6, [sp, #8]
 800d0d8:	4682      	mov	sl, r0
 800d0da:	468b      	mov	fp, r1
 800d0dc:	3501      	adds	r5, #1
 800d0de:	4628      	mov	r0, r5
 800d0e0:	f7f3 fa20 	bl	8000524 <__aeabi_i2d>
 800d0e4:	4652      	mov	r2, sl
 800d0e6:	465b      	mov	r3, fp
 800d0e8:	f7f3 fa86 	bl	80005f8 <__aeabi_dmul>
 800d0ec:	4b82      	ldr	r3, [pc, #520]	; (800d2f8 <_dtoa_r+0x628>)
 800d0ee:	2200      	movs	r2, #0
 800d0f0:	f7f3 f8cc 	bl	800028c <__adddf3>
 800d0f4:	46d0      	mov	r8, sl
 800d0f6:	46d9      	mov	r9, fp
 800d0f8:	4682      	mov	sl, r0
 800d0fa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800d0fe:	2e00      	cmp	r6, #0
 800d100:	d158      	bne.n	800d1b4 <_dtoa_r+0x4e4>
 800d102:	4b7e      	ldr	r3, [pc, #504]	; (800d2fc <_dtoa_r+0x62c>)
 800d104:	2200      	movs	r2, #0
 800d106:	4640      	mov	r0, r8
 800d108:	4649      	mov	r1, r9
 800d10a:	f7f3 f8bd 	bl	8000288 <__aeabi_dsub>
 800d10e:	4652      	mov	r2, sl
 800d110:	465b      	mov	r3, fp
 800d112:	4680      	mov	r8, r0
 800d114:	4689      	mov	r9, r1
 800d116:	f7f3 fcff 	bl	8000b18 <__aeabi_dcmpgt>
 800d11a:	2800      	cmp	r0, #0
 800d11c:	f040 8295 	bne.w	800d64a <_dtoa_r+0x97a>
 800d120:	4652      	mov	r2, sl
 800d122:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d126:	4640      	mov	r0, r8
 800d128:	4649      	mov	r1, r9
 800d12a:	f7f3 fcd7 	bl	8000adc <__aeabi_dcmplt>
 800d12e:	2800      	cmp	r0, #0
 800d130:	f040 8289 	bne.w	800d646 <_dtoa_r+0x976>
 800d134:	ec5b ab19 	vmov	sl, fp, d9
 800d138:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	f2c0 8148 	blt.w	800d3d0 <_dtoa_r+0x700>
 800d140:	9a00      	ldr	r2, [sp, #0]
 800d142:	2a0e      	cmp	r2, #14
 800d144:	f300 8144 	bgt.w	800d3d0 <_dtoa_r+0x700>
 800d148:	4b67      	ldr	r3, [pc, #412]	; (800d2e8 <_dtoa_r+0x618>)
 800d14a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d14e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d152:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d154:	2b00      	cmp	r3, #0
 800d156:	f280 80d5 	bge.w	800d304 <_dtoa_r+0x634>
 800d15a:	9b03      	ldr	r3, [sp, #12]
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	f300 80d1 	bgt.w	800d304 <_dtoa_r+0x634>
 800d162:	f040 826f 	bne.w	800d644 <_dtoa_r+0x974>
 800d166:	4b65      	ldr	r3, [pc, #404]	; (800d2fc <_dtoa_r+0x62c>)
 800d168:	2200      	movs	r2, #0
 800d16a:	4640      	mov	r0, r8
 800d16c:	4649      	mov	r1, r9
 800d16e:	f7f3 fa43 	bl	80005f8 <__aeabi_dmul>
 800d172:	4652      	mov	r2, sl
 800d174:	465b      	mov	r3, fp
 800d176:	f7f3 fcc5 	bl	8000b04 <__aeabi_dcmpge>
 800d17a:	9e03      	ldr	r6, [sp, #12]
 800d17c:	4637      	mov	r7, r6
 800d17e:	2800      	cmp	r0, #0
 800d180:	f040 8245 	bne.w	800d60e <_dtoa_r+0x93e>
 800d184:	9d01      	ldr	r5, [sp, #4]
 800d186:	2331      	movs	r3, #49	; 0x31
 800d188:	f805 3b01 	strb.w	r3, [r5], #1
 800d18c:	9b00      	ldr	r3, [sp, #0]
 800d18e:	3301      	adds	r3, #1
 800d190:	9300      	str	r3, [sp, #0]
 800d192:	e240      	b.n	800d616 <_dtoa_r+0x946>
 800d194:	07f2      	lsls	r2, r6, #31
 800d196:	d505      	bpl.n	800d1a4 <_dtoa_r+0x4d4>
 800d198:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d19c:	f7f3 fa2c 	bl	80005f8 <__aeabi_dmul>
 800d1a0:	3501      	adds	r5, #1
 800d1a2:	2301      	movs	r3, #1
 800d1a4:	1076      	asrs	r6, r6, #1
 800d1a6:	3708      	adds	r7, #8
 800d1a8:	e777      	b.n	800d09a <_dtoa_r+0x3ca>
 800d1aa:	2502      	movs	r5, #2
 800d1ac:	e779      	b.n	800d0a2 <_dtoa_r+0x3d2>
 800d1ae:	9f00      	ldr	r7, [sp, #0]
 800d1b0:	9e03      	ldr	r6, [sp, #12]
 800d1b2:	e794      	b.n	800d0de <_dtoa_r+0x40e>
 800d1b4:	9901      	ldr	r1, [sp, #4]
 800d1b6:	4b4c      	ldr	r3, [pc, #304]	; (800d2e8 <_dtoa_r+0x618>)
 800d1b8:	4431      	add	r1, r6
 800d1ba:	910d      	str	r1, [sp, #52]	; 0x34
 800d1bc:	9908      	ldr	r1, [sp, #32]
 800d1be:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d1c2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d1c6:	2900      	cmp	r1, #0
 800d1c8:	d043      	beq.n	800d252 <_dtoa_r+0x582>
 800d1ca:	494d      	ldr	r1, [pc, #308]	; (800d300 <_dtoa_r+0x630>)
 800d1cc:	2000      	movs	r0, #0
 800d1ce:	f7f3 fb3d 	bl	800084c <__aeabi_ddiv>
 800d1d2:	4652      	mov	r2, sl
 800d1d4:	465b      	mov	r3, fp
 800d1d6:	f7f3 f857 	bl	8000288 <__aeabi_dsub>
 800d1da:	9d01      	ldr	r5, [sp, #4]
 800d1dc:	4682      	mov	sl, r0
 800d1de:	468b      	mov	fp, r1
 800d1e0:	4649      	mov	r1, r9
 800d1e2:	4640      	mov	r0, r8
 800d1e4:	f7f3 fcb8 	bl	8000b58 <__aeabi_d2iz>
 800d1e8:	4606      	mov	r6, r0
 800d1ea:	f7f3 f99b 	bl	8000524 <__aeabi_i2d>
 800d1ee:	4602      	mov	r2, r0
 800d1f0:	460b      	mov	r3, r1
 800d1f2:	4640      	mov	r0, r8
 800d1f4:	4649      	mov	r1, r9
 800d1f6:	f7f3 f847 	bl	8000288 <__aeabi_dsub>
 800d1fa:	3630      	adds	r6, #48	; 0x30
 800d1fc:	f805 6b01 	strb.w	r6, [r5], #1
 800d200:	4652      	mov	r2, sl
 800d202:	465b      	mov	r3, fp
 800d204:	4680      	mov	r8, r0
 800d206:	4689      	mov	r9, r1
 800d208:	f7f3 fc68 	bl	8000adc <__aeabi_dcmplt>
 800d20c:	2800      	cmp	r0, #0
 800d20e:	d163      	bne.n	800d2d8 <_dtoa_r+0x608>
 800d210:	4642      	mov	r2, r8
 800d212:	464b      	mov	r3, r9
 800d214:	4936      	ldr	r1, [pc, #216]	; (800d2f0 <_dtoa_r+0x620>)
 800d216:	2000      	movs	r0, #0
 800d218:	f7f3 f836 	bl	8000288 <__aeabi_dsub>
 800d21c:	4652      	mov	r2, sl
 800d21e:	465b      	mov	r3, fp
 800d220:	f7f3 fc5c 	bl	8000adc <__aeabi_dcmplt>
 800d224:	2800      	cmp	r0, #0
 800d226:	f040 80b5 	bne.w	800d394 <_dtoa_r+0x6c4>
 800d22a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d22c:	429d      	cmp	r5, r3
 800d22e:	d081      	beq.n	800d134 <_dtoa_r+0x464>
 800d230:	4b30      	ldr	r3, [pc, #192]	; (800d2f4 <_dtoa_r+0x624>)
 800d232:	2200      	movs	r2, #0
 800d234:	4650      	mov	r0, sl
 800d236:	4659      	mov	r1, fp
 800d238:	f7f3 f9de 	bl	80005f8 <__aeabi_dmul>
 800d23c:	4b2d      	ldr	r3, [pc, #180]	; (800d2f4 <_dtoa_r+0x624>)
 800d23e:	4682      	mov	sl, r0
 800d240:	468b      	mov	fp, r1
 800d242:	4640      	mov	r0, r8
 800d244:	4649      	mov	r1, r9
 800d246:	2200      	movs	r2, #0
 800d248:	f7f3 f9d6 	bl	80005f8 <__aeabi_dmul>
 800d24c:	4680      	mov	r8, r0
 800d24e:	4689      	mov	r9, r1
 800d250:	e7c6      	b.n	800d1e0 <_dtoa_r+0x510>
 800d252:	4650      	mov	r0, sl
 800d254:	4659      	mov	r1, fp
 800d256:	f7f3 f9cf 	bl	80005f8 <__aeabi_dmul>
 800d25a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d25c:	9d01      	ldr	r5, [sp, #4]
 800d25e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d260:	4682      	mov	sl, r0
 800d262:	468b      	mov	fp, r1
 800d264:	4649      	mov	r1, r9
 800d266:	4640      	mov	r0, r8
 800d268:	f7f3 fc76 	bl	8000b58 <__aeabi_d2iz>
 800d26c:	4606      	mov	r6, r0
 800d26e:	f7f3 f959 	bl	8000524 <__aeabi_i2d>
 800d272:	3630      	adds	r6, #48	; 0x30
 800d274:	4602      	mov	r2, r0
 800d276:	460b      	mov	r3, r1
 800d278:	4640      	mov	r0, r8
 800d27a:	4649      	mov	r1, r9
 800d27c:	f7f3 f804 	bl	8000288 <__aeabi_dsub>
 800d280:	f805 6b01 	strb.w	r6, [r5], #1
 800d284:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d286:	429d      	cmp	r5, r3
 800d288:	4680      	mov	r8, r0
 800d28a:	4689      	mov	r9, r1
 800d28c:	f04f 0200 	mov.w	r2, #0
 800d290:	d124      	bne.n	800d2dc <_dtoa_r+0x60c>
 800d292:	4b1b      	ldr	r3, [pc, #108]	; (800d300 <_dtoa_r+0x630>)
 800d294:	4650      	mov	r0, sl
 800d296:	4659      	mov	r1, fp
 800d298:	f7f2 fff8 	bl	800028c <__adddf3>
 800d29c:	4602      	mov	r2, r0
 800d29e:	460b      	mov	r3, r1
 800d2a0:	4640      	mov	r0, r8
 800d2a2:	4649      	mov	r1, r9
 800d2a4:	f7f3 fc38 	bl	8000b18 <__aeabi_dcmpgt>
 800d2a8:	2800      	cmp	r0, #0
 800d2aa:	d173      	bne.n	800d394 <_dtoa_r+0x6c4>
 800d2ac:	4652      	mov	r2, sl
 800d2ae:	465b      	mov	r3, fp
 800d2b0:	4913      	ldr	r1, [pc, #76]	; (800d300 <_dtoa_r+0x630>)
 800d2b2:	2000      	movs	r0, #0
 800d2b4:	f7f2 ffe8 	bl	8000288 <__aeabi_dsub>
 800d2b8:	4602      	mov	r2, r0
 800d2ba:	460b      	mov	r3, r1
 800d2bc:	4640      	mov	r0, r8
 800d2be:	4649      	mov	r1, r9
 800d2c0:	f7f3 fc0c 	bl	8000adc <__aeabi_dcmplt>
 800d2c4:	2800      	cmp	r0, #0
 800d2c6:	f43f af35 	beq.w	800d134 <_dtoa_r+0x464>
 800d2ca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d2cc:	1e6b      	subs	r3, r5, #1
 800d2ce:	930f      	str	r3, [sp, #60]	; 0x3c
 800d2d0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d2d4:	2b30      	cmp	r3, #48	; 0x30
 800d2d6:	d0f8      	beq.n	800d2ca <_dtoa_r+0x5fa>
 800d2d8:	9700      	str	r7, [sp, #0]
 800d2da:	e049      	b.n	800d370 <_dtoa_r+0x6a0>
 800d2dc:	4b05      	ldr	r3, [pc, #20]	; (800d2f4 <_dtoa_r+0x624>)
 800d2de:	f7f3 f98b 	bl	80005f8 <__aeabi_dmul>
 800d2e2:	4680      	mov	r8, r0
 800d2e4:	4689      	mov	r9, r1
 800d2e6:	e7bd      	b.n	800d264 <_dtoa_r+0x594>
 800d2e8:	0800fe78 	.word	0x0800fe78
 800d2ec:	0800fe50 	.word	0x0800fe50
 800d2f0:	3ff00000 	.word	0x3ff00000
 800d2f4:	40240000 	.word	0x40240000
 800d2f8:	401c0000 	.word	0x401c0000
 800d2fc:	40140000 	.word	0x40140000
 800d300:	3fe00000 	.word	0x3fe00000
 800d304:	9d01      	ldr	r5, [sp, #4]
 800d306:	4656      	mov	r6, sl
 800d308:	465f      	mov	r7, fp
 800d30a:	4642      	mov	r2, r8
 800d30c:	464b      	mov	r3, r9
 800d30e:	4630      	mov	r0, r6
 800d310:	4639      	mov	r1, r7
 800d312:	f7f3 fa9b 	bl	800084c <__aeabi_ddiv>
 800d316:	f7f3 fc1f 	bl	8000b58 <__aeabi_d2iz>
 800d31a:	4682      	mov	sl, r0
 800d31c:	f7f3 f902 	bl	8000524 <__aeabi_i2d>
 800d320:	4642      	mov	r2, r8
 800d322:	464b      	mov	r3, r9
 800d324:	f7f3 f968 	bl	80005f8 <__aeabi_dmul>
 800d328:	4602      	mov	r2, r0
 800d32a:	460b      	mov	r3, r1
 800d32c:	4630      	mov	r0, r6
 800d32e:	4639      	mov	r1, r7
 800d330:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800d334:	f7f2 ffa8 	bl	8000288 <__aeabi_dsub>
 800d338:	f805 6b01 	strb.w	r6, [r5], #1
 800d33c:	9e01      	ldr	r6, [sp, #4]
 800d33e:	9f03      	ldr	r7, [sp, #12]
 800d340:	1bae      	subs	r6, r5, r6
 800d342:	42b7      	cmp	r7, r6
 800d344:	4602      	mov	r2, r0
 800d346:	460b      	mov	r3, r1
 800d348:	d135      	bne.n	800d3b6 <_dtoa_r+0x6e6>
 800d34a:	f7f2 ff9f 	bl	800028c <__adddf3>
 800d34e:	4642      	mov	r2, r8
 800d350:	464b      	mov	r3, r9
 800d352:	4606      	mov	r6, r0
 800d354:	460f      	mov	r7, r1
 800d356:	f7f3 fbdf 	bl	8000b18 <__aeabi_dcmpgt>
 800d35a:	b9d0      	cbnz	r0, 800d392 <_dtoa_r+0x6c2>
 800d35c:	4642      	mov	r2, r8
 800d35e:	464b      	mov	r3, r9
 800d360:	4630      	mov	r0, r6
 800d362:	4639      	mov	r1, r7
 800d364:	f7f3 fbb0 	bl	8000ac8 <__aeabi_dcmpeq>
 800d368:	b110      	cbz	r0, 800d370 <_dtoa_r+0x6a0>
 800d36a:	f01a 0f01 	tst.w	sl, #1
 800d36e:	d110      	bne.n	800d392 <_dtoa_r+0x6c2>
 800d370:	4620      	mov	r0, r4
 800d372:	ee18 1a10 	vmov	r1, s16
 800d376:	f000 fe75 	bl	800e064 <_Bfree>
 800d37a:	2300      	movs	r3, #0
 800d37c:	9800      	ldr	r0, [sp, #0]
 800d37e:	702b      	strb	r3, [r5, #0]
 800d380:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d382:	3001      	adds	r0, #1
 800d384:	6018      	str	r0, [r3, #0]
 800d386:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d388:	2b00      	cmp	r3, #0
 800d38a:	f43f acf1 	beq.w	800cd70 <_dtoa_r+0xa0>
 800d38e:	601d      	str	r5, [r3, #0]
 800d390:	e4ee      	b.n	800cd70 <_dtoa_r+0xa0>
 800d392:	9f00      	ldr	r7, [sp, #0]
 800d394:	462b      	mov	r3, r5
 800d396:	461d      	mov	r5, r3
 800d398:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d39c:	2a39      	cmp	r2, #57	; 0x39
 800d39e:	d106      	bne.n	800d3ae <_dtoa_r+0x6de>
 800d3a0:	9a01      	ldr	r2, [sp, #4]
 800d3a2:	429a      	cmp	r2, r3
 800d3a4:	d1f7      	bne.n	800d396 <_dtoa_r+0x6c6>
 800d3a6:	9901      	ldr	r1, [sp, #4]
 800d3a8:	2230      	movs	r2, #48	; 0x30
 800d3aa:	3701      	adds	r7, #1
 800d3ac:	700a      	strb	r2, [r1, #0]
 800d3ae:	781a      	ldrb	r2, [r3, #0]
 800d3b0:	3201      	adds	r2, #1
 800d3b2:	701a      	strb	r2, [r3, #0]
 800d3b4:	e790      	b.n	800d2d8 <_dtoa_r+0x608>
 800d3b6:	4ba6      	ldr	r3, [pc, #664]	; (800d650 <_dtoa_r+0x980>)
 800d3b8:	2200      	movs	r2, #0
 800d3ba:	f7f3 f91d 	bl	80005f8 <__aeabi_dmul>
 800d3be:	2200      	movs	r2, #0
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	4606      	mov	r6, r0
 800d3c4:	460f      	mov	r7, r1
 800d3c6:	f7f3 fb7f 	bl	8000ac8 <__aeabi_dcmpeq>
 800d3ca:	2800      	cmp	r0, #0
 800d3cc:	d09d      	beq.n	800d30a <_dtoa_r+0x63a>
 800d3ce:	e7cf      	b.n	800d370 <_dtoa_r+0x6a0>
 800d3d0:	9a08      	ldr	r2, [sp, #32]
 800d3d2:	2a00      	cmp	r2, #0
 800d3d4:	f000 80d7 	beq.w	800d586 <_dtoa_r+0x8b6>
 800d3d8:	9a06      	ldr	r2, [sp, #24]
 800d3da:	2a01      	cmp	r2, #1
 800d3dc:	f300 80ba 	bgt.w	800d554 <_dtoa_r+0x884>
 800d3e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d3e2:	2a00      	cmp	r2, #0
 800d3e4:	f000 80b2 	beq.w	800d54c <_dtoa_r+0x87c>
 800d3e8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d3ec:	9e07      	ldr	r6, [sp, #28]
 800d3ee:	9d04      	ldr	r5, [sp, #16]
 800d3f0:	9a04      	ldr	r2, [sp, #16]
 800d3f2:	441a      	add	r2, r3
 800d3f4:	9204      	str	r2, [sp, #16]
 800d3f6:	9a05      	ldr	r2, [sp, #20]
 800d3f8:	2101      	movs	r1, #1
 800d3fa:	441a      	add	r2, r3
 800d3fc:	4620      	mov	r0, r4
 800d3fe:	9205      	str	r2, [sp, #20]
 800d400:	f000 ff32 	bl	800e268 <__i2b>
 800d404:	4607      	mov	r7, r0
 800d406:	2d00      	cmp	r5, #0
 800d408:	dd0c      	ble.n	800d424 <_dtoa_r+0x754>
 800d40a:	9b05      	ldr	r3, [sp, #20]
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	dd09      	ble.n	800d424 <_dtoa_r+0x754>
 800d410:	42ab      	cmp	r3, r5
 800d412:	9a04      	ldr	r2, [sp, #16]
 800d414:	bfa8      	it	ge
 800d416:	462b      	movge	r3, r5
 800d418:	1ad2      	subs	r2, r2, r3
 800d41a:	9204      	str	r2, [sp, #16]
 800d41c:	9a05      	ldr	r2, [sp, #20]
 800d41e:	1aed      	subs	r5, r5, r3
 800d420:	1ad3      	subs	r3, r2, r3
 800d422:	9305      	str	r3, [sp, #20]
 800d424:	9b07      	ldr	r3, [sp, #28]
 800d426:	b31b      	cbz	r3, 800d470 <_dtoa_r+0x7a0>
 800d428:	9b08      	ldr	r3, [sp, #32]
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	f000 80af 	beq.w	800d58e <_dtoa_r+0x8be>
 800d430:	2e00      	cmp	r6, #0
 800d432:	dd13      	ble.n	800d45c <_dtoa_r+0x78c>
 800d434:	4639      	mov	r1, r7
 800d436:	4632      	mov	r2, r6
 800d438:	4620      	mov	r0, r4
 800d43a:	f000 ffd5 	bl	800e3e8 <__pow5mult>
 800d43e:	ee18 2a10 	vmov	r2, s16
 800d442:	4601      	mov	r1, r0
 800d444:	4607      	mov	r7, r0
 800d446:	4620      	mov	r0, r4
 800d448:	f000 ff24 	bl	800e294 <__multiply>
 800d44c:	ee18 1a10 	vmov	r1, s16
 800d450:	4680      	mov	r8, r0
 800d452:	4620      	mov	r0, r4
 800d454:	f000 fe06 	bl	800e064 <_Bfree>
 800d458:	ee08 8a10 	vmov	s16, r8
 800d45c:	9b07      	ldr	r3, [sp, #28]
 800d45e:	1b9a      	subs	r2, r3, r6
 800d460:	d006      	beq.n	800d470 <_dtoa_r+0x7a0>
 800d462:	ee18 1a10 	vmov	r1, s16
 800d466:	4620      	mov	r0, r4
 800d468:	f000 ffbe 	bl	800e3e8 <__pow5mult>
 800d46c:	ee08 0a10 	vmov	s16, r0
 800d470:	2101      	movs	r1, #1
 800d472:	4620      	mov	r0, r4
 800d474:	f000 fef8 	bl	800e268 <__i2b>
 800d478:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	4606      	mov	r6, r0
 800d47e:	f340 8088 	ble.w	800d592 <_dtoa_r+0x8c2>
 800d482:	461a      	mov	r2, r3
 800d484:	4601      	mov	r1, r0
 800d486:	4620      	mov	r0, r4
 800d488:	f000 ffae 	bl	800e3e8 <__pow5mult>
 800d48c:	9b06      	ldr	r3, [sp, #24]
 800d48e:	2b01      	cmp	r3, #1
 800d490:	4606      	mov	r6, r0
 800d492:	f340 8081 	ble.w	800d598 <_dtoa_r+0x8c8>
 800d496:	f04f 0800 	mov.w	r8, #0
 800d49a:	6933      	ldr	r3, [r6, #16]
 800d49c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d4a0:	6918      	ldr	r0, [r3, #16]
 800d4a2:	f000 fe91 	bl	800e1c8 <__hi0bits>
 800d4a6:	f1c0 0020 	rsb	r0, r0, #32
 800d4aa:	9b05      	ldr	r3, [sp, #20]
 800d4ac:	4418      	add	r0, r3
 800d4ae:	f010 001f 	ands.w	r0, r0, #31
 800d4b2:	f000 8092 	beq.w	800d5da <_dtoa_r+0x90a>
 800d4b6:	f1c0 0320 	rsb	r3, r0, #32
 800d4ba:	2b04      	cmp	r3, #4
 800d4bc:	f340 808a 	ble.w	800d5d4 <_dtoa_r+0x904>
 800d4c0:	f1c0 001c 	rsb	r0, r0, #28
 800d4c4:	9b04      	ldr	r3, [sp, #16]
 800d4c6:	4403      	add	r3, r0
 800d4c8:	9304      	str	r3, [sp, #16]
 800d4ca:	9b05      	ldr	r3, [sp, #20]
 800d4cc:	4403      	add	r3, r0
 800d4ce:	4405      	add	r5, r0
 800d4d0:	9305      	str	r3, [sp, #20]
 800d4d2:	9b04      	ldr	r3, [sp, #16]
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	dd07      	ble.n	800d4e8 <_dtoa_r+0x818>
 800d4d8:	ee18 1a10 	vmov	r1, s16
 800d4dc:	461a      	mov	r2, r3
 800d4de:	4620      	mov	r0, r4
 800d4e0:	f000 ffdc 	bl	800e49c <__lshift>
 800d4e4:	ee08 0a10 	vmov	s16, r0
 800d4e8:	9b05      	ldr	r3, [sp, #20]
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	dd05      	ble.n	800d4fa <_dtoa_r+0x82a>
 800d4ee:	4631      	mov	r1, r6
 800d4f0:	461a      	mov	r2, r3
 800d4f2:	4620      	mov	r0, r4
 800d4f4:	f000 ffd2 	bl	800e49c <__lshift>
 800d4f8:	4606      	mov	r6, r0
 800d4fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d06e      	beq.n	800d5de <_dtoa_r+0x90e>
 800d500:	ee18 0a10 	vmov	r0, s16
 800d504:	4631      	mov	r1, r6
 800d506:	f001 f839 	bl	800e57c <__mcmp>
 800d50a:	2800      	cmp	r0, #0
 800d50c:	da67      	bge.n	800d5de <_dtoa_r+0x90e>
 800d50e:	9b00      	ldr	r3, [sp, #0]
 800d510:	3b01      	subs	r3, #1
 800d512:	ee18 1a10 	vmov	r1, s16
 800d516:	9300      	str	r3, [sp, #0]
 800d518:	220a      	movs	r2, #10
 800d51a:	2300      	movs	r3, #0
 800d51c:	4620      	mov	r0, r4
 800d51e:	f000 fdc3 	bl	800e0a8 <__multadd>
 800d522:	9b08      	ldr	r3, [sp, #32]
 800d524:	ee08 0a10 	vmov	s16, r0
 800d528:	2b00      	cmp	r3, #0
 800d52a:	f000 81b1 	beq.w	800d890 <_dtoa_r+0xbc0>
 800d52e:	2300      	movs	r3, #0
 800d530:	4639      	mov	r1, r7
 800d532:	220a      	movs	r2, #10
 800d534:	4620      	mov	r0, r4
 800d536:	f000 fdb7 	bl	800e0a8 <__multadd>
 800d53a:	9b02      	ldr	r3, [sp, #8]
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	4607      	mov	r7, r0
 800d540:	f300 808e 	bgt.w	800d660 <_dtoa_r+0x990>
 800d544:	9b06      	ldr	r3, [sp, #24]
 800d546:	2b02      	cmp	r3, #2
 800d548:	dc51      	bgt.n	800d5ee <_dtoa_r+0x91e>
 800d54a:	e089      	b.n	800d660 <_dtoa_r+0x990>
 800d54c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d54e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d552:	e74b      	b.n	800d3ec <_dtoa_r+0x71c>
 800d554:	9b03      	ldr	r3, [sp, #12]
 800d556:	1e5e      	subs	r6, r3, #1
 800d558:	9b07      	ldr	r3, [sp, #28]
 800d55a:	42b3      	cmp	r3, r6
 800d55c:	bfbf      	itttt	lt
 800d55e:	9b07      	ldrlt	r3, [sp, #28]
 800d560:	9607      	strlt	r6, [sp, #28]
 800d562:	1af2      	sublt	r2, r6, r3
 800d564:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800d566:	bfb6      	itet	lt
 800d568:	189b      	addlt	r3, r3, r2
 800d56a:	1b9e      	subge	r6, r3, r6
 800d56c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800d56e:	9b03      	ldr	r3, [sp, #12]
 800d570:	bfb8      	it	lt
 800d572:	2600      	movlt	r6, #0
 800d574:	2b00      	cmp	r3, #0
 800d576:	bfb7      	itett	lt
 800d578:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800d57c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800d580:	1a9d      	sublt	r5, r3, r2
 800d582:	2300      	movlt	r3, #0
 800d584:	e734      	b.n	800d3f0 <_dtoa_r+0x720>
 800d586:	9e07      	ldr	r6, [sp, #28]
 800d588:	9d04      	ldr	r5, [sp, #16]
 800d58a:	9f08      	ldr	r7, [sp, #32]
 800d58c:	e73b      	b.n	800d406 <_dtoa_r+0x736>
 800d58e:	9a07      	ldr	r2, [sp, #28]
 800d590:	e767      	b.n	800d462 <_dtoa_r+0x792>
 800d592:	9b06      	ldr	r3, [sp, #24]
 800d594:	2b01      	cmp	r3, #1
 800d596:	dc18      	bgt.n	800d5ca <_dtoa_r+0x8fa>
 800d598:	f1ba 0f00 	cmp.w	sl, #0
 800d59c:	d115      	bne.n	800d5ca <_dtoa_r+0x8fa>
 800d59e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d5a2:	b993      	cbnz	r3, 800d5ca <_dtoa_r+0x8fa>
 800d5a4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d5a8:	0d1b      	lsrs	r3, r3, #20
 800d5aa:	051b      	lsls	r3, r3, #20
 800d5ac:	b183      	cbz	r3, 800d5d0 <_dtoa_r+0x900>
 800d5ae:	9b04      	ldr	r3, [sp, #16]
 800d5b0:	3301      	adds	r3, #1
 800d5b2:	9304      	str	r3, [sp, #16]
 800d5b4:	9b05      	ldr	r3, [sp, #20]
 800d5b6:	3301      	adds	r3, #1
 800d5b8:	9305      	str	r3, [sp, #20]
 800d5ba:	f04f 0801 	mov.w	r8, #1
 800d5be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	f47f af6a 	bne.w	800d49a <_dtoa_r+0x7ca>
 800d5c6:	2001      	movs	r0, #1
 800d5c8:	e76f      	b.n	800d4aa <_dtoa_r+0x7da>
 800d5ca:	f04f 0800 	mov.w	r8, #0
 800d5ce:	e7f6      	b.n	800d5be <_dtoa_r+0x8ee>
 800d5d0:	4698      	mov	r8, r3
 800d5d2:	e7f4      	b.n	800d5be <_dtoa_r+0x8ee>
 800d5d4:	f43f af7d 	beq.w	800d4d2 <_dtoa_r+0x802>
 800d5d8:	4618      	mov	r0, r3
 800d5da:	301c      	adds	r0, #28
 800d5dc:	e772      	b.n	800d4c4 <_dtoa_r+0x7f4>
 800d5de:	9b03      	ldr	r3, [sp, #12]
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	dc37      	bgt.n	800d654 <_dtoa_r+0x984>
 800d5e4:	9b06      	ldr	r3, [sp, #24]
 800d5e6:	2b02      	cmp	r3, #2
 800d5e8:	dd34      	ble.n	800d654 <_dtoa_r+0x984>
 800d5ea:	9b03      	ldr	r3, [sp, #12]
 800d5ec:	9302      	str	r3, [sp, #8]
 800d5ee:	9b02      	ldr	r3, [sp, #8]
 800d5f0:	b96b      	cbnz	r3, 800d60e <_dtoa_r+0x93e>
 800d5f2:	4631      	mov	r1, r6
 800d5f4:	2205      	movs	r2, #5
 800d5f6:	4620      	mov	r0, r4
 800d5f8:	f000 fd56 	bl	800e0a8 <__multadd>
 800d5fc:	4601      	mov	r1, r0
 800d5fe:	4606      	mov	r6, r0
 800d600:	ee18 0a10 	vmov	r0, s16
 800d604:	f000 ffba 	bl	800e57c <__mcmp>
 800d608:	2800      	cmp	r0, #0
 800d60a:	f73f adbb 	bgt.w	800d184 <_dtoa_r+0x4b4>
 800d60e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d610:	9d01      	ldr	r5, [sp, #4]
 800d612:	43db      	mvns	r3, r3
 800d614:	9300      	str	r3, [sp, #0]
 800d616:	f04f 0800 	mov.w	r8, #0
 800d61a:	4631      	mov	r1, r6
 800d61c:	4620      	mov	r0, r4
 800d61e:	f000 fd21 	bl	800e064 <_Bfree>
 800d622:	2f00      	cmp	r7, #0
 800d624:	f43f aea4 	beq.w	800d370 <_dtoa_r+0x6a0>
 800d628:	f1b8 0f00 	cmp.w	r8, #0
 800d62c:	d005      	beq.n	800d63a <_dtoa_r+0x96a>
 800d62e:	45b8      	cmp	r8, r7
 800d630:	d003      	beq.n	800d63a <_dtoa_r+0x96a>
 800d632:	4641      	mov	r1, r8
 800d634:	4620      	mov	r0, r4
 800d636:	f000 fd15 	bl	800e064 <_Bfree>
 800d63a:	4639      	mov	r1, r7
 800d63c:	4620      	mov	r0, r4
 800d63e:	f000 fd11 	bl	800e064 <_Bfree>
 800d642:	e695      	b.n	800d370 <_dtoa_r+0x6a0>
 800d644:	2600      	movs	r6, #0
 800d646:	4637      	mov	r7, r6
 800d648:	e7e1      	b.n	800d60e <_dtoa_r+0x93e>
 800d64a:	9700      	str	r7, [sp, #0]
 800d64c:	4637      	mov	r7, r6
 800d64e:	e599      	b.n	800d184 <_dtoa_r+0x4b4>
 800d650:	40240000 	.word	0x40240000
 800d654:	9b08      	ldr	r3, [sp, #32]
 800d656:	2b00      	cmp	r3, #0
 800d658:	f000 80ca 	beq.w	800d7f0 <_dtoa_r+0xb20>
 800d65c:	9b03      	ldr	r3, [sp, #12]
 800d65e:	9302      	str	r3, [sp, #8]
 800d660:	2d00      	cmp	r5, #0
 800d662:	dd05      	ble.n	800d670 <_dtoa_r+0x9a0>
 800d664:	4639      	mov	r1, r7
 800d666:	462a      	mov	r2, r5
 800d668:	4620      	mov	r0, r4
 800d66a:	f000 ff17 	bl	800e49c <__lshift>
 800d66e:	4607      	mov	r7, r0
 800d670:	f1b8 0f00 	cmp.w	r8, #0
 800d674:	d05b      	beq.n	800d72e <_dtoa_r+0xa5e>
 800d676:	6879      	ldr	r1, [r7, #4]
 800d678:	4620      	mov	r0, r4
 800d67a:	f000 fcb3 	bl	800dfe4 <_Balloc>
 800d67e:	4605      	mov	r5, r0
 800d680:	b928      	cbnz	r0, 800d68e <_dtoa_r+0x9be>
 800d682:	4b87      	ldr	r3, [pc, #540]	; (800d8a0 <_dtoa_r+0xbd0>)
 800d684:	4602      	mov	r2, r0
 800d686:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d68a:	f7ff bb3b 	b.w	800cd04 <_dtoa_r+0x34>
 800d68e:	693a      	ldr	r2, [r7, #16]
 800d690:	3202      	adds	r2, #2
 800d692:	0092      	lsls	r2, r2, #2
 800d694:	f107 010c 	add.w	r1, r7, #12
 800d698:	300c      	adds	r0, #12
 800d69a:	f000 fc95 	bl	800dfc8 <memcpy>
 800d69e:	2201      	movs	r2, #1
 800d6a0:	4629      	mov	r1, r5
 800d6a2:	4620      	mov	r0, r4
 800d6a4:	f000 fefa 	bl	800e49c <__lshift>
 800d6a8:	9b01      	ldr	r3, [sp, #4]
 800d6aa:	f103 0901 	add.w	r9, r3, #1
 800d6ae:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800d6b2:	4413      	add	r3, r2
 800d6b4:	9305      	str	r3, [sp, #20]
 800d6b6:	f00a 0301 	and.w	r3, sl, #1
 800d6ba:	46b8      	mov	r8, r7
 800d6bc:	9304      	str	r3, [sp, #16]
 800d6be:	4607      	mov	r7, r0
 800d6c0:	4631      	mov	r1, r6
 800d6c2:	ee18 0a10 	vmov	r0, s16
 800d6c6:	f7ff fa77 	bl	800cbb8 <quorem>
 800d6ca:	4641      	mov	r1, r8
 800d6cc:	9002      	str	r0, [sp, #8]
 800d6ce:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d6d2:	ee18 0a10 	vmov	r0, s16
 800d6d6:	f000 ff51 	bl	800e57c <__mcmp>
 800d6da:	463a      	mov	r2, r7
 800d6dc:	9003      	str	r0, [sp, #12]
 800d6de:	4631      	mov	r1, r6
 800d6e0:	4620      	mov	r0, r4
 800d6e2:	f000 ff67 	bl	800e5b4 <__mdiff>
 800d6e6:	68c2      	ldr	r2, [r0, #12]
 800d6e8:	f109 3bff 	add.w	fp, r9, #4294967295
 800d6ec:	4605      	mov	r5, r0
 800d6ee:	bb02      	cbnz	r2, 800d732 <_dtoa_r+0xa62>
 800d6f0:	4601      	mov	r1, r0
 800d6f2:	ee18 0a10 	vmov	r0, s16
 800d6f6:	f000 ff41 	bl	800e57c <__mcmp>
 800d6fa:	4602      	mov	r2, r0
 800d6fc:	4629      	mov	r1, r5
 800d6fe:	4620      	mov	r0, r4
 800d700:	9207      	str	r2, [sp, #28]
 800d702:	f000 fcaf 	bl	800e064 <_Bfree>
 800d706:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800d70a:	ea43 0102 	orr.w	r1, r3, r2
 800d70e:	9b04      	ldr	r3, [sp, #16]
 800d710:	430b      	orrs	r3, r1
 800d712:	464d      	mov	r5, r9
 800d714:	d10f      	bne.n	800d736 <_dtoa_r+0xa66>
 800d716:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d71a:	d02a      	beq.n	800d772 <_dtoa_r+0xaa2>
 800d71c:	9b03      	ldr	r3, [sp, #12]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	dd02      	ble.n	800d728 <_dtoa_r+0xa58>
 800d722:	9b02      	ldr	r3, [sp, #8]
 800d724:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800d728:	f88b a000 	strb.w	sl, [fp]
 800d72c:	e775      	b.n	800d61a <_dtoa_r+0x94a>
 800d72e:	4638      	mov	r0, r7
 800d730:	e7ba      	b.n	800d6a8 <_dtoa_r+0x9d8>
 800d732:	2201      	movs	r2, #1
 800d734:	e7e2      	b.n	800d6fc <_dtoa_r+0xa2c>
 800d736:	9b03      	ldr	r3, [sp, #12]
 800d738:	2b00      	cmp	r3, #0
 800d73a:	db04      	blt.n	800d746 <_dtoa_r+0xa76>
 800d73c:	9906      	ldr	r1, [sp, #24]
 800d73e:	430b      	orrs	r3, r1
 800d740:	9904      	ldr	r1, [sp, #16]
 800d742:	430b      	orrs	r3, r1
 800d744:	d122      	bne.n	800d78c <_dtoa_r+0xabc>
 800d746:	2a00      	cmp	r2, #0
 800d748:	ddee      	ble.n	800d728 <_dtoa_r+0xa58>
 800d74a:	ee18 1a10 	vmov	r1, s16
 800d74e:	2201      	movs	r2, #1
 800d750:	4620      	mov	r0, r4
 800d752:	f000 fea3 	bl	800e49c <__lshift>
 800d756:	4631      	mov	r1, r6
 800d758:	ee08 0a10 	vmov	s16, r0
 800d75c:	f000 ff0e 	bl	800e57c <__mcmp>
 800d760:	2800      	cmp	r0, #0
 800d762:	dc03      	bgt.n	800d76c <_dtoa_r+0xa9c>
 800d764:	d1e0      	bne.n	800d728 <_dtoa_r+0xa58>
 800d766:	f01a 0f01 	tst.w	sl, #1
 800d76a:	d0dd      	beq.n	800d728 <_dtoa_r+0xa58>
 800d76c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d770:	d1d7      	bne.n	800d722 <_dtoa_r+0xa52>
 800d772:	2339      	movs	r3, #57	; 0x39
 800d774:	f88b 3000 	strb.w	r3, [fp]
 800d778:	462b      	mov	r3, r5
 800d77a:	461d      	mov	r5, r3
 800d77c:	3b01      	subs	r3, #1
 800d77e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d782:	2a39      	cmp	r2, #57	; 0x39
 800d784:	d071      	beq.n	800d86a <_dtoa_r+0xb9a>
 800d786:	3201      	adds	r2, #1
 800d788:	701a      	strb	r2, [r3, #0]
 800d78a:	e746      	b.n	800d61a <_dtoa_r+0x94a>
 800d78c:	2a00      	cmp	r2, #0
 800d78e:	dd07      	ble.n	800d7a0 <_dtoa_r+0xad0>
 800d790:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d794:	d0ed      	beq.n	800d772 <_dtoa_r+0xaa2>
 800d796:	f10a 0301 	add.w	r3, sl, #1
 800d79a:	f88b 3000 	strb.w	r3, [fp]
 800d79e:	e73c      	b.n	800d61a <_dtoa_r+0x94a>
 800d7a0:	9b05      	ldr	r3, [sp, #20]
 800d7a2:	f809 ac01 	strb.w	sl, [r9, #-1]
 800d7a6:	4599      	cmp	r9, r3
 800d7a8:	d047      	beq.n	800d83a <_dtoa_r+0xb6a>
 800d7aa:	ee18 1a10 	vmov	r1, s16
 800d7ae:	2300      	movs	r3, #0
 800d7b0:	220a      	movs	r2, #10
 800d7b2:	4620      	mov	r0, r4
 800d7b4:	f000 fc78 	bl	800e0a8 <__multadd>
 800d7b8:	45b8      	cmp	r8, r7
 800d7ba:	ee08 0a10 	vmov	s16, r0
 800d7be:	f04f 0300 	mov.w	r3, #0
 800d7c2:	f04f 020a 	mov.w	r2, #10
 800d7c6:	4641      	mov	r1, r8
 800d7c8:	4620      	mov	r0, r4
 800d7ca:	d106      	bne.n	800d7da <_dtoa_r+0xb0a>
 800d7cc:	f000 fc6c 	bl	800e0a8 <__multadd>
 800d7d0:	4680      	mov	r8, r0
 800d7d2:	4607      	mov	r7, r0
 800d7d4:	f109 0901 	add.w	r9, r9, #1
 800d7d8:	e772      	b.n	800d6c0 <_dtoa_r+0x9f0>
 800d7da:	f000 fc65 	bl	800e0a8 <__multadd>
 800d7de:	4639      	mov	r1, r7
 800d7e0:	4680      	mov	r8, r0
 800d7e2:	2300      	movs	r3, #0
 800d7e4:	220a      	movs	r2, #10
 800d7e6:	4620      	mov	r0, r4
 800d7e8:	f000 fc5e 	bl	800e0a8 <__multadd>
 800d7ec:	4607      	mov	r7, r0
 800d7ee:	e7f1      	b.n	800d7d4 <_dtoa_r+0xb04>
 800d7f0:	9b03      	ldr	r3, [sp, #12]
 800d7f2:	9302      	str	r3, [sp, #8]
 800d7f4:	9d01      	ldr	r5, [sp, #4]
 800d7f6:	ee18 0a10 	vmov	r0, s16
 800d7fa:	4631      	mov	r1, r6
 800d7fc:	f7ff f9dc 	bl	800cbb8 <quorem>
 800d800:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d804:	9b01      	ldr	r3, [sp, #4]
 800d806:	f805 ab01 	strb.w	sl, [r5], #1
 800d80a:	1aea      	subs	r2, r5, r3
 800d80c:	9b02      	ldr	r3, [sp, #8]
 800d80e:	4293      	cmp	r3, r2
 800d810:	dd09      	ble.n	800d826 <_dtoa_r+0xb56>
 800d812:	ee18 1a10 	vmov	r1, s16
 800d816:	2300      	movs	r3, #0
 800d818:	220a      	movs	r2, #10
 800d81a:	4620      	mov	r0, r4
 800d81c:	f000 fc44 	bl	800e0a8 <__multadd>
 800d820:	ee08 0a10 	vmov	s16, r0
 800d824:	e7e7      	b.n	800d7f6 <_dtoa_r+0xb26>
 800d826:	9b02      	ldr	r3, [sp, #8]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	bfc8      	it	gt
 800d82c:	461d      	movgt	r5, r3
 800d82e:	9b01      	ldr	r3, [sp, #4]
 800d830:	bfd8      	it	le
 800d832:	2501      	movle	r5, #1
 800d834:	441d      	add	r5, r3
 800d836:	f04f 0800 	mov.w	r8, #0
 800d83a:	ee18 1a10 	vmov	r1, s16
 800d83e:	2201      	movs	r2, #1
 800d840:	4620      	mov	r0, r4
 800d842:	f000 fe2b 	bl	800e49c <__lshift>
 800d846:	4631      	mov	r1, r6
 800d848:	ee08 0a10 	vmov	s16, r0
 800d84c:	f000 fe96 	bl	800e57c <__mcmp>
 800d850:	2800      	cmp	r0, #0
 800d852:	dc91      	bgt.n	800d778 <_dtoa_r+0xaa8>
 800d854:	d102      	bne.n	800d85c <_dtoa_r+0xb8c>
 800d856:	f01a 0f01 	tst.w	sl, #1
 800d85a:	d18d      	bne.n	800d778 <_dtoa_r+0xaa8>
 800d85c:	462b      	mov	r3, r5
 800d85e:	461d      	mov	r5, r3
 800d860:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d864:	2a30      	cmp	r2, #48	; 0x30
 800d866:	d0fa      	beq.n	800d85e <_dtoa_r+0xb8e>
 800d868:	e6d7      	b.n	800d61a <_dtoa_r+0x94a>
 800d86a:	9a01      	ldr	r2, [sp, #4]
 800d86c:	429a      	cmp	r2, r3
 800d86e:	d184      	bne.n	800d77a <_dtoa_r+0xaaa>
 800d870:	9b00      	ldr	r3, [sp, #0]
 800d872:	3301      	adds	r3, #1
 800d874:	9300      	str	r3, [sp, #0]
 800d876:	2331      	movs	r3, #49	; 0x31
 800d878:	7013      	strb	r3, [r2, #0]
 800d87a:	e6ce      	b.n	800d61a <_dtoa_r+0x94a>
 800d87c:	4b09      	ldr	r3, [pc, #36]	; (800d8a4 <_dtoa_r+0xbd4>)
 800d87e:	f7ff ba95 	b.w	800cdac <_dtoa_r+0xdc>
 800d882:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d884:	2b00      	cmp	r3, #0
 800d886:	f47f aa6e 	bne.w	800cd66 <_dtoa_r+0x96>
 800d88a:	4b07      	ldr	r3, [pc, #28]	; (800d8a8 <_dtoa_r+0xbd8>)
 800d88c:	f7ff ba8e 	b.w	800cdac <_dtoa_r+0xdc>
 800d890:	9b02      	ldr	r3, [sp, #8]
 800d892:	2b00      	cmp	r3, #0
 800d894:	dcae      	bgt.n	800d7f4 <_dtoa_r+0xb24>
 800d896:	9b06      	ldr	r3, [sp, #24]
 800d898:	2b02      	cmp	r3, #2
 800d89a:	f73f aea8 	bgt.w	800d5ee <_dtoa_r+0x91e>
 800d89e:	e7a9      	b.n	800d7f4 <_dtoa_r+0xb24>
 800d8a0:	0800fd68 	.word	0x0800fd68
 800d8a4:	0800fb68 	.word	0x0800fb68
 800d8a8:	0800fce9 	.word	0x0800fce9

0800d8ac <rshift>:
 800d8ac:	6903      	ldr	r3, [r0, #16]
 800d8ae:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d8b2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d8b6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d8ba:	f100 0414 	add.w	r4, r0, #20
 800d8be:	dd45      	ble.n	800d94c <rshift+0xa0>
 800d8c0:	f011 011f 	ands.w	r1, r1, #31
 800d8c4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d8c8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d8cc:	d10c      	bne.n	800d8e8 <rshift+0x3c>
 800d8ce:	f100 0710 	add.w	r7, r0, #16
 800d8d2:	4629      	mov	r1, r5
 800d8d4:	42b1      	cmp	r1, r6
 800d8d6:	d334      	bcc.n	800d942 <rshift+0x96>
 800d8d8:	1a9b      	subs	r3, r3, r2
 800d8da:	009b      	lsls	r3, r3, #2
 800d8dc:	1eea      	subs	r2, r5, #3
 800d8de:	4296      	cmp	r6, r2
 800d8e0:	bf38      	it	cc
 800d8e2:	2300      	movcc	r3, #0
 800d8e4:	4423      	add	r3, r4
 800d8e6:	e015      	b.n	800d914 <rshift+0x68>
 800d8e8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d8ec:	f1c1 0820 	rsb	r8, r1, #32
 800d8f0:	40cf      	lsrs	r7, r1
 800d8f2:	f105 0e04 	add.w	lr, r5, #4
 800d8f6:	46a1      	mov	r9, r4
 800d8f8:	4576      	cmp	r6, lr
 800d8fa:	46f4      	mov	ip, lr
 800d8fc:	d815      	bhi.n	800d92a <rshift+0x7e>
 800d8fe:	1a9a      	subs	r2, r3, r2
 800d900:	0092      	lsls	r2, r2, #2
 800d902:	3a04      	subs	r2, #4
 800d904:	3501      	adds	r5, #1
 800d906:	42ae      	cmp	r6, r5
 800d908:	bf38      	it	cc
 800d90a:	2200      	movcc	r2, #0
 800d90c:	18a3      	adds	r3, r4, r2
 800d90e:	50a7      	str	r7, [r4, r2]
 800d910:	b107      	cbz	r7, 800d914 <rshift+0x68>
 800d912:	3304      	adds	r3, #4
 800d914:	1b1a      	subs	r2, r3, r4
 800d916:	42a3      	cmp	r3, r4
 800d918:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d91c:	bf08      	it	eq
 800d91e:	2300      	moveq	r3, #0
 800d920:	6102      	str	r2, [r0, #16]
 800d922:	bf08      	it	eq
 800d924:	6143      	streq	r3, [r0, #20]
 800d926:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d92a:	f8dc c000 	ldr.w	ip, [ip]
 800d92e:	fa0c fc08 	lsl.w	ip, ip, r8
 800d932:	ea4c 0707 	orr.w	r7, ip, r7
 800d936:	f849 7b04 	str.w	r7, [r9], #4
 800d93a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d93e:	40cf      	lsrs	r7, r1
 800d940:	e7da      	b.n	800d8f8 <rshift+0x4c>
 800d942:	f851 cb04 	ldr.w	ip, [r1], #4
 800d946:	f847 cf04 	str.w	ip, [r7, #4]!
 800d94a:	e7c3      	b.n	800d8d4 <rshift+0x28>
 800d94c:	4623      	mov	r3, r4
 800d94e:	e7e1      	b.n	800d914 <rshift+0x68>

0800d950 <__hexdig_fun>:
 800d950:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800d954:	2b09      	cmp	r3, #9
 800d956:	d802      	bhi.n	800d95e <__hexdig_fun+0xe>
 800d958:	3820      	subs	r0, #32
 800d95a:	b2c0      	uxtb	r0, r0
 800d95c:	4770      	bx	lr
 800d95e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800d962:	2b05      	cmp	r3, #5
 800d964:	d801      	bhi.n	800d96a <__hexdig_fun+0x1a>
 800d966:	3847      	subs	r0, #71	; 0x47
 800d968:	e7f7      	b.n	800d95a <__hexdig_fun+0xa>
 800d96a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800d96e:	2b05      	cmp	r3, #5
 800d970:	d801      	bhi.n	800d976 <__hexdig_fun+0x26>
 800d972:	3827      	subs	r0, #39	; 0x27
 800d974:	e7f1      	b.n	800d95a <__hexdig_fun+0xa>
 800d976:	2000      	movs	r0, #0
 800d978:	4770      	bx	lr
	...

0800d97c <__gethex>:
 800d97c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d980:	ed2d 8b02 	vpush	{d8}
 800d984:	b089      	sub	sp, #36	; 0x24
 800d986:	ee08 0a10 	vmov	s16, r0
 800d98a:	9304      	str	r3, [sp, #16]
 800d98c:	4bb4      	ldr	r3, [pc, #720]	; (800dc60 <__gethex+0x2e4>)
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	9301      	str	r3, [sp, #4]
 800d992:	4618      	mov	r0, r3
 800d994:	468b      	mov	fp, r1
 800d996:	4690      	mov	r8, r2
 800d998:	f7f2 fc1a 	bl	80001d0 <strlen>
 800d99c:	9b01      	ldr	r3, [sp, #4]
 800d99e:	f8db 2000 	ldr.w	r2, [fp]
 800d9a2:	4403      	add	r3, r0
 800d9a4:	4682      	mov	sl, r0
 800d9a6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800d9aa:	9305      	str	r3, [sp, #20]
 800d9ac:	1c93      	adds	r3, r2, #2
 800d9ae:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800d9b2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800d9b6:	32fe      	adds	r2, #254	; 0xfe
 800d9b8:	18d1      	adds	r1, r2, r3
 800d9ba:	461f      	mov	r7, r3
 800d9bc:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d9c0:	9100      	str	r1, [sp, #0]
 800d9c2:	2830      	cmp	r0, #48	; 0x30
 800d9c4:	d0f8      	beq.n	800d9b8 <__gethex+0x3c>
 800d9c6:	f7ff ffc3 	bl	800d950 <__hexdig_fun>
 800d9ca:	4604      	mov	r4, r0
 800d9cc:	2800      	cmp	r0, #0
 800d9ce:	d13a      	bne.n	800da46 <__gethex+0xca>
 800d9d0:	9901      	ldr	r1, [sp, #4]
 800d9d2:	4652      	mov	r2, sl
 800d9d4:	4638      	mov	r0, r7
 800d9d6:	f001 fa33 	bl	800ee40 <strncmp>
 800d9da:	4605      	mov	r5, r0
 800d9dc:	2800      	cmp	r0, #0
 800d9de:	d168      	bne.n	800dab2 <__gethex+0x136>
 800d9e0:	f817 000a 	ldrb.w	r0, [r7, sl]
 800d9e4:	eb07 060a 	add.w	r6, r7, sl
 800d9e8:	f7ff ffb2 	bl	800d950 <__hexdig_fun>
 800d9ec:	2800      	cmp	r0, #0
 800d9ee:	d062      	beq.n	800dab6 <__gethex+0x13a>
 800d9f0:	4633      	mov	r3, r6
 800d9f2:	7818      	ldrb	r0, [r3, #0]
 800d9f4:	2830      	cmp	r0, #48	; 0x30
 800d9f6:	461f      	mov	r7, r3
 800d9f8:	f103 0301 	add.w	r3, r3, #1
 800d9fc:	d0f9      	beq.n	800d9f2 <__gethex+0x76>
 800d9fe:	f7ff ffa7 	bl	800d950 <__hexdig_fun>
 800da02:	2301      	movs	r3, #1
 800da04:	fab0 f480 	clz	r4, r0
 800da08:	0964      	lsrs	r4, r4, #5
 800da0a:	4635      	mov	r5, r6
 800da0c:	9300      	str	r3, [sp, #0]
 800da0e:	463a      	mov	r2, r7
 800da10:	4616      	mov	r6, r2
 800da12:	3201      	adds	r2, #1
 800da14:	7830      	ldrb	r0, [r6, #0]
 800da16:	f7ff ff9b 	bl	800d950 <__hexdig_fun>
 800da1a:	2800      	cmp	r0, #0
 800da1c:	d1f8      	bne.n	800da10 <__gethex+0x94>
 800da1e:	9901      	ldr	r1, [sp, #4]
 800da20:	4652      	mov	r2, sl
 800da22:	4630      	mov	r0, r6
 800da24:	f001 fa0c 	bl	800ee40 <strncmp>
 800da28:	b980      	cbnz	r0, 800da4c <__gethex+0xd0>
 800da2a:	b94d      	cbnz	r5, 800da40 <__gethex+0xc4>
 800da2c:	eb06 050a 	add.w	r5, r6, sl
 800da30:	462a      	mov	r2, r5
 800da32:	4616      	mov	r6, r2
 800da34:	3201      	adds	r2, #1
 800da36:	7830      	ldrb	r0, [r6, #0]
 800da38:	f7ff ff8a 	bl	800d950 <__hexdig_fun>
 800da3c:	2800      	cmp	r0, #0
 800da3e:	d1f8      	bne.n	800da32 <__gethex+0xb6>
 800da40:	1bad      	subs	r5, r5, r6
 800da42:	00ad      	lsls	r5, r5, #2
 800da44:	e004      	b.n	800da50 <__gethex+0xd4>
 800da46:	2400      	movs	r4, #0
 800da48:	4625      	mov	r5, r4
 800da4a:	e7e0      	b.n	800da0e <__gethex+0x92>
 800da4c:	2d00      	cmp	r5, #0
 800da4e:	d1f7      	bne.n	800da40 <__gethex+0xc4>
 800da50:	7833      	ldrb	r3, [r6, #0]
 800da52:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800da56:	2b50      	cmp	r3, #80	; 0x50
 800da58:	d13b      	bne.n	800dad2 <__gethex+0x156>
 800da5a:	7873      	ldrb	r3, [r6, #1]
 800da5c:	2b2b      	cmp	r3, #43	; 0x2b
 800da5e:	d02c      	beq.n	800daba <__gethex+0x13e>
 800da60:	2b2d      	cmp	r3, #45	; 0x2d
 800da62:	d02e      	beq.n	800dac2 <__gethex+0x146>
 800da64:	1c71      	adds	r1, r6, #1
 800da66:	f04f 0900 	mov.w	r9, #0
 800da6a:	7808      	ldrb	r0, [r1, #0]
 800da6c:	f7ff ff70 	bl	800d950 <__hexdig_fun>
 800da70:	1e43      	subs	r3, r0, #1
 800da72:	b2db      	uxtb	r3, r3
 800da74:	2b18      	cmp	r3, #24
 800da76:	d82c      	bhi.n	800dad2 <__gethex+0x156>
 800da78:	f1a0 0210 	sub.w	r2, r0, #16
 800da7c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800da80:	f7ff ff66 	bl	800d950 <__hexdig_fun>
 800da84:	1e43      	subs	r3, r0, #1
 800da86:	b2db      	uxtb	r3, r3
 800da88:	2b18      	cmp	r3, #24
 800da8a:	d91d      	bls.n	800dac8 <__gethex+0x14c>
 800da8c:	f1b9 0f00 	cmp.w	r9, #0
 800da90:	d000      	beq.n	800da94 <__gethex+0x118>
 800da92:	4252      	negs	r2, r2
 800da94:	4415      	add	r5, r2
 800da96:	f8cb 1000 	str.w	r1, [fp]
 800da9a:	b1e4      	cbz	r4, 800dad6 <__gethex+0x15a>
 800da9c:	9b00      	ldr	r3, [sp, #0]
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	bf14      	ite	ne
 800daa2:	2700      	movne	r7, #0
 800daa4:	2706      	moveq	r7, #6
 800daa6:	4638      	mov	r0, r7
 800daa8:	b009      	add	sp, #36	; 0x24
 800daaa:	ecbd 8b02 	vpop	{d8}
 800daae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dab2:	463e      	mov	r6, r7
 800dab4:	4625      	mov	r5, r4
 800dab6:	2401      	movs	r4, #1
 800dab8:	e7ca      	b.n	800da50 <__gethex+0xd4>
 800daba:	f04f 0900 	mov.w	r9, #0
 800dabe:	1cb1      	adds	r1, r6, #2
 800dac0:	e7d3      	b.n	800da6a <__gethex+0xee>
 800dac2:	f04f 0901 	mov.w	r9, #1
 800dac6:	e7fa      	b.n	800dabe <__gethex+0x142>
 800dac8:	230a      	movs	r3, #10
 800daca:	fb03 0202 	mla	r2, r3, r2, r0
 800dace:	3a10      	subs	r2, #16
 800dad0:	e7d4      	b.n	800da7c <__gethex+0x100>
 800dad2:	4631      	mov	r1, r6
 800dad4:	e7df      	b.n	800da96 <__gethex+0x11a>
 800dad6:	1bf3      	subs	r3, r6, r7
 800dad8:	3b01      	subs	r3, #1
 800dada:	4621      	mov	r1, r4
 800dadc:	2b07      	cmp	r3, #7
 800dade:	dc0b      	bgt.n	800daf8 <__gethex+0x17c>
 800dae0:	ee18 0a10 	vmov	r0, s16
 800dae4:	f000 fa7e 	bl	800dfe4 <_Balloc>
 800dae8:	4604      	mov	r4, r0
 800daea:	b940      	cbnz	r0, 800dafe <__gethex+0x182>
 800daec:	4b5d      	ldr	r3, [pc, #372]	; (800dc64 <__gethex+0x2e8>)
 800daee:	4602      	mov	r2, r0
 800daf0:	21de      	movs	r1, #222	; 0xde
 800daf2:	485d      	ldr	r0, [pc, #372]	; (800dc68 <__gethex+0x2ec>)
 800daf4:	f001 f9c6 	bl	800ee84 <__assert_func>
 800daf8:	3101      	adds	r1, #1
 800dafa:	105b      	asrs	r3, r3, #1
 800dafc:	e7ee      	b.n	800dadc <__gethex+0x160>
 800dafe:	f100 0914 	add.w	r9, r0, #20
 800db02:	f04f 0b00 	mov.w	fp, #0
 800db06:	f1ca 0301 	rsb	r3, sl, #1
 800db0a:	f8cd 9008 	str.w	r9, [sp, #8]
 800db0e:	f8cd b000 	str.w	fp, [sp]
 800db12:	9306      	str	r3, [sp, #24]
 800db14:	42b7      	cmp	r7, r6
 800db16:	d340      	bcc.n	800db9a <__gethex+0x21e>
 800db18:	9802      	ldr	r0, [sp, #8]
 800db1a:	9b00      	ldr	r3, [sp, #0]
 800db1c:	f840 3b04 	str.w	r3, [r0], #4
 800db20:	eba0 0009 	sub.w	r0, r0, r9
 800db24:	1080      	asrs	r0, r0, #2
 800db26:	0146      	lsls	r6, r0, #5
 800db28:	6120      	str	r0, [r4, #16]
 800db2a:	4618      	mov	r0, r3
 800db2c:	f000 fb4c 	bl	800e1c8 <__hi0bits>
 800db30:	1a30      	subs	r0, r6, r0
 800db32:	f8d8 6000 	ldr.w	r6, [r8]
 800db36:	42b0      	cmp	r0, r6
 800db38:	dd63      	ble.n	800dc02 <__gethex+0x286>
 800db3a:	1b87      	subs	r7, r0, r6
 800db3c:	4639      	mov	r1, r7
 800db3e:	4620      	mov	r0, r4
 800db40:	f000 fef0 	bl	800e924 <__any_on>
 800db44:	4682      	mov	sl, r0
 800db46:	b1a8      	cbz	r0, 800db74 <__gethex+0x1f8>
 800db48:	1e7b      	subs	r3, r7, #1
 800db4a:	1159      	asrs	r1, r3, #5
 800db4c:	f003 021f 	and.w	r2, r3, #31
 800db50:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800db54:	f04f 0a01 	mov.w	sl, #1
 800db58:	fa0a f202 	lsl.w	r2, sl, r2
 800db5c:	420a      	tst	r2, r1
 800db5e:	d009      	beq.n	800db74 <__gethex+0x1f8>
 800db60:	4553      	cmp	r3, sl
 800db62:	dd05      	ble.n	800db70 <__gethex+0x1f4>
 800db64:	1eb9      	subs	r1, r7, #2
 800db66:	4620      	mov	r0, r4
 800db68:	f000 fedc 	bl	800e924 <__any_on>
 800db6c:	2800      	cmp	r0, #0
 800db6e:	d145      	bne.n	800dbfc <__gethex+0x280>
 800db70:	f04f 0a02 	mov.w	sl, #2
 800db74:	4639      	mov	r1, r7
 800db76:	4620      	mov	r0, r4
 800db78:	f7ff fe98 	bl	800d8ac <rshift>
 800db7c:	443d      	add	r5, r7
 800db7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800db82:	42ab      	cmp	r3, r5
 800db84:	da4c      	bge.n	800dc20 <__gethex+0x2a4>
 800db86:	ee18 0a10 	vmov	r0, s16
 800db8a:	4621      	mov	r1, r4
 800db8c:	f000 fa6a 	bl	800e064 <_Bfree>
 800db90:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800db92:	2300      	movs	r3, #0
 800db94:	6013      	str	r3, [r2, #0]
 800db96:	27a3      	movs	r7, #163	; 0xa3
 800db98:	e785      	b.n	800daa6 <__gethex+0x12a>
 800db9a:	1e73      	subs	r3, r6, #1
 800db9c:	9a05      	ldr	r2, [sp, #20]
 800db9e:	9303      	str	r3, [sp, #12]
 800dba0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800dba4:	4293      	cmp	r3, r2
 800dba6:	d019      	beq.n	800dbdc <__gethex+0x260>
 800dba8:	f1bb 0f20 	cmp.w	fp, #32
 800dbac:	d107      	bne.n	800dbbe <__gethex+0x242>
 800dbae:	9b02      	ldr	r3, [sp, #8]
 800dbb0:	9a00      	ldr	r2, [sp, #0]
 800dbb2:	f843 2b04 	str.w	r2, [r3], #4
 800dbb6:	9302      	str	r3, [sp, #8]
 800dbb8:	2300      	movs	r3, #0
 800dbba:	9300      	str	r3, [sp, #0]
 800dbbc:	469b      	mov	fp, r3
 800dbbe:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800dbc2:	f7ff fec5 	bl	800d950 <__hexdig_fun>
 800dbc6:	9b00      	ldr	r3, [sp, #0]
 800dbc8:	f000 000f 	and.w	r0, r0, #15
 800dbcc:	fa00 f00b 	lsl.w	r0, r0, fp
 800dbd0:	4303      	orrs	r3, r0
 800dbd2:	9300      	str	r3, [sp, #0]
 800dbd4:	f10b 0b04 	add.w	fp, fp, #4
 800dbd8:	9b03      	ldr	r3, [sp, #12]
 800dbda:	e00d      	b.n	800dbf8 <__gethex+0x27c>
 800dbdc:	9b03      	ldr	r3, [sp, #12]
 800dbde:	9a06      	ldr	r2, [sp, #24]
 800dbe0:	4413      	add	r3, r2
 800dbe2:	42bb      	cmp	r3, r7
 800dbe4:	d3e0      	bcc.n	800dba8 <__gethex+0x22c>
 800dbe6:	4618      	mov	r0, r3
 800dbe8:	9901      	ldr	r1, [sp, #4]
 800dbea:	9307      	str	r3, [sp, #28]
 800dbec:	4652      	mov	r2, sl
 800dbee:	f001 f927 	bl	800ee40 <strncmp>
 800dbf2:	9b07      	ldr	r3, [sp, #28]
 800dbf4:	2800      	cmp	r0, #0
 800dbf6:	d1d7      	bne.n	800dba8 <__gethex+0x22c>
 800dbf8:	461e      	mov	r6, r3
 800dbfa:	e78b      	b.n	800db14 <__gethex+0x198>
 800dbfc:	f04f 0a03 	mov.w	sl, #3
 800dc00:	e7b8      	b.n	800db74 <__gethex+0x1f8>
 800dc02:	da0a      	bge.n	800dc1a <__gethex+0x29e>
 800dc04:	1a37      	subs	r7, r6, r0
 800dc06:	4621      	mov	r1, r4
 800dc08:	ee18 0a10 	vmov	r0, s16
 800dc0c:	463a      	mov	r2, r7
 800dc0e:	f000 fc45 	bl	800e49c <__lshift>
 800dc12:	1bed      	subs	r5, r5, r7
 800dc14:	4604      	mov	r4, r0
 800dc16:	f100 0914 	add.w	r9, r0, #20
 800dc1a:	f04f 0a00 	mov.w	sl, #0
 800dc1e:	e7ae      	b.n	800db7e <__gethex+0x202>
 800dc20:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800dc24:	42a8      	cmp	r0, r5
 800dc26:	dd72      	ble.n	800dd0e <__gethex+0x392>
 800dc28:	1b45      	subs	r5, r0, r5
 800dc2a:	42ae      	cmp	r6, r5
 800dc2c:	dc36      	bgt.n	800dc9c <__gethex+0x320>
 800dc2e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dc32:	2b02      	cmp	r3, #2
 800dc34:	d02a      	beq.n	800dc8c <__gethex+0x310>
 800dc36:	2b03      	cmp	r3, #3
 800dc38:	d02c      	beq.n	800dc94 <__gethex+0x318>
 800dc3a:	2b01      	cmp	r3, #1
 800dc3c:	d11c      	bne.n	800dc78 <__gethex+0x2fc>
 800dc3e:	42ae      	cmp	r6, r5
 800dc40:	d11a      	bne.n	800dc78 <__gethex+0x2fc>
 800dc42:	2e01      	cmp	r6, #1
 800dc44:	d112      	bne.n	800dc6c <__gethex+0x2f0>
 800dc46:	9a04      	ldr	r2, [sp, #16]
 800dc48:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800dc4c:	6013      	str	r3, [r2, #0]
 800dc4e:	2301      	movs	r3, #1
 800dc50:	6123      	str	r3, [r4, #16]
 800dc52:	f8c9 3000 	str.w	r3, [r9]
 800dc56:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800dc58:	2762      	movs	r7, #98	; 0x62
 800dc5a:	601c      	str	r4, [r3, #0]
 800dc5c:	e723      	b.n	800daa6 <__gethex+0x12a>
 800dc5e:	bf00      	nop
 800dc60:	0800fde0 	.word	0x0800fde0
 800dc64:	0800fd68 	.word	0x0800fd68
 800dc68:	0800fd79 	.word	0x0800fd79
 800dc6c:	1e71      	subs	r1, r6, #1
 800dc6e:	4620      	mov	r0, r4
 800dc70:	f000 fe58 	bl	800e924 <__any_on>
 800dc74:	2800      	cmp	r0, #0
 800dc76:	d1e6      	bne.n	800dc46 <__gethex+0x2ca>
 800dc78:	ee18 0a10 	vmov	r0, s16
 800dc7c:	4621      	mov	r1, r4
 800dc7e:	f000 f9f1 	bl	800e064 <_Bfree>
 800dc82:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800dc84:	2300      	movs	r3, #0
 800dc86:	6013      	str	r3, [r2, #0]
 800dc88:	2750      	movs	r7, #80	; 0x50
 800dc8a:	e70c      	b.n	800daa6 <__gethex+0x12a>
 800dc8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d1f2      	bne.n	800dc78 <__gethex+0x2fc>
 800dc92:	e7d8      	b.n	800dc46 <__gethex+0x2ca>
 800dc94:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d1d5      	bne.n	800dc46 <__gethex+0x2ca>
 800dc9a:	e7ed      	b.n	800dc78 <__gethex+0x2fc>
 800dc9c:	1e6f      	subs	r7, r5, #1
 800dc9e:	f1ba 0f00 	cmp.w	sl, #0
 800dca2:	d131      	bne.n	800dd08 <__gethex+0x38c>
 800dca4:	b127      	cbz	r7, 800dcb0 <__gethex+0x334>
 800dca6:	4639      	mov	r1, r7
 800dca8:	4620      	mov	r0, r4
 800dcaa:	f000 fe3b 	bl	800e924 <__any_on>
 800dcae:	4682      	mov	sl, r0
 800dcb0:	117b      	asrs	r3, r7, #5
 800dcb2:	2101      	movs	r1, #1
 800dcb4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800dcb8:	f007 071f 	and.w	r7, r7, #31
 800dcbc:	fa01 f707 	lsl.w	r7, r1, r7
 800dcc0:	421f      	tst	r7, r3
 800dcc2:	4629      	mov	r1, r5
 800dcc4:	4620      	mov	r0, r4
 800dcc6:	bf18      	it	ne
 800dcc8:	f04a 0a02 	orrne.w	sl, sl, #2
 800dccc:	1b76      	subs	r6, r6, r5
 800dcce:	f7ff fded 	bl	800d8ac <rshift>
 800dcd2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800dcd6:	2702      	movs	r7, #2
 800dcd8:	f1ba 0f00 	cmp.w	sl, #0
 800dcdc:	d048      	beq.n	800dd70 <__gethex+0x3f4>
 800dcde:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dce2:	2b02      	cmp	r3, #2
 800dce4:	d015      	beq.n	800dd12 <__gethex+0x396>
 800dce6:	2b03      	cmp	r3, #3
 800dce8:	d017      	beq.n	800dd1a <__gethex+0x39e>
 800dcea:	2b01      	cmp	r3, #1
 800dcec:	d109      	bne.n	800dd02 <__gethex+0x386>
 800dcee:	f01a 0f02 	tst.w	sl, #2
 800dcf2:	d006      	beq.n	800dd02 <__gethex+0x386>
 800dcf4:	f8d9 0000 	ldr.w	r0, [r9]
 800dcf8:	ea4a 0a00 	orr.w	sl, sl, r0
 800dcfc:	f01a 0f01 	tst.w	sl, #1
 800dd00:	d10e      	bne.n	800dd20 <__gethex+0x3a4>
 800dd02:	f047 0710 	orr.w	r7, r7, #16
 800dd06:	e033      	b.n	800dd70 <__gethex+0x3f4>
 800dd08:	f04f 0a01 	mov.w	sl, #1
 800dd0c:	e7d0      	b.n	800dcb0 <__gethex+0x334>
 800dd0e:	2701      	movs	r7, #1
 800dd10:	e7e2      	b.n	800dcd8 <__gethex+0x35c>
 800dd12:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dd14:	f1c3 0301 	rsb	r3, r3, #1
 800dd18:	9315      	str	r3, [sp, #84]	; 0x54
 800dd1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d0f0      	beq.n	800dd02 <__gethex+0x386>
 800dd20:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800dd24:	f104 0314 	add.w	r3, r4, #20
 800dd28:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800dd2c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800dd30:	f04f 0c00 	mov.w	ip, #0
 800dd34:	4618      	mov	r0, r3
 800dd36:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd3a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800dd3e:	d01c      	beq.n	800dd7a <__gethex+0x3fe>
 800dd40:	3201      	adds	r2, #1
 800dd42:	6002      	str	r2, [r0, #0]
 800dd44:	2f02      	cmp	r7, #2
 800dd46:	f104 0314 	add.w	r3, r4, #20
 800dd4a:	d13f      	bne.n	800ddcc <__gethex+0x450>
 800dd4c:	f8d8 2000 	ldr.w	r2, [r8]
 800dd50:	3a01      	subs	r2, #1
 800dd52:	42b2      	cmp	r2, r6
 800dd54:	d10a      	bne.n	800dd6c <__gethex+0x3f0>
 800dd56:	1171      	asrs	r1, r6, #5
 800dd58:	2201      	movs	r2, #1
 800dd5a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dd5e:	f006 061f 	and.w	r6, r6, #31
 800dd62:	fa02 f606 	lsl.w	r6, r2, r6
 800dd66:	421e      	tst	r6, r3
 800dd68:	bf18      	it	ne
 800dd6a:	4617      	movne	r7, r2
 800dd6c:	f047 0720 	orr.w	r7, r7, #32
 800dd70:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800dd72:	601c      	str	r4, [r3, #0]
 800dd74:	9b04      	ldr	r3, [sp, #16]
 800dd76:	601d      	str	r5, [r3, #0]
 800dd78:	e695      	b.n	800daa6 <__gethex+0x12a>
 800dd7a:	4299      	cmp	r1, r3
 800dd7c:	f843 cc04 	str.w	ip, [r3, #-4]
 800dd80:	d8d8      	bhi.n	800dd34 <__gethex+0x3b8>
 800dd82:	68a3      	ldr	r3, [r4, #8]
 800dd84:	459b      	cmp	fp, r3
 800dd86:	db19      	blt.n	800ddbc <__gethex+0x440>
 800dd88:	6861      	ldr	r1, [r4, #4]
 800dd8a:	ee18 0a10 	vmov	r0, s16
 800dd8e:	3101      	adds	r1, #1
 800dd90:	f000 f928 	bl	800dfe4 <_Balloc>
 800dd94:	4681      	mov	r9, r0
 800dd96:	b918      	cbnz	r0, 800dda0 <__gethex+0x424>
 800dd98:	4b1a      	ldr	r3, [pc, #104]	; (800de04 <__gethex+0x488>)
 800dd9a:	4602      	mov	r2, r0
 800dd9c:	2184      	movs	r1, #132	; 0x84
 800dd9e:	e6a8      	b.n	800daf2 <__gethex+0x176>
 800dda0:	6922      	ldr	r2, [r4, #16]
 800dda2:	3202      	adds	r2, #2
 800dda4:	f104 010c 	add.w	r1, r4, #12
 800dda8:	0092      	lsls	r2, r2, #2
 800ddaa:	300c      	adds	r0, #12
 800ddac:	f000 f90c 	bl	800dfc8 <memcpy>
 800ddb0:	4621      	mov	r1, r4
 800ddb2:	ee18 0a10 	vmov	r0, s16
 800ddb6:	f000 f955 	bl	800e064 <_Bfree>
 800ddba:	464c      	mov	r4, r9
 800ddbc:	6923      	ldr	r3, [r4, #16]
 800ddbe:	1c5a      	adds	r2, r3, #1
 800ddc0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ddc4:	6122      	str	r2, [r4, #16]
 800ddc6:	2201      	movs	r2, #1
 800ddc8:	615a      	str	r2, [r3, #20]
 800ddca:	e7bb      	b.n	800dd44 <__gethex+0x3c8>
 800ddcc:	6922      	ldr	r2, [r4, #16]
 800ddce:	455a      	cmp	r2, fp
 800ddd0:	dd0b      	ble.n	800ddea <__gethex+0x46e>
 800ddd2:	2101      	movs	r1, #1
 800ddd4:	4620      	mov	r0, r4
 800ddd6:	f7ff fd69 	bl	800d8ac <rshift>
 800ddda:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ddde:	3501      	adds	r5, #1
 800dde0:	42ab      	cmp	r3, r5
 800dde2:	f6ff aed0 	blt.w	800db86 <__gethex+0x20a>
 800dde6:	2701      	movs	r7, #1
 800dde8:	e7c0      	b.n	800dd6c <__gethex+0x3f0>
 800ddea:	f016 061f 	ands.w	r6, r6, #31
 800ddee:	d0fa      	beq.n	800dde6 <__gethex+0x46a>
 800ddf0:	4453      	add	r3, sl
 800ddf2:	f1c6 0620 	rsb	r6, r6, #32
 800ddf6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ddfa:	f000 f9e5 	bl	800e1c8 <__hi0bits>
 800ddfe:	42b0      	cmp	r0, r6
 800de00:	dbe7      	blt.n	800ddd2 <__gethex+0x456>
 800de02:	e7f0      	b.n	800dde6 <__gethex+0x46a>
 800de04:	0800fd68 	.word	0x0800fd68

0800de08 <L_shift>:
 800de08:	f1c2 0208 	rsb	r2, r2, #8
 800de0c:	0092      	lsls	r2, r2, #2
 800de0e:	b570      	push	{r4, r5, r6, lr}
 800de10:	f1c2 0620 	rsb	r6, r2, #32
 800de14:	6843      	ldr	r3, [r0, #4]
 800de16:	6804      	ldr	r4, [r0, #0]
 800de18:	fa03 f506 	lsl.w	r5, r3, r6
 800de1c:	432c      	orrs	r4, r5
 800de1e:	40d3      	lsrs	r3, r2
 800de20:	6004      	str	r4, [r0, #0]
 800de22:	f840 3f04 	str.w	r3, [r0, #4]!
 800de26:	4288      	cmp	r0, r1
 800de28:	d3f4      	bcc.n	800de14 <L_shift+0xc>
 800de2a:	bd70      	pop	{r4, r5, r6, pc}

0800de2c <__match>:
 800de2c:	b530      	push	{r4, r5, lr}
 800de2e:	6803      	ldr	r3, [r0, #0]
 800de30:	3301      	adds	r3, #1
 800de32:	f811 4b01 	ldrb.w	r4, [r1], #1
 800de36:	b914      	cbnz	r4, 800de3e <__match+0x12>
 800de38:	6003      	str	r3, [r0, #0]
 800de3a:	2001      	movs	r0, #1
 800de3c:	bd30      	pop	{r4, r5, pc}
 800de3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800de42:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800de46:	2d19      	cmp	r5, #25
 800de48:	bf98      	it	ls
 800de4a:	3220      	addls	r2, #32
 800de4c:	42a2      	cmp	r2, r4
 800de4e:	d0f0      	beq.n	800de32 <__match+0x6>
 800de50:	2000      	movs	r0, #0
 800de52:	e7f3      	b.n	800de3c <__match+0x10>

0800de54 <__hexnan>:
 800de54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de58:	680b      	ldr	r3, [r1, #0]
 800de5a:	115e      	asrs	r6, r3, #5
 800de5c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800de60:	f013 031f 	ands.w	r3, r3, #31
 800de64:	b087      	sub	sp, #28
 800de66:	bf18      	it	ne
 800de68:	3604      	addne	r6, #4
 800de6a:	2500      	movs	r5, #0
 800de6c:	1f37      	subs	r7, r6, #4
 800de6e:	4690      	mov	r8, r2
 800de70:	6802      	ldr	r2, [r0, #0]
 800de72:	9301      	str	r3, [sp, #4]
 800de74:	4682      	mov	sl, r0
 800de76:	f846 5c04 	str.w	r5, [r6, #-4]
 800de7a:	46b9      	mov	r9, r7
 800de7c:	463c      	mov	r4, r7
 800de7e:	9502      	str	r5, [sp, #8]
 800de80:	46ab      	mov	fp, r5
 800de82:	7851      	ldrb	r1, [r2, #1]
 800de84:	1c53      	adds	r3, r2, #1
 800de86:	9303      	str	r3, [sp, #12]
 800de88:	b341      	cbz	r1, 800dedc <__hexnan+0x88>
 800de8a:	4608      	mov	r0, r1
 800de8c:	9205      	str	r2, [sp, #20]
 800de8e:	9104      	str	r1, [sp, #16]
 800de90:	f7ff fd5e 	bl	800d950 <__hexdig_fun>
 800de94:	2800      	cmp	r0, #0
 800de96:	d14f      	bne.n	800df38 <__hexnan+0xe4>
 800de98:	9904      	ldr	r1, [sp, #16]
 800de9a:	9a05      	ldr	r2, [sp, #20]
 800de9c:	2920      	cmp	r1, #32
 800de9e:	d818      	bhi.n	800ded2 <__hexnan+0x7e>
 800dea0:	9b02      	ldr	r3, [sp, #8]
 800dea2:	459b      	cmp	fp, r3
 800dea4:	dd13      	ble.n	800dece <__hexnan+0x7a>
 800dea6:	454c      	cmp	r4, r9
 800dea8:	d206      	bcs.n	800deb8 <__hexnan+0x64>
 800deaa:	2d07      	cmp	r5, #7
 800deac:	dc04      	bgt.n	800deb8 <__hexnan+0x64>
 800deae:	462a      	mov	r2, r5
 800deb0:	4649      	mov	r1, r9
 800deb2:	4620      	mov	r0, r4
 800deb4:	f7ff ffa8 	bl	800de08 <L_shift>
 800deb8:	4544      	cmp	r4, r8
 800deba:	d950      	bls.n	800df5e <__hexnan+0x10a>
 800debc:	2300      	movs	r3, #0
 800debe:	f1a4 0904 	sub.w	r9, r4, #4
 800dec2:	f844 3c04 	str.w	r3, [r4, #-4]
 800dec6:	f8cd b008 	str.w	fp, [sp, #8]
 800deca:	464c      	mov	r4, r9
 800decc:	461d      	mov	r5, r3
 800dece:	9a03      	ldr	r2, [sp, #12]
 800ded0:	e7d7      	b.n	800de82 <__hexnan+0x2e>
 800ded2:	2929      	cmp	r1, #41	; 0x29
 800ded4:	d156      	bne.n	800df84 <__hexnan+0x130>
 800ded6:	3202      	adds	r2, #2
 800ded8:	f8ca 2000 	str.w	r2, [sl]
 800dedc:	f1bb 0f00 	cmp.w	fp, #0
 800dee0:	d050      	beq.n	800df84 <__hexnan+0x130>
 800dee2:	454c      	cmp	r4, r9
 800dee4:	d206      	bcs.n	800def4 <__hexnan+0xa0>
 800dee6:	2d07      	cmp	r5, #7
 800dee8:	dc04      	bgt.n	800def4 <__hexnan+0xa0>
 800deea:	462a      	mov	r2, r5
 800deec:	4649      	mov	r1, r9
 800deee:	4620      	mov	r0, r4
 800def0:	f7ff ff8a 	bl	800de08 <L_shift>
 800def4:	4544      	cmp	r4, r8
 800def6:	d934      	bls.n	800df62 <__hexnan+0x10e>
 800def8:	f1a8 0204 	sub.w	r2, r8, #4
 800defc:	4623      	mov	r3, r4
 800defe:	f853 1b04 	ldr.w	r1, [r3], #4
 800df02:	f842 1f04 	str.w	r1, [r2, #4]!
 800df06:	429f      	cmp	r7, r3
 800df08:	d2f9      	bcs.n	800defe <__hexnan+0xaa>
 800df0a:	1b3b      	subs	r3, r7, r4
 800df0c:	f023 0303 	bic.w	r3, r3, #3
 800df10:	3304      	adds	r3, #4
 800df12:	3401      	adds	r4, #1
 800df14:	3e03      	subs	r6, #3
 800df16:	42b4      	cmp	r4, r6
 800df18:	bf88      	it	hi
 800df1a:	2304      	movhi	r3, #4
 800df1c:	4443      	add	r3, r8
 800df1e:	2200      	movs	r2, #0
 800df20:	f843 2b04 	str.w	r2, [r3], #4
 800df24:	429f      	cmp	r7, r3
 800df26:	d2fb      	bcs.n	800df20 <__hexnan+0xcc>
 800df28:	683b      	ldr	r3, [r7, #0]
 800df2a:	b91b      	cbnz	r3, 800df34 <__hexnan+0xe0>
 800df2c:	4547      	cmp	r7, r8
 800df2e:	d127      	bne.n	800df80 <__hexnan+0x12c>
 800df30:	2301      	movs	r3, #1
 800df32:	603b      	str	r3, [r7, #0]
 800df34:	2005      	movs	r0, #5
 800df36:	e026      	b.n	800df86 <__hexnan+0x132>
 800df38:	3501      	adds	r5, #1
 800df3a:	2d08      	cmp	r5, #8
 800df3c:	f10b 0b01 	add.w	fp, fp, #1
 800df40:	dd06      	ble.n	800df50 <__hexnan+0xfc>
 800df42:	4544      	cmp	r4, r8
 800df44:	d9c3      	bls.n	800dece <__hexnan+0x7a>
 800df46:	2300      	movs	r3, #0
 800df48:	f844 3c04 	str.w	r3, [r4, #-4]
 800df4c:	2501      	movs	r5, #1
 800df4e:	3c04      	subs	r4, #4
 800df50:	6822      	ldr	r2, [r4, #0]
 800df52:	f000 000f 	and.w	r0, r0, #15
 800df56:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800df5a:	6022      	str	r2, [r4, #0]
 800df5c:	e7b7      	b.n	800dece <__hexnan+0x7a>
 800df5e:	2508      	movs	r5, #8
 800df60:	e7b5      	b.n	800dece <__hexnan+0x7a>
 800df62:	9b01      	ldr	r3, [sp, #4]
 800df64:	2b00      	cmp	r3, #0
 800df66:	d0df      	beq.n	800df28 <__hexnan+0xd4>
 800df68:	f04f 32ff 	mov.w	r2, #4294967295
 800df6c:	f1c3 0320 	rsb	r3, r3, #32
 800df70:	fa22 f303 	lsr.w	r3, r2, r3
 800df74:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800df78:	401a      	ands	r2, r3
 800df7a:	f846 2c04 	str.w	r2, [r6, #-4]
 800df7e:	e7d3      	b.n	800df28 <__hexnan+0xd4>
 800df80:	3f04      	subs	r7, #4
 800df82:	e7d1      	b.n	800df28 <__hexnan+0xd4>
 800df84:	2004      	movs	r0, #4
 800df86:	b007      	add	sp, #28
 800df88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800df8c <_localeconv_r>:
 800df8c:	4800      	ldr	r0, [pc, #0]	; (800df90 <_localeconv_r+0x4>)
 800df8e:	4770      	bx	lr
 800df90:	20000254 	.word	0x20000254

0800df94 <malloc>:
 800df94:	4b02      	ldr	r3, [pc, #8]	; (800dfa0 <malloc+0xc>)
 800df96:	4601      	mov	r1, r0
 800df98:	6818      	ldr	r0, [r3, #0]
 800df9a:	f000 bd67 	b.w	800ea6c <_malloc_r>
 800df9e:	bf00      	nop
 800dfa0:	200000fc 	.word	0x200000fc

0800dfa4 <__ascii_mbtowc>:
 800dfa4:	b082      	sub	sp, #8
 800dfa6:	b901      	cbnz	r1, 800dfaa <__ascii_mbtowc+0x6>
 800dfa8:	a901      	add	r1, sp, #4
 800dfaa:	b142      	cbz	r2, 800dfbe <__ascii_mbtowc+0x1a>
 800dfac:	b14b      	cbz	r3, 800dfc2 <__ascii_mbtowc+0x1e>
 800dfae:	7813      	ldrb	r3, [r2, #0]
 800dfb0:	600b      	str	r3, [r1, #0]
 800dfb2:	7812      	ldrb	r2, [r2, #0]
 800dfb4:	1e10      	subs	r0, r2, #0
 800dfb6:	bf18      	it	ne
 800dfb8:	2001      	movne	r0, #1
 800dfba:	b002      	add	sp, #8
 800dfbc:	4770      	bx	lr
 800dfbe:	4610      	mov	r0, r2
 800dfc0:	e7fb      	b.n	800dfba <__ascii_mbtowc+0x16>
 800dfc2:	f06f 0001 	mvn.w	r0, #1
 800dfc6:	e7f8      	b.n	800dfba <__ascii_mbtowc+0x16>

0800dfc8 <memcpy>:
 800dfc8:	440a      	add	r2, r1
 800dfca:	4291      	cmp	r1, r2
 800dfcc:	f100 33ff 	add.w	r3, r0, #4294967295
 800dfd0:	d100      	bne.n	800dfd4 <memcpy+0xc>
 800dfd2:	4770      	bx	lr
 800dfd4:	b510      	push	{r4, lr}
 800dfd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dfda:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dfde:	4291      	cmp	r1, r2
 800dfe0:	d1f9      	bne.n	800dfd6 <memcpy+0xe>
 800dfe2:	bd10      	pop	{r4, pc}

0800dfe4 <_Balloc>:
 800dfe4:	b570      	push	{r4, r5, r6, lr}
 800dfe6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800dfe8:	4604      	mov	r4, r0
 800dfea:	460d      	mov	r5, r1
 800dfec:	b976      	cbnz	r6, 800e00c <_Balloc+0x28>
 800dfee:	2010      	movs	r0, #16
 800dff0:	f7ff ffd0 	bl	800df94 <malloc>
 800dff4:	4602      	mov	r2, r0
 800dff6:	6260      	str	r0, [r4, #36]	; 0x24
 800dff8:	b920      	cbnz	r0, 800e004 <_Balloc+0x20>
 800dffa:	4b18      	ldr	r3, [pc, #96]	; (800e05c <_Balloc+0x78>)
 800dffc:	4818      	ldr	r0, [pc, #96]	; (800e060 <_Balloc+0x7c>)
 800dffe:	2166      	movs	r1, #102	; 0x66
 800e000:	f000 ff40 	bl	800ee84 <__assert_func>
 800e004:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e008:	6006      	str	r6, [r0, #0]
 800e00a:	60c6      	str	r6, [r0, #12]
 800e00c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e00e:	68f3      	ldr	r3, [r6, #12]
 800e010:	b183      	cbz	r3, 800e034 <_Balloc+0x50>
 800e012:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e014:	68db      	ldr	r3, [r3, #12]
 800e016:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e01a:	b9b8      	cbnz	r0, 800e04c <_Balloc+0x68>
 800e01c:	2101      	movs	r1, #1
 800e01e:	fa01 f605 	lsl.w	r6, r1, r5
 800e022:	1d72      	adds	r2, r6, #5
 800e024:	0092      	lsls	r2, r2, #2
 800e026:	4620      	mov	r0, r4
 800e028:	f000 fc9d 	bl	800e966 <_calloc_r>
 800e02c:	b160      	cbz	r0, 800e048 <_Balloc+0x64>
 800e02e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e032:	e00e      	b.n	800e052 <_Balloc+0x6e>
 800e034:	2221      	movs	r2, #33	; 0x21
 800e036:	2104      	movs	r1, #4
 800e038:	4620      	mov	r0, r4
 800e03a:	f000 fc94 	bl	800e966 <_calloc_r>
 800e03e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e040:	60f0      	str	r0, [r6, #12]
 800e042:	68db      	ldr	r3, [r3, #12]
 800e044:	2b00      	cmp	r3, #0
 800e046:	d1e4      	bne.n	800e012 <_Balloc+0x2e>
 800e048:	2000      	movs	r0, #0
 800e04a:	bd70      	pop	{r4, r5, r6, pc}
 800e04c:	6802      	ldr	r2, [r0, #0]
 800e04e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e052:	2300      	movs	r3, #0
 800e054:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e058:	e7f7      	b.n	800e04a <_Balloc+0x66>
 800e05a:	bf00      	nop
 800e05c:	0800fcf6 	.word	0x0800fcf6
 800e060:	0800fdf4 	.word	0x0800fdf4

0800e064 <_Bfree>:
 800e064:	b570      	push	{r4, r5, r6, lr}
 800e066:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e068:	4605      	mov	r5, r0
 800e06a:	460c      	mov	r4, r1
 800e06c:	b976      	cbnz	r6, 800e08c <_Bfree+0x28>
 800e06e:	2010      	movs	r0, #16
 800e070:	f7ff ff90 	bl	800df94 <malloc>
 800e074:	4602      	mov	r2, r0
 800e076:	6268      	str	r0, [r5, #36]	; 0x24
 800e078:	b920      	cbnz	r0, 800e084 <_Bfree+0x20>
 800e07a:	4b09      	ldr	r3, [pc, #36]	; (800e0a0 <_Bfree+0x3c>)
 800e07c:	4809      	ldr	r0, [pc, #36]	; (800e0a4 <_Bfree+0x40>)
 800e07e:	218a      	movs	r1, #138	; 0x8a
 800e080:	f000 ff00 	bl	800ee84 <__assert_func>
 800e084:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e088:	6006      	str	r6, [r0, #0]
 800e08a:	60c6      	str	r6, [r0, #12]
 800e08c:	b13c      	cbz	r4, 800e09e <_Bfree+0x3a>
 800e08e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e090:	6862      	ldr	r2, [r4, #4]
 800e092:	68db      	ldr	r3, [r3, #12]
 800e094:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e098:	6021      	str	r1, [r4, #0]
 800e09a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e09e:	bd70      	pop	{r4, r5, r6, pc}
 800e0a0:	0800fcf6 	.word	0x0800fcf6
 800e0a4:	0800fdf4 	.word	0x0800fdf4

0800e0a8 <__multadd>:
 800e0a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0ac:	690d      	ldr	r5, [r1, #16]
 800e0ae:	4607      	mov	r7, r0
 800e0b0:	460c      	mov	r4, r1
 800e0b2:	461e      	mov	r6, r3
 800e0b4:	f101 0c14 	add.w	ip, r1, #20
 800e0b8:	2000      	movs	r0, #0
 800e0ba:	f8dc 3000 	ldr.w	r3, [ip]
 800e0be:	b299      	uxth	r1, r3
 800e0c0:	fb02 6101 	mla	r1, r2, r1, r6
 800e0c4:	0c1e      	lsrs	r6, r3, #16
 800e0c6:	0c0b      	lsrs	r3, r1, #16
 800e0c8:	fb02 3306 	mla	r3, r2, r6, r3
 800e0cc:	b289      	uxth	r1, r1
 800e0ce:	3001      	adds	r0, #1
 800e0d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e0d4:	4285      	cmp	r5, r0
 800e0d6:	f84c 1b04 	str.w	r1, [ip], #4
 800e0da:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e0de:	dcec      	bgt.n	800e0ba <__multadd+0x12>
 800e0e0:	b30e      	cbz	r6, 800e126 <__multadd+0x7e>
 800e0e2:	68a3      	ldr	r3, [r4, #8]
 800e0e4:	42ab      	cmp	r3, r5
 800e0e6:	dc19      	bgt.n	800e11c <__multadd+0x74>
 800e0e8:	6861      	ldr	r1, [r4, #4]
 800e0ea:	4638      	mov	r0, r7
 800e0ec:	3101      	adds	r1, #1
 800e0ee:	f7ff ff79 	bl	800dfe4 <_Balloc>
 800e0f2:	4680      	mov	r8, r0
 800e0f4:	b928      	cbnz	r0, 800e102 <__multadd+0x5a>
 800e0f6:	4602      	mov	r2, r0
 800e0f8:	4b0c      	ldr	r3, [pc, #48]	; (800e12c <__multadd+0x84>)
 800e0fa:	480d      	ldr	r0, [pc, #52]	; (800e130 <__multadd+0x88>)
 800e0fc:	21b5      	movs	r1, #181	; 0xb5
 800e0fe:	f000 fec1 	bl	800ee84 <__assert_func>
 800e102:	6922      	ldr	r2, [r4, #16]
 800e104:	3202      	adds	r2, #2
 800e106:	f104 010c 	add.w	r1, r4, #12
 800e10a:	0092      	lsls	r2, r2, #2
 800e10c:	300c      	adds	r0, #12
 800e10e:	f7ff ff5b 	bl	800dfc8 <memcpy>
 800e112:	4621      	mov	r1, r4
 800e114:	4638      	mov	r0, r7
 800e116:	f7ff ffa5 	bl	800e064 <_Bfree>
 800e11a:	4644      	mov	r4, r8
 800e11c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e120:	3501      	adds	r5, #1
 800e122:	615e      	str	r6, [r3, #20]
 800e124:	6125      	str	r5, [r4, #16]
 800e126:	4620      	mov	r0, r4
 800e128:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e12c:	0800fd68 	.word	0x0800fd68
 800e130:	0800fdf4 	.word	0x0800fdf4

0800e134 <__s2b>:
 800e134:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e138:	460c      	mov	r4, r1
 800e13a:	4615      	mov	r5, r2
 800e13c:	461f      	mov	r7, r3
 800e13e:	2209      	movs	r2, #9
 800e140:	3308      	adds	r3, #8
 800e142:	4606      	mov	r6, r0
 800e144:	fb93 f3f2 	sdiv	r3, r3, r2
 800e148:	2100      	movs	r1, #0
 800e14a:	2201      	movs	r2, #1
 800e14c:	429a      	cmp	r2, r3
 800e14e:	db09      	blt.n	800e164 <__s2b+0x30>
 800e150:	4630      	mov	r0, r6
 800e152:	f7ff ff47 	bl	800dfe4 <_Balloc>
 800e156:	b940      	cbnz	r0, 800e16a <__s2b+0x36>
 800e158:	4602      	mov	r2, r0
 800e15a:	4b19      	ldr	r3, [pc, #100]	; (800e1c0 <__s2b+0x8c>)
 800e15c:	4819      	ldr	r0, [pc, #100]	; (800e1c4 <__s2b+0x90>)
 800e15e:	21ce      	movs	r1, #206	; 0xce
 800e160:	f000 fe90 	bl	800ee84 <__assert_func>
 800e164:	0052      	lsls	r2, r2, #1
 800e166:	3101      	adds	r1, #1
 800e168:	e7f0      	b.n	800e14c <__s2b+0x18>
 800e16a:	9b08      	ldr	r3, [sp, #32]
 800e16c:	6143      	str	r3, [r0, #20]
 800e16e:	2d09      	cmp	r5, #9
 800e170:	f04f 0301 	mov.w	r3, #1
 800e174:	6103      	str	r3, [r0, #16]
 800e176:	dd16      	ble.n	800e1a6 <__s2b+0x72>
 800e178:	f104 0909 	add.w	r9, r4, #9
 800e17c:	46c8      	mov	r8, r9
 800e17e:	442c      	add	r4, r5
 800e180:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e184:	4601      	mov	r1, r0
 800e186:	3b30      	subs	r3, #48	; 0x30
 800e188:	220a      	movs	r2, #10
 800e18a:	4630      	mov	r0, r6
 800e18c:	f7ff ff8c 	bl	800e0a8 <__multadd>
 800e190:	45a0      	cmp	r8, r4
 800e192:	d1f5      	bne.n	800e180 <__s2b+0x4c>
 800e194:	f1a5 0408 	sub.w	r4, r5, #8
 800e198:	444c      	add	r4, r9
 800e19a:	1b2d      	subs	r5, r5, r4
 800e19c:	1963      	adds	r3, r4, r5
 800e19e:	42bb      	cmp	r3, r7
 800e1a0:	db04      	blt.n	800e1ac <__s2b+0x78>
 800e1a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e1a6:	340a      	adds	r4, #10
 800e1a8:	2509      	movs	r5, #9
 800e1aa:	e7f6      	b.n	800e19a <__s2b+0x66>
 800e1ac:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e1b0:	4601      	mov	r1, r0
 800e1b2:	3b30      	subs	r3, #48	; 0x30
 800e1b4:	220a      	movs	r2, #10
 800e1b6:	4630      	mov	r0, r6
 800e1b8:	f7ff ff76 	bl	800e0a8 <__multadd>
 800e1bc:	e7ee      	b.n	800e19c <__s2b+0x68>
 800e1be:	bf00      	nop
 800e1c0:	0800fd68 	.word	0x0800fd68
 800e1c4:	0800fdf4 	.word	0x0800fdf4

0800e1c8 <__hi0bits>:
 800e1c8:	0c03      	lsrs	r3, r0, #16
 800e1ca:	041b      	lsls	r3, r3, #16
 800e1cc:	b9d3      	cbnz	r3, 800e204 <__hi0bits+0x3c>
 800e1ce:	0400      	lsls	r0, r0, #16
 800e1d0:	2310      	movs	r3, #16
 800e1d2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e1d6:	bf04      	itt	eq
 800e1d8:	0200      	lsleq	r0, r0, #8
 800e1da:	3308      	addeq	r3, #8
 800e1dc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e1e0:	bf04      	itt	eq
 800e1e2:	0100      	lsleq	r0, r0, #4
 800e1e4:	3304      	addeq	r3, #4
 800e1e6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e1ea:	bf04      	itt	eq
 800e1ec:	0080      	lsleq	r0, r0, #2
 800e1ee:	3302      	addeq	r3, #2
 800e1f0:	2800      	cmp	r0, #0
 800e1f2:	db05      	blt.n	800e200 <__hi0bits+0x38>
 800e1f4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e1f8:	f103 0301 	add.w	r3, r3, #1
 800e1fc:	bf08      	it	eq
 800e1fe:	2320      	moveq	r3, #32
 800e200:	4618      	mov	r0, r3
 800e202:	4770      	bx	lr
 800e204:	2300      	movs	r3, #0
 800e206:	e7e4      	b.n	800e1d2 <__hi0bits+0xa>

0800e208 <__lo0bits>:
 800e208:	6803      	ldr	r3, [r0, #0]
 800e20a:	f013 0207 	ands.w	r2, r3, #7
 800e20e:	4601      	mov	r1, r0
 800e210:	d00b      	beq.n	800e22a <__lo0bits+0x22>
 800e212:	07da      	lsls	r2, r3, #31
 800e214:	d423      	bmi.n	800e25e <__lo0bits+0x56>
 800e216:	0798      	lsls	r0, r3, #30
 800e218:	bf49      	itett	mi
 800e21a:	085b      	lsrmi	r3, r3, #1
 800e21c:	089b      	lsrpl	r3, r3, #2
 800e21e:	2001      	movmi	r0, #1
 800e220:	600b      	strmi	r3, [r1, #0]
 800e222:	bf5c      	itt	pl
 800e224:	600b      	strpl	r3, [r1, #0]
 800e226:	2002      	movpl	r0, #2
 800e228:	4770      	bx	lr
 800e22a:	b298      	uxth	r0, r3
 800e22c:	b9a8      	cbnz	r0, 800e25a <__lo0bits+0x52>
 800e22e:	0c1b      	lsrs	r3, r3, #16
 800e230:	2010      	movs	r0, #16
 800e232:	b2da      	uxtb	r2, r3
 800e234:	b90a      	cbnz	r2, 800e23a <__lo0bits+0x32>
 800e236:	3008      	adds	r0, #8
 800e238:	0a1b      	lsrs	r3, r3, #8
 800e23a:	071a      	lsls	r2, r3, #28
 800e23c:	bf04      	itt	eq
 800e23e:	091b      	lsreq	r3, r3, #4
 800e240:	3004      	addeq	r0, #4
 800e242:	079a      	lsls	r2, r3, #30
 800e244:	bf04      	itt	eq
 800e246:	089b      	lsreq	r3, r3, #2
 800e248:	3002      	addeq	r0, #2
 800e24a:	07da      	lsls	r2, r3, #31
 800e24c:	d403      	bmi.n	800e256 <__lo0bits+0x4e>
 800e24e:	085b      	lsrs	r3, r3, #1
 800e250:	f100 0001 	add.w	r0, r0, #1
 800e254:	d005      	beq.n	800e262 <__lo0bits+0x5a>
 800e256:	600b      	str	r3, [r1, #0]
 800e258:	4770      	bx	lr
 800e25a:	4610      	mov	r0, r2
 800e25c:	e7e9      	b.n	800e232 <__lo0bits+0x2a>
 800e25e:	2000      	movs	r0, #0
 800e260:	4770      	bx	lr
 800e262:	2020      	movs	r0, #32
 800e264:	4770      	bx	lr
	...

0800e268 <__i2b>:
 800e268:	b510      	push	{r4, lr}
 800e26a:	460c      	mov	r4, r1
 800e26c:	2101      	movs	r1, #1
 800e26e:	f7ff feb9 	bl	800dfe4 <_Balloc>
 800e272:	4602      	mov	r2, r0
 800e274:	b928      	cbnz	r0, 800e282 <__i2b+0x1a>
 800e276:	4b05      	ldr	r3, [pc, #20]	; (800e28c <__i2b+0x24>)
 800e278:	4805      	ldr	r0, [pc, #20]	; (800e290 <__i2b+0x28>)
 800e27a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e27e:	f000 fe01 	bl	800ee84 <__assert_func>
 800e282:	2301      	movs	r3, #1
 800e284:	6144      	str	r4, [r0, #20]
 800e286:	6103      	str	r3, [r0, #16]
 800e288:	bd10      	pop	{r4, pc}
 800e28a:	bf00      	nop
 800e28c:	0800fd68 	.word	0x0800fd68
 800e290:	0800fdf4 	.word	0x0800fdf4

0800e294 <__multiply>:
 800e294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e298:	4691      	mov	r9, r2
 800e29a:	690a      	ldr	r2, [r1, #16]
 800e29c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e2a0:	429a      	cmp	r2, r3
 800e2a2:	bfb8      	it	lt
 800e2a4:	460b      	movlt	r3, r1
 800e2a6:	460c      	mov	r4, r1
 800e2a8:	bfbc      	itt	lt
 800e2aa:	464c      	movlt	r4, r9
 800e2ac:	4699      	movlt	r9, r3
 800e2ae:	6927      	ldr	r7, [r4, #16]
 800e2b0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e2b4:	68a3      	ldr	r3, [r4, #8]
 800e2b6:	6861      	ldr	r1, [r4, #4]
 800e2b8:	eb07 060a 	add.w	r6, r7, sl
 800e2bc:	42b3      	cmp	r3, r6
 800e2be:	b085      	sub	sp, #20
 800e2c0:	bfb8      	it	lt
 800e2c2:	3101      	addlt	r1, #1
 800e2c4:	f7ff fe8e 	bl	800dfe4 <_Balloc>
 800e2c8:	b930      	cbnz	r0, 800e2d8 <__multiply+0x44>
 800e2ca:	4602      	mov	r2, r0
 800e2cc:	4b44      	ldr	r3, [pc, #272]	; (800e3e0 <__multiply+0x14c>)
 800e2ce:	4845      	ldr	r0, [pc, #276]	; (800e3e4 <__multiply+0x150>)
 800e2d0:	f240 115d 	movw	r1, #349	; 0x15d
 800e2d4:	f000 fdd6 	bl	800ee84 <__assert_func>
 800e2d8:	f100 0514 	add.w	r5, r0, #20
 800e2dc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e2e0:	462b      	mov	r3, r5
 800e2e2:	2200      	movs	r2, #0
 800e2e4:	4543      	cmp	r3, r8
 800e2e6:	d321      	bcc.n	800e32c <__multiply+0x98>
 800e2e8:	f104 0314 	add.w	r3, r4, #20
 800e2ec:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e2f0:	f109 0314 	add.w	r3, r9, #20
 800e2f4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e2f8:	9202      	str	r2, [sp, #8]
 800e2fa:	1b3a      	subs	r2, r7, r4
 800e2fc:	3a15      	subs	r2, #21
 800e2fe:	f022 0203 	bic.w	r2, r2, #3
 800e302:	3204      	adds	r2, #4
 800e304:	f104 0115 	add.w	r1, r4, #21
 800e308:	428f      	cmp	r7, r1
 800e30a:	bf38      	it	cc
 800e30c:	2204      	movcc	r2, #4
 800e30e:	9201      	str	r2, [sp, #4]
 800e310:	9a02      	ldr	r2, [sp, #8]
 800e312:	9303      	str	r3, [sp, #12]
 800e314:	429a      	cmp	r2, r3
 800e316:	d80c      	bhi.n	800e332 <__multiply+0x9e>
 800e318:	2e00      	cmp	r6, #0
 800e31a:	dd03      	ble.n	800e324 <__multiply+0x90>
 800e31c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e320:	2b00      	cmp	r3, #0
 800e322:	d05a      	beq.n	800e3da <__multiply+0x146>
 800e324:	6106      	str	r6, [r0, #16]
 800e326:	b005      	add	sp, #20
 800e328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e32c:	f843 2b04 	str.w	r2, [r3], #4
 800e330:	e7d8      	b.n	800e2e4 <__multiply+0x50>
 800e332:	f8b3 a000 	ldrh.w	sl, [r3]
 800e336:	f1ba 0f00 	cmp.w	sl, #0
 800e33a:	d024      	beq.n	800e386 <__multiply+0xf2>
 800e33c:	f104 0e14 	add.w	lr, r4, #20
 800e340:	46a9      	mov	r9, r5
 800e342:	f04f 0c00 	mov.w	ip, #0
 800e346:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e34a:	f8d9 1000 	ldr.w	r1, [r9]
 800e34e:	fa1f fb82 	uxth.w	fp, r2
 800e352:	b289      	uxth	r1, r1
 800e354:	fb0a 110b 	mla	r1, sl, fp, r1
 800e358:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e35c:	f8d9 2000 	ldr.w	r2, [r9]
 800e360:	4461      	add	r1, ip
 800e362:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e366:	fb0a c20b 	mla	r2, sl, fp, ip
 800e36a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e36e:	b289      	uxth	r1, r1
 800e370:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e374:	4577      	cmp	r7, lr
 800e376:	f849 1b04 	str.w	r1, [r9], #4
 800e37a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e37e:	d8e2      	bhi.n	800e346 <__multiply+0xb2>
 800e380:	9a01      	ldr	r2, [sp, #4]
 800e382:	f845 c002 	str.w	ip, [r5, r2]
 800e386:	9a03      	ldr	r2, [sp, #12]
 800e388:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e38c:	3304      	adds	r3, #4
 800e38e:	f1b9 0f00 	cmp.w	r9, #0
 800e392:	d020      	beq.n	800e3d6 <__multiply+0x142>
 800e394:	6829      	ldr	r1, [r5, #0]
 800e396:	f104 0c14 	add.w	ip, r4, #20
 800e39a:	46ae      	mov	lr, r5
 800e39c:	f04f 0a00 	mov.w	sl, #0
 800e3a0:	f8bc b000 	ldrh.w	fp, [ip]
 800e3a4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e3a8:	fb09 220b 	mla	r2, r9, fp, r2
 800e3ac:	4492      	add	sl, r2
 800e3ae:	b289      	uxth	r1, r1
 800e3b0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e3b4:	f84e 1b04 	str.w	r1, [lr], #4
 800e3b8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e3bc:	f8be 1000 	ldrh.w	r1, [lr]
 800e3c0:	0c12      	lsrs	r2, r2, #16
 800e3c2:	fb09 1102 	mla	r1, r9, r2, r1
 800e3c6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e3ca:	4567      	cmp	r7, ip
 800e3cc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e3d0:	d8e6      	bhi.n	800e3a0 <__multiply+0x10c>
 800e3d2:	9a01      	ldr	r2, [sp, #4]
 800e3d4:	50a9      	str	r1, [r5, r2]
 800e3d6:	3504      	adds	r5, #4
 800e3d8:	e79a      	b.n	800e310 <__multiply+0x7c>
 800e3da:	3e01      	subs	r6, #1
 800e3dc:	e79c      	b.n	800e318 <__multiply+0x84>
 800e3de:	bf00      	nop
 800e3e0:	0800fd68 	.word	0x0800fd68
 800e3e4:	0800fdf4 	.word	0x0800fdf4

0800e3e8 <__pow5mult>:
 800e3e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e3ec:	4615      	mov	r5, r2
 800e3ee:	f012 0203 	ands.w	r2, r2, #3
 800e3f2:	4606      	mov	r6, r0
 800e3f4:	460f      	mov	r7, r1
 800e3f6:	d007      	beq.n	800e408 <__pow5mult+0x20>
 800e3f8:	4c25      	ldr	r4, [pc, #148]	; (800e490 <__pow5mult+0xa8>)
 800e3fa:	3a01      	subs	r2, #1
 800e3fc:	2300      	movs	r3, #0
 800e3fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e402:	f7ff fe51 	bl	800e0a8 <__multadd>
 800e406:	4607      	mov	r7, r0
 800e408:	10ad      	asrs	r5, r5, #2
 800e40a:	d03d      	beq.n	800e488 <__pow5mult+0xa0>
 800e40c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e40e:	b97c      	cbnz	r4, 800e430 <__pow5mult+0x48>
 800e410:	2010      	movs	r0, #16
 800e412:	f7ff fdbf 	bl	800df94 <malloc>
 800e416:	4602      	mov	r2, r0
 800e418:	6270      	str	r0, [r6, #36]	; 0x24
 800e41a:	b928      	cbnz	r0, 800e428 <__pow5mult+0x40>
 800e41c:	4b1d      	ldr	r3, [pc, #116]	; (800e494 <__pow5mult+0xac>)
 800e41e:	481e      	ldr	r0, [pc, #120]	; (800e498 <__pow5mult+0xb0>)
 800e420:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e424:	f000 fd2e 	bl	800ee84 <__assert_func>
 800e428:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e42c:	6004      	str	r4, [r0, #0]
 800e42e:	60c4      	str	r4, [r0, #12]
 800e430:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e434:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e438:	b94c      	cbnz	r4, 800e44e <__pow5mult+0x66>
 800e43a:	f240 2171 	movw	r1, #625	; 0x271
 800e43e:	4630      	mov	r0, r6
 800e440:	f7ff ff12 	bl	800e268 <__i2b>
 800e444:	2300      	movs	r3, #0
 800e446:	f8c8 0008 	str.w	r0, [r8, #8]
 800e44a:	4604      	mov	r4, r0
 800e44c:	6003      	str	r3, [r0, #0]
 800e44e:	f04f 0900 	mov.w	r9, #0
 800e452:	07eb      	lsls	r3, r5, #31
 800e454:	d50a      	bpl.n	800e46c <__pow5mult+0x84>
 800e456:	4639      	mov	r1, r7
 800e458:	4622      	mov	r2, r4
 800e45a:	4630      	mov	r0, r6
 800e45c:	f7ff ff1a 	bl	800e294 <__multiply>
 800e460:	4639      	mov	r1, r7
 800e462:	4680      	mov	r8, r0
 800e464:	4630      	mov	r0, r6
 800e466:	f7ff fdfd 	bl	800e064 <_Bfree>
 800e46a:	4647      	mov	r7, r8
 800e46c:	106d      	asrs	r5, r5, #1
 800e46e:	d00b      	beq.n	800e488 <__pow5mult+0xa0>
 800e470:	6820      	ldr	r0, [r4, #0]
 800e472:	b938      	cbnz	r0, 800e484 <__pow5mult+0x9c>
 800e474:	4622      	mov	r2, r4
 800e476:	4621      	mov	r1, r4
 800e478:	4630      	mov	r0, r6
 800e47a:	f7ff ff0b 	bl	800e294 <__multiply>
 800e47e:	6020      	str	r0, [r4, #0]
 800e480:	f8c0 9000 	str.w	r9, [r0]
 800e484:	4604      	mov	r4, r0
 800e486:	e7e4      	b.n	800e452 <__pow5mult+0x6a>
 800e488:	4638      	mov	r0, r7
 800e48a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e48e:	bf00      	nop
 800e490:	0800ff40 	.word	0x0800ff40
 800e494:	0800fcf6 	.word	0x0800fcf6
 800e498:	0800fdf4 	.word	0x0800fdf4

0800e49c <__lshift>:
 800e49c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e4a0:	460c      	mov	r4, r1
 800e4a2:	6849      	ldr	r1, [r1, #4]
 800e4a4:	6923      	ldr	r3, [r4, #16]
 800e4a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e4aa:	68a3      	ldr	r3, [r4, #8]
 800e4ac:	4607      	mov	r7, r0
 800e4ae:	4691      	mov	r9, r2
 800e4b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e4b4:	f108 0601 	add.w	r6, r8, #1
 800e4b8:	42b3      	cmp	r3, r6
 800e4ba:	db0b      	blt.n	800e4d4 <__lshift+0x38>
 800e4bc:	4638      	mov	r0, r7
 800e4be:	f7ff fd91 	bl	800dfe4 <_Balloc>
 800e4c2:	4605      	mov	r5, r0
 800e4c4:	b948      	cbnz	r0, 800e4da <__lshift+0x3e>
 800e4c6:	4602      	mov	r2, r0
 800e4c8:	4b2a      	ldr	r3, [pc, #168]	; (800e574 <__lshift+0xd8>)
 800e4ca:	482b      	ldr	r0, [pc, #172]	; (800e578 <__lshift+0xdc>)
 800e4cc:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e4d0:	f000 fcd8 	bl	800ee84 <__assert_func>
 800e4d4:	3101      	adds	r1, #1
 800e4d6:	005b      	lsls	r3, r3, #1
 800e4d8:	e7ee      	b.n	800e4b8 <__lshift+0x1c>
 800e4da:	2300      	movs	r3, #0
 800e4dc:	f100 0114 	add.w	r1, r0, #20
 800e4e0:	f100 0210 	add.w	r2, r0, #16
 800e4e4:	4618      	mov	r0, r3
 800e4e6:	4553      	cmp	r3, sl
 800e4e8:	db37      	blt.n	800e55a <__lshift+0xbe>
 800e4ea:	6920      	ldr	r0, [r4, #16]
 800e4ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e4f0:	f104 0314 	add.w	r3, r4, #20
 800e4f4:	f019 091f 	ands.w	r9, r9, #31
 800e4f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e4fc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e500:	d02f      	beq.n	800e562 <__lshift+0xc6>
 800e502:	f1c9 0e20 	rsb	lr, r9, #32
 800e506:	468a      	mov	sl, r1
 800e508:	f04f 0c00 	mov.w	ip, #0
 800e50c:	681a      	ldr	r2, [r3, #0]
 800e50e:	fa02 f209 	lsl.w	r2, r2, r9
 800e512:	ea42 020c 	orr.w	r2, r2, ip
 800e516:	f84a 2b04 	str.w	r2, [sl], #4
 800e51a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e51e:	4298      	cmp	r0, r3
 800e520:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e524:	d8f2      	bhi.n	800e50c <__lshift+0x70>
 800e526:	1b03      	subs	r3, r0, r4
 800e528:	3b15      	subs	r3, #21
 800e52a:	f023 0303 	bic.w	r3, r3, #3
 800e52e:	3304      	adds	r3, #4
 800e530:	f104 0215 	add.w	r2, r4, #21
 800e534:	4290      	cmp	r0, r2
 800e536:	bf38      	it	cc
 800e538:	2304      	movcc	r3, #4
 800e53a:	f841 c003 	str.w	ip, [r1, r3]
 800e53e:	f1bc 0f00 	cmp.w	ip, #0
 800e542:	d001      	beq.n	800e548 <__lshift+0xac>
 800e544:	f108 0602 	add.w	r6, r8, #2
 800e548:	3e01      	subs	r6, #1
 800e54a:	4638      	mov	r0, r7
 800e54c:	612e      	str	r6, [r5, #16]
 800e54e:	4621      	mov	r1, r4
 800e550:	f7ff fd88 	bl	800e064 <_Bfree>
 800e554:	4628      	mov	r0, r5
 800e556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e55a:	f842 0f04 	str.w	r0, [r2, #4]!
 800e55e:	3301      	adds	r3, #1
 800e560:	e7c1      	b.n	800e4e6 <__lshift+0x4a>
 800e562:	3904      	subs	r1, #4
 800e564:	f853 2b04 	ldr.w	r2, [r3], #4
 800e568:	f841 2f04 	str.w	r2, [r1, #4]!
 800e56c:	4298      	cmp	r0, r3
 800e56e:	d8f9      	bhi.n	800e564 <__lshift+0xc8>
 800e570:	e7ea      	b.n	800e548 <__lshift+0xac>
 800e572:	bf00      	nop
 800e574:	0800fd68 	.word	0x0800fd68
 800e578:	0800fdf4 	.word	0x0800fdf4

0800e57c <__mcmp>:
 800e57c:	b530      	push	{r4, r5, lr}
 800e57e:	6902      	ldr	r2, [r0, #16]
 800e580:	690c      	ldr	r4, [r1, #16]
 800e582:	1b12      	subs	r2, r2, r4
 800e584:	d10e      	bne.n	800e5a4 <__mcmp+0x28>
 800e586:	f100 0314 	add.w	r3, r0, #20
 800e58a:	3114      	adds	r1, #20
 800e58c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e590:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e594:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e598:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e59c:	42a5      	cmp	r5, r4
 800e59e:	d003      	beq.n	800e5a8 <__mcmp+0x2c>
 800e5a0:	d305      	bcc.n	800e5ae <__mcmp+0x32>
 800e5a2:	2201      	movs	r2, #1
 800e5a4:	4610      	mov	r0, r2
 800e5a6:	bd30      	pop	{r4, r5, pc}
 800e5a8:	4283      	cmp	r3, r0
 800e5aa:	d3f3      	bcc.n	800e594 <__mcmp+0x18>
 800e5ac:	e7fa      	b.n	800e5a4 <__mcmp+0x28>
 800e5ae:	f04f 32ff 	mov.w	r2, #4294967295
 800e5b2:	e7f7      	b.n	800e5a4 <__mcmp+0x28>

0800e5b4 <__mdiff>:
 800e5b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5b8:	460c      	mov	r4, r1
 800e5ba:	4606      	mov	r6, r0
 800e5bc:	4611      	mov	r1, r2
 800e5be:	4620      	mov	r0, r4
 800e5c0:	4690      	mov	r8, r2
 800e5c2:	f7ff ffdb 	bl	800e57c <__mcmp>
 800e5c6:	1e05      	subs	r5, r0, #0
 800e5c8:	d110      	bne.n	800e5ec <__mdiff+0x38>
 800e5ca:	4629      	mov	r1, r5
 800e5cc:	4630      	mov	r0, r6
 800e5ce:	f7ff fd09 	bl	800dfe4 <_Balloc>
 800e5d2:	b930      	cbnz	r0, 800e5e2 <__mdiff+0x2e>
 800e5d4:	4b3a      	ldr	r3, [pc, #232]	; (800e6c0 <__mdiff+0x10c>)
 800e5d6:	4602      	mov	r2, r0
 800e5d8:	f240 2132 	movw	r1, #562	; 0x232
 800e5dc:	4839      	ldr	r0, [pc, #228]	; (800e6c4 <__mdiff+0x110>)
 800e5de:	f000 fc51 	bl	800ee84 <__assert_func>
 800e5e2:	2301      	movs	r3, #1
 800e5e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e5e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5ec:	bfa4      	itt	ge
 800e5ee:	4643      	movge	r3, r8
 800e5f0:	46a0      	movge	r8, r4
 800e5f2:	4630      	mov	r0, r6
 800e5f4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e5f8:	bfa6      	itte	ge
 800e5fa:	461c      	movge	r4, r3
 800e5fc:	2500      	movge	r5, #0
 800e5fe:	2501      	movlt	r5, #1
 800e600:	f7ff fcf0 	bl	800dfe4 <_Balloc>
 800e604:	b920      	cbnz	r0, 800e610 <__mdiff+0x5c>
 800e606:	4b2e      	ldr	r3, [pc, #184]	; (800e6c0 <__mdiff+0x10c>)
 800e608:	4602      	mov	r2, r0
 800e60a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e60e:	e7e5      	b.n	800e5dc <__mdiff+0x28>
 800e610:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e614:	6926      	ldr	r6, [r4, #16]
 800e616:	60c5      	str	r5, [r0, #12]
 800e618:	f104 0914 	add.w	r9, r4, #20
 800e61c:	f108 0514 	add.w	r5, r8, #20
 800e620:	f100 0e14 	add.w	lr, r0, #20
 800e624:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e628:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e62c:	f108 0210 	add.w	r2, r8, #16
 800e630:	46f2      	mov	sl, lr
 800e632:	2100      	movs	r1, #0
 800e634:	f859 3b04 	ldr.w	r3, [r9], #4
 800e638:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e63c:	fa1f f883 	uxth.w	r8, r3
 800e640:	fa11 f18b 	uxtah	r1, r1, fp
 800e644:	0c1b      	lsrs	r3, r3, #16
 800e646:	eba1 0808 	sub.w	r8, r1, r8
 800e64a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e64e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e652:	fa1f f888 	uxth.w	r8, r8
 800e656:	1419      	asrs	r1, r3, #16
 800e658:	454e      	cmp	r6, r9
 800e65a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e65e:	f84a 3b04 	str.w	r3, [sl], #4
 800e662:	d8e7      	bhi.n	800e634 <__mdiff+0x80>
 800e664:	1b33      	subs	r3, r6, r4
 800e666:	3b15      	subs	r3, #21
 800e668:	f023 0303 	bic.w	r3, r3, #3
 800e66c:	3304      	adds	r3, #4
 800e66e:	3415      	adds	r4, #21
 800e670:	42a6      	cmp	r6, r4
 800e672:	bf38      	it	cc
 800e674:	2304      	movcc	r3, #4
 800e676:	441d      	add	r5, r3
 800e678:	4473      	add	r3, lr
 800e67a:	469e      	mov	lr, r3
 800e67c:	462e      	mov	r6, r5
 800e67e:	4566      	cmp	r6, ip
 800e680:	d30e      	bcc.n	800e6a0 <__mdiff+0xec>
 800e682:	f10c 0203 	add.w	r2, ip, #3
 800e686:	1b52      	subs	r2, r2, r5
 800e688:	f022 0203 	bic.w	r2, r2, #3
 800e68c:	3d03      	subs	r5, #3
 800e68e:	45ac      	cmp	ip, r5
 800e690:	bf38      	it	cc
 800e692:	2200      	movcc	r2, #0
 800e694:	441a      	add	r2, r3
 800e696:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e69a:	b17b      	cbz	r3, 800e6bc <__mdiff+0x108>
 800e69c:	6107      	str	r7, [r0, #16]
 800e69e:	e7a3      	b.n	800e5e8 <__mdiff+0x34>
 800e6a0:	f856 8b04 	ldr.w	r8, [r6], #4
 800e6a4:	fa11 f288 	uxtah	r2, r1, r8
 800e6a8:	1414      	asrs	r4, r2, #16
 800e6aa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e6ae:	b292      	uxth	r2, r2
 800e6b0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e6b4:	f84e 2b04 	str.w	r2, [lr], #4
 800e6b8:	1421      	asrs	r1, r4, #16
 800e6ba:	e7e0      	b.n	800e67e <__mdiff+0xca>
 800e6bc:	3f01      	subs	r7, #1
 800e6be:	e7ea      	b.n	800e696 <__mdiff+0xe2>
 800e6c0:	0800fd68 	.word	0x0800fd68
 800e6c4:	0800fdf4 	.word	0x0800fdf4

0800e6c8 <__ulp>:
 800e6c8:	b082      	sub	sp, #8
 800e6ca:	ed8d 0b00 	vstr	d0, [sp]
 800e6ce:	9b01      	ldr	r3, [sp, #4]
 800e6d0:	4912      	ldr	r1, [pc, #72]	; (800e71c <__ulp+0x54>)
 800e6d2:	4019      	ands	r1, r3
 800e6d4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800e6d8:	2900      	cmp	r1, #0
 800e6da:	dd05      	ble.n	800e6e8 <__ulp+0x20>
 800e6dc:	2200      	movs	r2, #0
 800e6de:	460b      	mov	r3, r1
 800e6e0:	ec43 2b10 	vmov	d0, r2, r3
 800e6e4:	b002      	add	sp, #8
 800e6e6:	4770      	bx	lr
 800e6e8:	4249      	negs	r1, r1
 800e6ea:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800e6ee:	ea4f 5021 	mov.w	r0, r1, asr #20
 800e6f2:	f04f 0200 	mov.w	r2, #0
 800e6f6:	f04f 0300 	mov.w	r3, #0
 800e6fa:	da04      	bge.n	800e706 <__ulp+0x3e>
 800e6fc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800e700:	fa41 f300 	asr.w	r3, r1, r0
 800e704:	e7ec      	b.n	800e6e0 <__ulp+0x18>
 800e706:	f1a0 0114 	sub.w	r1, r0, #20
 800e70a:	291e      	cmp	r1, #30
 800e70c:	bfda      	itte	le
 800e70e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800e712:	fa20 f101 	lsrle.w	r1, r0, r1
 800e716:	2101      	movgt	r1, #1
 800e718:	460a      	mov	r2, r1
 800e71a:	e7e1      	b.n	800e6e0 <__ulp+0x18>
 800e71c:	7ff00000 	.word	0x7ff00000

0800e720 <__b2d>:
 800e720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e722:	6905      	ldr	r5, [r0, #16]
 800e724:	f100 0714 	add.w	r7, r0, #20
 800e728:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800e72c:	1f2e      	subs	r6, r5, #4
 800e72e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800e732:	4620      	mov	r0, r4
 800e734:	f7ff fd48 	bl	800e1c8 <__hi0bits>
 800e738:	f1c0 0320 	rsb	r3, r0, #32
 800e73c:	280a      	cmp	r0, #10
 800e73e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800e7bc <__b2d+0x9c>
 800e742:	600b      	str	r3, [r1, #0]
 800e744:	dc14      	bgt.n	800e770 <__b2d+0x50>
 800e746:	f1c0 0e0b 	rsb	lr, r0, #11
 800e74a:	fa24 f10e 	lsr.w	r1, r4, lr
 800e74e:	42b7      	cmp	r7, r6
 800e750:	ea41 030c 	orr.w	r3, r1, ip
 800e754:	bf34      	ite	cc
 800e756:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e75a:	2100      	movcs	r1, #0
 800e75c:	3015      	adds	r0, #21
 800e75e:	fa04 f000 	lsl.w	r0, r4, r0
 800e762:	fa21 f10e 	lsr.w	r1, r1, lr
 800e766:	ea40 0201 	orr.w	r2, r0, r1
 800e76a:	ec43 2b10 	vmov	d0, r2, r3
 800e76e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e770:	42b7      	cmp	r7, r6
 800e772:	bf3a      	itte	cc
 800e774:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e778:	f1a5 0608 	subcc.w	r6, r5, #8
 800e77c:	2100      	movcs	r1, #0
 800e77e:	380b      	subs	r0, #11
 800e780:	d017      	beq.n	800e7b2 <__b2d+0x92>
 800e782:	f1c0 0c20 	rsb	ip, r0, #32
 800e786:	fa04 f500 	lsl.w	r5, r4, r0
 800e78a:	42be      	cmp	r6, r7
 800e78c:	fa21 f40c 	lsr.w	r4, r1, ip
 800e790:	ea45 0504 	orr.w	r5, r5, r4
 800e794:	bf8c      	ite	hi
 800e796:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800e79a:	2400      	movls	r4, #0
 800e79c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800e7a0:	fa01 f000 	lsl.w	r0, r1, r0
 800e7a4:	fa24 f40c 	lsr.w	r4, r4, ip
 800e7a8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800e7ac:	ea40 0204 	orr.w	r2, r0, r4
 800e7b0:	e7db      	b.n	800e76a <__b2d+0x4a>
 800e7b2:	ea44 030c 	orr.w	r3, r4, ip
 800e7b6:	460a      	mov	r2, r1
 800e7b8:	e7d7      	b.n	800e76a <__b2d+0x4a>
 800e7ba:	bf00      	nop
 800e7bc:	3ff00000 	.word	0x3ff00000

0800e7c0 <__d2b>:
 800e7c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e7c4:	4689      	mov	r9, r1
 800e7c6:	2101      	movs	r1, #1
 800e7c8:	ec57 6b10 	vmov	r6, r7, d0
 800e7cc:	4690      	mov	r8, r2
 800e7ce:	f7ff fc09 	bl	800dfe4 <_Balloc>
 800e7d2:	4604      	mov	r4, r0
 800e7d4:	b930      	cbnz	r0, 800e7e4 <__d2b+0x24>
 800e7d6:	4602      	mov	r2, r0
 800e7d8:	4b25      	ldr	r3, [pc, #148]	; (800e870 <__d2b+0xb0>)
 800e7da:	4826      	ldr	r0, [pc, #152]	; (800e874 <__d2b+0xb4>)
 800e7dc:	f240 310a 	movw	r1, #778	; 0x30a
 800e7e0:	f000 fb50 	bl	800ee84 <__assert_func>
 800e7e4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800e7e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e7ec:	bb35      	cbnz	r5, 800e83c <__d2b+0x7c>
 800e7ee:	2e00      	cmp	r6, #0
 800e7f0:	9301      	str	r3, [sp, #4]
 800e7f2:	d028      	beq.n	800e846 <__d2b+0x86>
 800e7f4:	4668      	mov	r0, sp
 800e7f6:	9600      	str	r6, [sp, #0]
 800e7f8:	f7ff fd06 	bl	800e208 <__lo0bits>
 800e7fc:	9900      	ldr	r1, [sp, #0]
 800e7fe:	b300      	cbz	r0, 800e842 <__d2b+0x82>
 800e800:	9a01      	ldr	r2, [sp, #4]
 800e802:	f1c0 0320 	rsb	r3, r0, #32
 800e806:	fa02 f303 	lsl.w	r3, r2, r3
 800e80a:	430b      	orrs	r3, r1
 800e80c:	40c2      	lsrs	r2, r0
 800e80e:	6163      	str	r3, [r4, #20]
 800e810:	9201      	str	r2, [sp, #4]
 800e812:	9b01      	ldr	r3, [sp, #4]
 800e814:	61a3      	str	r3, [r4, #24]
 800e816:	2b00      	cmp	r3, #0
 800e818:	bf14      	ite	ne
 800e81a:	2202      	movne	r2, #2
 800e81c:	2201      	moveq	r2, #1
 800e81e:	6122      	str	r2, [r4, #16]
 800e820:	b1d5      	cbz	r5, 800e858 <__d2b+0x98>
 800e822:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e826:	4405      	add	r5, r0
 800e828:	f8c9 5000 	str.w	r5, [r9]
 800e82c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e830:	f8c8 0000 	str.w	r0, [r8]
 800e834:	4620      	mov	r0, r4
 800e836:	b003      	add	sp, #12
 800e838:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e83c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e840:	e7d5      	b.n	800e7ee <__d2b+0x2e>
 800e842:	6161      	str	r1, [r4, #20]
 800e844:	e7e5      	b.n	800e812 <__d2b+0x52>
 800e846:	a801      	add	r0, sp, #4
 800e848:	f7ff fcde 	bl	800e208 <__lo0bits>
 800e84c:	9b01      	ldr	r3, [sp, #4]
 800e84e:	6163      	str	r3, [r4, #20]
 800e850:	2201      	movs	r2, #1
 800e852:	6122      	str	r2, [r4, #16]
 800e854:	3020      	adds	r0, #32
 800e856:	e7e3      	b.n	800e820 <__d2b+0x60>
 800e858:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e85c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e860:	f8c9 0000 	str.w	r0, [r9]
 800e864:	6918      	ldr	r0, [r3, #16]
 800e866:	f7ff fcaf 	bl	800e1c8 <__hi0bits>
 800e86a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e86e:	e7df      	b.n	800e830 <__d2b+0x70>
 800e870:	0800fd68 	.word	0x0800fd68
 800e874:	0800fdf4 	.word	0x0800fdf4

0800e878 <__ratio>:
 800e878:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e87c:	4688      	mov	r8, r1
 800e87e:	4669      	mov	r1, sp
 800e880:	4681      	mov	r9, r0
 800e882:	f7ff ff4d 	bl	800e720 <__b2d>
 800e886:	a901      	add	r1, sp, #4
 800e888:	4640      	mov	r0, r8
 800e88a:	ec55 4b10 	vmov	r4, r5, d0
 800e88e:	f7ff ff47 	bl	800e720 <__b2d>
 800e892:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e896:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800e89a:	eba3 0c02 	sub.w	ip, r3, r2
 800e89e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e8a2:	1a9b      	subs	r3, r3, r2
 800e8a4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800e8a8:	ec51 0b10 	vmov	r0, r1, d0
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	bfd6      	itet	le
 800e8b0:	460a      	movle	r2, r1
 800e8b2:	462a      	movgt	r2, r5
 800e8b4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e8b8:	468b      	mov	fp, r1
 800e8ba:	462f      	mov	r7, r5
 800e8bc:	bfd4      	ite	le
 800e8be:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800e8c2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e8c6:	4620      	mov	r0, r4
 800e8c8:	ee10 2a10 	vmov	r2, s0
 800e8cc:	465b      	mov	r3, fp
 800e8ce:	4639      	mov	r1, r7
 800e8d0:	f7f1 ffbc 	bl	800084c <__aeabi_ddiv>
 800e8d4:	ec41 0b10 	vmov	d0, r0, r1
 800e8d8:	b003      	add	sp, #12
 800e8da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e8de <__copybits>:
 800e8de:	3901      	subs	r1, #1
 800e8e0:	b570      	push	{r4, r5, r6, lr}
 800e8e2:	1149      	asrs	r1, r1, #5
 800e8e4:	6914      	ldr	r4, [r2, #16]
 800e8e6:	3101      	adds	r1, #1
 800e8e8:	f102 0314 	add.w	r3, r2, #20
 800e8ec:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e8f0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e8f4:	1f05      	subs	r5, r0, #4
 800e8f6:	42a3      	cmp	r3, r4
 800e8f8:	d30c      	bcc.n	800e914 <__copybits+0x36>
 800e8fa:	1aa3      	subs	r3, r4, r2
 800e8fc:	3b11      	subs	r3, #17
 800e8fe:	f023 0303 	bic.w	r3, r3, #3
 800e902:	3211      	adds	r2, #17
 800e904:	42a2      	cmp	r2, r4
 800e906:	bf88      	it	hi
 800e908:	2300      	movhi	r3, #0
 800e90a:	4418      	add	r0, r3
 800e90c:	2300      	movs	r3, #0
 800e90e:	4288      	cmp	r0, r1
 800e910:	d305      	bcc.n	800e91e <__copybits+0x40>
 800e912:	bd70      	pop	{r4, r5, r6, pc}
 800e914:	f853 6b04 	ldr.w	r6, [r3], #4
 800e918:	f845 6f04 	str.w	r6, [r5, #4]!
 800e91c:	e7eb      	b.n	800e8f6 <__copybits+0x18>
 800e91e:	f840 3b04 	str.w	r3, [r0], #4
 800e922:	e7f4      	b.n	800e90e <__copybits+0x30>

0800e924 <__any_on>:
 800e924:	f100 0214 	add.w	r2, r0, #20
 800e928:	6900      	ldr	r0, [r0, #16]
 800e92a:	114b      	asrs	r3, r1, #5
 800e92c:	4298      	cmp	r0, r3
 800e92e:	b510      	push	{r4, lr}
 800e930:	db11      	blt.n	800e956 <__any_on+0x32>
 800e932:	dd0a      	ble.n	800e94a <__any_on+0x26>
 800e934:	f011 011f 	ands.w	r1, r1, #31
 800e938:	d007      	beq.n	800e94a <__any_on+0x26>
 800e93a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e93e:	fa24 f001 	lsr.w	r0, r4, r1
 800e942:	fa00 f101 	lsl.w	r1, r0, r1
 800e946:	428c      	cmp	r4, r1
 800e948:	d10b      	bne.n	800e962 <__any_on+0x3e>
 800e94a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e94e:	4293      	cmp	r3, r2
 800e950:	d803      	bhi.n	800e95a <__any_on+0x36>
 800e952:	2000      	movs	r0, #0
 800e954:	bd10      	pop	{r4, pc}
 800e956:	4603      	mov	r3, r0
 800e958:	e7f7      	b.n	800e94a <__any_on+0x26>
 800e95a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e95e:	2900      	cmp	r1, #0
 800e960:	d0f5      	beq.n	800e94e <__any_on+0x2a>
 800e962:	2001      	movs	r0, #1
 800e964:	e7f6      	b.n	800e954 <__any_on+0x30>

0800e966 <_calloc_r>:
 800e966:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e968:	fba1 2402 	umull	r2, r4, r1, r2
 800e96c:	b94c      	cbnz	r4, 800e982 <_calloc_r+0x1c>
 800e96e:	4611      	mov	r1, r2
 800e970:	9201      	str	r2, [sp, #4]
 800e972:	f000 f87b 	bl	800ea6c <_malloc_r>
 800e976:	9a01      	ldr	r2, [sp, #4]
 800e978:	4605      	mov	r5, r0
 800e97a:	b930      	cbnz	r0, 800e98a <_calloc_r+0x24>
 800e97c:	4628      	mov	r0, r5
 800e97e:	b003      	add	sp, #12
 800e980:	bd30      	pop	{r4, r5, pc}
 800e982:	220c      	movs	r2, #12
 800e984:	6002      	str	r2, [r0, #0]
 800e986:	2500      	movs	r5, #0
 800e988:	e7f8      	b.n	800e97c <_calloc_r+0x16>
 800e98a:	4621      	mov	r1, r4
 800e98c:	f7fc fbc0 	bl	800b110 <memset>
 800e990:	e7f4      	b.n	800e97c <_calloc_r+0x16>
	...

0800e994 <_free_r>:
 800e994:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e996:	2900      	cmp	r1, #0
 800e998:	d044      	beq.n	800ea24 <_free_r+0x90>
 800e99a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e99e:	9001      	str	r0, [sp, #4]
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	f1a1 0404 	sub.w	r4, r1, #4
 800e9a6:	bfb8      	it	lt
 800e9a8:	18e4      	addlt	r4, r4, r3
 800e9aa:	f000 fab5 	bl	800ef18 <__malloc_lock>
 800e9ae:	4a1e      	ldr	r2, [pc, #120]	; (800ea28 <_free_r+0x94>)
 800e9b0:	9801      	ldr	r0, [sp, #4]
 800e9b2:	6813      	ldr	r3, [r2, #0]
 800e9b4:	b933      	cbnz	r3, 800e9c4 <_free_r+0x30>
 800e9b6:	6063      	str	r3, [r4, #4]
 800e9b8:	6014      	str	r4, [r2, #0]
 800e9ba:	b003      	add	sp, #12
 800e9bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e9c0:	f000 bab0 	b.w	800ef24 <__malloc_unlock>
 800e9c4:	42a3      	cmp	r3, r4
 800e9c6:	d908      	bls.n	800e9da <_free_r+0x46>
 800e9c8:	6825      	ldr	r5, [r4, #0]
 800e9ca:	1961      	adds	r1, r4, r5
 800e9cc:	428b      	cmp	r3, r1
 800e9ce:	bf01      	itttt	eq
 800e9d0:	6819      	ldreq	r1, [r3, #0]
 800e9d2:	685b      	ldreq	r3, [r3, #4]
 800e9d4:	1949      	addeq	r1, r1, r5
 800e9d6:	6021      	streq	r1, [r4, #0]
 800e9d8:	e7ed      	b.n	800e9b6 <_free_r+0x22>
 800e9da:	461a      	mov	r2, r3
 800e9dc:	685b      	ldr	r3, [r3, #4]
 800e9de:	b10b      	cbz	r3, 800e9e4 <_free_r+0x50>
 800e9e0:	42a3      	cmp	r3, r4
 800e9e2:	d9fa      	bls.n	800e9da <_free_r+0x46>
 800e9e4:	6811      	ldr	r1, [r2, #0]
 800e9e6:	1855      	adds	r5, r2, r1
 800e9e8:	42a5      	cmp	r5, r4
 800e9ea:	d10b      	bne.n	800ea04 <_free_r+0x70>
 800e9ec:	6824      	ldr	r4, [r4, #0]
 800e9ee:	4421      	add	r1, r4
 800e9f0:	1854      	adds	r4, r2, r1
 800e9f2:	42a3      	cmp	r3, r4
 800e9f4:	6011      	str	r1, [r2, #0]
 800e9f6:	d1e0      	bne.n	800e9ba <_free_r+0x26>
 800e9f8:	681c      	ldr	r4, [r3, #0]
 800e9fa:	685b      	ldr	r3, [r3, #4]
 800e9fc:	6053      	str	r3, [r2, #4]
 800e9fe:	4421      	add	r1, r4
 800ea00:	6011      	str	r1, [r2, #0]
 800ea02:	e7da      	b.n	800e9ba <_free_r+0x26>
 800ea04:	d902      	bls.n	800ea0c <_free_r+0x78>
 800ea06:	230c      	movs	r3, #12
 800ea08:	6003      	str	r3, [r0, #0]
 800ea0a:	e7d6      	b.n	800e9ba <_free_r+0x26>
 800ea0c:	6825      	ldr	r5, [r4, #0]
 800ea0e:	1961      	adds	r1, r4, r5
 800ea10:	428b      	cmp	r3, r1
 800ea12:	bf04      	itt	eq
 800ea14:	6819      	ldreq	r1, [r3, #0]
 800ea16:	685b      	ldreq	r3, [r3, #4]
 800ea18:	6063      	str	r3, [r4, #4]
 800ea1a:	bf04      	itt	eq
 800ea1c:	1949      	addeq	r1, r1, r5
 800ea1e:	6021      	streq	r1, [r4, #0]
 800ea20:	6054      	str	r4, [r2, #4]
 800ea22:	e7ca      	b.n	800e9ba <_free_r+0x26>
 800ea24:	b003      	add	sp, #12
 800ea26:	bd30      	pop	{r4, r5, pc}
 800ea28:	20002050 	.word	0x20002050

0800ea2c <sbrk_aligned>:
 800ea2c:	b570      	push	{r4, r5, r6, lr}
 800ea2e:	4e0e      	ldr	r6, [pc, #56]	; (800ea68 <sbrk_aligned+0x3c>)
 800ea30:	460c      	mov	r4, r1
 800ea32:	6831      	ldr	r1, [r6, #0]
 800ea34:	4605      	mov	r5, r0
 800ea36:	b911      	cbnz	r1, 800ea3e <sbrk_aligned+0x12>
 800ea38:	f000 f9f2 	bl	800ee20 <_sbrk_r>
 800ea3c:	6030      	str	r0, [r6, #0]
 800ea3e:	4621      	mov	r1, r4
 800ea40:	4628      	mov	r0, r5
 800ea42:	f000 f9ed 	bl	800ee20 <_sbrk_r>
 800ea46:	1c43      	adds	r3, r0, #1
 800ea48:	d00a      	beq.n	800ea60 <sbrk_aligned+0x34>
 800ea4a:	1cc4      	adds	r4, r0, #3
 800ea4c:	f024 0403 	bic.w	r4, r4, #3
 800ea50:	42a0      	cmp	r0, r4
 800ea52:	d007      	beq.n	800ea64 <sbrk_aligned+0x38>
 800ea54:	1a21      	subs	r1, r4, r0
 800ea56:	4628      	mov	r0, r5
 800ea58:	f000 f9e2 	bl	800ee20 <_sbrk_r>
 800ea5c:	3001      	adds	r0, #1
 800ea5e:	d101      	bne.n	800ea64 <sbrk_aligned+0x38>
 800ea60:	f04f 34ff 	mov.w	r4, #4294967295
 800ea64:	4620      	mov	r0, r4
 800ea66:	bd70      	pop	{r4, r5, r6, pc}
 800ea68:	20002054 	.word	0x20002054

0800ea6c <_malloc_r>:
 800ea6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea70:	1ccd      	adds	r5, r1, #3
 800ea72:	f025 0503 	bic.w	r5, r5, #3
 800ea76:	3508      	adds	r5, #8
 800ea78:	2d0c      	cmp	r5, #12
 800ea7a:	bf38      	it	cc
 800ea7c:	250c      	movcc	r5, #12
 800ea7e:	2d00      	cmp	r5, #0
 800ea80:	4607      	mov	r7, r0
 800ea82:	db01      	blt.n	800ea88 <_malloc_r+0x1c>
 800ea84:	42a9      	cmp	r1, r5
 800ea86:	d905      	bls.n	800ea94 <_malloc_r+0x28>
 800ea88:	230c      	movs	r3, #12
 800ea8a:	603b      	str	r3, [r7, #0]
 800ea8c:	2600      	movs	r6, #0
 800ea8e:	4630      	mov	r0, r6
 800ea90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea94:	4e2e      	ldr	r6, [pc, #184]	; (800eb50 <_malloc_r+0xe4>)
 800ea96:	f000 fa3f 	bl	800ef18 <__malloc_lock>
 800ea9a:	6833      	ldr	r3, [r6, #0]
 800ea9c:	461c      	mov	r4, r3
 800ea9e:	bb34      	cbnz	r4, 800eaee <_malloc_r+0x82>
 800eaa0:	4629      	mov	r1, r5
 800eaa2:	4638      	mov	r0, r7
 800eaa4:	f7ff ffc2 	bl	800ea2c <sbrk_aligned>
 800eaa8:	1c43      	adds	r3, r0, #1
 800eaaa:	4604      	mov	r4, r0
 800eaac:	d14d      	bne.n	800eb4a <_malloc_r+0xde>
 800eaae:	6834      	ldr	r4, [r6, #0]
 800eab0:	4626      	mov	r6, r4
 800eab2:	2e00      	cmp	r6, #0
 800eab4:	d140      	bne.n	800eb38 <_malloc_r+0xcc>
 800eab6:	6823      	ldr	r3, [r4, #0]
 800eab8:	4631      	mov	r1, r6
 800eaba:	4638      	mov	r0, r7
 800eabc:	eb04 0803 	add.w	r8, r4, r3
 800eac0:	f000 f9ae 	bl	800ee20 <_sbrk_r>
 800eac4:	4580      	cmp	r8, r0
 800eac6:	d13a      	bne.n	800eb3e <_malloc_r+0xd2>
 800eac8:	6821      	ldr	r1, [r4, #0]
 800eaca:	3503      	adds	r5, #3
 800eacc:	1a6d      	subs	r5, r5, r1
 800eace:	f025 0503 	bic.w	r5, r5, #3
 800ead2:	3508      	adds	r5, #8
 800ead4:	2d0c      	cmp	r5, #12
 800ead6:	bf38      	it	cc
 800ead8:	250c      	movcc	r5, #12
 800eada:	4629      	mov	r1, r5
 800eadc:	4638      	mov	r0, r7
 800eade:	f7ff ffa5 	bl	800ea2c <sbrk_aligned>
 800eae2:	3001      	adds	r0, #1
 800eae4:	d02b      	beq.n	800eb3e <_malloc_r+0xd2>
 800eae6:	6823      	ldr	r3, [r4, #0]
 800eae8:	442b      	add	r3, r5
 800eaea:	6023      	str	r3, [r4, #0]
 800eaec:	e00e      	b.n	800eb0c <_malloc_r+0xa0>
 800eaee:	6822      	ldr	r2, [r4, #0]
 800eaf0:	1b52      	subs	r2, r2, r5
 800eaf2:	d41e      	bmi.n	800eb32 <_malloc_r+0xc6>
 800eaf4:	2a0b      	cmp	r2, #11
 800eaf6:	d916      	bls.n	800eb26 <_malloc_r+0xba>
 800eaf8:	1961      	adds	r1, r4, r5
 800eafa:	42a3      	cmp	r3, r4
 800eafc:	6025      	str	r5, [r4, #0]
 800eafe:	bf18      	it	ne
 800eb00:	6059      	strne	r1, [r3, #4]
 800eb02:	6863      	ldr	r3, [r4, #4]
 800eb04:	bf08      	it	eq
 800eb06:	6031      	streq	r1, [r6, #0]
 800eb08:	5162      	str	r2, [r4, r5]
 800eb0a:	604b      	str	r3, [r1, #4]
 800eb0c:	4638      	mov	r0, r7
 800eb0e:	f104 060b 	add.w	r6, r4, #11
 800eb12:	f000 fa07 	bl	800ef24 <__malloc_unlock>
 800eb16:	f026 0607 	bic.w	r6, r6, #7
 800eb1a:	1d23      	adds	r3, r4, #4
 800eb1c:	1af2      	subs	r2, r6, r3
 800eb1e:	d0b6      	beq.n	800ea8e <_malloc_r+0x22>
 800eb20:	1b9b      	subs	r3, r3, r6
 800eb22:	50a3      	str	r3, [r4, r2]
 800eb24:	e7b3      	b.n	800ea8e <_malloc_r+0x22>
 800eb26:	6862      	ldr	r2, [r4, #4]
 800eb28:	42a3      	cmp	r3, r4
 800eb2a:	bf0c      	ite	eq
 800eb2c:	6032      	streq	r2, [r6, #0]
 800eb2e:	605a      	strne	r2, [r3, #4]
 800eb30:	e7ec      	b.n	800eb0c <_malloc_r+0xa0>
 800eb32:	4623      	mov	r3, r4
 800eb34:	6864      	ldr	r4, [r4, #4]
 800eb36:	e7b2      	b.n	800ea9e <_malloc_r+0x32>
 800eb38:	4634      	mov	r4, r6
 800eb3a:	6876      	ldr	r6, [r6, #4]
 800eb3c:	e7b9      	b.n	800eab2 <_malloc_r+0x46>
 800eb3e:	230c      	movs	r3, #12
 800eb40:	603b      	str	r3, [r7, #0]
 800eb42:	4638      	mov	r0, r7
 800eb44:	f000 f9ee 	bl	800ef24 <__malloc_unlock>
 800eb48:	e7a1      	b.n	800ea8e <_malloc_r+0x22>
 800eb4a:	6025      	str	r5, [r4, #0]
 800eb4c:	e7de      	b.n	800eb0c <_malloc_r+0xa0>
 800eb4e:	bf00      	nop
 800eb50:	20002050 	.word	0x20002050

0800eb54 <__ssputs_r>:
 800eb54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb58:	688e      	ldr	r6, [r1, #8]
 800eb5a:	429e      	cmp	r6, r3
 800eb5c:	4682      	mov	sl, r0
 800eb5e:	460c      	mov	r4, r1
 800eb60:	4690      	mov	r8, r2
 800eb62:	461f      	mov	r7, r3
 800eb64:	d838      	bhi.n	800ebd8 <__ssputs_r+0x84>
 800eb66:	898a      	ldrh	r2, [r1, #12]
 800eb68:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800eb6c:	d032      	beq.n	800ebd4 <__ssputs_r+0x80>
 800eb6e:	6825      	ldr	r5, [r4, #0]
 800eb70:	6909      	ldr	r1, [r1, #16]
 800eb72:	eba5 0901 	sub.w	r9, r5, r1
 800eb76:	6965      	ldr	r5, [r4, #20]
 800eb78:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800eb7c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800eb80:	3301      	adds	r3, #1
 800eb82:	444b      	add	r3, r9
 800eb84:	106d      	asrs	r5, r5, #1
 800eb86:	429d      	cmp	r5, r3
 800eb88:	bf38      	it	cc
 800eb8a:	461d      	movcc	r5, r3
 800eb8c:	0553      	lsls	r3, r2, #21
 800eb8e:	d531      	bpl.n	800ebf4 <__ssputs_r+0xa0>
 800eb90:	4629      	mov	r1, r5
 800eb92:	f7ff ff6b 	bl	800ea6c <_malloc_r>
 800eb96:	4606      	mov	r6, r0
 800eb98:	b950      	cbnz	r0, 800ebb0 <__ssputs_r+0x5c>
 800eb9a:	230c      	movs	r3, #12
 800eb9c:	f8ca 3000 	str.w	r3, [sl]
 800eba0:	89a3      	ldrh	r3, [r4, #12]
 800eba2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eba6:	81a3      	strh	r3, [r4, #12]
 800eba8:	f04f 30ff 	mov.w	r0, #4294967295
 800ebac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebb0:	6921      	ldr	r1, [r4, #16]
 800ebb2:	464a      	mov	r2, r9
 800ebb4:	f7ff fa08 	bl	800dfc8 <memcpy>
 800ebb8:	89a3      	ldrh	r3, [r4, #12]
 800ebba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ebbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ebc2:	81a3      	strh	r3, [r4, #12]
 800ebc4:	6126      	str	r6, [r4, #16]
 800ebc6:	6165      	str	r5, [r4, #20]
 800ebc8:	444e      	add	r6, r9
 800ebca:	eba5 0509 	sub.w	r5, r5, r9
 800ebce:	6026      	str	r6, [r4, #0]
 800ebd0:	60a5      	str	r5, [r4, #8]
 800ebd2:	463e      	mov	r6, r7
 800ebd4:	42be      	cmp	r6, r7
 800ebd6:	d900      	bls.n	800ebda <__ssputs_r+0x86>
 800ebd8:	463e      	mov	r6, r7
 800ebda:	6820      	ldr	r0, [r4, #0]
 800ebdc:	4632      	mov	r2, r6
 800ebde:	4641      	mov	r1, r8
 800ebe0:	f000 f980 	bl	800eee4 <memmove>
 800ebe4:	68a3      	ldr	r3, [r4, #8]
 800ebe6:	1b9b      	subs	r3, r3, r6
 800ebe8:	60a3      	str	r3, [r4, #8]
 800ebea:	6823      	ldr	r3, [r4, #0]
 800ebec:	4433      	add	r3, r6
 800ebee:	6023      	str	r3, [r4, #0]
 800ebf0:	2000      	movs	r0, #0
 800ebf2:	e7db      	b.n	800ebac <__ssputs_r+0x58>
 800ebf4:	462a      	mov	r2, r5
 800ebf6:	f000 f99b 	bl	800ef30 <_realloc_r>
 800ebfa:	4606      	mov	r6, r0
 800ebfc:	2800      	cmp	r0, #0
 800ebfe:	d1e1      	bne.n	800ebc4 <__ssputs_r+0x70>
 800ec00:	6921      	ldr	r1, [r4, #16]
 800ec02:	4650      	mov	r0, sl
 800ec04:	f7ff fec6 	bl	800e994 <_free_r>
 800ec08:	e7c7      	b.n	800eb9a <__ssputs_r+0x46>
	...

0800ec0c <_svfiprintf_r>:
 800ec0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec10:	4698      	mov	r8, r3
 800ec12:	898b      	ldrh	r3, [r1, #12]
 800ec14:	061b      	lsls	r3, r3, #24
 800ec16:	b09d      	sub	sp, #116	; 0x74
 800ec18:	4607      	mov	r7, r0
 800ec1a:	460d      	mov	r5, r1
 800ec1c:	4614      	mov	r4, r2
 800ec1e:	d50e      	bpl.n	800ec3e <_svfiprintf_r+0x32>
 800ec20:	690b      	ldr	r3, [r1, #16]
 800ec22:	b963      	cbnz	r3, 800ec3e <_svfiprintf_r+0x32>
 800ec24:	2140      	movs	r1, #64	; 0x40
 800ec26:	f7ff ff21 	bl	800ea6c <_malloc_r>
 800ec2a:	6028      	str	r0, [r5, #0]
 800ec2c:	6128      	str	r0, [r5, #16]
 800ec2e:	b920      	cbnz	r0, 800ec3a <_svfiprintf_r+0x2e>
 800ec30:	230c      	movs	r3, #12
 800ec32:	603b      	str	r3, [r7, #0]
 800ec34:	f04f 30ff 	mov.w	r0, #4294967295
 800ec38:	e0d1      	b.n	800edde <_svfiprintf_r+0x1d2>
 800ec3a:	2340      	movs	r3, #64	; 0x40
 800ec3c:	616b      	str	r3, [r5, #20]
 800ec3e:	2300      	movs	r3, #0
 800ec40:	9309      	str	r3, [sp, #36]	; 0x24
 800ec42:	2320      	movs	r3, #32
 800ec44:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ec48:	f8cd 800c 	str.w	r8, [sp, #12]
 800ec4c:	2330      	movs	r3, #48	; 0x30
 800ec4e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800edf8 <_svfiprintf_r+0x1ec>
 800ec52:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ec56:	f04f 0901 	mov.w	r9, #1
 800ec5a:	4623      	mov	r3, r4
 800ec5c:	469a      	mov	sl, r3
 800ec5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ec62:	b10a      	cbz	r2, 800ec68 <_svfiprintf_r+0x5c>
 800ec64:	2a25      	cmp	r2, #37	; 0x25
 800ec66:	d1f9      	bne.n	800ec5c <_svfiprintf_r+0x50>
 800ec68:	ebba 0b04 	subs.w	fp, sl, r4
 800ec6c:	d00b      	beq.n	800ec86 <_svfiprintf_r+0x7a>
 800ec6e:	465b      	mov	r3, fp
 800ec70:	4622      	mov	r2, r4
 800ec72:	4629      	mov	r1, r5
 800ec74:	4638      	mov	r0, r7
 800ec76:	f7ff ff6d 	bl	800eb54 <__ssputs_r>
 800ec7a:	3001      	adds	r0, #1
 800ec7c:	f000 80aa 	beq.w	800edd4 <_svfiprintf_r+0x1c8>
 800ec80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ec82:	445a      	add	r2, fp
 800ec84:	9209      	str	r2, [sp, #36]	; 0x24
 800ec86:	f89a 3000 	ldrb.w	r3, [sl]
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	f000 80a2 	beq.w	800edd4 <_svfiprintf_r+0x1c8>
 800ec90:	2300      	movs	r3, #0
 800ec92:	f04f 32ff 	mov.w	r2, #4294967295
 800ec96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ec9a:	f10a 0a01 	add.w	sl, sl, #1
 800ec9e:	9304      	str	r3, [sp, #16]
 800eca0:	9307      	str	r3, [sp, #28]
 800eca2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800eca6:	931a      	str	r3, [sp, #104]	; 0x68
 800eca8:	4654      	mov	r4, sl
 800ecaa:	2205      	movs	r2, #5
 800ecac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ecb0:	4851      	ldr	r0, [pc, #324]	; (800edf8 <_svfiprintf_r+0x1ec>)
 800ecb2:	f7f1 fa95 	bl	80001e0 <memchr>
 800ecb6:	9a04      	ldr	r2, [sp, #16]
 800ecb8:	b9d8      	cbnz	r0, 800ecf2 <_svfiprintf_r+0xe6>
 800ecba:	06d0      	lsls	r0, r2, #27
 800ecbc:	bf44      	itt	mi
 800ecbe:	2320      	movmi	r3, #32
 800ecc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ecc4:	0711      	lsls	r1, r2, #28
 800ecc6:	bf44      	itt	mi
 800ecc8:	232b      	movmi	r3, #43	; 0x2b
 800ecca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ecce:	f89a 3000 	ldrb.w	r3, [sl]
 800ecd2:	2b2a      	cmp	r3, #42	; 0x2a
 800ecd4:	d015      	beq.n	800ed02 <_svfiprintf_r+0xf6>
 800ecd6:	9a07      	ldr	r2, [sp, #28]
 800ecd8:	4654      	mov	r4, sl
 800ecda:	2000      	movs	r0, #0
 800ecdc:	f04f 0c0a 	mov.w	ip, #10
 800ece0:	4621      	mov	r1, r4
 800ece2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ece6:	3b30      	subs	r3, #48	; 0x30
 800ece8:	2b09      	cmp	r3, #9
 800ecea:	d94e      	bls.n	800ed8a <_svfiprintf_r+0x17e>
 800ecec:	b1b0      	cbz	r0, 800ed1c <_svfiprintf_r+0x110>
 800ecee:	9207      	str	r2, [sp, #28]
 800ecf0:	e014      	b.n	800ed1c <_svfiprintf_r+0x110>
 800ecf2:	eba0 0308 	sub.w	r3, r0, r8
 800ecf6:	fa09 f303 	lsl.w	r3, r9, r3
 800ecfa:	4313      	orrs	r3, r2
 800ecfc:	9304      	str	r3, [sp, #16]
 800ecfe:	46a2      	mov	sl, r4
 800ed00:	e7d2      	b.n	800eca8 <_svfiprintf_r+0x9c>
 800ed02:	9b03      	ldr	r3, [sp, #12]
 800ed04:	1d19      	adds	r1, r3, #4
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	9103      	str	r1, [sp, #12]
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	bfbb      	ittet	lt
 800ed0e:	425b      	neglt	r3, r3
 800ed10:	f042 0202 	orrlt.w	r2, r2, #2
 800ed14:	9307      	strge	r3, [sp, #28]
 800ed16:	9307      	strlt	r3, [sp, #28]
 800ed18:	bfb8      	it	lt
 800ed1a:	9204      	strlt	r2, [sp, #16]
 800ed1c:	7823      	ldrb	r3, [r4, #0]
 800ed1e:	2b2e      	cmp	r3, #46	; 0x2e
 800ed20:	d10c      	bne.n	800ed3c <_svfiprintf_r+0x130>
 800ed22:	7863      	ldrb	r3, [r4, #1]
 800ed24:	2b2a      	cmp	r3, #42	; 0x2a
 800ed26:	d135      	bne.n	800ed94 <_svfiprintf_r+0x188>
 800ed28:	9b03      	ldr	r3, [sp, #12]
 800ed2a:	1d1a      	adds	r2, r3, #4
 800ed2c:	681b      	ldr	r3, [r3, #0]
 800ed2e:	9203      	str	r2, [sp, #12]
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	bfb8      	it	lt
 800ed34:	f04f 33ff 	movlt.w	r3, #4294967295
 800ed38:	3402      	adds	r4, #2
 800ed3a:	9305      	str	r3, [sp, #20]
 800ed3c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ee08 <_svfiprintf_r+0x1fc>
 800ed40:	7821      	ldrb	r1, [r4, #0]
 800ed42:	2203      	movs	r2, #3
 800ed44:	4650      	mov	r0, sl
 800ed46:	f7f1 fa4b 	bl	80001e0 <memchr>
 800ed4a:	b140      	cbz	r0, 800ed5e <_svfiprintf_r+0x152>
 800ed4c:	2340      	movs	r3, #64	; 0x40
 800ed4e:	eba0 000a 	sub.w	r0, r0, sl
 800ed52:	fa03 f000 	lsl.w	r0, r3, r0
 800ed56:	9b04      	ldr	r3, [sp, #16]
 800ed58:	4303      	orrs	r3, r0
 800ed5a:	3401      	adds	r4, #1
 800ed5c:	9304      	str	r3, [sp, #16]
 800ed5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed62:	4826      	ldr	r0, [pc, #152]	; (800edfc <_svfiprintf_r+0x1f0>)
 800ed64:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ed68:	2206      	movs	r2, #6
 800ed6a:	f7f1 fa39 	bl	80001e0 <memchr>
 800ed6e:	2800      	cmp	r0, #0
 800ed70:	d038      	beq.n	800ede4 <_svfiprintf_r+0x1d8>
 800ed72:	4b23      	ldr	r3, [pc, #140]	; (800ee00 <_svfiprintf_r+0x1f4>)
 800ed74:	bb1b      	cbnz	r3, 800edbe <_svfiprintf_r+0x1b2>
 800ed76:	9b03      	ldr	r3, [sp, #12]
 800ed78:	3307      	adds	r3, #7
 800ed7a:	f023 0307 	bic.w	r3, r3, #7
 800ed7e:	3308      	adds	r3, #8
 800ed80:	9303      	str	r3, [sp, #12]
 800ed82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ed84:	4433      	add	r3, r6
 800ed86:	9309      	str	r3, [sp, #36]	; 0x24
 800ed88:	e767      	b.n	800ec5a <_svfiprintf_r+0x4e>
 800ed8a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ed8e:	460c      	mov	r4, r1
 800ed90:	2001      	movs	r0, #1
 800ed92:	e7a5      	b.n	800ece0 <_svfiprintf_r+0xd4>
 800ed94:	2300      	movs	r3, #0
 800ed96:	3401      	adds	r4, #1
 800ed98:	9305      	str	r3, [sp, #20]
 800ed9a:	4619      	mov	r1, r3
 800ed9c:	f04f 0c0a 	mov.w	ip, #10
 800eda0:	4620      	mov	r0, r4
 800eda2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eda6:	3a30      	subs	r2, #48	; 0x30
 800eda8:	2a09      	cmp	r2, #9
 800edaa:	d903      	bls.n	800edb4 <_svfiprintf_r+0x1a8>
 800edac:	2b00      	cmp	r3, #0
 800edae:	d0c5      	beq.n	800ed3c <_svfiprintf_r+0x130>
 800edb0:	9105      	str	r1, [sp, #20]
 800edb2:	e7c3      	b.n	800ed3c <_svfiprintf_r+0x130>
 800edb4:	fb0c 2101 	mla	r1, ip, r1, r2
 800edb8:	4604      	mov	r4, r0
 800edba:	2301      	movs	r3, #1
 800edbc:	e7f0      	b.n	800eda0 <_svfiprintf_r+0x194>
 800edbe:	ab03      	add	r3, sp, #12
 800edc0:	9300      	str	r3, [sp, #0]
 800edc2:	462a      	mov	r2, r5
 800edc4:	4b0f      	ldr	r3, [pc, #60]	; (800ee04 <_svfiprintf_r+0x1f8>)
 800edc6:	a904      	add	r1, sp, #16
 800edc8:	4638      	mov	r0, r7
 800edca:	f7fc fa49 	bl	800b260 <_printf_float>
 800edce:	1c42      	adds	r2, r0, #1
 800edd0:	4606      	mov	r6, r0
 800edd2:	d1d6      	bne.n	800ed82 <_svfiprintf_r+0x176>
 800edd4:	89ab      	ldrh	r3, [r5, #12]
 800edd6:	065b      	lsls	r3, r3, #25
 800edd8:	f53f af2c 	bmi.w	800ec34 <_svfiprintf_r+0x28>
 800eddc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800edde:	b01d      	add	sp, #116	; 0x74
 800ede0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ede4:	ab03      	add	r3, sp, #12
 800ede6:	9300      	str	r3, [sp, #0]
 800ede8:	462a      	mov	r2, r5
 800edea:	4b06      	ldr	r3, [pc, #24]	; (800ee04 <_svfiprintf_r+0x1f8>)
 800edec:	a904      	add	r1, sp, #16
 800edee:	4638      	mov	r0, r7
 800edf0:	f7fc fcda 	bl	800b7a8 <_printf_i>
 800edf4:	e7eb      	b.n	800edce <_svfiprintf_r+0x1c2>
 800edf6:	bf00      	nop
 800edf8:	0800ff4c 	.word	0x0800ff4c
 800edfc:	0800ff56 	.word	0x0800ff56
 800ee00:	0800b261 	.word	0x0800b261
 800ee04:	0800eb55 	.word	0x0800eb55
 800ee08:	0800ff52 	.word	0x0800ff52
 800ee0c:	00000000 	.word	0x00000000

0800ee10 <nan>:
 800ee10:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ee18 <nan+0x8>
 800ee14:	4770      	bx	lr
 800ee16:	bf00      	nop
 800ee18:	00000000 	.word	0x00000000
 800ee1c:	7ff80000 	.word	0x7ff80000

0800ee20 <_sbrk_r>:
 800ee20:	b538      	push	{r3, r4, r5, lr}
 800ee22:	4d06      	ldr	r5, [pc, #24]	; (800ee3c <_sbrk_r+0x1c>)
 800ee24:	2300      	movs	r3, #0
 800ee26:	4604      	mov	r4, r0
 800ee28:	4608      	mov	r0, r1
 800ee2a:	602b      	str	r3, [r5, #0]
 800ee2c:	f7f3 fbd6 	bl	80025dc <_sbrk>
 800ee30:	1c43      	adds	r3, r0, #1
 800ee32:	d102      	bne.n	800ee3a <_sbrk_r+0x1a>
 800ee34:	682b      	ldr	r3, [r5, #0]
 800ee36:	b103      	cbz	r3, 800ee3a <_sbrk_r+0x1a>
 800ee38:	6023      	str	r3, [r4, #0]
 800ee3a:	bd38      	pop	{r3, r4, r5, pc}
 800ee3c:	20002058 	.word	0x20002058

0800ee40 <strncmp>:
 800ee40:	b510      	push	{r4, lr}
 800ee42:	b17a      	cbz	r2, 800ee64 <strncmp+0x24>
 800ee44:	4603      	mov	r3, r0
 800ee46:	3901      	subs	r1, #1
 800ee48:	1884      	adds	r4, r0, r2
 800ee4a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ee4e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ee52:	4290      	cmp	r0, r2
 800ee54:	d101      	bne.n	800ee5a <strncmp+0x1a>
 800ee56:	42a3      	cmp	r3, r4
 800ee58:	d101      	bne.n	800ee5e <strncmp+0x1e>
 800ee5a:	1a80      	subs	r0, r0, r2
 800ee5c:	bd10      	pop	{r4, pc}
 800ee5e:	2800      	cmp	r0, #0
 800ee60:	d1f3      	bne.n	800ee4a <strncmp+0xa>
 800ee62:	e7fa      	b.n	800ee5a <strncmp+0x1a>
 800ee64:	4610      	mov	r0, r2
 800ee66:	e7f9      	b.n	800ee5c <strncmp+0x1c>

0800ee68 <__ascii_wctomb>:
 800ee68:	b149      	cbz	r1, 800ee7e <__ascii_wctomb+0x16>
 800ee6a:	2aff      	cmp	r2, #255	; 0xff
 800ee6c:	bf85      	ittet	hi
 800ee6e:	238a      	movhi	r3, #138	; 0x8a
 800ee70:	6003      	strhi	r3, [r0, #0]
 800ee72:	700a      	strbls	r2, [r1, #0]
 800ee74:	f04f 30ff 	movhi.w	r0, #4294967295
 800ee78:	bf98      	it	ls
 800ee7a:	2001      	movls	r0, #1
 800ee7c:	4770      	bx	lr
 800ee7e:	4608      	mov	r0, r1
 800ee80:	4770      	bx	lr
	...

0800ee84 <__assert_func>:
 800ee84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ee86:	4614      	mov	r4, r2
 800ee88:	461a      	mov	r2, r3
 800ee8a:	4b09      	ldr	r3, [pc, #36]	; (800eeb0 <__assert_func+0x2c>)
 800ee8c:	681b      	ldr	r3, [r3, #0]
 800ee8e:	4605      	mov	r5, r0
 800ee90:	68d8      	ldr	r0, [r3, #12]
 800ee92:	b14c      	cbz	r4, 800eea8 <__assert_func+0x24>
 800ee94:	4b07      	ldr	r3, [pc, #28]	; (800eeb4 <__assert_func+0x30>)
 800ee96:	9100      	str	r1, [sp, #0]
 800ee98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ee9c:	4906      	ldr	r1, [pc, #24]	; (800eeb8 <__assert_func+0x34>)
 800ee9e:	462b      	mov	r3, r5
 800eea0:	f000 f80e 	bl	800eec0 <fiprintf>
 800eea4:	f000 fa8c 	bl	800f3c0 <abort>
 800eea8:	4b04      	ldr	r3, [pc, #16]	; (800eebc <__assert_func+0x38>)
 800eeaa:	461c      	mov	r4, r3
 800eeac:	e7f3      	b.n	800ee96 <__assert_func+0x12>
 800eeae:	bf00      	nop
 800eeb0:	200000fc 	.word	0x200000fc
 800eeb4:	0800ff5d 	.word	0x0800ff5d
 800eeb8:	0800ff6a 	.word	0x0800ff6a
 800eebc:	0800ff98 	.word	0x0800ff98

0800eec0 <fiprintf>:
 800eec0:	b40e      	push	{r1, r2, r3}
 800eec2:	b503      	push	{r0, r1, lr}
 800eec4:	4601      	mov	r1, r0
 800eec6:	ab03      	add	r3, sp, #12
 800eec8:	4805      	ldr	r0, [pc, #20]	; (800eee0 <fiprintf+0x20>)
 800eeca:	f853 2b04 	ldr.w	r2, [r3], #4
 800eece:	6800      	ldr	r0, [r0, #0]
 800eed0:	9301      	str	r3, [sp, #4]
 800eed2:	f000 f885 	bl	800efe0 <_vfiprintf_r>
 800eed6:	b002      	add	sp, #8
 800eed8:	f85d eb04 	ldr.w	lr, [sp], #4
 800eedc:	b003      	add	sp, #12
 800eede:	4770      	bx	lr
 800eee0:	200000fc 	.word	0x200000fc

0800eee4 <memmove>:
 800eee4:	4288      	cmp	r0, r1
 800eee6:	b510      	push	{r4, lr}
 800eee8:	eb01 0402 	add.w	r4, r1, r2
 800eeec:	d902      	bls.n	800eef4 <memmove+0x10>
 800eeee:	4284      	cmp	r4, r0
 800eef0:	4623      	mov	r3, r4
 800eef2:	d807      	bhi.n	800ef04 <memmove+0x20>
 800eef4:	1e43      	subs	r3, r0, #1
 800eef6:	42a1      	cmp	r1, r4
 800eef8:	d008      	beq.n	800ef0c <memmove+0x28>
 800eefa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eefe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ef02:	e7f8      	b.n	800eef6 <memmove+0x12>
 800ef04:	4402      	add	r2, r0
 800ef06:	4601      	mov	r1, r0
 800ef08:	428a      	cmp	r2, r1
 800ef0a:	d100      	bne.n	800ef0e <memmove+0x2a>
 800ef0c:	bd10      	pop	{r4, pc}
 800ef0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ef12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ef16:	e7f7      	b.n	800ef08 <memmove+0x24>

0800ef18 <__malloc_lock>:
 800ef18:	4801      	ldr	r0, [pc, #4]	; (800ef20 <__malloc_lock+0x8>)
 800ef1a:	f000 bc11 	b.w	800f740 <__retarget_lock_acquire_recursive>
 800ef1e:	bf00      	nop
 800ef20:	2000205c 	.word	0x2000205c

0800ef24 <__malloc_unlock>:
 800ef24:	4801      	ldr	r0, [pc, #4]	; (800ef2c <__malloc_unlock+0x8>)
 800ef26:	f000 bc0c 	b.w	800f742 <__retarget_lock_release_recursive>
 800ef2a:	bf00      	nop
 800ef2c:	2000205c 	.word	0x2000205c

0800ef30 <_realloc_r>:
 800ef30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef34:	4680      	mov	r8, r0
 800ef36:	4614      	mov	r4, r2
 800ef38:	460e      	mov	r6, r1
 800ef3a:	b921      	cbnz	r1, 800ef46 <_realloc_r+0x16>
 800ef3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ef40:	4611      	mov	r1, r2
 800ef42:	f7ff bd93 	b.w	800ea6c <_malloc_r>
 800ef46:	b92a      	cbnz	r2, 800ef54 <_realloc_r+0x24>
 800ef48:	f7ff fd24 	bl	800e994 <_free_r>
 800ef4c:	4625      	mov	r5, r4
 800ef4e:	4628      	mov	r0, r5
 800ef50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef54:	f000 fc5c 	bl	800f810 <_malloc_usable_size_r>
 800ef58:	4284      	cmp	r4, r0
 800ef5a:	4607      	mov	r7, r0
 800ef5c:	d802      	bhi.n	800ef64 <_realloc_r+0x34>
 800ef5e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ef62:	d812      	bhi.n	800ef8a <_realloc_r+0x5a>
 800ef64:	4621      	mov	r1, r4
 800ef66:	4640      	mov	r0, r8
 800ef68:	f7ff fd80 	bl	800ea6c <_malloc_r>
 800ef6c:	4605      	mov	r5, r0
 800ef6e:	2800      	cmp	r0, #0
 800ef70:	d0ed      	beq.n	800ef4e <_realloc_r+0x1e>
 800ef72:	42bc      	cmp	r4, r7
 800ef74:	4622      	mov	r2, r4
 800ef76:	4631      	mov	r1, r6
 800ef78:	bf28      	it	cs
 800ef7a:	463a      	movcs	r2, r7
 800ef7c:	f7ff f824 	bl	800dfc8 <memcpy>
 800ef80:	4631      	mov	r1, r6
 800ef82:	4640      	mov	r0, r8
 800ef84:	f7ff fd06 	bl	800e994 <_free_r>
 800ef88:	e7e1      	b.n	800ef4e <_realloc_r+0x1e>
 800ef8a:	4635      	mov	r5, r6
 800ef8c:	e7df      	b.n	800ef4e <_realloc_r+0x1e>

0800ef8e <__sfputc_r>:
 800ef8e:	6893      	ldr	r3, [r2, #8]
 800ef90:	3b01      	subs	r3, #1
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	b410      	push	{r4}
 800ef96:	6093      	str	r3, [r2, #8]
 800ef98:	da08      	bge.n	800efac <__sfputc_r+0x1e>
 800ef9a:	6994      	ldr	r4, [r2, #24]
 800ef9c:	42a3      	cmp	r3, r4
 800ef9e:	db01      	blt.n	800efa4 <__sfputc_r+0x16>
 800efa0:	290a      	cmp	r1, #10
 800efa2:	d103      	bne.n	800efac <__sfputc_r+0x1e>
 800efa4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800efa8:	f000 b94a 	b.w	800f240 <__swbuf_r>
 800efac:	6813      	ldr	r3, [r2, #0]
 800efae:	1c58      	adds	r0, r3, #1
 800efb0:	6010      	str	r0, [r2, #0]
 800efb2:	7019      	strb	r1, [r3, #0]
 800efb4:	4608      	mov	r0, r1
 800efb6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800efba:	4770      	bx	lr

0800efbc <__sfputs_r>:
 800efbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efbe:	4606      	mov	r6, r0
 800efc0:	460f      	mov	r7, r1
 800efc2:	4614      	mov	r4, r2
 800efc4:	18d5      	adds	r5, r2, r3
 800efc6:	42ac      	cmp	r4, r5
 800efc8:	d101      	bne.n	800efce <__sfputs_r+0x12>
 800efca:	2000      	movs	r0, #0
 800efcc:	e007      	b.n	800efde <__sfputs_r+0x22>
 800efce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800efd2:	463a      	mov	r2, r7
 800efd4:	4630      	mov	r0, r6
 800efd6:	f7ff ffda 	bl	800ef8e <__sfputc_r>
 800efda:	1c43      	adds	r3, r0, #1
 800efdc:	d1f3      	bne.n	800efc6 <__sfputs_r+0xa>
 800efde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800efe0 <_vfiprintf_r>:
 800efe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efe4:	460d      	mov	r5, r1
 800efe6:	b09d      	sub	sp, #116	; 0x74
 800efe8:	4614      	mov	r4, r2
 800efea:	4698      	mov	r8, r3
 800efec:	4606      	mov	r6, r0
 800efee:	b118      	cbz	r0, 800eff8 <_vfiprintf_r+0x18>
 800eff0:	6983      	ldr	r3, [r0, #24]
 800eff2:	b90b      	cbnz	r3, 800eff8 <_vfiprintf_r+0x18>
 800eff4:	f000 fb06 	bl	800f604 <__sinit>
 800eff8:	4b89      	ldr	r3, [pc, #548]	; (800f220 <_vfiprintf_r+0x240>)
 800effa:	429d      	cmp	r5, r3
 800effc:	d11b      	bne.n	800f036 <_vfiprintf_r+0x56>
 800effe:	6875      	ldr	r5, [r6, #4]
 800f000:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f002:	07d9      	lsls	r1, r3, #31
 800f004:	d405      	bmi.n	800f012 <_vfiprintf_r+0x32>
 800f006:	89ab      	ldrh	r3, [r5, #12]
 800f008:	059a      	lsls	r2, r3, #22
 800f00a:	d402      	bmi.n	800f012 <_vfiprintf_r+0x32>
 800f00c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f00e:	f000 fb97 	bl	800f740 <__retarget_lock_acquire_recursive>
 800f012:	89ab      	ldrh	r3, [r5, #12]
 800f014:	071b      	lsls	r3, r3, #28
 800f016:	d501      	bpl.n	800f01c <_vfiprintf_r+0x3c>
 800f018:	692b      	ldr	r3, [r5, #16]
 800f01a:	b9eb      	cbnz	r3, 800f058 <_vfiprintf_r+0x78>
 800f01c:	4629      	mov	r1, r5
 800f01e:	4630      	mov	r0, r6
 800f020:	f000 f960 	bl	800f2e4 <__swsetup_r>
 800f024:	b1c0      	cbz	r0, 800f058 <_vfiprintf_r+0x78>
 800f026:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f028:	07dc      	lsls	r4, r3, #31
 800f02a:	d50e      	bpl.n	800f04a <_vfiprintf_r+0x6a>
 800f02c:	f04f 30ff 	mov.w	r0, #4294967295
 800f030:	b01d      	add	sp, #116	; 0x74
 800f032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f036:	4b7b      	ldr	r3, [pc, #492]	; (800f224 <_vfiprintf_r+0x244>)
 800f038:	429d      	cmp	r5, r3
 800f03a:	d101      	bne.n	800f040 <_vfiprintf_r+0x60>
 800f03c:	68b5      	ldr	r5, [r6, #8]
 800f03e:	e7df      	b.n	800f000 <_vfiprintf_r+0x20>
 800f040:	4b79      	ldr	r3, [pc, #484]	; (800f228 <_vfiprintf_r+0x248>)
 800f042:	429d      	cmp	r5, r3
 800f044:	bf08      	it	eq
 800f046:	68f5      	ldreq	r5, [r6, #12]
 800f048:	e7da      	b.n	800f000 <_vfiprintf_r+0x20>
 800f04a:	89ab      	ldrh	r3, [r5, #12]
 800f04c:	0598      	lsls	r0, r3, #22
 800f04e:	d4ed      	bmi.n	800f02c <_vfiprintf_r+0x4c>
 800f050:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f052:	f000 fb76 	bl	800f742 <__retarget_lock_release_recursive>
 800f056:	e7e9      	b.n	800f02c <_vfiprintf_r+0x4c>
 800f058:	2300      	movs	r3, #0
 800f05a:	9309      	str	r3, [sp, #36]	; 0x24
 800f05c:	2320      	movs	r3, #32
 800f05e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f062:	f8cd 800c 	str.w	r8, [sp, #12]
 800f066:	2330      	movs	r3, #48	; 0x30
 800f068:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f22c <_vfiprintf_r+0x24c>
 800f06c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f070:	f04f 0901 	mov.w	r9, #1
 800f074:	4623      	mov	r3, r4
 800f076:	469a      	mov	sl, r3
 800f078:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f07c:	b10a      	cbz	r2, 800f082 <_vfiprintf_r+0xa2>
 800f07e:	2a25      	cmp	r2, #37	; 0x25
 800f080:	d1f9      	bne.n	800f076 <_vfiprintf_r+0x96>
 800f082:	ebba 0b04 	subs.w	fp, sl, r4
 800f086:	d00b      	beq.n	800f0a0 <_vfiprintf_r+0xc0>
 800f088:	465b      	mov	r3, fp
 800f08a:	4622      	mov	r2, r4
 800f08c:	4629      	mov	r1, r5
 800f08e:	4630      	mov	r0, r6
 800f090:	f7ff ff94 	bl	800efbc <__sfputs_r>
 800f094:	3001      	adds	r0, #1
 800f096:	f000 80aa 	beq.w	800f1ee <_vfiprintf_r+0x20e>
 800f09a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f09c:	445a      	add	r2, fp
 800f09e:	9209      	str	r2, [sp, #36]	; 0x24
 800f0a0:	f89a 3000 	ldrb.w	r3, [sl]
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	f000 80a2 	beq.w	800f1ee <_vfiprintf_r+0x20e>
 800f0aa:	2300      	movs	r3, #0
 800f0ac:	f04f 32ff 	mov.w	r2, #4294967295
 800f0b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f0b4:	f10a 0a01 	add.w	sl, sl, #1
 800f0b8:	9304      	str	r3, [sp, #16]
 800f0ba:	9307      	str	r3, [sp, #28]
 800f0bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f0c0:	931a      	str	r3, [sp, #104]	; 0x68
 800f0c2:	4654      	mov	r4, sl
 800f0c4:	2205      	movs	r2, #5
 800f0c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f0ca:	4858      	ldr	r0, [pc, #352]	; (800f22c <_vfiprintf_r+0x24c>)
 800f0cc:	f7f1 f888 	bl	80001e0 <memchr>
 800f0d0:	9a04      	ldr	r2, [sp, #16]
 800f0d2:	b9d8      	cbnz	r0, 800f10c <_vfiprintf_r+0x12c>
 800f0d4:	06d1      	lsls	r1, r2, #27
 800f0d6:	bf44      	itt	mi
 800f0d8:	2320      	movmi	r3, #32
 800f0da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f0de:	0713      	lsls	r3, r2, #28
 800f0e0:	bf44      	itt	mi
 800f0e2:	232b      	movmi	r3, #43	; 0x2b
 800f0e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f0e8:	f89a 3000 	ldrb.w	r3, [sl]
 800f0ec:	2b2a      	cmp	r3, #42	; 0x2a
 800f0ee:	d015      	beq.n	800f11c <_vfiprintf_r+0x13c>
 800f0f0:	9a07      	ldr	r2, [sp, #28]
 800f0f2:	4654      	mov	r4, sl
 800f0f4:	2000      	movs	r0, #0
 800f0f6:	f04f 0c0a 	mov.w	ip, #10
 800f0fa:	4621      	mov	r1, r4
 800f0fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f100:	3b30      	subs	r3, #48	; 0x30
 800f102:	2b09      	cmp	r3, #9
 800f104:	d94e      	bls.n	800f1a4 <_vfiprintf_r+0x1c4>
 800f106:	b1b0      	cbz	r0, 800f136 <_vfiprintf_r+0x156>
 800f108:	9207      	str	r2, [sp, #28]
 800f10a:	e014      	b.n	800f136 <_vfiprintf_r+0x156>
 800f10c:	eba0 0308 	sub.w	r3, r0, r8
 800f110:	fa09 f303 	lsl.w	r3, r9, r3
 800f114:	4313      	orrs	r3, r2
 800f116:	9304      	str	r3, [sp, #16]
 800f118:	46a2      	mov	sl, r4
 800f11a:	e7d2      	b.n	800f0c2 <_vfiprintf_r+0xe2>
 800f11c:	9b03      	ldr	r3, [sp, #12]
 800f11e:	1d19      	adds	r1, r3, #4
 800f120:	681b      	ldr	r3, [r3, #0]
 800f122:	9103      	str	r1, [sp, #12]
 800f124:	2b00      	cmp	r3, #0
 800f126:	bfbb      	ittet	lt
 800f128:	425b      	neglt	r3, r3
 800f12a:	f042 0202 	orrlt.w	r2, r2, #2
 800f12e:	9307      	strge	r3, [sp, #28]
 800f130:	9307      	strlt	r3, [sp, #28]
 800f132:	bfb8      	it	lt
 800f134:	9204      	strlt	r2, [sp, #16]
 800f136:	7823      	ldrb	r3, [r4, #0]
 800f138:	2b2e      	cmp	r3, #46	; 0x2e
 800f13a:	d10c      	bne.n	800f156 <_vfiprintf_r+0x176>
 800f13c:	7863      	ldrb	r3, [r4, #1]
 800f13e:	2b2a      	cmp	r3, #42	; 0x2a
 800f140:	d135      	bne.n	800f1ae <_vfiprintf_r+0x1ce>
 800f142:	9b03      	ldr	r3, [sp, #12]
 800f144:	1d1a      	adds	r2, r3, #4
 800f146:	681b      	ldr	r3, [r3, #0]
 800f148:	9203      	str	r2, [sp, #12]
 800f14a:	2b00      	cmp	r3, #0
 800f14c:	bfb8      	it	lt
 800f14e:	f04f 33ff 	movlt.w	r3, #4294967295
 800f152:	3402      	adds	r4, #2
 800f154:	9305      	str	r3, [sp, #20]
 800f156:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f23c <_vfiprintf_r+0x25c>
 800f15a:	7821      	ldrb	r1, [r4, #0]
 800f15c:	2203      	movs	r2, #3
 800f15e:	4650      	mov	r0, sl
 800f160:	f7f1 f83e 	bl	80001e0 <memchr>
 800f164:	b140      	cbz	r0, 800f178 <_vfiprintf_r+0x198>
 800f166:	2340      	movs	r3, #64	; 0x40
 800f168:	eba0 000a 	sub.w	r0, r0, sl
 800f16c:	fa03 f000 	lsl.w	r0, r3, r0
 800f170:	9b04      	ldr	r3, [sp, #16]
 800f172:	4303      	orrs	r3, r0
 800f174:	3401      	adds	r4, #1
 800f176:	9304      	str	r3, [sp, #16]
 800f178:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f17c:	482c      	ldr	r0, [pc, #176]	; (800f230 <_vfiprintf_r+0x250>)
 800f17e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f182:	2206      	movs	r2, #6
 800f184:	f7f1 f82c 	bl	80001e0 <memchr>
 800f188:	2800      	cmp	r0, #0
 800f18a:	d03f      	beq.n	800f20c <_vfiprintf_r+0x22c>
 800f18c:	4b29      	ldr	r3, [pc, #164]	; (800f234 <_vfiprintf_r+0x254>)
 800f18e:	bb1b      	cbnz	r3, 800f1d8 <_vfiprintf_r+0x1f8>
 800f190:	9b03      	ldr	r3, [sp, #12]
 800f192:	3307      	adds	r3, #7
 800f194:	f023 0307 	bic.w	r3, r3, #7
 800f198:	3308      	adds	r3, #8
 800f19a:	9303      	str	r3, [sp, #12]
 800f19c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f19e:	443b      	add	r3, r7
 800f1a0:	9309      	str	r3, [sp, #36]	; 0x24
 800f1a2:	e767      	b.n	800f074 <_vfiprintf_r+0x94>
 800f1a4:	fb0c 3202 	mla	r2, ip, r2, r3
 800f1a8:	460c      	mov	r4, r1
 800f1aa:	2001      	movs	r0, #1
 800f1ac:	e7a5      	b.n	800f0fa <_vfiprintf_r+0x11a>
 800f1ae:	2300      	movs	r3, #0
 800f1b0:	3401      	adds	r4, #1
 800f1b2:	9305      	str	r3, [sp, #20]
 800f1b4:	4619      	mov	r1, r3
 800f1b6:	f04f 0c0a 	mov.w	ip, #10
 800f1ba:	4620      	mov	r0, r4
 800f1bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f1c0:	3a30      	subs	r2, #48	; 0x30
 800f1c2:	2a09      	cmp	r2, #9
 800f1c4:	d903      	bls.n	800f1ce <_vfiprintf_r+0x1ee>
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d0c5      	beq.n	800f156 <_vfiprintf_r+0x176>
 800f1ca:	9105      	str	r1, [sp, #20]
 800f1cc:	e7c3      	b.n	800f156 <_vfiprintf_r+0x176>
 800f1ce:	fb0c 2101 	mla	r1, ip, r1, r2
 800f1d2:	4604      	mov	r4, r0
 800f1d4:	2301      	movs	r3, #1
 800f1d6:	e7f0      	b.n	800f1ba <_vfiprintf_r+0x1da>
 800f1d8:	ab03      	add	r3, sp, #12
 800f1da:	9300      	str	r3, [sp, #0]
 800f1dc:	462a      	mov	r2, r5
 800f1de:	4b16      	ldr	r3, [pc, #88]	; (800f238 <_vfiprintf_r+0x258>)
 800f1e0:	a904      	add	r1, sp, #16
 800f1e2:	4630      	mov	r0, r6
 800f1e4:	f7fc f83c 	bl	800b260 <_printf_float>
 800f1e8:	4607      	mov	r7, r0
 800f1ea:	1c78      	adds	r0, r7, #1
 800f1ec:	d1d6      	bne.n	800f19c <_vfiprintf_r+0x1bc>
 800f1ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f1f0:	07d9      	lsls	r1, r3, #31
 800f1f2:	d405      	bmi.n	800f200 <_vfiprintf_r+0x220>
 800f1f4:	89ab      	ldrh	r3, [r5, #12]
 800f1f6:	059a      	lsls	r2, r3, #22
 800f1f8:	d402      	bmi.n	800f200 <_vfiprintf_r+0x220>
 800f1fa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f1fc:	f000 faa1 	bl	800f742 <__retarget_lock_release_recursive>
 800f200:	89ab      	ldrh	r3, [r5, #12]
 800f202:	065b      	lsls	r3, r3, #25
 800f204:	f53f af12 	bmi.w	800f02c <_vfiprintf_r+0x4c>
 800f208:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f20a:	e711      	b.n	800f030 <_vfiprintf_r+0x50>
 800f20c:	ab03      	add	r3, sp, #12
 800f20e:	9300      	str	r3, [sp, #0]
 800f210:	462a      	mov	r2, r5
 800f212:	4b09      	ldr	r3, [pc, #36]	; (800f238 <_vfiprintf_r+0x258>)
 800f214:	a904      	add	r1, sp, #16
 800f216:	4630      	mov	r0, r6
 800f218:	f7fc fac6 	bl	800b7a8 <_printf_i>
 800f21c:	e7e4      	b.n	800f1e8 <_vfiprintf_r+0x208>
 800f21e:	bf00      	nop
 800f220:	0800ffbc 	.word	0x0800ffbc
 800f224:	0800ffdc 	.word	0x0800ffdc
 800f228:	0800ff9c 	.word	0x0800ff9c
 800f22c:	0800ff4c 	.word	0x0800ff4c
 800f230:	0800ff56 	.word	0x0800ff56
 800f234:	0800b261 	.word	0x0800b261
 800f238:	0800efbd 	.word	0x0800efbd
 800f23c:	0800ff52 	.word	0x0800ff52

0800f240 <__swbuf_r>:
 800f240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f242:	460e      	mov	r6, r1
 800f244:	4614      	mov	r4, r2
 800f246:	4605      	mov	r5, r0
 800f248:	b118      	cbz	r0, 800f252 <__swbuf_r+0x12>
 800f24a:	6983      	ldr	r3, [r0, #24]
 800f24c:	b90b      	cbnz	r3, 800f252 <__swbuf_r+0x12>
 800f24e:	f000 f9d9 	bl	800f604 <__sinit>
 800f252:	4b21      	ldr	r3, [pc, #132]	; (800f2d8 <__swbuf_r+0x98>)
 800f254:	429c      	cmp	r4, r3
 800f256:	d12b      	bne.n	800f2b0 <__swbuf_r+0x70>
 800f258:	686c      	ldr	r4, [r5, #4]
 800f25a:	69a3      	ldr	r3, [r4, #24]
 800f25c:	60a3      	str	r3, [r4, #8]
 800f25e:	89a3      	ldrh	r3, [r4, #12]
 800f260:	071a      	lsls	r2, r3, #28
 800f262:	d52f      	bpl.n	800f2c4 <__swbuf_r+0x84>
 800f264:	6923      	ldr	r3, [r4, #16]
 800f266:	b36b      	cbz	r3, 800f2c4 <__swbuf_r+0x84>
 800f268:	6923      	ldr	r3, [r4, #16]
 800f26a:	6820      	ldr	r0, [r4, #0]
 800f26c:	1ac0      	subs	r0, r0, r3
 800f26e:	6963      	ldr	r3, [r4, #20]
 800f270:	b2f6      	uxtb	r6, r6
 800f272:	4283      	cmp	r3, r0
 800f274:	4637      	mov	r7, r6
 800f276:	dc04      	bgt.n	800f282 <__swbuf_r+0x42>
 800f278:	4621      	mov	r1, r4
 800f27a:	4628      	mov	r0, r5
 800f27c:	f000 f92e 	bl	800f4dc <_fflush_r>
 800f280:	bb30      	cbnz	r0, 800f2d0 <__swbuf_r+0x90>
 800f282:	68a3      	ldr	r3, [r4, #8]
 800f284:	3b01      	subs	r3, #1
 800f286:	60a3      	str	r3, [r4, #8]
 800f288:	6823      	ldr	r3, [r4, #0]
 800f28a:	1c5a      	adds	r2, r3, #1
 800f28c:	6022      	str	r2, [r4, #0]
 800f28e:	701e      	strb	r6, [r3, #0]
 800f290:	6963      	ldr	r3, [r4, #20]
 800f292:	3001      	adds	r0, #1
 800f294:	4283      	cmp	r3, r0
 800f296:	d004      	beq.n	800f2a2 <__swbuf_r+0x62>
 800f298:	89a3      	ldrh	r3, [r4, #12]
 800f29a:	07db      	lsls	r3, r3, #31
 800f29c:	d506      	bpl.n	800f2ac <__swbuf_r+0x6c>
 800f29e:	2e0a      	cmp	r6, #10
 800f2a0:	d104      	bne.n	800f2ac <__swbuf_r+0x6c>
 800f2a2:	4621      	mov	r1, r4
 800f2a4:	4628      	mov	r0, r5
 800f2a6:	f000 f919 	bl	800f4dc <_fflush_r>
 800f2aa:	b988      	cbnz	r0, 800f2d0 <__swbuf_r+0x90>
 800f2ac:	4638      	mov	r0, r7
 800f2ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f2b0:	4b0a      	ldr	r3, [pc, #40]	; (800f2dc <__swbuf_r+0x9c>)
 800f2b2:	429c      	cmp	r4, r3
 800f2b4:	d101      	bne.n	800f2ba <__swbuf_r+0x7a>
 800f2b6:	68ac      	ldr	r4, [r5, #8]
 800f2b8:	e7cf      	b.n	800f25a <__swbuf_r+0x1a>
 800f2ba:	4b09      	ldr	r3, [pc, #36]	; (800f2e0 <__swbuf_r+0xa0>)
 800f2bc:	429c      	cmp	r4, r3
 800f2be:	bf08      	it	eq
 800f2c0:	68ec      	ldreq	r4, [r5, #12]
 800f2c2:	e7ca      	b.n	800f25a <__swbuf_r+0x1a>
 800f2c4:	4621      	mov	r1, r4
 800f2c6:	4628      	mov	r0, r5
 800f2c8:	f000 f80c 	bl	800f2e4 <__swsetup_r>
 800f2cc:	2800      	cmp	r0, #0
 800f2ce:	d0cb      	beq.n	800f268 <__swbuf_r+0x28>
 800f2d0:	f04f 37ff 	mov.w	r7, #4294967295
 800f2d4:	e7ea      	b.n	800f2ac <__swbuf_r+0x6c>
 800f2d6:	bf00      	nop
 800f2d8:	0800ffbc 	.word	0x0800ffbc
 800f2dc:	0800ffdc 	.word	0x0800ffdc
 800f2e0:	0800ff9c 	.word	0x0800ff9c

0800f2e4 <__swsetup_r>:
 800f2e4:	4b32      	ldr	r3, [pc, #200]	; (800f3b0 <__swsetup_r+0xcc>)
 800f2e6:	b570      	push	{r4, r5, r6, lr}
 800f2e8:	681d      	ldr	r5, [r3, #0]
 800f2ea:	4606      	mov	r6, r0
 800f2ec:	460c      	mov	r4, r1
 800f2ee:	b125      	cbz	r5, 800f2fa <__swsetup_r+0x16>
 800f2f0:	69ab      	ldr	r3, [r5, #24]
 800f2f2:	b913      	cbnz	r3, 800f2fa <__swsetup_r+0x16>
 800f2f4:	4628      	mov	r0, r5
 800f2f6:	f000 f985 	bl	800f604 <__sinit>
 800f2fa:	4b2e      	ldr	r3, [pc, #184]	; (800f3b4 <__swsetup_r+0xd0>)
 800f2fc:	429c      	cmp	r4, r3
 800f2fe:	d10f      	bne.n	800f320 <__swsetup_r+0x3c>
 800f300:	686c      	ldr	r4, [r5, #4]
 800f302:	89a3      	ldrh	r3, [r4, #12]
 800f304:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f308:	0719      	lsls	r1, r3, #28
 800f30a:	d42c      	bmi.n	800f366 <__swsetup_r+0x82>
 800f30c:	06dd      	lsls	r5, r3, #27
 800f30e:	d411      	bmi.n	800f334 <__swsetup_r+0x50>
 800f310:	2309      	movs	r3, #9
 800f312:	6033      	str	r3, [r6, #0]
 800f314:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f318:	81a3      	strh	r3, [r4, #12]
 800f31a:	f04f 30ff 	mov.w	r0, #4294967295
 800f31e:	e03e      	b.n	800f39e <__swsetup_r+0xba>
 800f320:	4b25      	ldr	r3, [pc, #148]	; (800f3b8 <__swsetup_r+0xd4>)
 800f322:	429c      	cmp	r4, r3
 800f324:	d101      	bne.n	800f32a <__swsetup_r+0x46>
 800f326:	68ac      	ldr	r4, [r5, #8]
 800f328:	e7eb      	b.n	800f302 <__swsetup_r+0x1e>
 800f32a:	4b24      	ldr	r3, [pc, #144]	; (800f3bc <__swsetup_r+0xd8>)
 800f32c:	429c      	cmp	r4, r3
 800f32e:	bf08      	it	eq
 800f330:	68ec      	ldreq	r4, [r5, #12]
 800f332:	e7e6      	b.n	800f302 <__swsetup_r+0x1e>
 800f334:	0758      	lsls	r0, r3, #29
 800f336:	d512      	bpl.n	800f35e <__swsetup_r+0x7a>
 800f338:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f33a:	b141      	cbz	r1, 800f34e <__swsetup_r+0x6a>
 800f33c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f340:	4299      	cmp	r1, r3
 800f342:	d002      	beq.n	800f34a <__swsetup_r+0x66>
 800f344:	4630      	mov	r0, r6
 800f346:	f7ff fb25 	bl	800e994 <_free_r>
 800f34a:	2300      	movs	r3, #0
 800f34c:	6363      	str	r3, [r4, #52]	; 0x34
 800f34e:	89a3      	ldrh	r3, [r4, #12]
 800f350:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f354:	81a3      	strh	r3, [r4, #12]
 800f356:	2300      	movs	r3, #0
 800f358:	6063      	str	r3, [r4, #4]
 800f35a:	6923      	ldr	r3, [r4, #16]
 800f35c:	6023      	str	r3, [r4, #0]
 800f35e:	89a3      	ldrh	r3, [r4, #12]
 800f360:	f043 0308 	orr.w	r3, r3, #8
 800f364:	81a3      	strh	r3, [r4, #12]
 800f366:	6923      	ldr	r3, [r4, #16]
 800f368:	b94b      	cbnz	r3, 800f37e <__swsetup_r+0x9a>
 800f36a:	89a3      	ldrh	r3, [r4, #12]
 800f36c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f370:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f374:	d003      	beq.n	800f37e <__swsetup_r+0x9a>
 800f376:	4621      	mov	r1, r4
 800f378:	4630      	mov	r0, r6
 800f37a:	f000 fa09 	bl	800f790 <__smakebuf_r>
 800f37e:	89a0      	ldrh	r0, [r4, #12]
 800f380:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f384:	f010 0301 	ands.w	r3, r0, #1
 800f388:	d00a      	beq.n	800f3a0 <__swsetup_r+0xbc>
 800f38a:	2300      	movs	r3, #0
 800f38c:	60a3      	str	r3, [r4, #8]
 800f38e:	6963      	ldr	r3, [r4, #20]
 800f390:	425b      	negs	r3, r3
 800f392:	61a3      	str	r3, [r4, #24]
 800f394:	6923      	ldr	r3, [r4, #16]
 800f396:	b943      	cbnz	r3, 800f3aa <__swsetup_r+0xc6>
 800f398:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f39c:	d1ba      	bne.n	800f314 <__swsetup_r+0x30>
 800f39e:	bd70      	pop	{r4, r5, r6, pc}
 800f3a0:	0781      	lsls	r1, r0, #30
 800f3a2:	bf58      	it	pl
 800f3a4:	6963      	ldrpl	r3, [r4, #20]
 800f3a6:	60a3      	str	r3, [r4, #8]
 800f3a8:	e7f4      	b.n	800f394 <__swsetup_r+0xb0>
 800f3aa:	2000      	movs	r0, #0
 800f3ac:	e7f7      	b.n	800f39e <__swsetup_r+0xba>
 800f3ae:	bf00      	nop
 800f3b0:	200000fc 	.word	0x200000fc
 800f3b4:	0800ffbc 	.word	0x0800ffbc
 800f3b8:	0800ffdc 	.word	0x0800ffdc
 800f3bc:	0800ff9c 	.word	0x0800ff9c

0800f3c0 <abort>:
 800f3c0:	b508      	push	{r3, lr}
 800f3c2:	2006      	movs	r0, #6
 800f3c4:	f000 fa54 	bl	800f870 <raise>
 800f3c8:	2001      	movs	r0, #1
 800f3ca:	f7f3 f890 	bl	80024ee <_exit>
	...

0800f3d0 <__sflush_r>:
 800f3d0:	898a      	ldrh	r2, [r1, #12]
 800f3d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3d6:	4605      	mov	r5, r0
 800f3d8:	0710      	lsls	r0, r2, #28
 800f3da:	460c      	mov	r4, r1
 800f3dc:	d458      	bmi.n	800f490 <__sflush_r+0xc0>
 800f3de:	684b      	ldr	r3, [r1, #4]
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	dc05      	bgt.n	800f3f0 <__sflush_r+0x20>
 800f3e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f3e6:	2b00      	cmp	r3, #0
 800f3e8:	dc02      	bgt.n	800f3f0 <__sflush_r+0x20>
 800f3ea:	2000      	movs	r0, #0
 800f3ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f3f2:	2e00      	cmp	r6, #0
 800f3f4:	d0f9      	beq.n	800f3ea <__sflush_r+0x1a>
 800f3f6:	2300      	movs	r3, #0
 800f3f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f3fc:	682f      	ldr	r7, [r5, #0]
 800f3fe:	602b      	str	r3, [r5, #0]
 800f400:	d032      	beq.n	800f468 <__sflush_r+0x98>
 800f402:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f404:	89a3      	ldrh	r3, [r4, #12]
 800f406:	075a      	lsls	r2, r3, #29
 800f408:	d505      	bpl.n	800f416 <__sflush_r+0x46>
 800f40a:	6863      	ldr	r3, [r4, #4]
 800f40c:	1ac0      	subs	r0, r0, r3
 800f40e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f410:	b10b      	cbz	r3, 800f416 <__sflush_r+0x46>
 800f412:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f414:	1ac0      	subs	r0, r0, r3
 800f416:	2300      	movs	r3, #0
 800f418:	4602      	mov	r2, r0
 800f41a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f41c:	6a21      	ldr	r1, [r4, #32]
 800f41e:	4628      	mov	r0, r5
 800f420:	47b0      	blx	r6
 800f422:	1c43      	adds	r3, r0, #1
 800f424:	89a3      	ldrh	r3, [r4, #12]
 800f426:	d106      	bne.n	800f436 <__sflush_r+0x66>
 800f428:	6829      	ldr	r1, [r5, #0]
 800f42a:	291d      	cmp	r1, #29
 800f42c:	d82c      	bhi.n	800f488 <__sflush_r+0xb8>
 800f42e:	4a2a      	ldr	r2, [pc, #168]	; (800f4d8 <__sflush_r+0x108>)
 800f430:	40ca      	lsrs	r2, r1
 800f432:	07d6      	lsls	r6, r2, #31
 800f434:	d528      	bpl.n	800f488 <__sflush_r+0xb8>
 800f436:	2200      	movs	r2, #0
 800f438:	6062      	str	r2, [r4, #4]
 800f43a:	04d9      	lsls	r1, r3, #19
 800f43c:	6922      	ldr	r2, [r4, #16]
 800f43e:	6022      	str	r2, [r4, #0]
 800f440:	d504      	bpl.n	800f44c <__sflush_r+0x7c>
 800f442:	1c42      	adds	r2, r0, #1
 800f444:	d101      	bne.n	800f44a <__sflush_r+0x7a>
 800f446:	682b      	ldr	r3, [r5, #0]
 800f448:	b903      	cbnz	r3, 800f44c <__sflush_r+0x7c>
 800f44a:	6560      	str	r0, [r4, #84]	; 0x54
 800f44c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f44e:	602f      	str	r7, [r5, #0]
 800f450:	2900      	cmp	r1, #0
 800f452:	d0ca      	beq.n	800f3ea <__sflush_r+0x1a>
 800f454:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f458:	4299      	cmp	r1, r3
 800f45a:	d002      	beq.n	800f462 <__sflush_r+0x92>
 800f45c:	4628      	mov	r0, r5
 800f45e:	f7ff fa99 	bl	800e994 <_free_r>
 800f462:	2000      	movs	r0, #0
 800f464:	6360      	str	r0, [r4, #52]	; 0x34
 800f466:	e7c1      	b.n	800f3ec <__sflush_r+0x1c>
 800f468:	6a21      	ldr	r1, [r4, #32]
 800f46a:	2301      	movs	r3, #1
 800f46c:	4628      	mov	r0, r5
 800f46e:	47b0      	blx	r6
 800f470:	1c41      	adds	r1, r0, #1
 800f472:	d1c7      	bne.n	800f404 <__sflush_r+0x34>
 800f474:	682b      	ldr	r3, [r5, #0]
 800f476:	2b00      	cmp	r3, #0
 800f478:	d0c4      	beq.n	800f404 <__sflush_r+0x34>
 800f47a:	2b1d      	cmp	r3, #29
 800f47c:	d001      	beq.n	800f482 <__sflush_r+0xb2>
 800f47e:	2b16      	cmp	r3, #22
 800f480:	d101      	bne.n	800f486 <__sflush_r+0xb6>
 800f482:	602f      	str	r7, [r5, #0]
 800f484:	e7b1      	b.n	800f3ea <__sflush_r+0x1a>
 800f486:	89a3      	ldrh	r3, [r4, #12]
 800f488:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f48c:	81a3      	strh	r3, [r4, #12]
 800f48e:	e7ad      	b.n	800f3ec <__sflush_r+0x1c>
 800f490:	690f      	ldr	r7, [r1, #16]
 800f492:	2f00      	cmp	r7, #0
 800f494:	d0a9      	beq.n	800f3ea <__sflush_r+0x1a>
 800f496:	0793      	lsls	r3, r2, #30
 800f498:	680e      	ldr	r6, [r1, #0]
 800f49a:	bf08      	it	eq
 800f49c:	694b      	ldreq	r3, [r1, #20]
 800f49e:	600f      	str	r7, [r1, #0]
 800f4a0:	bf18      	it	ne
 800f4a2:	2300      	movne	r3, #0
 800f4a4:	eba6 0807 	sub.w	r8, r6, r7
 800f4a8:	608b      	str	r3, [r1, #8]
 800f4aa:	f1b8 0f00 	cmp.w	r8, #0
 800f4ae:	dd9c      	ble.n	800f3ea <__sflush_r+0x1a>
 800f4b0:	6a21      	ldr	r1, [r4, #32]
 800f4b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f4b4:	4643      	mov	r3, r8
 800f4b6:	463a      	mov	r2, r7
 800f4b8:	4628      	mov	r0, r5
 800f4ba:	47b0      	blx	r6
 800f4bc:	2800      	cmp	r0, #0
 800f4be:	dc06      	bgt.n	800f4ce <__sflush_r+0xfe>
 800f4c0:	89a3      	ldrh	r3, [r4, #12]
 800f4c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f4c6:	81a3      	strh	r3, [r4, #12]
 800f4c8:	f04f 30ff 	mov.w	r0, #4294967295
 800f4cc:	e78e      	b.n	800f3ec <__sflush_r+0x1c>
 800f4ce:	4407      	add	r7, r0
 800f4d0:	eba8 0800 	sub.w	r8, r8, r0
 800f4d4:	e7e9      	b.n	800f4aa <__sflush_r+0xda>
 800f4d6:	bf00      	nop
 800f4d8:	20400001 	.word	0x20400001

0800f4dc <_fflush_r>:
 800f4dc:	b538      	push	{r3, r4, r5, lr}
 800f4de:	690b      	ldr	r3, [r1, #16]
 800f4e0:	4605      	mov	r5, r0
 800f4e2:	460c      	mov	r4, r1
 800f4e4:	b913      	cbnz	r3, 800f4ec <_fflush_r+0x10>
 800f4e6:	2500      	movs	r5, #0
 800f4e8:	4628      	mov	r0, r5
 800f4ea:	bd38      	pop	{r3, r4, r5, pc}
 800f4ec:	b118      	cbz	r0, 800f4f6 <_fflush_r+0x1a>
 800f4ee:	6983      	ldr	r3, [r0, #24]
 800f4f0:	b90b      	cbnz	r3, 800f4f6 <_fflush_r+0x1a>
 800f4f2:	f000 f887 	bl	800f604 <__sinit>
 800f4f6:	4b14      	ldr	r3, [pc, #80]	; (800f548 <_fflush_r+0x6c>)
 800f4f8:	429c      	cmp	r4, r3
 800f4fa:	d11b      	bne.n	800f534 <_fflush_r+0x58>
 800f4fc:	686c      	ldr	r4, [r5, #4]
 800f4fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f502:	2b00      	cmp	r3, #0
 800f504:	d0ef      	beq.n	800f4e6 <_fflush_r+0xa>
 800f506:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f508:	07d0      	lsls	r0, r2, #31
 800f50a:	d404      	bmi.n	800f516 <_fflush_r+0x3a>
 800f50c:	0599      	lsls	r1, r3, #22
 800f50e:	d402      	bmi.n	800f516 <_fflush_r+0x3a>
 800f510:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f512:	f000 f915 	bl	800f740 <__retarget_lock_acquire_recursive>
 800f516:	4628      	mov	r0, r5
 800f518:	4621      	mov	r1, r4
 800f51a:	f7ff ff59 	bl	800f3d0 <__sflush_r>
 800f51e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f520:	07da      	lsls	r2, r3, #31
 800f522:	4605      	mov	r5, r0
 800f524:	d4e0      	bmi.n	800f4e8 <_fflush_r+0xc>
 800f526:	89a3      	ldrh	r3, [r4, #12]
 800f528:	059b      	lsls	r3, r3, #22
 800f52a:	d4dd      	bmi.n	800f4e8 <_fflush_r+0xc>
 800f52c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f52e:	f000 f908 	bl	800f742 <__retarget_lock_release_recursive>
 800f532:	e7d9      	b.n	800f4e8 <_fflush_r+0xc>
 800f534:	4b05      	ldr	r3, [pc, #20]	; (800f54c <_fflush_r+0x70>)
 800f536:	429c      	cmp	r4, r3
 800f538:	d101      	bne.n	800f53e <_fflush_r+0x62>
 800f53a:	68ac      	ldr	r4, [r5, #8]
 800f53c:	e7df      	b.n	800f4fe <_fflush_r+0x22>
 800f53e:	4b04      	ldr	r3, [pc, #16]	; (800f550 <_fflush_r+0x74>)
 800f540:	429c      	cmp	r4, r3
 800f542:	bf08      	it	eq
 800f544:	68ec      	ldreq	r4, [r5, #12]
 800f546:	e7da      	b.n	800f4fe <_fflush_r+0x22>
 800f548:	0800ffbc 	.word	0x0800ffbc
 800f54c:	0800ffdc 	.word	0x0800ffdc
 800f550:	0800ff9c 	.word	0x0800ff9c

0800f554 <std>:
 800f554:	2300      	movs	r3, #0
 800f556:	b510      	push	{r4, lr}
 800f558:	4604      	mov	r4, r0
 800f55a:	e9c0 3300 	strd	r3, r3, [r0]
 800f55e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f562:	6083      	str	r3, [r0, #8]
 800f564:	8181      	strh	r1, [r0, #12]
 800f566:	6643      	str	r3, [r0, #100]	; 0x64
 800f568:	81c2      	strh	r2, [r0, #14]
 800f56a:	6183      	str	r3, [r0, #24]
 800f56c:	4619      	mov	r1, r3
 800f56e:	2208      	movs	r2, #8
 800f570:	305c      	adds	r0, #92	; 0x5c
 800f572:	f7fb fdcd 	bl	800b110 <memset>
 800f576:	4b05      	ldr	r3, [pc, #20]	; (800f58c <std+0x38>)
 800f578:	6263      	str	r3, [r4, #36]	; 0x24
 800f57a:	4b05      	ldr	r3, [pc, #20]	; (800f590 <std+0x3c>)
 800f57c:	62a3      	str	r3, [r4, #40]	; 0x28
 800f57e:	4b05      	ldr	r3, [pc, #20]	; (800f594 <std+0x40>)
 800f580:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f582:	4b05      	ldr	r3, [pc, #20]	; (800f598 <std+0x44>)
 800f584:	6224      	str	r4, [r4, #32]
 800f586:	6323      	str	r3, [r4, #48]	; 0x30
 800f588:	bd10      	pop	{r4, pc}
 800f58a:	bf00      	nop
 800f58c:	0800f8a9 	.word	0x0800f8a9
 800f590:	0800f8cb 	.word	0x0800f8cb
 800f594:	0800f903 	.word	0x0800f903
 800f598:	0800f927 	.word	0x0800f927

0800f59c <_cleanup_r>:
 800f59c:	4901      	ldr	r1, [pc, #4]	; (800f5a4 <_cleanup_r+0x8>)
 800f59e:	f000 b8af 	b.w	800f700 <_fwalk_reent>
 800f5a2:	bf00      	nop
 800f5a4:	0800f4dd 	.word	0x0800f4dd

0800f5a8 <__sfmoreglue>:
 800f5a8:	b570      	push	{r4, r5, r6, lr}
 800f5aa:	2268      	movs	r2, #104	; 0x68
 800f5ac:	1e4d      	subs	r5, r1, #1
 800f5ae:	4355      	muls	r5, r2
 800f5b0:	460e      	mov	r6, r1
 800f5b2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f5b6:	f7ff fa59 	bl	800ea6c <_malloc_r>
 800f5ba:	4604      	mov	r4, r0
 800f5bc:	b140      	cbz	r0, 800f5d0 <__sfmoreglue+0x28>
 800f5be:	2100      	movs	r1, #0
 800f5c0:	e9c0 1600 	strd	r1, r6, [r0]
 800f5c4:	300c      	adds	r0, #12
 800f5c6:	60a0      	str	r0, [r4, #8]
 800f5c8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f5cc:	f7fb fda0 	bl	800b110 <memset>
 800f5d0:	4620      	mov	r0, r4
 800f5d2:	bd70      	pop	{r4, r5, r6, pc}

0800f5d4 <__sfp_lock_acquire>:
 800f5d4:	4801      	ldr	r0, [pc, #4]	; (800f5dc <__sfp_lock_acquire+0x8>)
 800f5d6:	f000 b8b3 	b.w	800f740 <__retarget_lock_acquire_recursive>
 800f5da:	bf00      	nop
 800f5dc:	2000205d 	.word	0x2000205d

0800f5e0 <__sfp_lock_release>:
 800f5e0:	4801      	ldr	r0, [pc, #4]	; (800f5e8 <__sfp_lock_release+0x8>)
 800f5e2:	f000 b8ae 	b.w	800f742 <__retarget_lock_release_recursive>
 800f5e6:	bf00      	nop
 800f5e8:	2000205d 	.word	0x2000205d

0800f5ec <__sinit_lock_acquire>:
 800f5ec:	4801      	ldr	r0, [pc, #4]	; (800f5f4 <__sinit_lock_acquire+0x8>)
 800f5ee:	f000 b8a7 	b.w	800f740 <__retarget_lock_acquire_recursive>
 800f5f2:	bf00      	nop
 800f5f4:	2000205e 	.word	0x2000205e

0800f5f8 <__sinit_lock_release>:
 800f5f8:	4801      	ldr	r0, [pc, #4]	; (800f600 <__sinit_lock_release+0x8>)
 800f5fa:	f000 b8a2 	b.w	800f742 <__retarget_lock_release_recursive>
 800f5fe:	bf00      	nop
 800f600:	2000205e 	.word	0x2000205e

0800f604 <__sinit>:
 800f604:	b510      	push	{r4, lr}
 800f606:	4604      	mov	r4, r0
 800f608:	f7ff fff0 	bl	800f5ec <__sinit_lock_acquire>
 800f60c:	69a3      	ldr	r3, [r4, #24]
 800f60e:	b11b      	cbz	r3, 800f618 <__sinit+0x14>
 800f610:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f614:	f7ff bff0 	b.w	800f5f8 <__sinit_lock_release>
 800f618:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f61c:	6523      	str	r3, [r4, #80]	; 0x50
 800f61e:	4b13      	ldr	r3, [pc, #76]	; (800f66c <__sinit+0x68>)
 800f620:	4a13      	ldr	r2, [pc, #76]	; (800f670 <__sinit+0x6c>)
 800f622:	681b      	ldr	r3, [r3, #0]
 800f624:	62a2      	str	r2, [r4, #40]	; 0x28
 800f626:	42a3      	cmp	r3, r4
 800f628:	bf04      	itt	eq
 800f62a:	2301      	moveq	r3, #1
 800f62c:	61a3      	streq	r3, [r4, #24]
 800f62e:	4620      	mov	r0, r4
 800f630:	f000 f820 	bl	800f674 <__sfp>
 800f634:	6060      	str	r0, [r4, #4]
 800f636:	4620      	mov	r0, r4
 800f638:	f000 f81c 	bl	800f674 <__sfp>
 800f63c:	60a0      	str	r0, [r4, #8]
 800f63e:	4620      	mov	r0, r4
 800f640:	f000 f818 	bl	800f674 <__sfp>
 800f644:	2200      	movs	r2, #0
 800f646:	60e0      	str	r0, [r4, #12]
 800f648:	2104      	movs	r1, #4
 800f64a:	6860      	ldr	r0, [r4, #4]
 800f64c:	f7ff ff82 	bl	800f554 <std>
 800f650:	68a0      	ldr	r0, [r4, #8]
 800f652:	2201      	movs	r2, #1
 800f654:	2109      	movs	r1, #9
 800f656:	f7ff ff7d 	bl	800f554 <std>
 800f65a:	68e0      	ldr	r0, [r4, #12]
 800f65c:	2202      	movs	r2, #2
 800f65e:	2112      	movs	r1, #18
 800f660:	f7ff ff78 	bl	800f554 <std>
 800f664:	2301      	movs	r3, #1
 800f666:	61a3      	str	r3, [r4, #24]
 800f668:	e7d2      	b.n	800f610 <__sinit+0xc>
 800f66a:	bf00      	nop
 800f66c:	0800fb54 	.word	0x0800fb54
 800f670:	0800f59d 	.word	0x0800f59d

0800f674 <__sfp>:
 800f674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f676:	4607      	mov	r7, r0
 800f678:	f7ff ffac 	bl	800f5d4 <__sfp_lock_acquire>
 800f67c:	4b1e      	ldr	r3, [pc, #120]	; (800f6f8 <__sfp+0x84>)
 800f67e:	681e      	ldr	r6, [r3, #0]
 800f680:	69b3      	ldr	r3, [r6, #24]
 800f682:	b913      	cbnz	r3, 800f68a <__sfp+0x16>
 800f684:	4630      	mov	r0, r6
 800f686:	f7ff ffbd 	bl	800f604 <__sinit>
 800f68a:	3648      	adds	r6, #72	; 0x48
 800f68c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f690:	3b01      	subs	r3, #1
 800f692:	d503      	bpl.n	800f69c <__sfp+0x28>
 800f694:	6833      	ldr	r3, [r6, #0]
 800f696:	b30b      	cbz	r3, 800f6dc <__sfp+0x68>
 800f698:	6836      	ldr	r6, [r6, #0]
 800f69a:	e7f7      	b.n	800f68c <__sfp+0x18>
 800f69c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f6a0:	b9d5      	cbnz	r5, 800f6d8 <__sfp+0x64>
 800f6a2:	4b16      	ldr	r3, [pc, #88]	; (800f6fc <__sfp+0x88>)
 800f6a4:	60e3      	str	r3, [r4, #12]
 800f6a6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f6aa:	6665      	str	r5, [r4, #100]	; 0x64
 800f6ac:	f000 f847 	bl	800f73e <__retarget_lock_init_recursive>
 800f6b0:	f7ff ff96 	bl	800f5e0 <__sfp_lock_release>
 800f6b4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f6b8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f6bc:	6025      	str	r5, [r4, #0]
 800f6be:	61a5      	str	r5, [r4, #24]
 800f6c0:	2208      	movs	r2, #8
 800f6c2:	4629      	mov	r1, r5
 800f6c4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f6c8:	f7fb fd22 	bl	800b110 <memset>
 800f6cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f6d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f6d4:	4620      	mov	r0, r4
 800f6d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f6d8:	3468      	adds	r4, #104	; 0x68
 800f6da:	e7d9      	b.n	800f690 <__sfp+0x1c>
 800f6dc:	2104      	movs	r1, #4
 800f6de:	4638      	mov	r0, r7
 800f6e0:	f7ff ff62 	bl	800f5a8 <__sfmoreglue>
 800f6e4:	4604      	mov	r4, r0
 800f6e6:	6030      	str	r0, [r6, #0]
 800f6e8:	2800      	cmp	r0, #0
 800f6ea:	d1d5      	bne.n	800f698 <__sfp+0x24>
 800f6ec:	f7ff ff78 	bl	800f5e0 <__sfp_lock_release>
 800f6f0:	230c      	movs	r3, #12
 800f6f2:	603b      	str	r3, [r7, #0]
 800f6f4:	e7ee      	b.n	800f6d4 <__sfp+0x60>
 800f6f6:	bf00      	nop
 800f6f8:	0800fb54 	.word	0x0800fb54
 800f6fc:	ffff0001 	.word	0xffff0001

0800f700 <_fwalk_reent>:
 800f700:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f704:	4606      	mov	r6, r0
 800f706:	4688      	mov	r8, r1
 800f708:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f70c:	2700      	movs	r7, #0
 800f70e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f712:	f1b9 0901 	subs.w	r9, r9, #1
 800f716:	d505      	bpl.n	800f724 <_fwalk_reent+0x24>
 800f718:	6824      	ldr	r4, [r4, #0]
 800f71a:	2c00      	cmp	r4, #0
 800f71c:	d1f7      	bne.n	800f70e <_fwalk_reent+0xe>
 800f71e:	4638      	mov	r0, r7
 800f720:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f724:	89ab      	ldrh	r3, [r5, #12]
 800f726:	2b01      	cmp	r3, #1
 800f728:	d907      	bls.n	800f73a <_fwalk_reent+0x3a>
 800f72a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f72e:	3301      	adds	r3, #1
 800f730:	d003      	beq.n	800f73a <_fwalk_reent+0x3a>
 800f732:	4629      	mov	r1, r5
 800f734:	4630      	mov	r0, r6
 800f736:	47c0      	blx	r8
 800f738:	4307      	orrs	r7, r0
 800f73a:	3568      	adds	r5, #104	; 0x68
 800f73c:	e7e9      	b.n	800f712 <_fwalk_reent+0x12>

0800f73e <__retarget_lock_init_recursive>:
 800f73e:	4770      	bx	lr

0800f740 <__retarget_lock_acquire_recursive>:
 800f740:	4770      	bx	lr

0800f742 <__retarget_lock_release_recursive>:
 800f742:	4770      	bx	lr

0800f744 <__swhatbuf_r>:
 800f744:	b570      	push	{r4, r5, r6, lr}
 800f746:	460e      	mov	r6, r1
 800f748:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f74c:	2900      	cmp	r1, #0
 800f74e:	b096      	sub	sp, #88	; 0x58
 800f750:	4614      	mov	r4, r2
 800f752:	461d      	mov	r5, r3
 800f754:	da08      	bge.n	800f768 <__swhatbuf_r+0x24>
 800f756:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800f75a:	2200      	movs	r2, #0
 800f75c:	602a      	str	r2, [r5, #0]
 800f75e:	061a      	lsls	r2, r3, #24
 800f760:	d410      	bmi.n	800f784 <__swhatbuf_r+0x40>
 800f762:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f766:	e00e      	b.n	800f786 <__swhatbuf_r+0x42>
 800f768:	466a      	mov	r2, sp
 800f76a:	f000 f903 	bl	800f974 <_fstat_r>
 800f76e:	2800      	cmp	r0, #0
 800f770:	dbf1      	blt.n	800f756 <__swhatbuf_r+0x12>
 800f772:	9a01      	ldr	r2, [sp, #4]
 800f774:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f778:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f77c:	425a      	negs	r2, r3
 800f77e:	415a      	adcs	r2, r3
 800f780:	602a      	str	r2, [r5, #0]
 800f782:	e7ee      	b.n	800f762 <__swhatbuf_r+0x1e>
 800f784:	2340      	movs	r3, #64	; 0x40
 800f786:	2000      	movs	r0, #0
 800f788:	6023      	str	r3, [r4, #0]
 800f78a:	b016      	add	sp, #88	; 0x58
 800f78c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f790 <__smakebuf_r>:
 800f790:	898b      	ldrh	r3, [r1, #12]
 800f792:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f794:	079d      	lsls	r5, r3, #30
 800f796:	4606      	mov	r6, r0
 800f798:	460c      	mov	r4, r1
 800f79a:	d507      	bpl.n	800f7ac <__smakebuf_r+0x1c>
 800f79c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f7a0:	6023      	str	r3, [r4, #0]
 800f7a2:	6123      	str	r3, [r4, #16]
 800f7a4:	2301      	movs	r3, #1
 800f7a6:	6163      	str	r3, [r4, #20]
 800f7a8:	b002      	add	sp, #8
 800f7aa:	bd70      	pop	{r4, r5, r6, pc}
 800f7ac:	ab01      	add	r3, sp, #4
 800f7ae:	466a      	mov	r2, sp
 800f7b0:	f7ff ffc8 	bl	800f744 <__swhatbuf_r>
 800f7b4:	9900      	ldr	r1, [sp, #0]
 800f7b6:	4605      	mov	r5, r0
 800f7b8:	4630      	mov	r0, r6
 800f7ba:	f7ff f957 	bl	800ea6c <_malloc_r>
 800f7be:	b948      	cbnz	r0, 800f7d4 <__smakebuf_r+0x44>
 800f7c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f7c4:	059a      	lsls	r2, r3, #22
 800f7c6:	d4ef      	bmi.n	800f7a8 <__smakebuf_r+0x18>
 800f7c8:	f023 0303 	bic.w	r3, r3, #3
 800f7cc:	f043 0302 	orr.w	r3, r3, #2
 800f7d0:	81a3      	strh	r3, [r4, #12]
 800f7d2:	e7e3      	b.n	800f79c <__smakebuf_r+0xc>
 800f7d4:	4b0d      	ldr	r3, [pc, #52]	; (800f80c <__smakebuf_r+0x7c>)
 800f7d6:	62b3      	str	r3, [r6, #40]	; 0x28
 800f7d8:	89a3      	ldrh	r3, [r4, #12]
 800f7da:	6020      	str	r0, [r4, #0]
 800f7dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f7e0:	81a3      	strh	r3, [r4, #12]
 800f7e2:	9b00      	ldr	r3, [sp, #0]
 800f7e4:	6163      	str	r3, [r4, #20]
 800f7e6:	9b01      	ldr	r3, [sp, #4]
 800f7e8:	6120      	str	r0, [r4, #16]
 800f7ea:	b15b      	cbz	r3, 800f804 <__smakebuf_r+0x74>
 800f7ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f7f0:	4630      	mov	r0, r6
 800f7f2:	f000 f8d1 	bl	800f998 <_isatty_r>
 800f7f6:	b128      	cbz	r0, 800f804 <__smakebuf_r+0x74>
 800f7f8:	89a3      	ldrh	r3, [r4, #12]
 800f7fa:	f023 0303 	bic.w	r3, r3, #3
 800f7fe:	f043 0301 	orr.w	r3, r3, #1
 800f802:	81a3      	strh	r3, [r4, #12]
 800f804:	89a0      	ldrh	r0, [r4, #12]
 800f806:	4305      	orrs	r5, r0
 800f808:	81a5      	strh	r5, [r4, #12]
 800f80a:	e7cd      	b.n	800f7a8 <__smakebuf_r+0x18>
 800f80c:	0800f59d 	.word	0x0800f59d

0800f810 <_malloc_usable_size_r>:
 800f810:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f814:	1f18      	subs	r0, r3, #4
 800f816:	2b00      	cmp	r3, #0
 800f818:	bfbc      	itt	lt
 800f81a:	580b      	ldrlt	r3, [r1, r0]
 800f81c:	18c0      	addlt	r0, r0, r3
 800f81e:	4770      	bx	lr

0800f820 <_raise_r>:
 800f820:	291f      	cmp	r1, #31
 800f822:	b538      	push	{r3, r4, r5, lr}
 800f824:	4604      	mov	r4, r0
 800f826:	460d      	mov	r5, r1
 800f828:	d904      	bls.n	800f834 <_raise_r+0x14>
 800f82a:	2316      	movs	r3, #22
 800f82c:	6003      	str	r3, [r0, #0]
 800f82e:	f04f 30ff 	mov.w	r0, #4294967295
 800f832:	bd38      	pop	{r3, r4, r5, pc}
 800f834:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f836:	b112      	cbz	r2, 800f83e <_raise_r+0x1e>
 800f838:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f83c:	b94b      	cbnz	r3, 800f852 <_raise_r+0x32>
 800f83e:	4620      	mov	r0, r4
 800f840:	f000 f830 	bl	800f8a4 <_getpid_r>
 800f844:	462a      	mov	r2, r5
 800f846:	4601      	mov	r1, r0
 800f848:	4620      	mov	r0, r4
 800f84a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f84e:	f000 b817 	b.w	800f880 <_kill_r>
 800f852:	2b01      	cmp	r3, #1
 800f854:	d00a      	beq.n	800f86c <_raise_r+0x4c>
 800f856:	1c59      	adds	r1, r3, #1
 800f858:	d103      	bne.n	800f862 <_raise_r+0x42>
 800f85a:	2316      	movs	r3, #22
 800f85c:	6003      	str	r3, [r0, #0]
 800f85e:	2001      	movs	r0, #1
 800f860:	e7e7      	b.n	800f832 <_raise_r+0x12>
 800f862:	2400      	movs	r4, #0
 800f864:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f868:	4628      	mov	r0, r5
 800f86a:	4798      	blx	r3
 800f86c:	2000      	movs	r0, #0
 800f86e:	e7e0      	b.n	800f832 <_raise_r+0x12>

0800f870 <raise>:
 800f870:	4b02      	ldr	r3, [pc, #8]	; (800f87c <raise+0xc>)
 800f872:	4601      	mov	r1, r0
 800f874:	6818      	ldr	r0, [r3, #0]
 800f876:	f7ff bfd3 	b.w	800f820 <_raise_r>
 800f87a:	bf00      	nop
 800f87c:	200000fc 	.word	0x200000fc

0800f880 <_kill_r>:
 800f880:	b538      	push	{r3, r4, r5, lr}
 800f882:	4d07      	ldr	r5, [pc, #28]	; (800f8a0 <_kill_r+0x20>)
 800f884:	2300      	movs	r3, #0
 800f886:	4604      	mov	r4, r0
 800f888:	4608      	mov	r0, r1
 800f88a:	4611      	mov	r1, r2
 800f88c:	602b      	str	r3, [r5, #0]
 800f88e:	f7f2 fe1e 	bl	80024ce <_kill>
 800f892:	1c43      	adds	r3, r0, #1
 800f894:	d102      	bne.n	800f89c <_kill_r+0x1c>
 800f896:	682b      	ldr	r3, [r5, #0]
 800f898:	b103      	cbz	r3, 800f89c <_kill_r+0x1c>
 800f89a:	6023      	str	r3, [r4, #0]
 800f89c:	bd38      	pop	{r3, r4, r5, pc}
 800f89e:	bf00      	nop
 800f8a0:	20002058 	.word	0x20002058

0800f8a4 <_getpid_r>:
 800f8a4:	f7f2 be0b 	b.w	80024be <_getpid>

0800f8a8 <__sread>:
 800f8a8:	b510      	push	{r4, lr}
 800f8aa:	460c      	mov	r4, r1
 800f8ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f8b0:	f000 f894 	bl	800f9dc <_read_r>
 800f8b4:	2800      	cmp	r0, #0
 800f8b6:	bfab      	itete	ge
 800f8b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f8ba:	89a3      	ldrhlt	r3, [r4, #12]
 800f8bc:	181b      	addge	r3, r3, r0
 800f8be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f8c2:	bfac      	ite	ge
 800f8c4:	6563      	strge	r3, [r4, #84]	; 0x54
 800f8c6:	81a3      	strhlt	r3, [r4, #12]
 800f8c8:	bd10      	pop	{r4, pc}

0800f8ca <__swrite>:
 800f8ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8ce:	461f      	mov	r7, r3
 800f8d0:	898b      	ldrh	r3, [r1, #12]
 800f8d2:	05db      	lsls	r3, r3, #23
 800f8d4:	4605      	mov	r5, r0
 800f8d6:	460c      	mov	r4, r1
 800f8d8:	4616      	mov	r6, r2
 800f8da:	d505      	bpl.n	800f8e8 <__swrite+0x1e>
 800f8dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f8e0:	2302      	movs	r3, #2
 800f8e2:	2200      	movs	r2, #0
 800f8e4:	f000 f868 	bl	800f9b8 <_lseek_r>
 800f8e8:	89a3      	ldrh	r3, [r4, #12]
 800f8ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f8ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f8f2:	81a3      	strh	r3, [r4, #12]
 800f8f4:	4632      	mov	r2, r6
 800f8f6:	463b      	mov	r3, r7
 800f8f8:	4628      	mov	r0, r5
 800f8fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f8fe:	f000 b817 	b.w	800f930 <_write_r>

0800f902 <__sseek>:
 800f902:	b510      	push	{r4, lr}
 800f904:	460c      	mov	r4, r1
 800f906:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f90a:	f000 f855 	bl	800f9b8 <_lseek_r>
 800f90e:	1c43      	adds	r3, r0, #1
 800f910:	89a3      	ldrh	r3, [r4, #12]
 800f912:	bf15      	itete	ne
 800f914:	6560      	strne	r0, [r4, #84]	; 0x54
 800f916:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f91a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f91e:	81a3      	strheq	r3, [r4, #12]
 800f920:	bf18      	it	ne
 800f922:	81a3      	strhne	r3, [r4, #12]
 800f924:	bd10      	pop	{r4, pc}

0800f926 <__sclose>:
 800f926:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f92a:	f000 b813 	b.w	800f954 <_close_r>
	...

0800f930 <_write_r>:
 800f930:	b538      	push	{r3, r4, r5, lr}
 800f932:	4d07      	ldr	r5, [pc, #28]	; (800f950 <_write_r+0x20>)
 800f934:	4604      	mov	r4, r0
 800f936:	4608      	mov	r0, r1
 800f938:	4611      	mov	r1, r2
 800f93a:	2200      	movs	r2, #0
 800f93c:	602a      	str	r2, [r5, #0]
 800f93e:	461a      	mov	r2, r3
 800f940:	f7f2 fdfc 	bl	800253c <_write>
 800f944:	1c43      	adds	r3, r0, #1
 800f946:	d102      	bne.n	800f94e <_write_r+0x1e>
 800f948:	682b      	ldr	r3, [r5, #0]
 800f94a:	b103      	cbz	r3, 800f94e <_write_r+0x1e>
 800f94c:	6023      	str	r3, [r4, #0]
 800f94e:	bd38      	pop	{r3, r4, r5, pc}
 800f950:	20002058 	.word	0x20002058

0800f954 <_close_r>:
 800f954:	b538      	push	{r3, r4, r5, lr}
 800f956:	4d06      	ldr	r5, [pc, #24]	; (800f970 <_close_r+0x1c>)
 800f958:	2300      	movs	r3, #0
 800f95a:	4604      	mov	r4, r0
 800f95c:	4608      	mov	r0, r1
 800f95e:	602b      	str	r3, [r5, #0]
 800f960:	f7f2 fe08 	bl	8002574 <_close>
 800f964:	1c43      	adds	r3, r0, #1
 800f966:	d102      	bne.n	800f96e <_close_r+0x1a>
 800f968:	682b      	ldr	r3, [r5, #0]
 800f96a:	b103      	cbz	r3, 800f96e <_close_r+0x1a>
 800f96c:	6023      	str	r3, [r4, #0]
 800f96e:	bd38      	pop	{r3, r4, r5, pc}
 800f970:	20002058 	.word	0x20002058

0800f974 <_fstat_r>:
 800f974:	b538      	push	{r3, r4, r5, lr}
 800f976:	4d07      	ldr	r5, [pc, #28]	; (800f994 <_fstat_r+0x20>)
 800f978:	2300      	movs	r3, #0
 800f97a:	4604      	mov	r4, r0
 800f97c:	4608      	mov	r0, r1
 800f97e:	4611      	mov	r1, r2
 800f980:	602b      	str	r3, [r5, #0]
 800f982:	f7f2 fe03 	bl	800258c <_fstat>
 800f986:	1c43      	adds	r3, r0, #1
 800f988:	d102      	bne.n	800f990 <_fstat_r+0x1c>
 800f98a:	682b      	ldr	r3, [r5, #0]
 800f98c:	b103      	cbz	r3, 800f990 <_fstat_r+0x1c>
 800f98e:	6023      	str	r3, [r4, #0]
 800f990:	bd38      	pop	{r3, r4, r5, pc}
 800f992:	bf00      	nop
 800f994:	20002058 	.word	0x20002058

0800f998 <_isatty_r>:
 800f998:	b538      	push	{r3, r4, r5, lr}
 800f99a:	4d06      	ldr	r5, [pc, #24]	; (800f9b4 <_isatty_r+0x1c>)
 800f99c:	2300      	movs	r3, #0
 800f99e:	4604      	mov	r4, r0
 800f9a0:	4608      	mov	r0, r1
 800f9a2:	602b      	str	r3, [r5, #0]
 800f9a4:	f7f2 fe02 	bl	80025ac <_isatty>
 800f9a8:	1c43      	adds	r3, r0, #1
 800f9aa:	d102      	bne.n	800f9b2 <_isatty_r+0x1a>
 800f9ac:	682b      	ldr	r3, [r5, #0]
 800f9ae:	b103      	cbz	r3, 800f9b2 <_isatty_r+0x1a>
 800f9b0:	6023      	str	r3, [r4, #0]
 800f9b2:	bd38      	pop	{r3, r4, r5, pc}
 800f9b4:	20002058 	.word	0x20002058

0800f9b8 <_lseek_r>:
 800f9b8:	b538      	push	{r3, r4, r5, lr}
 800f9ba:	4d07      	ldr	r5, [pc, #28]	; (800f9d8 <_lseek_r+0x20>)
 800f9bc:	4604      	mov	r4, r0
 800f9be:	4608      	mov	r0, r1
 800f9c0:	4611      	mov	r1, r2
 800f9c2:	2200      	movs	r2, #0
 800f9c4:	602a      	str	r2, [r5, #0]
 800f9c6:	461a      	mov	r2, r3
 800f9c8:	f7f2 fdfb 	bl	80025c2 <_lseek>
 800f9cc:	1c43      	adds	r3, r0, #1
 800f9ce:	d102      	bne.n	800f9d6 <_lseek_r+0x1e>
 800f9d0:	682b      	ldr	r3, [r5, #0]
 800f9d2:	b103      	cbz	r3, 800f9d6 <_lseek_r+0x1e>
 800f9d4:	6023      	str	r3, [r4, #0]
 800f9d6:	bd38      	pop	{r3, r4, r5, pc}
 800f9d8:	20002058 	.word	0x20002058

0800f9dc <_read_r>:
 800f9dc:	b538      	push	{r3, r4, r5, lr}
 800f9de:	4d07      	ldr	r5, [pc, #28]	; (800f9fc <_read_r+0x20>)
 800f9e0:	4604      	mov	r4, r0
 800f9e2:	4608      	mov	r0, r1
 800f9e4:	4611      	mov	r1, r2
 800f9e6:	2200      	movs	r2, #0
 800f9e8:	602a      	str	r2, [r5, #0]
 800f9ea:	461a      	mov	r2, r3
 800f9ec:	f7f2 fd89 	bl	8002502 <_read>
 800f9f0:	1c43      	adds	r3, r0, #1
 800f9f2:	d102      	bne.n	800f9fa <_read_r+0x1e>
 800f9f4:	682b      	ldr	r3, [r5, #0]
 800f9f6:	b103      	cbz	r3, 800f9fa <_read_r+0x1e>
 800f9f8:	6023      	str	r3, [r4, #0]
 800f9fa:	bd38      	pop	{r3, r4, r5, pc}
 800f9fc:	20002058 	.word	0x20002058

0800fa00 <_init>:
 800fa00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa02:	bf00      	nop
 800fa04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fa06:	bc08      	pop	{r3}
 800fa08:	469e      	mov	lr, r3
 800fa0a:	4770      	bx	lr

0800fa0c <_fini>:
 800fa0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa0e:	bf00      	nop
 800fa10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fa12:	bc08      	pop	{r3}
 800fa14:	469e      	mov	lr, r3
 800fa16:	4770      	bx	lr
