<html><head><title>Icestorm: STP (pre-index, D) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>STP (pre-index, D)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stp d0, d1, [x6, #0x10]!
  nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 7 nops): 2.000</p><p>Issues: 3.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 1.000</p><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td></tr></thead><tr><td>9006</td><td>4349</td><td>3043</td><td>1015</td><td>1014</td><td>1014</td><td>1014</td><td>1014</td><td>1000</td><td>3000</td><td>8768</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2400</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8757</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2306</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8759</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2316</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8760</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2306</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8759</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2585</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8763</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2313</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8762</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2306</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8761</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2306</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8761</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2369</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8762</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 3->3</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stp d0, d1, [x6, #0x10]!</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 1.1419</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>20224</td><td>14683</td><td>30902</td><td>10413</td><td>10309</td><td>10180</td><td>10414</td><td>10311</td><td>10000</td><td>36511</td><td>199431</td><td>40022</td><td>30110</td><td>200</td><td>10005</td><td>10005</td><td>200</td><td>20014</td><td>20014</td><td>10006</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11504</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10002</td><td>35696</td><td>200002</td><td>40026</td><td>30114</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11560</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10000</td><td>35692</td><td>197844</td><td>40018</td><td>30108</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11605</td><td>30105</td><td>10103</td><td>10002</td><td>10000</td><td>10102</td><td>10002</td><td>10001</td><td>35699</td><td>199395</td><td>40026</td><td>30113</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11813</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10001</td><td>35695</td><td>192882</td><td>40026</td><td>30113</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11671</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10000</td><td>35677</td><td>190068</td><td>40018</td><td>30108</td><td>200</td><td>10004</td><td>10004</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11531</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10000</td><td>35658</td><td>194658</td><td>40018</td><td>30108</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11455</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10002</td><td>35682</td><td>199197</td><td>40026</td><td>30114</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11634</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10001</td><td>35655</td><td>198758</td><td>40026</td><td>30113</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11690</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10002</td><td>35687</td><td>199467</td><td>40026</td><td>30114</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 1.1379</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>20044</td><td>15521</td><td>30813</td><td>10322</td><td>10311</td><td>10180</td><td>10321</td><td>10311</td><td>10001</td><td>36700</td><td>194729</td><td>40026</td><td>30023</td><td>20</td><td>10006</td><td>10006</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11391</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35625</td><td>194580</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11379</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35625</td><td>194301</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11418</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35623</td><td>193391</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11349</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35628</td><td>193337</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11352</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35625</td><td>194058</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11413</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35623</td><td>193320</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11337</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35622</td><td>194273</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11368</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35625</td><td>194508</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11380</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35622</td><td>194509</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  stp d0, d1, [x6, #0x10]!
  stp d0, d1, [x7, #0x10]!
  stp d0, d1, [x8, #0x10]!
  stp d0, d1, [x9, #0x10]!
  stp d0, d1, [x10, #0x10]!
  stp d0, d1, [x11, #0x10]!
  stp d0, d1, [x12, #0x10]!
  stp d0, d1, [x13, #0x10]!</pre><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0006</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160224</td><td>82574</td><td>240893</td><td>80407</td><td>80306</td><td>80180</td><td>80408</td><td>80308</td><td>80002</td><td>240318</td><td>1360265</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80056</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360117</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80048</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360117</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80048</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360117</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160072</td><td>160072</td><td>80035</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80056</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360117</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80048</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360117</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80049</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360211</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80045</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360063</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80045</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360063</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80045</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360063</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0012</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160044</td><td>82159</td><td>240817</td><td>80324</td><td>80313</td><td>80180</td><td>80325</td><td>80315</td><td>80003</td><td>240051</td><td>1360298</td><td>320030</td><td>240027</td><td>20</td><td>80007</td><td>80007</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80053</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1360205</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160025</td><td>80222</td><td>240097</td><td>80045</td><td>80034</td><td>80018</td><td>80046</td><td>80036</td><td>80000</td><td>240030</td><td>1361231</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80100</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1361231</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80098</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1360997</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160072</td><td>160072</td><td>80035</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80098</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1361087</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80098</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1361015</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80098</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1361015</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80098</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1361015</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80098</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1361015</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr></table></div></div></div></div></body></html>