/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [5:0] _01_;
  wire [2:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire [15:0] celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [20:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire [32:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [20:0] celloutsig_0_52z;
  wire [4:0] celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire [2:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = ~(celloutsig_0_4z | celloutsig_0_20z[10]);
  assign celloutsig_0_13z = ~(in_data[44] | celloutsig_0_11z);
  assign celloutsig_0_41z = ~celloutsig_0_30z;
  assign celloutsig_1_5z = ~celloutsig_1_3z;
  assign celloutsig_1_8z = ~celloutsig_1_2z;
  assign celloutsig_0_15z = ~celloutsig_0_6z[6];
  assign celloutsig_0_34z = celloutsig_0_21z[1] | celloutsig_0_10z[0];
  assign celloutsig_0_30z = celloutsig_0_9z | celloutsig_0_1z[0];
  assign celloutsig_0_37z = ~(celloutsig_0_18z ^ celloutsig_0_14z);
  assign celloutsig_0_47z = ~(celloutsig_0_13z ^ celloutsig_0_5z);
  assign celloutsig_0_5z = ~(celloutsig_0_2z ^ in_data[21]);
  assign celloutsig_1_1z = ~(in_data[155] ^ in_data[134]);
  assign celloutsig_1_18z = ~(celloutsig_1_10z ^ celloutsig_1_1z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[3] ^ celloutsig_0_1z[0]);
  assign celloutsig_0_17z = celloutsig_0_6z[14:2] + { celloutsig_0_3z[23:13], celloutsig_0_9z, celloutsig_0_11z };
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 7'h00;
    else _00_ <= celloutsig_0_1z[6:0];
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 6'h00;
    else _01_ <= { celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_56z = celloutsig_0_1z[7:3] / { 1'h1, celloutsig_0_17z[3:0] };
  assign celloutsig_1_7z = { in_data[169:165], celloutsig_1_5z } / { 1'h1, celloutsig_1_6z };
  assign celloutsig_0_9z = celloutsig_0_6z[10:4] || { celloutsig_0_1z[1:0], celloutsig_0_8z };
  assign celloutsig_0_19z = { celloutsig_0_8z[0], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_14z } || { celloutsig_0_6z[10:1], celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_22z = celloutsig_0_7z[13:9] || { _00_[4:2], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[70:68] % { 1'h1, in_data[54:53] };
  assign celloutsig_0_59z = celloutsig_0_56z[4:2] % { 1'h1, celloutsig_0_47z, celloutsig_0_34z };
  assign celloutsig_0_21z = { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_9z } % { 1'h1, _00_[5:0], celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_1_6z = celloutsig_1_0z[5:1] % { 1'h1, in_data[187:185], celloutsig_1_2z };
  assign celloutsig_0_20z = in_data[45:30] % { 1'h1, celloutsig_0_6z[13:8], celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_4z = celloutsig_0_3z[15:10] != { celloutsig_0_1z[7:4], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_2z = in_data[118:108] != in_data[111:101];
  assign celloutsig_1_4z = in_data[115:104] != { in_data[116], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_11z = { celloutsig_0_1z[8:6], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_9z } != { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_58z = | { celloutsig_0_52z[14:10], celloutsig_0_22z };
  assign celloutsig_0_14z = | celloutsig_0_7z[13:10];
  assign celloutsig_0_18z = | celloutsig_0_1z[6:1];
  assign celloutsig_0_7z = in_data[33:16] >> { in_data[90:77], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[104:99] <<< in_data[171:166];
  assign celloutsig_0_28z = { celloutsig_0_7z[16:3], _01_, celloutsig_0_4z } <<< { celloutsig_0_17z[7:4], celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_0_3z = { in_data[89:71], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } >>> in_data[39:7];
  assign celloutsig_0_52z = celloutsig_0_3z[20:0] >>> { celloutsig_0_28z[18:8], celloutsig_0_16z, _01_, celloutsig_0_37z, celloutsig_0_41z, celloutsig_0_40z };
  assign celloutsig_0_6z = { in_data[36:22], celloutsig_0_5z } >>> { in_data[52:38], celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_6z[1:0], celloutsig_0_0z } >>> { in_data[72], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_6z[4:2], celloutsig_1_5z } - { in_data[131:129], celloutsig_1_1z };
  assign celloutsig_0_10z = in_data[35:29] - { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[77:69] ^ in_data[44:36];
  assign celloutsig_1_3z = ~((celloutsig_1_2z & in_data[151]) | (celloutsig_1_2z & celloutsig_1_0z[2]));
  assign celloutsig_1_10z = ~((celloutsig_1_6z[2] & celloutsig_1_7z[3]) | (celloutsig_1_4z & celloutsig_1_0z[1]));
  assign celloutsig_1_12z = ~((in_data[182] & celloutsig_1_9z[3]) | (celloutsig_1_8z & celloutsig_1_2z));
  assign celloutsig_1_19z = ~((celloutsig_1_2z & celloutsig_1_9z[1]) | (celloutsig_1_12z & celloutsig_1_12z));
  assign celloutsig_0_16z = ~((celloutsig_0_14z & celloutsig_0_3z[16]) | (celloutsig_0_5z & celloutsig_0_7z[5]));
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
