$date
	Sat Mar 29 12:44:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ram_tb $end
$var wire 8 ! data_out [7:0] $end
$var reg 4 " address [3:0] $end
$var reg 1 # clk $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % oe $end
$var reg 1 & we $end
$scope module uut $end
$var wire 4 ' address [3:0] $end
$var wire 1 # clk $end
$var wire 8 ( data_in [7:0] $end
$var wire 1 % oe $end
$var wire 1 & we $end
$var wire 8 ) data_out [7:0] $end
$var reg 8 * data_out_reg [7:0] $end
$upscope $end
$scope task pretty_print_assert_vec $end
$var reg 32 + actual [31:0] $end
$var reg 32 , expected [31:0] $end
$var reg 1024 - msg [1023:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx -
bx ,
bx +
bx *
bz )
b0 (
b0 '
0&
0%
b0 $
0#
b0 "
bz !
$end
#5
1#
#10
1&
b10101011 $
b10101011 (
b11 "
b11 '
0#
#15
1#
#20
0&
0#
#25
1#
#30
bx !
bx )
1%
0#
#35
b10101011 !
b10101011 )
b10101011 *
1#
#40
0#
#45
b10001000110000101110100011000010010000001001111011101010111010000100000011010010111001100100000011010000100000101000010 -
b10101011 ,
b10101011 +
1#
#50
bz !
bz )
0%
0#
#55
1#
#60
1&
b11001101 $
b11001101 (
b1010 "
b1010 '
0#
#65
1#
#70
0&
0#
#75
1#
#80
b10101011 !
b10101011 )
1%
0#
#85
b11001101 !
b11001101 )
b11001101 *
1#
#90
0#
#95
b10001000110000101110100011000010010000001001111011101010111010000100000011010010111001100100000011010000100001101000100 -
b11001101 ,
b11001101 +
1#
#100
bz !
bz )
0%
0#
