// Seed: 2263390352
module module_0 (
    input tri id_0
);
  id_2 :
  assert property (@* -1) id_2 = id_0;
  assign id_2 = id_2;
  module_2 modCall_1 (id_0);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    output tri id_4,
    input wire id_5
);
  logic id_7;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    input wand id_0
);
  logic id_2, id_3;
  assign id_2 = -1;
  assign module_3.id_3 = 0;
  assign module_0.id_2 = 0;
endmodule
module module_3 (
    output tri id_0,
    input uwire id_1,
    input wand id_2,
    input supply1 id_3,
    output uwire id_4,
    input tri id_5,
    input wire id_6,
    input uwire id_7,
    input wand id_8,
    input tri id_9,
    input wor id_10,
    output wand id_11,
    input tri id_12,
    input supply1 id_13,
    input wor id_14,
    input tri id_15,
    input tri0 id_16,
    input tri id_17,
    output tri0 id_18,
    input supply1 id_19,
    output wire id_20,
    output wire id_21
);
  logic [7:0] id_23;
  xor primCall (
      id_20,
      id_19,
      id_5,
      id_17,
      id_16,
      id_14,
      id_8,
      id_9,
      id_12,
      id_7,
      id_15,
      id_1,
      id_10,
      id_6,
      id_13,
      id_3,
      id_2,
      id_23
  );
  assign id_23[-1] = -1'b0;
  module_2 modCall_1 (id_19);
endmodule
