0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/IC-CAV/Documents/Vivado/EEE4120-Prac-4/prac4_2/prac4_2.sim/sim_1/behav/xsim/glbl.v,1621978258,verilog,,,,glbl,,,,,,,,
C:/Users/IC-CAV/Documents/Vivado/EEE4120-Prac-4/prac4_2/prac4_2.srcs/sim_1/new/testBench.v,1622056333,verilog,,,,testBench,,,,,,,,
C:/Users/IC-CAV/Documents/Vivado/EEE4120-Prac-4/prac4_2/prac4_2.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1622039705,verilog,,C:/Users/IC-CAV/Documents/Vivado/EEE4120-Prac-4/prac4_2/prac4_2.srcs/sources_1/new/shifter.v,,blk_mem_gen_0,,,,,,,,
C:/Users/IC-CAV/Documents/Vivado/EEE4120-Prac-4/prac4_2/prac4_2.srcs/sources_1/new/shifter.v,1622057477,verilog,,C:/Users/IC-CAV/Documents/Vivado/EEE4120-Prac-4/prac4_2/prac4_2.srcs/sources_1/new/sine_gen.v,,shifter,,,,,,,,
C:/Users/IC-CAV/Documents/Vivado/EEE4120-Prac-4/prac4_2/prac4_2.srcs/sources_1/new/sine_gen.v,1622056041,verilog,,C:/Users/IC-CAV/Documents/Vivado/EEE4120-Prac-4/prac4_2/prac4_2.srcs/sim_1/new/testBench.v,,sine_gen,,,,,,,,
