Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Feb  9 16:20:33 2018
| Host         : Gogol-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Scaler_Streamer_Top_Block_timing_summary_routed.rpt -warn_on_violation -rpx Scaler_Streamer_Top_Block_timing_summary_routed.rpx
| Design       : Scaler_Streamer_Top_Block
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 6 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.787      -69.460                     12                   93       -4.933       -9.492                      4                   93        7.833        0.000                       0                    51  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                   ------------       ----------      --------------
ftdi_clk                                                {0.000 8.334}      16.667          59.999          
  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]  {0.000 8.334}      16.667          59.999          
  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  {0.000 8.334}      16.667          59.999          
  controller/dataTxFifo/pRead_counter/pNextToRead[5]    {0.000 8.334}      16.667          59.999          
  controller/dataTxFifo/pRead_counter/pNextToRead[6]    {0.000 8.334}      16.667          59.999          
  controller/state[0]                                   {0.000 8.334}      16.667          59.999          
  controller/state[1]                                   {0.000 8.334}      16.667          59.999          
  controller/state[2]                                   {0.000 8.334}      16.667          59.999          
sys_clk                                                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ftdi_clk                                                     -6.539      -51.848                      8                   79        0.156        0.000                      0                   79        7.833        0.000                       0                    40  
  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]        0.000        0.000                      0                    1       -2.506       -2.506                      1                    1        7.833        0.000                       0                     3  
  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]        0.000        0.000                      0                    1       -2.307       -2.307                      1                    1        7.833        0.000                       0                     3  
  controller/dataTxFifo/pRead_counter/pNextToRead[5]          0.000        0.000                      0                    1        0.196        0.000                      0                    1        7.833        0.000                       0                     3  
  controller/dataTxFifo/pRead_counter/pNextToRead[6]          0.000        0.000                      0                    1        0.240        0.000                      0                    1        7.833        0.000                       0                     3  
  controller/state[0]                                         0.000        0.000                      0                    4        0.490        0.000                      0                    4        7.833        0.000                       0                     4  
  controller/state[1]                                         0.000        0.000                      0                    5        0.515        0.000                      0                    5        7.833        0.000                       0                     5  
  controller/state[2]                                         0.000        0.000                      0                    4        0.429        0.000                      0                    4        7.833        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                            To Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                            --------                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
controller/dataTxFifo/pRead_counter/pNextToRead[5]    ftdi_clk                                                    5.816        0.000                      0                    8        0.258        0.000                      0                    8  
controller/state[0]                                   ftdi_clk                                                   -0.709       -0.709                      1                   39        0.364        0.000                      0                   39  
controller/state[1]                                   ftdi_clk                                                   -6.740      -11.424                      3                   40        0.259        0.000                      0                   40  
controller/state[2]                                   ftdi_clk                                                   -6.787      -10.038                      2                   39        0.481        0.000                      0                   39  
controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]        0.000        0.000                      0                    1       -3.466       -3.466                      1                    1  
controller/dataRxFifo/pWrite_counter/pNextToWrite[5]  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]        0.000        0.000                      0                    1       -1.682       -1.682                      1                    1  
controller/dataTxFifo/pRead_counter/pNextToRead[6]    controller/dataTxFifo/pRead_counter/pNextToRead[5]          0.000        0.000                      0                    1       -0.582       -0.582                      1                    1  
controller/dataTxFifo/pRead_counter/pNextToRead[5]    controller/dataTxFifo/pRead_counter/pNextToRead[6]          0.000        0.000                      0                    1        0.308        0.000                      0                    1  
controller/state[1]                                   controller/state[0]                                         0.000        0.000                      0                    4        0.325        0.000                      0                    4  
controller/state[2]                                   controller/state[0]                                         0.000        0.000                      0                    4        0.226        0.000                      0                    4  
controller/state[0]                                   controller/state[1]                                         0.000        0.000                      0                    5        0.132        0.000                      0                    5  
controller/state[2]                                   controller/state[1]                                         0.000        0.000                      0                    5        0.142        0.000                      0                    5  
controller/state[0]                                   controller/state[2]                                         0.000        0.000                      0                    4        0.146        0.000                      0                    4  
controller/state[1]                                   controller/state[2]                                         0.000        0.000                      0                    4        0.327        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                            From Clock                                            To Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                            ----------                                            --------                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                     controller/dataRxFifo/pWrite_counter/pNextToWrite[5]  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]        7.373        0.000                      0                    1        6.563        0.000                      0                    1  
**async_default**                                     controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]       17.853        0.000                      0                    1       -4.933       -4.933                      1                    1  
**async_default**                                     controller/dataRxFifo/pWrite_counter/pNextToWrite[5]  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]       14.712        0.000                      0                    1       -0.947       -0.947                      1                    1  
**async_default**                                     controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]        9.559        0.000                      0                    1        4.558        0.000                      0                    1  
**async_default**                                     controller/dataTxFifo/pRead_counter/pNextToRead[5]    controller/dataTxFifo/pRead_counter/pNextToRead[5]          7.080        0.000                      0                    1        8.356        0.000                      0                    1  
**async_default**                                     controller/dataTxFifo/pRead_counter/pNextToRead[6]    controller/dataTxFifo/pRead_counter/pNextToRead[5]         15.760        0.000                      0                    1       -0.512       -0.512                      1                    1  
**async_default**                                     controller/dataTxFifo/pRead_counter/pNextToRead[5]    controller/dataTxFifo/pRead_counter/pNextToRead[6]         14.584        0.000                      0                    1        0.135        0.000                      0                    1  
**async_default**                                     controller/dataTxFifo/pRead_counter/pNextToRead[6]    controller/dataTxFifo/pRead_counter/pNextToRead[6]          7.001        0.000                      0                    1        8.608        0.000                      0                    1  
**async_default**                                     controller/dataRxFifo/pWrite_counter/pNextToWrite[5]  ftdi_clk                                                   -3.869       -3.869                      1                    1        1.762        0.000                      0                    1  
**async_default**                                     controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  ftdi_clk                                                    5.456        0.000                      0                    1        3.896        0.000                      0                    1  
**async_default**                                     controller/dataTxFifo/pRead_counter/pNextToRead[5]    ftdi_clk                                                   11.131        0.000                      0                    1        0.789        0.000                      0                    1  
**async_default**                                     controller/dataTxFifo/pRead_counter/pNextToRead[6]    ftdi_clk                                                    1.925        0.000                      0                    1        0.723        0.000                      0                    1  
**async_default**                                     ftdi_clk                                              ftdi_clk                                                   12.574        0.000                      0                    2        0.799        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :            8  Failing Endpoints,  Worst Slack       -6.539ns,  Total Violation      -51.848ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.539ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/outputData_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_d[6]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 3.466ns (66.827%)  route 1.721ns (33.173%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.334 - 8.334 ) 
    Source Clock Delay      (SCD):    5.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.707     5.651    controller/dataTxFifo/CLK
    SLICE_X0Y139         FDRE                                         r  controller/dataTxFifo/outputData_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.456     6.107 r  controller/dataTxFifo/outputData_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.721     7.828    lopt_6
    F14                  OBUF (Prop_obuf_I_O)         3.010    10.838 r  ftdi_d_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.838    ftdi_d[6]
    F14                                                               r  ftdi_d[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
                         clock pessimism              0.000     8.334    
                         clock uncertainty           -0.035     8.299    
                         output delay                -4.000     4.299    
  -------------------------------------------------------------------
                         required time                          4.299    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                 -6.539    

Slack (VIOLATED) :        -6.538ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/outputData_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_d[2]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 3.467ns (66.833%)  route 1.721ns (33.167%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.334 - 8.334 ) 
    Source Clock Delay      (SCD):    5.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.705     5.649    controller/dataTxFifo/CLK
    SLICE_X0Y137         FDRE                                         r  controller/dataTxFifo/outputData_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456     6.105 r  controller/dataTxFifo/outputData_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.721     7.826    lopt_4
    D13                  OBUF (Prop_obuf_I_O)         3.011    10.837 r  ftdi_d_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.837    ftdi_d[2]
    D13                                                               r  ftdi_d[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
                         clock pessimism              0.000     8.334    
                         clock uncertainty           -0.035     8.299    
                         output delay                -4.000     4.299    
  -------------------------------------------------------------------
                         required time                          4.299    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                 -6.538    

Slack (VIOLATED) :        -6.514ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/outputData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_d[5]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 3.489ns (67.606%)  route 1.672ns (32.394%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.334 - 8.334 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708     5.652    controller/dataTxFifo/CLK
    SLICE_X0Y141         FDRE                                         r  controller/dataTxFifo/outputData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456     6.108 r  controller/dataTxFifo/outputData_reg[5]/Q
                         net (fo=1, routed)           1.672     7.780    ftdi_d_IBUF[2]
    B11                  OBUF (Prop_obuf_I_O)         3.033    10.812 r  ftdi_d_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.812    ftdi_d[5]
    B11                                                               r  ftdi_d[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
                         clock pessimism              0.000     8.334    
                         clock uncertainty           -0.035     8.299    
                         output delay                -4.000     4.299    
  -------------------------------------------------------------------
                         required time                          4.299    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                 -6.514    

Slack (VIOLATED) :        -6.509ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/outputData_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_d[1]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 3.494ns (67.640%)  route 1.672ns (32.360%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.334 - 8.334 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.698     5.642    controller/dataTxFifo/CLK
    SLICE_X0Y131         FDRE                                         r  controller/dataTxFifo/outputData_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     6.098 r  controller/dataTxFifo/outputData_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.672     7.770    lopt_2
    A13                  OBUF (Prop_obuf_I_O)         3.038    10.808 r  ftdi_d_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.808    ftdi_d[1]
    A13                                                               r  ftdi_d[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
                         clock pessimism              0.000     8.334    
                         clock uncertainty           -0.035     8.299    
                         output delay                -4.000     4.299    
  -------------------------------------------------------------------
                         required time                          4.299    
                         arrival time                         -10.808    
  -------------------------------------------------------------------
                         slack                                 -6.509    

Slack (VIOLATED) :        -6.499ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/outputData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_d[7]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 3.475ns (67.514%)  route 1.672ns (32.486%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.334 - 8.334 ) 
    Source Clock Delay      (SCD):    5.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.707     5.651    controller/dataTxFifo/CLK
    SLICE_X0Y139         FDRE                                         r  controller/dataTxFifo/outputData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.456     6.107 r  controller/dataTxFifo/outputData_reg[7]/Q
                         net (fo=1, routed)           1.672     7.779    ftdi_d_IBUF[6]
    F13                  OBUF (Prop_obuf_I_O)         3.019    10.798 r  ftdi_d_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.798    ftdi_d[7]
    F13                                                               r  ftdi_d[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
                         clock pessimism              0.000     8.334    
                         clock uncertainty           -0.035     8.299    
                         output delay                -4.000     4.299    
  -------------------------------------------------------------------
                         required time                          4.299    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                 -6.499    

Slack (VIOLATED) :        -6.497ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/outputData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_d[3]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 3.475ns (67.514%)  route 1.672ns (32.486%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.334 - 8.334 ) 
    Source Clock Delay      (SCD):    5.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.705     5.649    controller/dataTxFifo/CLK
    SLICE_X0Y137         FDRE                                         r  controller/dataTxFifo/outputData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456     6.105 r  controller/dataTxFifo/outputData_reg[3]/Q
                         net (fo=1, routed)           1.672     7.777    ftdi_d_IBUF[0]
    D12                  OBUF (Prop_obuf_I_O)         3.019    10.796 r  ftdi_d_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.796    ftdi_d[3]
    D12                                                               r  ftdi_d[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
                         clock pessimism              0.000     8.334    
                         clock uncertainty           -0.035     8.299    
                         output delay                -4.000     4.299    
  -------------------------------------------------------------------
                         required time                          4.299    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                 -6.497    

Slack (VIOLATED) :        -6.377ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/outputData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_d[4]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        5.023ns  (logic 3.490ns (69.480%)  route 1.533ns (30.520%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.334 - 8.334 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708     5.652    controller/dataTxFifo/CLK
    SLICE_X0Y141         FDRE                                         r  controller/dataTxFifo/outputData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456     6.108 r  controller/dataTxFifo/outputData_reg[4]/Q
                         net (fo=1, routed)           1.533     7.641    ftdi_d_IBUF[1]
    A11                  OBUF (Prop_obuf_I_O)         3.034    10.676 r  ftdi_d_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.676    ftdi_d[4]
    A11                                                               r  ftdi_d[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
                         clock pessimism              0.000     8.334    
                         clock uncertainty           -0.035     8.299    
                         output delay                -4.000     4.299    
  -------------------------------------------------------------------
                         required time                          4.299    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                 -6.377    

Slack (VIOLATED) :        -6.374ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/outputData_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_d[0]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 3.497ns (69.522%)  route 1.533ns (30.478%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.334 - 8.334 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.698     5.642    controller/dataTxFifo/CLK
    SLICE_X0Y131         FDRE                                         r  controller/dataTxFifo/outputData_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     6.098 r  controller/dataTxFifo/outputData_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.533     7.631    lopt
    A14                  OBUF (Prop_obuf_I_O)         3.041    10.672 r  ftdi_d_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.672    ftdi_d[0]
    A14                                                               r  ftdi_d[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
                         clock pessimism              0.000     8.334    
                         clock uncertainty           -0.035     8.299    
                         output delay                -4.000     4.299    
  -------------------------------------------------------------------
                         required time                          4.299    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                 -6.374    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/full_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.766ns (32.521%)  route 1.589ns (67.479%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.339ns = ( 13.673 - 8.334 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709     5.653    controller/dataRxFifo/CLK
    SLICE_X2Y146         FDPE                                         r  controller/dataRxFifo/full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDPE (Prop_fdpe_C_Q)         0.518     6.171 r  controller/dataRxFifo/full_reg/Q
                         net (fo=3, routed)           0.799     6.970    controller/dataRxFifo/rxFIFOFull
    SLICE_X1Y146         LUT2 (Prop_lut2_I1_O)        0.124     7.094 f  controller/dataRxFifo/state[2]_i_2/O
                         net (fo=2, routed)           0.790     7.885    controller/dataTxFifo/full_reg
    SLICE_X1Y147         LUT6 (Prop_lut6_I5_O)        0.124     8.009 r  controller/dataTxFifo/state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.009    controller/dataTxFifo_n_0
    SLICE_X1Y147         FDRE                                         r  controller/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE                                         r  controller/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.291    13.963    
                         clock uncertainty           -0.035    13.928    
    SLICE_X1Y147         FDRE (Setup_fdre_C_D)        0.034    13.962    controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.962    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/full_reg/C
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 0.766ns (32.590%)  route 1.584ns (67.410%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.339ns = ( 13.673 - 8.334 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709     5.653    controller/dataRxFifo/CLK
    SLICE_X2Y146         FDPE                                         r  controller/dataRxFifo/full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDPE (Prop_fdpe_C_Q)         0.518     6.171 f  controller/dataRxFifo/full_reg/Q
                         net (fo=3, routed)           0.799     6.970    controller/dataRxFifo/rxFIFOFull
    SLICE_X1Y146         LUT2 (Prop_lut2_I1_O)        0.124     7.094 r  controller/dataRxFifo/state[2]_i_2/O
                         net (fo=2, routed)           0.785     7.880    controller/dataTxFifo/full_reg
    SLICE_X1Y147         LUT6 (Prop_lut6_I3_O)        0.124     8.004 r  controller/dataTxFifo/state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.004    controller/dataTxFifo_n_1
    SLICE_X1Y147         FDRE                                         r  controller/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE                                         r  controller/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.291    13.963    
                         clock uncertainty           -0.035    13.928    
    SLICE_X1Y147         FDRE (Setup_fdre_C_D)        0.035    13.963    controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  5.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.220%)  route 0.075ns (28.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.598     1.730    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.141     1.871 r  controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/Q
                         net (fo=5, routed)           0.075     1.946    controller/dataRxFifo/pWrite_counter/binary_count_reg__1[4]
    SLICE_X1Y145         LUT6 (Prop_lut6_I4_O)        0.045     1.991 r  controller/dataRxFifo/pWrite_counter/binary_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.991    controller/dataRxFifo/pWrite_counter/p_0_in__0[5]
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.257    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/C
                         clock pessimism             -0.514     1.743    
    SLICE_X1Y145         FDRE (Hold_fdre_C_D)         0.092     1.835    controller/dataRxFifo/pWrite_counter/binary_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/binary_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.287%)  route 0.072ns (25.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.729    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X2Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.164     1.893 r  controller/dataTxFifo/pRead_counter/binary_count_reg[2]/Q
                         net (fo=7, routed)           0.072     1.965    controller/dataTxFifo/pRead_counter/binary_count_reg__1[2]
    SLICE_X3Y141         LUT6 (Prop_lut6_I3_O)        0.045     2.010 r  controller/dataTxFifo/pRead_counter/binary_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.010    controller/dataTxFifo/pRead_counter/p_0_in[5]
    SLICE_X3Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[5]/C
                         clock pessimism             -0.514     1.742    
    SLICE_X3Y141         FDRE (Hold_fdre_C_D)         0.092     1.834    controller/dataTxFifo/pRead_counter/binary_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.598     1.730    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.141     1.871 r  controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/Q
                         net (fo=3, routed)           0.128     1.998    controller/dataRxFifo/pWrite_counter/binary_count_reg__0[6]
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.257    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/C
                         clock pessimism             -0.527     1.730    
    SLICE_X1Y145         FDRE (Hold_fdre_C_D)         0.071     1.801    controller/dataRxFifo/pWrite_counter/graycount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/binary_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.213ns (64.458%)  route 0.117ns (35.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.729    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X2Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.164     1.893 r  controller/dataTxFifo/pRead_counter/binary_count_reg[0]/Q
                         net (fo=7, routed)           0.117     2.010    controller/dataTxFifo/pRead_counter/binary_count_reg__1[0]
    SLICE_X3Y141         LUT5 (Prop_lut5_I1_O)        0.049     2.059 r  controller/dataTxFifo/pRead_counter/binary_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.059    controller/dataTxFifo/pRead_counter/p_0_in[4]
    SLICE_X3Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[4]/C
                         clock pessimism             -0.514     1.742    
    SLICE_X3Y141         FDRE (Hold_fdre_C_D)         0.104     1.846    controller/dataTxFifo/pRead_counter/binary_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.185ns (53.289%)  route 0.162ns (46.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.598     1.730    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.141     1.871 r  controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/Q
                         net (fo=5, routed)           0.162     2.033    controller/dataRxFifo/pWrite_counter/binary_count_reg__1[4]
    SLICE_X1Y145         LUT2 (Prop_lut2_I0_O)        0.044     2.077 r  controller/dataRxFifo/pWrite_counter/graycount[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.077    controller/dataRxFifo/pWrite_counter/graycount[4]_i_1__0_n_0
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.257    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[4]/C
                         clock pessimism             -0.514     1.743    
    SLICE_X1Y145         FDRE (Hold_fdre_C_D)         0.107     1.850    controller/dataRxFifo/pWrite_counter/graycount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.192ns (53.544%)  route 0.167ns (46.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.598     1.730    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.141     1.871 r  controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/Q
                         net (fo=7, routed)           0.167     2.037    controller/dataRxFifo/pWrite_counter/binary_count_reg__1[2]
    SLICE_X1Y145         LUT2 (Prop_lut2_I0_O)        0.051     2.088 r  controller/dataRxFifo/pWrite_counter/graycount[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.088    controller/dataRxFifo/pWrite_counter/graycount[2]_i_1__0_n_0
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.257    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[2]/C
                         clock pessimism             -0.514     1.743    
    SLICE_X1Y145         FDRE (Hold_fdre_C_D)         0.107     1.850    controller/dataRxFifo/pWrite_counter/graycount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.423%)  route 0.162ns (46.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.598     1.730    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.141     1.871 r  controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/Q
                         net (fo=5, routed)           0.162     2.033    controller/dataRxFifo/pWrite_counter/binary_count_reg__1[4]
    SLICE_X1Y145         LUT2 (Prop_lut2_I1_O)        0.045     2.078 r  controller/dataRxFifo/pWrite_counter/graycount[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.078    controller/dataRxFifo/pWrite_counter/graycount[3]_i_1__0_n_0
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.257    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[3]/C
                         clock pessimism             -0.514     1.743    
    SLICE_X1Y145         FDRE (Hold_fdre_C_D)         0.092     1.835    controller/dataRxFifo/pWrite_counter/graycount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/binary_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/graycount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.729    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.141     1.870 r  controller/dataTxFifo/pRead_counter/binary_count_reg[6]/Q
                         net (fo=3, routed)           0.179     2.049    controller/dataTxFifo/pRead_counter/binary_count_reg__0[6]
    SLICE_X3Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[6]/C
                         clock pessimism             -0.527     1.729    
    SLICE_X3Y141         FDRE (Hold_fdre_C_D)         0.076     1.805    controller/dataTxFifo/pRead_counter/graycount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.753%)  route 0.167ns (47.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.598     1.730    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.141     1.871 r  controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/Q
                         net (fo=7, routed)           0.167     2.037    controller/dataRxFifo/pWrite_counter/binary_count_reg__1[2]
    SLICE_X1Y145         LUT2 (Prop_lut2_I1_O)        0.045     2.082 r  controller/dataRxFifo/pWrite_counter/graycount[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.082    controller/dataRxFifo/pWrite_counter/graycount[1]_i_1__0_n_0
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.257    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[1]/C
                         clock pessimism             -0.514     1.743    
    SLICE_X1Y145         FDRE (Hold_fdre_C_D)         0.092     1.835    controller/dataRxFifo/pWrite_counter/graycount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/binary_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.598     1.730    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.141     1.871 r  controller/dataRxFifo/pWrite_counter/binary_count_reg[0]/Q
                         net (fo=7, routed)           0.185     2.056    controller/dataRxFifo/pWrite_counter/binary_count_reg__1[0]
    SLICE_X0Y145         LUT4 (Prop_lut4_I1_O)        0.043     2.099 r  controller/dataRxFifo/pWrite_counter/binary_count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.099    controller/dataRxFifo/pWrite_counter/p_0_in__0[3]
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.257    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[3]/C
                         clock pessimism             -0.527     1.730    
    SLICE_X0Y145         FDRE (Hold_fdre_C_D)         0.107     1.837    controller/dataRxFifo/pWrite_counter/binary_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clk
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { ftdi_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         16.667      14.512     BUFGCTRL_X0Y16  ftdi_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         16.667      15.667     SLICE_X2Y146    controller/dataRxFifo/full_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         16.667      15.667     SLICE_X0Y145    controller/dataRxFifo/pWrite_counter/binary_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.667      15.667     SLICE_X0Y145    controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.667      15.667     SLICE_X0Y145    controller/dataRxFifo/pWrite_counter/binary_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.667      15.667     SLICE_X0Y145    controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.667      15.667     SLICE_X1Y145    controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.667      15.667     SLICE_X1Y145    controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.667      15.667     SLICE_X0Y145    controller/dataRxFifo/pWrite_counter/graycount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.667      15.667     SLICE_X1Y145    controller/dataRxFifo/pWrite_counter/graycount_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X0Y131    controller/dataTxFifo/outputData_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X0Y131    controller/dataTxFifo/outputData_reg[4]_lopt_replica/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         8.333       7.833      SLICE_X2Y146    controller/dataRxFifo/full_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X0Y145    controller/dataRxFifo/pWrite_counter/binary_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X0Y145    controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X0Y145    controller/dataRxFifo/pWrite_counter/binary_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X0Y145    controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X1Y145    controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X1Y145    controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X0Y145    controller/dataRxFifo/pWrite_counter/graycount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X1Y147    controller/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X1Y147    controller/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X1Y147    controller/state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X1Y147    controller/state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X1Y147    controller/state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X1Y147    controller/state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.334       7.834      SLICE_X0Y137    controller/dataTxFifo/outputData_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.334       7.834      SLICE_X0Y137    controller/dataTxFifo/outputData_reg[5]_lopt_replica/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         8.334       7.834      SLICE_X2Y146    controller/dataRxFifo/full_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.334       7.834      SLICE_X0Y145    controller/dataRxFifo/pWrite_counter/binary_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
  To Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -2.506ns,  Total Violation       -2.506ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall@8.334ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall@8.334ns)
  Data Path Delay:        8.342ns  (logic 0.325ns (3.896%)  route 8.017ns (96.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.504ns = ( 21.838 - 8.334 ) 
    Source Clock Delay      (SCD):    6.072ns = ( 14.406 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.244ns
    Computed max time borrow:         8.577ns
    Time borrowed from endpoint:      0.548ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709    13.987    controller/dataRxFifo/pWrite_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.419    14.406 f  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           8.017    22.423    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.325    22.748 r  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.000    22.748    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         r  controller/dataRxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall edge)
                                                      8.334     8.334 r  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    13.672    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.337    14.009 f  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           6.914    20.923    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.262    21.185 r  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.653    21.838    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         r  controller/dataRxFifo/status_reg/G
                         clock pessimism              0.398    22.235    
                         clock uncertainty           -0.035    22.200    
                         time borrowed                0.548    22.748    
  -------------------------------------------------------------------
                         required time                         22.748    
                         arrival time                         -22.748    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.506ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise@0.000ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise@0.000ns)
  Data Path Delay:        7.176ns  (logic 0.262ns (3.651%)  route 6.914ns (96.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        9.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.182ns
    Source Clock Delay      (SCD):    5.675ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589     5.338    controller/dataRxFifo/pWrite_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.337     5.675 r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           6.914    12.589    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.262    12.851 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.000    12.851    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709     5.653    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.419     6.072 r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           8.017    14.089    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.325    14.414 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.768    15.182    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism             -0.398    14.785    
                         clock uncertainty            0.035    14.820    
    SLICE_X2Y145         LDCE (Hold_ldce_G_D)         0.537    15.357    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -15.357    
                         arrival time                          12.851    
  -------------------------------------------------------------------
                         slack                                 -2.506    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.500         8.334       7.834      SLICE_X2Y145  controller/dataRxFifo/status_reg/G
Low Pulse Width   Fast    LDCE/G    n/a            0.500         8.334       7.834      SLICE_X2Y145  controller/dataRxFifo/status_reg/G
High Pulse Width  Slow    FDPE/PRE  n/a            0.500         8.333       7.833      SLICE_X2Y146  controller/dataRxFifo/full_reg/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.500         8.333       7.833      SLICE_X2Y146  controller/dataRxFifo/full_reg/PRE
High Pulse Width  Slow    LDCE/CLR  n/a            0.500         8.334       7.834      SLICE_X2Y145  controller/dataRxFifo/status_reg/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.500         8.334       7.834      SLICE_X2Y145  controller/dataRxFifo/status_reg/CLR



---------------------------------------------------------------------------------------------------
From Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
  To Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -2.307ns,  Total Violation       -2.307ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise@0.000ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 0.288ns (3.918%)  route 7.063ns (96.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.711ns
    Source Clock Delay      (SCD):    6.072ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.244ns
    Computed max time borrow:         8.578ns
    Time borrowed from endpoint:      0.349ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709     5.653    controller/dataRxFifo/pWrite_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.419     6.072 r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           7.063    13.135    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.288    13.423 r  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.000    13.423    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         r  controller/dataRxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589     5.338    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.337     5.675 r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           6.152    11.826    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.232    12.058 r  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.653    12.711    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         r  controller/dataRxFifo/status_reg/G
                         clock pessimism              0.398    13.109    
                         clock uncertainty           -0.035    13.074    
                         time borrowed                0.349    13.423    
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                         -13.423    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.307ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall@8.334ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall@8.334ns)
  Data Path Delay:        6.384ns  (logic 0.232ns (3.634%)  route 6.152ns (96.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.191ns = ( 22.525 - 8.334 ) 
    Source Clock Delay      (SCD):    5.675ns = ( 14.009 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    13.672    controller/dataRxFifo/pWrite_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.337    14.009 f  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           6.152    20.160    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.232    20.392 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.000    20.392    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall edge)
                                                      8.334     8.334 r  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709    13.987    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.419    14.406 f  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           7.063    21.469    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.288    21.757 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.768    22.525    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism             -0.398    22.127    
                         clock uncertainty            0.035    22.163    
    SLICE_X2Y145         LDCE (Hold_ldce_G_D)         0.537    22.700    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -22.700    
                         arrival time                          20.392    
  -------------------------------------------------------------------
                         slack                                 -2.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.500         8.333       7.833      SLICE_X2Y145  controller/dataRxFifo/status_reg/G
Low Pulse Width   Fast    LDCE/G    n/a            0.500         8.333       7.833      SLICE_X2Y145  controller/dataRxFifo/status_reg/G
High Pulse Width  Fast    LDCE/CLR  n/a            0.500         8.333       7.833      SLICE_X2Y145  controller/dataRxFifo/status_reg/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.500         8.333       7.833      SLICE_X2Y146  controller/dataRxFifo/full_reg/PRE
High Pulse Width  Slow    LDCE/CLR  n/a            0.500         8.333       7.833      SLICE_X2Y145  controller/dataRxFifo/status_reg/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.500         8.333       7.833      SLICE_X2Y146  controller/dataRxFifo/full_reg/PRE



---------------------------------------------------------------------------------------------------
From Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[5]
  To Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[5]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataTxFifo/pRead_counter/pNextToRead[5]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataTxFifo/pRead_counter/pNextToRead[5]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.299ns (8.060%)  route 3.411ns (91.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.994ns
    Source Clock Delay      (SCD):    6.071ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.278ns
    Time borrowed from endpoint:      1.425ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708     5.652    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.419     6.071 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           1.873     7.945    controller/dataTxFifo/pRead_counter/outputData_reg[3][5]
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.299     8.244 r  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           1.537     9.781    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         r  controller/dataTxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.588     5.337    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.337     5.674 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           1.606     7.280    controller/dataTxFifo/pRead_counter/outputData_reg[3][5]
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.241     7.521 r  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.473     7.994    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         r  controller/dataTxFifo/status_reg/G
                         clock pessimism              0.398     8.391    
                         clock uncertainty           -0.035     8.356    
                         time borrowed                1.425     9.781    
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataTxFifo/pRead_counter/pNextToRead[5]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataTxFifo/pRead_counter/pNextToRead[5]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns)
  Data Path Delay:        1.616ns  (logic 0.099ns (6.127%)  route 1.517ns (93.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.730ns = ( 12.064 - 8.334 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 10.191 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597    10.063    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.128    10.191 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.837    11.028    controller/dataTxFifo/pRead_counter/outputData_reg[3][5]
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.099    11.127 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.679    11.806    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 r  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870    10.590    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.160    10.750 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.946    11.696    controller/dataTxFifo/pRead_counter/outputData_reg[3][5]
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    11.820 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.244    12.064    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism             -0.559    11.505    
                         clock uncertainty            0.035    11.540    
    SLICE_X0Y140         LDCE (Hold_ldce_G_D)         0.070    11.610    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -11.610    
                         arrival time                          11.806    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         controller/dataTxFifo/pRead_counter/pNextToRead[5]
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.500         8.333       7.833      SLICE_X0Y140  controller/dataTxFifo/status_reg/G
Low Pulse Width   Fast    LDCE/G    n/a            0.500         8.333       7.833      SLICE_X0Y140  controller/dataTxFifo/status_reg/G
High Pulse Width  Fast    FDPE/PRE  n/a            0.500         8.333       7.833      SLICE_X1Y141  controller/dataTxFifo/empty_reg/PRE
High Pulse Width  Fast    LDCE/CLR  n/a            0.500         8.333       7.833      SLICE_X0Y140  controller/dataTxFifo/status_reg/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.500         8.333       7.833      SLICE_X1Y141  controller/dataTxFifo/empty_reg/PRE
High Pulse Width  Slow    LDCE/CLR  n/a            0.500         8.333       7.833      SLICE_X0Y140  controller/dataTxFifo/status_reg/CLR



---------------------------------------------------------------------------------------------------
From Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[6]
  To Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[6]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataTxFifo/pRead_counter/pNextToRead[6]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataTxFifo/pRead_counter/pNextToRead[6] fall@8.334ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] fall@8.334ns)
  Data Path Delay:        2.984ns  (logic 0.297ns (9.955%)  route 2.687ns (90.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.366ns = ( 15.700 - 8.334 ) 
    Source Clock Delay      (SCD):    6.071ns = ( 14.405 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.277ns
    Time borrowed from endpoint:      1.326ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708    13.986    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.419    14.405 f  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           1.149    15.554    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X0Y141         LUT2 (Prop_lut2_I1_O)        0.297    15.851 r  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           1.537    17.389    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         r  controller/dataTxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] fall edge)
                                                      8.334     8.334 r  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.588    13.671    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.337    14.008 f  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           0.980    14.988    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X0Y141         LUT2 (Prop_lut2_I1_O)        0.240    15.228 r  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.473    15.700    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         r  controller/dataTxFifo/status_reg/G
                         clock pessimism              0.398    16.098    
                         clock uncertainty           -0.035    16.063    
                         time borrowed                1.326    17.389    
  -------------------------------------------------------------------
                         required time                         17.389    
                         arrival time                         -17.389    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataTxFifo/pRead_counter/pNextToRead[6]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/dataTxFifo/pRead_counter/pNextToRead[6] rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.098ns (7.665%)  route 1.181ns (92.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.729    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.128     1.857 r  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           0.501     2.358    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X0Y141         LUT2 (Prop_lut2_I1_O)        0.098     2.456 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.679     3.135    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.160     2.416 r  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           0.566     2.982    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X0Y141         LUT2 (Prop_lut2_I1_O)        0.123     3.105 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.244     3.349    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism             -0.559     2.789    
                         clock uncertainty            0.035     2.825    
    SLICE_X0Y140         LDCE (Hold_ldce_G_D)         0.070     2.895    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         controller/dataTxFifo/pRead_counter/pNextToRead[6]
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.500         8.334       7.834      SLICE_X0Y140  controller/dataTxFifo/status_reg/G
Low Pulse Width   Fast    LDCE/G    n/a            0.500         8.334       7.834      SLICE_X0Y140  controller/dataTxFifo/status_reg/G
High Pulse Width  Slow    FDPE/PRE  n/a            0.500         8.333       7.833      SLICE_X1Y141  controller/dataTxFifo/empty_reg/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.500         8.333       7.833      SLICE_X1Y141  controller/dataTxFifo/empty_reg/PRE
High Pulse Width  Fast    LDCE/CLR  n/a            0.500         8.334       7.834      SLICE_X0Y140  controller/dataTxFifo/status_reg/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.500         8.334       7.834      SLICE_X0Y140  controller/dataTxFifo/status_reg/CLR



---------------------------------------------------------------------------------------------------
From Clock:  controller/state[0]
  To Clock:  controller/state[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        3.913ns  (logic 0.124ns (3.169%)  route 3.789ns (96.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.028ns = ( 15.362 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.277ns
    Time borrowed from endpoint:      2.628ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.816    16.264    controller/state[0]
    SLICE_X1Y147         LUT3 (Prop_lut3_I0_O)        0.124    16.388 f  controller/WR_reg_i_1/O
                         net (fo=1, routed)           1.972    18.360    controller/WR_reg_i_1_n_0
    SLICE_X0Y133         LDCE                                         f  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.384    14.426    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.100    14.526 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.836    15.362    controller/WR_reg_i_2_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/G
                         clock pessimism              0.405    15.767    
                         clock uncertainty           -0.035    15.731    
                         time borrowed                2.628    18.360    
  -------------------------------------------------------------------
                         required time                         18.360    
                         arrival time                         -18.360    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.152ns (3.403%)  route 4.314ns (96.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.753ns
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:              -0.258ns
    Computed max time borrow:         8.076ns
    Time borrowed from endpoint:      2.457ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710     5.654    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459     6.113 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          3.113     9.226    controller/state[0]
    SLICE_X1Y147         LUT3 (Prop_lut3_I1_O)        0.152     9.378 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           1.201    10.579    controller/recvData_reg_i_1_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590     5.339    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370     5.709 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.453     7.162    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.100     7.262 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.491     7.753    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
                         clock pessimism              0.405     8.158    
                         clock uncertainty           -0.035     8.123    
                         time borrowed                2.457    10.579    
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        3.191ns  (logic 0.152ns (4.763%)  route 3.039ns (95.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.734ns = ( 15.068 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.264ns
    Computed max time borrow:         8.069ns
    Time borrowed from endpoint:      2.201ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.713    16.160    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.152    16.312 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           1.326    17.638    controller/sendData_reg_i_1_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.384    14.426    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.100    14.526 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.542    15.068    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
                         clock pessimism              0.405    15.473    
                         clock uncertainty           -0.035    15.438    
                         time borrowed                2.201    17.638    
  -------------------------------------------------------------------
                         required time                         17.638    
                         arrival time                         -17.638    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        3.447ns  (logic 0.152ns (4.410%)  route 3.295ns (95.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.997ns = ( 15.331 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.101ns
    Computed max time borrow:         8.232ns
    Time borrowed from endpoint:      2.194ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.816    16.264    controller/state[0]
    SLICE_X1Y147         LUT3 (Prop_lut3_I1_O)        0.152    16.416 f  controller/RD_reg_i_1/O
                         net (fo=1, routed)           1.479    17.894    controller/RD_reg_i_1_n_0
    SLICE_X0Y146         LDCE                                         f  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.384    14.426    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.095    14.521 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.810    15.331    controller/RD_reg_i_2_n_0
    SLICE_X0Y146         LDCE                                         r  controller/RD_reg/G
                         clock pessimism              0.405    15.736    
                         clock uncertainty           -0.035    15.701    
                         time borrowed                2.194    17.894    
  -------------------------------------------------------------------
                         required time                         17.894    
                         arrival time                         -17.894    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.043ns (3.118%)  route 1.336ns (96.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.606     2.483    controller/state[0]
    SLICE_X1Y147         LUT3 (Prop_lut3_I1_O)        0.043     2.526 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           0.730     3.256    controller/RD_reg_i_1_n_0
    SLICE_X0Y146         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.219     2.659    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.060     2.719 f  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.494     3.213    controller/RD_reg_i_2_n_0
    SLICE_X0Y146         LDCE                                         f  controller/RD_reg/G
                         clock pessimism             -0.563     2.649    
                         clock uncertainty            0.035     2.685    
    SLICE_X0Y146         LDCE (Hold_ldce_G_D)         0.081     2.766    controller/RD_reg
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.045ns (3.029%)  route 1.441ns (96.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.606     2.483    controller/state[0]
    SLICE_X1Y147         LUT3 (Prop_lut3_I0_O)        0.045     2.528 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.834     3.362    controller/WR_reg_i_1_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.219     2.659    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.056     2.715 f  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.477     3.191    controller/WR_reg_i_2_n_0
    SLICE_X0Y133         LDCE                                         f  controller/WR_reg/G
                         clock pessimism             -0.563     2.628    
                         clock uncertainty            0.035     2.664    
    SLICE_X0Y133         LDCE (Hold_ldce_G_D)         0.070     2.734    controller/WR_reg
  -------------------------------------------------------------------
                         required time                         -2.734    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.043ns (3.069%)  route 1.358ns (96.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.017ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.761     2.638    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.043     2.681 f  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.597     3.278    controller/sendData_reg_i_1_n_0
    SLICE_X0Y142         LDCE                                         f  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.219     2.659    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.056     2.715 f  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.302     3.017    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         f  controller/sendData_reg/G
                         clock pessimism             -0.563     2.453    
                         clock uncertainty            0.035     2.489    
    SLICE_X0Y142         LDCE (Hold_ldce_G_D)         0.003     2.492    controller/sendData_reg
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        1.994ns  (logic 0.044ns (2.207%)  route 1.950ns (97.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns = ( 11.936 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.415    11.626    controller/state[0]
    SLICE_X1Y147         LUT3 (Prop_lut3_I1_O)        0.044    11.670 f  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.535    12.205    controller/recvData_reg_i_1_n_0
    SLICE_X1Y146         LDCE                                         f  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182    10.774 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.872    11.646    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.056    11.702 f  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.233    11.936    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         f  controller/recvData_reg/G
                         clock pessimism             -0.563    11.372    
                         clock uncertainty            0.035    11.408    
    SLICE_X1Y146         LDCE (Hold_ldce_G_D)         0.008    11.416    controller/recvData_reg
  -------------------------------------------------------------------
                         required time                        -11.416    
                         arrival time                          12.205    
  -------------------------------------------------------------------
                         slack                                  0.789    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         controller/state[0]
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { controller/state_reg[0]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X1Y146  controller/recvData_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X1Y146  controller/recvData_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X1Y146  controller/recvData_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X0Y142  controller/sendData_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X0Y133  controller/WR_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X1Y146  controller/recvData_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X0Y142  controller/sendData_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X0Y146  controller/RD_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X0Y133  controller/WR_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X0Y146  controller/RD_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  controller/state[1]
  To Clock:  controller/state[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (negative level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        3.545ns  (logic 0.124ns (3.498%)  route 3.421ns (96.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.184ns = ( 14.518 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.053ns
    Computed max time borrow:         8.280ns
    Time borrowed from endpoint:      3.105ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          2.801    17.249    controller/state[1]
    SLICE_X1Y147         LUT3 (Prop_lut3_I2_O)        0.124    17.373 f  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.620    17.993    controller/OE_reg_i_1_n_0
    SLICE_X0Y147         LDCE                                         f  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.476    14.518    controller/state[1]
    SLICE_X0Y147         LDCE                                         r  controller/OE_reg/G  (IS_INVERTED)
                         clock pessimism              0.405    14.923    
                         clock uncertainty           -0.035    14.888    
                         time borrowed                3.105    17.993    
  -------------------------------------------------------------------
                         required time                         17.993    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        3.761ns  (logic 0.124ns (3.297%)  route 3.637ns (96.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.222ns = ( 15.556 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.277ns
    Time borrowed from endpoint:      2.283ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.665    16.112    controller/state[1]
    SLICE_X1Y147         LUT3 (Prop_lut3_I2_O)        0.124    16.236 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           1.972    18.208    controller/WR_reg_i_1_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.577    14.620    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.100    14.720 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.836    15.556    controller/WR_reg_i_2_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/G
                         clock pessimism              0.405    15.960    
                         clock uncertainty           -0.035    15.925    
                         time borrowed                2.283    18.208    
  -------------------------------------------------------------------
                         required time                         18.208    
                         arrival time                         -18.208    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.152ns (4.479%)  route 3.242ns (95.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.928ns
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:              -0.264ns
    Computed max time borrow:         8.070ns
    Time borrowed from endpoint:      2.210ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710     5.654    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459     6.113 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.916     8.029    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.152     8.181 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           1.326     9.507    controller/sendData_reg_i_1_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590     5.339    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370     5.709 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.577     6.286    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.100     6.386 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.542     6.928    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
                         clock pessimism              0.405     7.332    
                         clock uncertainty           -0.035     7.297    
                         time borrowed                2.210     9.507    
  -------------------------------------------------------------------
                         required time                          9.507    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.150ns (3.612%)  route 4.002ns (96.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.924ns
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:              -0.258ns
    Computed max time borrow:         8.076ns
    Time borrowed from endpoint:      1.972ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.937ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710     5.654    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459     6.113 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          2.801     8.915    controller/state[1]
    SLICE_X1Y147         LUT3 (Prop_lut3_I2_O)        0.150     9.065 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           1.201    10.266    controller/recvData_reg_i_1_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590     5.339    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370     5.709 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.624     7.333    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.100     7.433 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.491     7.924    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
                         clock pessimism              0.405     8.329    
                         clock uncertainty           -0.035     8.293    
                         time borrowed                1.972    10.266    
  -------------------------------------------------------------------
                         required time                         10.266    
                         arrival time                         -10.266    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        3.293ns  (logic 0.150ns (4.555%)  route 3.143ns (95.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.217ns = ( 15.551 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.101ns
    Computed max time borrow:         8.232ns
    Time borrowed from endpoint:      1.820ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.785ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.665    16.112    controller/state[1]
    SLICE_X1Y147         LUT3 (Prop_lut3_I0_O)        0.150    16.262 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           1.479    17.741    controller/RD_reg_i_1_n_0
    SLICE_X0Y146         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.577    14.620    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.121    14.741 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.810    15.551    controller/RD_reg_i_2_n_0
    SLICE_X0Y146         LDCE                                         r  controller/RD_reg/G
                         clock pessimism              0.405    15.955    
                         clock uncertainty           -0.035    15.920    
                         time borrowed                1.820    17.741    
  -------------------------------------------------------------------
                         required time                         17.741    
                         arrival time                         -17.741    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.042ns (2.329%)  route 1.761ns (97.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.226     3.103    controller/state[1]
    SLICE_X1Y147         LUT3 (Prop_lut3_I2_O)        0.042     3.145 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.535     3.680    controller/recvData_reg_i_1_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.956     3.396    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.056     3.452 f  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.233     3.685    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         f  controller/recvData_reg/G
                         clock pessimism             -0.563     3.122    
                         clock uncertainty            0.035     3.157    
    SLICE_X1Y146         LDCE (Hold_ldce_G_D)         0.008     3.165    controller/recvData_reg
  -------------------------------------------------------------------
                         required time                         -3.165    
                         arrival time                           3.680    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.045ns (2.884%)  route 1.515ns (97.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.786     2.662    controller/state[1]
    SLICE_X1Y147         LUT3 (Prop_lut3_I0_O)        0.045     2.707 f  controller/RD_reg_i_1/O
                         net (fo=1, routed)           0.730     3.437    controller/RD_reg_i_1_n_0
    SLICE_X0Y146         LDCE                                         f  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.311     2.751    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.052     2.803 f  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.494     3.297    controller/RD_reg_i_2_n_0
    SLICE_X0Y146         LDCE                                         f  controller/RD_reg/G
                         clock pessimism             -0.563     2.734    
                         clock uncertainty            0.035     2.769    
    SLICE_X0Y146         LDCE (Hold_ldce_G_D)         0.081     2.850    controller/RD_reg
  -------------------------------------------------------------------
                         required time                         -2.850    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        1.665ns  (logic 0.045ns (2.703%)  route 1.620ns (97.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns = ( 11.618 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.786    10.996    controller/state[1]
    SLICE_X1Y147         LUT3 (Prop_lut3_I2_O)        0.045    11.041 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.834    11.876    controller/WR_reg_i_1_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182    10.774 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.311    11.085    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.056    11.141 f  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.477    11.618    controller/WR_reg_i_2_n_0
    SLICE_X0Y133         LDCE                                         f  controller/WR_reg/G
                         clock pessimism             -0.563    11.055    
                         clock uncertainty            0.035    11.090    
    SLICE_X0Y133         LDCE (Hold_ldce_G_D)         0.070    11.160    controller/WR_reg
  -------------------------------------------------------------------
                         required time                        -11.160    
                         arrival time                          11.876    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        1.476ns  (logic 0.045ns (3.049%)  route 1.431ns (96.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.109ns = ( 11.443 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.834    11.045    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.045    11.090 f  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.597    11.687    controller/sendData_reg_i_1_n_0
    SLICE_X0Y142         LDCE                                         f  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182    10.774 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.311    11.085    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.056    11.141 f  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.302    11.443    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         f  controller/sendData_reg/G
                         clock pessimism             -0.563    10.880    
                         clock uncertainty            0.035    10.915    
    SLICE_X0Y142         LDCE (Hold_ldce_G_D)         0.003    10.918    controller/sendData_reg
  -------------------------------------------------------------------
                         required time                        -10.918    
                         arrival time                          11.687    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             1.138ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (negative level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.045ns (2.995%)  route 1.457ns (97.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.226     3.103    controller/state[1]
    SLICE_X1Y147         LUT3 (Prop_lut3_I2_O)        0.045     3.148 r  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.231     3.379    controller/OE_reg_i_1_n_0
    SLICE_X0Y147         LDCE                                         r  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.252     2.692    controller/state[1]
    SLICE_X0Y147         LDCE                                         f  controller/OE_reg/G  (IS_INVERTED)
                         clock pessimism             -0.563     2.128    
                         clock uncertainty            0.035     2.164    
    SLICE_X0Y147         LDCE (Hold_ldce_G_D)         0.077     2.241    controller/OE_reg
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           3.379    
  -------------------------------------------------------------------
                         slack                                  1.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         controller/state[1]
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { controller/state_reg[1]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X0Y142  controller/sendData_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X1Y146  controller/recvData_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X0Y142  controller/sendData_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X0Y133  controller/WR_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X0Y133  controller/WR_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X1Y146  controller/recvData_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X1Y146  controller/recvData_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X0Y142  controller/sendData_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X0Y147  controller/OE_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X0Y147  controller/OE_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  controller/state[2]
  To Clock:  controller/state[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        4.291ns  (logic 0.118ns (2.750%)  route 4.173ns (97.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.622ns = ( 15.956 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.258ns
    Computed max time borrow:         8.075ns
    Time borrowed from endpoint:      2.413ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          2.972    17.419    controller/state[2]
    SLICE_X1Y147         LUT3 (Prop_lut3_I0_O)        0.118    17.537 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           1.201    18.738    controller/recvData_reg_i_1_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          1.322    15.365    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.100    15.465 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.491    15.956    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
                         clock pessimism              0.405    16.361    
                         clock uncertainty           -0.035    16.326    
                         time borrowed                2.413    18.738    
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                         -18.738    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        3.454ns  (logic 0.124ns (3.590%)  route 3.330ns (96.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.258ns = ( 15.592 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.277ns
    Time borrowed from endpoint:      1.940ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          1.358    15.805    controller/state[2]
    SLICE_X1Y147         LUT3 (Prop_lut3_I1_O)        0.124    15.929 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           1.972    17.902    controller/WR_reg_i_1_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.614    14.656    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.100    14.756 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.836    15.592    controller/WR_reg_i_2_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/G
                         clock pessimism              0.405    15.997    
                         clock uncertainty           -0.035    15.961    
                         time borrowed                1.940    17.902    
  -------------------------------------------------------------------
                         required time                         17.902    
                         arrival time                         -17.902    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.152ns (5.023%)  route 2.874ns (94.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.964ns
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:              -0.264ns
    Computed max time borrow:         8.070ns
    Time borrowed from endpoint:      1.806ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.771ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710     5.654    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459     6.113 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          1.548     7.662    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.152     7.814 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           1.326     9.140    controller/sendData_reg_i_1_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590     5.339    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370     5.709 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.614     6.322    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.100     6.422 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.542     6.964    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
                         clock pessimism              0.405     7.369    
                         clock uncertainty           -0.035     7.333    
                         time borrowed                1.806     9.140    
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        2.956ns  (logic 0.119ns (4.026%)  route 2.837ns (95.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.253ns = ( 15.587 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.101ns
    Computed max time borrow:         8.232ns
    Time borrowed from endpoint:      1.447ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          1.358    15.805    controller/state[2]
    SLICE_X1Y147         LUT3 (Prop_lut3_I2_O)        0.119    15.924 f  controller/RD_reg_i_1/O
                         net (fo=1, routed)           1.479    17.403    controller/RD_reg_i_1_n_0
    SLICE_X0Y146         LDCE                                         f  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.614    14.656    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.121    14.777 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.810    15.587    controller/RD_reg_i_2_n_0
    SLICE_X0Y146         LDCE                                         r  controller/RD_reg/G
                         clock pessimism              0.405    15.992    
                         clock uncertainty           -0.035    15.956    
                         time borrowed                1.447    17.403    
  -------------------------------------------------------------------
                         required time                         17.403    
                         arrival time                         -17.403    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.049ns (3.528%)  route 1.340ns (96.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.610     2.487    controller/state[2]
    SLICE_X1Y147         LUT3 (Prop_lut3_I2_O)        0.049     2.536 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           0.730     3.266    controller/RD_reg_i_1_n_0
    SLICE_X0Y146         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.293     2.732    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.057     2.789 f  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.494     3.283    controller/RD_reg_i_2_n_0
    SLICE_X0Y146         LDCE                                         f  controller/RD_reg/G
                         clock pessimism             -0.563     2.720    
                         clock uncertainty            0.035     2.755    
    SLICE_X0Y146         LDCE (Hold_ldce_G_D)         0.081     2.836    controller/RD_reg
  -------------------------------------------------------------------
                         required time                         -2.836    
                         arrival time                           3.266    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        1.489ns  (logic 0.045ns (3.022%)  route 1.444ns (96.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 11.599 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.610    10.821    controller/state[2]
    SLICE_X1Y147         LUT3 (Prop_lut3_I1_O)        0.045    10.866 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.834    11.700    controller/WR_reg_i_1_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182    10.774 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.293    11.066    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.056    11.122 f  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.477    11.599    controller/WR_reg_i_2_n_0
    SLICE_X0Y133         LDCE                                         f  controller/WR_reg/G
                         clock pessimism             -0.563    11.036    
                         clock uncertainty            0.035    11.071    
    SLICE_X0Y133         LDCE (Hold_ldce_G_D)         0.070    11.141    controller/WR_reg
  -------------------------------------------------------------------
                         required time                        -11.141    
                         arrival time                          11.700    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        1.329ns  (logic 0.043ns (3.235%)  route 1.286ns (96.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 11.424 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.689    10.900    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.043    10.943 f  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.597    11.540    controller/sendData_reg_i_1_n_0
    SLICE_X0Y142         LDCE                                         f  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182    10.774 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.293    11.066    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.056    11.122 f  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.302    11.424    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         f  controller/sendData_reg/G
                         clock pessimism             -0.563    10.861    
                         clock uncertainty            0.035    10.896    
    SLICE_X0Y142         LDCE (Hold_ldce_G_D)         0.003    10.899    controller/sendData_reg
  -------------------------------------------------------------------
                         required time                        -10.899    
                         arrival time                          11.540    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.048ns (2.520%)  route 1.857ns (97.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.510ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          1.322     3.199    controller/state[2]
    SLICE_X1Y147         LUT3 (Prop_lut3_I0_O)        0.048     3.247 f  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.535     3.782    controller/recvData_reg_i_1_n_0
    SLICE_X1Y146         LDCE                                         f  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.780     3.220    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.056     3.276 f  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.233     3.510    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         f  controller/recvData_reg/G
                         clock pessimism             -0.563     2.946    
                         clock uncertainty            0.035     2.982    
    SLICE_X1Y146         LDCE (Hold_ldce_G_D)         0.008     2.990    controller/recvData_reg
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           3.782    
  -------------------------------------------------------------------
                         slack                                  0.792    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         controller/state[2]
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { controller/state_reg[2]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X0Y133  controller/WR_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X0Y142  controller/sendData_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X0Y142  controller/sendData_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X0Y133  controller/WR_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X0Y146  controller/RD_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X1Y146  controller/recvData_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X1Y146  controller/recvData_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X0Y133  controller/WR_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X0Y142  controller/sendData_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X0Y142  controller/sendData_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[5]
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns)
  Data Path Delay:        1.861ns  (logic 0.299ns (16.065%)  route 1.562ns (83.936%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 22.004 - 16.667 ) 
    Source Clock Delay      (SCD):    6.071ns = ( 14.405 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708    13.986    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.419    14.405 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.665    15.070    controller/dataTxFifo/memory_reg_0_63_3_5/ADDRC5
    SLICE_X2Y139         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    15.369 r  controller/dataTxFifo/memory_reg_0_63_3_5/RAMC/O
                         net (fo=2, routed)           0.898    16.267    controller/dataTxFifo/memory_reg_0_63_3_5_n_2
    SLICE_X0Y141         FDRE                                         r  controller/dataTxFifo/outputData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.588    22.004    controller/dataTxFifo/CLK
    SLICE_X0Y141         FDRE                                         r  controller/dataTxFifo/outputData_reg[5]/C
                         clock pessimism              0.195    22.199    
                         clock uncertainty           -0.035    22.164    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)       -0.081    22.083    controller/dataTxFifo/outputData_reg[5]
  -------------------------------------------------------------------
                         required time                         22.083    
                         arrival time                         -16.267    
  -------------------------------------------------------------------
                         slack                                  5.816    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns)
  Data Path Delay:        1.709ns  (logic 0.299ns (17.493%)  route 1.410ns (82.507%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.328ns = ( 21.995 - 16.667 ) 
    Source Clock Delay      (SCD):    6.071ns = ( 14.405 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708    13.986    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.419    14.405 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.485    14.890    controller/dataTxFifo/memory_reg_0_63_3_5/ADDRA5
    SLICE_X2Y139         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    15.189 r  controller/dataTxFifo/memory_reg_0_63_3_5/RAMA/O
                         net (fo=2, routed)           0.926    16.115    controller/dataTxFifo/memory_reg_0_63_3_5_n_0
    SLICE_X0Y131         FDRE                                         r  controller/dataTxFifo/outputData_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.579    21.995    controller/dataTxFifo/CLK
    SLICE_X0Y131         FDRE                                         r  controller/dataTxFifo/outputData_reg[3]_lopt_replica/C
                         clock pessimism              0.195    22.190    
                         clock uncertainty           -0.035    22.155    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)       -0.067    22.088    controller/dataTxFifo/outputData_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         22.088    
                         arrival time                         -16.115    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns)
  Data Path Delay:        1.547ns  (logic 0.299ns (19.326%)  route 1.248ns (80.674%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 22.003 - 16.667 ) 
    Source Clock Delay      (SCD):    6.071ns = ( 14.405 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708    13.986    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.419    14.405 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.513    14.918    controller/dataTxFifo/memory_reg_0_63_7_7/DPRA5
    SLICE_X2Y140         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    15.217 r  controller/dataTxFifo/memory_reg_0_63_7_7/DP/O
                         net (fo=2, routed)           0.735    15.952    controller/dataTxFifo/memory_reg_0_63_7_7_n_0
    SLICE_X0Y139         FDRE                                         r  controller/dataTxFifo/outputData_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.587    22.003    controller/dataTxFifo/CLK
    SLICE_X0Y139         FDRE                                         r  controller/dataTxFifo/outputData_reg[7]_lopt_replica/C
                         clock pessimism              0.195    22.198    
                         clock uncertainty           -0.035    22.163    
    SLICE_X0Y139         FDRE (Setup_fdre_C_D)       -0.081    22.082    controller/dataTxFifo/outputData_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         22.082    
                         arrival time                         -15.952    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns)
  Data Path Delay:        1.470ns  (logic 0.299ns (20.338%)  route 1.171ns (79.662%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.328ns = ( 21.995 - 16.667 ) 
    Source Clock Delay      (SCD):    6.071ns = ( 14.405 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708    13.986    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.419    14.405 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.482    14.887    controller/dataTxFifo/memory_reg_0_63_3_5/ADDRB5
    SLICE_X2Y139         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    15.186 r  controller/dataTxFifo/memory_reg_0_63_3_5/RAMB/O
                         net (fo=2, routed)           0.690    15.875    controller/dataTxFifo/memory_reg_0_63_3_5_n_1
    SLICE_X0Y131         FDRE                                         r  controller/dataTxFifo/outputData_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.579    21.995    controller/dataTxFifo/CLK
    SLICE_X0Y131         FDRE                                         r  controller/dataTxFifo/outputData_reg[4]_lopt_replica/C
                         clock pessimism              0.195    22.190    
                         clock uncertainty           -0.035    22.155    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)       -0.081    22.074    controller/dataTxFifo/outputData_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         22.074    
                         arrival time                         -15.875    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns)
  Data Path Delay:        1.437ns  (logic 0.299ns (20.801%)  route 1.138ns (79.199%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 22.001 - 16.667 ) 
    Source Clock Delay      (SCD):    6.071ns = ( 14.405 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708    13.986    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.419    14.405 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.665    15.070    controller/dataTxFifo/memory_reg_0_63_3_5/ADDRC5
    SLICE_X2Y139         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    15.369 r  controller/dataTxFifo/memory_reg_0_63_3_5/RAMC/O
                         net (fo=2, routed)           0.474    15.843    controller/dataTxFifo/memory_reg_0_63_3_5_n_2
    SLICE_X0Y137         FDRE                                         r  controller/dataTxFifo/outputData_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.585    22.001    controller/dataTxFifo/CLK
    SLICE_X0Y137         FDRE                                         r  controller/dataTxFifo/outputData_reg[5]_lopt_replica/C
                         clock pessimism              0.195    22.196    
                         clock uncertainty           -0.035    22.161    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)       -0.081    22.080    controller/dataTxFifo/outputData_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         22.080    
                         arrival time                         -15.843    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns)
  Data Path Delay:        1.405ns  (logic 0.299ns (21.278%)  route 1.106ns (78.722%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 22.004 - 16.667 ) 
    Source Clock Delay      (SCD):    6.071ns = ( 14.405 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708    13.986    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.419    14.405 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.482    14.887    controller/dataTxFifo/memory_reg_0_63_3_5/ADDRB5
    SLICE_X2Y139         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    15.186 r  controller/dataTxFifo/memory_reg_0_63_3_5/RAMB/O
                         net (fo=2, routed)           0.625    15.810    controller/dataTxFifo/memory_reg_0_63_3_5_n_1
    SLICE_X0Y141         FDRE                                         r  controller/dataTxFifo/outputData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.588    22.004    controller/dataTxFifo/CLK
    SLICE_X0Y141         FDRE                                         r  controller/dataTxFifo/outputData_reg[4]/C
                         clock pessimism              0.195    22.199    
                         clock uncertainty           -0.035    22.164    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)       -0.067    22.097    controller/dataTxFifo/outputData_reg[4]
  -------------------------------------------------------------------
                         required time                         22.097    
                         arrival time                         -15.810    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns)
  Data Path Delay:        1.364ns  (logic 0.299ns (21.926%)  route 1.065ns (78.074%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 22.003 - 16.667 ) 
    Source Clock Delay      (SCD):    6.071ns = ( 14.405 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708    13.986    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.419    14.405 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.513    14.918    controller/dataTxFifo/memory_reg_0_63_7_7/DPRA5
    SLICE_X2Y140         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    15.217 r  controller/dataTxFifo/memory_reg_0_63_7_7/DP/O
                         net (fo=2, routed)           0.552    15.769    controller/dataTxFifo/memory_reg_0_63_7_7_n_0
    SLICE_X0Y139         FDRE                                         r  controller/dataTxFifo/outputData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.587    22.003    controller/dataTxFifo/CLK
    SLICE_X0Y139         FDRE                                         r  controller/dataTxFifo/outputData_reg[7]/C
                         clock pessimism              0.195    22.198    
                         clock uncertainty           -0.035    22.163    
    SLICE_X0Y139         FDRE (Setup_fdre_C_D)       -0.067    22.096    controller/dataTxFifo/outputData_reg[7]
  -------------------------------------------------------------------
                         required time                         22.096    
                         arrival time                         -15.769    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns)
  Data Path Delay:        1.278ns  (logic 0.299ns (23.397%)  route 0.979ns (76.603%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 22.001 - 16.667 ) 
    Source Clock Delay      (SCD):    6.071ns = ( 14.405 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708    13.986    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.419    14.405 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.485    14.890    controller/dataTxFifo/memory_reg_0_63_3_5/ADDRA5
    SLICE_X2Y139         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    15.189 r  controller/dataTxFifo/memory_reg_0_63_3_5/RAMA/O
                         net (fo=2, routed)           0.494    15.683    controller/dataTxFifo/memory_reg_0_63_3_5_n_0
    SLICE_X0Y137         FDRE                                         r  controller/dataTxFifo/outputData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.585    22.001    controller/dataTxFifo/CLK
    SLICE_X0Y137         FDRE                                         r  controller/dataTxFifo/outputData_reg[3]/C
                         clock pessimism              0.195    22.196    
                         clock uncertainty           -0.035    22.161    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)       -0.067    22.094    controller/dataTxFifo/outputData_reg[3]
  -------------------------------------------------------------------
                         required time                         22.094    
                         arrival time                         -15.683    
  -------------------------------------------------------------------
                         slack                                  6.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.099ns (21.066%)  route 0.371ns (78.934%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.729    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.128     1.857 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.202     2.058    controller/dataTxFifo/memory_reg_0_63_3_5/ADDRA5
    SLICE_X2Y139         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.099     2.157 r  controller/dataTxFifo/memory_reg_0_63_3_5/RAMA/O
                         net (fo=2, routed)           0.169     2.327    controller/dataTxFifo/memory_reg_0_63_3_5_n_0
    SLICE_X0Y137         FDRE                                         r  controller/dataTxFifo/outputData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.253    controller/dataTxFifo/CLK
    SLICE_X0Y137         FDRE                                         r  controller/dataTxFifo/outputData_reg[3]/C
                         clock pessimism             -0.254     1.999    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.070     2.069    controller/dataTxFifo/outputData_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.099ns (20.175%)  route 0.392ns (79.825%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.729    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.128     1.857 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.213     2.070    controller/dataTxFifo/memory_reg_0_63_7_7/DPRA5
    SLICE_X2Y140         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.099     2.169 r  controller/dataTxFifo/memory_reg_0_63_7_7/DP/O
                         net (fo=2, routed)           0.179     2.347    controller/dataTxFifo/memory_reg_0_63_7_7_n_0
    SLICE_X0Y139         FDRE                                         r  controller/dataTxFifo/outputData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.869     2.255    controller/dataTxFifo/CLK
    SLICE_X0Y139         FDRE                                         r  controller/dataTxFifo/outputData_reg[7]/C
                         clock pessimism             -0.254     2.001    
    SLICE_X0Y139         FDRE (Hold_fdre_C_D)         0.070     2.071    controller/dataTxFifo/outputData_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.099ns (18.708%)  route 0.430ns (81.292%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.729    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.128     1.857 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.200     2.056    controller/dataTxFifo/memory_reg_0_63_3_5/ADDRB5
    SLICE_X2Y139         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.099     2.155 r  controller/dataTxFifo/memory_reg_0_63_3_5/RAMB/O
                         net (fo=2, routed)           0.231     2.386    controller/dataTxFifo/memory_reg_0_63_3_5_n_1
    SLICE_X0Y141         FDRE                                         r  controller/dataTxFifo/outputData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/CLK
    SLICE_X0Y141         FDRE                                         r  controller/dataTxFifo/outputData_reg[4]/C
                         clock pessimism             -0.254     2.002    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.070     2.072    controller/dataTxFifo/outputData_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.099ns (18.161%)  route 0.446ns (81.839%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.729    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.128     1.857 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.213     2.070    controller/dataTxFifo/memory_reg_0_63_7_7/DPRA5
    SLICE_X2Y140         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.099     2.169 r  controller/dataTxFifo/memory_reg_0_63_7_7/DP/O
                         net (fo=2, routed)           0.233     2.402    controller/dataTxFifo/memory_reg_0_63_7_7_n_0
    SLICE_X0Y139         FDRE                                         r  controller/dataTxFifo/outputData_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.869     2.255    controller/dataTxFifo/CLK
    SLICE_X0Y139         FDRE                                         r  controller/dataTxFifo/outputData_reg[7]_lopt_replica/C
                         clock pessimism             -0.254     2.001    
    SLICE_X0Y139         FDRE (Hold_fdre_C_D)         0.066     2.067    controller/dataTxFifo/outputData_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.099ns (18.151%)  route 0.446ns (81.849%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.729    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.128     1.857 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.278     2.134    controller/dataTxFifo/memory_reg_0_63_3_5/ADDRC5
    SLICE_X2Y139         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.099     2.233 r  controller/dataTxFifo/memory_reg_0_63_3_5/RAMC/O
                         net (fo=2, routed)           0.169     2.402    controller/dataTxFifo/memory_reg_0_63_3_5_n_2
    SLICE_X0Y137         FDRE                                         r  controller/dataTxFifo/outputData_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.253    controller/dataTxFifo/CLK
    SLICE_X0Y137         FDRE                                         r  controller/dataTxFifo/outputData_reg[5]_lopt_replica/C
                         clock pessimism             -0.254     1.999    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.066     2.065    controller/dataTxFifo/outputData_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.099ns (18.028%)  route 0.450ns (81.972%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.729    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.128     1.857 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.200     2.056    controller/dataTxFifo/memory_reg_0_63_3_5/ADDRB5
    SLICE_X2Y139         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.099     2.155 r  controller/dataTxFifo/memory_reg_0_63_3_5/RAMB/O
                         net (fo=2, routed)           0.251     2.406    controller/dataTxFifo/memory_reg_0_63_3_5_n_1
    SLICE_X0Y131         FDRE                                         r  controller/dataTxFifo/outputData_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.862     2.248    controller/dataTxFifo/CLK
    SLICE_X0Y131         FDRE                                         r  controller/dataTxFifo/outputData_reg[4]_lopt_replica/C
                         clock pessimism             -0.254     1.994    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.066     2.060    controller/dataTxFifo/outputData_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.099ns (15.248%)  route 0.550ns (84.752%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.729    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.128     1.857 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.202     2.058    controller/dataTxFifo/memory_reg_0_63_3_5/ADDRA5
    SLICE_X2Y139         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.099     2.157 r  controller/dataTxFifo/memory_reg_0_63_3_5/RAMA/O
                         net (fo=2, routed)           0.349     2.506    controller/dataTxFifo/memory_reg_0_63_3_5_n_0
    SLICE_X0Y131         FDRE                                         r  controller/dataTxFifo/outputData_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.862     2.248    controller/dataTxFifo/CLK
    SLICE_X0Y131         FDRE                                         r  controller/dataTxFifo/outputData_reg[3]_lopt_replica/C
                         clock pessimism             -0.254     1.994    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.070     2.064    controller/dataTxFifo/outputData_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.099ns (13.861%)  route 0.615ns (86.139%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.729    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.128     1.857 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.278     2.134    controller/dataTxFifo/memory_reg_0_63_3_5/ADDRC5
    SLICE_X2Y139         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.099     2.233 r  controller/dataTxFifo/memory_reg_0_63_3_5/RAMC/O
                         net (fo=2, routed)           0.338     2.571    controller/dataTxFifo/memory_reg_0_63_3_5_n_2
    SLICE_X0Y141         FDRE                                         r  controller/dataTxFifo/outputData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/CLK
    SLICE_X0Y141         FDRE                                         r  controller/dataTxFifo/outputData_reg[5]/C
                         clock pessimism             -0.254     2.002    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.066     2.068    controller/dataTxFifo/outputData_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.503    





---------------------------------------------------------------------------------------------------
From Clock:  controller/state[0]
  To Clock:  ftdi_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.709ns,  Total Violation       -0.709ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.709ns  (required time - arrival time)
  Source:                 controller/RD_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_rd
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clk fall@25.001ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        5.739ns  (logic 3.796ns (66.149%)  route 1.943ns (33.851%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -7.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.001 - 25.001 ) 
    Source Clock Delay      (SCD):    7.602ns = ( 15.936 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.452    14.899    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.118    15.017 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.919    15.936    controller/RD_reg_i_2_n_0
    SLICE_X0Y146         LDCE                                         r  controller/RD_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         LDCE (EnToQ_ldce_G_Q)        0.761    16.697 r  controller/RD_reg/Q
                         net (fo=1, routed)           1.943    18.640    ftdi_rd_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.035    21.675 r  ftdi_rd_OBUF_inst/O
                         net (fo=0)                   0.000    21.675    ftdi_rd
    A15                                                               r  ftdi_rd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     25.001    25.001 f  
                         clock pessimism              0.000    25.001    
                         clock uncertainty           -0.035    24.966    
                         output delay                -4.000    20.966    
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -21.675    
  -------------------------------------------------------------------
                         slack                                 -0.709    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 controller/WR_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_wr
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clk fall@25.001ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        5.128ns  (logic 3.595ns (70.104%)  route 1.533ns (29.896%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -7.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.001 - 25.001 ) 
    Source Clock Delay      (SCD):    7.672ns = ( 16.006 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.452    14.899    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.124    15.023 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.983    16.006    controller/WR_reg_i_2_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         LDCE (EnToQ_ldce_G_Q)        0.559    16.565 r  controller/WR_reg/Q
                         net (fo=1, routed)           1.533    18.098    ftdi_wr_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.036    21.134 r  ftdi_wr_OBUF_inst/O
                         net (fo=0)                   0.000    21.134    ftdi_wr
    A16                                                               r  ftdi_wr (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     25.001    25.001 f  
                         clock pessimism              0.000    25.001    
                         clock uncertainty           -0.035    24.966    
                         output delay                -2.000    22.966    
  -------------------------------------------------------------------
                         required time                         22.966    
                         arrival time                         -21.134    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        1.722ns  (logic 0.683ns (39.661%)  route 1.039ns (60.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 22.005 - 16.667 ) 
    Source Clock Delay      (SCD):    8.526ns = ( 16.860 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.713    16.160    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.124    16.284 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575    16.860    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         LDCE (EnToQ_ldce_G_Q)        0.559    17.419 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.498    17.917    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    18.041 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.541    18.582    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    22.005    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[0]/C
                         clock pessimism              0.195    22.200    
                         clock uncertainty           -0.035    22.165    
    SLICE_X0Y145         FDRE (Setup_fdre_C_CE)      -0.205    21.960    controller/dataRxFifo/pWrite_counter/binary_count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                         -18.582    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        1.722ns  (logic 0.683ns (39.661%)  route 1.039ns (60.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 22.005 - 16.667 ) 
    Source Clock Delay      (SCD):    8.526ns = ( 16.860 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.713    16.160    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.124    16.284 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575    16.860    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         LDCE (EnToQ_ldce_G_Q)        0.559    17.419 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.498    17.917    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    18.041 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.541    18.582    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    22.005    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/C
                         clock pessimism              0.195    22.200    
                         clock uncertainty           -0.035    22.165    
    SLICE_X0Y145         FDRE (Setup_fdre_C_CE)      -0.205    21.960    controller/dataRxFifo/pWrite_counter/binary_count_reg[2]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                         -18.582    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        1.722ns  (logic 0.683ns (39.661%)  route 1.039ns (60.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 22.005 - 16.667 ) 
    Source Clock Delay      (SCD):    8.526ns = ( 16.860 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.713    16.160    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.124    16.284 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575    16.860    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         LDCE (EnToQ_ldce_G_Q)        0.559    17.419 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.498    17.917    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    18.041 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.541    18.582    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    22.005    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[3]/C
                         clock pessimism              0.195    22.200    
                         clock uncertainty           -0.035    22.165    
    SLICE_X0Y145         FDRE (Setup_fdre_C_CE)      -0.205    21.960    controller/dataRxFifo/pWrite_counter/binary_count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                         -18.582    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        1.722ns  (logic 0.683ns (39.661%)  route 1.039ns (60.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 22.005 - 16.667 ) 
    Source Clock Delay      (SCD):    8.526ns = ( 16.860 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.713    16.160    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.124    16.284 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575    16.860    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         LDCE (EnToQ_ldce_G_Q)        0.559    17.419 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.498    17.917    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    18.041 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.541    18.582    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    22.005    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/C
                         clock pessimism              0.195    22.200    
                         clock uncertainty           -0.035    22.165    
    SLICE_X0Y145         FDRE (Setup_fdre_C_CE)      -0.205    21.960    controller/dataRxFifo/pWrite_counter/binary_count_reg[4]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                         -18.582    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        1.722ns  (logic 0.683ns (39.661%)  route 1.039ns (60.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 22.005 - 16.667 ) 
    Source Clock Delay      (SCD):    8.526ns = ( 16.860 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.713    16.160    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.124    16.284 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575    16.860    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         LDCE (EnToQ_ldce_G_Q)        0.559    17.419 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.498    17.917    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    18.041 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.541    18.582    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    22.005    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[0]/C
                         clock pessimism              0.195    22.200    
                         clock uncertainty           -0.035    22.165    
    SLICE_X0Y145         FDRE (Setup_fdre_C_CE)      -0.205    21.960    controller/dataRxFifo/pWrite_counter/graycount_reg[0]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                         -18.582    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        1.524ns  (logic 0.683ns (44.821%)  route 0.841ns (55.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 22.005 - 16.667 ) 
    Source Clock Delay      (SCD):    8.526ns = ( 16.860 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.713    16.160    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.124    16.284 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575    16.860    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         LDCE (EnToQ_ldce_G_Q)        0.559    17.419 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.498    17.917    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    18.041 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.343    18.384    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    22.005    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/C
                         clock pessimism              0.195    22.200    
                         clock uncertainty           -0.035    22.165    
    SLICE_X1Y145         FDRE (Setup_fdre_C_CE)      -0.205    21.960    controller/dataRxFifo/pWrite_counter/binary_count_reg[5]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                         -18.384    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        1.524ns  (logic 0.683ns (44.821%)  route 0.841ns (55.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 22.005 - 16.667 ) 
    Source Clock Delay      (SCD):    8.526ns = ( 16.860 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.713    16.160    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.124    16.284 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575    16.860    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         LDCE (EnToQ_ldce_G_Q)        0.559    17.419 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.498    17.917    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    18.041 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.343    18.384    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    22.005    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/C
                         clock pessimism              0.195    22.200    
                         clock uncertainty           -0.035    22.165    
    SLICE_X1Y145         FDRE (Setup_fdre_C_CE)      -0.205    21.960    controller/dataRxFifo/pWrite_counter/binary_count_reg[6]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                         -18.384    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        1.524ns  (logic 0.683ns (44.821%)  route 0.841ns (55.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 22.005 - 16.667 ) 
    Source Clock Delay      (SCD):    8.526ns = ( 16.860 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.713    16.160    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.124    16.284 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575    16.860    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         LDCE (EnToQ_ldce_G_Q)        0.559    17.419 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.498    17.917    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    18.041 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.343    18.384    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    22.005    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[1]/C
                         clock pessimism              0.195    22.200    
                         clock uncertainty           -0.035    22.165    
    SLICE_X1Y145         FDRE (Setup_fdre_C_CE)      -0.205    21.960    controller/dataRxFifo/pWrite_counter/graycount_reg[1]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                         -18.384    
  -------------------------------------------------------------------
                         slack                                  3.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        0.590ns  (logic 0.045ns (7.631%)  route 0.545ns (92.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns = ( 10.592 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.545    10.755    controller/dataTxFifo/Q[0]
    SLICE_X1Y147         LUT6 (Prop_lut6_I4_O)        0.045    10.800 r  controller/dataTxFifo/state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.800    controller/dataTxFifo_n_0
    SLICE_X1Y147         FDRE                                         r  controller/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE                                         r  controller/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.338    
    SLICE_X1Y147         FDRE (Hold_fdre_C_D)         0.099    10.437    controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.437    
                         arrival time                          10.800    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        0.628ns  (logic 0.045ns (7.164%)  route 0.583ns (92.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns = ( 10.592 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.583    10.794    controller/dataTxFifo/Q[0]
    SLICE_X1Y147         LUT6 (Prop_lut6_I5_O)        0.045    10.839 r  controller/dataTxFifo/state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.839    controller/dataTxFifo_n_1
    SLICE_X1Y147         FDRE                                         r  controller/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE                                         r  controller/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.338    
    SLICE_X1Y147         FDRE (Hold_fdre_C_D)         0.099    10.437    controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.437    
                         arrival time                          10.839    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        0.801ns  (logic 0.046ns (5.744%)  route 0.755ns (94.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns = ( 10.592 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.581    10.792    controller/dataRxFifo/Q[0]
    SLICE_X1Y146         LUT5 (Prop_lut5_I1_O)        0.046    10.838 r  controller/dataRxFifo/state[1]_i_1/O
                         net (fo=1, routed)           0.174    11.012    controller/dataRxFifo_n_0
    SLICE_X1Y147         FDRE                                         r  controller/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE                                         r  controller/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.338    
    SLICE_X1Y147         FDRE (Hold_fdre_C_D)         0.015    10.353    controller/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.353    
                         arrival time                          11.012    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.203ns (42.042%)  route 0.280ns (57.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.761     2.638    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.045     2.683 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200     2.883    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         LDCE (EnToQ_ldce_G_Q)        0.158     3.041 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.158     3.199    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.045     3.244 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.122     3.366    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.257    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/C
                         clock pessimism             -0.254     2.003    
    SLICE_X1Y145         FDRE (Hold_fdre_C_CE)       -0.039     1.964    controller/dataRxFifo/pWrite_counter/binary_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.203ns (42.042%)  route 0.280ns (57.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.761     2.638    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.045     2.683 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200     2.883    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         LDCE (EnToQ_ldce_G_Q)        0.158     3.041 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.158     3.199    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.045     3.244 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.122     3.366    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.257    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/C
                         clock pessimism             -0.254     2.003    
    SLICE_X1Y145         FDRE (Hold_fdre_C_CE)       -0.039     1.964    controller/dataRxFifo/pWrite_counter/binary_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.203ns (42.042%)  route 0.280ns (57.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.761     2.638    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.045     2.683 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200     2.883    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         LDCE (EnToQ_ldce_G_Q)        0.158     3.041 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.158     3.199    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.045     3.244 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.122     3.366    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.257    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[1]/C
                         clock pessimism             -0.254     2.003    
    SLICE_X1Y145         FDRE (Hold_fdre_C_CE)       -0.039     1.964    controller/dataRxFifo/pWrite_counter/graycount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.203ns (42.042%)  route 0.280ns (57.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.761     2.638    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.045     2.683 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200     2.883    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         LDCE (EnToQ_ldce_G_Q)        0.158     3.041 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.158     3.199    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.045     3.244 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.122     3.366    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.257    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[2]/C
                         clock pessimism             -0.254     2.003    
    SLICE_X1Y145         FDRE (Hold_fdre_C_CE)       -0.039     1.964    controller/dataRxFifo/pWrite_counter/graycount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.203ns (42.042%)  route 0.280ns (57.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.761     2.638    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.045     2.683 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200     2.883    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         LDCE (EnToQ_ldce_G_Q)        0.158     3.041 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.158     3.199    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.045     3.244 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.122     3.366    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.257    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[3]/C
                         clock pessimism             -0.254     2.003    
    SLICE_X1Y145         FDRE (Hold_fdre_C_CE)       -0.039     1.964    controller/dataRxFifo/pWrite_counter/graycount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.203ns (42.042%)  route 0.280ns (57.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.761     2.638    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.045     2.683 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200     2.883    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         LDCE (EnToQ_ldce_G_Q)        0.158     3.041 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.158     3.199    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.045     3.244 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.122     3.366    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.257    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[4]/C
                         clock pessimism             -0.254     2.003    
    SLICE_X1Y145         FDRE (Hold_fdre_C_CE)       -0.039     1.964    controller/dataRxFifo/pWrite_counter/graycount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.203ns (42.042%)  route 0.280ns (57.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.761     2.638    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.045     2.683 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200     2.883    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         LDCE (EnToQ_ldce_G_Q)        0.158     3.041 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.158     3.199    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.045     3.244 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.122     3.366    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.257    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/C
                         clock pessimism             -0.254     2.003    
    SLICE_X1Y145         FDRE (Hold_fdre_C_CE)       -0.039     1.964    controller/dataRxFifo/pWrite_counter/graycount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  1.403    





---------------------------------------------------------------------------------------------------
From Clock:  controller/state[1]
  To Clock:  ftdi_clk

Setup :            3  Failing Endpoints,  Worst Slack       -6.740ns,  Total Violation      -11.424ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.740ns  (required time - arrival time)
  Source:                 controller/WR_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_wr
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 3.595ns (70.104%)  route 1.533ns (29.896%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -7.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.334 - 8.334 ) 
    Source Clock Delay      (SCD):    7.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710     5.654    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459     6.113 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.690     6.804    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.124     6.928 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.983     7.910    controller/WR_reg_i_2_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         LDCE (EnToQ_ldce_G_Q)        0.559     8.469 r  controller/WR_reg/Q
                         net (fo=1, routed)           1.533    10.002    ftdi_wr_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.036    13.038 r  ftdi_wr_OBUF_inst/O
                         net (fo=0)                   0.000    13.038    ftdi_wr
    A16                                                               r  ftdi_wr (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
                         clock pessimism              0.000     8.334    
                         clock uncertainty           -0.035     8.299    
                         output delay                -2.000     6.299    
  -------------------------------------------------------------------
                         required time                          6.299    
                         arrival time                         -13.038    
  -------------------------------------------------------------------
                         slack                                 -6.740    

Slack (VIOLATED) :        -3.704ns  (required time - arrival time)
  Source:                 controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_oe
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clk fall@25.001ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        5.885ns  (logic 3.518ns (59.782%)  route 2.367ns (40.218%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -6.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.001 - 25.001 ) 
    Source Clock Delay      (SCD):    6.665ns = ( 14.999 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.552    14.999    controller/state[1]
    SLICE_X0Y147         LDCE                                         r  controller/OE_reg/G  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.786    18.785    
    SLICE_X0Y147                                      0.000    18.785 r  controller/OE_reg/D
    SLICE_X0Y147         LDCE (DToQ_ldce_D_Q)         0.469    19.254 r  controller/OE_reg/Q
                         net (fo=1, routed)           2.367    21.621    ftdi_oe_OBUF
    A9                   OBUF (Prop_obuf_I_O)         3.049    24.670 r  ftdi_oe_OBUF_inst/O
                         net (fo=0)                   0.000    24.670    ftdi_oe
    A9                                                                r  ftdi_oe (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     25.001    25.001 f  
                         clock pessimism              0.000    25.001    
                         clock uncertainty           -0.035    24.966    
                         output delay                -4.000    20.966    
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -24.670    
  -------------------------------------------------------------------
                         slack                                 -3.704    

Slack (VIOLATED) :        -0.980ns  (required time - arrival time)
  Source:                 controller/RD_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_rd
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clk fall@25.001ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        5.739ns  (logic 3.796ns (66.149%)  route 1.943ns (33.851%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -7.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.001 - 25.001 ) 
    Source Clock Delay      (SCD):    7.872ns = ( 16.206 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.690    15.138    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.150    15.288 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.919    16.206    controller/RD_reg_i_2_n_0
    SLICE_X0Y146         LDCE                                         r  controller/RD_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         LDCE (EnToQ_ldce_G_Q)        0.761    16.967 r  controller/RD_reg/Q
                         net (fo=1, routed)           1.943    18.910    ftdi_rd_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.035    21.946 r  ftdi_rd_OBUF_inst/O
                         net (fo=0)                   0.000    21.946    ftdi_rd
    A15                                                               r  ftdi_rd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     25.001    25.001 f  
                         clock pessimism              0.000    25.001    
                         clock uncertainty           -0.035    24.966    
                         output delay                -4.000    20.966    
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -21.946    
  -------------------------------------------------------------------
                         slack                                 -0.980    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        1.834ns  (logic 0.795ns (43.345%)  route 1.039ns (56.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 22.005 - 16.667 ) 
    Source Clock Delay      (SCD):    8.729ns = ( 17.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.916    16.363    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.124    16.487 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575    17.063    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.655    19.718    
    SLICE_X1Y146                                      0.000    19.718 f  controller/recvData_reg/D
    SLICE_X1Y146         LDCE (DToQ_ldce_D_Q)         0.671    20.389 f  controller/recvData_reg/Q
                         net (fo=1, routed)           0.498    20.887    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    21.011 f  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.541    21.552    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X0Y145         FDRE                                         f  controller/dataRxFifo/pWrite_counter/binary_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    22.005    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[0]/C
                         clock pessimism              0.195    22.200    
                         clock uncertainty           -0.035    22.165    
    SLICE_X0Y145         FDRE (Setup_fdre_C_CE)      -0.205    21.960    controller/dataRxFifo/pWrite_counter/binary_count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                         -21.552    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        1.834ns  (logic 0.795ns (43.345%)  route 1.039ns (56.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 22.005 - 16.667 ) 
    Source Clock Delay      (SCD):    8.729ns = ( 17.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.916    16.363    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.124    16.487 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575    17.063    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.655    19.718    
    SLICE_X1Y146                                      0.000    19.718 f  controller/recvData_reg/D
    SLICE_X1Y146         LDCE (DToQ_ldce_D_Q)         0.671    20.389 f  controller/recvData_reg/Q
                         net (fo=1, routed)           0.498    20.887    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    21.011 f  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.541    21.552    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X0Y145         FDRE                                         f  controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    22.005    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/C
                         clock pessimism              0.195    22.200    
                         clock uncertainty           -0.035    22.165    
    SLICE_X0Y145         FDRE (Setup_fdre_C_CE)      -0.205    21.960    controller/dataRxFifo/pWrite_counter/binary_count_reg[2]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                         -21.552    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        1.834ns  (logic 0.795ns (43.345%)  route 1.039ns (56.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 22.005 - 16.667 ) 
    Source Clock Delay      (SCD):    8.729ns = ( 17.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.916    16.363    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.124    16.487 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575    17.063    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.655    19.718    
    SLICE_X1Y146                                      0.000    19.718 f  controller/recvData_reg/D
    SLICE_X1Y146         LDCE (DToQ_ldce_D_Q)         0.671    20.389 f  controller/recvData_reg/Q
                         net (fo=1, routed)           0.498    20.887    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    21.011 f  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.541    21.552    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X0Y145         FDRE                                         f  controller/dataRxFifo/pWrite_counter/binary_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    22.005    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[3]/C
                         clock pessimism              0.195    22.200    
                         clock uncertainty           -0.035    22.165    
    SLICE_X0Y145         FDRE (Setup_fdre_C_CE)      -0.205    21.960    controller/dataRxFifo/pWrite_counter/binary_count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                         -21.552    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        1.834ns  (logic 0.795ns (43.345%)  route 1.039ns (56.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 22.005 - 16.667 ) 
    Source Clock Delay      (SCD):    8.729ns = ( 17.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.916    16.363    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.124    16.487 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575    17.063    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.655    19.718    
    SLICE_X1Y146                                      0.000    19.718 f  controller/recvData_reg/D
    SLICE_X1Y146         LDCE (DToQ_ldce_D_Q)         0.671    20.389 f  controller/recvData_reg/Q
                         net (fo=1, routed)           0.498    20.887    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    21.011 f  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.541    21.552    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X0Y145         FDRE                                         f  controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    22.005    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/C
                         clock pessimism              0.195    22.200    
                         clock uncertainty           -0.035    22.165    
    SLICE_X0Y145         FDRE (Setup_fdre_C_CE)      -0.205    21.960    controller/dataRxFifo/pWrite_counter/binary_count_reg[4]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                         -21.552    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        1.834ns  (logic 0.795ns (43.345%)  route 1.039ns (56.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 22.005 - 16.667 ) 
    Source Clock Delay      (SCD):    8.729ns = ( 17.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.916    16.363    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.124    16.487 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575    17.063    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.655    19.718    
    SLICE_X1Y146                                      0.000    19.718 f  controller/recvData_reg/D
    SLICE_X1Y146         LDCE (DToQ_ldce_D_Q)         0.671    20.389 f  controller/recvData_reg/Q
                         net (fo=1, routed)           0.498    20.887    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    21.011 f  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.541    21.552    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X0Y145         FDRE                                         f  controller/dataRxFifo/pWrite_counter/graycount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    22.005    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[0]/C
                         clock pessimism              0.195    22.200    
                         clock uncertainty           -0.035    22.165    
    SLICE_X0Y145         FDRE (Setup_fdre_C_CE)      -0.205    21.960    controller/dataRxFifo/pWrite_counter/graycount_reg[0]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                         -21.552    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        1.636ns  (logic 0.795ns (48.599%)  route 0.841ns (51.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 22.005 - 16.667 ) 
    Source Clock Delay      (SCD):    8.729ns = ( 17.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.916    16.363    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.124    16.487 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575    17.063    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.655    19.718    
    SLICE_X1Y146                                      0.000    19.718 f  controller/recvData_reg/D
    SLICE_X1Y146         LDCE (DToQ_ldce_D_Q)         0.671    20.389 f  controller/recvData_reg/Q
                         net (fo=1, routed)           0.498    20.887    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    21.011 f  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.343    21.354    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X1Y145         FDRE                                         f  controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    22.005    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/C
                         clock pessimism              0.195    22.200    
                         clock uncertainty           -0.035    22.165    
    SLICE_X1Y145         FDRE (Setup_fdre_C_CE)      -0.205    21.960    controller/dataRxFifo/pWrite_counter/binary_count_reg[5]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                         -21.354    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        1.636ns  (logic 0.795ns (48.599%)  route 0.841ns (51.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 22.005 - 16.667 ) 
    Source Clock Delay      (SCD):    8.729ns = ( 17.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.916    16.363    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.124    16.487 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575    17.063    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.655    19.718    
    SLICE_X1Y146                                      0.000    19.718 f  controller/recvData_reg/D
    SLICE_X1Y146         LDCE (DToQ_ldce_D_Q)         0.671    20.389 f  controller/recvData_reg/Q
                         net (fo=1, routed)           0.498    20.887    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y146         LUT2 (Prop_lut2_I0_O)        0.124    21.011 f  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1/O
                         net (fo=13, routed)          0.343    21.354    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1_n_0
    SLICE_X1Y145         FDRE                                         f  controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    22.005    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/C
                         clock pessimism              0.195    22.200    
                         clock uncertainty           -0.035    22.165    
    SLICE_X1Y145         FDRE (Setup_fdre_C_CE)      -0.205    21.960    controller/dataRxFifo/pWrite_counter/binary_count_reg[6]
  -------------------------------------------------------------------
                         required time                         21.960    
                         arrival time                         -21.354    
  -------------------------------------------------------------------
                         slack                                  0.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        0.401ns  (logic 0.048ns (11.963%)  route 0.353ns (88.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns = ( 10.592 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.179    10.390    controller/dataRxFifo/Q[1]
    SLICE_X1Y146         LUT5 (Prop_lut5_I0_O)        0.048    10.438 r  controller/dataRxFifo/state[1]_i_1/O
                         net (fo=1, routed)           0.174    10.612    controller/dataRxFifo_n_0
    SLICE_X1Y147         FDRE                                         r  controller/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE                                         r  controller/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.338    
    SLICE_X1Y147         FDRE (Hold_fdre_C_D)         0.015    10.353    controller/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.353    
                         arrival time                          10.612    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        0.527ns  (logic 0.045ns (8.537%)  route 0.482ns (91.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns = ( 10.592 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.482    10.693    controller/dataTxFifo/Q[1]
    SLICE_X1Y147         LUT6 (Prop_lut6_I4_O)        0.045    10.738 f  controller/dataTxFifo/state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.738    controller/dataTxFifo_n_1
    SLICE_X1Y147         FDRE                                         f  controller/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE                                         r  controller/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.338    
    SLICE_X1Y147         FDRE (Hold_fdre_C_D)         0.099    10.437    controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.437    
                         arrival time                          10.738    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        0.527ns  (logic 0.045ns (8.537%)  route 0.482ns (91.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns = ( 10.592 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.482    10.693    controller/dataTxFifo/Q[1]
    SLICE_X1Y147         LUT6 (Prop_lut6_I1_O)        0.045    10.738 r  controller/dataTxFifo/state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.738    controller/dataTxFifo_n_0
    SLICE_X1Y147         FDRE                                         r  controller/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE                                         r  controller/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.338    
    SLICE_X1Y147         FDRE (Hold_fdre_C_D)         0.099    10.437    controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.437    
                         arrival time                          10.738    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.203ns (42.710%)  route 0.272ns (57.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.266     2.143    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.045     2.188 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.259     2.447    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         LDCE (EnToQ_ldce_G_Q)        0.158     2.605 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.140     2.745    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045     2.790 r  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          0.133     2.922    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X2Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X2Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[0]/C
                         clock pessimism             -0.254     2.002    
    SLICE_X2Y141         FDRE (Hold_fdre_C_CE)       -0.016     1.986    controller/dataTxFifo/pRead_counter/binary_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.203ns (42.710%)  route 0.272ns (57.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.266     2.143    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.045     2.188 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.259     2.447    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         LDCE (EnToQ_ldce_G_Q)        0.158     2.605 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.140     2.745    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045     2.790 r  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          0.133     2.922    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X2Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X2Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[2]/C
                         clock pessimism             -0.254     2.002    
    SLICE_X2Y141         FDRE (Hold_fdre_C_CE)       -0.016     1.986    controller/dataTxFifo/pRead_counter/binary_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.203ns (42.710%)  route 0.272ns (57.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.266     2.143    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.045     2.188 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.259     2.447    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         LDCE (EnToQ_ldce_G_Q)        0.158     2.605 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.140     2.745    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045     2.790 r  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          0.133     2.922    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X2Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X2Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[3]/C
                         clock pessimism             -0.254     2.002    
    SLICE_X2Y141         FDRE (Hold_fdre_C_CE)       -0.016     1.986    controller/dataTxFifo/pRead_counter/binary_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/graycount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.203ns (42.710%)  route 0.272ns (57.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.266     2.143    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.045     2.188 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.259     2.447    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         LDCE (EnToQ_ldce_G_Q)        0.158     2.605 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.140     2.745    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045     2.790 r  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          0.133     2.922    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X2Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X2Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[0]/C
                         clock pessimism             -0.254     2.002    
    SLICE_X2Y141         FDRE (Hold_fdre_C_CE)       -0.016     1.986    controller/dataTxFifo/pRead_counter/graycount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.203ns (42.710%)  route 0.272ns (57.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.266     2.143    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.045     2.188 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.259     2.447    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         LDCE (EnToQ_ldce_G_Q)        0.158     2.605 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.140     2.745    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045     2.790 r  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          0.133     2.922    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X3Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[4]/C
                         clock pessimism             -0.254     2.002    
    SLICE_X3Y141         FDRE (Hold_fdre_C_CE)       -0.039     1.963    controller/dataTxFifo/pRead_counter/binary_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.203ns (42.710%)  route 0.272ns (57.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.266     2.143    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.045     2.188 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.259     2.447    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         LDCE (EnToQ_ldce_G_Q)        0.158     2.605 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.140     2.745    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045     2.790 r  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          0.133     2.922    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X3Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[5]/C
                         clock pessimism             -0.254     2.002    
    SLICE_X3Y141         FDRE (Hold_fdre_C_CE)       -0.039     1.963    controller/dataTxFifo/pRead_counter/binary_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.203ns (42.710%)  route 0.272ns (57.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.266     2.143    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.045     2.188 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.259     2.447    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         LDCE (EnToQ_ldce_G_Q)        0.158     2.605 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.140     2.745    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045     2.790 r  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          0.133     2.922    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X3Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[6]/C
                         clock pessimism             -0.254     2.002    
    SLICE_X3Y141         FDRE (Hold_fdre_C_CE)       -0.039     1.963    controller/dataTxFifo/pRead_counter/binary_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.960    





---------------------------------------------------------------------------------------------------
From Clock:  controller/state[2]
  To Clock:  ftdi_clk

Setup :            2  Failing Endpoints,  Worst Slack       -6.787ns,  Total Violation      -10.038ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.787ns  (required time - arrival time)
  Source:                 controller/WR_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_wr
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 3.595ns (70.104%)  route 1.533ns (29.896%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -7.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.334 - 8.334 ) 
    Source Clock Delay      (SCD):    7.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710     5.654    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459     6.113 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.738     6.851    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.124     6.975 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.983     7.958    controller/WR_reg_i_2_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         LDCE (EnToQ_ldce_G_Q)        0.559     8.517 r  controller/WR_reg/Q
                         net (fo=1, routed)           1.533    10.050    ftdi_wr_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.036    13.086 r  ftdi_wr_OBUF_inst/O
                         net (fo=0)                   0.000    13.086    ftdi_wr
    A16                                                               r  ftdi_wr (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
                         clock pessimism              0.000     8.334    
                         clock uncertainty           -0.035     8.299    
                         output delay                -2.000     6.299    
  -------------------------------------------------------------------
                         required time                          6.299    
                         arrival time                         -13.086    
  -------------------------------------------------------------------
                         slack                                 -6.787    

Slack (VIOLATED) :        -3.250ns  (required time - arrival time)
  Source:                 controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_rd
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clk fall@25.001ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        5.655ns  (logic 3.712ns (65.646%)  route 1.943ns (34.354%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -7.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.001 - 25.001 ) 
    Source Clock Delay      (SCD):    7.920ns = ( 16.254 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.738    15.185    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.150    15.335 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.919    16.254    controller/RD_reg_i_2_n_0
    SLICE_X0Y146         LDCE                                         r  controller/RD_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.307    18.561    
    SLICE_X0Y146                                      0.000    18.561 f  controller/RD_reg/D
    SLICE_X0Y146         LDCE (DToQ_ldce_D_Q)         0.677    19.238 f  controller/RD_reg/Q
                         net (fo=1, routed)           1.943    21.181    ftdi_rd_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.035    24.216 f  ftdi_rd_OBUF_inst/O
                         net (fo=0)                   0.000    24.216    ftdi_rd
    A15                                                               f  ftdi_rd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     25.001    25.001 f  
                         clock pessimism              0.000    25.001    
                         clock uncertainty           -0.035    24.966    
                         output delay                -4.000    20.966    
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -24.216    
  -------------------------------------------------------------------
                         slack                                 -3.250    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        2.306ns  (logic 0.801ns (34.742%)  route 1.505ns (65.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.328ns = ( 21.995 - 16.667 ) 
    Source Clock Delay      (SCD):    7.608ns = ( 15.942 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.738    15.185    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.124    15.309 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.633    15.942    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.543    18.485    
    SLICE_X0Y142                                      0.000    18.485 f  controller/sendData_reg/D
    SLICE_X0Y142         LDCE (DToQ_ldce_D_Q)         0.677    19.162 f  controller/sendData_reg/Q
                         net (fo=1, routed)           0.406    19.568    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.124    19.692 f  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          1.099    20.790    controller/dataTxFifo/pRead_counter_n_6
    SLICE_X0Y131         FDRE                                         f  controller/dataTxFifo/outputData_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.579    21.995    controller/dataTxFifo/CLK
    SLICE_X0Y131         FDRE                                         r  controller/dataTxFifo/outputData_reg[3]_lopt_replica/C
                         clock pessimism              0.195    22.190    
                         clock uncertainty           -0.035    22.155    
    SLICE_X0Y131         FDRE (Setup_fdre_C_CE)      -0.205    21.950    controller/dataTxFifo/outputData_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         21.950    
                         arrival time                         -20.790    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[4]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        2.306ns  (logic 0.801ns (34.742%)  route 1.505ns (65.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.328ns = ( 21.995 - 16.667 ) 
    Source Clock Delay      (SCD):    7.608ns = ( 15.942 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.738    15.185    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.124    15.309 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.633    15.942    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.543    18.485    
    SLICE_X0Y142                                      0.000    18.485 f  controller/sendData_reg/D
    SLICE_X0Y142         LDCE (DToQ_ldce_D_Q)         0.677    19.162 f  controller/sendData_reg/Q
                         net (fo=1, routed)           0.406    19.568    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.124    19.692 f  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          1.099    20.790    controller/dataTxFifo/pRead_counter_n_6
    SLICE_X0Y131         FDRE                                         f  controller/dataTxFifo/outputData_reg[4]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.579    21.995    controller/dataTxFifo/CLK
    SLICE_X0Y131         FDRE                                         r  controller/dataTxFifo/outputData_reg[4]_lopt_replica/C
                         clock pessimism              0.195    22.190    
                         clock uncertainty           -0.035    22.155    
    SLICE_X0Y131         FDRE (Setup_fdre_C_CE)      -0.205    21.950    controller/dataTxFifo/outputData_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         21.950    
                         arrival time                         -20.790    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        1.874ns  (logic 0.801ns (42.736%)  route 1.073ns (57.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 22.001 - 16.667 ) 
    Source Clock Delay      (SCD):    7.608ns = ( 15.942 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.738    15.185    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.124    15.309 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.633    15.942    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.543    18.485    
    SLICE_X0Y142                                      0.000    18.485 f  controller/sendData_reg/D
    SLICE_X0Y142         LDCE (DToQ_ldce_D_Q)         0.677    19.162 f  controller/sendData_reg/Q
                         net (fo=1, routed)           0.406    19.568    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.124    19.692 f  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          0.668    20.359    controller/dataTxFifo/pRead_counter_n_6
    SLICE_X0Y137         FDRE                                         f  controller/dataTxFifo/outputData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.585    22.001    controller/dataTxFifo/CLK
    SLICE_X0Y137         FDRE                                         r  controller/dataTxFifo/outputData_reg[3]/C
                         clock pessimism              0.195    22.196    
                         clock uncertainty           -0.035    22.161    
    SLICE_X0Y137         FDRE (Setup_fdre_C_CE)      -0.205    21.956    controller/dataTxFifo/outputData_reg[3]
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                         -20.359    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[5]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        1.874ns  (logic 0.801ns (42.736%)  route 1.073ns (57.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 22.001 - 16.667 ) 
    Source Clock Delay      (SCD):    7.608ns = ( 15.942 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.738    15.185    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.124    15.309 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.633    15.942    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.543    18.485    
    SLICE_X0Y142                                      0.000    18.485 f  controller/sendData_reg/D
    SLICE_X0Y142         LDCE (DToQ_ldce_D_Q)         0.677    19.162 f  controller/sendData_reg/Q
                         net (fo=1, routed)           0.406    19.568    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.124    19.692 f  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          0.668    20.359    controller/dataTxFifo/pRead_counter_n_6
    SLICE_X0Y137         FDRE                                         f  controller/dataTxFifo/outputData_reg[5]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.585    22.001    controller/dataTxFifo/CLK
    SLICE_X0Y137         FDRE                                         r  controller/dataTxFifo/outputData_reg[5]_lopt_replica/C
                         clock pessimism              0.195    22.196    
                         clock uncertainty           -0.035    22.161    
    SLICE_X0Y137         FDRE (Setup_fdre_C_CE)      -0.205    21.956    controller/dataTxFifo/outputData_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                         -20.359    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        1.749ns  (logic 0.801ns (45.806%)  route 0.948ns (54.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 22.004 - 16.667 ) 
    Source Clock Delay      (SCD):    7.608ns = ( 15.942 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.738    15.185    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.124    15.309 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.633    15.942    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.543    18.485    
    SLICE_X0Y142                                      0.000    18.485 f  controller/sendData_reg/D
    SLICE_X0Y142         LDCE (DToQ_ldce_D_Q)         0.677    19.162 f  controller/sendData_reg/Q
                         net (fo=1, routed)           0.406    19.568    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.124    19.692 f  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          0.542    20.233    controller/dataTxFifo/pRead_counter_n_6
    SLICE_X0Y141         FDRE                                         f  controller/dataTxFifo/outputData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.588    22.004    controller/dataTxFifo/CLK
    SLICE_X0Y141         FDRE                                         r  controller/dataTxFifo/outputData_reg[4]/C
                         clock pessimism              0.195    22.199    
                         clock uncertainty           -0.035    22.164    
    SLICE_X0Y141         FDRE (Setup_fdre_C_CE)      -0.205    21.959    controller/dataTxFifo/outputData_reg[4]
  -------------------------------------------------------------------
                         required time                         21.959    
                         arrival time                         -20.233    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        1.749ns  (logic 0.801ns (45.806%)  route 0.948ns (54.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 22.004 - 16.667 ) 
    Source Clock Delay      (SCD):    7.608ns = ( 15.942 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.738    15.185    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.124    15.309 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.633    15.942    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.543    18.485    
    SLICE_X0Y142                                      0.000    18.485 f  controller/sendData_reg/D
    SLICE_X0Y142         LDCE (DToQ_ldce_D_Q)         0.677    19.162 f  controller/sendData_reg/Q
                         net (fo=1, routed)           0.406    19.568    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.124    19.692 f  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          0.542    20.233    controller/dataTxFifo/pRead_counter_n_6
    SLICE_X0Y141         FDRE                                         f  controller/dataTxFifo/outputData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.588    22.004    controller/dataTxFifo/CLK
    SLICE_X0Y141         FDRE                                         r  controller/dataTxFifo/outputData_reg[5]/C
                         clock pessimism              0.195    22.199    
                         clock uncertainty           -0.035    22.164    
    SLICE_X0Y141         FDRE (Setup_fdre_C_CE)      -0.205    21.959    controller/dataTxFifo/outputData_reg[5]
  -------------------------------------------------------------------
                         required time                         21.959    
                         arrival time                         -20.233    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        1.721ns  (logic 0.801ns (46.540%)  route 0.920ns (53.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 22.003 - 16.667 ) 
    Source Clock Delay      (SCD):    7.608ns = ( 15.942 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.738    15.185    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.124    15.309 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.633    15.942    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.543    18.485    
    SLICE_X0Y142                                      0.000    18.485 f  controller/sendData_reg/D
    SLICE_X0Y142         LDCE (DToQ_ldce_D_Q)         0.677    19.162 f  controller/sendData_reg/Q
                         net (fo=1, routed)           0.406    19.568    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.124    19.692 f  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          0.514    20.206    controller/dataTxFifo/pRead_counter_n_6
    SLICE_X0Y139         FDRE                                         f  controller/dataTxFifo/outputData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.587    22.003    controller/dataTxFifo/CLK
    SLICE_X0Y139         FDRE                                         r  controller/dataTxFifo/outputData_reg[7]/C
                         clock pessimism              0.195    22.198    
                         clock uncertainty           -0.035    22.163    
    SLICE_X0Y139         FDRE (Setup_fdre_C_CE)      -0.205    21.958    controller/dataTxFifo/outputData_reg[7]
  -------------------------------------------------------------------
                         required time                         21.958    
                         arrival time                         -20.206    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/outputData_reg[7]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        1.721ns  (logic 0.801ns (46.540%)  route 0.920ns (53.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 22.003 - 16.667 ) 
    Source Clock Delay      (SCD):    7.608ns = ( 15.942 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.738    15.185    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.124    15.309 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.633    15.942    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.543    18.485    
    SLICE_X0Y142                                      0.000    18.485 f  controller/sendData_reg/D
    SLICE_X0Y142         LDCE (DToQ_ldce_D_Q)         0.677    19.162 f  controller/sendData_reg/Q
                         net (fo=1, routed)           0.406    19.568    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.124    19.692 f  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          0.514    20.206    controller/dataTxFifo/pRead_counter_n_6
    SLICE_X0Y139         FDRE                                         f  controller/dataTxFifo/outputData_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.587    22.003    controller/dataTxFifo/CLK
    SLICE_X0Y139         FDRE                                         r  controller/dataTxFifo/outputData_reg[7]_lopt_replica/C
                         clock pessimism              0.195    22.198    
                         clock uncertainty           -0.035    22.163    
    SLICE_X0Y139         FDRE (Setup_fdre_C_CE)      -0.205    21.958    controller/dataTxFifo/outputData_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         21.958    
                         arrival time                         -20.206    
  -------------------------------------------------------------------
                         slack                                  1.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        0.707ns  (logic 0.045ns (6.368%)  route 0.662ns (93.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns = ( 10.592 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.662    10.872    controller/dataTxFifo/Q[2]
    SLICE_X1Y147         LUT6 (Prop_lut6_I0_O)        0.045    10.917 r  controller/dataTxFifo/state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.917    controller/dataTxFifo_n_0
    SLICE_X1Y147         FDRE                                         r  controller/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE                                         r  controller/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.338    
    SLICE_X1Y147         FDRE (Hold_fdre_C_D)         0.099    10.437    controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.437    
                         arrival time                          10.917    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        0.710ns  (logic 0.045ns (6.341%)  route 0.665ns (93.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns = ( 10.592 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.665    10.875    controller/dataTxFifo/Q[2]
    SLICE_X1Y147         LUT6 (Prop_lut6_I0_O)        0.045    10.920 r  controller/dataTxFifo/state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.920    controller/dataTxFifo_n_1
    SLICE_X1Y147         FDRE                                         r  controller/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE                                         r  controller/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.338    
    SLICE_X1Y147         FDRE (Hold_fdre_C_D)         0.099    10.437    controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.437    
                         arrival time                          10.920    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        0.921ns  (logic 0.044ns (4.778%)  route 0.877ns (95.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns = ( 10.592 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.703    10.914    controller/dataRxFifo/Q[2]
    SLICE_X1Y146         LUT5 (Prop_lut5_I4_O)        0.044    10.958 r  controller/dataRxFifo/state[1]_i_1/O
                         net (fo=1, routed)           0.174    11.132    controller/dataRxFifo_n_0
    SLICE_X1Y147         FDRE                                         r  controller/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE                                         r  controller/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.338    
    SLICE_X1Y147         FDRE (Hold_fdre_C_D)         0.015    10.353    controller/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.353    
                         arrival time                          11.132    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.203ns (42.710%)  route 0.272ns (57.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.247     2.123    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.045     2.168 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.259     2.427    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         LDCE (EnToQ_ldce_G_Q)        0.158     2.585 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.140     2.725    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045     2.770 r  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          0.133     2.902    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X2Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X2Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[0]/C
                         clock pessimism             -0.254     2.002    
    SLICE_X2Y141         FDRE (Hold_fdre_C_CE)       -0.016     1.986    controller/dataTxFifo/pRead_counter/binary_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.203ns (42.710%)  route 0.272ns (57.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.247     2.123    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.045     2.168 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.259     2.427    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         LDCE (EnToQ_ldce_G_Q)        0.158     2.585 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.140     2.725    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045     2.770 r  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          0.133     2.902    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X2Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X2Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[2]/C
                         clock pessimism             -0.254     2.002    
    SLICE_X2Y141         FDRE (Hold_fdre_C_CE)       -0.016     1.986    controller/dataTxFifo/pRead_counter/binary_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.203ns (42.710%)  route 0.272ns (57.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.247     2.123    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.045     2.168 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.259     2.427    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         LDCE (EnToQ_ldce_G_Q)        0.158     2.585 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.140     2.725    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045     2.770 r  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          0.133     2.902    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X2Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X2Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[3]/C
                         clock pessimism             -0.254     2.002    
    SLICE_X2Y141         FDRE (Hold_fdre_C_CE)       -0.016     1.986    controller/dataTxFifo/pRead_counter/binary_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/graycount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.203ns (42.710%)  route 0.272ns (57.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.247     2.123    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.045     2.168 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.259     2.427    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         LDCE (EnToQ_ldce_G_Q)        0.158     2.585 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.140     2.725    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045     2.770 r  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          0.133     2.902    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X2Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X2Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[0]/C
                         clock pessimism             -0.254     2.002    
    SLICE_X2Y141         FDRE (Hold_fdre_C_CE)       -0.016     1.986    controller/dataTxFifo/pRead_counter/graycount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.203ns (42.710%)  route 0.272ns (57.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.247     2.123    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.045     2.168 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.259     2.427    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         LDCE (EnToQ_ldce_G_Q)        0.158     2.585 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.140     2.725    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045     2.770 r  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          0.133     2.902    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X3Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[4]/C
                         clock pessimism             -0.254     2.002    
    SLICE_X3Y141         FDRE (Hold_fdre_C_CE)       -0.039     1.963    controller/dataTxFifo/pRead_counter/binary_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.203ns (42.710%)  route 0.272ns (57.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.247     2.123    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.045     2.168 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.259     2.427    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         LDCE (EnToQ_ldce_G_Q)        0.158     2.585 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.140     2.725    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045     2.770 r  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          0.133     2.902    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X3Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[5]/C
                         clock pessimism             -0.254     2.002    
    SLICE_X3Y141         FDRE (Hold_fdre_C_CE)       -0.039     1.963    controller/dataTxFifo/pRead_counter/binary_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.203ns (42.710%)  route 0.272ns (57.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.247     2.123    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.045     2.168 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.259     2.427    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         LDCE (EnToQ_ldce_G_Q)        0.158     2.585 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.140     2.725    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045     2.770 r  controller/dataTxFifo/pRead_counter/outputData[7]_i_1/O
                         net (fo=21, routed)          0.133     2.902    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X3Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[6]/C
                         clock pessimism             -0.254     2.002    
    SLICE_X3Y141         FDRE (Hold_fdre_C_CE)       -0.039     1.963    controller/dataTxFifo/pRead_counter/binary_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.940    





---------------------------------------------------------------------------------------------------
From Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
  To Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -3.466ns,  Total Violation       -3.466ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall@8.334ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall@8.334ns)
  Data Path Delay:        4.161ns  (logic 0.127ns (3.052%)  route 4.034ns (96.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.131ns = ( 14.465 - 8.334 ) 
    Source Clock Delay      (SCD):    2.417ns = ( 10.751 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.128ns
    Computed max time borrow:         8.461ns
    Time borrowed from endpoint:      0.193ns
    Time given to startpoint:         0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871    10.591    controller/dataRxFifo/pWrite_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.160    10.751 f  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           4.034    14.785    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.127    14.912 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.000    14.912    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall edge)
                                                      8.334     8.334 r  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.598    10.064    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.128    10.192 f  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           3.911    14.103    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.098    14.201 r  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.264    14.465    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         r  controller/dataRxFifo/status_reg/G
                         clock pessimism              0.254    14.719    
                         time borrowed                0.193    14.912    
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -14.912    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.466ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise@0.000ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 0.232ns (3.634%)  route 6.152ns (96.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        9.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.182ns
    Source Clock Delay      (SCD):    5.675ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589     5.338    controller/dataRxFifo/pWrite_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.337     5.675 r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           6.152    11.826    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.232    12.058 r  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.000    12.058    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         r  controller/dataRxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709     5.653    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.419     6.072 r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           8.017    14.089    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.325    14.414 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.768    15.182    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism             -0.195    14.987    
    SLICE_X2Y145         LDCE (Hold_ldce_G_D)         0.537    15.524    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -15.524    
                         arrival time                          12.058    
  -------------------------------------------------------------------
                         slack                                 -3.466    





---------------------------------------------------------------------------------------------------
From Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
  To Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.682ns,  Total Violation       -1.682ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise@0.000ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise@0.000ns)
  Data Path Delay:        8.342ns  (logic 0.325ns (3.896%)  route 8.017ns (96.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.711ns
    Source Clock Delay      (SCD):    6.072ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.244ns
    Computed max time borrow:         8.578ns
    Time borrowed from endpoint:      1.508ns
    Time given to startpoint:         1.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709     5.653    controller/dataRxFifo/pWrite_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.419     6.072 r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           8.017    14.089    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.325    14.414 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.000    14.414    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589     5.338    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.337     5.675 r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           6.152    11.826    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.232    12.058 r  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.653    12.711    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         r  controller/dataRxFifo/status_reg/G
                         clock pessimism              0.195    12.907    
                         time borrowed                1.508    14.414    
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.682ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall@8.334ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall@8.334ns)
  Data Path Delay:        7.176ns  (logic 0.262ns (3.651%)  route 6.914ns (96.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.191ns = ( 22.525 - 8.334 ) 
    Source Clock Delay      (SCD):    5.675ns = ( 14.009 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    13.672    controller/dataRxFifo/pWrite_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.337    14.009 f  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           6.914    20.923    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.262    21.185 r  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.000    21.185    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         r  controller/dataRxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall edge)
                                                      8.334     8.334 r  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709    13.987    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.419    14.406 f  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           7.063    21.469    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.288    21.757 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.768    22.525    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism             -0.195    22.330    
    SLICE_X2Y145         LDCE (Hold_ldce_G_D)         0.537    22.867    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -22.867    
                         arrival time                          21.185    
  -------------------------------------------------------------------
                         slack                                 -1.682    





---------------------------------------------------------------------------------------------------
From Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[6]
  To Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[5]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.582ns,  Total Violation       -0.582ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataTxFifo/pRead_counter/pNextToRead[5]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataTxFifo/pRead_counter/pNextToRead[5]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.297ns (9.955%)  route 2.687ns (90.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.994ns
    Source Clock Delay      (SCD):    6.071ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.278ns
    Time borrowed from endpoint:      0.866ns
    Time given to startpoint:         0.866ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708     5.652    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.419     6.071 r  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           1.149     7.220    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X0Y141         LUT2 (Prop_lut2_I1_O)        0.297     7.517 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           1.537     9.055    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.588     5.337    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.337     5.674 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           1.606     7.280    controller/dataTxFifo/pRead_counter/outputData_reg[3][5]
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.241     7.521 r  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.473     7.994    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         r  controller/dataTxFifo/status_reg/G
                         clock pessimism              0.195     8.189    
                         time borrowed                0.866     9.055    
  -------------------------------------------------------------------
                         required time                          9.055    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.582ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataTxFifo/pRead_counter/pNextToRead[5]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataTxFifo/pRead_counter/pNextToRead[5]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] fall@8.334ns)
  Data Path Delay:        2.535ns  (logic 0.240ns (9.469%)  route 2.295ns (90.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.793ns = ( 17.127 - 8.334 ) 
    Source Clock Delay      (SCD):    5.674ns = ( 14.008 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.588    13.671    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.337    14.008 f  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           0.980    14.988    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X0Y141         LUT2 (Prop_lut2_I1_O)        0.240    15.228 r  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           1.314    16.542    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         r  controller/dataTxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 r  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708    13.986    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.419    14.405 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           1.873    16.279    controller/dataTxFifo/pRead_counter/outputData_reg[3][5]
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.299    16.578 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.550    17.127    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism             -0.195    16.932    
    SLICE_X0Y140         LDCE (Hold_ldce_G_D)         0.192    17.124    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -17.124    
                         arrival time                          16.542    
  -------------------------------------------------------------------
                         slack                                 -0.582    





---------------------------------------------------------------------------------------------------
From Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[5]
  To Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[6]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataTxFifo/pRead_counter/pNextToRead[6]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataTxFifo/pRead_counter/pNextToRead[6] fall@8.334ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns)
  Data Path Delay:        3.710ns  (logic 0.299ns (8.060%)  route 3.411ns (91.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.366ns = ( 15.700 - 8.334 ) 
    Source Clock Delay      (SCD):    6.071ns = ( 14.405 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.277ns
    Time borrowed from endpoint:      2.219ns
    Time given to startpoint:         2.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708    13.986    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.419    14.405 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           1.873    16.279    controller/dataTxFifo/pRead_counter/outputData_reg[3][5]
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.299    16.578 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           1.537    18.115    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] fall edge)
                                                      8.334     8.334 r  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.588    13.671    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.337    14.008 f  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           0.980    14.988    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X0Y141         LUT2 (Prop_lut2_I1_O)        0.240    15.228 r  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.473    15.700    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         r  controller/dataTxFifo/status_reg/G
                         clock pessimism              0.195    15.896    
                         time borrowed                2.219    18.115    
  -------------------------------------------------------------------
                         required time                         18.115    
                         arrival time                         -18.115    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataTxFifo/pRead_counter/pNextToRead[6]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/dataTxFifo/pRead_counter/pNextToRead[6] rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.099ns (6.127%)  route 1.517ns (93.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.729    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.128     1.857 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.837     2.694    controller/dataTxFifo/pRead_counter/outputData_reg[3][5]
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.099     2.793 r  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.679     3.472    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         r  controller/dataTxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.160     2.416 r  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           0.566     2.982    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X0Y141         LUT2 (Prop_lut2_I1_O)        0.123     3.105 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.244     3.349    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism             -0.254     3.094    
    SLICE_X0Y140         LDCE (Hold_ldce_G_D)         0.070     3.164    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
From Clock:  controller/state[1]
  To Clock:  controller/state[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        3.761ns  (logic 0.124ns (3.297%)  route 3.637ns (96.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.028ns = ( 15.362 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.277ns
    Time borrowed from endpoint:      2.651ns
    Time given to startpoint:         2.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.665    16.112    controller/state[1]
    SLICE_X1Y147         LUT3 (Prop_lut3_I2_O)        0.124    16.236 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           1.972    18.208    controller/WR_reg_i_1_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.384    14.426    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.100    14.526 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.836    15.362    controller/WR_reg_i_2_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/G
                         clock pessimism              0.195    15.557    
                         time borrowed                2.651    18.208    
  -------------------------------------------------------------------
                         required time                         18.208    
                         arrival time                         -18.208    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        3.394ns  (logic 0.152ns (4.479%)  route 3.242ns (95.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.734ns = ( 15.068 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.264ns
    Computed max time borrow:         8.069ns
    Time borrowed from endpoint:      2.578ns
    Time given to startpoint:         2.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.916    16.363    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.152    16.515 f  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           1.326    17.841    controller/sendData_reg_i_1_n_0
    SLICE_X0Y142         LDCE                                         f  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.384    14.426    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.100    14.526 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.542    15.068    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
                         clock pessimism              0.195    15.264    
                         time borrowed                2.578    17.841    
  -------------------------------------------------------------------
                         required time                         17.841    
                         arrival time                         -17.841    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.150ns (3.612%)  route 4.002ns (96.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.753ns
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:              -0.258ns
    Computed max time borrow:         8.076ns
    Time borrowed from endpoint:      2.317ns
    Time given to startpoint:         2.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710     5.654    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459     6.113 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          2.801     8.915    controller/state[1]
    SLICE_X1Y147         LUT3 (Prop_lut3_I2_O)        0.150     9.065 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           1.201    10.266    controller/recvData_reg_i_1_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590     5.339    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370     5.709 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.453     7.162    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.100     7.262 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.491     7.753    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
                         clock pessimism              0.195     7.949    
                         time borrowed                2.317    10.266    
  -------------------------------------------------------------------
                         required time                         10.266    
                         arrival time                         -10.266    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        3.293ns  (logic 0.150ns (4.555%)  route 3.143ns (95.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.997ns = ( 15.331 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.101ns
    Computed max time borrow:         8.232ns
    Time borrowed from endpoint:      2.214ns
    Time given to startpoint:         2.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.665    16.112    controller/state[1]
    SLICE_X1Y147         LUT3 (Prop_lut3_I0_O)        0.150    16.262 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           1.479    17.741    controller/RD_reg_i_1_n_0
    SLICE_X0Y146         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.384    14.426    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.095    14.521 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.810    15.331    controller/RD_reg_i_2_n_0
    SLICE_X0Y146         LDCE                                         r  controller/RD_reg/G
                         clock pessimism              0.195    15.527    
                         time borrowed                2.214    17.741    
  -------------------------------------------------------------------
                         required time                         17.741    
                         arrival time                         -17.741    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        1.803ns  (logic 0.042ns (2.329%)  route 1.761ns (97.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns = ( 11.936 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.226    11.437    controller/state[1]
    SLICE_X1Y147         LUT3 (Prop_lut3_I2_O)        0.042    11.479 f  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.535    12.014    controller/recvData_reg_i_1_n_0
    SLICE_X1Y146         LDCE                                         f  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182    10.774 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.872    11.646    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.056    11.702 f  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.233    11.936    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         f  controller/recvData_reg/G
                         clock pessimism             -0.254    11.681    
    SLICE_X1Y146         LDCE (Hold_ldce_G_D)         0.008    11.689    controller/recvData_reg
  -------------------------------------------------------------------
                         required time                        -11.689    
                         arrival time                          12.014    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.045ns (2.884%)  route 1.515ns (97.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.786     2.662    controller/state[1]
    SLICE_X1Y147         LUT3 (Prop_lut3_I0_O)        0.045     2.707 f  controller/RD_reg_i_1/O
                         net (fo=1, routed)           0.730     3.437    controller/RD_reg_i_1_n_0
    SLICE_X0Y146         LDCE                                         f  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.219     2.659    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.060     2.719 f  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.494     3.213    controller/RD_reg_i_2_n_0
    SLICE_X0Y146         LDCE                                         f  controller/RD_reg/G
                         clock pessimism             -0.254     2.958    
    SLICE_X0Y146         LDCE (Hold_ldce_G_D)         0.081     3.039    controller/RD_reg
  -------------------------------------------------------------------
                         required time                         -3.039    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.045ns (2.703%)  route 1.620ns (97.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.786     2.662    controller/state[1]
    SLICE_X1Y147         LUT3 (Prop_lut3_I2_O)        0.045     2.707 f  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.834     3.542    controller/WR_reg_i_1_n_0
    SLICE_X0Y133         LDCE                                         f  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.219     2.659    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.056     2.715 f  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.477     3.191    controller/WR_reg_i_2_n_0
    SLICE_X0Y133         LDCE                                         f  controller/WR_reg/G
                         clock pessimism             -0.254     2.937    
    SLICE_X0Y133         LDCE (Hold_ldce_G_D)         0.070     3.007    controller/WR_reg
  -------------------------------------------------------------------
                         required time                         -3.007    
                         arrival time                           3.542    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.045ns (3.049%)  route 1.431ns (96.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.017ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.834     2.711    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.045     2.756 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.597     3.353    controller/sendData_reg_i_1_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.219     2.659    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.056     2.715 f  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.302     3.017    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         f  controller/sendData_reg/G
                         clock pessimism             -0.254     2.762    
    SLICE_X0Y142         LDCE (Hold_ldce_G_D)         0.003     2.765    controller/sendData_reg
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  0.588    





---------------------------------------------------------------------------------------------------
From Clock:  controller/state[2]
  To Clock:  controller/state[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        4.291ns  (logic 0.118ns (2.750%)  route 4.173ns (97.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.753ns = ( 16.087 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.258ns
    Computed max time borrow:         8.075ns
    Time borrowed from endpoint:      2.456ns
    Time given to startpoint:         2.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          2.972    17.419    controller/state[2]
    SLICE_X1Y147         LUT3 (Prop_lut3_I0_O)        0.118    17.537 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           1.201    18.738    controller/recvData_reg_i_1_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.453    15.496    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.100    15.596 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.491    16.087    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
                         clock pessimism              0.195    16.283    
                         time borrowed                2.456    18.738    
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                         -18.738    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        3.454ns  (logic 0.124ns (3.590%)  route 3.330ns (96.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.028ns = ( 15.362 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.277ns
    Time borrowed from endpoint:      2.344ns
    Time given to startpoint:         2.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          1.358    15.805    controller/state[2]
    SLICE_X1Y147         LUT3 (Prop_lut3_I1_O)        0.124    15.929 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           1.972    17.902    controller/WR_reg_i_1_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.384    14.426    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.100    14.526 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.836    15.362    controller/WR_reg_i_2_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/G
                         clock pessimism              0.195    15.557    
                         time borrowed                2.344    17.902    
  -------------------------------------------------------------------
                         required time                         17.902    
                         arrival time                         -17.902    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        3.026ns  (logic 0.152ns (5.023%)  route 2.874ns (94.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.734ns = ( 15.068 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.264ns
    Computed max time borrow:         8.069ns
    Time borrowed from endpoint:      2.210ns
    Time given to startpoint:         2.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          1.548    15.996    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.152    16.148 f  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           1.326    17.474    controller/sendData_reg_i_1_n_0
    SLICE_X0Y142         LDCE                                         f  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.384    14.426    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.100    14.526 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.542    15.068    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
                         clock pessimism              0.195    15.264    
                         time borrowed                2.210    17.474    
  -------------------------------------------------------------------
                         required time                         17.474    
                         arrival time                         -17.474    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        2.956ns  (logic 0.119ns (4.026%)  route 2.837ns (95.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.997ns = ( 15.331 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.101ns
    Computed max time borrow:         8.232ns
    Time borrowed from endpoint:      1.876ns
    Time given to startpoint:         1.876ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          1.358    15.805    controller/state[2]
    SLICE_X1Y147         LUT3 (Prop_lut3_I2_O)        0.119    15.924 f  controller/RD_reg_i_1/O
                         net (fo=1, routed)           1.479    17.403    controller/RD_reg_i_1_n_0
    SLICE_X0Y146         LDCE                                         f  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.384    14.426    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.095    14.521 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.810    15.331    controller/RD_reg_i_2_n_0
    SLICE_X0Y146         LDCE                                         r  controller/RD_reg/G
                         clock pessimism              0.195    15.527    
                         time borrowed                1.876    17.403    
  -------------------------------------------------------------------
                         required time                         17.403    
                         arrival time                         -17.403    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.049ns (3.528%)  route 1.340ns (96.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.610     2.487    controller/state[2]
    SLICE_X1Y147         LUT3 (Prop_lut3_I2_O)        0.049     2.536 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           0.730     3.266    controller/RD_reg_i_1_n_0
    SLICE_X0Y146         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.219     2.659    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.060     2.719 f  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.494     3.213    controller/RD_reg_i_2_n_0
    SLICE_X0Y146         LDCE                                         f  controller/RD_reg/G
                         clock pessimism             -0.254     2.958    
    SLICE_X0Y146         LDCE (Hold_ldce_G_D)         0.081     3.039    controller/RD_reg
  -------------------------------------------------------------------
                         required time                         -3.039    
                         arrival time                           3.266    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.045ns (3.022%)  route 1.444ns (96.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.610     2.487    controller/state[2]
    SLICE_X1Y147         LUT3 (Prop_lut3_I1_O)        0.045     2.532 f  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.834     3.366    controller/WR_reg_i_1_n_0
    SLICE_X0Y133         LDCE                                         f  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.219     2.659    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.056     2.715 f  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.477     3.191    controller/WR_reg_i_2_n_0
    SLICE_X0Y133         LDCE                                         f  controller/WR_reg/G
                         clock pessimism             -0.254     2.937    
    SLICE_X0Y133         LDCE (Hold_ldce_G_D)         0.070     3.007    controller/WR_reg
  -------------------------------------------------------------------
                         required time                         -3.007    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        1.905ns  (logic 0.048ns (2.520%)  route 1.857ns (97.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns = ( 11.936 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          1.322    11.533    controller/state[2]
    SLICE_X1Y147         LUT3 (Prop_lut3_I0_O)        0.048    11.581 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.535    12.116    controller/recvData_reg_i_1_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182    10.774 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.872    11.646    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.056    11.702 f  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.233    11.936    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         f  controller/recvData_reg/G
                         clock pessimism             -0.254    11.681    
    SLICE_X1Y146         LDCE (Hold_ldce_G_D)         0.008    11.689    controller/recvData_reg
  -------------------------------------------------------------------
                         required time                        -11.689    
                         arrival time                          12.116    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.043ns (3.235%)  route 1.286ns (96.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.017ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.689     2.566    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.043     2.609 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.597     3.206    controller/sendData_reg_i_1_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.219     2.659    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.056     2.715 f  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.302     3.017    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         f  controller/sendData_reg/G
                         clock pessimism             -0.254     2.762    
    SLICE_X0Y142         LDCE (Hold_ldce_G_D)         0.003     2.765    controller/sendData_reg
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.441    





---------------------------------------------------------------------------------------------------
From Clock:  controller/state[0]
  To Clock:  controller/state[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (negative level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        3.857ns  (logic 0.124ns (3.215%)  route 3.733ns (96.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.184ns = ( 14.518 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.053ns
    Computed max time borrow:         8.280ns
    Time borrowed from endpoint:      3.591ns
    Time given to startpoint:         3.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          3.113    17.560    controller/state[0]
    SLICE_X1Y147         LUT3 (Prop_lut3_I0_O)        0.124    17.684 r  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.620    18.304    controller/OE_reg_i_1_n_0
    SLICE_X0Y147         LDCE                                         r  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.476    14.518    controller/state[1]
    SLICE_X0Y147         LDCE                                         r  controller/OE_reg/G  (IS_INVERTED)
                         clock pessimism              0.195    14.714    
                         time borrowed                3.591    18.304    
  -------------------------------------------------------------------
                         required time                         18.304    
                         arrival time                         -18.304    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.124ns (3.169%)  route 3.789ns (96.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.222ns
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.278ns
    Time borrowed from endpoint:      2.609ns
    Time given to startpoint:         2.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710     5.654    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459     6.113 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.816     7.930    controller/state[0]
    SLICE_X1Y147         LUT3 (Prop_lut3_I0_O)        0.124     8.054 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           1.972    10.026    controller/WR_reg_i_1_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590     5.339    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370     5.709 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.577     6.286    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.100     6.386 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.836     7.222    controller/WR_reg_i_2_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/G
                         clock pessimism              0.195     7.417    
                         time borrowed                2.609    10.026    
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.152ns (3.403%)  route 4.314ns (96.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.924ns
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:              -0.258ns
    Computed max time borrow:         8.076ns
    Time borrowed from endpoint:      2.460ns
    Time given to startpoint:         2.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710     5.654    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459     6.113 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          3.113     9.226    controller/state[0]
    SLICE_X1Y147         LUT3 (Prop_lut3_I1_O)        0.152     9.378 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           1.201    10.579    controller/recvData_reg_i_1_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590     5.339    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370     5.709 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.624     7.333    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.100     7.433 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.491     7.924    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
                         clock pessimism              0.195     8.119    
                         time borrowed                2.460    10.579    
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        3.191ns  (logic 0.152ns (4.763%)  route 3.039ns (95.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.928ns = ( 15.262 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.264ns
    Computed max time borrow:         8.069ns
    Time borrowed from endpoint:      2.181ns
    Time given to startpoint:         2.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.713    16.160    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.152    16.312 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           1.326    17.638    controller/sendData_reg_i_1_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.577    14.620    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.100    14.720 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.542    15.262    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
                         clock pessimism              0.195    15.457    
                         time borrowed                2.181    17.638    
  -------------------------------------------------------------------
                         required time                         17.638    
                         arrival time                         -17.638    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        3.447ns  (logic 0.152ns (4.410%)  route 3.295ns (95.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.217ns = ( 15.551 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.101ns
    Computed max time borrow:         8.232ns
    Time borrowed from endpoint:      2.148ns
    Time given to startpoint:         2.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.816    16.264    controller/state[0]
    SLICE_X1Y147         LUT3 (Prop_lut3_I1_O)        0.152    16.416 f  controller/RD_reg_i_1/O
                         net (fo=1, routed)           1.479    17.894    controller/RD_reg_i_1_n_0
    SLICE_X0Y146         LDCE                                         f  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.577    14.620    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.121    14.741 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.810    15.551    controller/RD_reg_i_2_n_0
    SLICE_X0Y146         LDCE                                         r  controller/RD_reg/G
                         clock pessimism              0.195    15.746    
                         time borrowed                2.148    17.894    
  -------------------------------------------------------------------
                         required time                         17.894    
                         arrival time                         -17.894    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.043ns (3.118%)  route 1.336ns (96.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.606     2.483    controller/state[0]
    SLICE_X1Y147         LUT3 (Prop_lut3_I1_O)        0.043     2.526 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           0.730     3.256    controller/RD_reg_i_1_n_0
    SLICE_X0Y146         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.311     2.751    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.052     2.803 f  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.494     3.297    controller/RD_reg_i_2_n_0
    SLICE_X0Y146         LDCE                                         f  controller/RD_reg/G
                         clock pessimism             -0.254     3.043    
    SLICE_X0Y146         LDCE (Hold_ldce_G_D)         0.081     3.124    controller/RD_reg
  -------------------------------------------------------------------
                         required time                         -3.124    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        1.486ns  (logic 0.045ns (3.029%)  route 1.441ns (96.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns = ( 11.618 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.606    10.817    controller/state[0]
    SLICE_X1Y147         LUT3 (Prop_lut3_I0_O)        0.045    10.862 f  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.834    11.696    controller/WR_reg_i_1_n_0
    SLICE_X0Y133         LDCE                                         f  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182    10.774 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.311    11.085    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.056    11.141 f  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.477    11.618    controller/WR_reg_i_2_n_0
    SLICE_X0Y133         LDCE                                         f  controller/WR_reg/G
                         clock pessimism             -0.254    11.364    
    SLICE_X0Y133         LDCE (Hold_ldce_G_D)         0.070    11.434    controller/WR_reg
  -------------------------------------------------------------------
                         required time                        -11.434    
                         arrival time                          11.696    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        1.401ns  (logic 0.043ns (3.069%)  route 1.358ns (96.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.109ns = ( 11.443 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.761    10.972    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.043    11.015 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.597    11.612    controller/sendData_reg_i_1_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182    10.774 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.311    11.085    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.056    11.141 f  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.302    11.443    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         f  controller/sendData_reg/G
                         clock pessimism             -0.254    11.189    
    SLICE_X0Y142         LDCE (Hold_ldce_G_D)         0.003    11.192    controller/sendData_reg
  -------------------------------------------------------------------
                         required time                        -11.192    
                         arrival time                          11.612    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.044ns (2.207%)  route 1.950ns (97.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.415     3.292    controller/state[0]
    SLICE_X1Y147         LUT3 (Prop_lut3_I1_O)        0.044     3.336 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.535     3.871    controller/recvData_reg_i_1_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.956     3.396    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.056     3.452 f  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.233     3.685    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         f  controller/recvData_reg/G
                         clock pessimism             -0.254     3.431    
    SLICE_X1Y146         LDCE (Hold_ldce_G_D)         0.008     3.439    controller/recvData_reg
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           3.871    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (negative level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.045ns (2.661%)  route 1.646ns (97.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.415     3.292    controller/state[0]
    SLICE_X1Y147         LUT3 (Prop_lut3_I0_O)        0.045     3.337 f  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.231     3.568    controller/OE_reg_i_1_n_0
    SLICE_X0Y147         LDCE                                         f  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.252     2.692    controller/state[1]
    SLICE_X0Y147         LDCE                                         f  controller/OE_reg/G  (IS_INVERTED)
                         clock pessimism             -0.254     2.437    
    SLICE_X0Y147         LDCE (Hold_ldce_G_D)         0.077     2.514    controller/OE_reg
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  1.054    





---------------------------------------------------------------------------------------------------
From Clock:  controller/state[2]
  To Clock:  controller/state[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (negative level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        3.716ns  (logic 0.124ns (3.337%)  route 3.592ns (96.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.184ns = ( 14.518 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.053ns
    Computed max time borrow:         8.280ns
    Time borrowed from endpoint:      3.450ns
    Time given to startpoint:         3.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          2.972    17.419    controller/state[2]
    SLICE_X1Y147         LUT3 (Prop_lut3_I1_O)        0.124    17.543 f  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.620    18.163    controller/OE_reg_i_1_n_0
    SLICE_X0Y147         LDCE                                         f  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.476    14.518    controller/state[1]
    SLICE_X0Y147         LDCE                                         r  controller/OE_reg/G  (IS_INVERTED)
                         clock pessimism              0.195    14.714    
                         time borrowed                3.450    18.163    
  -------------------------------------------------------------------
                         required time                         18.163    
                         arrival time                         -18.163    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        4.291ns  (logic 0.118ns (2.750%)  route 4.173ns (97.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.924ns = ( 16.258 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.258ns
    Computed max time borrow:         8.075ns
    Time borrowed from endpoint:      2.285ns
    Time given to startpoint:         2.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          2.972    17.419    controller/state[2]
    SLICE_X1Y147         LUT3 (Prop_lut3_I0_O)        0.118    17.537 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           1.201    18.738    controller/recvData_reg_i_1_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.624    15.667    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.100    15.767 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.491    16.258    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
                         clock pessimism              0.195    16.453    
                         time borrowed                2.285    18.738    
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                         -18.738    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        3.454ns  (logic 0.124ns (3.590%)  route 3.330ns (96.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.222ns = ( 15.556 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.277ns
    Time borrowed from endpoint:      2.151ns
    Time given to startpoint:         2.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          1.358    15.805    controller/state[2]
    SLICE_X1Y147         LUT3 (Prop_lut3_I1_O)        0.124    15.929 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           1.972    17.902    controller/WR_reg_i_1_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.577    14.620    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.100    14.720 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.836    15.556    controller/WR_reg_i_2_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/G
                         clock pessimism              0.195    15.751    
                         time borrowed                2.151    17.902    
  -------------------------------------------------------------------
                         required time                         17.902    
                         arrival time                         -17.902    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.152ns (5.023%)  route 2.874ns (94.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.928ns
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:              -0.264ns
    Computed max time borrow:         8.070ns
    Time borrowed from endpoint:      2.016ns
    Time given to startpoint:         2.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710     5.654    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459     6.113 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          1.548     7.662    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.152     7.814 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           1.326     9.140    controller/sendData_reg_i_1_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590     5.339    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370     5.709 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.577     6.286    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.100     6.386 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.542     6.928    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
                         clock pessimism              0.195     7.123    
                         time borrowed                2.016     9.140    
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        2.956ns  (logic 0.119ns (4.026%)  route 2.837ns (95.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.217ns = ( 15.551 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.101ns
    Computed max time borrow:         8.232ns
    Time borrowed from endpoint:      1.657ns
    Time given to startpoint:         1.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          1.358    15.805    controller/state[2]
    SLICE_X1Y147         LUT3 (Prop_lut3_I2_O)        0.119    15.924 f  controller/RD_reg_i_1/O
                         net (fo=1, routed)           1.479    17.403    controller/RD_reg_i_1_n_0
    SLICE_X0Y146         LDCE                                         f  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.577    14.620    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.121    14.741 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.810    15.551    controller/RD_reg_i_2_n_0
    SLICE_X0Y146         LDCE                                         r  controller/RD_reg/G
                         clock pessimism              0.195    15.746    
                         time borrowed                1.657    17.403    
  -------------------------------------------------------------------
                         required time                         17.403    
                         arrival time                         -17.403    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.049ns (3.528%)  route 1.340ns (96.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.610     2.487    controller/state[2]
    SLICE_X1Y147         LUT3 (Prop_lut3_I2_O)        0.049     2.536 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           0.730     3.266    controller/RD_reg_i_1_n_0
    SLICE_X0Y146         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.311     2.751    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.052     2.803 f  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.494     3.297    controller/RD_reg_i_2_n_0
    SLICE_X0Y146         LDCE                                         f  controller/RD_reg/G
                         clock pessimism             -0.254     3.043    
    SLICE_X0Y146         LDCE (Hold_ldce_G_D)         0.081     3.124    controller/RD_reg
  -------------------------------------------------------------------
                         required time                         -3.124    
                         arrival time                           3.266    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        1.489ns  (logic 0.045ns (3.022%)  route 1.444ns (96.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns = ( 11.618 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.610    10.821    controller/state[2]
    SLICE_X1Y147         LUT3 (Prop_lut3_I1_O)        0.045    10.866 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.834    11.700    controller/WR_reg_i_1_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182    10.774 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.311    11.085    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.056    11.141 f  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.477    11.618    controller/WR_reg_i_2_n_0
    SLICE_X0Y133         LDCE                                         f  controller/WR_reg/G
                         clock pessimism             -0.254    11.364    
    SLICE_X0Y133         LDCE (Hold_ldce_G_D)         0.070    11.434    controller/WR_reg
  -------------------------------------------------------------------
                         required time                        -11.434    
                         arrival time                          11.700    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        1.905ns  (logic 0.048ns (2.520%)  route 1.857ns (97.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 12.019 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          1.322    11.533    controller/state[2]
    SLICE_X1Y147         LUT3 (Prop_lut3_I0_O)        0.048    11.581 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.535    12.116    controller/recvData_reg_i_1_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182    10.774 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.956    11.730    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.056    11.786 f  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.233    12.019    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         f  controller/recvData_reg/G
                         clock pessimism             -0.254    11.765    
    SLICE_X1Y146         LDCE (Hold_ldce_G_D)         0.008    11.773    controller/recvData_reg
  -------------------------------------------------------------------
                         required time                        -11.773    
                         arrival time                          12.116    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        1.329ns  (logic 0.043ns (3.235%)  route 1.286ns (96.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.109ns = ( 11.443 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.689    10.900    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I1_O)        0.043    10.943 f  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.597    11.540    controller/sendData_reg_i_1_n_0
    SLICE_X0Y142         LDCE                                         f  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182    10.774 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.311    11.085    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.056    11.141 f  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.302    11.443    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         f  controller/sendData_reg/G
                         clock pessimism             -0.254    11.189    
    SLICE_X0Y142         LDCE (Hold_ldce_G_D)         0.003    11.192    controller/sendData_reg
  -------------------------------------------------------------------
                         required time                        -11.192    
                         arrival time                          11.540    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (negative level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.045ns (2.816%)  route 1.553ns (97.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          1.322     3.199    controller/state[2]
    SLICE_X1Y147         LUT3 (Prop_lut3_I1_O)        0.045     3.244 r  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.231     3.475    controller/OE_reg_i_1_n_0
    SLICE_X0Y147         LDCE                                         r  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.252     2.692    controller/state[1]
    SLICE_X0Y147         LDCE                                         f  controller/OE_reg/G  (IS_INVERTED)
                         clock pessimism             -0.254     2.437    
    SLICE_X0Y147         LDCE (Hold_ldce_G_D)         0.077     2.514    controller/OE_reg
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           3.475    
  -------------------------------------------------------------------
                         slack                                  0.960    





---------------------------------------------------------------------------------------------------
From Clock:  controller/state[0]
  To Clock:  controller/state[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        4.466ns  (logic 0.152ns (3.403%)  route 4.314ns (96.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.622ns = ( 15.956 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.258ns
    Computed max time borrow:         8.075ns
    Time borrowed from endpoint:      2.762ns
    Time given to startpoint:         2.762ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          3.113    17.560    controller/state[0]
    SLICE_X1Y147         LUT3 (Prop_lut3_I1_O)        0.152    17.712 f  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           1.201    18.913    controller/recvData_reg_i_1_n_0
    SLICE_X1Y146         LDCE                                         f  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          1.322    15.365    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.100    15.465 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.491    15.956    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
                         clock pessimism              0.195    16.152    
                         time borrowed                2.762    18.913    
  -------------------------------------------------------------------
                         required time                         18.913    
                         arrival time                         -18.913    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.124ns (3.169%)  route 3.789ns (96.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.258ns
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.278ns
    Time borrowed from endpoint:      2.573ns
    Time given to startpoint:         2.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710     5.654    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459     6.113 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.816     7.930    controller/state[0]
    SLICE_X1Y147         LUT3 (Prop_lut3_I0_O)        0.124     8.054 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           1.972    10.026    controller/WR_reg_i_1_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590     5.339    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370     5.709 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.614     6.322    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.100     6.422 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.836     7.258    controller/WR_reg_i_2_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/G
                         clock pessimism              0.195     7.453    
                         time borrowed                2.573    10.026    
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        3.191ns  (logic 0.152ns (4.763%)  route 3.039ns (95.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.964ns = ( 15.298 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.264ns
    Computed max time borrow:         8.069ns
    Time borrowed from endpoint:      2.145ns
    Time given to startpoint:         2.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.713    16.160    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.152    16.312 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           1.326    17.638    controller/sendData_reg_i_1_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.614    14.656    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.100    14.756 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.542    15.298    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
                         clock pessimism              0.195    15.493    
                         time borrowed                2.145    17.638    
  -------------------------------------------------------------------
                         required time                         17.638    
                         arrival time                         -17.638    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        3.447ns  (logic 0.152ns (4.410%)  route 3.295ns (95.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.253ns = ( 15.587 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.101ns
    Computed max time borrow:         8.232ns
    Time borrowed from endpoint:      2.112ns
    Time given to startpoint:         2.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.816    16.264    controller/state[0]
    SLICE_X1Y147         LUT3 (Prop_lut3_I1_O)        0.152    16.416 f  controller/RD_reg_i_1/O
                         net (fo=1, routed)           1.479    17.894    controller/RD_reg_i_1_n_0
    SLICE_X0Y146         LDCE                                         f  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.614    14.656    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.121    14.777 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.810    15.587    controller/RD_reg_i_2_n_0
    SLICE_X0Y146         LDCE                                         r  controller/RD_reg/G
                         clock pessimism              0.195    15.782    
                         time borrowed                2.112    17.894    
  -------------------------------------------------------------------
                         required time                         17.894    
                         arrival time                         -17.894    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.043ns (3.118%)  route 1.336ns (96.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.606     2.483    controller/state[0]
    SLICE_X1Y147         LUT3 (Prop_lut3_I1_O)        0.043     2.526 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           0.730     3.256    controller/RD_reg_i_1_n_0
    SLICE_X0Y146         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.293     2.732    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.057     2.789 f  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.494     3.283    controller/RD_reg_i_2_n_0
    SLICE_X0Y146         LDCE                                         f  controller/RD_reg/G
                         clock pessimism             -0.254     3.029    
    SLICE_X0Y146         LDCE (Hold_ldce_G_D)         0.081     3.110    controller/RD_reg
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        1.486ns  (logic 0.045ns (3.029%)  route 1.441ns (96.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 11.599 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.606    10.817    controller/state[0]
    SLICE_X1Y147         LUT3 (Prop_lut3_I0_O)        0.045    10.862 f  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.834    11.696    controller/WR_reg_i_1_n_0
    SLICE_X0Y133         LDCE                                         f  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182    10.774 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.293    11.066    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.056    11.122 f  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.477    11.599    controller/WR_reg_i_2_n_0
    SLICE_X0Y133         LDCE                                         f  controller/WR_reg/G
                         clock pessimism             -0.254    11.345    
    SLICE_X0Y133         LDCE (Hold_ldce_G_D)         0.070    11.415    controller/WR_reg
  -------------------------------------------------------------------
                         required time                        -11.415    
                         arrival time                          11.696    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        1.401ns  (logic 0.043ns (3.069%)  route 1.358ns (96.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 11.424 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[0]/Q
                         net (fo=11, routed)          0.761    10.972    controller/state[0]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.043    11.015 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.597    11.612    controller/sendData_reg_i_1_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182    10.774 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.293    11.066    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.056    11.122 f  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.302    11.424    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         f  controller/sendData_reg/G
                         clock pessimism             -0.254    11.170    
    SLICE_X0Y142         LDCE (Hold_ldce_G_D)         0.003    11.173    controller/sendData_reg
  -------------------------------------------------------------------
                         required time                        -11.173    
                         arrival time                          11.612    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.044ns (2.207%)  route 1.950ns (97.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.510ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[0]/Q
                         net (fo=11, routed)          1.415     3.292    controller/state[0]
    SLICE_X1Y147         LUT3 (Prop_lut3_I1_O)        0.044     3.336 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.535     3.871    controller/recvData_reg_i_1_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.780     3.220    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.056     3.276 f  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.233     3.510    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         f  controller/recvData_reg/G
                         clock pessimism             -0.254     3.255    
    SLICE_X1Y146         LDCE (Hold_ldce_G_D)         0.008     3.263    controller/recvData_reg
  -------------------------------------------------------------------
                         required time                         -3.263    
                         arrival time                           3.871    
  -------------------------------------------------------------------
                         slack                                  0.608    





---------------------------------------------------------------------------------------------------
From Clock:  controller/state[1]
  To Clock:  controller/state[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        4.152ns  (logic 0.150ns (3.612%)  route 4.002ns (96.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.622ns = ( 15.956 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.258ns
    Computed max time borrow:         8.075ns
    Time borrowed from endpoint:      2.448ns
    Time given to startpoint:         2.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          2.801    17.249    controller/state[1]
    SLICE_X1Y147         LUT3 (Prop_lut3_I2_O)        0.150    17.399 f  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           1.201    18.600    controller/recvData_reg_i_1_n_0
    SLICE_X1Y146         LDCE                                         f  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          1.322    15.365    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.100    15.465 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.491    15.956    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/G
                         clock pessimism              0.195    16.152    
                         time borrowed                2.448    18.600    
  -------------------------------------------------------------------
                         required time                         18.600    
                         arrival time                         -18.600    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        3.761ns  (logic 0.124ns (3.297%)  route 3.637ns (96.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.258ns = ( 15.592 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.277ns
    Time borrowed from endpoint:      2.421ns
    Time given to startpoint:         2.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.665    16.112    controller/state[1]
    SLICE_X1Y147         LUT3 (Prop_lut3_I2_O)        0.124    16.236 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           1.972    18.208    controller/WR_reg_i_1_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.614    14.656    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.100    14.756 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.836    15.592    controller/WR_reg_i_2_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/G
                         clock pessimism              0.195    15.787    
                         time borrowed                2.421    18.208    
  -------------------------------------------------------------------
                         required time                         18.208    
                         arrival time                         -18.208    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.152ns (4.479%)  route 3.242ns (95.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.964ns
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:              -0.264ns
    Computed max time borrow:         8.070ns
    Time borrowed from endpoint:      2.348ns
    Time given to startpoint:         2.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710     5.654    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459     6.113 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.916     8.029    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.152     8.181 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           1.326     9.507    controller/sendData_reg_i_1_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590     5.339    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370     5.709 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.614     6.322    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.100     6.422 r  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.542     6.964    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         r  controller/sendData_reg/G
                         clock pessimism              0.195     7.159    
                         time borrowed                2.348     9.507    
  -------------------------------------------------------------------
                         required time                          9.507    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        3.293ns  (logic 0.150ns (4.555%)  route 3.143ns (95.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.253ns = ( 15.587 - 8.334 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 14.447 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.101ns
    Computed max time borrow:         8.232ns
    Time borrowed from endpoint:      1.958ns
    Time given to startpoint:         1.958ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710    13.988    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.459    14.447 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.665    16.112    controller/state[1]
    SLICE_X1Y147         LUT3 (Prop_lut3_I0_O)        0.150    16.262 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           1.479    17.741    controller/RD_reg_i_1_n_0
    SLICE_X0Y146         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    13.673    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.370    14.043 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.614    14.656    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.121    14.777 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.810    15.587    controller/RD_reg_i_2_n_0
    SLICE_X0Y146         LDCE                                         r  controller/RD_reg/G
                         clock pessimism              0.195    15.782    
                         time borrowed                1.958    17.741    
  -------------------------------------------------------------------
                         required time                         17.741    
                         arrival time                         -17.741    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.045ns (2.884%)  route 1.515ns (97.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.786     2.662    controller/state[1]
    SLICE_X1Y147         LUT3 (Prop_lut3_I0_O)        0.045     2.707 f  controller/RD_reg_i_1/O
                         net (fo=1, routed)           0.730     3.437    controller/RD_reg_i_1_n_0
    SLICE_X0Y146         LDCE                                         f  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.293     2.732    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.057     2.789 f  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.494     3.283    controller/RD_reg_i_2_n_0
    SLICE_X0Y146         LDCE                                         f  controller/RD_reg/G
                         clock pessimism             -0.254     3.029    
    SLICE_X0Y146         LDCE (Hold_ldce_G_D)         0.081     3.110    controller/RD_reg
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.042ns (2.329%)  route 1.761ns (97.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.510ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.731    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146     1.877 r  controller/state_reg[1]/Q
                         net (fo=12, routed)          1.226     3.103    controller/state[1]
    SLICE_X1Y147         LUT3 (Prop_lut3_I2_O)        0.042     3.145 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.535     3.680    controller/recvData_reg_i_1_n_0
    SLICE_X1Y146         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.258    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182     2.440 r  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.780     3.220    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.056     3.276 f  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.233     3.510    controller/recvData_reg_i_2_n_0
    SLICE_X1Y146         LDCE                                         f  controller/recvData_reg/G
                         clock pessimism             -0.254     3.255    
    SLICE_X1Y146         LDCE (Hold_ldce_G_D)         0.008     3.263    controller/recvData_reg
  -------------------------------------------------------------------
                         required time                         -3.263    
                         arrival time                           3.680    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        1.665ns  (logic 0.045ns (2.703%)  route 1.620ns (97.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 11.599 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.786    10.996    controller/state[1]
    SLICE_X1Y147         LUT3 (Prop_lut3_I2_O)        0.045    11.041 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.834    11.876    controller/WR_reg_i_1_n_0
    SLICE_X0Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182    10.774 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.293    11.066    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.056    11.122 f  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.477    11.599    controller/WR_reg_i_2_n_0
    SLICE_X0Y133         LDCE                                         f  controller/WR_reg/G
                         clock pessimism             -0.254    11.345    
    SLICE_X0Y133         LDCE (Hold_ldce_G_D)         0.070    11.415    controller/WR_reg
  -------------------------------------------------------------------
                         required time                        -11.415    
                         arrival time                          11.876    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        1.476ns  (logic 0.045ns (3.049%)  route 1.431ns (96.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 11.424 - 8.334 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 10.211 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599    10.065    controller/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.146    10.211 f  controller/state_reg[1]/Q
                         net (fo=12, routed)          0.834    11.045    controller/state[1]
    SLICE_X0Y146         LUT3 (Prop_lut3_I0_O)        0.045    11.090 f  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.597    11.687    controller/sendData_reg_i_1_n_0
    SLICE_X0Y142         LDCE                                         f  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872    10.592    controller/CLK
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.182    10.774 f  controller/state_reg[2]/Q
                         net (fo=11, routed)          0.293    11.066    controller/state[2]
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.056    11.122 f  controller/WR_reg_i_2/O
                         net (fo=2, routed)           0.302    11.424    controller/WR_reg_i_2_n_0
    SLICE_X0Y142         LDCE                                         f  controller/sendData_reg/G
                         clock pessimism             -0.254    11.170    
    SLICE_X0Y142         LDCE (Hold_ldce_G_D)         0.003    11.173    controller/sendData_reg
  -------------------------------------------------------------------
                         required time                        -11.173    
                         arrival time                          11.687    
  -------------------------------------------------------------------
                         slack                                  0.514    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
  To Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]

Setup :            0  Failing Endpoints,  Worst Slack        7.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/CLR
                            (recovery check against falling-edge clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise@16.667ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall@8.334ns)
  Data Path Delay:        8.609ns  (logic 0.299ns (3.473%)  route 8.310ns (96.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.504ns = ( 30.171 - 16.667 ) 
    Source Clock Delay      (SCD):    6.072ns = ( 14.406 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709    13.987    controller/dataRxFifo/pWrite_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.419    14.406 f  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           6.365    20.772    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.299    21.071 f  controller/dataRxFifo/pWrite_counter/status_reg_i_2__0/O
                         net (fo=1, routed)           1.945    23.015    controller/dataRxFifo/pWrite_counter_n_1
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    22.005    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.337    22.342 r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           6.914    29.256    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.262    29.518 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.653    30.171    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism              0.398    30.568    
                         clock uncertainty           -0.035    30.533    
    SLICE_X2Y145         LDCE (Recov_ldce_G_CLR)     -0.145    30.388    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         30.388    
                         arrival time                         -23.015    
  -------------------------------------------------------------------
                         slack                                  7.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.563ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/CLR
                            (removal check against falling-edge clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -8.334ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise@0.000ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall@8.334ns)
  Data Path Delay:        7.435ns  (logic 0.241ns (3.241%)  route 7.194ns (96.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        9.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.182ns
    Source Clock Delay      (SCD):    5.675ns = ( 14.009 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    13.672    controller/dataRxFifo/pWrite_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.337    14.009 f  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           5.542    19.551    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.241    19.792 f  controller/dataRxFifo/pWrite_counter/status_reg_i_2__0/O
                         net (fo=1, routed)           1.652    21.444    controller/dataRxFifo/pWrite_counter_n_1
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709     5.653    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.419     6.072 r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           8.017    14.089    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.325    14.414 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.768    15.182    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism             -0.398    14.785    
                         clock uncertainty            0.035    14.820    
    SLICE_X2Y145         LDCE (Remov_ldce_G_CLR)      0.061    14.881    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -14.881    
                         arrival time                          21.444    
  -------------------------------------------------------------------
                         slack                                  6.563    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
  To Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]

Setup :            0  Failing Endpoints,  Worst Slack       17.853ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -4.933ns,  Total Violation       -4.933ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.853ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/CLR
                            (recovery check against falling-edge clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            16.667ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise@16.667ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.123ns (4.536%)  route 2.588ns (95.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.131ns = ( 22.798 - 16.667 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.257    controller/dataRxFifo/pWrite_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.160     2.417 r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           1.642     4.059    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.123     4.182 f  controller/dataRxFifo/pWrite_counter/status_reg_i_2__0/O
                         net (fo=1, routed)           0.947     5.128    controller/dataRxFifo/pWrite_counter_n_1
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298    16.965 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808    17.773    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    17.799 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.598    18.397    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.128    18.525 r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           3.911    22.436    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.098    22.534 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.264    22.798    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism              0.254    23.052    
                         clock uncertainty           -0.035    23.017    
    SLICE_X2Y145         LDCE (Recov_ldce_G_CLR)     -0.035    22.982    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         22.982    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 17.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.933ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/CLR
                            (removal check against falling-edge clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise@0.000ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.239ns (5.382%)  route 4.201ns (94.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        9.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.182ns
    Source Clock Delay      (SCD):    5.675ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589     5.338    controller/dataRxFifo/pWrite_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.337     5.675 r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           2.550     8.225    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.239     8.464 f  controller/dataRxFifo/pWrite_counter/status_reg_i_2__0/O
                         net (fo=1, routed)           1.652    10.115    controller/dataRxFifo/pWrite_counter_n_1
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709     5.653    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.419     6.072 r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           8.017    14.089    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.325    14.414 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.768    15.182    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism             -0.195    14.987    
    SLICE_X2Y145         LDCE (Remov_ldce_G_CLR)      0.061    15.048    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -15.048    
                         arrival time                          10.115    
  -------------------------------------------------------------------
                         slack                                 -4.933    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
  To Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]

Setup :            0  Failing Endpoints,  Worst Slack       14.712ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.947ns,  Total Violation       -0.947ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.712ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/CLR
                            (recovery check against falling-edge clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall@25.001ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall@8.334ns)
  Data Path Delay:        8.609ns  (logic 0.299ns (3.473%)  route 8.310ns (96.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.711ns = ( 37.712 - 25.001 ) 
    Source Clock Delay      (SCD):    6.072ns = ( 14.406 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709    13.987    controller/dataRxFifo/pWrite_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.419    14.406 f  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           6.365    20.772    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.299    21.071 f  controller/dataRxFifo/pWrite_counter/status_reg_i_2__0/O
                         net (fo=1, routed)           1.945    23.015    controller/dataRxFifo/pWrite_counter_n_1
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall edge)
                                                     25.001    25.001 r  
    A10                                               0.000    25.001 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    25.001    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    26.461 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    28.659    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.750 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    30.339    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.337    30.676 f  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           6.152    36.827    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.232    37.059 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.653    37.712    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism              0.195    37.908    
                         clock uncertainty           -0.035    37.872    
    SLICE_X2Y145         LDCE (Recov_ldce_G_CLR)     -0.145    37.727    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         37.727    
                         arrival time                         -23.015    
  -------------------------------------------------------------------
                         slack                                 14.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.947ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/CLR
                            (removal check against falling-edge clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall@8.334ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall@8.334ns)
  Data Path Delay:        7.435ns  (logic 0.241ns (3.241%)  route 7.194ns (96.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.191ns = ( 22.525 - 8.334 ) 
    Source Clock Delay      (SCD):    5.675ns = ( 14.009 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    13.672    controller/dataRxFifo/pWrite_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.337    14.009 f  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           5.542    19.551    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.241    19.792 f  controller/dataRxFifo/pWrite_counter/status_reg_i_2__0/O
                         net (fo=1, routed)           1.652    21.444    controller/dataRxFifo/pWrite_counter_n_1
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall edge)
                                                      8.334     8.334 r  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709    13.987    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.419    14.406 f  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           7.063    21.469    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.288    21.757 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.768    22.525    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism             -0.195    22.330    
    SLICE_X2Y145         LDCE (Remov_ldce_G_CLR)      0.061    22.391    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -22.391    
                         arrival time                          21.444    
  -------------------------------------------------------------------
                         slack                                 -0.947    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
  To Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]

Setup :            0  Failing Endpoints,  Worst Slack        9.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.559ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/CLR
                            (recovery check against falling-edge clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.334ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall@8.334ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.123ns (4.536%)  route 2.588ns (95.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 14.198 - 8.334 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.257    controller/dataRxFifo/pWrite_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.160     2.417 r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           1.642     4.059    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.123     4.182 f  controller/dataRxFifo/pWrite_counter/status_reg_i_2__0/O
                         net (fo=1, routed)           0.947     5.128    controller/dataRxFifo/pWrite_counter_n_1
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall edge)
                                                      8.334     8.334 r  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.598    10.064    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.128    10.192 f  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           3.642    13.833    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.101    13.934 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.264    14.198    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism              0.559    14.758    
                         clock uncertainty           -0.035    14.722    
    SLICE_X2Y145         LDCE (Recov_ldce_G_CLR)     -0.035    14.687    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                  9.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.558ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/CLR
                            (removal check against falling-edge clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -8.333ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall@8.334ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise@16.667ns)
  Data Path Delay:        4.440ns  (logic 0.239ns (5.382%)  route 4.201ns (94.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.191ns = ( 22.525 - 8.334 ) 
    Source Clock Delay      (SCD):    5.675ns = ( 22.342 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    22.005    controller/dataRxFifo/pWrite_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.337    22.342 r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           2.550    24.892    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.239    25.131 f  controller/dataRxFifo/pWrite_counter/status_reg_i_2__0/O
                         net (fo=1, routed)           1.652    26.782    controller/dataRxFifo/pWrite_counter_n_1
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall edge)
                                                      8.334     8.334 r  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709    13.987    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.419    14.406 f  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           7.063    21.469    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.288    21.757 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.768    22.525    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism             -0.398    22.127    
                         clock uncertainty            0.035    22.163    
    SLICE_X2Y145         LDCE (Remov_ldce_G_CLR)      0.061    22.224    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -22.224    
                         arrival time                          26.782    
  -------------------------------------------------------------------
                         slack                                  4.558    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[5]
  To Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[5]

Setup :            0  Failing Endpoints,  Worst Slack        7.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/CLR
                            (recovery check against falling-edge clock controller/dataTxFifo/pRead_counter/pNextToRead[5]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.299ns (9.542%)  route 2.834ns (90.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.994ns = ( 16.328 - 8.334 ) 
    Source Clock Delay      (SCD):    6.071ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708     5.652    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.419     6.071 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           1.453     7.524    controller/dataTxFifo/pRead_counter/outputData_reg[3][5]
    SLICE_X0Y141         LUT2 (Prop_lut2_I1_O)        0.299     7.823 f  controller/dataTxFifo/pRead_counter/status_reg_i_2/O
                         net (fo=1, routed)           1.382     9.205    controller/dataTxFifo/pRead_counter_n_8
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 r  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.588    13.671    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.337    14.008 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           1.606    15.614    controller/dataTxFifo/pRead_counter/outputData_reg[3][5]
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.241    15.855 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.473    16.328    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism              0.398    16.725    
                         clock uncertainty           -0.035    16.690    
    SLICE_X0Y140         LDCE (Recov_ldce_G_CLR)     -0.405    16.285    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         16.285    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  7.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.356ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/CLR
                            (removal check against falling-edge clock controller/dataTxFifo/pRead_counter/pNextToRead[5]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -8.333ns  (controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@16.667ns)
  Data Path Delay:        1.280ns  (logic 0.099ns (7.731%)  route 1.181ns (92.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.730ns = ( 12.064 - 8.334 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 18.524 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298    16.965 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808    17.773    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    17.799 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597    18.396    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.128    18.524 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.558    19.082    controller/dataTxFifo/pRead_counter/outputData_reg[3][5]
    SLICE_X0Y141         LUT2 (Prop_lut2_I1_O)        0.099    19.181 f  controller/dataTxFifo/pRead_counter/status_reg_i_2/O
                         net (fo=1, routed)           0.624    19.804    controller/dataTxFifo/pRead_counter_n_8
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 r  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870    10.590    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.160    10.750 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.946    11.696    controller/dataTxFifo/pRead_counter/outputData_reg[3][5]
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    11.820 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.244    12.064    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism             -0.559    11.505    
                         clock uncertainty            0.035    11.540    
    SLICE_X0Y140         LDCE (Remov_ldce_G_CLR)     -0.092    11.448    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -11.448    
                         arrival time                          19.804    
  -------------------------------------------------------------------
                         slack                                  8.356    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[6]
  To Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[5]

Setup :            0  Failing Endpoints,  Worst Slack       15.760ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.512ns,  Total Violation       -0.512ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.760ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/CLR
                            (recovery check against falling-edge clock controller/dataTxFifo/pRead_counter/pNextToRead[5]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@25.001ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] fall@8.334ns)
  Data Path Delay:        2.584ns  (logic 0.297ns (11.492%)  route 2.287ns (88.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.994ns = ( 32.995 - 25.001 ) 
    Source Clock Delay      (SCD):    6.071ns = ( 14.405 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708    13.986    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.419    14.405 f  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           0.906    15.311    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.297    15.608 f  controller/dataTxFifo/pRead_counter/status_reg_i_2/O
                         net (fo=1, routed)           1.382    16.990    controller/dataTxFifo/pRead_counter_n_8
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                     25.001    25.001 r  
    A10                                               0.000    25.001 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    25.001    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    26.461 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    28.659    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.750 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.588    30.338    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.337    30.675 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           1.606    32.281    controller/dataTxFifo/pRead_counter/outputData_reg[3][5]
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.241    32.522 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.473    32.995    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism              0.195    33.190    
                         clock uncertainty           -0.035    33.155    
    SLICE_X0Y140         LDCE (Recov_ldce_G_CLR)     -0.405    32.750    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         32.750    
                         arrival time                         -16.990    
  -------------------------------------------------------------------
                         slack                                 15.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.512ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/CLR
                            (removal check against falling-edge clock controller/dataTxFifo/pRead_counter/pNextToRead[5]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] fall@8.334ns)
  Data Path Delay:        2.204ns  (logic 0.240ns (10.888%)  route 1.964ns (89.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.793ns = ( 17.127 - 8.334 ) 
    Source Clock Delay      (SCD):    5.674ns = ( 14.008 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.588    13.671    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.337    14.008 f  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           0.781    14.788    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.240    15.028 f  controller/dataTxFifo/pRead_counter/status_reg_i_2/O
                         net (fo=1, routed)           1.184    16.212    controller/dataTxFifo/pRead_counter_n_8
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 r  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708    13.986    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.419    14.405 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           1.873    16.279    controller/dataTxFifo/pRead_counter/outputData_reg[3][5]
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.299    16.578 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.550    17.127    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism             -0.195    16.932    
    SLICE_X0Y140         LDCE (Remov_ldce_G_CLR)     -0.208    16.724    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -16.724    
                         arrival time                          16.212    
  -------------------------------------------------------------------
                         slack                                 -0.512    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[5]
  To Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[6]

Setup :            0  Failing Endpoints,  Worst Slack       14.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.584ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/CLR
                            (recovery check against falling-edge clock controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/dataTxFifo/pRead_counter/pNextToRead[6] rise@16.667ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.299ns (9.542%)  route 2.834ns (90.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.366ns = ( 24.033 - 16.667 ) 
    Source Clock Delay      (SCD):    6.071ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708     5.652    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.419     6.071 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           1.453     7.524    controller/dataTxFifo/pRead_counter/outputData_reg[3][5]
    SLICE_X0Y141         LUT2 (Prop_lut2_I1_O)        0.299     7.823 f  controller/dataTxFifo/pRead_counter/status_reg_i_2/O
                         net (fo=1, routed)           1.382     9.205    controller/dataTxFifo/pRead_counter_n_8
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.588    22.004    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.337    22.341 r  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           0.980    23.321    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X0Y141         LUT2 (Prop_lut2_I1_O)        0.240    23.561 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.473    24.033    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism              0.195    24.229    
                         clock uncertainty           -0.035    24.193    
    SLICE_X0Y140         LDCE (Recov_ldce_G_CLR)     -0.405    23.788    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         23.788    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                 14.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/CLR
                            (removal check against falling-edge clock controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/dataTxFifo/pRead_counter/pNextToRead[6] rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.099ns (7.731%)  route 1.181ns (92.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.729    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.128     1.857 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.558     2.415    controller/dataTxFifo/pRead_counter/outputData_reg[3][5]
    SLICE_X0Y141         LUT2 (Prop_lut2_I1_O)        0.099     2.514 f  controller/dataTxFifo/pRead_counter/status_reg_i_2/O
                         net (fo=1, routed)           0.624     3.137    controller/dataTxFifo/pRead_counter_n_8
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.160     2.416 r  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           0.566     2.982    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X0Y141         LUT2 (Prop_lut2_I1_O)        0.123     3.105 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.244     3.349    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism             -0.254     3.094    
    SLICE_X0Y140         LDCE (Remov_ldce_G_CLR)     -0.092     3.002    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[6]
  To Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[6]

Setup :            0  Failing Endpoints,  Worst Slack        7.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/CLR
                            (recovery check against falling-edge clock controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (controller/dataTxFifo/pRead_counter/pNextToRead[6] rise@16.667ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] fall@8.334ns)
  Data Path Delay:        2.584ns  (logic 0.297ns (11.492%)  route 2.287ns (88.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.366ns = ( 24.033 - 16.667 ) 
    Source Clock Delay      (SCD):    6.071ns = ( 14.405 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708    13.986    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.419    14.405 f  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           0.906    15.311    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.297    15.608 f  controller/dataTxFifo/pRead_counter/status_reg_i_2/O
                         net (fo=1, routed)           1.382    16.990    controller/dataTxFifo/pRead_counter_n_8
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.588    22.004    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.337    22.341 r  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           0.980    23.321    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X0Y141         LUT2 (Prop_lut2_I1_O)        0.240    23.561 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.473    24.033    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism              0.398    24.431    
                         clock uncertainty           -0.035    24.396    
    SLICE_X0Y140         LDCE (Recov_ldce_G_CLR)     -0.405    23.991    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         23.991    
                         arrival time                         -16.990    
  -------------------------------------------------------------------
                         slack                                  7.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.608ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/CLR
                            (removal check against falling-edge clock controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -8.334ns  (controller/dataTxFifo/pRead_counter/pNextToRead[6] rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] fall@8.334ns)
  Data Path Delay:        1.150ns  (logic 0.098ns (8.519%)  route 1.052ns (91.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    1.857ns = ( 10.191 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597    10.063    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.128    10.191 f  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           0.429    10.619    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.098    10.717 f  controller/dataTxFifo/pRead_counter/status_reg_i_2/O
                         net (fo=1, routed)           0.624    11.341    controller/dataTxFifo/pRead_counter_n_8
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.160     2.416 r  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           0.566     2.982    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X0Y141         LUT2 (Prop_lut2_I1_O)        0.123     3.105 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.244     3.349    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism             -0.559     2.789    
                         clock uncertainty            0.035     2.825    
    SLICE_X0Y140         LDCE (Remov_ldce_G_CLR)     -0.092     2.733    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                          11.341    
  -------------------------------------------------------------------
                         slack                                  8.608    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
  To Clock:  ftdi_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -3.869ns,  Total Violation       -3.869ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.762ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.869ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/status_reg/G
                            (positive level-sensitive latch clocked by controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/full_reg/PRE
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall@8.334ns)
  Data Path Delay:        2.157ns  (logic 0.965ns (44.744%)  route 1.192ns (55.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 22.005 - 16.667 ) 
    Source Clock Delay      (SCD):    15.182ns = ( 23.516 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709    13.987    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.419    14.406 f  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           8.017    22.423    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.325    22.748 r  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.768    23.516    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         r  controller/dataRxFifo/status_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y145         LDCE (EnToQ_ldce_G_Q)        0.841    24.357 f  controller/dataRxFifo/status_reg/Q
                         net (fo=1, routed)           0.521    24.878    controller/dataRxFifo/pWrite_counter/status
    SLICE_X2Y145         LUT3 (Prop_lut3_I0_O)        0.124    25.002 f  controller/dataRxFifo/pWrite_counter/full_i_1/O
                         net (fo=1, routed)           0.671    25.673    controller/dataRxFifo/presetFull
    SLICE_X2Y146         FDPE                                         f  controller/dataRxFifo/full_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    22.005    controller/dataRxFifo/CLK
    SLICE_X2Y146         FDPE                                         r  controller/dataRxFifo/full_reg/C
                         clock pessimism              0.195    22.200    
                         clock uncertainty           -0.035    22.165    
    SLICE_X2Y146         FDPE (Recov_fdpe_C_PRE)     -0.361    21.804    controller/dataRxFifo/full_reg
  -------------------------------------------------------------------
                         required time                         21.804    
                         arrival time                         -25.673    
  -------------------------------------------------------------------
                         slack                                 -3.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.762ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/full_reg/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.144ns (7.842%)  route 1.692ns (92.158%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.598     1.730    controller/dataRxFifo/pWrite_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.128     1.858 r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           1.323     3.180    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X2Y145         LUT6 (Prop_lut6_I5_O)        0.099     3.279 f  controller/dataRxFifo/pWrite_counter/full_i_2/O
                         net (fo=1, routed)           0.140     3.419    controller/dataRxFifo/pWrite_counter/full_i_2_n_0
    SLICE_X2Y145         LUT3 (Prop_lut3_I2_O)        0.045     3.464 f  controller/dataRxFifo/pWrite_counter/full_i_1/O
                         net (fo=1, routed)           0.230     3.694    controller/dataRxFifo/presetFull
    SLICE_X2Y146         FDPE                                         f  controller/dataRxFifo/full_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.257    controller/dataRxFifo/CLK
    SLICE_X2Y146         FDPE                                         r  controller/dataRxFifo/full_reg/C
                         clock pessimism             -0.254     2.003    
    SLICE_X2Y146         FDPE (Remov_fdpe_C_PRE)     -0.071     1.932    controller/dataRxFifo/full_reg
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  1.762    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/status_reg/G
                            (positive level-sensitive latch clocked by controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/full_reg/PRE
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (ftdi_clk rise@16.667ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.965ns (44.744%)  route 1.192ns (55.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -8.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 22.005 - 16.667 ) 
    Source Clock Delay      (SCD):    14.191ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709     5.653    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.419     6.072 r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           7.063    13.135    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.288    13.423 r  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.768    14.191    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X2Y145         LDCE                                         r  controller/dataRxFifo/status_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y145         LDCE (EnToQ_ldce_G_Q)        0.841    15.032 f  controller/dataRxFifo/status_reg/Q
                         net (fo=1, routed)           0.521    15.553    controller/dataRxFifo/pWrite_counter/status
    SLICE_X2Y145         LUT3 (Prop_lut3_I0_O)        0.124    15.677 f  controller/dataRxFifo/pWrite_counter/full_i_1/O
                         net (fo=1, routed)           0.671    16.348    controller/dataRxFifo/presetFull
    SLICE_X2Y146         FDPE                                         f  controller/dataRxFifo/full_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    22.005    controller/dataRxFifo/CLK
    SLICE_X2Y146         FDPE                                         r  controller/dataRxFifo/full_reg/C
                         clock pessimism              0.195    22.200    
                         clock uncertainty           -0.035    22.165    
    SLICE_X2Y146         FDPE (Recov_fdpe_C_PRE)     -0.361    21.804    controller/dataRxFifo/full_reg
  -------------------------------------------------------------------
                         required time                         21.804    
                         arrival time                         -16.348    
  -------------------------------------------------------------------
                         slack                                  5.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.896ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/full_reg/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.098ns (2.469%)  route 3.871ns (97.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.598     1.730    controller/dataRxFifo/pWrite_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.128     1.858 r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           3.642     5.499    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X2Y145         LUT3 (Prop_lut3_I1_O)        0.098     5.597 f  controller/dataRxFifo/pWrite_counter/full_i_1/O
                         net (fo=1, routed)           0.230     5.827    controller/dataRxFifo/presetFull
    SLICE_X2Y146         FDPE                                         f  controller/dataRxFifo/full_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.257    controller/dataRxFifo/CLK
    SLICE_X2Y146         FDPE                                         r  controller/dataRxFifo/full_reg/C
                         clock pessimism             -0.254     2.003    
    SLICE_X2Y146         FDPE (Remov_fdpe_C_PRE)     -0.071     1.932    controller/dataRxFifo/full_reg
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           5.827    
  -------------------------------------------------------------------
                         slack                                  3.896    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[5]
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.789ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.131ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/status_reg/G
                            (positive level-sensitive latch clocked by controller/dataTxFifo/pRead_counter/pNextToRead[5]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/empty_reg/PRE
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (ftdi_clk rise@16.667ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.677ns (40.338%)  route 1.001ns (59.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 22.004 - 16.667 ) 
    Source Clock Delay      (SCD):    8.793ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708     5.652    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.419     6.071 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           1.873     7.945    controller/dataTxFifo/pRead_counter/outputData_reg[3][5]
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.299     8.244 r  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.550     8.793    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         r  controller/dataTxFifo/status_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.559     9.352 r  controller/dataTxFifo/status_reg/Q
                         net (fo=1, routed)           0.422     9.774    controller/dataTxFifo/pRead_counter/status
    SLICE_X0Y141         LUT3 (Prop_lut3_I2_O)        0.118     9.892 f  controller/dataTxFifo/pRead_counter/empty_i_1/O
                         net (fo=1, routed)           0.580    10.472    controller/dataTxFifo/pRead_counter_n_7
    SLICE_X1Y141         FDPE                                         f  controller/dataTxFifo/empty_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.588    22.004    controller/dataTxFifo/CLK
    SLICE_X1Y141         FDPE                                         r  controller/dataTxFifo/empty_reg/C
                         clock pessimism              0.195    22.199    
                         clock uncertainty           -0.035    22.164    
    SLICE_X1Y141         FDPE (Recov_fdpe_C_PRE)     -0.561    21.603    controller/dataTxFifo/empty_reg
  -------------------------------------------------------------------
                         required time                         21.603    
                         arrival time                         -10.472    
  -------------------------------------------------------------------
                         slack                                 11.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/empty_reg/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.143ns (18.400%)  route 0.634ns (81.600%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.729    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.128     1.857 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=7, routed)           0.133     1.990    controller/dataTxFifo/pRead_counter/outputData_reg[3][5]
    SLICE_X3Y140         LUT6 (Prop_lut6_I5_O)        0.099     2.089 f  controller/dataTxFifo/pRead_counter/empty_i_2/O
                         net (fo=1, routed)           0.318     2.407    controller/dataTxFifo/pRead_counter/empty_i_2_n_0
    SLICE_X0Y141         LUT3 (Prop_lut3_I1_O)        0.044     2.451 f  controller/dataTxFifo/pRead_counter/empty_i_1/O
                         net (fo=1, routed)           0.183     2.634    controller/dataTxFifo/pRead_counter_n_7
    SLICE_X1Y141         FDPE                                         f  controller/dataTxFifo/empty_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/CLK
    SLICE_X1Y141         FDPE                                         r  controller/dataTxFifo/empty_reg/C
                         clock pessimism             -0.254     2.002    
    SLICE_X1Y141         FDPE (Remov_fdpe_C_PRE)     -0.157     1.845    controller/dataTxFifo/empty_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.789    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[6]
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.723ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/empty_reg/PRE
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (ftdi_clk rise@16.667ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] fall@8.334ns)
  Data Path Delay:        1.588ns  (logic 0.587ns (36.957%)  route 1.001ns (63.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 22.004 - 16.667 ) 
    Source Clock Delay      (SCD):    8.067ns = ( 16.401 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708    13.986    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.419    14.405 f  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           1.149    15.554    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X0Y141         LUT2 (Prop_lut2_I1_O)        0.297    15.851 r  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.550    16.401    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X0Y140         LDCE                                         r  controller/dataTxFifo/status_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     1.688    18.089    
    SLICE_X0Y140                                      0.000    18.089 r  controller/dataTxFifo/status_reg/D
    SLICE_X0Y140         LDCE (DToQ_ldce_D_Q)         0.469    18.558 r  controller/dataTxFifo/status_reg/Q
                         net (fo=1, routed)           0.422    18.980    controller/dataTxFifo/pRead_counter/status
    SLICE_X0Y141         LUT3 (Prop_lut3_I2_O)        0.118    19.098 f  controller/dataTxFifo/pRead_counter/empty_i_1/O
                         net (fo=1, routed)           0.580    19.678    controller/dataTxFifo/pRead_counter_n_7
    SLICE_X1Y141         FDPE                                         f  controller/dataTxFifo/empty_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.588    22.004    controller/dataTxFifo/CLK
    SLICE_X1Y141         FDPE                                         r  controller/dataTxFifo/empty_reg/C
                         clock pessimism              0.195    22.199    
                         clock uncertainty           -0.035    22.164    
    SLICE_X1Y141         FDPE (Recov_fdpe_C_PRE)     -0.561    21.603    controller/dataTxFifo/empty_reg
  -------------------------------------------------------------------
                         required time                         21.603    
                         arrival time                         -19.678    
  -------------------------------------------------------------------
                         slack                                  1.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/empty_reg/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.099ns (13.932%)  route 0.612ns (86.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.729    controller/dataTxFifo/pRead_counter/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.128     1.857 r  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           0.429     2.285    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X0Y141         LUT3 (Prop_lut3_I0_O)        0.099     2.384 f  controller/dataTxFifo/pRead_counter/empty_i_1/O
                         net (fo=1, routed)           0.183     2.567    controller/dataTxFifo/pRead_counter_n_7
    SLICE_X1Y141         FDPE                                         f  controller/dataTxFifo/empty_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/CLK
    SLICE_X1Y141         FDPE                                         r  controller/dataTxFifo/empty_reg/C
                         clock pessimism             -0.254     2.002    
    SLICE_X1Y141         FDPE (Remov_fdpe_C_PRE)     -0.157     1.845    controller/dataTxFifo/empty_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.723    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.799ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.574ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/empty_reg/PRE
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (ftdi_clk rise@16.667ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.925ns (26.644%)  route 2.547ns (73.356%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 22.004 - 16.667 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708     5.652    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X2Y141         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.478     6.130 r  controller/dataTxFifo/pRead_counter/graycount_reg[0]/Q
                         net (fo=12, routed)          1.037     7.167    controller/dataTxFifo/pRead_counter/outputData_reg[3][0]
    SLICE_X3Y140         LUT6 (Prop_lut6_I0_O)        0.295     7.462 f  controller/dataTxFifo/pRead_counter/empty_i_2/O
                         net (fo=1, routed)           0.930     8.392    controller/dataTxFifo/pRead_counter/empty_i_2_n_0
    SLICE_X0Y141         LUT3 (Prop_lut3_I1_O)        0.152     8.544 f  controller/dataTxFifo/pRead_counter/empty_i_1/O
                         net (fo=1, routed)           0.580     9.124    controller/dataTxFifo/pRead_counter_n_7
    SLICE_X1Y141         FDPE                                         f  controller/dataTxFifo/empty_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.588    22.004    controller/dataTxFifo/CLK
    SLICE_X1Y141         FDPE                                         r  controller/dataTxFifo/empty_reg/C
                         clock pessimism              0.291    22.294    
                         clock uncertainty           -0.035    22.259    
    SLICE_X1Y141         FDPE (Recov_fdpe_C_PRE)     -0.561    21.698    controller/dataTxFifo/empty_reg
  -------------------------------------------------------------------
                         required time                         21.698    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                 12.574    

Slack (MET) :             13.417ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/full_reg/PRE
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (ftdi_clk rise@16.667ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 0.842ns (29.763%)  route 1.987ns (70.237%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 22.005 - 16.667 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.709     5.653    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X0Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.419     6.072 r  controller/dataRxFifo/pWrite_counter/graycount_reg[0]/Q
                         net (fo=8, routed)           0.864     6.937    controller/dataRxFifo/pWrite_counter/pNextToWrite[0]
    SLICE_X2Y145         LUT6 (Prop_lut6_I0_O)        0.299     7.236 f  controller/dataRxFifo/pWrite_counter/full_i_2/O
                         net (fo=1, routed)           0.452     7.688    controller/dataRxFifo/pWrite_counter/full_i_2_n_0
    SLICE_X2Y145         LUT3 (Prop_lut3_I2_O)        0.124     7.812 f  controller/dataRxFifo/pWrite_counter/full_i_1/O
                         net (fo=1, routed)           0.671     8.482    controller/dataRxFifo/presetFull
    SLICE_X2Y146         FDPE                                         f  controller/dataRxFifo/full_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.589    22.005    controller/dataRxFifo/CLK
    SLICE_X2Y146         FDPE                                         r  controller/dataRxFifo/full_reg/C
                         clock pessimism              0.291    22.295    
                         clock uncertainty           -0.035    22.260    
    SLICE_X2Y146         FDPE (Recov_fdpe_C_PRE)     -0.361    21.899    controller/dataRxFifo/full_reg
  -------------------------------------------------------------------
                         required time                         21.899    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                 13.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/full_reg/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.271ns (36.419%)  route 0.473ns (63.581%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.598     1.730    controller/dataRxFifo/pWrite_counter/CLK
    SLICE_X1Y145         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.128     1.858 r  controller/dataRxFifo/pWrite_counter/graycount_reg[2]/Q
                         net (fo=1, routed)           0.104     1.961    controller/dataRxFifo/pWrite_counter/pNextToWrite[2]
    SLICE_X2Y145         LUT6 (Prop_lut6_I2_O)        0.098     2.059 f  controller/dataRxFifo/pWrite_counter/full_i_2/O
                         net (fo=1, routed)           0.140     2.199    controller/dataRxFifo/pWrite_counter/full_i_2_n_0
    SLICE_X2Y145         LUT3 (Prop_lut3_I2_O)        0.045     2.244 f  controller/dataRxFifo/pWrite_counter/full_i_1/O
                         net (fo=1, routed)           0.230     2.474    controller/dataRxFifo/presetFull
    SLICE_X2Y146         FDPE                                         f  controller/dataRxFifo/full_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.257    controller/dataRxFifo/CLK
    SLICE_X2Y146         FDPE                                         r  controller/dataRxFifo/full_reg/C
                         clock pessimism             -0.511     1.746    
    SLICE_X2Y146         FDPE (Remov_fdpe_C_PRE)     -0.071     1.675    controller/dataRxFifo/full_reg
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/empty_reg/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.230ns (25.190%)  route 0.683ns (74.810%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.729    controller/dataTxFifo/pRead_counter/CLK
    SLICE_X3Y140         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.141     1.870 r  controller/dataTxFifo/pRead_counter/graycount_reg[1]/Q
                         net (fo=5, routed)           0.182     2.052    controller/dataTxFifo/pRead_counter/outputData_reg[3][1]
    SLICE_X3Y140         LUT6 (Prop_lut6_I1_O)        0.045     2.097 f  controller/dataTxFifo/pRead_counter/empty_i_2/O
                         net (fo=1, routed)           0.318     2.415    controller/dataTxFifo/pRead_counter/empty_i_2_n_0
    SLICE_X0Y141         LUT3 (Prop_lut3_I1_O)        0.044     2.459 f  controller/dataTxFifo/pRead_counter/empty_i_1/O
                         net (fo=1, routed)           0.183     2.642    controller/dataTxFifo/pRead_counter_n_7
    SLICE_X1Y141         FDPE                                         f  controller/dataTxFifo/empty_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.256    controller/dataTxFifo/CLK
    SLICE_X1Y141         FDPE                                         r  controller/dataTxFifo/empty_reg/C
                         clock pessimism             -0.511     1.745    
    SLICE_X1Y141         FDPE (Remov_fdpe_C_PRE)     -0.157     1.588    controller/dataTxFifo/empty_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  1.054    





