{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 08:20:16 2023 " "Info: Processing started: Thu Nov 23 08:20:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kalkulator -c kalkulator " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off kalkulator -c kalkulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "adder.vhd(7) " "Warning (10639): VHDL warning at adder.vhd(7): constant value overflow" {  } { { "adder.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi Sisdig/TugasBesarSistemDigital/adder.vhd" 7 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_types " "Info: Found design unit 1: my_types" {  } { { "adder.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi Sisdig/TugasBesarSistemDigital/adder.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder-behavioral " "Info: Found design unit 2: adder-behavioral" {  } { { "adder.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi Sisdig/TugasBesarSistemDigital/adder.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi Sisdig/TugasBesarSistemDigital/adder.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ascii_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_bcd-behavioral " "Info: Found design unit 1: ascii_bcd-behavioral" {  } { { "ascii_bcd.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi Sisdig/TugasBesarSistemDigital/ascii_bcd.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ascii_bcd " "Info: Found entity 1: ascii_bcd" {  } { { "ascii_bcd.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi Sisdig/TugasBesarSistemDigital/ascii_bcd.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_ascii.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcd_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_ascii-behavioral " "Info: Found design unit 1: bcd_ascii-behavioral" {  } { { "bcd_ascii.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi Sisdig/TugasBesarSistemDigital/bcd_ascii.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd_ascii " "Info: Found entity 1: bcd_ascii" {  } { { "bcd_ascii.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi Sisdig/TugasBesarSistemDigital/bcd_ascii.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "kalkulator.vhd(76) " "Warning (10639): VHDL warning at kalkulator.vhd(76): constant value overflow" {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi Sisdig/TugasBesarSistemDigital/kalkulator.vhd" 76 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "kalkulator.vhd(77) " "Warning (10639): VHDL warning at kalkulator.vhd(77): constant value overflow" {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi Sisdig/TugasBesarSistemDigital/kalkulator.vhd" 77 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "kalkulator.vhd(86) " "Warning (10639): VHDL warning at kalkulator.vhd(86): constant value overflow" {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi Sisdig/TugasBesarSistemDigital/kalkulator.vhd" 86 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "kalkulator.vhd(87) " "Warning (10639): VHDL warning at kalkulator.vhd(87): constant value overflow" {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi Sisdig/TugasBesarSistemDigital/kalkulator.vhd" 87 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "kalkulator.vhd(96) " "Warning (10639): VHDL warning at kalkulator.vhd(96): constant value overflow" {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi Sisdig/TugasBesarSistemDigital/kalkulator.vhd" 96 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "kalkulator.vhd(97) " "Warning (10639): VHDL warning at kalkulator.vhd(97): constant value overflow" {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi Sisdig/TugasBesarSistemDigital/kalkulator.vhd" 97 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "kalkulator.vhd(105) " "Warning (10639): VHDL warning at kalkulator.vhd(105): constant value overflow" {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi Sisdig/TugasBesarSistemDigital/kalkulator.vhd" 105 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "kalkulator.vhd(106) " "Warning (10639): VHDL warning at kalkulator.vhd(106): constant value overflow" {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi Sisdig/TugasBesarSistemDigital/kalkulator.vhd" 106 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kalkulator-kalkulator_arc " "Info: Found design unit 1: kalkulator-kalkulator_arc" {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi Sisdig/TugasBesarSistemDigital/kalkulator.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 kalkulator " "Info: Found entity 1: kalkulator" {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi Sisdig/TugasBesarSistemDigital/kalkulator.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "std_logic_vector adder.vhd(16) " "Error (10482): VHDL error at adder.vhd(16): object \"std_logic_vector\" is used but not declared" {  } { { "adder.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi Sisdig/TugasBesarSistemDigital/adder.vhd" 16 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  9 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Error: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 23 08:20:16 2023 " "Error: Processing ended: Thu Nov 23 08:20:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
