# RISC-V-Simulator

A toy RISC-V simulator that implements [the RV32I instruction set](https://github.com/riscv/riscv-isa-manual/releases/download/Ratified-IMAFDQC/riscv-spec-20191213.pdf).

The project simulates the Tomasulo out-of-order execution algorithm developed by Robert Tomasulo.