// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module local_sin_float64_div_Pipeline_VITIS_LOOP_224_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        rem1,
        rem0,
        z_13,
        b1,
        zext_ln214,
        rem1_1_out,
        rem1_1_out_ap_vld,
        rem0_1_out,
        rem0_1_out_ap_vld,
        z_out,
        z_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] rem1;
input  [63:0] rem0;
input  [63:0] z_13;
input  [63:0] b1;
input  [31:0] zext_ln214;
output  [63:0] rem1_1_out;
output   rem1_1_out_ap_vld;
output  [31:0] rem0_1_out;
output   rem0_1_out_ap_vld;
output  [63:0] z_out;
output   z_out_ap_vld;

reg ap_idle;
reg rem1_1_out_ap_vld;
reg rem0_1_out_ap_vld;
reg z_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_138_p3;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [32:0] zext_ln214_cast_fu_107_p1;
reg   [32:0] zext_ln214_cast_reg_229;
reg   [63:0] rem0_3_reg_234;
wire   [0:0] icmp_ln150_fu_160_p2;
reg   [0:0] icmp_ln150_reg_242;
reg   [63:0] z_fu_44;
wire   [63:0] z_14_fu_149_p2;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [63:0] rem0_1_fu_48;
wire   [63:0] rem0_4_fu_188_p2;
reg   [63:0] ap_sig_allocacmp_rem0_3;
reg   [63:0] rem1_1_fu_52;
wire   [63:0] z1_fu_155_p2;
wire    ap_block_pp0_stage0_01001;
wire   [32:0] zext_ln150_fu_176_p1;
wire   [32:0] add_ln150_fu_179_p2;
wire   [63:0] zext_ln150_1_fu_184_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 z_fu_44 = 64'd0;
#0 rem0_1_fu_48 = 64'd0;
#0 rem1_1_fu_52 = 64'd0;
#0 ap_done_reg = 1'b0;
end

local_sin_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rem0_1_fu_48 <= rem0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            rem0_1_fu_48 <= rem0_4_fu_188_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            rem1_1_fu_52 <= rem1;
        end else if (((tmp_fu_138_p3 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            rem1_1_fu_52 <= z1_fu_155_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            z_fu_44 <= z_13;
        end else if (((tmp_fu_138_p3 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            z_fu_44 <= z_14_fu_149_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln150_reg_242 <= icmp_ln150_fu_160_p2;
        rem0_3_reg_234 <= ap_sig_allocacmp_rem0_3;
        zext_ln214_cast_reg_229[31 : 0] <= zext_ln214_cast_fu_107_p1[31 : 0];
    end
end

always @ (*) begin
    if (((tmp_fu_138_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_rem0_3 = rem0_4_fu_188_p2;
    end else begin
        ap_sig_allocacmp_rem0_3 = rem0_1_fu_48;
    end
end

always @ (*) begin
    if (((tmp_fu_138_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rem0_1_out_ap_vld = 1'b1;
    end else begin
        rem0_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_138_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rem1_1_out_ap_vld = 1'b1;
    end else begin
        rem1_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_138_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_out_ap_vld = 1'b1;
    end else begin
        z_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln150_fu_179_p2 = (zext_ln150_fu_176_p1 + zext_ln214_cast_reg_229);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign icmp_ln150_fu_160_p2 = ((z1_fu_155_p2 < rem1_1_fu_52) ? 1'b1 : 1'b0);

assign rem0_1_out = ap_sig_allocacmp_rem0_3[31:0];

assign rem0_4_fu_188_p2 = (rem0_3_reg_234 + zext_ln150_1_fu_184_p1);

assign rem1_1_out = rem1_1_fu_52;

assign tmp_fu_138_p3 = ap_sig_allocacmp_rem0_3[32'd63];

assign z1_fu_155_p2 = (b1 + rem1_1_fu_52);

assign z_14_fu_149_p2 = ($signed(z_fu_44) + $signed(64'd18446744069414584320));

assign z_out = z_fu_44;

assign zext_ln150_1_fu_184_p1 = add_ln150_fu_179_p2;

assign zext_ln150_fu_176_p1 = icmp_ln150_reg_242;

assign zext_ln214_cast_fu_107_p1 = zext_ln214;

always @ (posedge ap_clk) begin
    zext_ln214_cast_reg_229[32] <= 1'b0;
end

endmodule //local_sin_float64_div_Pipeline_VITIS_LOOP_224_1
