# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:43 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs_valid

.latch        n58 Memory[0][0]  2
.latch        n63 Memory[0][1]  2
.latch        n68 Memory[0][2]  2
.latch        n73 Memory[0][3]  2
.latch        n78 Memory[0][4]  2
.latch        n83 Memory[0][5]  2
.latch        n88 Memory[0][6]  2
.latch        n93 Memory[0][7]  2
.latch        n98 Memory[0][8]  2
.latch       n103 Memory[0][9]  2
.latch       n108 Memory[0][10]  2
.latch       n113 control.valid_reg  2

.names outs_ready control.valid_reg ins_ready
01 0
.names Memory[0][0] ins_ready new_n66
10 1
.names ins[0] ins_ready new_n67
11 1
.names new_n66 new_n67 n58
00 0
.names Memory[0][1] ins_ready new_n69
10 1
.names ins[1] ins_ready new_n70
11 1
.names new_n69 new_n70 n63
00 0
.names Memory[0][2] ins_ready new_n72
10 1
.names ins[2] ins_ready new_n73_1
11 1
.names new_n72 new_n73_1 n68
00 0
.names Memory[0][3] ins_ready new_n75
10 1
.names ins[3] ins_ready new_n76
11 1
.names new_n75 new_n76 n73
00 0
.names Memory[0][4] ins_ready new_n78_1
10 1
.names ins[4] ins_ready new_n79
11 1
.names new_n78_1 new_n79 n78
00 0
.names Memory[0][5] ins_ready new_n81
10 1
.names ins[5] ins_ready new_n82
11 1
.names new_n81 new_n82 n83
00 0
.names Memory[0][6] ins_ready new_n84
10 1
.names ins[6] ins_ready new_n85
11 1
.names new_n84 new_n85 n88
00 0
.names Memory[0][7] ins_ready new_n87
10 1
.names ins[7] ins_ready new_n88_1
11 1
.names new_n87 new_n88_1 n93
00 0
.names Memory[0][8] ins_ready new_n90
10 1
.names ins[8] ins_ready new_n91
11 1
.names new_n90 new_n91 n98
00 0
.names Memory[0][9] ins_ready new_n93_1
10 1
.names ins[9] ins_ready new_n94
11 1
.names new_n93_1 new_n94 n103
00 0
.names Memory[0][10] ins_ready new_n96
10 1
.names ins[10] ins_ready new_n97
11 1
.names new_n96 new_n97 n108
00 0
.names ins_valid ins_ready new_n99
01 1
.names rst new_n99 n113
00 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names Memory[0][6] outs[6]
1 1
.names Memory[0][7] outs[7]
1 1
.names Memory[0][8] outs[8]
1 1
.names Memory[0][9] outs[9]
1 1
.names Memory[0][10] outs[10]
1 1
.names control.valid_reg outs_valid
1 1
.end
