From cf85cf6e0a5f28a6894e42f8819d664ca8fdaa39 Mon Sep 17 00:00:00 2001
From: Madalin Bucur <madalin.bucur@freescale.com>
Date: Wed, 23 Mar 2016 21:18:44 +0200
Subject: [PATCH 1244/1383] powerpc/dts: align t4240 to the new clocking model

Signed-off-by: Madalin Bucur <madalin.bucur@freescale.com>
[Original patch taken from QorIQ-SDK-V2.0-20160527-yocto]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/powerpc/boot/dts/fsl/t4240si-post.dtsi | 81 ++---------------------------
 arch/powerpc/boot/dts/fsl/t4240si-pre.dtsi  | 24 ++++-----
 2 files changed, 15 insertions(+), 90 deletions(-)

diff --git a/arch/powerpc/boot/dts/fsl/t4240si-post.dtsi b/arch/powerpc/boot/dts/fsl/t4240si-post.dtsi
index ca60917..ebb4ce4 100644
--- a/arch/powerpc/boot/dts/fsl/t4240si-post.dtsi
+++ b/arch/powerpc/boot/dts/fsl/t4240si-post.dtsi
@@ -1113,84 +1113,9 @@
 		fsl,liodn-bits = <12>;
 	};
 
-	clockgen: global-utilities@e1000 {
-		compatible = "fsl,t4240-clockgen", "fsl,qoriq-clockgen-2.0",
-				   "fixed-clock";
-		reg = <0xe1000 0x1000>;
-		clock-output-names = "sysclk";
-		#clock-cells = <0>;
-
-		#address-cells = <1>;
-		#size-cells = <0>;
-		pll0: pll0@800 {
-			#clock-cells = <1>;
-			reg = <0x800>;
-			compatible = "fsl,core-pll-clock";
-			clocks = <&clockgen>;
-			clock-output-names = "pll0", "pll0-div2", "pll0-div4";
-		};
-		pll1: pll1@820 {
-			#clock-cells = <1>;
-			reg = <0x820>;
-			compatible = "fsl,core-pll-clock";
-			clocks = <&clockgen>;
-			clock-output-names = "pll1", "pll1-div2", "pll1-div4";
-		};
-		pll2: pll2@840 {
-			#clock-cells = <1>;
-			reg = <0x840>;
-			compatible = "fsl,core-pll-clock";
-			clocks = <&clockgen>;
-			clock-output-names = "pll2", "pll2-div2", "pll2-div4";
-		};
-		pll3: pll3@860 {
-			#clock-cells = <1>;
-			reg = <0x860>;
-			compatible = "fsl,core-pll-clock";
-			clocks = <&clockgen>;
-			clock-output-names = "pll3", "pll3-div2", "pll3-div4";
-		};
-		pll4: pll4@880 {
-			#clock-cells = <1>;
-			reg = <0x880>;
-			compatible = "fsl,core-pll-clock";
-			clocks = <&clockgen>;
-			clock-output-names = "pll4", "pll4-div2", "pll4-div4";
-		};
-		mux0: mux0@0 {
-			#clock-cells = <0>;
-			reg = <0x0>;
-			compatible = "fsl,core-mux-clock";
-			clocks = <&pll0 0>, <&pll0 1>, <&pll0 2>,
-				 <&pll1 0>, <&pll1 1>, <&pll1 2>,
-				 <&pll2 0>, <&pll2 1>, <&pll2 2>;
-			clock-names = "pll0_0", "pll0_1", "pll0_2",
-				"pll1_0", "pll1_1", "pll1_2",
-				"pll2_0", "pll2_1", "pll2_2";
-			clock-output-names = "cmux0";
-		};
-		mux1: mux1@20 {
-			#clock-cells = <0>;
-			reg = <0x20>;
-			compatible = "fsl,core-mux-clock";
-			clocks = <&pll0 0>, <&pll0 1>, <&pll0 2>,
-				 <&pll1 0>, <&pll1 1>, <&pll1 2>,
-				 <&pll2 0>, <&pll2 1>, <&pll2 2>;
-			clock-names = "pll0_0", "pll0_1", "pll0_2",
-				"pll1_0", "pll1_1", "pll1_2",
-				"pll2_0", "pll2_1", "pll2_2";
-			clock-output-names = "cmux1";
-		};
-		mux2: mux2@40 {
-			#clock-cells = <0>;
-			reg = <0x40>;
-			compatible = "fsl,core-mux-clock";
-			clocks = <&pll3 0>, <&pll3 1>, <&pll3 2>,
-				 <&pll4 0>, <&pll4 1>, <&pll4 2>;
-			clock-names = "pll3_0", "pll3_1", "pll3_2",
-				"pll4_0", "pll4_1", "pll4_2";
-			clock-output-names = "cmux2";
-		};
+/include/ "qoriq-clockgen2.dtsi"
+	global-utilities@e1000 {
+		compatible = "fsl,t4240-clockgen", "fsl,qoriq-clockgen-2.0";
 	};
 
 	rcpm: global-utilities@e2000 {
diff --git a/arch/powerpc/boot/dts/fsl/t4240si-pre.dtsi b/arch/powerpc/boot/dts/fsl/t4240si-pre.dtsi
index eb5fc5f..1d80e36 100644
--- a/arch/powerpc/boot/dts/fsl/t4240si-pre.dtsi
+++ b/arch/powerpc/boot/dts/fsl/t4240si-pre.dtsi
@@ -101,73 +101,73 @@
 		cpu0: PowerPC,e6500@0 {
 			device_type = "cpu";
 			reg = <0 1>;
-			clocks = <&mux0>;
+			clocks = <&clockgen 1 0>;
 			next-level-cache = <&L2_1>;
 		};
 		cpu1: PowerPC,e6500@2 {
 			device_type = "cpu";
 			reg = <2 3>;
-			clocks = <&mux0>;
+			clocks = <&clockgen 1 0>;
 			next-level-cache = <&L2_1>;
 		};
 		cpu2: PowerPC,e6500@4 {
 			device_type = "cpu";
 			reg = <4 5>;
-			clocks = <&mux0>;
+			clocks = <&clockgen 1 0>;
 			next-level-cache = <&L2_1>;
 		};
 		cpu3: PowerPC,e6500@6 {
 			device_type = "cpu";
 			reg = <6 7>;
-			clocks = <&mux0>;
+			clocks = <&clockgen 1 0>;
 			next-level-cache = <&L2_1>;
 		};
 		cpu4: PowerPC,e6500@8 {
 			device_type = "cpu";
 			reg = <8 9>;
-			clocks = <&mux1>;
+			clocks = <&clockgen 1 1>;
 			next-level-cache = <&L2_2>;
 		};
 		cpu5: PowerPC,e6500@10 {
 			device_type = "cpu";
 			reg = <10 11>;
-			clocks = <&mux1>;
+			clocks = <&clockgen 1 1>;
 			next-level-cache = <&L2_2>;
 		};
 		cpu6: PowerPC,e6500@12 {
 			device_type = "cpu";
 			reg = <12 13>;
-			clocks = <&mux1>;
+			clocks = <&clockgen 1 1>;
 			next-level-cache = <&L2_2>;
 		};
 		cpu7: PowerPC,e6500@14 {
 			device_type = "cpu";
 			reg = <14 15>;
-			clocks = <&mux1>;
+			clocks = <&clockgen 1 1>;
 			next-level-cache = <&L2_2>;
 		};
 		cpu8: PowerPC,e6500@16 {
 			device_type = "cpu";
 			reg = <16 17>;
-			clocks = <&mux2>;
+			clocks = <&clockgen 1 2>;
 			next-level-cache = <&L2_3>;
 		};
 		cpu9: PowerPC,e6500@18 {
 			device_type = "cpu";
 			reg = <18 19>;
-			clocks = <&mux2>;
+			clocks = <&clockgen 1 2>;
 			next-level-cache = <&L2_3>;
 		};
 		cpu10: PowerPC,e6500@20 {
 			device_type = "cpu";
 			reg = <20 21>;
-			clocks = <&mux2>;
+			clocks = <&clockgen 1 2>;
 			next-level-cache = <&L2_3>;
 		};
 		cpu11: PowerPC,e6500@22 {
 			device_type = "cpu";
 			reg = <22 23>;
-			clocks = <&mux2>;
+			clocks = <&clockgen 1 2>;
 			next-level-cache = <&L2_3>;
 		};
 	};
-- 
2.8.1

