<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p5033" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_5033{left:499px;bottom:69px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_5033{left:810px;bottom:69px;letter-spacing:0.09px;word-spacing:-0.08px;}
#t3_5033{left:802px;bottom:1141px;letter-spacing:-0.18px;}
#t4_5033{left:87px;bottom:1089px;letter-spacing:0.09px;}
#t5_5033{left:158px;bottom:1089px;letter-spacing:0.1px;}
#t6_5033{left:87px;bottom:1076px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t7_5033{left:239px;bottom:1076px;letter-spacing:0.1px;word-spacing:0.09px;}
#t8_5033{left:87px;bottom:1062px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t9_5033{left:237px;bottom:1062px;letter-spacing:0.1px;}
#ta_5033{left:87px;bottom:1048px;letter-spacing:0.09px;}
#tb_5033{left:233px;bottom:1048px;letter-spacing:0.09px;word-spacing:0.01px;}
#tc_5033{left:87px;bottom:1034px;letter-spacing:0.09px;}
#td_5033{left:164px;bottom:1034px;letter-spacing:0.1px;}
#te_5033{left:87px;bottom:1021px;letter-spacing:0.1px;}
#tf_5033{left:138px;bottom:1021px;letter-spacing:0.1px;}
#tg_5033{left:87px;bottom:1007px;letter-spacing:0.1px;}
#th_5033{left:136px;bottom:1007px;letter-spacing:0.1px;}
#ti_5033{left:87px;bottom:993px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tj_5033{left:292px;bottom:993px;letter-spacing:0.1px;}
#tk_5033{left:87px;bottom:979px;letter-spacing:0.11px;}
#tl_5033{left:128px;bottom:979px;letter-spacing:0.1px;}
#tm_5033{left:87px;bottom:966px;letter-spacing:0.1px;}
#tn_5033{left:257px;bottom:966px;letter-spacing:0.1px;word-spacing:0.01px;}
#to_5033{left:87px;bottom:952px;letter-spacing:0.11px;}
#tp_5033{left:128px;bottom:952px;letter-spacing:0.09px;word-spacing:0.01px;}
#tq_5033{left:87px;bottom:938px;letter-spacing:0.09px;}
#tr_5033{left:198px;bottom:938px;letter-spacing:0.09px;word-spacing:0.01px;}
#ts_5033{left:87px;bottom:924px;letter-spacing:0.1px;word-spacing:-0.05px;}
#tt_5033{left:193px;bottom:924px;letter-spacing:0.1px;}
#tu_5033{left:87px;bottom:911px;letter-spacing:0.1px;}
#tv_5033{left:153px;bottom:911px;letter-spacing:0.1px;}
#tw_5033{left:87px;bottom:897px;letter-spacing:0.1px;}
#tx_5033{left:121px;bottom:897px;letter-spacing:0.1px;}
#ty_5033{left:87px;bottom:883px;letter-spacing:0.09px;word-spacing:0.01px;}
#tz_5033{left:221px;bottom:883px;letter-spacing:0.08px;word-spacing:0.01px;}
#t10_5033{left:87px;bottom:869px;letter-spacing:0.09px;}
#t11_5033{left:148px;bottom:869px;letter-spacing:0.09px;}
#t12_5033{left:106px;bottom:856px;letter-spacing:0.1px;word-spacing:0.01px;}
#t13_5033{left:87px;bottom:842px;letter-spacing:0.09px;word-spacing:0.01px;}
#t14_5033{left:153px;bottom:842px;letter-spacing:0.1px;}
#t15_5033{left:87px;bottom:828px;letter-spacing:0.1px;}
#t16_5033{left:240px;bottom:828px;letter-spacing:0.1px;word-spacing:0.09px;}
#t17_5033{left:69px;bottom:814px;letter-spacing:0.09px;}
#t18_5033{left:129px;bottom:814px;letter-spacing:0.09px;word-spacing:0.03px;}
#t19_5033{left:124px;bottom:801px;letter-spacing:0.1px;}
#t1a_5033{left:87px;bottom:787px;letter-spacing:0.09px;}
#t1b_5033{left:158px;bottom:787px;letter-spacing:0.1px;}
#t1c_5033{left:87px;bottom:773px;letter-spacing:0.1px;}
#t1d_5033{left:136px;bottom:773px;letter-spacing:0.1px;}
#t1e_5033{left:87px;bottom:759px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1f_5033{left:292px;bottom:759px;letter-spacing:0.1px;}
#t1g_5033{left:87px;bottom:746px;letter-spacing:0.09px;}
#t1h_5033{left:221px;bottom:746px;letter-spacing:0.1px;}
#t1i_5033{left:87px;bottom:732px;letter-spacing:0.1px;}
#t1j_5033{left:153px;bottom:732px;letter-spacing:0.1px;}
#t1k_5033{left:87px;bottom:718px;letter-spacing:0.08px;}
#t1l_5033{left:230px;bottom:718px;letter-spacing:0.1px;}
#t1m_5033{left:69px;bottom:704px;letter-spacing:0.09px;}
#t1n_5033{left:87px;bottom:691px;letter-spacing:0.09px;word-spacing:-0.18px;}
#t1o_5033{left:191px;bottom:691px;letter-spacing:0.09px;word-spacing:-0.18px;}
#t1p_5033{left:106px;bottom:677px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1q_5033{left:69px;bottom:663px;letter-spacing:0.1px;}
#t1r_5033{left:158px;bottom:663px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1s_5033{left:69px;bottom:649px;letter-spacing:0.11px;}
#t1t_5033{left:266px;bottom:649px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1u_5033{left:69px;bottom:636px;letter-spacing:0.11px;}
#t1v_5033{left:266px;bottom:636px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1w_5033{left:69px;bottom:622px;letter-spacing:0.1px;}
#t1x_5033{left:87px;bottom:608px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1y_5033{left:69px;bottom:594px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1z_5033{left:124px;bottom:581px;letter-spacing:0.1px;}
#t20_5033{left:69px;bottom:567px;letter-spacing:0.1px;}
#t21_5033{left:217px;bottom:567px;letter-spacing:0.08px;word-spacing:0.01px;}
#t22_5033{left:69px;bottom:553px;letter-spacing:0.1px;}
#t23_5033{left:87px;bottom:539px;letter-spacing:0.09px;}
#t24_5033{left:199px;bottom:539px;letter-spacing:0.1px;}
#t25_5033{left:87px;bottom:526px;letter-spacing:0.12px;}
#t26_5033{left:179px;bottom:526px;letter-spacing:0.1px;}
#t27_5033{left:87px;bottom:512px;letter-spacing:0.12px;}
#t28_5033{left:180px;bottom:512px;letter-spacing:0.09px;word-spacing:0.01px;}
#t29_5033{left:87px;bottom:498px;letter-spacing:0.11px;}
#t2a_5033{left:197px;bottom:498px;letter-spacing:0.1px;}
#t2b_5033{left:87px;bottom:484px;letter-spacing:0.12px;}
#t2c_5033{left:220px;bottom:484px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2d_5033{left:87px;bottom:471px;letter-spacing:0.09px;}
#t2e_5033{left:150px;bottom:471px;letter-spacing:0.1px;}
#t2f_5033{left:87px;bottom:457px;letter-spacing:0.09px;}
#t2g_5033{left:213px;bottom:457px;letter-spacing:0.1px;}
#t2h_5033{left:87px;bottom:443px;letter-spacing:0.1px;}
#t2i_5033{left:212px;bottom:443px;letter-spacing:0.1px;}
#t2j_5033{left:87px;bottom:429px;letter-spacing:0.09px;}
#t2k_5033{left:192px;bottom:429px;letter-spacing:0.1px;}
#t2l_5033{left:87px;bottom:416px;letter-spacing:0.09px;}
#t2m_5033{left:69px;bottom:402px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2n_5033{left:163px;bottom:402px;letter-spacing:0.1px;}
#t2o_5033{left:69px;bottom:388px;letter-spacing:0.11px;}
#t2p_5033{left:109px;bottom:388px;letter-spacing:0.09px;}
#t2q_5033{left:69px;bottom:374px;letter-spacing:0.11px;}
#t2r_5033{left:87px;bottom:361px;letter-spacing:0.09px;}
#t2s_5033{left:215px;bottom:361px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2t_5033{left:69px;bottom:347px;letter-spacing:0.09px;}
#t2u_5033{left:123px;bottom:347px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2v_5033{left:124px;bottom:333px;letter-spacing:0.1px;}
#t2w_5033{left:87px;bottom:319px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2x_5033{left:179px;bottom:319px;letter-spacing:0.09px;word-spacing:0.03px;}
#t2y_5033{left:106px;bottom:306px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2z_5033{left:87px;bottom:292px;letter-spacing:0.11px;}
#t30_5033{left:234px;bottom:292px;letter-spacing:0.09px;word-spacing:0.04px;}
#t31_5033{left:106px;bottom:278px;letter-spacing:0.1px;word-spacing:0.01px;}
#t32_5033{left:87px;bottom:264px;letter-spacing:0.09px;}
#t33_5033{left:215px;bottom:264px;letter-spacing:0.1px;}
#t34_5033{left:87px;bottom:251px;letter-spacing:0.09px;word-spacing:0.01px;}
#t35_5033{left:152px;bottom:251px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t36_5033{left:106px;bottom:237px;letter-spacing:0.1px;word-spacing:0.01px;}
#t37_5033{left:87px;bottom:223px;letter-spacing:0.1px;word-spacing:-0.73px;}
#t38_5033{left:181px;bottom:223px;letter-spacing:0.09px;word-spacing:-0.82px;}
#t39_5033{left:106px;bottom:209px;letter-spacing:0.1px;}
#t3a_5033{left:87px;bottom:196px;letter-spacing:0.1px;}
#t3b_5033{left:174px;bottom:196px;letter-spacing:0.1px;}
#t3c_5033{left:87px;bottom:182px;letter-spacing:0.1px;}
#t3d_5033{left:169px;bottom:182px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3e_5033{left:106px;bottom:168px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3f_5033{left:69px;bottom:154px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3g_5033{left:87px;bottom:141px;letter-spacing:0.09px;}
#t3h_5033{left:218px;bottom:141px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3i_5033{left:69px;bottom:127px;letter-spacing:0.09px;}
#t3j_5033{left:133px;bottom:127px;letter-spacing:0.1px;}
#t3k_5033{left:69px;bottom:113px;letter-spacing:0.09px;word-spacing:-0.05px;}
#t3l_5033{left:224px;bottom:113px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3m_5033{left:472px;bottom:1089px;letter-spacing:0.13px;}
#t3n_5033{left:490px;bottom:1076px;letter-spacing:0.08px;}
#t3o_5033{left:517px;bottom:1076px;letter-spacing:0.1px;}
#t3p_5033{left:490px;bottom:1062px;letter-spacing:0.1px;}
#t3q_5033{left:525px;bottom:1062px;letter-spacing:0.1px;}
#t3r_5033{left:472px;bottom:1048px;letter-spacing:0.09px;}
#t3s_5033{left:528px;bottom:1048px;letter-spacing:0.09px;}
#t3t_5033{left:527px;bottom:1034px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3u_5033{left:472px;bottom:1021px;letter-spacing:0.1px;}
#t3v_5033{left:490px;bottom:1007px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3w_5033{left:600px;bottom:1007px;letter-spacing:0.1px;}
#t3x_5033{left:472px;bottom:993px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t3y_5033{left:806px;bottom:993px;}
#t3z_5033{left:527px;bottom:979px;letter-spacing:0.1px;}
#t40_5033{left:472px;bottom:966px;letter-spacing:0.1px;}
#t41_5033{left:605px;bottom:966px;letter-spacing:0.1px;}
#t42_5033{left:472px;bottom:952px;letter-spacing:0.09px;}
#t43_5033{left:531px;bottom:952px;letter-spacing:0.09px;word-spacing:0.01px;}
#t44_5033{left:527px;bottom:938px;letter-spacing:0.09px;word-spacing:0.06px;}
#t45_5033{left:472px;bottom:924px;letter-spacing:0.09px;word-spacing:0.01px;}
#t46_5033{left:535px;bottom:924px;letter-spacing:0.09px;word-spacing:0.01px;}
#t47_5033{left:472px;bottom:911px;letter-spacing:0.09px;}
#t48_5033{left:613px;bottom:911px;letter-spacing:0.09px;}
#t49_5033{left:472px;bottom:897px;letter-spacing:0.09px;}
#t4a_5033{left:490px;bottom:883px;letter-spacing:0.09px;}
#t4b_5033{left:599px;bottom:883px;letter-spacing:0.1px;word-spacing:0.1px;}
#t4c_5033{left:472px;bottom:869px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4d_5033{left:705px;bottom:869px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4e_5033{left:472px;bottom:856px;letter-spacing:0.09px;}
#t4f_5033{left:527px;bottom:842px;letter-spacing:0.1px;}
#t4g_5033{left:586px;bottom:842px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4h_5033{left:472px;bottom:828px;letter-spacing:0.1px;}
#t4i_5033{left:490px;bottom:814px;letter-spacing:0.1px;}
#t4j_5033{left:560px;bottom:814px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4k_5033{left:490px;bottom:801px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t4l_5033{left:677px;bottom:801px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4m_5033{left:490px;bottom:787px;letter-spacing:0.1px;}
#t4n_5033{left:686px;bottom:787px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4o_5033{left:472px;bottom:773px;letter-spacing:0.11px;}
#t4p_5033{left:510px;bottom:773px;letter-spacing:0.1px;}
#t4q_5033{left:472px;bottom:759px;letter-spacing:0.09px;}
#t4r_5033{left:666px;bottom:759px;letter-spacing:0.1px;}
#t4s_5033{left:472px;bottom:746px;letter-spacing:0.1px;}
#t4t_5033{left:490px;bottom:732px;letter-spacing:0.07px;}
#t4u_5033{left:522px;bottom:732px;letter-spacing:0.09px;word-spacing:0.1px;}
#t4v_5033{left:490px;bottom:718px;letter-spacing:0.09px;}
#t4w_5033{left:529px;bottom:718px;letter-spacing:0.09px;word-spacing:0.1px;}
#t4x_5033{left:490px;bottom:704px;letter-spacing:0.09px;}
#t4y_5033{left:656px;bottom:704px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4z_5033{left:490px;bottom:691px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t50_5033{left:662px;bottom:691px;letter-spacing:0.1px;}
#t51_5033{left:490px;bottom:677px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t52_5033{left:659px;bottom:677px;letter-spacing:0.1px;word-spacing:0.1px;}
#t53_5033{left:490px;bottom:663px;letter-spacing:0.09px;}
#t54_5033{left:636px;bottom:663px;letter-spacing:0.1px;}
#t55_5033{left:490px;bottom:649px;letter-spacing:0.11px;}
#t56_5033{left:548px;bottom:649px;letter-spacing:0.1px;}
#t57_5033{left:490px;bottom:636px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t58_5033{left:660px;bottom:636px;letter-spacing:0.1px;word-spacing:0.1px;}
#t59_5033{left:490px;bottom:622px;letter-spacing:0.07px;}
#t5a_5033{left:512px;bottom:622px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5b_5033{left:472px;bottom:608px;letter-spacing:0.09px;}
#t5c_5033{left:490px;bottom:594px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5d_5033{left:552px;bottom:594px;letter-spacing:0.1px;}
#t5e_5033{left:490px;bottom:581px;letter-spacing:0.09px;}
#t5f_5033{left:648px;bottom:581px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5g_5033{left:490px;bottom:567px;letter-spacing:0.1px;}
#t5h_5033{left:621px;bottom:567px;letter-spacing:0.1px;}
#t5i_5033{left:490px;bottom:553px;letter-spacing:0.09px;}
#t5j_5033{left:699px;bottom:553px;letter-spacing:0.1px;}
#t5k_5033{left:490px;bottom:539px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5l_5033{left:535px;bottom:539px;letter-spacing:0.1px;}
#t5m_5033{left:472px;bottom:526px;letter-spacing:0.09px;}
#t5n_5033{left:699px;bottom:526px;letter-spacing:0.1px;word-spacing:0.1px;}
#t5o_5033{left:472px;bottom:512px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5p_5033{left:701px;bottom:512px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5q_5033{left:472px;bottom:498px;letter-spacing:0.1px;}
#t5r_5033{left:490px;bottom:484px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5s_5033{left:553px;bottom:484px;letter-spacing:0.1px;}
#t5t_5033{left:490px;bottom:471px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t5u_5033{left:573px;bottom:471px;letter-spacing:0.1px;}
#t5v_5033{left:490px;bottom:457px;letter-spacing:0.1px;}
#t5w_5033{left:646px;bottom:457px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5x_5033{left:490px;bottom:443px;letter-spacing:0.08px;}
#t5y_5033{left:562px;bottom:443px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t5z_5033{left:490px;bottom:429px;letter-spacing:0.1px;}
#t60_5033{left:605px;bottom:429px;letter-spacing:0.1px;}
#t61_5033{left:490px;bottom:416px;letter-spacing:0.09px;}
#t62_5033{left:694px;bottom:416px;letter-spacing:0.1px;}
#t63_5033{left:490px;bottom:402px;letter-spacing:0.1px;}
#t64_5033{left:644px;bottom:402px;letter-spacing:0.1px;}
#t65_5033{left:490px;bottom:388px;letter-spacing:0.09px;}
#t66_5033{left:561px;bottom:388px;letter-spacing:0.09px;word-spacing:0.01px;}
#t67_5033{left:490px;bottom:374px;letter-spacing:0.09px;}
#t68_5033{left:592px;bottom:374px;letter-spacing:0.09px;word-spacing:0.01px;}
#t69_5033{left:490px;bottom:361px;letter-spacing:0.09px;}
#t6a_5033{left:552px;bottom:361px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6b_5033{left:490px;bottom:347px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t6c_5033{left:544px;bottom:347px;letter-spacing:0.1px;}
#t6d_5033{left:490px;bottom:333px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t6e_5033{left:588px;bottom:333px;letter-spacing:0.1px;word-spacing:0.09px;}
#t6f_5033{left:490px;bottom:319px;letter-spacing:0.09px;}
#t6g_5033{left:589px;bottom:319px;letter-spacing:0.1px;}
#t6h_5033{left:490px;bottom:306px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6i_5033{left:585px;bottom:306px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6j_5033{left:490px;bottom:292px;letter-spacing:0.1px;}
#t6k_5033{left:529px;bottom:292px;letter-spacing:0.1px;}
#t6l_5033{left:490px;bottom:278px;letter-spacing:0.1px;}
#t6m_5033{left:590px;bottom:278px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6n_5033{left:490px;bottom:264px;letter-spacing:0.1px;}
#t6o_5033{left:590px;bottom:264px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6p_5033{left:490px;bottom:251px;letter-spacing:0.1px;}
#t6q_5033{left:534px;bottom:251px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6r_5033{left:490px;bottom:237px;letter-spacing:0.09px;}
#t6s_5033{left:644px;bottom:237px;letter-spacing:0.1px;}
#t6t_5033{left:490px;bottom:223px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6u_5033{left:573px;bottom:223px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6v_5033{left:490px;bottom:209px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t6w_5033{left:646px;bottom:209px;letter-spacing:0.1px;}
#t6x_5033{left:490px;bottom:196px;letter-spacing:0.09px;}
#t6y_5033{left:750px;bottom:196px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6z_5033{left:490px;bottom:182px;letter-spacing:0.09px;}
#t70_5033{left:813px;bottom:182px;}
#t71_5033{left:508px;bottom:168px;letter-spacing:0.09px;}
#t72_5033{left:490px;bottom:154px;letter-spacing:0.1px;word-spacing:0.01px;}
#t73_5033{left:557px;bottom:154px;letter-spacing:0.1px;}
#t74_5033{left:490px;bottom:141px;letter-spacing:0.1px;}
#t75_5033{left:507px;bottom:141px;letter-spacing:0.1px;}
#t76_5033{left:490px;bottom:127px;letter-spacing:0.08px;}
#t77_5033{left:602px;bottom:127px;letter-spacing:0.1px;}
#t78_5033{left:490px;bottom:113px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t79_5033{left:598px;bottom:113px;letter-spacing:0.1px;}

.s1_5033{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_5033{font-size:14px;font-family:Verdana-Bold_b5u;color:#0860A8;}
.s3_5033{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts5033" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg5033Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg5033" style="-webkit-user-select: none;"><object width="935" height="1210" data="5033/5033.svg" type="image/svg+xml" id="pdf5033" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_5033" class="t s1_5033">Combined Volumes 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4 </span><span id="t2_5033" class="t s1_5033">Index -9 </span>
<span id="t3_5033" class="t s2_5033">INDEX </span>
<span id="t4_5033" class="t s1_5033">description of</span><span id="t5_5033" class="t s3_5033">, Vol.1-3-15 </span>
<span id="t6_5033" class="t s1_5033">flags affected by instructions</span><span id="t7_5033" class="t s3_5033">, Vol.2-3-14 </span>
<span id="t8_5033" class="t s1_5033">identifying 32-bit processors</span><span id="t9_5033" class="t s3_5033">, Vol.1-23-6 </span>
<span id="ta_5033" class="t s1_5033">instructions that operate on</span><span id="tb_5033" class="t s3_5033">, Vol.1-7-21 </span>
<span id="tc_5033" class="t s1_5033">introduction to</span><span id="td_5033" class="t s3_5033">, Vol.3-2-6 </span>
<span id="te_5033" class="t s1_5033">new flags</span><span id="tf_5033" class="t s3_5033">, Vol.1-23-6 </span>
<span id="tg_5033" class="t s1_5033">overview</span><span id="th_5033" class="t s3_5033">, Vol.1-3-11 </span>
<span id="ti_5033" class="t s1_5033">part of basic programming environment</span><span id="tj_5033" class="t s3_5033">, Vol.1-7-1 </span>
<span id="tk_5033" class="t s1_5033">popping</span><span id="tl_5033" class="t s3_5033">, Vol.2-4-401 </span>
<span id="tm_5033" class="t s1_5033">popping on return from interrupt</span><span id="tn_5033" class="t s3_5033">, Vol.2-3-538 </span>
<span id="to_5033" class="t s1_5033">pushing</span><span id="tp_5033" class="t s3_5033">, Vol.2-4-521 </span>
<span id="tq_5033" class="t s1_5033">pushing on interrupts</span><span id="tr_5033" class="t s3_5033">, Vol.2-3-516 </span>
<span id="ts_5033" class="t s1_5033">restoring from stack</span><span id="tt_5033" class="t s3_5033">, Vol.1-6-7 </span>
<span id="tu_5033" class="t s1_5033">saved in TSS</span><span id="tv_5033" class="t s3_5033">, Vol.3-8-4 </span>
<span id="tw_5033" class="t s1_5033">saving</span><span id="tx_5033" class="t s3_5033">, Vol.2-4-590 </span>
<span id="ty_5033" class="t s1_5033">saving on a procedure call</span><span id="tz_5033" class="t s3_5033">, Vol.1-6-7 </span>
<span id="t10_5033" class="t s1_5033">status flags</span><span id="t11_5033" class="t s3_5033">, Vol.1-8-6, Vol.1-8-7, Vol.1-8-19, Vol.2-3-179, </span>
<span id="t12_5033" class="t s3_5033">Vol.2-3-550, Vol.2-4-612, Vol.2-4-703 </span>
<span id="t13_5033" class="t s1_5033">system flags</span><span id="t14_5033" class="t s3_5033">, Vol.3-2-9 </span>
<span id="t15_5033" class="t s1_5033">use with CMOVcc instructions</span><span id="t16_5033" class="t s3_5033">, Vol.1-7-3 </span>
<span id="t17_5033" class="t s1_5033">EIP register</span><span id="t18_5033" class="t s3_5033">, Vol.2-3-140, Vol.2-3-516, Vol.2-3-538, Vol.2-3-553, </span>
<span id="t19_5033" class="t s3_5033">Vol.1-23-11 </span>
<span id="t1a_5033" class="t s1_5033">description of</span><span id="t1b_5033" class="t s3_5033">, Vol.1-3-18 </span>
<span id="t1c_5033" class="t s1_5033">overview</span><span id="t1d_5033" class="t s3_5033">, Vol.1-3-11 </span>
<span id="t1e_5033" class="t s1_5033">part of basic programming environment</span><span id="t1f_5033" class="t s3_5033">, Vol.1-7-1 </span>
<span id="t1g_5033" class="t s1_5033">relationship to CS register</span><span id="t1h_5033" class="t s3_5033">, Vol.1-3-14 </span>
<span id="t1i_5033" class="t s1_5033">saved in TSS</span><span id="t1j_5033" class="t s3_5033">, Vol.3-8-5 </span>
<span id="t1k_5033" class="t s1_5033">state following initialization</span><span id="t1l_5033" class="t s3_5033">, Vol.3-10-5 </span>
<span id="t1m_5033" class="t s1_5033">EM (emulation) flag </span>
<span id="t1n_5033" class="t s1_5033">CR0 control register</span><span id="t1o_5033" class="t s3_5033">, Vol.3-2-16, Vol.3-6-32, Vol.3-10-6, Vol.3-10-7, </span>
<span id="t1p_5033" class="t s3_5033">Vol.3-13-1, Vol.1-14-3 </span>
<span id="t1q_5033" class="t s1_5033">EMMS instruction</span><span id="t1r_5033" class="t s3_5033">, Vol.1-9-8, Vol.1-9-9, Vol.2-3-340, Vol.3-13-3 </span>
<span id="t1s_5033" class="t s1_5033">ENCODEKEY128—Encode 128-Bit Key</span><span id="t1t_5033" class="t s3_5033">, Vol.2-3-341 </span>
<span id="t1u_5033" class="t s1_5033">ENCODEKEY256—Encode 256-Bit Key</span><span id="t1v_5033" class="t s3_5033">, Vol.2-3-343 </span>
<span id="t1w_5033" class="t s1_5033">Encodings </span>
<span id="t1x_5033" class="t s1_5033">See machine instructions, opcodes </span>
<span id="t1y_5033" class="t s1_5033">ENDBR32—Terminate an Indirect Branch in 32-bit and Compatibility Mode </span>
<span id="t1z_5033" class="t s3_5033">, Vol.2-3-345 </span>
<span id="t20_5033" class="t s1_5033">Enhanced Intel Deeper Sleep</span><span id="t21_5033" class="t s3_5033">, Vol.1-2-4 </span>
<span id="t22_5033" class="t s1_5033">Enhanced Intel SpeedStep Technology </span>
<span id="t23_5033" class="t s1_5033">ACPI 3.0 specification</span><span id="t24_5033" class="t s3_5033">, Vol.3-15-1 </span>
<span id="t25_5033" class="t s1_5033">IA32_APERF MSR</span><span id="t26_5033" class="t s3_5033">, Vol.3-15-2 </span>
<span id="t27_5033" class="t s1_5033">IA32_MPERF MSR</span><span id="t28_5033" class="t s3_5033">, Vol.3-15-2 </span>
<span id="t29_5033" class="t s1_5033">IA32_PERF_CTL MSR</span><span id="t2a_5033" class="t s3_5033">, Vol.3-15-1 </span>
<span id="t2b_5033" class="t s1_5033">IA32_PERF_STATUS MSR</span><span id="t2c_5033" class="t s3_5033">, Vol.3-15-1 </span>
<span id="t2d_5033" class="t s1_5033">introduction</span><span id="t2e_5033" class="t s3_5033">, Vol.3-15-1 </span>
<span id="t2f_5033" class="t s1_5033">multiple processor cores</span><span id="t2g_5033" class="t s3_5033">, Vol.3-15-1 </span>
<span id="t2h_5033" class="t s1_5033">performance transitions</span><span id="t2i_5033" class="t s3_5033">, Vol.3-15-1 </span>
<span id="t2j_5033" class="t s1_5033">P-state coordination</span><span id="t2k_5033" class="t s3_5033">, Vol.3-15-1 </span>
<span id="t2l_5033" class="t s1_5033">See also: thermal monitoring </span>
<span id="t2m_5033" class="t s1_5033">ENTER instruction</span><span id="t2n_5033" class="t s3_5033">, Vol.1-6-20, Vol.1-7-21, Vol.2-3-347 </span>
<span id="t2o_5033" class="t s1_5033">GETSEC</span><span id="t2p_5033" class="t s3_5033">, Vol.1-6-3, Vol.1-6-10, Vol.1-5-39 </span>
<span id="t2q_5033" class="t s1_5033">EOI </span>
<span id="t2r_5033" class="t s1_5033">End Of Interrupt register</span><span id="t2s_5033" class="t s3_5033">, Vol.3-11-38 </span>
<span id="t2t_5033" class="t s1_5033">Error code</span><span id="t2u_5033" class="t s3_5033">, Vol.3-17-3, Vol.3-17-7, Vol.3-17-10, Vol.3-17-13, </span>
<span id="t2v_5033" class="t s3_5033">Vol.3-17-15 </span>
<span id="t2w_5033" class="t s1_5033">architectural MCA</span><span id="t2x_5033" class="t s3_5033">, Vol.3-17-1, Vol.3-17-3, Vol.3-17-7, Vol.3-17-10, </span>
<span id="t2y_5033" class="t s3_5033">Vol.3-17-13, Vol.3-17-15 </span>
<span id="t2z_5033" class="t s1_5033">decoding IA32_MCi_STATUS</span><span id="t30_5033" class="t s3_5033">, Vol.3-17-1, Vol.3-17-3, Vol.3-17-7, </span>
<span id="t31_5033" class="t s3_5033">Vol.3-17-10, Vol.3-17-13, Vol.3-17-15 </span>
<span id="t32_5033" class="t s1_5033">exception, description of</span><span id="t33_5033" class="t s3_5033">, Vol.3-6-17 </span>
<span id="t34_5033" class="t s1_5033">external bus</span><span id="t35_5033" class="t s3_5033">, Vol.3-17-1, Vol.3-17-3, Vol.3-17-7, Vol.3-17-10, </span>
<span id="t36_5033" class="t s3_5033">Vol.3-17-13, Vol.3-17-15 </span>
<span id="t37_5033" class="t s1_5033">memory hierarchy</span><span id="t38_5033" class="t s3_5033">, Vol.3-17-3, Vol.3-17-7, Vol.3-17-10, Vol.3-17-13, </span>
<span id="t39_5033" class="t s3_5033">Vol.3-17-15 </span>
<span id="t3a_5033" class="t s1_5033">pushing on stack</span><span id="t3b_5033" class="t s3_5033">, Vol.1-23-32 </span>
<span id="t3c_5033" class="t s1_5033">watchdog timer</span><span id="t3d_5033" class="t s3_5033">, Vol.3-17-1, Vol.3-17-3, Vol.3-17-7, Vol.3-17-10, </span>
<span id="t3e_5033" class="t s3_5033">Vol.3-17-13, Vol.3-17-15 </span>
<span id="t3f_5033" class="t s1_5033">Error numbers </span>
<span id="t3g_5033" class="t s1_5033">VM-instruction error field</span><span id="t3h_5033" class="t s3_5033">, Vol.3-31-31 </span>
<span id="t3i_5033" class="t s1_5033">Error signals</span><span id="t3j_5033" class="t s3_5033">, Vol.1-23-11 </span>
<span id="t3k_5033" class="t s1_5033">Error-reporting bank registers</span><span id="t3l_5033" class="t s3_5033">, Vol.3-16-2 </span>
<span id="t3m_5033" class="t s1_5033">ERROR# </span>
<span id="t3n_5033" class="t s1_5033">input</span><span id="t3o_5033" class="t s3_5033">, Vol.1-23-16 </span>
<span id="t3p_5033" class="t s1_5033">output</span><span id="t3q_5033" class="t s3_5033">, Vol.1-23-16 </span>
<span id="t3r_5033" class="t s1_5033">ES register</span><span id="t3s_5033" class="t s3_5033">, Vol.1-3-13, Vol.1-3-14, Vol.2-3-587, Vol.2-4-178, </span>
<span id="t3t_5033" class="t s3_5033">Vol.2-4-604, Vol.2-4-665 </span>
<span id="t3u_5033" class="t s1_5033">ES (exception summary) flag </span>
<span id="t3v_5033" class="t s1_5033">x87 FPU status word</span><span id="t3w_5033" class="t s3_5033">, Vol.1-8-31 </span>
<span id="t3x_5033" class="t s1_5033">ES0 and ES1 (event select) fields, CESR MSR (Pentium processor)</span><span id="t3y_5033" class="t s3_5033">, </span>
<span id="t3z_5033" class="t s3_5033">Vol.3-20-137 </span>
<span id="t40_5033" class="t s1_5033">ESC instructions, x87 FPU</span><span id="t41_5033" class="t s3_5033">, Vol.1-8-15 </span>
<span id="t42_5033" class="t s1_5033">ESI register</span><span id="t43_5033" class="t s3_5033">, Vol.1-3-11, Vol.1-3-12, Vol.2-3-195, Vol.2-3-611, </span>
<span id="t44_5033" class="t s3_5033">Vol.2-4-110, Vol.2-4-178, Vol.2-4-661 </span>
<span id="t45_5033" class="t s1_5033">ESP register</span><span id="t46_5033" class="t s3_5033">, Vol.1-3-12, Vol.2-3-140 </span>
<span id="t47_5033" class="t s1_5033">ESP register (stack pointer)</span><span id="t48_5033" class="t s3_5033">, Vol.1-3-11, Vol.1-6-3 </span>
<span id="t49_5033" class="t s1_5033">ESR </span>
<span id="t4a_5033" class="t s1_5033">Error Status Register</span><span id="t4b_5033" class="t s3_5033">, Vol.3-11-39 </span>
<span id="t4c_5033" class="t s1_5033">ET (extension type) flag, CR0 control register</span><span id="t4d_5033" class="t s3_5033">, Vol.3-2-15, Vol.1-23-8 </span>
<span id="t4e_5033" class="t s1_5033">Event select field, PerfEvtSel0 and PerfEvtSel1 MSRs (P6 family </span>
<span id="t4f_5033" class="t s1_5033">processors)</span><span id="t4g_5033" class="t s3_5033">, Vol.3-20-4, Vol.3-20-98, Vol.3-20-134 </span>
<span id="t4h_5033" class="t s1_5033">Events </span>
<span id="t4i_5033" class="t s1_5033">at-retirement</span><span id="t4j_5033" class="t s3_5033">, Vol.3-20-117 </span>
<span id="t4k_5033" class="t s1_5033">at-retirement (Pentium 4 processor)</span><span id="t4l_5033" class="t s3_5033">, Vol.3-20-106 </span>
<span id="t4m_5033" class="t s1_5033">non-retirement (Pentium 4 processor)</span><span id="t4n_5033" class="t s3_5033">, Vol.3-20-106 </span>
<span id="t4o_5033" class="t s1_5033">EVEX.R</span><span id="t4p_5033" class="t s3_5033">, Vol.2-3-5 </span>
<span id="t4q_5033" class="t s1_5033">Exception flags, x87 FPU status word</span><span id="t4r_5033" class="t s3_5033">, Vol.1-8-5 </span>
<span id="t4s_5033" class="t s1_5033">Exception handler </span>
<span id="t4t_5033" class="t s1_5033">calling</span><span id="t4u_5033" class="t s3_5033">, Vol.3-6-11 </span>
<span id="t4v_5033" class="t s1_5033">defined</span><span id="t4w_5033" class="t s3_5033">, Vol.3-6-1 </span>
<span id="t4x_5033" class="t s1_5033">flag usage by handler procedure</span><span id="t4y_5033" class="t s3_5033">, Vol.3-6-17 </span>
<span id="t4z_5033" class="t s1_5033">machine-check exception handler</span><span id="t50_5033" class="t s3_5033">, Vol.3-16-28 </span>
<span id="t51_5033" class="t s1_5033">machine-check exceptions (#MC)</span><span id="t52_5033" class="t s3_5033">, Vol.3-16-28 </span>
<span id="t53_5033" class="t s1_5033">machine-error logging utility</span><span id="t54_5033" class="t s3_5033">, Vol.3-16-28 </span>
<span id="t55_5033" class="t s1_5033">procedures</span><span id="t56_5033" class="t s3_5033">, Vol.3-6-12 </span>
<span id="t57_5033" class="t s1_5033">protection of handler procedures</span><span id="t58_5033" class="t s3_5033">, Vol.3-6-16 </span>
<span id="t59_5033" class="t s1_5033">task</span><span id="t5a_5033" class="t s3_5033">, Vol.3-6-17, Vol.3-8-2 </span>
<span id="t5b_5033" class="t s1_5033">Exception handlers </span>
<span id="t5c_5033" class="t s1_5033">overview of</span><span id="t5d_5033" class="t s3_5033">, Vol.1-6-12 </span>
<span id="t5e_5033" class="t s1_5033">SIMD floating-point exceptions</span><span id="t5f_5033" class="t s3_5033">, Vol.1-D-1 </span>
<span id="t5g_5033" class="t s1_5033">SSE and SSE2 extensions</span><span id="t5h_5033" class="t s3_5033">, Vol.1-11-18 </span>
<span id="t5i_5033" class="t s1_5033">typical actions of a FP exception handler</span><span id="t5j_5033" class="t s3_5033">, Vol.1-4-24 </span>
<span id="t5k_5033" class="t s1_5033">x87 FPU</span><span id="t5l_5033" class="t s3_5033">, Vol.1-8-31 </span>
<span id="t5m_5033" class="t s1_5033">Exception priority, floating-point exceptions</span><span id="t5n_5033" class="t s3_5033">, Vol.1-4-23 </span>
<span id="t5o_5033" class="t s1_5033">Exception-flag masks, x87 FPU control word</span><span id="t5p_5033" class="t s3_5033">, Vol.1-8-7 </span>
<span id="t5q_5033" class="t s1_5033">Exceptions </span>
<span id="t5r_5033" class="t s1_5033">64-bit mode</span><span id="t5s_5033" class="t s3_5033">, Vol.1-6-19 </span>
<span id="t5t_5033" class="t s1_5033">alignment check</span><span id="t5u_5033" class="t s3_5033">, Vol.1-23-11 </span>
<span id="t5v_5033" class="t s1_5033">BOUND range exceeded (#BR)</span><span id="t5w_5033" class="t s3_5033">, Vol.2-3-123 </span>
<span id="t5x_5033" class="t s1_5033">classifications</span><span id="t5y_5033" class="t s3_5033">, Vol.3-6-5 </span>
<span id="t5z_5033" class="t s1_5033">compound error codes</span><span id="t60_5033" class="t s3_5033">, Vol.3-16-21 </span>
<span id="t61_5033" class="t s1_5033">conditions checked during a task switch</span><span id="t62_5033" class="t s3_5033">, Vol.3-8-13 </span>
<span id="t63_5033" class="t s1_5033">coprocessor segment overrun</span><span id="t64_5033" class="t s3_5033">, Vol.1-23-12 </span>
<span id="t65_5033" class="t s1_5033">description of</span><span id="t66_5033" class="t s3_5033">, Vol.1-6-12, Vol.3-2-5, Vol.3-6-1 </span>
<span id="t67_5033" class="t s1_5033">device not available</span><span id="t68_5033" class="t s3_5033">, Vol.1-23-12 </span>
<span id="t69_5033" class="t s1_5033">double fault</span><span id="t6a_5033" class="t s3_5033">, Vol.3-6-33 </span>
<span id="t6b_5033" class="t s1_5033">error code</span><span id="t6c_5033" class="t s3_5033">, Vol.3-6-17 </span>
<span id="t6d_5033" class="t s1_5033">execute-disable bit</span><span id="t6e_5033" class="t s3_5033">, Vol.3-5-32 </span>
<span id="t6f_5033" class="t s1_5033">floating-point error</span><span id="t6g_5033" class="t s3_5033">, Vol.1-23-12 </span>
<span id="t6h_5033" class="t s1_5033">general protection</span><span id="t6i_5033" class="t s3_5033">, Vol.1-23-12 </span>
<span id="t6j_5033" class="t s1_5033">handler</span><span id="t6k_5033" class="t s3_5033">, Vol.1-6-12 </span>
<span id="t6l_5033" class="t s1_5033">handler mechanism</span><span id="t6m_5033" class="t s3_5033">, Vol.3-6-12 </span>
<span id="t6n_5033" class="t s1_5033">handler procedures</span><span id="t6o_5033" class="t s3_5033">, Vol.3-6-12 </span>
<span id="t6p_5033" class="t s1_5033">handling</span><span id="t6q_5033" class="t s3_5033">, Vol.3-6-11 </span>
<span id="t6r_5033" class="t s1_5033">handling in real-address mode</span><span id="t6s_5033" class="t s3_5033">, Vol.3-21-4 </span>
<span id="t6t_5033" class="t s1_5033">handling in SMM</span><span id="t6u_5033" class="t s3_5033">, Vol.4-32-11 </span>
<span id="t6v_5033" class="t s1_5033">handling in virtual-8086 mode</span><span id="t6w_5033" class="t s3_5033">, Vol.3-21-11 </span>
<span id="t6x_5033" class="t s1_5033">handling through a task gate in virtual-8086 mode</span><span id="t6y_5033" class="t s3_5033">, Vol.3-21-14 </span>
<span id="t6z_5033" class="t s1_5033">handling through a trap or interrupt gate in virtual-8086 mode</span><span id="t70_5033" class="t s3_5033">, </span>
<span id="t71_5033" class="t s3_5033">Vol.3-21-12 </span>
<span id="t72_5033" class="t s1_5033">IA-32e mode</span><span id="t73_5033" class="t s3_5033">, Vol.3-2-5 </span>
<span id="t74_5033" class="t s1_5033">IDT</span><span id="t75_5033" class="t s3_5033">, Vol.3-6-9 </span>
<span id="t76_5033" class="t s1_5033">implicit call to handler</span><span id="t77_5033" class="t s3_5033">, Vol.1-6-1 </span>
<span id="t78_5033" class="t s1_5033">in real-address mode</span><span id="t79_5033" class="t s3_5033">, Vol.1-6-18 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
