# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do 8_Bit_Multiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Sherry\ Wu/Desktop/ECE385/Lab\ 5 {C:/Users/Sherry Wu/Desktop/ECE385/Lab 5/Shift_Reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:03 on Oct 02,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Sherry Wu/Desktop/ECE385/Lab 5" C:/Users/Sherry Wu/Desktop/ECE385/Lab 5/Shift_Reg.sv 
# -- Compiling module Shift_Reg
# 
# Top level modules:
# 	Shift_Reg
# End time: 22:24:03 on Oct 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Sherry\ Wu/Desktop/ECE385/Lab\ 5 {C:/Users/Sherry Wu/Desktop/ECE385/Lab 5/reg_8 .sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:03 on Oct 02,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Sherry Wu/Desktop/ECE385/Lab 5" C:/Users/Sherry Wu/Desktop/ECE385/Lab 5/reg_8 .sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 22:24:03 on Oct 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Sherry\ Wu/Desktop/ECE385/Lab\ 5 {C:/Users/Sherry Wu/Desktop/ECE385/Lab 5/Lab5_8_Bit_Multiplier_top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:03 on Oct 02,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Sherry Wu/Desktop/ECE385/Lab 5" C:/Users/Sherry Wu/Desktop/ECE385/Lab 5/Lab5_8_Bit_Multiplier_top_level.sv 
# -- Compiling module Lab5_8_Bit_Multiplier_top_level
# 
# Top level modules:
# 	Lab5_8_Bit_Multiplier_top_level
# End time: 22:24:03 on Oct 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Sherry\ Wu/Desktop/ECE385/Lab\ 5 {C:/Users/Sherry Wu/Desktop/ECE385/Lab 5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:03 on Oct 02,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Sherry Wu/Desktop/ECE385/Lab 5" C:/Users/Sherry Wu/Desktop/ECE385/Lab 5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:24:03 on Oct 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Sherry\ Wu/Desktop/ECE385/Lab\ 5 {C:/Users/Sherry Wu/Desktop/ECE385/Lab 5/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:03 on Oct 02,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Sherry Wu/Desktop/ECE385/Lab 5" C:/Users/Sherry Wu/Desktop/ECE385/Lab 5/Control.sv 
# -- Compiling module Control
# 
# Top level modules:
# 	Control
# End time: 22:24:03 on Oct 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Sherry\ Wu/Desktop/ECE385/Lab\ 5 {C:/Users/Sherry Wu/Desktop/ECE385/Lab 5/adder_9_bits.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:03 on Oct 02,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Sherry Wu/Desktop/ECE385/Lab 5" C:/Users/Sherry Wu/Desktop/ECE385/Lab 5/adder_9_bits.sv 
# -- Compiling module adder_9_bits
# -- Compiling module full_adder
# 
# Top level modules:
# 	adder_9_bits
# End time: 22:24:03 on Oct 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Sherry\ Wu/Desktop/ECE385/Lab\ 5 {C:/Users/Sherry Wu/Desktop/ECE385/Lab 5/flip_flop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:03 on Oct 02,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Sherry Wu/Desktop/ECE385/Lab 5" C:/Users/Sherry Wu/Desktop/ECE385/Lab 5/flip_flop.sv 
# -- Compiling module flip_flop
# 
# Top level modules:
# 	flip_flop
# End time: 22:24:04 on Oct 02,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Sherry\ Wu/Desktop/ECE385/Lab\ 5 {C:/Users/Sherry Wu/Desktop/ECE385/Lab 5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:04 on Oct 02,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Sherry Wu/Desktop/ECE385/Lab 5" C:/Users/Sherry Wu/Desktop/ECE385/Lab 5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:24:04 on Oct 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:24:04 on Oct 02,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Lab5_8_Bit_Multiplier_top_level
# Loading work.Control
# Loading work.adder_9_bits
# Loading work.full_adder
# Loading work.flip_flop
# Loading work.Shift_Reg
# Loading work.reg_8
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
# ** Warning: (vsim-8315) C:/Users/Sherry Wu/Desktop/ECE385/Lab 5/Control.sv(37): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/Lab5_8_Bit_Multiplier_top_level/Control
# ** Warning: (vsim-8315) C:/Users/Sherry Wu/Desktop/ECE385/Lab 5/Control.sv(37): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/Lab5_8_Bit_Multiplier_top_level/Control
# Success!
# End time: 23:10:15 on Oct 02,2018, Elapsed time: 0:46:11
# Errors: 0, Warnings: 2
