// Seed: 1273248321
module module_0;
  wire id_2, id_3;
  assign module_2.type_4 = 0;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input  wand id_0,
    output wand id_1,
    input  tri0 id_2,
    input  tri  id_3,
    input  wand id_4,
    output wand id_5,
    input  wire id_6
);
  wire id_8;
  or primCall (id_1, id_2, id_3, id_4, id_6, id_8);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    input tri1 id_1,
    output tri id_2,
    output supply1 id_3,
    output wire id_4,
    input wand id_5,
    input wor id_6,
    input wor id_7,
    output wor id_8,
    input supply1 id_9,
    input tri0 id_10
);
  wire id_12;
  and primCall (id_0, id_1, id_10, id_12, id_5, id_6, id_7, id_9);
  module_0 modCall_1 ();
endmodule
