{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550789753711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550789753719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 22 00:55:53 2019 " "Processing started: Fri Feb 22 00:55:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550789753719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550789753719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FullAdder_7Seg -c FullAdder_7Seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off FullAdder_7Seg -c FullAdder_7Seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550789753720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550789754394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550789754394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 2 2 " "Found 2 design units, including 2 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550789764739 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder4Bit " "Found entity 2: Adder4Bit" {  } { { "FullAdder.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550789764739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550789764739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_7Seg " "Found entity 1: FullAdder_7Seg" {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550789764742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550789764742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_7Seg " "Found entity 1: Adder_7Seg" {  } { { "Adder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/Adder_7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550789764745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550789764745 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sevenSeg FullAdder_7Seg.v(92) " "Verilog HDL error at FullAdder_7Seg.v(92): object \"sevenSeg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 92 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1550789764746 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sevenSeg FullAdder_7Seg.v(116) " "Verilog HDL error at FullAdder_7Seg.v(116): object \"sevenSeg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FullAdder_7Seg.v" "" { Text "D:/DeskTop/DeskTop_02_19/FPGA Design for System-on-Chip/Laboratory 4/FullAdder_7Seg/FullAdder_7Seg.v" 116 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1550789764746 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550789764832 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 22 00:56:04 2019 " "Processing ended: Fri Feb 22 00:56:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550789764832 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550789764832 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550789764832 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550789764832 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550789765514 ""}
