

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Mon Apr  6 16:46:39 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        HLS_Convolution
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.625 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline |
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type   |
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  2076847|  2088027| 20.768 ms | 20.880 ms |  2076842|  2088026| dataflow |
    +---------+---------+-----------+-----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+---------+---------+-----------+-----------+---------+---------+---------+
        |               |            |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |    Instance   |   Module   |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +---------------+------------+---------+---------+-----------+-----------+---------+---------+---------+
        |Filter2D_U0    |Filter2D    |      145|  2088025|  1.450 us | 20.880 ms |      145|  2088025|   none  |
        |AXIM2Mat_U0    |AXIM2Mat    |        1|  2076841| 10.000 ns | 20.768 ms |        1|  2076841|   none  |
        |Mat2AXIM_U0    |Mat2AXIM    |  2076841|  2076841| 20.768 ms | 20.768 ms |  2076841|  2076841|   none  |
        |Block_proc_U0  |Block_proc  |        0|        0|    0 ns   |    0 ns   |        0|        0|   none  |
        +---------------+------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     32|    -|
|FIFO             |        0|      -|      30|    136|    -|
|Instance         |        3|      -|     868|   1938|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|       6|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      0|     904|   2142|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------+------------+---------+-------+-----+------+-----+
    |    Instance   |   Module   | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------+------------+---------+-------+-----+------+-----+
    |AXIM2Mat_U0    |AXIM2Mat    |        0|      0|  184|   305|    0|
    |Block_proc_U0  |Block_proc  |        0|      0|    2|    29|    0|
    |Filter2D_U0    |Filter2D    |        3|      0|  604|  1406|    0|
    |Mat2AXIM_U0    |Mat2AXIM    |        0|      0|   78|   198|    0|
    +---------------+------------+---------+-------+-----+------+-----+
    |Total          |            |        3|      0|  868|  1938|    0|
    +---------------+------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+---+----+-----+------+-----+---------+
    |          Name         | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------------+---------+---+----+-----+------+-----+---------+
    |dst_data_stream_0_V_U  |        0|  5|   0|    -|     2|    8|       16|
    |src_cols_V_c9_U        |        0|  5|   0|    -|     2|   12|       24|
    |src_cols_V_c_U         |        0|  5|   0|    -|     2|   12|       24|
    |src_data_stream_0_V_U  |        0|  5|   0|    -|     2|    8|       16|
    |src_rows_V_c8_U        |        0|  5|   0|    -|     2|   12|       24|
    |src_rows_V_c_U         |        0|  5|   0|    -|     2|   12|       24|
    +-----------------------+---------+---+----+-----+------+-----+---------+
    |Total                  |        0| 30|   0|    0|    12|   64|      128|
    +-----------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |AXIM2Mat_U0_ap_ready_count      |     +    |      0|  0|  10|           2|           1|
    |Block_proc_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |AXIM2Mat_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |Block_proc_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                         |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_AXIM2Mat_U0_ap_ready    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Block_proc_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  32|          10|           8|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |AXIM2Mat_U0_ap_ready_count          |   9|          2|    2|          4|
    |Block_proc_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_AXIM2Mat_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_Block_proc_U0_ap_ready  |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  36|          8|    6|         12|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |AXIM2Mat_U0_ap_ready_count          |  2|   0|    2|          0|
    |Block_proc_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_AXIM2Mat_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_Block_proc_U0_ap_ready  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  6|   0|    6|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|image_in_address0   | out |   21|  ap_memory |   image_in   |     array    |
|image_in_ce0        | out |    1|  ap_memory |   image_in   |     array    |
|image_in_d0         | out |    8|  ap_memory |   image_in   |     array    |
|image_in_q0         |  in |    8|  ap_memory |   image_in   |     array    |
|image_in_we0        | out |    1|  ap_memory |   image_in   |     array    |
|image_in_address1   | out |   21|  ap_memory |   image_in   |     array    |
|image_in_ce1        | out |    1|  ap_memory |   image_in   |     array    |
|image_in_d1         | out |    8|  ap_memory |   image_in   |     array    |
|image_in_q1         |  in |    8|  ap_memory |   image_in   |     array    |
|image_in_we1        | out |    1|  ap_memory |   image_in   |     array    |
|image_out_address0  | out |   21|  ap_memory |   image_out  |     array    |
|image_out_ce0       | out |    1|  ap_memory |   image_out  |     array    |
|image_out_d0        | out |    8|  ap_memory |   image_out  |     array    |
|image_out_q0        |  in |    8|  ap_memory |   image_out  |     array    |
|image_out_we0       | out |    1|  ap_memory |   image_out  |     array    |
|image_out_address1  | out |   21|  ap_memory |   image_out  |     array    |
|image_out_ce1       | out |    1|  ap_memory |   image_out  |     array    |
|image_out_d1        | out |    8|  ap_memory |   image_out  |     array    |
|image_out_q1        |  in |    8|  ap_memory |   image_out  |     array    |
|image_out_we1       | out |    1|  ap_memory |   image_out  |     array    |
|ap_clk              |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_done             | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     conv     | return value |
+--------------------+-----+-----+------------+--------------+--------------+

