// Populate the sidebar
//
// This is a script, and not included directly in the page, to control the total size of the book.
// The TOC contains an entry for each page, so if each page includes a copy of the TOC,
// the total size of the page becomes O(n**2).
class MDBookSidebarScrollbox extends HTMLElement {
    constructor() {
        super();
    }
    connectedCallback() {
        this.innerHTML = '<ol class="chapter"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="index.html"><strong aria-hidden="true">1.</strong> Project Combine</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="terminology.html"><strong aria-hidden="true">1.1.</strong> General terminology</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><span><strong aria-hidden="true">1.2.</strong> General database structure</span></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><span><strong aria-hidden="true">1.3.</strong> Bitstream database</span></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><span><strong aria-hidden="true">1.4.</strong> Speed data</span></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="fpga.html"><strong aria-hidden="true">1.5.</strong> FPGA grids and interconnect</a></span></li></ol><li class="chapter-item "><li class="part-title">SiliconBlue FPGAs</li></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="siliconblue/index.html"><strong aria-hidden="true">2.</strong> iCE65 and iCE40</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="siliconblue/geometry.html"><strong aria-hidden="true">2.1.</strong> Device geometry</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="siliconblue/interconnect.html"><strong aria-hidden="true">2.2.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="siliconblue/global.html"><strong aria-hidden="true">2.3.</strong> Global interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="siliconblue/plb.html"><strong aria-hidden="true">2.4.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="siliconblue/io/index.html"><strong aria-hidden="true">2.5.</strong> Input / Output</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="siliconblue/io/ioi.html"><strong aria-hidden="true">2.5.1.</strong> I/O Interface</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="siliconblue/io/iob.html"><strong aria-hidden="true">2.5.2.</strong> I/O Buffers</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="siliconblue/bram.html"><strong aria-hidden="true">2.6.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="siliconblue/dsp.html"><strong aria-hidden="true">2.7.</strong> DSP</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="siliconblue/spram.html"><strong aria-hidden="true">2.8.</strong> SPRAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="siliconblue/pll.html"><strong aria-hidden="true">2.9.</strong> Phase-Locked Loop</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="siliconblue/spi.html"><strong aria-hidden="true">2.10.</strong> SPI controller</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="siliconblue/i2c.html"><strong aria-hidden="true">2.11.</strong> I2C controller</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="siliconblue/i2c_fifo.html"><strong aria-hidden="true">2.12.</strong> I2C_FIFO controller</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="siliconblue/filter.html"><strong aria-hidden="true">2.13.</strong> I2C glitch filter</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="siliconblue/osc.html"><strong aria-hidden="true">2.14.</strong> Internal oscillators</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="siliconblue/led_drv.html"><strong aria-hidden="true">2.15.</strong> Led drivers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="siliconblue/config.html"><strong aria-hidden="true">2.16.</strong> Configuration</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="siliconblue/bitstream.html"><strong aria-hidden="true">2.17.</strong> Bitstream format</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="siliconblue/speed.html"><strong aria-hidden="true">2.18.</strong> Speed data</a></span></li></ol><li class="chapter-item "><li class="part-title">Xilinx FPGAs</li></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc2000/index.html"><strong aria-hidden="true">3.</strong> XC2000</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><span><strong aria-hidden="true">3.1.</strong> Device geometry</span></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc2000/interconnect.html"><strong aria-hidden="true">3.2.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc2000/clb.html"><strong aria-hidden="true">3.3.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc2000/bidi.html"><strong aria-hidden="true">3.4.</strong> Bidirectional buffers</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc3000/index.html"><strong aria-hidden="true">4.</strong> XC3000</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><span><strong aria-hidden="true">4.1.</strong> Device geometry</span></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><span><strong aria-hidden="true">4.2.</strong> XC3000 tiles</span><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc3000/xc3000/interconnect.html"><strong aria-hidden="true">4.2.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc3000/xc3000/clb.html"><strong aria-hidden="true">4.2.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc3000/xc3000/splitter.html"><strong aria-hidden="true">4.2.3.</strong> Long line splitters</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><span><strong aria-hidden="true">4.3.</strong> XC3000A tiles</span><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc3000/xc3000a/interconnect.html"><strong aria-hidden="true">4.3.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc3000/xc3000a/clb.html"><strong aria-hidden="true">4.3.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc3000/xc3000a/splitter.html"><strong aria-hidden="true">4.3.3.</strong> Long line splitters</a></span></li></ol></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/index.html"><strong aria-hidden="true">5.</strong> XC4000</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><span><strong aria-hidden="true">5.1.</strong> Device geometry</span></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><span><strong aria-hidden="true">5.2.</strong> XC4000 tiles</span><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000/interconnect.html"><strong aria-hidden="true">5.2.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000/clb.html"><strong aria-hidden="true">5.2.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000/io.html"><strong aria-hidden="true">5.2.3.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000/corner.html"><strong aria-hidden="true">5.2.4.</strong> Corners</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000/splitter.html"><strong aria-hidden="true">5.2.5.</strong> Long line splitters</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><span><strong aria-hidden="true">5.3.</strong> XC4000A tiles</span><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000a/interconnect.html"><strong aria-hidden="true">5.3.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000a/clb.html"><strong aria-hidden="true">5.3.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000a/io.html"><strong aria-hidden="true">5.3.3.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000a/corner.html"><strong aria-hidden="true">5.3.4.</strong> Corners</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000a/splitter.html"><strong aria-hidden="true">5.3.5.</strong> Long line splitters</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><span><strong aria-hidden="true">5.4.</strong> XC4000H tiles</span><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000h/interconnect.html"><strong aria-hidden="true">5.4.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000h/clb.html"><strong aria-hidden="true">5.4.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000h/io.html"><strong aria-hidden="true">5.4.3.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000h/corner.html"><strong aria-hidden="true">5.4.4.</strong> Corners</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000h/splitter.html"><strong aria-hidden="true">5.4.5.</strong> Long line splitters</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><span><strong aria-hidden="true">5.5.</strong> XC4000E tiles</span><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000e/interconnect.html"><strong aria-hidden="true">5.5.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000e/clb.html"><strong aria-hidden="true">5.5.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000e/io.html"><strong aria-hidden="true">5.5.3.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000e/corner.html"><strong aria-hidden="true">5.5.4.</strong> Corners</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000e/splitter.html"><strong aria-hidden="true">5.5.5.</strong> Long line splitters</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><span><strong aria-hidden="true">5.6.</strong> XC4000EX/XL tiles</span><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000ex/interconnect.html"><strong aria-hidden="true">5.6.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000ex/clb.html"><strong aria-hidden="true">5.6.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000ex/io.html"><strong aria-hidden="true">5.6.3.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000ex/corner.html"><strong aria-hidden="true">5.6.4.</strong> Corners</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000ex/splitter.html"><strong aria-hidden="true">5.6.5.</strong> Long line splitters</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><span><strong aria-hidden="true">5.7.</strong> XC4000XLA tiles</span><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000xla/interconnect.html"><strong aria-hidden="true">5.7.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000xla/clb.html"><strong aria-hidden="true">5.7.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000xla/io.html"><strong aria-hidden="true">5.7.3.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000xla/corner.html"><strong aria-hidden="true">5.7.4.</strong> Corners</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000xla/splitter.html"><strong aria-hidden="true">5.7.5.</strong> Long line splitters</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><span><strong aria-hidden="true">5.8.</strong> XC4000XV tiles</span><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000xv/interconnect.html"><strong aria-hidden="true">5.8.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000xv/clb.html"><strong aria-hidden="true">5.8.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000xv/io.html"><strong aria-hidden="true">5.8.3.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000xv/corner.html"><strong aria-hidden="true">5.8.4.</strong> Corners</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/xc4000xv/splitter.html"><strong aria-hidden="true">5.8.5.</strong> Long line splitters</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><span><strong aria-hidden="true">5.9.</strong> Spartan XL tiles</span><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/spartanxl/interconnect.html"><strong aria-hidden="true">5.9.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/spartanxl/clb.html"><strong aria-hidden="true">5.9.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/spartanxl/io.html"><strong aria-hidden="true">5.9.3.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/spartanxl/corner.html"><strong aria-hidden="true">5.9.4.</strong> Corners</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc4000/spartanxl/splitter.html"><strong aria-hidden="true">5.9.5.</strong> Long line splitters</a></span></li></ol></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc5200/index.html"><strong aria-hidden="true">6.</strong> XC5200</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><span><strong aria-hidden="true">6.1.</strong> Device geometry</span></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc5200/interconnect.html"><strong aria-hidden="true">6.2.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc5200/clb.html"><strong aria-hidden="true">6.3.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc5200/io.html"><strong aria-hidden="true">6.4.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc5200/corner.html"><strong aria-hidden="true">6.5.</strong> Corners</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc5200/splitter.html"><strong aria-hidden="true">6.6.</strong> Long line splitters</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex/index.html"><strong aria-hidden="true">7.</strong> Virtex</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><span><strong aria-hidden="true">7.1.</strong> Device geometry</span></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex/interconnect.html"><strong aria-hidden="true">7.2.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex/clb.html"><strong aria-hidden="true">7.3.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex/bram.html"><strong aria-hidden="true">7.4.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex/clock.html"><strong aria-hidden="true">7.5.</strong> Clock interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex/io/index.html"><strong aria-hidden="true">7.6.</strong> Input / Output</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex/io/ioi.html"><strong aria-hidden="true">7.6.1.</strong> I/O Interface</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex/io/iob-v.html"><strong aria-hidden="true">7.6.2.</strong> I/O Buffers (Virtex)</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex/io/iob-ve.html"><strong aria-hidden="true">7.6.3.</strong> I/O Buffers (Virtex E)</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex/dll.html"><strong aria-hidden="true">7.7.</strong> Delay-locked loop</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex/pcilogic.html"><strong aria-hidden="true">7.8.</strong> Hard PCI logic</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex/corners/index.html"><strong aria-hidden="true">7.9.</strong> Corners</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex/corners/sw.html"><strong aria-hidden="true">7.9.1.</strong> South-west</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex/corners/nw.html"><strong aria-hidden="true">7.9.2.</strong> North-west</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex/corners/se.html"><strong aria-hidden="true">7.9.3.</strong> South-east</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex/corners/ne.html"><strong aria-hidden="true">7.9.4.</strong> North-east</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex/config.html"><strong aria-hidden="true">7.10.</strong> Configuration registers</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/index.html"><strong aria-hidden="true">8.</strong> Virtex 2</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/geometry.html"><strong aria-hidden="true">8.1.</strong> Device geometry</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/interconnect/index.html"><strong aria-hidden="true">8.2.</strong> General interconnect</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/interconnect/tiles-int.html"><strong aria-hidden="true">8.2.1.</strong> Interconnect tiles</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/interconnect/tiles-term.html"><strong aria-hidden="true">8.2.2.</strong> Terminator tiles</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/interconnect/tiles-ppc.html"><strong aria-hidden="true">8.2.3.</strong> PowerPC hole tiles</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/interconnect/tiles-intf.html"><strong aria-hidden="true">8.2.4.</strong> Interface tiles</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/clb.html"><strong aria-hidden="true">8.3.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/bram.html"><strong aria-hidden="true">8.4.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/clock/index.html"><strong aria-hidden="true">8.5.</strong> Clock interconnect</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/clock/bufg.html"><strong aria-hidden="true">8.5.1.</strong> Global buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/clock/hrow.html"><strong aria-hidden="true">8.5.2.</strong> Clock row distribution</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/clock/hclk.html"><strong aria-hidden="true">8.5.3.</strong> Clock column buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/clock/dcmconn.html"><strong aria-hidden="true">8.5.4.</strong> DCM connections</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/io/index.html"><strong aria-hidden="true">8.6.</strong> Input / Output</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/io/ioi.html"><strong aria-hidden="true">8.6.1.</strong> I/O Interface</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/io/iob-v2.html"><strong aria-hidden="true">8.6.2.</strong> I/O Buffers (Virtex 2)</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/io/iob-v2p.html"><strong aria-hidden="true">8.6.3.</strong> I/O Buffers (Virtex 2 Pro)</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/dcm.html"><strong aria-hidden="true">8.7.</strong> Digital Clock Managers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/ppc.html"><strong aria-hidden="true">8.8.</strong> PowerPC 405</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/gt.html"><strong aria-hidden="true">8.9.</strong> Multi-gigabit transceivers (Virtex 2 Pro)</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/gt10.html"><strong aria-hidden="true">8.10.</strong> Multi-gigabit transceivers (Virtex 2 Pro X)</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/pcilogic.html"><strong aria-hidden="true">8.11.</strong> Hard PCI logic</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/corners/index.html"><strong aria-hidden="true">8.12.</strong> Corners</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/corners/sw.html"><strong aria-hidden="true">8.12.1.</strong> South-west</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/corners/nw.html"><strong aria-hidden="true">8.12.2.</strong> North-west</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/corners/se.html"><strong aria-hidden="true">8.12.3.</strong> South-east</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/corners/ne.html"><strong aria-hidden="true">8.12.4.</strong> North-east</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/bitstream.html"><strong aria-hidden="true">8.13.</strong> Bitstream format</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex2/config.html"><strong aria-hidden="true">8.14.</strong> Configuration registers</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/index.html"><strong aria-hidden="true">9.</strong> Spartan 3</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/geometry.html"><strong aria-hidden="true">9.1.</strong> Device geometry</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/interconnect/index.html"><strong aria-hidden="true">9.2.</strong> General interconnect</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/interconnect/tiles-int.html"><strong aria-hidden="true">9.2.1.</strong> Interconnect tiles</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/interconnect/tiles-llh.html"><strong aria-hidden="true">9.2.2.</strong> Horizontal long line splitter tiles</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/interconnect/tiles-llv.html"><strong aria-hidden="true">9.2.3.</strong> Vertical long line splitter tiles</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/interconnect/tiles-intf.html"><strong aria-hidden="true">9.2.4.</strong> Interface tiles</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/clb.html"><strong aria-hidden="true">9.3.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/bram.html"><strong aria-hidden="true">9.4.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/dsp.html"><strong aria-hidden="true">9.5.</strong> DSP</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/clock/index.html"><strong aria-hidden="true">9.6.</strong> Clock interconnect</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/clock/bufg.html"><strong aria-hidden="true">9.6.1.</strong> Primary global buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/clock/bufg-side.html"><strong aria-hidden="true">9.6.2.</strong> Side global buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/clock/region.html"><strong aria-hidden="true">9.6.3.</strong> Clock quadrant distribution</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/clock/hclk.html"><strong aria-hidden="true">9.6.4.</strong> Clock column buffers</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/io/index.html"><strong aria-hidden="true">9.7.</strong> Input / Output</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/io/ioi.html"><strong aria-hidden="true">9.7.1.</strong> I/O Interface</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/io/iob-s3.html"><strong aria-hidden="true">9.7.2.</strong> I/O Buffers (Spartan 3)</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/io/iob-fc.html"><strong aria-hidden="true">9.7.3.</strong> I/O Buffers (FPGAcore)</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/io/iob-s3e.html"><strong aria-hidden="true">9.7.4.</strong> I/O Buffers (Spartan 3E)</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/io/iob-s3a.html"><strong aria-hidden="true">9.7.5.</strong> I/O Buffers (Spartan 3A)</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/dcm-s3.html"><strong aria-hidden="true">9.8.</strong> Digital Clock Managers (Spartan 3)</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/dcm-s3e.html"><strong aria-hidden="true">9.9.</strong> Digital Clock Managers (Spartan 3E, 3A)</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/pcilogicse.html"><strong aria-hidden="true">9.10.</strong> Hard PCI logic</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/corners/index.html"><strong aria-hidden="true">9.11.</strong> Corners</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/corners/sw.html"><strong aria-hidden="true">9.11.1.</strong> South-west</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/corners/nw.html"><strong aria-hidden="true">9.11.2.</strong> North-west</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/corners/se.html"><strong aria-hidden="true">9.11.3.</strong> South-east</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/corners/ne.html"><strong aria-hidden="true">9.11.4.</strong> North-east</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/config-s3.html"><strong aria-hidden="true">9.12.</strong> Configuration registers (Spartan 3, 3E)</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan3/config-s3a.html"><strong aria-hidden="true">9.13.</strong> Configuration registers (Spartan 3A)</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/index.html"><strong aria-hidden="true">10.</strong> Spartan 6</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><span><strong aria-hidden="true">10.1.</strong> Device geometry</span></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/interconnect/index.html"><strong aria-hidden="true">10.2.</strong> General interconnect</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/interconnect/tiles-int.html"><strong aria-hidden="true">10.2.1.</strong> Interconnect tiles</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/interconnect/tiles-intf.html"><strong aria-hidden="true">10.2.2.</strong> Interface tiles</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/clb.html"><strong aria-hidden="true">10.3.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/bram.html"><strong aria-hidden="true">10.4.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/dsp.html"><strong aria-hidden="true">10.5.</strong> DSP</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/clock/index.html"><strong aria-hidden="true">10.6.</strong> Clock interconnect</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/clock/bufio.html"><strong aria-hidden="true">10.6.1.</strong> I/O clock buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/clock/bufg.html"><strong aria-hidden="true">10.6.2.</strong> Global buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/clock/hrow.html"><strong aria-hidden="true">10.6.3.</strong> Clock row buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/clock/hclk.html"><strong aria-hidden="true">10.6.4.</strong> Clock column buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/clock/spine.html"><strong aria-hidden="true">10.6.5.</strong> Clock spine buffers</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/io.html"><strong aria-hidden="true">10.7.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/pcilogicse.html"><strong aria-hidden="true">10.8.</strong> Hard PCI logic</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/mcb.html"><strong aria-hidden="true">10.9.</strong> Memory Controller Block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/pcie.html"><strong aria-hidden="true">10.10.</strong> PCI Express</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/gtp.html"><strong aria-hidden="true">10.11.</strong> GTP transceivers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/dcm.html"><strong aria-hidden="true">10.12.</strong> Digital Clock Managers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/pll.html"><strong aria-hidden="true">10.13.</strong> Phase-Locked Loops</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/corners/index.html"><strong aria-hidden="true">10.14.</strong> Corners</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/corners/sw.html"><strong aria-hidden="true">10.14.1.</strong> South-west</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/corners/nw.html"><strong aria-hidden="true">10.14.2.</strong> North-west</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/corners/se.html"><strong aria-hidden="true">10.14.3.</strong> South-east</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/corners/ne.html"><strong aria-hidden="true">10.14.4.</strong> North-east</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="spartan6/config.html"><strong aria-hidden="true">10.15.</strong> Configuration registers</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex4/index.html"><strong aria-hidden="true">11.</strong> Virtex 4</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex4/geometry.html"><strong aria-hidden="true">11.1.</strong> Device geometry</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex4/interconnect.html"><strong aria-hidden="true">11.2.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex4/clb.html"><strong aria-hidden="true">11.3.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex4/bram.html"><strong aria-hidden="true">11.4.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex4/dsp.html"><strong aria-hidden="true">11.5.</strong> DSP</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex4/clock/index.html"><strong aria-hidden="true">11.6.</strong> Clock interconnect</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex4/clock/bufg.html"><strong aria-hidden="true">11.6.1.</strong> Global buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex4/clock/hrow.html"><strong aria-hidden="true">11.6.2.</strong> Clock row buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex4/clock/hclk.html"><strong aria-hidden="true">11.6.3.</strong> Clock column buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex4/clock/hclk-io.html"><strong aria-hidden="true">11.6.4.</strong> Clock I/O and DCM buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex4/clock/hclk-mgt.html"><strong aria-hidden="true">11.6.5.</strong> Clock MGT buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex4/clock/spine.html"><strong aria-hidden="true">11.6.6.</strong> Clock spine multiplexers</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex4/io.html"><strong aria-hidden="true">11.7.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex4/center.html"><strong aria-hidden="true">11.8.</strong> Configuration center</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex4/dcm.html"><strong aria-hidden="true">11.9.</strong> Digital Clock Manager</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex4/ccm.html"><strong aria-hidden="true">11.10.</strong> Clock Companion Module</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex4/sysmon.html"><strong aria-hidden="true">11.11.</strong> System monitor</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex4/ppc.html"><strong aria-hidden="true">11.12.</strong> PowerPC 405 and Ethernet MAC</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex4/gt.html"><strong aria-hidden="true">11.13.</strong> Multi-gigabit transceivers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex4/config.html"><strong aria-hidden="true">11.14.</strong> Configuration registers</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/index.html"><strong aria-hidden="true">12.</strong> Virtex 5</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/geometry.html"><strong aria-hidden="true">12.1.</strong> Device geometry</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/interconnect.html"><strong aria-hidden="true">12.2.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/clb.html"><strong aria-hidden="true">12.3.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/bram.html"><strong aria-hidden="true">12.4.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/dsp.html"><strong aria-hidden="true">12.5.</strong> DSP</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/clock/index.html"><strong aria-hidden="true">12.6.</strong> Clock interconnect</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/clock/bufg.html"><strong aria-hidden="true">12.6.1.</strong> Global buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/clock/hrow.html"><strong aria-hidden="true">12.6.2.</strong> Clock row buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/clock/hclk.html"><strong aria-hidden="true">12.6.3.</strong> Clock column buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/clock/hclk-io.html"><strong aria-hidden="true">12.6.4.</strong> Clock I/O and CMT buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/clock/hclk-mgt.html"><strong aria-hidden="true">12.6.5.</strong> Clock MGT buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/clock/spine.html"><strong aria-hidden="true">12.6.6.</strong> Clock spine multiplexers</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/io.html"><strong aria-hidden="true">12.7.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/center.html"><strong aria-hidden="true">12.8.</strong> Configuration center</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/cmt.html"><strong aria-hidden="true">12.9.</strong> Clock Management Tile</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/ppc.html"><strong aria-hidden="true">12.10.</strong> PowerPC 440</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/emac.html"><strong aria-hidden="true">12.11.</strong> Ethernet MAC</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/pcie.html"><strong aria-hidden="true">12.12.</strong> PCI Express</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/gtp.html"><strong aria-hidden="true">12.13.</strong> GTP transceivers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/gtx.html"><strong aria-hidden="true">12.14.</strong> GTX transceivers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex5/config.html"><strong aria-hidden="true">12.15.</strong> Configuration registers</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex6/index.html"><strong aria-hidden="true">13.</strong> Virtex 6</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex6/geometry.html"><strong aria-hidden="true">13.1.</strong> Device geometry</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex6/interconnect.html"><strong aria-hidden="true">13.2.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex6/clb.html"><strong aria-hidden="true">13.3.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex6/bram.html"><strong aria-hidden="true">13.4.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex6/dsp.html"><strong aria-hidden="true">13.5.</strong> DSP</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex6/clock/index.html"><strong aria-hidden="true">13.6.</strong> Clock interconnect</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex6/clock/bufg.html"><strong aria-hidden="true">13.6.1.</strong> Global buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex6/clock/hclk.html"><strong aria-hidden="true">13.6.2.</strong> Clock column buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex6/clock/pmviob.html"><strong aria-hidden="true">13.6.3.</strong> PMVIOB</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex6/io.html"><strong aria-hidden="true">13.7.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex6/center.html"><strong aria-hidden="true">13.8.</strong> Configuration center</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex6/cmt.html"><strong aria-hidden="true">13.9.</strong> Clock Management Tile</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex6/emac.html"><strong aria-hidden="true">13.10.</strong> Ethernet MAC</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex6/pcie.html"><strong aria-hidden="true">13.11.</strong> PCI Express</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex6/gtx.html"><strong aria-hidden="true">13.12.</strong> GTX transceivers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex6/gth.html"><strong aria-hidden="true">13.13.</strong> GTH transceivers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex6/config.html"><strong aria-hidden="true">13.14.</strong> Configuration registers</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/index.html"><strong aria-hidden="true">14.</strong> Virtex 7</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/geometry.html"><strong aria-hidden="true">14.1.</strong> Device geometry</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/interconnect.html"><strong aria-hidden="true">14.2.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/clb.html"><strong aria-hidden="true">14.3.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/bram.html"><strong aria-hidden="true">14.4.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/dsp.html"><strong aria-hidden="true">14.5.</strong> DSP</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/clock/index.html"><strong aria-hidden="true">14.6.</strong> Clock interconnect</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/clock/bufg.html"><strong aria-hidden="true">14.6.1.</strong> Global buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/clock/hrow.html"><strong aria-hidden="true">14.6.2.</strong> Clock row buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/clock/hclk.html"><strong aria-hidden="true">14.6.3.</strong> Clock column buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/clock/spine.html"><strong aria-hidden="true">14.6.4.</strong> Clock spine buffers</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/io.html"><strong aria-hidden="true">14.7.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/center.html"><strong aria-hidden="true">14.8.</strong> Configuration center</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/cmt.html"><strong aria-hidden="true">14.9.</strong> Clock Management Tile</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/pcie.html"><strong aria-hidden="true">14.10.</strong> PCI Express Gen 2</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/pcie3.html"><strong aria-hidden="true">14.11.</strong> PCI Express Gen 3</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/gtp.html"><strong aria-hidden="true">14.12.</strong> GTP transceivers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/gtx.html"><strong aria-hidden="true">14.13.</strong> GTX transceivers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/gth.html"><strong aria-hidden="true">14.14.</strong> GTH transceivers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/gtz.html"><strong aria-hidden="true">14.15.</strong> GTZ transceivers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/ps.html"><strong aria-hidden="true">14.16.</strong> Processing system</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="virtex7/config.html"><strong aria-hidden="true">14.17.</strong> Configuration registers</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascale/index.html"><strong aria-hidden="true">15.</strong> Ultrascale</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascale/interconnect.html"><strong aria-hidden="true">15.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascale/clb.html"><strong aria-hidden="true">15.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascale/laguna.html"><strong aria-hidden="true">15.3.</strong> Laguna</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascale/bram.html"><strong aria-hidden="true">15.4.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascale/dsp.html"><strong aria-hidden="true">15.5.</strong> DSP</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascale/clock/index.html"><strong aria-hidden="true">15.6.</strong> Clock interconnect</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascale/clock/rclk.html"><strong aria-hidden="true">15.6.1.</strong> Clock column buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascale/clock/rclk_v.html"><strong aria-hidden="true">15.6.2.</strong> Clock vertical nodes</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascale/clock/rclk_splitter.html"><strong aria-hidden="true">15.6.3.</strong> Clock horizontal splitters</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascale/io/index.html"><strong aria-hidden="true">15.7.</strong> Input / Output</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascale/io/hpio.html"><strong aria-hidden="true">15.7.1.</strong> HPIO IOB</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascale/io/hrio.html"><strong aria-hidden="true">15.7.2.</strong> HRIO IOB</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascale/io/xiphy.html"><strong aria-hidden="true">15.7.3.</strong> HPIO/HRIO XIPHY</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascale/center.html"><strong aria-hidden="true">15.8.</strong> Configuration center</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascale/cmac.html"><strong aria-hidden="true">15.9.</strong> CMAC</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascale/pcie.html"><strong aria-hidden="true">15.10.</strong> PCI Express</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascale/ilkn.html"><strong aria-hidden="true">15.11.</strong> Interlaken</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascale/gth.html"><strong aria-hidden="true">15.12.</strong> GTH transceivers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascale/gty.html"><strong aria-hidden="true">15.13.</strong> GTY transceivers</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/index.html"><strong aria-hidden="true">16.</strong> Ultrascale+</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/interconnect.html"><strong aria-hidden="true">16.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/clb.html"><strong aria-hidden="true">16.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/laguna.html"><strong aria-hidden="true">16.3.</strong> Laguna</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/bram.html"><strong aria-hidden="true">16.4.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/uram.html"><strong aria-hidden="true">16.5.</strong> Ultra RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/dsp.html"><strong aria-hidden="true">16.6.</strong> DSP</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/clock/index.html"><strong aria-hidden="true">16.7.</strong> Clock interconnect</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/clock/rclk.html"><strong aria-hidden="true">16.7.1.</strong> Clock column buffers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/clock/rclk_v.html"><strong aria-hidden="true">16.7.2.</strong> Clock vertical nodes</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/clock/rclk_splitter.html"><strong aria-hidden="true">16.7.3.</strong> Clock horizontal splitters</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/io/index.html"><strong aria-hidden="true">16.8.</strong> Input / Output</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/io/hpio.html"><strong aria-hidden="true">16.8.1.</strong> HPIO IOB</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/io/xiphy.html"><strong aria-hidden="true">16.8.2.</strong> HPIO XIPHY</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/io/hdio.html"><strong aria-hidden="true">16.8.3.</strong> HDIO</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/io/xp5io.html"><strong aria-hidden="true">16.8.4.</strong> XP5IO</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/io/cmt.html"><strong aria-hidden="true">16.8.5.</strong> Clock Management Tile</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/center.html"><strong aria-hidden="true">16.9.</strong> Configuration center</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/cmac.html"><strong aria-hidden="true">16.10.</strong> CMAC</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/pcie.html"><strong aria-hidden="true">16.11.</strong> PCI Express</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/ilkn.html"><strong aria-hidden="true">16.12.</strong> Interlaken</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/gth.html"><strong aria-hidden="true">16.13.</strong> GTH transceivers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/gty.html"><strong aria-hidden="true">16.14.</strong> GTY transceivers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/gtm.html"><strong aria-hidden="true">16.15.</strong> GTM transceivers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/gtf.html"><strong aria-hidden="true">16.16.</strong> GTF transceivers</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/ps.html"><strong aria-hidden="true">16.17.</strong> Processing system</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/vcu.html"><strong aria-hidden="true">16.18.</strong> Video codec unit</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/rfadc.html"><strong aria-hidden="true">16.19.</strong> RF ADC</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/rfdac.html"><strong aria-hidden="true">16.20.</strong> RF DAC</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/sdfec.html"><strong aria-hidden="true">16.21.</strong> SDFEC blocks</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/dfe.html"><strong aria-hidden="true">16.22.</strong> DFE</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ultrascaleplus/hbm.html"><strong aria-hidden="true">16.23.</strong> HBM memory controller</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><span><strong aria-hidden="true">17.</strong> Versal</span></span></li><li class="chapter-item "><li class="part-title">Lattice FGPAs</li></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="scm/index.html"><strong aria-hidden="true">18.</strong> SCM</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="scm/interconnect.html"><strong aria-hidden="true">18.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="scm/plc.html"><strong aria-hidden="true">18.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="scm/ebr.html"><strong aria-hidden="true">18.3.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="scm/maco.html"><strong aria-hidden="true">18.4.</strong> MACO</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="scm/clock.html"><strong aria-hidden="true">18.5.</strong> Clock interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="scm/io.html"><strong aria-hidden="true">18.6.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="scm/pll.html"><strong aria-hidden="true">18.7.</strong> Phase-Locked Loops</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="scm/serdes.html"><strong aria-hidden="true">18.8.</strong> SERDES</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="scm/config.html"><strong aria-hidden="true">18.9.</strong> Configuration center</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp/index.html"><strong aria-hidden="true">19.</strong> ECP</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp/interconnect.html"><strong aria-hidden="true">19.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp/plc.html"><strong aria-hidden="true">19.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp/ebr.html"><strong aria-hidden="true">19.3.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp/dsp.html"><strong aria-hidden="true">19.4.</strong> DSP</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp/clock.html"><strong aria-hidden="true">19.5.</strong> Clock interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp/io.html"><strong aria-hidden="true">19.6.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp/pll.html"><strong aria-hidden="true">19.7.</strong> Phase-Locked Loops</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp/config.html"><strong aria-hidden="true">19.8.</strong> Configuration center</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xp/index.html"><strong aria-hidden="true">20.</strong> XP</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xp/interconnect.html"><strong aria-hidden="true">20.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xp/plc.html"><strong aria-hidden="true">20.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xp/ebr.html"><strong aria-hidden="true">20.3.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xp/clock.html"><strong aria-hidden="true">20.4.</strong> Clock interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xp/io.html"><strong aria-hidden="true">20.5.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xp/pll.html"><strong aria-hidden="true">20.6.</strong> Phase-Locked Loops</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xp/config.html"><strong aria-hidden="true">20.7.</strong> Configuration center</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="machxo/index.html"><strong aria-hidden="true">21.</strong> MachXO</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="machxo/interconnect.html"><strong aria-hidden="true">21.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="machxo/plc.html"><strong aria-hidden="true">21.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="machxo/ebr.html"><strong aria-hidden="true">21.3.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="machxo/clock.html"><strong aria-hidden="true">21.4.</strong> Clock interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="machxo/io.html"><strong aria-hidden="true">21.5.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="machxo/pll.html"><strong aria-hidden="true">21.6.</strong> Phase-Locked Loops</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="machxo/config.html"><strong aria-hidden="true">21.7.</strong> Configuration center</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp2/index.html"><strong aria-hidden="true">22.</strong> ECP2</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp2/interconnect.html"><strong aria-hidden="true">22.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp2/plc.html"><strong aria-hidden="true">22.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp2/ebr.html"><strong aria-hidden="true">22.3.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp2/dsp.html"><strong aria-hidden="true">22.4.</strong> DSP</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp2/clock.html"><strong aria-hidden="true">22.5.</strong> Clock interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp2/io.html"><strong aria-hidden="true">22.6.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp2/pll.html"><strong aria-hidden="true">22.7.</strong> Phase-Locked Loops</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp2/config.html"><strong aria-hidden="true">22.8.</strong> Configuration center</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp2m/index.html"><strong aria-hidden="true">23.</strong> ECP2M</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp2m/interconnect.html"><strong aria-hidden="true">23.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp2m/plc.html"><strong aria-hidden="true">23.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp2m/ebr.html"><strong aria-hidden="true">23.3.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp2m/dsp.html"><strong aria-hidden="true">23.4.</strong> DSP</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp2m/clock.html"><strong aria-hidden="true">23.5.</strong> Clock interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp2m/io.html"><strong aria-hidden="true">23.6.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp2m/pll.html"><strong aria-hidden="true">23.7.</strong> Phase-Locked Loops</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp2m/serdes.html"><strong aria-hidden="true">23.8.</strong> SERDES</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp2m/config.html"><strong aria-hidden="true">23.9.</strong> Configuration center</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xp2/index.html"><strong aria-hidden="true">24.</strong> XP2</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xp2/interconnect.html"><strong aria-hidden="true">24.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xp2/plc.html"><strong aria-hidden="true">24.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xp2/ebr.html"><strong aria-hidden="true">24.3.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xp2/dsp.html"><strong aria-hidden="true">24.4.</strong> DSP</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xp2/clock.html"><strong aria-hidden="true">24.5.</strong> Clock interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xp2/io.html"><strong aria-hidden="true">24.6.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xp2/pll.html"><strong aria-hidden="true">24.7.</strong> Phase-Locked Loops</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xp2/config.html"><strong aria-hidden="true">24.8.</strong> Configuration center</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp3/index.html"><strong aria-hidden="true">25.</strong> ECP3</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp3/interconnect.html"><strong aria-hidden="true">25.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp3/plc.html"><strong aria-hidden="true">25.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp3/ebr.html"><strong aria-hidden="true">25.3.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp3/dsp.html"><strong aria-hidden="true">25.4.</strong> DSP</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp3/clock.html"><strong aria-hidden="true">25.5.</strong> Clock interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp3/io.html"><strong aria-hidden="true">25.6.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp3/pll.html"><strong aria-hidden="true">25.7.</strong> Phase-Locked Loops</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp3/serdes.html"><strong aria-hidden="true">25.8.</strong> SERDES</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp3/config.html"><strong aria-hidden="true">25.9.</strong> Configuration center</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="machxo2/index.html"><strong aria-hidden="true">26.</strong> MachXO2</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="machxo2/interconnect.html"><strong aria-hidden="true">26.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="machxo2/plc.html"><strong aria-hidden="true">26.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="machxo2/ebr.html"><strong aria-hidden="true">26.3.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="machxo2/clock.html"><strong aria-hidden="true">26.4.</strong> Clock interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="machxo2/io.html"><strong aria-hidden="true">26.5.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="machxo2/pll.html"><strong aria-hidden="true">26.6.</strong> Phase-Locked Loops</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="machxo2/config.html"><strong aria-hidden="true">26.7.</strong> Configuration center</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp4/index.html"><strong aria-hidden="true">27.</strong> ECP4</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp4/interconnect.html"><strong aria-hidden="true">27.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp4/plc.html"><strong aria-hidden="true">27.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp4/ebr.html"><strong aria-hidden="true">27.3.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp4/dsp.html"><strong aria-hidden="true">27.4.</strong> DSP</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp4/clock.html"><strong aria-hidden="true">27.5.</strong> Clock interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp4/io.html"><strong aria-hidden="true">27.6.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp4/pll.html"><strong aria-hidden="true">27.7.</strong> Phase-Locked Loops</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp4/serdes.html"><strong aria-hidden="true">27.8.</strong> SERDES</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp4/config.html"><strong aria-hidden="true">27.9.</strong> Configuration center</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp5/index.html"><strong aria-hidden="true">28.</strong> ECP5</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp5/interconnect.html"><strong aria-hidden="true">28.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp5/plc.html"><strong aria-hidden="true">28.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp5/ebr.html"><strong aria-hidden="true">28.3.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp5/dsp.html"><strong aria-hidden="true">28.4.</strong> DSP</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp5/clock.html"><strong aria-hidden="true">28.5.</strong> Clock interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp5/io.html"><strong aria-hidden="true">28.6.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp5/pll.html"><strong aria-hidden="true">28.7.</strong> Phase-Locked Loops</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp5/serdes.html"><strong aria-hidden="true">28.8.</strong> SERDES</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="ecp5/config.html"><strong aria-hidden="true">28.9.</strong> Configuration center</a></span></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="crosslink/index.html"><strong aria-hidden="true">29.</strong> Crosslink</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="crosslink/interconnect.html"><strong aria-hidden="true">29.1.</strong> General interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="crosslink/plc.html"><strong aria-hidden="true">29.2.</strong> Logic block</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="crosslink/ebr.html"><strong aria-hidden="true">29.3.</strong> Block RAM</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="crosslink/clock.html"><strong aria-hidden="true">29.4.</strong> Clock interconnect</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="crosslink/io.html"><strong aria-hidden="true">29.5.</strong> Input / Output</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="crosslink/pll.html"><strong aria-hidden="true">29.6.</strong> Phase-Locked Loops</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="crosslink/mipi.html"><strong aria-hidden="true">29.7.</strong> MIPI D-PHY</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="crosslink/i2c.html"><strong aria-hidden="true">29.8.</strong> I2C</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="crosslink/config.html"><strong aria-hidden="true">29.9.</strong> Configuration center</a></span></li></ol><li class="chapter-item "><li class="part-title">Xilinx CPLDs</li></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc9500/index.html"><strong aria-hidden="true">30.</strong> XC9500</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc9500/structure.html"><strong aria-hidden="true">30.1.</strong> Device structure</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc9500/bitstream-xc9500.html"><strong aria-hidden="true">30.2.</strong> Bitstream (XC9500)</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc9500/bitstream-xc9500xl.html"><strong aria-hidden="true">30.3.</strong> Bitstream (XC9500XL)</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc9500/database.html"><strong aria-hidden="true">30.4.</strong> Database</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc9500/jtag.html"><strong aria-hidden="true">30.5.</strong> JTAG</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc9500/devices/index.html"><strong aria-hidden="true">30.6.</strong> Devices</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc9500/devices/xc9536.html"><strong aria-hidden="true">30.6.1.</strong> XC9536</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc9500/devices/xc9572.html"><strong aria-hidden="true">30.6.2.</strong> XC9572</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc9500/devices/xc95108.html"><strong aria-hidden="true">30.6.3.</strong> XC95108</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc9500/devices/xc95144.html"><strong aria-hidden="true">30.6.4.</strong> XC95144</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc9500/devices/xc95216.html"><strong aria-hidden="true">30.6.5.</strong> XC95216</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc9500/devices/xc95288.html"><strong aria-hidden="true">30.6.6.</strong> XC95288</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc9500/devices/xc9536xl.html"><strong aria-hidden="true">30.6.7.</strong> XC9536XL, XA9536XL</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc9500/devices/xc9572xl.html"><strong aria-hidden="true">30.6.8.</strong> XC9572XL, XA9572XL</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc9500/devices/xc95144xl.html"><strong aria-hidden="true">30.6.9.</strong> XC95144XL, XA95144XL</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc9500/devices/xc95288xl.html"><strong aria-hidden="true">30.6.10.</strong> XC95288XL</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc9500/devices/xc9536xv.html"><strong aria-hidden="true">30.6.11.</strong> XC9536XV</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc9500/devices/xc9572xv.html"><strong aria-hidden="true">30.6.12.</strong> XC9572XV</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc9500/devices/xc95144xv.html"><strong aria-hidden="true">30.6.13.</strong> XC95144XV</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xc9500/devices/xc95288xv.html"><strong aria-hidden="true">30.6.14.</strong> XC95288XV</a></span></li></ol></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xpla3/index.html"><strong aria-hidden="true">31.</strong> XPLA3</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xpla3/structure.html"><strong aria-hidden="true">31.1.</strong> Device structure</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xpla3/bitstream.html"><strong aria-hidden="true">31.2.</strong> Bitstream</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xpla3/database.html"><strong aria-hidden="true">31.3.</strong> Database</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xpla3/jtag.html"><strong aria-hidden="true">31.4.</strong> JTAG</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xpla3/devices/index.html"><strong aria-hidden="true">31.5.</strong> Devices</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xpla3/devices/xcr3032xl.html"><strong aria-hidden="true">31.5.1.</strong> XCR3032XL</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xpla3/devices/xcr3064xl.html"><strong aria-hidden="true">31.5.2.</strong> XCR3064XL</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xpla3/devices/xcr3128xl.html"><strong aria-hidden="true">31.5.3.</strong> XCR3128XL</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xpla3/devices/xcr3256xl.html"><strong aria-hidden="true">31.5.4.</strong> XCR3256XL</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xpla3/devices/xcr3384xl.html"><strong aria-hidden="true">31.5.5.</strong> XCR3384XL</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="xpla3/devices/xcr3512xl.html"><strong aria-hidden="true">31.5.6.</strong> XCR3512XL</a></span></li></ol></li></ol><li class="chapter-item "><span class="chapter-link-wrapper"><a href="coolrunner2/index.html"><strong aria-hidden="true">32.</strong> Coolrunner II</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="coolrunner2/structure.html"><strong aria-hidden="true">32.1.</strong> Device structure</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="coolrunner2/bitstream.html"><strong aria-hidden="true">32.2.</strong> Bitstream</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="coolrunner2/database.html"><strong aria-hidden="true">32.3.</strong> Database</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="coolrunner2/jtag.html"><strong aria-hidden="true">32.4.</strong> JTAG</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="coolrunner2/devices/index.html"><strong aria-hidden="true">32.5.</strong> Devices</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="coolrunner2/devices/xc2c32.html"><strong aria-hidden="true">32.5.1.</strong> XC2C32</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="coolrunner2/devices/xc2c32a.html"><strong aria-hidden="true">32.5.2.</strong> XC2C32A, XA2C32A</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="coolrunner2/devices/xc2c64.html"><strong aria-hidden="true">32.5.3.</strong> XC2C64</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="coolrunner2/devices/xc2c64a.html"><strong aria-hidden="true">32.5.4.</strong> XC2C64A, XA2C64A</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="coolrunner2/devices/xc2c128.html"><strong aria-hidden="true">32.5.5.</strong> XC2C128, XA2C128</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="coolrunner2/devices/xc2c256.html"><strong aria-hidden="true">32.5.6.</strong> XC2C256, XA2C256</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="coolrunner2/devices/xc2c384.html"><strong aria-hidden="true">32.5.7.</strong> XC2C384, XA2C384</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="coolrunner2/devices/xc2c512.html"><strong aria-hidden="true">32.5.8.</strong> XC2C512</a></span></li></ol></li></ol><li class="chapter-item "><li class="part-title">Programmers</li></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="digilent/index.html"><strong aria-hidden="true">33.</strong> Digilent Adept</a><a class="chapter-fold-toggle"><div>❱</div></a></span><ol class="section"><li class="chapter-item "><span class="chapter-link-wrapper"><a href="digilent/dmgt.html"><strong aria-hidden="true">33.1.</strong> DMGT (board management)</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="digilent/djtg.html"><strong aria-hidden="true">33.2.</strong> DJTG (JTAG controller)</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="digilent/dpio.html"><strong aria-hidden="true">33.3.</strong> DPIO (GPIO)</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="digilent/depp.html"><strong aria-hidden="true">33.4.</strong> DEPP (EPP parallel port)</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="digilent/dstm.html"><strong aria-hidden="true">33.5.</strong> DSTM (FX2 stream protocol)</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="digilent/dspi.html"><strong aria-hidden="true">33.6.</strong> DSPI (SPI controller)</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="digilent/dtwi.html"><strong aria-hidden="true">33.7.</strong> DTWI (I2C controller)</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="digilent/daci.html"><strong aria-hidden="true">33.8.</strong> DACI (UART)</a></span></li><li class="chapter-item "><span class="chapter-link-wrapper"><a href="digilent/devices.html"><strong aria-hidden="true">33.9.</strong> Device list</a></span></li></ol></li></ol>';
        // Set the current, active page, and reveal it if it's hidden
        let current_page = document.location.href.toString().split('#')[0].split('?')[0];
        if (current_page.endsWith('/')) {
            current_page += 'index.html';
        }
        const links = Array.prototype.slice.call(this.querySelectorAll('a'));
        const l = links.length;
        for (let i = 0; i < l; ++i) {
            const link = links[i];
            const href = link.getAttribute('href');
            if (href && !href.startsWith('#') && !/^(?:[a-z+]+:)?\/\//.test(href)) {
                link.href = path_to_root + href;
            }
            // The 'index' page is supposed to alias the first chapter in the book.
            if (link.href === current_page
                || i === 0
                && path_to_root === ''
                && current_page.endsWith('/index.html')) {
                link.classList.add('active');
                let parent = link.parentElement;
                while (parent) {
                    if (parent.tagName === 'LI' && parent.classList.contains('chapter-item')) {
                        parent.classList.add('expanded');
                    }
                    parent = parent.parentElement;
                }
            }
        }
        // Track and set sidebar scroll position
        this.addEventListener('click', e => {
            if (e.target.tagName === 'A') {
                const clientRect = e.target.getBoundingClientRect();
                const sidebarRect = this.getBoundingClientRect();
                sessionStorage.setItem('sidebar-scroll-offset', clientRect.top - sidebarRect.top);
            }
        }, { passive: true });
        const sidebarScrollOffset = sessionStorage.getItem('sidebar-scroll-offset');
        sessionStorage.removeItem('sidebar-scroll-offset');
        if (sidebarScrollOffset !== null) {
            // preserve sidebar scroll position when navigating via links within sidebar
            const activeSection = this.querySelector('.active');
            if (activeSection) {
                const clientRect = activeSection.getBoundingClientRect();
                const sidebarRect = this.getBoundingClientRect();
                const currentOffset = clientRect.top - sidebarRect.top;
                this.scrollTop += currentOffset - parseFloat(sidebarScrollOffset);
            }
        } else {
            // scroll sidebar to current active section when navigating via
            // 'next/previous chapter' buttons
            const activeSection = document.querySelector('#mdbook-sidebar .active');
            if (activeSection) {
                activeSection.scrollIntoView({ block: 'center' });
            }
        }
        // Toggle buttons
        const sidebarAnchorToggles = document.querySelectorAll('.chapter-fold-toggle');
        function toggleSection(ev) {
            ev.currentTarget.parentElement.parentElement.classList.toggle('expanded');
        }
        Array.from(sidebarAnchorToggles).forEach(el => {
            el.addEventListener('click', toggleSection);
        });
    }
}
window.customElements.define('mdbook-sidebar-scrollbox', MDBookSidebarScrollbox);


// ---------------------------------------------------------------------------
// Support for dynamically adding headers to the sidebar.

(function() {
    // This is used to detect which direction the page has scrolled since the
    // last scroll event.
    let lastKnownScrollPosition = 0;
    // This is the threshold in px from the top of the screen where it will
    // consider a header the "current" header when scrolling down.
    const defaultDownThreshold = 150;
    // Same as defaultDownThreshold, except when scrolling up.
    const defaultUpThreshold = 300;
    // The threshold is a virtual horizontal line on the screen where it
    // considers the "current" header to be above the line. The threshold is
    // modified dynamically to handle headers that are near the bottom of the
    // screen, and to slightly offset the behavior when scrolling up vs down.
    let threshold = defaultDownThreshold;
    // This is used to disable updates while scrolling. This is needed when
    // clicking the header in the sidebar, which triggers a scroll event. It
    // is somewhat finicky to detect when the scroll has finished, so this
    // uses a relatively dumb system of disabling scroll updates for a short
    // time after the click.
    let disableScroll = false;
    // Array of header elements on the page.
    let headers;
    // Array of li elements that are initially collapsed headers in the sidebar.
    // I'm not sure why eslint seems to have a false positive here.
    // eslint-disable-next-line prefer-const
    let headerToggles = [];
    // This is a debugging tool for the threshold which you can enable in the console.
    let thresholdDebug = false;

    // Updates the threshold based on the scroll position.
    function updateThreshold() {
        const scrollTop = window.pageYOffset || document.documentElement.scrollTop;
        const windowHeight = window.innerHeight;
        const documentHeight = document.documentElement.scrollHeight;

        // The number of pixels below the viewport, at most documentHeight.
        // This is used to push the threshold down to the bottom of the page
        // as the user scrolls towards the bottom.
        const pixelsBelow = Math.max(0, documentHeight - (scrollTop + windowHeight));
        // The number of pixels above the viewport, at least defaultDownThreshold.
        // Similar to pixelsBelow, this is used to push the threshold back towards
        // the top when reaching the top of the page.
        const pixelsAbove = Math.max(0, defaultDownThreshold - scrollTop);
        // How much the threshold should be offset once it gets close to the
        // bottom of the page.
        const bottomAdd = Math.max(0, windowHeight - pixelsBelow - defaultDownThreshold);
        let adjustedBottomAdd = bottomAdd;

        // Adjusts bottomAdd for a small document. The calculation above
        // assumes the document is at least twice the windowheight in size. If
        // it is less than that, then bottomAdd needs to be shrunk
        // proportional to the difference in size.
        if (documentHeight < windowHeight * 2) {
            const maxPixelsBelow = documentHeight - windowHeight;
            const t = 1 - pixelsBelow / Math.max(1, maxPixelsBelow);
            const clamp = Math.max(0, Math.min(1, t));
            adjustedBottomAdd *= clamp;
        }

        let scrollingDown = true;
        if (scrollTop < lastKnownScrollPosition) {
            scrollingDown = false;
        }

        if (scrollingDown) {
            // When scrolling down, move the threshold up towards the default
            // downwards threshold position. If near the bottom of the page,
            // adjustedBottomAdd will offset the threshold towards the bottom
            // of the page.
            const amountScrolledDown = scrollTop - lastKnownScrollPosition;
            const adjustedDefault = defaultDownThreshold + adjustedBottomAdd;
            threshold = Math.max(adjustedDefault, threshold - amountScrolledDown);
        } else {
            // When scrolling up, move the threshold down towards the default
            // upwards threshold position. If near the bottom of the page,
            // quickly transition the threshold back up where it normally
            // belongs.
            const amountScrolledUp = lastKnownScrollPosition - scrollTop;
            const adjustedDefault = defaultUpThreshold - pixelsAbove
                + Math.max(0, adjustedBottomAdd - defaultDownThreshold);
            threshold = Math.min(adjustedDefault, threshold + amountScrolledUp);
        }

        if (documentHeight <= windowHeight) {
            threshold = 0;
        }

        if (thresholdDebug) {
            const id = 'mdbook-threshold-debug-data';
            let data = document.getElementById(id);
            if (data === null) {
                data = document.createElement('div');
                data.id = id;
                data.style.cssText = `
                    position: fixed;
                    top: 50px;
                    right: 10px;
                    background-color: 0xeeeeee;
                    z-index: 9999;
                    pointer-events: none;
                `;
                document.body.appendChild(data);
            }
            data.innerHTML = `
                <table>
                  <tr><td>documentHeight</td><td>${documentHeight.toFixed(1)}</td></tr>
                  <tr><td>windowHeight</td><td>${windowHeight.toFixed(1)}</td></tr>
                  <tr><td>scrollTop</td><td>${scrollTop.toFixed(1)}</td></tr>
                  <tr><td>pixelsAbove</td><td>${pixelsAbove.toFixed(1)}</td></tr>
                  <tr><td>pixelsBelow</td><td>${pixelsBelow.toFixed(1)}</td></tr>
                  <tr><td>bottomAdd</td><td>${bottomAdd.toFixed(1)}</td></tr>
                  <tr><td>adjustedBottomAdd</td><td>${adjustedBottomAdd.toFixed(1)}</td></tr>
                  <tr><td>scrollingDown</td><td>${scrollingDown}</td></tr>
                  <tr><td>threshold</td><td>${threshold.toFixed(1)}</td></tr>
                </table>
            `;
            drawDebugLine();
        }

        lastKnownScrollPosition = scrollTop;
    }

    function drawDebugLine() {
        if (!document.body) {
            return;
        }
        const id = 'mdbook-threshold-debug-line';
        const existingLine = document.getElementById(id);
        if (existingLine) {
            existingLine.remove();
        }
        const line = document.createElement('div');
        line.id = id;
        line.style.cssText = `
            position: fixed;
            top: ${threshold}px;
            left: 0;
            width: 100vw;
            height: 2px;
            background-color: red;
            z-index: 9999;
            pointer-events: none;
        `;
        document.body.appendChild(line);
    }

    function mdbookEnableThresholdDebug() {
        thresholdDebug = true;
        updateThreshold();
        drawDebugLine();
    }

    window.mdbookEnableThresholdDebug = mdbookEnableThresholdDebug;

    // Updates which headers in the sidebar should be expanded. If the current
    // header is inside a collapsed group, then it, and all its parents should
    // be expanded.
    function updateHeaderExpanded(currentA) {
        // Add expanded to all header-item li ancestors.
        let current = currentA.parentElement;
        while (current) {
            if (current.tagName === 'LI' && current.classList.contains('header-item')) {
                current.classList.add('expanded');
            }
            current = current.parentElement;
        }
    }

    // Updates which header is marked as the "current" header in the sidebar.
    // This is done with a virtual Y threshold, where headers at or below
    // that line will be considered the current one.
    function updateCurrentHeader() {
        if (!headers || !headers.length) {
            return;
        }

        // Reset the classes, which will be rebuilt below.
        const els = document.getElementsByClassName('current-header');
        for (const el of els) {
            el.classList.remove('current-header');
        }
        for (const toggle of headerToggles) {
            toggle.classList.remove('expanded');
        }

        // Find the last header that is above the threshold.
        let lastHeader = null;
        for (const header of headers) {
            const rect = header.getBoundingClientRect();
            if (rect.top <= threshold) {
                lastHeader = header;
            } else {
                break;
            }
        }
        if (lastHeader === null) {
            lastHeader = headers[0];
            const rect = lastHeader.getBoundingClientRect();
            const windowHeight = window.innerHeight;
            if (rect.top >= windowHeight) {
                return;
            }
        }

        // Get the anchor in the summary.
        const href = '#' + lastHeader.id;
        const a = [...document.querySelectorAll('.header-in-summary')]
            .find(element => element.getAttribute('href') === href);
        if (!a) {
            return;
        }

        a.classList.add('current-header');

        updateHeaderExpanded(a);
    }

    // Updates which header is "current" based on the threshold line.
    function reloadCurrentHeader() {
        if (disableScroll) {
            return;
        }
        updateThreshold();
        updateCurrentHeader();
    }


    // When clicking on a header in the sidebar, this adjusts the threshold so
    // that it is located next to the header. This is so that header becomes
    // "current".
    function headerThresholdClick(event) {
        // See disableScroll description why this is done.
        disableScroll = true;
        setTimeout(() => {
            disableScroll = false;
        }, 100);
        // requestAnimationFrame is used to delay the update of the "current"
        // header until after the scroll is done, and the header is in the new
        // position.
        requestAnimationFrame(() => {
            requestAnimationFrame(() => {
                // Closest is needed because if it has child elements like <code>.
                const a = event.target.closest('a');
                const href = a.getAttribute('href');
                const targetId = href.substring(1);
                const targetElement = document.getElementById(targetId);
                if (targetElement) {
                    threshold = targetElement.getBoundingClientRect().bottom;
                    updateCurrentHeader();
                }
            });
        });
    }

    // Takes the nodes from the given head and copies them over to the
    // destination, along with some filtering.
    function filterHeader(source, dest) {
        const clone = source.cloneNode(true);
        clone.querySelectorAll('mark').forEach(mark => {
            mark.replaceWith(...mark.childNodes);
        });
        dest.append(...clone.childNodes);
    }

    // Scans page for headers and adds them to the sidebar.
    document.addEventListener('DOMContentLoaded', function() {
        const activeSection = document.querySelector('#mdbook-sidebar .active');
        if (activeSection === null) {
            return;
        }

        const main = document.getElementsByTagName('main')[0];
        headers = Array.from(main.querySelectorAll('h2, h3, h4, h5, h6'))
            .filter(h => h.id !== '' && h.children.length && h.children[0].tagName === 'A');

        if (headers.length === 0) {
            return;
        }

        // Build a tree of headers in the sidebar.

        const stack = [];

        const firstLevel = parseInt(headers[0].tagName.charAt(1));
        for (let i = 1; i < firstLevel; i++) {
            const ol = document.createElement('ol');
            ol.classList.add('section');
            if (stack.length > 0) {
                stack[stack.length - 1].ol.appendChild(ol);
            }
            stack.push({level: i + 1, ol: ol});
        }

        // The level where it will start folding deeply nested headers.
        const foldLevel = 3;

        for (let i = 0; i < headers.length; i++) {
            const header = headers[i];
            const level = parseInt(header.tagName.charAt(1));

            const currentLevel = stack[stack.length - 1].level;
            if (level > currentLevel) {
                // Begin nesting to this level.
                for (let nextLevel = currentLevel + 1; nextLevel <= level; nextLevel++) {
                    const ol = document.createElement('ol');
                    ol.classList.add('section');
                    const last = stack[stack.length - 1];
                    const lastChild = last.ol.lastChild;
                    // Handle the case where jumping more than one nesting
                    // level, which doesn't have a list item to place this new
                    // list inside of.
                    if (lastChild) {
                        lastChild.appendChild(ol);
                    } else {
                        last.ol.appendChild(ol);
                    }
                    stack.push({level: nextLevel, ol: ol});
                }
            } else if (level < currentLevel) {
                while (stack.length > 1 && stack[stack.length - 1].level > level) {
                    stack.pop();
                }
            }

            const li = document.createElement('li');
            li.classList.add('header-item');
            li.classList.add('expanded');
            if (level < foldLevel) {
                li.classList.add('expanded');
            }
            const span = document.createElement('span');
            span.classList.add('chapter-link-wrapper');
            const a = document.createElement('a');
            span.appendChild(a);
            a.href = '#' + header.id;
            a.classList.add('header-in-summary');
            filterHeader(header.children[0], a);
            a.addEventListener('click', headerThresholdClick);
            const nextHeader = headers[i + 1];
            if (nextHeader !== undefined) {
                const nextLevel = parseInt(nextHeader.tagName.charAt(1));
                if (nextLevel > level && level >= foldLevel) {
                    const toggle = document.createElement('a');
                    toggle.classList.add('chapter-fold-toggle');
                    toggle.classList.add('header-toggle');
                    toggle.addEventListener('click', () => {
                        li.classList.toggle('expanded');
                    });
                    const toggleDiv = document.createElement('div');
                    toggleDiv.textContent = '❱';
                    toggle.appendChild(toggleDiv);
                    span.appendChild(toggle);
                    headerToggles.push(li);
                }
            }
            li.appendChild(span);

            const currentParent = stack[stack.length - 1];
            currentParent.ol.appendChild(li);
        }

        const onThisPage = document.createElement('div');
        onThisPage.classList.add('on-this-page');
        onThisPage.append(stack[0].ol);
        const activeItemSpan = activeSection.parentElement;
        activeItemSpan.after(onThisPage);
    });

    document.addEventListener('DOMContentLoaded', reloadCurrentHeader);
    document.addEventListener('scroll', reloadCurrentHeader, { passive: true });
})();

