INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling kernel.cpp_pre.cpp.tb.cpp
   Compiling apatb_top.cpp
   Compiling testbench.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Simple 4x4 Test (rest zeros)
============================
Input A (4x4 region):
     1      2      0      0 
     3      4      0      0 
     0      0      0      0 
     0      0      0      0 

Input B (4x4 region):
     1      0      0      0 
     0      1      0      0 
     0      0      0      0 
     0      0      0      0 

Expected output Y (4x4):
   1.0    2.0    0.0    0.0
   3.0    4.0    0.0    0.0
   0.0    0.0    0.0    0.0
   0.0    0.0    0.0    0.0

Hardware output Y (4x4 region):
   1.0    2.0    0.0    0.0 
   3.0    4.0    0.0    0.0 
   0.0    0.0    0.0    0.0 
   0.0    0.0    0.0    0.0 

✓ TEST PASSED!
Simple 4x4 Test (rest zeros)
============================
Input A (4x4 region):
     1      2      0      0 
     3      4      0      0 
     0      0      0      0 
     0      0      0      0 

Input B (4x4 region):
     1      0      0      0 
     0      1      0      0 
     0      0      0      0 
     0      0      0      0 

Expected output Y (4x4):
   1.0    2.0    0.0    0.0
   3.0    4.0    0.0    0.0
   0.0    0.0    0.0    0.0
   0.0    0.0    0.0    0.0

Hardware output Y (4x4 region):
   1.0    2.0    0.0    0.0 
   3.0    4.0    0.0    0.0 
   0.0    0.0    0.0    0.0 
   0.0    0.0    0.0    0.0 

✓ TEST PASSED!
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_top_top glbl -Oenable_linking_all_libraries -prj top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s top 
Multi-threading is on. Using 62 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/ip/xil_defaultlib/top_fadd_32ns_32ns_32_3_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fadd_32ns_32ns_32_3_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/ip/xil_defaultlib/top_fmul_32ns_32ns_32_2_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fmul_32ns_32ns_32_2_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/ip/xil_defaultlib/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fcmp_32ns_32ns_1_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/AESL_axi_master_gmem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_load_buf0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_load_buf0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_load_buf1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_load_buf1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_gemm_stage_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_gemm_stage_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_relu_stage_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_relu_stage_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_store_res2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_store_res2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_fadd_32ns_32ns_32_3_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fadd_32ns_32ns_32_3_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_fmul_32ns_32ns_32_2_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fmul_32ns_32ns_32_2_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_fcmp_32ns_32ns_1_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fcmp_32ns_32ns_1_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_buf0_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_buf0_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_buf0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_buf0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_buf2_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_buf2_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_buf2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_buf2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_fifo_w64_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w64_d4_S_shiftReg
INFO: [VRFC 10-311] analyzing module top_fifo_w64_d4_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_fifo_w32_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w32_d4_S_shiftReg
INFO: [VRFC 10-311] analyzing module top_fifo_w32_d4_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_start_for_relu_stage_0_1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_start_for_relu_stage_0_1_U0_shiftReg
INFO: [VRFC 10-311] analyzing module top_start_for_relu_stage_0_1_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module top_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_gmem0_m_axi_buffer
INFO: [VRFC 10-311] analyzing module top_gmem0_m_axi_decoder
INFO: [VRFC 10-311] analyzing module top_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module top_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module top_gmem0_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module top_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_gmem1_m_axi_buffer
INFO: [VRFC 10-311] analyzing module top_gmem1_m_axi_decoder
INFO: [VRFC 10-311] analyzing module top_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module top_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module top_gmem1_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module top_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_gmem2_m_axi_buffer
INFO: [VRFC 10-311] analyzing module top_gmem2_m_axi_decoder
INFO: [VRFC 10-311] analyzing module top_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module top_gmem2_m_axi_read
INFO: [VRFC 10-311] analyzing module top_gmem2_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_exp_table...
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_pkg
Compiling package floating_point_v7_1_12.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.top_buf0_memcore
Compiling module xil_defaultlib.top_buf0(AddressRange=4096)
Compiling module xil_defaultlib.top_buf2_memcore
Compiling module xil_defaultlib.top_buf2(AddressRange=4096)
Compiling module xil_defaultlib.top_control_s_axi
Compiling module xil_defaultlib.top_gmem0_m_axi_reg_slice(N=96)
Compiling module xil_defaultlib.top_gmem0_m_axi_fifo(DATA_BITS=9...
Compiling module xil_defaultlib.top_gmem0_m_axi_buffer(DATA_WIDT...
Compiling module xil_defaultlib.top_gmem0_m_axi_fifo(DEPTH=69,DE...
Compiling module xil_defaultlib.top_gmem0_m_axi_fifo(DATA_BITS=2...
Compiling module xil_defaultlib.top_gmem0_m_axi_fifo(DATA_BITS=2...
Compiling module xil_defaultlib.top_gmem0_m_axi_write(NUM_WRITE_...
Compiling module xil_defaultlib.top_gmem0_m_axi_buffer(DATA_WIDT...
Compiling module xil_defaultlib.top_gmem0_m_axi_reg_slice(N=514)
Compiling module xil_defaultlib.top_gmem0_m_axi_read(NUM_READ_OU...
Compiling module xil_defaultlib.top_gmem0_m_axi_throttle(ADDR_WI...
Compiling module xil_defaultlib.top_gmem0_m_axi(NUM_READ_OUTSTAN...
Compiling module xil_defaultlib.top_gmem1_m_axi_reg_slice(N=96)
Compiling module xil_defaultlib.top_gmem1_m_axi_fifo(DATA_BITS=9...
Compiling module xil_defaultlib.top_gmem1_m_axi_buffer(DATA_WIDT...
Compiling module xil_defaultlib.top_gmem1_m_axi_fifo(DEPTH=69,DE...
Compiling module xil_defaultlib.top_gmem1_m_axi_fifo(DATA_BITS=2...
Compiling module xil_defaultlib.top_gmem1_m_axi_fifo(DATA_BITS=2...
Compiling module xil_defaultlib.top_gmem1_m_axi_write(NUM_WRITE_...
Compiling module xil_defaultlib.top_gmem1_m_axi_buffer(DATA_WIDT...
Compiling module xil_defaultlib.top_gmem1_m_axi_reg_slice(N=514)
Compiling module xil_defaultlib.top_gmem1_m_axi_read(NUM_READ_OU...
Compiling module xil_defaultlib.top_gmem1_m_axi_throttle(ADDR_WI...
Compiling module xil_defaultlib.top_gmem1_m_axi(NUM_READ_OUTSTAN...
Compiling module xil_defaultlib.top_gmem2_m_axi_reg_slice(N=96)
Compiling module xil_defaultlib.top_gmem2_m_axi_fifo(DATA_BITS=9...
Compiling module xil_defaultlib.top_gmem2_m_axi_buffer(DATA_WIDT...
Compiling module xil_defaultlib.top_gmem2_m_axi_fifo(DEPTH=69,DE...
Compiling module xil_defaultlib.top_gmem2_m_axi_fifo(DATA_BITS=2...
Compiling module xil_defaultlib.top_gmem2_m_axi_fifo(DATA_BITS=2...
Compiling module xil_defaultlib.top_gmem2_m_axi_write(NUM_WRITE_...
Compiling module xil_defaultlib.top_gmem2_m_axi_buffer(DATA_WIDT...
Compiling module xil_defaultlib.top_gmem2_m_axi_reg_slice(N=514)
Compiling module xil_defaultlib.top_gmem2_m_axi_read(NUM_READ_OU...
Compiling module xil_defaultlib.top_gmem2_m_axi_throttle(ADDR_WI...
Compiling module xil_defaultlib.top_gmem2_m_axi(NUM_READ_OUTSTAN...
Compiling module xil_defaultlib.top_entry_proc
Compiling module xil_defaultlib.top_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.top_load_buf0_1_Pipeline_l_S_loa...
Compiling module xil_defaultlib.top_load_buf0_1
Compiling module xil_defaultlib.top_load_buf1_1_Pipeline_l_S_loa...
Compiling module xil_defaultlib.top_load_buf1_1
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcvu11p...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_12.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_12.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_12.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.top_fadd_32ns_32ns_32_3_full_dsp...
Compiling module xil_defaultlib.top_fadd_32ns_32ns_32_3_full_dsp...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_12.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_12.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_12.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.top_fmul_32ns_32ns_32_2_max_dsp_...
Compiling module xil_defaultlib.top_fmul_32ns_32ns_32_2_max_dsp_...
Compiling module xil_defaultlib.top_flow_control_loop_pipe
Compiling module xil_defaultlib.top_gemm_stage_0_1
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_12.fp_cmp [\fp_cmp(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.top_fcmp_32ns_32ns_1_2_no_dsp_1_...
Compiling module xil_defaultlib.top_fcmp_32ns_32ns_1_2_no_dsp_1
Compiling module xil_defaultlib.top_relu_stage_0_1
Compiling module xil_defaultlib.top_store_res2_1_Pipeline_l_S_st...
Compiling module xil_defaultlib.top_store_res2_1
Compiling module xil_defaultlib.top_fifo_w64_d4_S_shiftReg
Compiling module xil_defaultlib.top_fifo_w64_d4_S
Compiling module xil_defaultlib.top_fifo_w32_d4_S_shiftReg
Compiling module xil_defaultlib.top_fifo_w32_d4_S
Compiling module xil_defaultlib.top_start_for_relu_stage_0_1_U0_...
Compiling module xil_defaultlib.top_start_for_relu_stage_0_1_U0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_master_gmem2
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=32)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_top_top
Compiling module work.glbl
Built simulation snapshot top

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/xsim.dir/top/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan  9 20:59:25 2026...

****** xsim v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/top/xsim_script.tcl
# xsim {top} -autoloadwcfg -tclbatch {top.tcl}
Time resolution is 1 ps
source top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "155000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42415 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42445 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42475 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42505 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42535 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42565 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42595 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42625 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42655 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42685 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42715 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42745 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42775 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42805 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42835 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42865 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42895 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42925 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42955 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42985 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43015 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43375 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43405 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43435 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43465 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43495 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43525 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43555 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43585 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43615 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43645 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43675 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43705 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43735 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43765 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43795 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43825 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43855 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43885 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43915 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43945 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43975 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1353425 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1353445 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1353475 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1353505 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1353535 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1353565 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1353595 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1353625 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1353655 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1353685 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1353715 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1353745 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U14/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354085 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354115 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354145 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354175 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354205 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354235 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354265 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354295 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354325 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354355 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354385 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354405 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354435 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354465 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354495 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354525 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354555 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354585 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354615 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354645 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354675 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1354705 ns  Iteration: 12  Process: /apatb_top_top/AESL_inst_top/gemm_stage_0_1_U0/fadd_32ns_32ns_32_3_full_dsp_1_U15/top_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "1396585000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1396645 ns : File "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top.autotb.v" Line 729
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 339509 ; free virtual = 444955
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jan  9 21:00:00 2026...
Simple 4x4 Test (rest zeros)
============================
Input A (4x4 region):
     1      2      0      0 
     3      4      0      0 
     0      0      0      0 
     0      0      0      0 

Input B (4x4 region):
     1      0      0      0 
     0      1      0      0 
     0      0      0      0 
     0      0      0      0 

Expected output Y (4x4):
   1.0    2.0    0.0    0.0
   3.0    4.0    0.0    0.0
   0.0    0.0    0.0    0.0
   0.0    0.0    0.0    0.0

Hardware output Y (4x4 region):
   1.0    2.0    0.0    0.0 
   3.0    4.0    0.0    0.0 
   0.0    0.0    0.0    0.0 
   0.0    0.0    0.0    0.0 

✓ TEST PASSED!
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
