# SRL Simple Example

## Description

We shift 0x 0000 aaaa right by 4 bits and get 0x 0000 0aaa.

## Result

All assertions can be proved in Why3 (with Z3).

Execution of the code in MARS finishes successfully. 

Final value of the $t0 register: 0x 0000 aaaa.

Final value of the $t1 register: 0x 0000 0aaa.


