<dec f='llvm/llvm/include/llvm/MCA/HardwareUnits/LSUnit.h' l='321' type='void llvm::mca::LSUnitBase::onInstructionRetired(const llvm::mca::InstRef &amp; IR)'/>
<doc f='llvm/llvm/include/llvm/MCA/HardwareUnits/LSUnit.h' l='317'>// Loads are tracked by the LDQ (load queue) from dispatch until completion.
  // Stores are tracked by the STQ (store queue) from dispatch until commitment.
  // By default we conservatively assume that the LDQ receives a load at
  // dispatch. Loads leave the LDQ at retirement stage.</doc>
<def f='llvm/llvm/lib/MCA/HardwareUnits/LSUnit.cpp' l='213' ll='230' type='void llvm::mca::LSUnitBase::onInstructionRetired(const llvm::mca::InstRef &amp; IR)'/>
<use f='llvm/llvm/lib/MCA/Stages/RetireStage.cpp' l='57' u='c' c='_ZNK4llvm3mca11RetireStage24notifyInstructionRetiredERKNS0_7InstRefE'/>
