$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module tb_apb_fifo_async $end
  $var wire 32 \ DW [31:0] $end
  $var wire 32 \ DEPTH [31:0] $end
  $var wire 1 G PCLK $end
  $var wire 1 # PRESETn $end
  $var wire 1 H r_clk $end
  $var wire 1 $ r_rst_n_in $end
  $var wire 1 % PSEL $end
  $var wire 1 & PENABLE $end
  $var wire 1 ' PWRITE $end
  $var wire 8 ( PADDR [7:0] $end
  $var wire 32 ) PWDATA [31:0] $end
  $var wire 32 I PRDATA [31:0] $end
  $var wire 1 ] PREADY $end
  $var wire 1 ^ PSLVERR $end
  $var wire 1 * r_en_in $end
  $var wire 8 5 r_data_out [7:0] $end
  $var wire 1 6 empty_out $end
  $var wire 1 : full_out $end
  $var wire 1 J r_fire $end
  $var wire 1 / r_fire_d $end
  $var wire 8 0 exp_front_d [7:0] $end
  $var wire 32 1 read_ok_count [31:0] $end
  $var wire 32 + st [31:0] $end
  $scope module dut $end
   $var wire 32 \ DW [31:0] $end
   $var wire 32 \ DEPTH [31:0] $end
   $var wire 1 G PCLK $end
   $var wire 1 # PRESETn $end
   $var wire 1 % PSEL $end
   $var wire 1 & PENABLE $end
   $var wire 1 ' PWRITE $end
   $var wire 8 ( PADDR [7:0] $end
   $var wire 32 ) PWDATA [31:0] $end
   $var wire 32 I PRDATA [31:0] $end
   $var wire 1 ] PREADY $end
   $var wire 1 ^ PSLVERR $end
   $var wire 1 H r_clk $end
   $var wire 1 $ r_rst_n_in $end
   $var wire 1 * r_en_in $end
   $var wire 8 5 r_data_out [7:0] $end
   $var wire 1 6 empty_out $end
   $var wire 1 : full_out $end
   $var wire 8 _ ADDR_CTRL [7:0] $end
   $var wire 8 ` ADDR_STATUS [7:0] $end
   $var wire 8 a ADDR_WDATA [7:0] $end
   $var wire 1 K apb_access $end
   $var wire 1 2 en $end
   $var wire 1 3 ovf_sticky $end
   $var wire 1 L soft_reset_pulse $end
   $var wire 1 4 clr_flags_pulse $end
   $var wire 1 M wdata_wr $end
   $var wire 1 N w_rst_n_fifo $end
   $var wire 1 O r_rst_n_fifo $end
   $var wire 1 P r_rst_n_async $end
   $var wire 1 Q r_rst_ff1 $end
   $var wire 1 O r_rst_ff2 $end
   $var wire 1 R w_en_fifo $end
   $var wire 8 , w_data_fifo [7:0] $end
   $var wire 1 : full_fifo $end
   $var wire 1 * r_en_fifo $end
   $var wire 8 5 r_data_fifo [7:0] $end
   $var wire 1 6 empty_fifo $end
   $var wire 8 , apb_wdata [7:0] $end
   $scope module u_fifo $end
    $var wire 32 \ DW [31:0] $end
    $var wire 32 \ DEPTH [31:0] $end
    $var wire 1 G w_clk $end
    $var wire 1 N w_rst_n $end
    $var wire 1 R w_en $end
    $var wire 8 , w_data [7:0] $end
    $var wire 1 : full $end
    $var wire 1 H r_clk $end
    $var wire 1 O r_rst_n $end
    $var wire 1 * r_en $end
    $var wire 8 5 r_data [7:0] $end
    $var wire 1 6 empty $end
    $var wire 32 b AW [31:0] $end
    $var wire 32 c PW [31:0] $end
    $var wire 8 ; mem[0] [7:0] $end
    $var wire 8 < mem[1] [7:0] $end
    $var wire 8 = mem[2] [7:0] $end
    $var wire 8 > mem[3] [7:0] $end
    $var wire 8 ? mem[4] [7:0] $end
    $var wire 8 @ mem[5] [7:0] $end
    $var wire 8 A mem[6] [7:0] $end
    $var wire 8 B mem[7] [7:0] $end
    $var wire 4 S w_bin [3:0] $end
    $var wire 4 T w_bin_next [3:0] $end
    $var wire 4 C w_gray [3:0] $end
    $var wire 4 U w_gray_next [3:0] $end
    $var wire 4 7 r_bin [3:0] $end
    $var wire 4 V r_bin_next [3:0] $end
    $var wire 4 W r_gray [3:0] $end
    $var wire 4 X r_gray_next [3:0] $end
    $var wire 4 D r_gray_sync_w [3:0] $end
    $var wire 4 8 w_gray_sync_r [3:0] $end
    $var wire 1 Y full_next $end
    $var wire 1 Z empty_next $end
    $var wire 1 [ w_inc $end
    $var wire 1 J r_inc $end
    $var wire 4 E w_gray_full_cmp [3:0] $end
    $scope module u_sync_rptr_to_w $end
     $var wire 32 c W [31:0] $end
     $var wire 1 G clk $end
     $var wire 1 N rst_n $end
     $var wire 4 W d [3:0] $end
     $var wire 4 D q [3:0] $end
     $var wire 4 F q1 [3:0] $end
    $upscope $end
    $scope module u_sync_wptr_to_r $end
     $var wire 32 c W [31:0] $end
     $var wire 1 H clk $end
     $var wire 1 O rst_n $end
     $var wire 4 C d [3:0] $end
     $var wire 4 8 q [3:0] $end
     $var wire 4 9 q1 [3:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
  $scope module unnamedblk1 $end
   $var wire 32 - i [31:0] $end
   $scope module unnamedblk2 $end
    $var wire 8 . val [7:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
b00000000 (
b00000000000000000000000000000000 )
0*
b00000000000000000000000000000000 +
b00000000 ,
b00000000000000000000000000000000 -
b00000000 .
0/
b00000000 0
b00000000000000000000000000000000 1
02
03
04
b00000000 5
06
b0000 7
b0000 8
b0000 9
0:
b00000000 ;
b00000000 <
b00000000 =
b00000000 >
b00000000 ?
b00000000 @
b00000000 A
b00000000 B
b0000 C
b0000 D
b1100 E
b0000 F
0G
0H
b00000000000000000000000000000000 I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
b0000 S
b0000 T
b0000 U
b0000 V
b0000 W
b0000 X
0Y
1Z
0[
b00000000000000000000000000001000 \
1]
0^
b00000000 _
b00000100 `
b00001000 a
b00000000000000000000000000000011 b
b00000000000000000000000000000100 c
#5000
1G
#7000
16
1H
#10000
0G
#14000
0H
#15000
1G
#20000
0G
#21000
1H
#25000
1G
#28000
0H
#30000
0G
#35000
1G
1H
#40000
0G
#42000
0H
#45000
1#
1$
1G
1N
1P
#49000
1H
1Q
#50000
0G
#55000
1%
1'
b00000000000000000000000000000001 )
b00000001 ,
1G
#56000
0H
#60000
0G
#63000
1H
1O
#65000
1&
12
1G
1K
#70000
0G
0H
#75000
0%
0&
0'
b00000000000000000000000000000000 )
b00000000 ,
1G
b00000000000000000000000000000001 I
0K
#77000
1H
#80000
0G
#84000
0H
#85000
1%
b00000100 (
1G
#90000
0G
#91000
1H
#95000
1&
1G
1K
#98000
0H
#100000
0G
#105000
0%
0&
b00000000 (
b00000000000000000000000000000001 +
b00010000 .
1G
1H
0K
#110000
0G
#112000
0H
#115000
1%
1'
b00001000 (
b00000000000000000000000000010000 )
b00010000 ,
1G
b00000000000000000000000000000000 I
#119000
1H
#120000
0G
#125000
1&
b00010000 ;
b0001 C
1G
1K
1M
1R
b0001 S
b0010 T
b0011 U
1[
#126000
0H
#130000
0G
#133000
b0001 9
1H
#135000
0%
0&
0'
b00000000 (
b00000000000000000000000000000000 )
b00000000 ,
b00000000000000000000000000000001 -
b00010001 .
1G
b00000000000000000000000000000001 I
0K
0M
0R
b0001 T
b0001 U
0[
#140000
0G
0H
#145000
1%
1'
b00001000 (
b00000000000000000000000000010001 )
b00010001 ,
1G
b00000000000000000000000000000000 I
#147000
b0001 8
1H
0Z
#150000
0G
#154000
0H
#155000
1&
b00010001 <
b0011 C
1G
1K
1M
1R
b0010 S
b0011 T
b0010 U
1[
#160000
0G
#161000
06
b0011 9
1H
#165000
0%
0&
0'
b00000000 (
b00000000000000000000000000000000 )
b00000000 ,
b00000000000000000000000000000010 -
b00010010 .
1G
b00000000000000000000000000000001 I
0K
0M
0R
b0010 T
b0011 U
0[
#168000
0H
#170000
0G
#175000
1%
1'
b00001000 (
b00000000000000000000000000010010 )
b00010010 ,
b0011 8
1G
1H
b00000000000000000000000000000000 I
#180000
0G
#182000
0H
#185000
1&
b00010010 =
b0010 C
1G
1K
1M
1R
b0011 S
b0100 T
b0110 U
1[
#189000
b0010 9
1H
#190000
0G
#195000
0%
0&
0'
b00000000 (
b00000000000000000000000000000000 )
b00000000 ,
b00000000000000000000000000000011 -
b00010011 .
1G
b00000000000000000000000000000001 I
0K
0M
0R
b0011 T
b0010 U
0[
#196000
0H
#200000
0G
#203000
b0010 8
1H
#205000
1%
1'
b00001000 (
b00000000000000000000000000010011 )
b00010011 ,
1G
b00000000000000000000000000000000 I
#210000
0G
0H
#215000
1&
b00010011 >
b0110 C
1G
1K
1M
1R
b0100 S
b0101 T
b0111 U
1[
#217000
b0110 9
1H
#220000
0G
#224000
0H
#225000
0%
0&
0'
b00000000 (
b00000000000000000000000000000000 )
b00000000 ,
b00000000000000000000000000000100 -
b00010100 .
1G
b00000000000000000000000000000001 I
0K
0M
0R
b0100 T
b0110 U
0[
#230000
0G
#231000
b0110 8
1H
#235000
1%
1'
b00001000 (
b00000000000000000000000000010100 )
b00010100 ,
1G
b00000000000000000000000000000000 I
#238000
0H
#240000
0G
#245000
1&
b00010100 ?
b0111 C
1G
1H
1K
1M
1R
b0101 S
b0110 T
b0101 U
1[
#250000
0G
#252000
0H
#255000
0%
0&
0'
b00000000 (
b00000000000000000000000000000000 )
b00000000 ,
b00000000000000000000000000000101 -
b00010101 .
1G
b00000000000000000000000000000001 I
0K
0M
0R
b0101 T
b0111 U
0[
#259000
b0111 9
1H
#260000
0G
#265000
1%
1'
b00001000 (
b00000000000000000000000000010101 )
b00010101 ,
1G
b00000000000000000000000000000000 I
#266000
0H
#270000
0G
#273000
b0111 8
1H
#275000
1&
b00010101 @
b0101 C
1G
1K
1M
1R
b0110 S
b0111 T
b0100 U
1[
#280000
0G
0H
#285000
0%
0&
0'
b00000000 (
b00000000000000000000000000000000 )
b00000000 ,
b00000000000000000000000000000110 -
b00010110 .
1G
b00000000000000000000000000000001 I
0K
0M
0R
b0110 T
b0101 U
0[
#287000
b0101 9
1H
#290000
0G
#294000
0H
#295000
1%
1'
b00001000 (
b00000000000000000000000000010110 )
b00010110 ,
1G
b00000000000000000000000000000000 I
#300000
0G
#301000
b0101 8
1H
#305000
1&
b00010110 A
b0100 C
1G
1K
1M
1R
b0111 S
b1000 T
b1100 U
1Y
1[
#308000
0H
#310000
0G
#315000
0%
0&
0'
b00000000 (
b00000000000000000000000000000000 )
b00000000 ,
b00000000000000000000000000000111 -
b00010111 .
b0100 9
1G
1H
b00000000000000000000000000000001 I
0K
0M
0R
b0111 T
b0100 U
0Y
0[
#320000
0G
#322000
0H
#325000
1%
1'
b00001000 (
b00000000000000000000000000010111 )
b00010111 ,
1G
b00000000000000000000000000000000 I
#329000
b0100 8
1H
#330000
0G
#335000
1&
1:
b00010111 B
b1100 C
1G
1K
1M
b1000 S
b1000 T
b1100 U
1Y
#336000
0H
#340000
0G
#343000
b1100 9
1H
#345000
0%
0&
0'
b00000000 (
b00000000000000000000000000000000 )
b00000000 ,
b00000000000000000000000000001000 -
1G
b00000000000000000000000000000001 I
0K
0M
#350000
0G
0H
#355000
1G
#357000
b1100 8
1H
#360000
0G
#364000
0H
#365000
1G
#370000
0G
#371000
1H
#375000
1G
#378000
0H
#380000
0G
#385000
1G
1H
#390000
0G
#392000
0H
#395000
1G
#399000
1H
#400000
0G
#405000
1G
#406000
0H
#410000
0G
#413000
1H
#415000
1G
#420000
0G
0H
#425000
1G
#427000
1H
#430000
0G
#434000
0H
#435000
1G
#440000
0G
#441000
1*
1/
b00010000 0
b00010000 5
b0001 7
1H
1J
b0010 V
b0001 W
b0011 X
#445000
b0001 F
1G
#448000
0H
#450000
0G
#455000
0*
0/
b00000000000000000000000000000001 1
b0001 D
b1101 E
1G
1H
0J
b0001 V
b0001 X
0Y
#460000
0G
#462000
0H
#465000
0:
1G
#469000
1*
1/
b00010001 0
b00010001 5
b0010 7
1H
1J
b0011 V
b0011 W
b0010 X
#470000
0G
#475000
b0011 F
1G
#476000
0H
#480000
0G
#483000
0*
0/
b00000000000000000000000000000010 1
1H
0J
b0010 V
b0011 X
#485000
b0011 D
b1111 E
1G
#490000
0G
0H
#495000
1G
#497000
1*
1/
b00010010 0
b00010010 5
b0011 7
1H
1J
b0100 V
b0010 W
b0110 X
#500000
0G
#504000
0H
#505000
b0010 F
1G
#510000
0G
#511000
0*
0/
b00000000000000000000000000000011 1
1H
0J
b0011 V
b0010 X
#515000
b0010 D
b1110 E
1G
#518000
0H
#520000
0G
#525000
1*
1/
b00010011 0
b00010011 5
b0100 7
1G
1H
1J
b0101 V
b0110 W
b0111 X
#530000
0G
#532000
0H
#535000
b0110 F
1G
#539000
0*
0/
b00000000000000000000000000000100 1
1H
0J
b0100 V
b0110 X
#540000
0G
#545000
b0110 D
b1010 E
1G
#546000
0H
#550000
0G
#553000
1*
1/
b00010100 0
b00010100 5
b0101 7
1H
1J
b0110 V
b0111 W
b0101 X
#555000
b0111 F
1G
#560000
0G
0H
#565000
b0111 D
b1011 E
1G
#567000
0*
0/
b00000000000000000000000000000101 1
1H
0J
b0101 V
b0111 X
#570000
0G
#574000
0H
#575000
1G
#580000
0G
#581000
1*
1/
b00010101 0
b00010101 5
b0110 7
1H
1J
b0111 V
b0101 W
b0100 X
#585000
b0101 F
1G
#588000
0H
#590000
0G
#595000
0*
0/
b00000000000000000000000000000110 1
b0101 D
b1001 E
1G
1H
0J
b0110 V
b0101 X
#600000
0G
#602000
0H
#605000
1G
#609000
1*
1/
b00010110 0
b00010110 5
b0111 7
1H
1J
b1000 V
b0100 W
b1100 X
1Z
#610000
0G
#615000
b0100 F
1G
#616000
0H
#620000
0G
#623000
0*
0/
b00000000000000000000000000000111 1
1H
0J
b0111 V
b0100 X
0Z
#625000
b0100 D
b1000 E
1G
#630000
0G
0H
#635000
1G
#637000
1*
1/
b00010111 0
b00010111 5
16
b1000 7
1H
b1000 V
b1100 W
b1100 X
1Z
#640000
0G
#644000
0H
#645000
b1100 F
1G
#650000
0G
#651000
0*
0/
b00000000000000000000000000001000 1
1H
#655000
b1100 D
b0000 E
1G
#658000
0H
#660000
0G
#665000
1G
1H
#670000
0G
#672000
0H
#675000
1G
#679000
1H
#680000
0G
#685000
1%
b00000100 (
1G
#686000
0H
#690000
0G
#693000
1H
#695000
1&
1G
1K
#700000
0G
0H
#705000
0%
0&
b00000000 (
1G
0K
