<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="neural_network" language="c" vlnv="xilinx.com:hls:neural_network:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_INPUT" mode="slave" range="0x1000" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_OUTPUT" mode="slave" range="0x1000" portType="addressable" base="0x00000000"/>
      <arg name="input_0" addressQualifier="0" id="0" port="S_AXI_INPUT" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_1" addressQualifier="0" id="1" port="S_AXI_INPUT" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_2" addressQualifier="0" id="2" port="S_AXI_INPUT" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_3" addressQualifier="0" id="3" port="S_AXI_INPUT" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_4" addressQualifier="0" id="4" port="S_AXI_INPUT" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_5" addressQualifier="0" id="5" port="S_AXI_INPUT" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_6" addressQualifier="0" id="6" port="S_AXI_INPUT" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_7" addressQualifier="0" id="7" port="S_AXI_INPUT" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_8" addressQualifier="0" id="8" port="S_AXI_INPUT" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_9" addressQualifier="0" id="9" port="S_AXI_INPUT" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_10" addressQualifier="0" id="10" port="S_AXI_INPUT" size="0x4" offset="0x60" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_11" addressQualifier="0" id="11" port="S_AXI_INPUT" size="0x4" offset="0x68" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_12" addressQualifier="0" id="12" port="S_AXI_INPUT" size="0x4" offset="0x70" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_13" addressQualifier="0" id="13" port="S_AXI_INPUT" size="0x4" offset="0x78" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_14" addressQualifier="0" id="14" port="S_AXI_INPUT" size="0x4" offset="0x80" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_15" addressQualifier="0" id="15" port="S_AXI_INPUT" size="0x4" offset="0x88" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_16" addressQualifier="0" id="16" port="S_AXI_INPUT" size="0x4" offset="0x90" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_17" addressQualifier="0" id="17" port="S_AXI_INPUT" size="0x4" offset="0x98" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_18" addressQualifier="0" id="18" port="S_AXI_INPUT" size="0x4" offset="0xA0" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_19" addressQualifier="0" id="19" port="S_AXI_INPUT" size="0x4" offset="0xA8" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_20" addressQualifier="0" id="20" port="S_AXI_INPUT" size="0x4" offset="0xB0" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_21" addressQualifier="0" id="21" port="S_AXI_INPUT" size="0x4" offset="0xB8" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_22" addressQualifier="0" id="22" port="S_AXI_INPUT" size="0x4" offset="0xC0" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_23" addressQualifier="0" id="23" port="S_AXI_INPUT" size="0x4" offset="0xC8" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_24" addressQualifier="0" id="24" port="S_AXI_INPUT" size="0x4" offset="0xD0" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_25" addressQualifier="0" id="25" port="S_AXI_INPUT" size="0x4" offset="0xD8" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_26" addressQualifier="0" id="26" port="S_AXI_INPUT" size="0x4" offset="0xE0" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_27" addressQualifier="0" id="27" port="S_AXI_INPUT" size="0x4" offset="0xE8" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_28" addressQualifier="0" id="28" port="S_AXI_INPUT" size="0x4" offset="0xF0" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_29" addressQualifier="0" id="29" port="S_AXI_INPUT" size="0x4" offset="0xF8" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_30" addressQualifier="0" id="30" port="S_AXI_INPUT" size="0x4" offset="0x100" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_31" addressQualifier="0" id="31" port="S_AXI_INPUT" size="0x4" offset="0x108" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_32" addressQualifier="0" id="32" port="S_AXI_INPUT" size="0x4" offset="0x110" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_33" addressQualifier="0" id="33" port="S_AXI_INPUT" size="0x4" offset="0x118" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_34" addressQualifier="0" id="34" port="S_AXI_INPUT" size="0x4" offset="0x120" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_35" addressQualifier="0" id="35" port="S_AXI_INPUT" size="0x4" offset="0x128" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_36" addressQualifier="0" id="36" port="S_AXI_INPUT" size="0x4" offset="0x130" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_37" addressQualifier="0" id="37" port="S_AXI_INPUT" size="0x4" offset="0x138" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_38" addressQualifier="0" id="38" port="S_AXI_INPUT" size="0x4" offset="0x140" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_39" addressQualifier="0" id="39" port="S_AXI_INPUT" size="0x4" offset="0x148" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_40" addressQualifier="0" id="40" port="S_AXI_INPUT" size="0x4" offset="0x150" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_41" addressQualifier="0" id="41" port="S_AXI_INPUT" size="0x4" offset="0x158" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_42" addressQualifier="0" id="42" port="S_AXI_INPUT" size="0x4" offset="0x160" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_0_i" addressQualifier="0" id="43" port="S_AXI_OUTPUT" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_0_o" addressQualifier="0" id="44" port="S_AXI_OUTPUT" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_1_i" addressQualifier="0" id="45" port="S_AXI_OUTPUT" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_1_o" addressQualifier="0" id="46" port="S_AXI_OUTPUT" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_2_i" addressQualifier="0" id="47" port="S_AXI_OUTPUT" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_2_o" addressQualifier="0" id="48" port="S_AXI_OUTPUT" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_3_i" addressQualifier="0" id="49" port="S_AXI_OUTPUT" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_3_o" addressQualifier="0" id="50" port="S_AXI_OUTPUT" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_4_i" addressQualifier="0" id="51" port="S_AXI_OUTPUT" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_4_o" addressQualifier="0" id="52" port="S_AXI_OUTPUT" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_5_i" addressQualifier="0" id="53" port="S_AXI_OUTPUT" size="0x4" offset="0x60" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_5_o" addressQualifier="0" id="54" port="S_AXI_OUTPUT" size="0x4" offset="0x68" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_6_i" addressQualifier="0" id="55" port="S_AXI_OUTPUT" size="0x4" offset="0x70" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_6_o" addressQualifier="0" id="56" port="S_AXI_OUTPUT" size="0x4" offset="0x78" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_7_i" addressQualifier="0" id="57" port="S_AXI_OUTPUT" size="0x4" offset="0x80" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_7_o" addressQualifier="0" id="58" port="S_AXI_OUTPUT" size="0x4" offset="0x88" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_8_i" addressQualifier="0" id="59" port="S_AXI_OUTPUT" size="0x4" offset="0x90" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_8_o" addressQualifier="0" id="60" port="S_AXI_OUTPUT" size="0x4" offset="0x98" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_9_i" addressQualifier="0" id="61" port="S_AXI_OUTPUT" size="0x4" offset="0xA0" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_9_o" addressQualifier="0" id="62" port="S_AXI_OUTPUT" size="0x4" offset="0xA8" hostOffset="0x0" hostSize="0x4" type=""/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
