

================================================================
== Vitis HLS Report for 'fir_hls_Pipeline_1'
================================================================
* Date:           Mon Mar  3 19:17:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        fir_hls
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.318 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  80.000 ns|  80.000 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.31>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%shift_reg = alloca i32 1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 5 'alloca' 'shift_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shift_reg_1 = alloca i32 1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 6 'alloca' 'shift_reg_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shift_reg_2 = alloca i32 1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 7 'alloca' 'shift_reg_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shift_reg_3 = alloca i32 1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 8 'alloca' 'shift_reg_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%shift_reg_4 = alloca i32 1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 9 'alloca' 'shift_reg_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shift_reg_5 = alloca i32 1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 10 'alloca' 'shift_reg_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%shift_reg_6 = alloca i32 1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 11 'alloca' 'shift_reg_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i4 0"   --->   Operation 12 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i4 %empty"   --->   Operation 13 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.39ns)   --->   "%store_ln0 = store i4 0, i4 %empty"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load = muxlogic i4 %empty"   --->   Operation 16 'muxlogic' 'MuxLogicAddr_to_p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_load = load i4 %empty"   --->   Operation 17 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_7 = muxlogic i32 %shift_reg"   --->   Operation 18 'muxlogic' 'MuxLogicAddr_to_shift_reg_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shift_reg_7 = load i32 %shift_reg"   --->   Operation 19 'load' 'shift_reg_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_8 = muxlogic i32 %shift_reg_1"   --->   Operation 20 'muxlogic' 'MuxLogicAddr_to_shift_reg_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shift_reg_8 = load i32 %shift_reg_1"   --->   Operation 21 'load' 'shift_reg_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_9 = muxlogic i32 %shift_reg_2"   --->   Operation 22 'muxlogic' 'MuxLogicAddr_to_shift_reg_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shift_reg_9 = load i32 %shift_reg_2"   --->   Operation 23 'load' 'shift_reg_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_10 = muxlogic i32 %shift_reg_3"   --->   Operation 24 'muxlogic' 'MuxLogicAddr_to_shift_reg_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shift_reg_10 = load i32 %shift_reg_3"   --->   Operation 25 'load' 'shift_reg_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_11 = muxlogic i32 %shift_reg_4"   --->   Operation 26 'muxlogic' 'MuxLogicAddr_to_shift_reg_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shift_reg_11 = load i32 %shift_reg_4"   --->   Operation 27 'load' 'shift_reg_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_12 = muxlogic i32 %shift_reg_5"   --->   Operation 28 'muxlogic' 'MuxLogicAddr_to_shift_reg_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shift_reg_12 = load i32 %shift_reg_5"   --->   Operation 29 'load' 'shift_reg_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_13 = muxlogic i32 %shift_reg_6"   --->   Operation 30 'muxlogic' 'MuxLogicAddr_to_shift_reg_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shift_reg_13 = load i32 %shift_reg_6"   --->   Operation 31 'load' 'shift_reg_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.53ns)   --->   "%empty_10 = add i4 %p_load, i4 1"   --->   Operation 32 'add' 'empty_10' <Predicate = true> <Delay = 0.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_11 = trunc i32 %shift_reg_7"   --->   Operation 33 'trunc' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_12 = trunc i32 %shift_reg_8"   --->   Operation 34 'trunc' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_13 = trunc i32 %shift_reg_9"   --->   Operation 35 'trunc' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_14 = trunc i32 %shift_reg_10"   --->   Operation 36 'trunc' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_15 = trunc i32 %shift_reg_11"   --->   Operation 37 'trunc' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_16 = trunc i32 %shift_reg_12"   --->   Operation 38 'trunc' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_17 = trunc i32 %shift_reg_13"   --->   Operation 39 'trunc' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.53ns)   --->   "%exitcond82 = icmp_eq  i4 %p_load, i4 8"   --->   Operation 40 'icmp' 'exitcond82' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond82, void %memset.loop.split, void %VITIS_LOOP_15_2.preheader.exitStub"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 42 'specpipeline' 'specpipeline_ln10' <Predicate = (!exitcond82)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = (!exitcond82)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty_18 = trunc i4 %p_load"   --->   Operation 44 'trunc' 'empty_18' <Predicate = (!exitcond82)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.48ns)   --->   "%switch_ln0 = switch i3 %empty_18, void %.exit, i3 0, void %memset.loop.split..exit_crit_edge9, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4, i3 5, void %.case.5, i3 6, void %memset.loop.split..exit_crit_edge"   --->   Operation 45 'switch' 'switch_ln0' <Predicate = (!exitcond82)> <Delay = 0.48>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln10 = muxlogic i32 0"   --->   Operation 46 'muxlogic' 'muxLogicData_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 6)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln10 = muxlogic i32 %shift_reg_6"   --->   Operation 47 'muxlogic' 'muxLogicAddr_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 6)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln10 = store i32 0, i32 %shift_reg_6" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 48 'store' 'store_ln10' <Predicate = (!exitcond82 & empty_18 == 6)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!exitcond82 & empty_18 == 6)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln10 = muxlogic i32 0"   --->   Operation 50 'muxlogic' 'muxLogicData_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 5)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln10 = muxlogic i32 %shift_reg_5"   --->   Operation 51 'muxlogic' 'muxLogicAddr_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 5)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln10 = store i32 0, i32 %shift_reg_5" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 52 'store' 'store_ln10' <Predicate = (!exitcond82 & empty_18 == 5)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!exitcond82 & empty_18 == 5)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln10 = muxlogic i32 0"   --->   Operation 54 'muxlogic' 'muxLogicData_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 4)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln10 = muxlogic i32 %shift_reg_4"   --->   Operation 55 'muxlogic' 'muxLogicAddr_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 4)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln10 = store i32 0, i32 %shift_reg_4" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 56 'store' 'store_ln10' <Predicate = (!exitcond82 & empty_18 == 4)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!exitcond82 & empty_18 == 4)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln10 = muxlogic i32 0"   --->   Operation 58 'muxlogic' 'muxLogicData_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 3)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln10 = muxlogic i32 %shift_reg_3"   --->   Operation 59 'muxlogic' 'muxLogicAddr_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 3)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln10 = store i32 0, i32 %shift_reg_3" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 60 'store' 'store_ln10' <Predicate = (!exitcond82 & empty_18 == 3)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!exitcond82 & empty_18 == 3)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln10 = muxlogic i32 0"   --->   Operation 62 'muxlogic' 'muxLogicData_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 2)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln10 = muxlogic i32 %shift_reg_2"   --->   Operation 63 'muxlogic' 'muxLogicAddr_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 2)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln10 = store i32 0, i32 %shift_reg_2" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 64 'store' 'store_ln10' <Predicate = (!exitcond82 & empty_18 == 2)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!exitcond82 & empty_18 == 2)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln10 = muxlogic i32 0"   --->   Operation 66 'muxlogic' 'muxLogicData_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln10 = muxlogic i32 %shift_reg_1"   --->   Operation 67 'muxlogic' 'muxLogicAddr_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 1)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln10 = store i32 0, i32 %shift_reg_1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 68 'store' 'store_ln10' <Predicate = (!exitcond82 & empty_18 == 1)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!exitcond82 & empty_18 == 1)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln10 = muxlogic i32 0"   --->   Operation 70 'muxlogic' 'muxLogicData_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 0)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln10 = muxlogic i32 %shift_reg"   --->   Operation 71 'muxlogic' 'muxLogicAddr_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 0)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln10 = store i32 0, i32 %shift_reg" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 72 'store' 'store_ln10' <Predicate = (!exitcond82 & empty_18 == 0)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 73 'br' 'br_ln0' <Predicate = (!exitcond82 & empty_18 == 0)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i4 %empty_10"   --->   Operation 74 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (!exitcond82)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i4 %empty"   --->   Operation 75 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (!exitcond82)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.39ns)   --->   "%store_ln0 = store i4 %empty_10, i4 %empty"   --->   Operation 76 'store' 'store_ln0' <Predicate = (!exitcond82)> <Delay = 0.39>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 77 'br' 'br_ln0' <Predicate = (!exitcond82)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i29 %empty_17"   --->   Operation 78 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %shift_reg_6_out, i29 %empty_17"   --->   Operation 79 'write' 'write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i29 %empty_16"   --->   Operation 80 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %shift_reg_5_out, i29 %empty_16"   --->   Operation 81 'write' 'write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i29 %empty_15"   --->   Operation 82 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %shift_reg_4_out, i29 %empty_15"   --->   Operation 83 'write' 'write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i29 %empty_14"   --->   Operation 84 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %shift_reg_3_out, i29 %empty_14"   --->   Operation 85 'write' 'write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i29 %empty_13"   --->   Operation 86 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %shift_reg_2_out, i29 %empty_13"   --->   Operation 87 'write' 'write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i29 %empty_12"   --->   Operation 88 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %shift_reg_1_out, i29 %empty_12"   --->   Operation 89 'write' 'write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i29 %empty_11"   --->   Operation 90 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %shift_reg_out, i29 %empty_11"   --->   Operation 91 'write' 'write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (exitcond82)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ shift_reg_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                        (alloca           ) [ 01]
shift_reg                    (alloca           ) [ 01]
shift_reg_1                  (alloca           ) [ 01]
shift_reg_2                  (alloca           ) [ 01]
shift_reg_3                  (alloca           ) [ 01]
shift_reg_4                  (alloca           ) [ 01]
shift_reg_5                  (alloca           ) [ 01]
shift_reg_6                  (alloca           ) [ 01]
muxLogicData_to_store_ln0    (muxlogic         ) [ 00]
muxLogicAddr_to_store_ln0    (muxlogic         ) [ 00]
store_ln0                    (store            ) [ 00]
br_ln0                       (br               ) [ 00]
MuxLogicAddr_to_p_load       (muxlogic         ) [ 00]
p_load                       (load             ) [ 00]
MuxLogicAddr_to_shift_reg_7  (muxlogic         ) [ 00]
shift_reg_7                  (load             ) [ 00]
MuxLogicAddr_to_shift_reg_8  (muxlogic         ) [ 00]
shift_reg_8                  (load             ) [ 00]
MuxLogicAddr_to_shift_reg_9  (muxlogic         ) [ 00]
shift_reg_9                  (load             ) [ 00]
MuxLogicAddr_to_shift_reg_10 (muxlogic         ) [ 00]
shift_reg_10                 (load             ) [ 00]
MuxLogicAddr_to_shift_reg_11 (muxlogic         ) [ 00]
shift_reg_11                 (load             ) [ 00]
MuxLogicAddr_to_shift_reg_12 (muxlogic         ) [ 00]
shift_reg_12                 (load             ) [ 00]
MuxLogicAddr_to_shift_reg_13 (muxlogic         ) [ 00]
shift_reg_13                 (load             ) [ 00]
empty_10                     (add              ) [ 00]
empty_11                     (trunc            ) [ 00]
empty_12                     (trunc            ) [ 00]
empty_13                     (trunc            ) [ 00]
empty_14                     (trunc            ) [ 00]
empty_15                     (trunc            ) [ 00]
empty_16                     (trunc            ) [ 00]
empty_17                     (trunc            ) [ 00]
exitcond82                   (icmp             ) [ 01]
br_ln0                       (br               ) [ 00]
specpipeline_ln10            (specpipeline     ) [ 00]
speclooptripcount_ln10       (speclooptripcount) [ 00]
empty_18                     (trunc            ) [ 01]
switch_ln0                   (switch           ) [ 00]
muxLogicData_to_store_ln10   (muxlogic         ) [ 00]
muxLogicAddr_to_store_ln10   (muxlogic         ) [ 00]
store_ln10                   (store            ) [ 00]
br_ln0                       (br               ) [ 00]
muxLogicData_to_store_ln10   (muxlogic         ) [ 00]
muxLogicAddr_to_store_ln10   (muxlogic         ) [ 00]
store_ln10                   (store            ) [ 00]
br_ln0                       (br               ) [ 00]
muxLogicData_to_store_ln10   (muxlogic         ) [ 00]
muxLogicAddr_to_store_ln10   (muxlogic         ) [ 00]
store_ln10                   (store            ) [ 00]
br_ln0                       (br               ) [ 00]
muxLogicData_to_store_ln10   (muxlogic         ) [ 00]
muxLogicAddr_to_store_ln10   (muxlogic         ) [ 00]
store_ln10                   (store            ) [ 00]
br_ln0                       (br               ) [ 00]
muxLogicData_to_store_ln10   (muxlogic         ) [ 00]
muxLogicAddr_to_store_ln10   (muxlogic         ) [ 00]
store_ln10                   (store            ) [ 00]
br_ln0                       (br               ) [ 00]
muxLogicData_to_store_ln10   (muxlogic         ) [ 00]
muxLogicAddr_to_store_ln10   (muxlogic         ) [ 00]
store_ln10                   (store            ) [ 00]
br_ln0                       (br               ) [ 00]
muxLogicData_to_store_ln10   (muxlogic         ) [ 00]
muxLogicAddr_to_store_ln10   (muxlogic         ) [ 00]
store_ln10                   (store            ) [ 00]
br_ln0                       (br               ) [ 00]
muxLogicData_to_store_ln0    (muxlogic         ) [ 00]
muxLogicAddr_to_store_ln0    (muxlogic         ) [ 00]
store_ln0                    (store            ) [ 00]
br_ln0                       (br               ) [ 00]
muxLogicData_to_write_ln0    (muxlogic         ) [ 00]
write_ln0                    (write            ) [ 00]
muxLogicData_to_write_ln0    (muxlogic         ) [ 00]
write_ln0                    (write            ) [ 00]
muxLogicData_to_write_ln0    (muxlogic         ) [ 00]
write_ln0                    (write            ) [ 00]
muxLogicData_to_write_ln0    (muxlogic         ) [ 00]
write_ln0                    (write            ) [ 00]
muxLogicData_to_write_ln0    (muxlogic         ) [ 00]
write_ln0                    (write            ) [ 00]
muxLogicData_to_write_ln0    (muxlogic         ) [ 00]
write_ln0                    (write            ) [ 00]
muxLogicData_to_write_ln0    (muxlogic         ) [ 00]
write_ln0                    (write            ) [ 00]
ret_ln0                      (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="shift_reg_6_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_6_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="shift_reg_5_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_5_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg_4_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_4_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg_3_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_3_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_reg_2_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_2_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_reg_1_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_reg_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i29P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="empty_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="shift_reg_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="shift_reg_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="shift_reg_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="shift_reg_3_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg_3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="shift_reg_4_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg_4/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="shift_reg_5_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg_5/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="shift_reg_6_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg_6/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln0_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="29" slack="0"/>
<pin id="85" dir="0" index="2" bw="29" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="write_ln0_write_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="29" slack="0"/>
<pin id="92" dir="0" index="2" bw="29" slack="0"/>
<pin id="93" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln0_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="29" slack="0"/>
<pin id="99" dir="0" index="2" bw="29" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln0_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="29" slack="0"/>
<pin id="106" dir="0" index="2" bw="29" slack="0"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln0_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="29" slack="0"/>
<pin id="113" dir="0" index="2" bw="29" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln0_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="29" slack="0"/>
<pin id="120" dir="0" index="2" bw="29" slack="0"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln0_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="29" slack="0"/>
<pin id="127" dir="0" index="2" bw="29" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln10/1 muxLogicData_to_store_ln10/1 muxLogicData_to_store_ln10/1 muxLogicData_to_store_ln10/1 muxLogicData_to_store_ln10/1 muxLogicData_to_store_ln10/1 muxLogicData_to_store_ln10/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="muxLogicData_to_store_ln0_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="muxLogicAddr_to_store_ln0_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="MuxLogicAddr_to_p_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_p_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="MuxLogicAddr_to_shift_reg_7_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shift_reg_7/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="shift_reg_7_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_7/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="MuxLogicAddr_to_shift_reg_8_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shift_reg_8/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="shift_reg_8_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_8/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="MuxLogicAddr_to_shift_reg_9_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shift_reg_9/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="shift_reg_9_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_9/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="MuxLogicAddr_to_shift_reg_10_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shift_reg_10/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="shift_reg_10_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_10/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="MuxLogicAddr_to_shift_reg_11_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shift_reg_11/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="shift_reg_11_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_11/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="MuxLogicAddr_to_shift_reg_12_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shift_reg_12/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="shift_reg_12_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_12/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="MuxLogicAddr_to_shift_reg_13_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shift_reg_13/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="shift_reg_13_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_13/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="empty_10_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_10/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="empty_11_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_11/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="empty_12_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_12/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="empty_13_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_13/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="empty_14_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_14/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="empty_15_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_15/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="empty_16_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_16/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="empty_17_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_17/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="exitcond82_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond82/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="empty_18_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_18/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="muxLogicAddr_to_store_ln10_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln10/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln10_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="muxLogicAddr_to_store_ln10_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln10/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln10_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="muxLogicAddr_to_store_ln10_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln10/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln10_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="muxLogicAddr_to_store_ln10_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln10/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln10_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="muxLogicAddr_to_store_ln10_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln10/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln10_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="muxLogicAddr_to_store_ln10_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln10/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln10_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="muxLogicAddr_to_store_ln10_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln10/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln10_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="muxLogicData_to_store_ln0_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="muxLogicAddr_to_store_ln0_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln0_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="4" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="muxLogicData_to_write_ln0_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="29" slack="0"/>
<pin id="316" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln0/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="muxLogicData_to_write_ln0_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="29" slack="0"/>
<pin id="320" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln0/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="muxLogicData_to_write_ln0_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="29" slack="0"/>
<pin id="324" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln0/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="muxLogicData_to_write_ln0_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="29" slack="0"/>
<pin id="328" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln0/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="muxLogicData_to_write_ln0_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="29" slack="0"/>
<pin id="332" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln0/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="muxLogicData_to_write_ln0_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="29" slack="0"/>
<pin id="336" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln0/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="muxLogicData_to_write_ln0_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="29" slack="0"/>
<pin id="340" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln0/1 "/>
</bind>
</comp>

<comp id="342" class="1005" name="empty_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="352" class="1005" name="shift_reg_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="shift_reg "/>
</bind>
</comp>

<comp id="360" class="1005" name="shift_reg_1_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="shift_reg_1 "/>
</bind>
</comp>

<comp id="368" class="1005" name="shift_reg_2_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="shift_reg_2 "/>
</bind>
</comp>

<comp id="376" class="1005" name="shift_reg_3_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="shift_reg_3 "/>
</bind>
</comp>

<comp id="384" class="1005" name="shift_reg_4_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="shift_reg_4 "/>
</bind>
</comp>

<comp id="392" class="1005" name="shift_reg_5_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="shift_reg_5 "/>
</bind>
</comp>

<comp id="400" class="1005" name="shift_reg_6_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="shift_reg_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="48" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="48" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="48" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="48" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="48" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="48" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="199"><net_src comp="150" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="18" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="156" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="209"><net_src comp="162" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="214"><net_src comp="168" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="219"><net_src comp="174" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="224"><net_src comp="180" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="229"><net_src comp="186" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="234"><net_src comp="192" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="240"><net_src comp="150" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="150" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="26" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="261"><net_src comp="26" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="277"><net_src comp="26" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="285"><net_src comp="26" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="26" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="301"><net_src comp="26" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="195" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="195" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="231" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="226" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="221" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="216" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="211" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="206" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="201" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="50" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="355"><net_src comp="54" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="359"><net_src comp="352" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="363"><net_src comp="58" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="366"><net_src comp="360" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="367"><net_src comp="360" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="371"><net_src comp="62" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="374"><net_src comp="368" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="375"><net_src comp="368" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="379"><net_src comp="66" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="387"><net_src comp="70" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="391"><net_src comp="384" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="395"><net_src comp="74" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="399"><net_src comp="392" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="403"><net_src comp="78" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="407"><net_src comp="400" pin="1"/><net_sink comp="249" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: shift_reg_6_out | {1 }
	Port: shift_reg_5_out | {1 }
	Port: shift_reg_4_out | {1 }
	Port: shift_reg_3_out | {1 }
	Port: shift_reg_2_out | {1 }
	Port: shift_reg_1_out | {1 }
	Port: shift_reg_out | {1 }
 - Input state : 
  - Chain level:
	State 1
		muxLogicAddr_to_store_ln0 : 1
		store_ln0 : 1
		MuxLogicAddr_to_p_load : 1
		p_load : 1
		MuxLogicAddr_to_shift_reg_7 : 1
		shift_reg_7 : 1
		MuxLogicAddr_to_shift_reg_8 : 1
		shift_reg_8 : 1
		MuxLogicAddr_to_shift_reg_9 : 1
		shift_reg_9 : 1
		MuxLogicAddr_to_shift_reg_10 : 1
		shift_reg_10 : 1
		MuxLogicAddr_to_shift_reg_11 : 1
		shift_reg_11 : 1
		MuxLogicAddr_to_shift_reg_12 : 1
		shift_reg_12 : 1
		MuxLogicAddr_to_shift_reg_13 : 1
		shift_reg_13 : 1
		empty_10 : 2
		empty_11 : 2
		empty_12 : 2
		empty_13 : 2
		empty_14 : 2
		empty_15 : 2
		empty_16 : 2
		empty_17 : 2
		exitcond82 : 2
		br_ln0 : 3
		empty_18 : 2
		switch_ln0 : 3
		muxLogicAddr_to_store_ln10 : 1
		store_ln10 : 1
		muxLogicAddr_to_store_ln10 : 1
		store_ln10 : 1
		muxLogicAddr_to_store_ln10 : 1
		store_ln10 : 1
		muxLogicAddr_to_store_ln10 : 1
		store_ln10 : 1
		muxLogicAddr_to_store_ln10 : 1
		store_ln10 : 1
		muxLogicAddr_to_store_ln10 : 1
		store_ln10 : 1
		muxLogicAddr_to_store_ln10 : 1
		store_ln10 : 1
		muxLogicData_to_store_ln0 : 3
		muxLogicAddr_to_store_ln0 : 1
		store_ln0 : 3
		muxLogicData_to_write_ln0 : 3
		write_ln0 : 3
		muxLogicData_to_write_ln0 : 3
		write_ln0 : 3
		muxLogicData_to_write_ln0 : 3
		write_ln0 : 3
		muxLogicData_to_write_ln0 : 3
		write_ln0 : 3
		muxLogicData_to_write_ln0 : 3
		write_ln0 : 3
		muxLogicData_to_write_ln0 : 3
		write_ln0 : 3
		muxLogicData_to_write_ln0 : 3
		write_ln0 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|    add   |           empty_10_fu_195           |    0    |    5    |
|----------|-------------------------------------|---------|---------|
|   icmp   |          exitcond82_fu_236          |    0    |    5    |
|----------|-------------------------------------|---------|---------|
|          |        write_ln0_write_fu_82        |    0    |    0    |
|          |        write_ln0_write_fu_89        |    0    |    0    |
|          |        write_ln0_write_fu_96        |    0    |    0    |
|   write  |        write_ln0_write_fu_103       |    0    |    0    |
|          |        write_ln0_write_fu_110       |    0    |    0    |
|          |        write_ln0_write_fu_117       |    0    |    0    |
|          |        write_ln0_write_fu_124       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |              grp_fu_131             |    0    |    0    |
|          |   muxLogicData_to_store_ln0_fu_135  |    0    |    0    |
|          |   muxLogicAddr_to_store_ln0_fu_139  |    0    |    0    |
|          |    MuxLogicAddr_to_p_load_fu_147    |    0    |    0    |
|          |  MuxLogicAddr_to_shift_reg_7_fu_153 |    0    |    0    |
|          |  MuxLogicAddr_to_shift_reg_8_fu_159 |    0    |    0    |
|          |  MuxLogicAddr_to_shift_reg_9_fu_165 |    0    |    0    |
|          | MuxLogicAddr_to_shift_reg_10_fu_171 |    0    |    0    |
|          | MuxLogicAddr_to_shift_reg_11_fu_177 |    0    |    0    |
|          | MuxLogicAddr_to_shift_reg_12_fu_183 |    0    |    0    |
|          | MuxLogicAddr_to_shift_reg_13_fu_189 |    0    |    0    |
|          |  muxLogicAddr_to_store_ln10_fu_246  |    0    |    0    |
|          |  muxLogicAddr_to_store_ln10_fu_254  |    0    |    0    |
| muxlogic |  muxLogicAddr_to_store_ln10_fu_262  |    0    |    0    |
|          |  muxLogicAddr_to_store_ln10_fu_270  |    0    |    0    |
|          |  muxLogicAddr_to_store_ln10_fu_278  |    0    |    0    |
|          |  muxLogicAddr_to_store_ln10_fu_286  |    0    |    0    |
|          |  muxLogicAddr_to_store_ln10_fu_294  |    0    |    0    |
|          |   muxLogicData_to_store_ln0_fu_302  |    0    |    0    |
|          |   muxLogicAddr_to_store_ln0_fu_306  |    0    |    0    |
|          |   muxLogicData_to_write_ln0_fu_314  |    0    |    0    |
|          |   muxLogicData_to_write_ln0_fu_318  |    0    |    0    |
|          |   muxLogicData_to_write_ln0_fu_322  |    0    |    0    |
|          |   muxLogicData_to_write_ln0_fu_326  |    0    |    0    |
|          |   muxLogicData_to_write_ln0_fu_330  |    0    |    0    |
|          |   muxLogicData_to_write_ln0_fu_334  |    0    |    0    |
|          |   muxLogicData_to_write_ln0_fu_338  |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |           empty_11_fu_201           |    0    |    0    |
|          |           empty_12_fu_206           |    0    |    0    |
|          |           empty_13_fu_211           |    0    |    0    |
|   trunc  |           empty_14_fu_216           |    0    |    0    |
|          |           empty_15_fu_221           |    0    |    0    |
|          |           empty_16_fu_226           |    0    |    0    |
|          |           empty_17_fu_231           |    0    |    0    |
|          |           empty_18_fu_242           |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |    10   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   empty_reg_342   |    4   |
|shift_reg_1_reg_360|   32   |
|shift_reg_2_reg_368|   32   |
|shift_reg_3_reg_376|   32   |
|shift_reg_4_reg_384|   32   |
|shift_reg_5_reg_392|   32   |
|shift_reg_6_reg_400|   32   |
| shift_reg_reg_352 |   32   |
+-------------------+--------+
|       Total       |   228  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   10   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   228  |    -   |
+-----------+--------+--------+
|   Total   |   228  |   10   |
+-----------+--------+--------+
