Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb  3 15:15:17 2022
| Host         : eugenio-HP-Pavilion-Laptop-15-eg0xxx running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sel_1 (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sel_2 (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sel_3 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_0/data_out_reg[7]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: fir_filter_0/valid_out_reg_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: fir_filter_0/valid_out_reg_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: fir_filter_0/valid_out_reg_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_1/data_out_reg[7]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: fir_filter_1/valid_out_reg_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: fir_filter_1/valid_out_reg_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: fir_filter_1/valid_out_reg_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fir_filter_2/data_out_reg[7]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: fir_filter_2/valid_out_reg_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: fir_filter_2/valid_out_reg_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: fir_filter_2/valid_out_reg_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_receiver_1/received_data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_receiver_1/received_data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_receiver_1/received_data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_receiver_1/received_data_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_receiver_1/received_data_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_receiver_1/received_data_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_receiver_1/received_data_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_receiver_1/received_data_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: uart_receiver_1/valid_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.342        0.000                      0                  719        0.111        0.000                      0                  719        4.020        0.000                       0                   350  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.342        0.000                      0                  647        0.111        0.000                      0                  647        4.020        0.000                       0                   350  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.740        0.000                      0                   72        0.269        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 fir_filter_1/data_out_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_2/data_sum_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 1.878ns (40.454%)  route 2.764ns (59.546%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.893     5.496    fir_filter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y156         FDCE                                         r  fir_filter_1/data_out_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDCE (Prop_fdce_C_Q)         0.518     6.014 r  fir_filter_1/data_out_reg[5]_C/Q
                         net (fo=5, routed)           1.786     7.799    fir_filter_1/data_out_reg[5]_C_n_0
    SLICE_X2Y156         LUT3 (Prop_lut3_I2_O)        0.148     7.947 r  fir_filter_1/data_sequence_reg[1][5]_srl2_fir_filter_2_data_sequence_reg_c_4_i_1/O
                         net (fo=3, routed)           0.979     8.926    fir_filter_2/data_sequence_reg[2][5]_fir_filter_2_data_sequence_reg_c_5_0
    SLICE_X4Y154         LUT6 (Prop_lut6_I4_O)        0.328     9.254 r  fir_filter_2/data_sum0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     9.254    fir_filter_2/data_sum0_carry__0_i_7__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.804 r  fir_filter_2/data_sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.804    fir_filter_2/data_sum0_carry__0_n_0
    SLICE_X4Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.138 r  fir_filter_2/data_sum0_carry__1/O[1]
                         net (fo=1, routed)           0.000    10.138    fir_filter_2/data_sum0_carry__1_n_6
    SLICE_X4Y155         FDCE                                         r  fir_filter_2/data_sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.763    15.185    fir_filter_2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y155         FDCE                                         r  fir_filter_2/data_sum_reg[9]/C
                         clock pessimism              0.268    15.454    
                         clock uncertainty           -0.035    15.418    
    SLICE_X4Y155         FDCE (Setup_fdce_C_D)        0.062    15.480    fir_filter_2/data_sum_reg[9]
  -------------------------------------------------------------------
                         required time                         15.480    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 fir_filter_1/data_out_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_2/data_sum_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 1.767ns (38.995%)  route 2.764ns (61.005%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.893     5.496    fir_filter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y156         FDCE                                         r  fir_filter_1/data_out_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDCE (Prop_fdce_C_Q)         0.518     6.014 r  fir_filter_1/data_out_reg[5]_C/Q
                         net (fo=5, routed)           1.786     7.799    fir_filter_1/data_out_reg[5]_C_n_0
    SLICE_X2Y156         LUT3 (Prop_lut3_I2_O)        0.148     7.947 r  fir_filter_1/data_sequence_reg[1][5]_srl2_fir_filter_2_data_sequence_reg_c_4_i_1/O
                         net (fo=3, routed)           0.979     8.926    fir_filter_2/data_sequence_reg[2][5]_fir_filter_2_data_sequence_reg_c_5_0
    SLICE_X4Y154         LUT6 (Prop_lut6_I4_O)        0.328     9.254 r  fir_filter_2/data_sum0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     9.254    fir_filter_2/data_sum0_carry__0_i_7__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.804 r  fir_filter_2/data_sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.804    fir_filter_2/data_sum0_carry__0_n_0
    SLICE_X4Y155         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.027 r  fir_filter_2/data_sum0_carry__1/O[0]
                         net (fo=1, routed)           0.000    10.027    fir_filter_2/data_sum0_carry__1_n_7
    SLICE_X4Y155         FDCE                                         r  fir_filter_2/data_sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.763    15.185    fir_filter_2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y155         FDCE                                         r  fir_filter_2/data_sum_reg[8]/C
                         clock pessimism              0.268    15.454    
                         clock uncertainty           -0.035    15.418    
    SLICE_X4Y155         FDCE (Setup_fdce_C_D)        0.062    15.480    fir_filter_2/data_sum_reg[8]
  -------------------------------------------------------------------
                         required time                         15.480    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 fir_filter_1/data_out_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_2/data_sum_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 1.634ns (37.151%)  route 2.764ns (62.849%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.893     5.496    fir_filter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y156         FDCE                                         r  fir_filter_1/data_out_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDCE (Prop_fdce_C_Q)         0.518     6.014 r  fir_filter_1/data_out_reg[5]_C/Q
                         net (fo=5, routed)           1.786     7.799    fir_filter_1/data_out_reg[5]_C_n_0
    SLICE_X2Y156         LUT3 (Prop_lut3_I2_O)        0.148     7.947 r  fir_filter_1/data_sequence_reg[1][5]_srl2_fir_filter_2_data_sequence_reg_c_4_i_1/O
                         net (fo=3, routed)           0.979     8.926    fir_filter_2/data_sequence_reg[2][5]_fir_filter_2_data_sequence_reg_c_5_0
    SLICE_X4Y154         LUT6 (Prop_lut6_I4_O)        0.328     9.254 r  fir_filter_2/data_sum0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     9.254    fir_filter_2/data_sum0_carry__0_i_7__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.894 r  fir_filter_2/data_sum0_carry__0/O[3]
                         net (fo=1, routed)           0.000     9.894    fir_filter_2/data_sum0_carry__0_n_4
    SLICE_X4Y154         FDCE                                         r  fir_filter_2/data_sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.763    15.185    fir_filter_2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y154         FDCE                                         r  fir_filter_2/data_sum_reg[7]/C
                         clock pessimism              0.268    15.454    
                         clock uncertainty           -0.035    15.418    
    SLICE_X4Y154         FDCE (Setup_fdce_C_D)        0.062    15.480    fir_filter_2/data_sum_reg[7]
  -------------------------------------------------------------------
                         required time                         15.480    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 fir_filter_1/data_out_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_2/data_sum_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.574ns (36.281%)  route 2.764ns (63.719%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.893     5.496    fir_filter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y156         FDCE                                         r  fir_filter_1/data_out_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDCE (Prop_fdce_C_Q)         0.518     6.014 r  fir_filter_1/data_out_reg[5]_C/Q
                         net (fo=5, routed)           1.786     7.799    fir_filter_1/data_out_reg[5]_C_n_0
    SLICE_X2Y156         LUT3 (Prop_lut3_I2_O)        0.148     7.947 r  fir_filter_1/data_sequence_reg[1][5]_srl2_fir_filter_2_data_sequence_reg_c_4_i_1/O
                         net (fo=3, routed)           0.979     8.926    fir_filter_2/data_sequence_reg[2][5]_fir_filter_2_data_sequence_reg_c_5_0
    SLICE_X4Y154         LUT6 (Prop_lut6_I4_O)        0.328     9.254 r  fir_filter_2/data_sum0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     9.254    fir_filter_2/data_sum0_carry__0_i_7__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.834 r  fir_filter_2/data_sum0_carry__0/O[2]
                         net (fo=1, routed)           0.000     9.834    fir_filter_2/data_sum0_carry__0_n_5
    SLICE_X4Y154         FDCE                                         r  fir_filter_2/data_sum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.763    15.185    fir_filter_2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y154         FDCE                                         r  fir_filter_2/data_sum_reg[6]/C
                         clock pessimism              0.268    15.454    
                         clock uncertainty           -0.035    15.418    
    SLICE_X4Y154         FDCE (Setup_fdce_C_D)        0.062    15.480    fir_filter_2/data_sum_reg[6]
  -------------------------------------------------------------------
                         required time                         15.480    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 fir_filter_2/data_out_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_3/data_sum_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.821ns (42.934%)  route 2.420ns (57.066%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.890     5.493    fir_filter_2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y159         FDCE                                         r  fir_filter_2/data_out_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDCE (Prop_fdce_C_Q)         0.456     5.949 r  fir_filter_2/data_out_reg[4]_C/Q
                         net (fo=5, routed)           0.832     6.781    fir_filter_2/data_out_reg[4]_C_n_0
    SLICE_X4Y159         LUT3 (Prop_lut3_I2_O)        0.154     6.935 r  fir_filter_2/data_sequence_reg[1][4]_srl2_fir_filter_3_data_sequence_reg_c_6_i_1/O
                         net (fo=3, routed)           1.588     8.523    fir_filter_3/data_sequence_reg[2][4]_fir_filter_3_data_sequence_reg_c_7_0
    SLICE_X7Y155         LUT6 (Prop_lut6_I0_O)        0.327     8.850 r  fir_filter_3/data_sum0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     8.850    fir_filter_3/data_sum0_carry__0_i_7__2_n_0
    SLICE_X7Y155         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  fir_filter_3/data_sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.400    fir_filter_3/data_sum0_carry__0_n_0
    SLICE_X7Y156         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.734 r  fir_filter_3/data_sum0_carry__1/O[1]
                         net (fo=1, routed)           0.000     9.734    fir_filter_3/data_sum0_carry__1_n_6
    SLICE_X7Y156         FDCE                                         r  fir_filter_3/data_sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.763    15.185    fir_filter_3/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y156         FDCE                                         r  fir_filter_3/data_sum_reg[9]/C
                         clock pessimism              0.284    15.470    
                         clock uncertainty           -0.035    15.434    
    SLICE_X7Y156         FDCE (Setup_fdce_C_D)        0.062    15.496    fir_filter_3/data_sum_reg[9]
  -------------------------------------------------------------------
                         required time                         15.496    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 fir_filter_2/data_out_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_3/data_sum_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.710ns (41.400%)  route 2.420ns (58.600%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.890     5.493    fir_filter_2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y159         FDCE                                         r  fir_filter_2/data_out_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDCE (Prop_fdce_C_Q)         0.456     5.949 r  fir_filter_2/data_out_reg[4]_C/Q
                         net (fo=5, routed)           0.832     6.781    fir_filter_2/data_out_reg[4]_C_n_0
    SLICE_X4Y159         LUT3 (Prop_lut3_I2_O)        0.154     6.935 r  fir_filter_2/data_sequence_reg[1][4]_srl2_fir_filter_3_data_sequence_reg_c_6_i_1/O
                         net (fo=3, routed)           1.588     8.523    fir_filter_3/data_sequence_reg[2][4]_fir_filter_3_data_sequence_reg_c_7_0
    SLICE_X7Y155         LUT6 (Prop_lut6_I0_O)        0.327     8.850 r  fir_filter_3/data_sum0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     8.850    fir_filter_3/data_sum0_carry__0_i_7__2_n_0
    SLICE_X7Y155         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  fir_filter_3/data_sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.400    fir_filter_3/data_sum0_carry__0_n_0
    SLICE_X7Y156         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.623 r  fir_filter_3/data_sum0_carry__1/O[0]
                         net (fo=1, routed)           0.000     9.623    fir_filter_3/data_sum0_carry__1_n_7
    SLICE_X7Y156         FDCE                                         r  fir_filter_3/data_sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.763    15.185    fir_filter_3/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y156         FDCE                                         r  fir_filter_3/data_sum_reg[8]/C
                         clock pessimism              0.284    15.470    
                         clock uncertainty           -0.035    15.434    
    SLICE_X7Y156         FDCE (Setup_fdce_C_D)        0.062    15.496    fir_filter_3/data_sum_reg[8]
  -------------------------------------------------------------------
                         required time                         15.496    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 fir_filter_1/data_out_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_2/data_sum_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 1.221ns (30.638%)  route 2.764ns (69.362%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.893     5.496    fir_filter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y156         FDCE                                         r  fir_filter_1/data_out_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDCE (Prop_fdce_C_Q)         0.518     6.014 r  fir_filter_1/data_out_reg[5]_C/Q
                         net (fo=5, routed)           1.786     7.799    fir_filter_1/data_out_reg[5]_C_n_0
    SLICE_X2Y156         LUT3 (Prop_lut3_I2_O)        0.148     7.947 r  fir_filter_1/data_sequence_reg[1][5]_srl2_fir_filter_2_data_sequence_reg_c_4_i_1/O
                         net (fo=3, routed)           0.979     8.926    fir_filter_2/data_sequence_reg[2][5]_fir_filter_2_data_sequence_reg_c_5_0
    SLICE_X4Y154         LUT6 (Prop_lut6_I4_O)        0.328     9.254 r  fir_filter_2/data_sum0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     9.254    fir_filter_2/data_sum0_carry__0_i_7__1_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.481 r  fir_filter_2/data_sum0_carry__0/O[1]
                         net (fo=1, routed)           0.000     9.481    fir_filter_2/data_sum0_carry__0_n_6
    SLICE_X4Y154         FDCE                                         r  fir_filter_2/data_sum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.763    15.185    fir_filter_2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y154         FDCE                                         r  fir_filter_2/data_sum_reg[5]/C
                         clock pessimism              0.268    15.454    
                         clock uncertainty           -0.035    15.418    
    SLICE_X4Y154         FDCE (Setup_fdce_C_D)        0.062    15.480    fir_filter_2/data_sum_reg[5]
  -------------------------------------------------------------------
                         required time                         15.480    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 fir_filter_2/data_out_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_3/data_sum_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.577ns (39.451%)  route 2.420ns (60.549%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.890     5.493    fir_filter_2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y159         FDCE                                         r  fir_filter_2/data_out_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDCE (Prop_fdce_C_Q)         0.456     5.949 r  fir_filter_2/data_out_reg[4]_C/Q
                         net (fo=5, routed)           0.832     6.781    fir_filter_2/data_out_reg[4]_C_n_0
    SLICE_X4Y159         LUT3 (Prop_lut3_I2_O)        0.154     6.935 r  fir_filter_2/data_sequence_reg[1][4]_srl2_fir_filter_3_data_sequence_reg_c_6_i_1/O
                         net (fo=3, routed)           1.588     8.523    fir_filter_3/data_sequence_reg[2][4]_fir_filter_3_data_sequence_reg_c_7_0
    SLICE_X7Y155         LUT6 (Prop_lut6_I0_O)        0.327     8.850 r  fir_filter_3/data_sum0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     8.850    fir_filter_3/data_sum0_carry__0_i_7__2_n_0
    SLICE_X7Y155         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.490 r  fir_filter_3/data_sum0_carry__0/O[3]
                         net (fo=1, routed)           0.000     9.490    fir_filter_3/data_sum0_carry__0_n_4
    SLICE_X7Y155         FDCE                                         r  fir_filter_3/data_sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.763    15.185    fir_filter_3/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y155         FDCE                                         r  fir_filter_3/data_sum_reg[7]/C
                         clock pessimism              0.284    15.470    
                         clock uncertainty           -0.035    15.434    
    SLICE_X7Y155         FDCE (Setup_fdce_C_D)        0.062    15.496    fir_filter_3/data_sum_reg[7]
  -------------------------------------------------------------------
                         required time                         15.496    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 uart_transmitter_1/baudrate_generator_1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_1/baudrate_generator_1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.937ns (27.061%)  route 2.526ns (72.939%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.632     5.234    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y148        FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y148        FDRE (Prop_fdre_C_Q)         0.456     5.690 r  uart_transmitter_1/baudrate_generator_1/counter_reg[5]/Q
                         net (fo=5, routed)           1.068     6.759    uart_transmitter_1/baudrate_generator_1/counter_reg_n_0_[5]
    SLICE_X11Y148        LUT5 (Prop_lut5_I3_O)        0.154     6.913 f  uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0/O
                         net (fo=2, routed)           0.821     7.733    uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I5_O)        0.327     8.060 r  uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0/O
                         net (fo=10, routed)          0.637     8.697    uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0_n_0
    SLICE_X11Y149        FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.512    14.934    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y149        FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[1]/C
                         clock pessimism              0.275    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X11Y149        FDRE (Setup_fdre_C_R)       -0.429    14.745    uart_transmitter_1/baudrate_generator_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 uart_transmitter_1/baudrate_generator_1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_1/baudrate_generator_1/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.937ns (27.061%)  route 2.526ns (72.939%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.632     5.234    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y148        FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y148        FDRE (Prop_fdre_C_Q)         0.456     5.690 r  uart_transmitter_1/baudrate_generator_1/counter_reg[5]/Q
                         net (fo=5, routed)           1.068     6.759    uart_transmitter_1/baudrate_generator_1/counter_reg_n_0_[5]
    SLICE_X11Y148        LUT5 (Prop_lut5_I3_O)        0.154     6.913 f  uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0/O
                         net (fo=2, routed)           0.821     7.733    uart_transmitter_1/baudrate_generator_1/counter[9]_i_3__0_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I5_O)        0.327     8.060 r  uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0/O
                         net (fo=10, routed)          0.637     8.697    uart_transmitter_1/baudrate_generator_1/counter[9]_i_1__0_n_0
    SLICE_X11Y149        FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.512    14.934    uart_transmitter_1/baudrate_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y149        FDRE                                         r  uart_transmitter_1/baudrate_generator_1/counter_reg[9]/C
                         clock pessimism              0.275    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X11Y149        FDRE (Setup_fdre_C_R)       -0.429    14.745    uart_transmitter_1/baudrate_generator_1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  6.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 fir_filter_0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_0/data_out_reg[7]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.163%)  route 0.284ns (66.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.599     1.518    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  fir_filter_0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  fir_filter_0/FSM_onehot_state_reg[3]/Q
                         net (fo=19, routed)          0.284     1.944    fir_filter_0/FSM_onehot_state_reg_n_0_[3]
    SLICE_X4Y150         FDPE                                         r  fir_filter_0/data_out_reg[7]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.957     2.122    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y150         FDPE                                         r  fir_filter_0/data_out_reg[7]_P/C
                         clock pessimism             -0.250     1.872    
    SLICE_X4Y150         FDPE (Hold_fdpe_C_CE)       -0.039     1.833    fir_filter_0/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_receiver_1/received_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_0/data_sequence_reg[1][0]_srl2_fir_filter_0_data_sequence_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.063%)  route 0.202ns (58.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.598     1.517    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y148         FDRE                                         r  uart_receiver_1/received_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  uart_receiver_1/received_data_reg[0]/Q
                         net (fo=5, routed)           0.202     1.861    fir_filter_0/Q[0]
    SLICE_X2Y146         SRL16E                                       r  fir_filter_0/data_sequence_reg[1][0]_srl2_fir_filter_0_data_sequence_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.871     2.036    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y146         SRL16E                                       r  fir_filter_0/data_sequence_reg[1][0]_srl2_fir_filter_0_data_sequence_reg_c_0/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y146         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.739    fir_filter_0/data_sequence_reg[1][0]_srl2_fir_filter_0_data_sequence_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 fir_filter_0/data_out_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_1/data_sequence_reg[1][1]_srl2_fir_filter_1_data_sequence_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.186ns (30.932%)  route 0.415ns (69.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.599     1.518    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y149         FDPE                                         r  fir_filter_0/data_out_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDPE (Prop_fdpe_C_Q)         0.141     1.659 r  fir_filter_0/data_out_reg[1]_P/Q
                         net (fo=4, routed)           0.240     1.899    fir_filter_0/data_out_reg[1]_P_n_0
    SLICE_X1Y150         LUT3 (Prop_lut3_I0_O)        0.045     1.944 r  fir_filter_0/data_sequence_reg[1][1]_srl2_fir_filter_1_data_sequence_reg_c_2_i_1/O
                         net (fo=3, routed)           0.176     2.120    fir_filter_1/data_sequence_reg[2][1]_fir_filter_1_data_sequence_reg_c_3_0
    SLICE_X2Y150         SRL16E                                       r  fir_filter_1/data_sequence_reg[1][1]_srl2_fir_filter_1_data_sequence_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.958     2.123    fir_filter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y150         SRL16E                                       r  fir_filter_1/data_sequence_reg[1][1]_srl2_fir_filter_1_data_sequence_reg_c_2/CLK
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y150         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.990    fir_filter_1/data_sequence_reg[1][1]_srl2_fir_filter_1_data_sequence_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 fir_filter_0/data_out_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_1/data_sequence_reg[1][0]_srl2_fir_filter_1_data_sequence_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.187ns (29.964%)  route 0.437ns (70.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.598     1.517    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y147         FDCE                                         r  fir_filter_0/data_out_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  fir_filter_0/data_out_reg[0]_C/Q
                         net (fo=6, routed)           0.210     1.868    fir_filter_0/data_out_reg[0]_C_n_0
    SLICE_X5Y147         LUT3 (Prop_lut3_I2_O)        0.046     1.914 r  fir_filter_0/data_sequence_reg[1][0]_srl2_fir_filter_1_data_sequence_reg_c_2_i_1/O
                         net (fo=1, routed)           0.227     2.142    fir_filter_1/data_sequence_reg[2][0]_fir_filter_1_data_sequence_reg_c_3_0
    SLICE_X2Y150         SRL16E                                       r  fir_filter_1/data_sequence_reg[1][0]_srl2_fir_filter_1_data_sequence_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.958     2.123    fir_filter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y150         SRL16E                                       r  fir_filter_1/data_sequence_reg[1][0]_srl2_fir_filter_1_data_sequence_reg_c_2/CLK
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y150         SRL16E (Hold_srl16e_CLK_D)
                                                      0.121     1.994    fir_filter_1/data_sequence_reg[1][0]_srl2_fir_filter_1_data_sequence_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 fir_filter_0/data_out_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_1/data_sum_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.256ns (41.719%)  route 0.358ns (58.281%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.598     1.517    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y147         FDCE                                         r  fir_filter_0/data_out_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  fir_filter_0/data_out_reg[0]_C/Q
                         net (fo=6, routed)           0.358     2.016    fir_filter_0/data_out_reg[0]_C_n_0
    SLICE_X3Y151         LUT5 (Prop_lut5_I2_O)        0.045     2.061 r  fir_filter_0/data_sum0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.061    fir_filter_1/S[0]
    SLICE_X3Y151         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.131 r  fir_filter_1/data_sum0_carry/O[0]
                         net (fo=1, routed)           0.000     2.131    fir_filter_1/data_sum0_carry_n_7
    SLICE_X3Y151         FDCE                                         r  fir_filter_1/data_sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.958     2.123    fir_filter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y151         FDCE                                         r  fir_filter_1/data_sum_reg[0]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X3Y151         FDCE (Hold_fdce_C_D)         0.105     1.978    fir_filter_1/data_sum_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 fir_filter_0/data_out_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_1/data_sequence_reg[1][2]_srl2_fir_filter_1_data_sequence_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.212ns (37.312%)  route 0.356ns (62.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.598     1.517    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y148         FDPE                                         r  fir_filter_0/data_out_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDPE (Prop_fdpe_C_Q)         0.164     1.681 r  fir_filter_0/data_out_reg[2]_P/Q
                         net (fo=4, routed)           0.159     1.840    fir_filter_0/data_out_reg[2]_P_n_0
    SLICE_X4Y149         LUT3 (Prop_lut3_I0_O)        0.048     1.888 r  fir_filter_0/data_sequence_reg[1][2]_srl2_fir_filter_1_data_sequence_reg_c_2_i_1/O
                         net (fo=3, routed)           0.198     2.086    fir_filter_1/data_sequence_reg[2][2]_fir_filter_1_data_sequence_reg_c_3_0
    SLICE_X2Y150         SRL16E                                       r  fir_filter_1/data_sequence_reg[1][2]_srl2_fir_filter_1_data_sequence_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.958     2.123    fir_filter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y150         SRL16E                                       r  fir_filter_1/data_sequence_reg[1][2]_srl2_fir_filter_1_data_sequence_reg_c_2/CLK
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y150         SRL16E (Hold_srl16e_CLK_D)
                                                      0.053     1.926    fir_filter_1/data_sequence_reg[1][2]_srl2_fir_filter_1_data_sequence_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 fir_filter_2/data_sequence_reg_c_4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_2/data_sequence_reg_c_5/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.679     1.599    fir_filter_2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y153         FDCE                                         r  fir_filter_2/data_sequence_reg_c_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y153         FDCE (Prop_fdce_C_Q)         0.128     1.727 r  fir_filter_2/data_sequence_reg_c_4/Q
                         net (fo=1, routed)           0.064     1.791    fir_filter_2/data_sequence_reg_c_4_n_0
    SLICE_X5Y153         FDCE                                         r  fir_filter_2/data_sequence_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.956     2.121    fir_filter_2/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y153         FDCE                                         r  fir_filter_2/data_sequence_reg_c_5/C
                         clock pessimism             -0.509     1.612    
    SLICE_X5Y153         FDCE (Hold_fdce_C_D)         0.019     1.631    fir_filter_2/data_sequence_reg_c_5
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 fir_filter_2/valid_out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_2/valid_out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.678     1.598    fir_filter_2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y159         FDCE                                         r  fir_filter_2/valid_out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y159         FDCE (Prop_fdce_C_Q)         0.141     1.739 r  fir_filter_2/valid_out_reg_C/Q
                         net (fo=5, routed)           0.110     1.849    fir_filter_2/valid_out_reg_C_0
    SLICE_X6Y159         LUT5 (Prop_lut5_I4_O)        0.048     1.897 r  fir_filter_2/valid_out_C_i_1/O
                         net (fo=2, routed)           0.000     1.897    fir_filter_2/valid_out_C_i_1_n_0
    SLICE_X6Y159         FDPE                                         r  fir_filter_2/valid_out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.955     2.120    fir_filter_2/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y159         FDPE                                         r  fir_filter_2/valid_out_reg_P/C
                         clock pessimism             -0.509     1.611    
    SLICE_X6Y159         FDPE (Hold_fdpe_C_D)         0.123     1.734    fir_filter_2/valid_out_reg_P
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fir_filter_0/data_norm_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_0/data_out_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.454%)  route 0.425ns (69.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.598     1.517    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  fir_filter_0/data_norm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  fir_filter_0/data_norm_reg[3]/Q
                         net (fo=2, routed)           0.425     2.083    fir_filter_0/data_norm_reg_n_0_[3]
    SLICE_X1Y150         LUT3 (Prop_lut3_I0_O)        0.045     2.128 r  fir_filter_0/data_out[3]_C_i_1/O
                         net (fo=1, routed)           0.000     2.128    fir_filter_0/data_out[3]_C_i_1_n_0
    SLICE_X1Y150         FDCE                                         r  fir_filter_0/data_out_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.958     2.123    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y150         FDCE                                         r  fir_filter_0/data_out_reg[3]_C/C
                         clock pessimism             -0.250     1.873    
    SLICE_X1Y150         FDCE (Hold_fdce_C_D)         0.091     1.964    fir_filter_0/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 fir_filter_0/data_norm_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_0/data_out_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.128ns (23.420%)  route 0.419ns (76.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.598     1.517    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  fir_filter_0/data_norm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDCE (Prop_fdce_C_Q)         0.128     1.645 r  fir_filter_0/data_norm_reg[6]/Q
                         net (fo=2, routed)           0.419     2.064    fir_filter_0/data_norm_reg_n_0_[6]
    SLICE_X0Y154         FDPE                                         r  fir_filter_0/data_out_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.957     2.122    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y154         FDPE                                         r  fir_filter_0/data_out_reg[6]_P/C
                         clock pessimism             -0.250     1.872    
    SLICE_X0Y154         FDPE (Hold_fdpe_C_D)         0.017     1.889    fir_filter_0/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y148    fir_filter_0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y148    fir_filter_0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y148    fir_filter_0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y148    fir_filter_0/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y146    fir_filter_0/data_norm_reg[0]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X0Y152    fir_filter_0/data_out_reg[4]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y151    fir_filter_0/data_out_reg[5]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X0Y151    fir_filter_0/data_out_reg[5]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y153    fir_filter_0/data_out_reg[6]_C/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y153   fir_filter_3/data_sequence_reg[1][4]_srl2_fir_filter_3_data_sequence_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y153   fir_filter_3/data_sequence_reg[1][7]_srl2_fir_filter_3_data_sequence_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y153   fir_filter_3/data_sequence_reg[1][1]_srl2_fir_filter_3_data_sequence_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y146    fir_filter_0/data_sequence_reg[1][0]_srl2_fir_filter_0_data_sequence_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y153    fir_filter_2/data_sequence_reg[1][4]_srl2_fir_filter_2_data_sequence_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y152    fir_filter_2/data_sequence_reg[1][5]_srl2_fir_filter_2_data_sequence_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y153    fir_filter_2/data_sequence_reg[1][6]_srl2_fir_filter_2_data_sequence_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y153    fir_filter_2/data_sequence_reg[1][7]_srl2_fir_filter_2_data_sequence_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y156    fir_filter_3/data_sequence_reg[1][6]_srl2_fir_filter_3_data_sequence_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y146    fir_filter_0/data_sequence_reg[1][1]_srl2_fir_filter_0_data_sequence_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y146    fir_filter_0/data_sequence_reg[1][0]_srl2_fir_filter_0_data_sequence_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y153    fir_filter_2/data_sequence_reg[1][4]_srl2_fir_filter_2_data_sequence_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y152    fir_filter_2/data_sequence_reg[1][5]_srl2_fir_filter_2_data_sequence_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y153    fir_filter_2/data_sequence_reg[1][6]_srl2_fir_filter_2_data_sequence_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y153    fir_filter_2/data_sequence_reg[1][7]_srl2_fir_filter_2_data_sequence_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y153   fir_filter_3/data_sequence_reg[1][4]_srl2_fir_filter_3_data_sequence_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y156    fir_filter_3/data_sequence_reg[1][5]_srl2_fir_filter_3_data_sequence_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y156    fir_filter_3/data_sequence_reg[1][6]_srl2_fir_filter_3_data_sequence_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y153   fir_filter_3/data_sequence_reg[1][7]_srl2_fir_filter_3_data_sequence_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y146    fir_filter_0/data_sequence_reg[1][1]_srl2_fir_filter_0_data_sequence_reg_c_0/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 fir_filter_0/valid_out_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_1/data_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.732ns (21.519%)  route 2.670ns (78.481%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.891     5.494    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y159         FDPE                                         r  fir_filter_0/valid_out_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDPE (Prop_fdpe_C_Q)         0.456     5.950 f  fir_filter_0/valid_out_reg_P/Q
                         net (fo=5, routed)           0.656     6.606    fir_filter_0/valid_out_reg_P_0
    SLICE_X1Y158         LUT4 (Prop_lut4_I3_O)        0.124     6.730 r  fir_filter_0/data_out_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          1.333     8.063    fir_filter_0/data_out_reg[7]_LDC_i_3_n_0
    SLICE_X4Y149         LUT4 (Prop_lut4_I0_O)        0.152     8.215 f  fir_filter_0/data_out_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.680     8.895    fir_filter_1/data_out_reg[2]_C_2
    SLICE_X6Y149         FDCE                                         f  fir_filter_1/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.588    15.010    fir_filter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y149         FDCE                                         r  fir_filter_1/data_out_reg[2]_C/C
                         clock pessimism              0.188    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X6Y149         FDCE (Recov_fdce_C_CLR)     -0.527    14.636    fir_filter_1/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 fir_filter_0/valid_out_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_1/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.732ns (20.815%)  route 2.785ns (79.185%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.891     5.494    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y159         FDPE                                         r  fir_filter_0/valid_out_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDPE (Prop_fdpe_C_Q)         0.456     5.950 f  fir_filter_0/valid_out_reg_P/Q
                         net (fo=5, routed)           0.656     6.606    fir_filter_0/valid_out_reg_P_0
    SLICE_X1Y158         LUT4 (Prop_lut4_I3_O)        0.124     6.730 r  fir_filter_0/data_out_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          1.031     7.760    fir_filter_0/data_out_reg[7]_LDC_i_3_n_0
    SLICE_X1Y151         LUT4 (Prop_lut4_I0_O)        0.152     7.912 f  fir_filter_0/data_out_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           1.098     9.010    fir_filter_1/data_out_reg[5]_C_2
    SLICE_X2Y156         FDCE                                         f  fir_filter_1/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.764    15.186    fir_filter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y156         FDCE                                         r  fir_filter_1/data_out_reg[5]_C/C
                         clock pessimism              0.284    15.471    
                         clock uncertainty           -0.035    15.435    
    SLICE_X2Y156         FDCE (Recov_fdce_C_CLR)     -0.527    14.908    fir_filter_1/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 fir_filter_2/valid_out_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_3/data_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.792ns (24.528%)  route 2.437ns (75.472%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 15.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.890     5.493    fir_filter_2/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y159         FDPE                                         r  fir_filter_2/valid_out_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y159         FDPE (Prop_fdpe_C_Q)         0.518     6.011 f  fir_filter_2/valid_out_reg_P/Q
                         net (fo=5, routed)           0.661     6.672    fir_filter_2/valid_out_reg_P_1
    SLICE_X6Y159         LUT4 (Prop_lut4_I3_O)        0.124     6.796 r  fir_filter_2/data_out_reg[7]_LDC_i_3__1/O
                         net (fo=16, routed)          1.079     7.875    fir_filter_2/data_out_reg[7]_LDC_i_3__1_n_0
    SLICE_X8Y151         LUT4 (Prop_lut4_I0_O)        0.150     8.025 f  fir_filter_2/data_out_reg[2]_LDC_i_2__1/O
                         net (fo=2, routed)           0.697     8.722    fir_filter_3/data_out_reg[2]_C_0
    SLICE_X9Y150         FDCE                                         f  fir_filter_3/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.686    15.108    fir_filter_3/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y150         FDCE                                         r  fir_filter_3/data_out_reg[2]_C/C
                         clock pessimism              0.268    15.377    
                         clock uncertainty           -0.035    15.341    
    SLICE_X9Y150         FDCE (Recov_fdce_C_CLR)     -0.609    14.732    fir_filter_3/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 fir_filter_0/valid_out_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_1/data_out_reg[4]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.730ns (22.264%)  route 2.549ns (77.736%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.891     5.494    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y159         FDPE                                         r  fir_filter_0/valid_out_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDPE (Prop_fdpe_C_Q)         0.456     5.950 f  fir_filter_0/valid_out_reg_P/Q
                         net (fo=5, routed)           0.656     6.606    fir_filter_0/valid_out_reg_P_0
    SLICE_X1Y158         LUT4 (Prop_lut4_I3_O)        0.124     6.730 r  fir_filter_0/data_out_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          1.250     7.979    fir_filter_0/data_out_reg[7]_LDC_i_3_n_0
    SLICE_X1Y152         LUT4 (Prop_lut4_I0_O)        0.150     8.129 f  fir_filter_0/data_out_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.643     8.773    fir_filter_1/data_out_reg[4]_C_2
    SLICE_X3Y155         FDCE                                         f  fir_filter_1/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.764    15.186    fir_filter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y155         FDCE                                         r  fir_filter_1/data_out_reg[4]_C/C
                         clock pessimism              0.284    15.471    
                         clock uncertainty           -0.035    15.435    
    SLICE_X3Y155         FDCE (Recov_fdce_C_CLR)     -0.613    14.822    fir_filter_1/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 fir_filter_2/valid_out_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_3/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.792ns (25.773%)  route 2.281ns (74.227%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.890     5.493    fir_filter_2/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y159         FDPE                                         r  fir_filter_2/valid_out_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y159         FDPE (Prop_fdpe_C_Q)         0.518     6.011 f  fir_filter_2/valid_out_reg_P/Q
                         net (fo=5, routed)           0.661     6.672    fir_filter_2/valid_out_reg_P_1
    SLICE_X6Y159         LUT4 (Prop_lut4_I3_O)        0.124     6.796 r  fir_filter_2/data_out_reg[7]_LDC_i_3__1/O
                         net (fo=16, routed)          0.933     7.729    fir_filter_2/data_out_reg[7]_LDC_i_3__1_n_0
    SLICE_X8Y153         LUT4 (Prop_lut4_I0_O)        0.150     7.879 f  fir_filter_2/data_out_reg[1]_LDC_i_2__1/O
                         net (fo=2, routed)           0.687     8.566    fir_filter_3/data_out_reg[1]_C_0
    SLICE_X11Y151        FDCE                                         f  fir_filter_3/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.687    15.109    fir_filter_3/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y151        FDCE                                         r  fir_filter_3/data_out_reg[1]_C/C
                         clock pessimism              0.268    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X11Y151        FDCE (Recov_fdce_C_CLR)     -0.629    14.713    fir_filter_3/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 fir_filter_0/valid_out_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_1/data_out_reg[4]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.704ns (20.510%)  route 2.728ns (79.490%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 15.184 - 10.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.891     5.494    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y159         FDPE                                         r  fir_filter_0/valid_out_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDPE (Prop_fdpe_C_Q)         0.456     5.950 f  fir_filter_0/valid_out_reg_P/Q
                         net (fo=5, routed)           0.656     6.606    fir_filter_0/valid_out_reg_P_0
    SLICE_X1Y158         LUT4 (Prop_lut4_I3_O)        0.124     6.730 r  fir_filter_0/data_out_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          1.250     7.979    fir_filter_0/data_out_reg[7]_LDC_i_3_n_0
    SLICE_X1Y152         LUT4 (Prop_lut4_I3_O)        0.124     8.103 f  fir_filter_0/data_out_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.823     8.926    fir_filter_1/data_out_reg[4]_P_1
    SLICE_X1Y160         FDPE                                         f  fir_filter_1/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.762    15.184    fir_filter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y160         FDPE                                         r  fir_filter_1/data_out_reg[4]_P/C
                         clock pessimism              0.284    15.469    
                         clock uncertainty           -0.035    15.433    
    SLICE_X1Y160         FDPE (Recov_fdpe_C_PRE)     -0.359    15.074    fir_filter_1/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 fir_filter_0/valid_out_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_1/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.730ns (23.097%)  route 2.431ns (76.903%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.891     5.494    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y159         FDPE                                         r  fir_filter_0/valid_out_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDPE (Prop_fdpe_C_Q)         0.456     5.950 f  fir_filter_0/valid_out_reg_P/Q
                         net (fo=5, routed)           0.656     6.606    fir_filter_0/valid_out_reg_P_0
    SLICE_X1Y158         LUT4 (Prop_lut4_I3_O)        0.124     6.730 r  fir_filter_0/data_out_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          1.032     7.761    fir_filter_0/data_out_reg[7]_LDC_i_3_n_0
    SLICE_X2Y154         LUT4 (Prop_lut4_I0_O)        0.150     7.911 f  fir_filter_0/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.743     8.654    fir_filter_1/data_out_reg[7]_C_4
    SLICE_X3Y161         FDCE                                         f  fir_filter_1/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.761    15.183    fir_filter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y161         FDCE                                         r  fir_filter_1/data_out_reg[7]_C/C
                         clock pessimism              0.284    15.468    
                         clock uncertainty           -0.035    15.432    
    SLICE_X3Y161         FDCE (Recov_fdce_C_CLR)     -0.629    14.803    fir_filter_1/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 fir_filter_0/valid_out_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_1/data_out_reg[5]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.704ns (20.785%)  route 2.683ns (79.215%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.891     5.494    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y159         FDPE                                         r  fir_filter_0/valid_out_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDPE (Prop_fdpe_C_Q)         0.456     5.950 f  fir_filter_0/valid_out_reg_P/Q
                         net (fo=5, routed)           0.656     6.606    fir_filter_0/valid_out_reg_P_0
    SLICE_X1Y158         LUT4 (Prop_lut4_I3_O)        0.124     6.730 r  fir_filter_0/data_out_reg[7]_LDC_i_3/O
                         net (fo=16, routed)          1.031     7.760    fir_filter_0/data_out_reg[7]_LDC_i_3_n_0
    SLICE_X1Y151         LUT4 (Prop_lut4_I3_O)        0.124     7.884 f  fir_filter_0/data_out_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.997     8.881    fir_filter_1/data_out_reg[5]_P_1
    SLICE_X1Y157         FDPE                                         f  fir_filter_1/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.763    15.185    fir_filter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y157         FDPE                                         r  fir_filter_1/data_out_reg[5]_P/C
                         clock pessimism              0.284    15.470    
                         clock uncertainty           -0.035    15.434    
    SLICE_X1Y157         FDPE (Recov_fdpe_C_PRE)     -0.359    15.075    fir_filter_1/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 fir_filter_1/valid_out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_2/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.697ns (23.235%)  route 2.303ns (76.765%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.892     5.495    fir_filter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y157         FDCE                                         r  fir_filter_1/valid_out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDCE (Prop_fdce_C_Q)         0.456     5.951 f  fir_filter_1/valid_out_reg_C/Q
                         net (fo=5, routed)           0.815     6.766    fir_filter_1/valid_out_reg_C_0
    SLICE_X3Y157         LUT4 (Prop_lut4_I1_O)        0.124     6.890 r  fir_filter_1/data_out_reg[7]_LDC_i_3__0/O
                         net (fo=16, routed)          0.774     7.664    fir_filter_1/data_out_reg[7]_LDC_i_3__0_n_0
    SLICE_X6Y153         LUT4 (Prop_lut4_I0_O)        0.117     7.781 f  fir_filter_1/data_out_reg[1]_LDC_i_2__0/O
                         net (fo=2, routed)           0.714     8.494    fir_filter_2/data_out_reg[1]_C_2
    SLICE_X9Y153         FDCE                                         f  fir_filter_2/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.685    15.107    fir_filter_2/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y153         FDCE                                         r  fir_filter_2/data_out_reg[1]_C/C
                         clock pessimism              0.268    15.376    
                         clock uncertainty           -0.035    15.340    
    SLICE_X9Y153         FDCE (Recov_fdce_C_CLR)     -0.612    14.728    fir_filter_2/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 fir_filter_1/valid_out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_2/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.697ns (22.335%)  route 2.424ns (77.665%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 15.184 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.892     5.495    fir_filter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y157         FDCE                                         r  fir_filter_1/valid_out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDCE (Prop_fdce_C_Q)         0.456     5.951 f  fir_filter_1/valid_out_reg_C/Q
                         net (fo=5, routed)           0.815     6.766    fir_filter_1/valid_out_reg_C_0
    SLICE_X3Y157         LUT4 (Prop_lut4_I1_O)        0.124     6.890 r  fir_filter_1/data_out_reg[7]_LDC_i_3__0/O
                         net (fo=16, routed)          0.649     7.539    fir_filter_1/data_out_reg[7]_LDC_i_3__0_n_0
    SLICE_X2Y156         LUT4 (Prop_lut4_I0_O)        0.117     7.656 f  fir_filter_1/data_out_reg[5]_LDC_i_2__0/O
                         net (fo=2, routed)           0.959     8.615    fir_filter_2/data_out_reg[5]_C_2
    SLICE_X6Y158         FDCE                                         f  fir_filter_2/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.762    15.184    fir_filter_2/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y158         FDCE                                         r  fir_filter_2/data_out_reg[5]_C/C
                         clock pessimism              0.268    15.453    
                         clock uncertainty           -0.035    15.417    
    SLICE_X6Y158         FDCE (Recov_fdce_C_CLR)     -0.543    14.874    fir_filter_2/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  6.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 fir_filter_0/data_out_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_1/data_out_reg[2]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.581%)  route 0.319ns (60.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.598     1.517    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y148         FDPE                                         r  fir_filter_0/data_out_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDPE (Prop_fdpe_C_Q)         0.164     1.681 f  fir_filter_0/data_out_reg[2]_P/Q
                         net (fo=4, routed)           0.160     1.841    fir_filter_0/data_out_reg[2]_P_n_0
    SLICE_X4Y149         LUT4 (Prop_lut4_I2_O)        0.045     1.886 f  fir_filter_0/data_out_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.159     2.045    fir_filter_1/data_out_reg[2]_P_1
    SLICE_X5Y150         FDPE                                         f  fir_filter_1/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.957     2.122    fir_filter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y150         FDPE                                         r  fir_filter_1/data_out_reg[2]_P/C
                         clock pessimism             -0.250     1.872    
    SLICE_X5Y150         FDPE (Remov_fdpe_C_PRE)     -0.095     1.777    fir_filter_1/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 uart_receiver_1/received_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_0/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.226ns (37.795%)  route 0.372ns (62.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.598     1.517    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y148         FDRE                                         r  uart_receiver_1/received_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.128     1.645 f  uart_receiver_1/received_data_reg[7]/Q
                         net (fo=5, routed)           0.175     1.820    uart_receiver_1/Q[7]
    SLICE_X3Y149         LUT3 (Prop_lut3_I0_O)        0.098     1.918 f  uart_receiver_1/data_out_reg[7]_LDC_i_1__2/O
                         net (fo=2, routed)           0.197     2.115    fir_filter_0/data_out_reg[7]_P_2
    SLICE_X4Y150         FDPE                                         f  fir_filter_0/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.957     2.122    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y150         FDPE                                         r  fir_filter_0/data_out_reg[7]_P/C
                         clock pessimism             -0.250     1.872    
    SLICE_X4Y150         FDPE (Remov_fdpe_C_PRE)     -0.095     1.777    fir_filter_0/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 uart_receiver_1/received_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_0/data_out_reg[1]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.189ns (32.384%)  route 0.395ns (67.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.598     1.517    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y148         FDRE                                         r  uart_receiver_1/received_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  uart_receiver_1/received_data_reg[1]/Q
                         net (fo=6, routed)           0.199     1.857    uart_receiver_1/Q[1]
    SLICE_X1Y149         LUT3 (Prop_lut3_I2_O)        0.048     1.905 f  uart_receiver_1/data_out_reg[1]_LDC_i_2__2/O
                         net (fo=2, routed)           0.196     2.101    fir_filter_0/data_out_reg[1]_C_2
    SLICE_X0Y150         FDCE                                         f  fir_filter_0/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.958     2.123    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y150         FDCE                                         r  fir_filter_0/data_out_reg[1]_C/C
                         clock pessimism             -0.250     1.873    
    SLICE_X0Y150         FDCE (Remov_fdce_C_CLR)     -0.154     1.719    fir_filter_0/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 fir_filter_0/data_out_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_1/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.189ns (30.476%)  route 0.431ns (69.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.597     1.516    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y146         FDPE                                         r  fir_filter_0/data_out_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDPE (Prop_fdpe_C_Q)         0.141     1.657 f  fir_filter_0/data_out_reg[0]_P/Q
                         net (fo=5, routed)           0.293     1.951    fir_filter_0/data_out_reg[0]_P_n_0
    SLICE_X4Y151         LUT4 (Prop_lut4_I2_O)        0.048     1.999 f  fir_filter_0/data_out_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.138     2.137    fir_filter_1/data_out_reg[0]_P_1
    SLICE_X4Y152         FDPE                                         f  fir_filter_1/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.957     2.122    fir_filter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y152         FDPE                                         r  fir_filter_1/data_out_reg[0]_P/C
                         clock pessimism             -0.250     1.872    
    SLICE_X4Y152         FDPE (Remov_fdpe_C_PRE)     -0.157     1.715    fir_filter_1/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 uart_receiver_1/valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_0/valid_out_reg_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.186ns (26.169%)  route 0.525ns (73.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.598     1.517    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y148         FDRE                                         r  uart_receiver_1/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  uart_receiver_1/valid_reg/Q
                         net (fo=20, routed)          0.362     2.021    fir_filter_0/data_valid_in
    SLICE_X0Y158         LUT2 (Prop_lut2_I0_O)        0.045     2.066 f  fir_filter_0/valid_out_reg_LDC_i_1/O
                         net (fo=2, routed)           0.163     2.228    fir_filter_0/valid_out_reg_LDC_i_1_n_0
    SLICE_X0Y159         FDPE                                         f  fir_filter_0/valid_out_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.956     2.121    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y159         FDPE                                         r  fir_filter_0/valid_out_reg_P/C
                         clock pessimism             -0.250     1.871    
    SLICE_X0Y159         FDPE (Remov_fdpe_C_PRE)     -0.095     1.776    fir_filter_0/valid_out_reg_P
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 fir_filter_0/data_out_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_1/data_out_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.860%)  route 0.533ns (74.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.597     1.516    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y146         FDPE                                         r  fir_filter_0/data_out_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDPE (Prop_fdpe_C_Q)         0.141     1.657 r  fir_filter_0/data_out_reg[0]_P/Q
                         net (fo=5, routed)           0.293     1.951    fir_filter_0/data_out_reg[0]_P_n_0
    SLICE_X4Y151         LUT4 (Prop_lut4_I3_O)        0.045     1.996 f  fir_filter_0/data_out_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.240     2.236    fir_filter_1/data_out_reg[0]_C_2
    SLICE_X5Y152         FDCE                                         f  fir_filter_1/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.957     2.122    fir_filter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y152         FDCE                                         r  fir_filter_1/data_out_reg[0]_C/C
                         clock pessimism             -0.250     1.872    
    SLICE_X5Y152         FDCE (Remov_fdce_C_CLR)     -0.092     1.780    fir_filter_1/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 uart_receiver_1/received_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_0/data_out_reg[4]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.227ns (30.733%)  route 0.512ns (69.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.598     1.517    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y148         FDRE                                         r  uart_receiver_1/received_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.128     1.645 f  uart_receiver_1/received_data_reg[4]/Q
                         net (fo=6, routed)           0.215     1.860    uart_receiver_1/Q[4]
    SLICE_X1Y148         LUT3 (Prop_lut3_I0_O)        0.099     1.959 f  uart_receiver_1/data_out_reg[4]_LDC_i_1__2/O
                         net (fo=2, routed)           0.297     2.256    fir_filter_0/data_out_reg[4]_P_1
    SLICE_X0Y152         FDPE                                         f  fir_filter_0/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.958     2.123    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y152         FDPE                                         r  fir_filter_0/data_out_reg[4]_P/C
                         clock pessimism             -0.250     1.873    
    SLICE_X0Y152         FDPE (Remov_fdpe_C_PRE)     -0.095     1.778    fir_filter_0/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 uart_receiver_1/received_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_0/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.230ns (31.196%)  route 0.507ns (68.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.598     1.517    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y148         FDRE                                         r  uart_receiver_1/received_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  uart_receiver_1/received_data_reg[7]/Q
                         net (fo=5, routed)           0.175     1.820    uart_receiver_1/Q[7]
    SLICE_X3Y149         LUT3 (Prop_lut3_I2_O)        0.102     1.922 f  uart_receiver_1/data_out_reg[7]_LDC_i_2__2/O
                         net (fo=2, routed)           0.332     2.255    fir_filter_0/data_out_reg[7]_C_3
    SLICE_X2Y154         FDCE                                         f  fir_filter_0/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.957     2.122    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y154         FDCE                                         r  fir_filter_0/data_out_reg[7]_C/C
                         clock pessimism             -0.250     1.872    
    SLICE_X2Y154         FDCE (Remov_fdce_C_CLR)     -0.134     1.738    fir_filter_0/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 fir_filter_2/data_out_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_3/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.334%)  route 0.299ns (61.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.651     1.571    fir_filter_2/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y153         FDCE                                         r  fir_filter_2/data_out_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDCE (Prop_fdce_C_Q)         0.141     1.712 f  fir_filter_2/data_out_reg[1]_C/Q
                         net (fo=5, routed)           0.113     1.825    fir_filter_2/data_out_reg[1]_C_n_0
    SLICE_X8Y153         LUT4 (Prop_lut4_I0_O)        0.045     1.870 f  fir_filter_2/data_out_reg[1]_LDC_i_1__1/O
                         net (fo=2, routed)           0.186     2.056    fir_filter_3/data_out_reg[1]_P_0
    SLICE_X11Y152        FDPE                                         f  fir_filter_3/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.927     2.092    fir_filter_3/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y152        FDPE                                         r  fir_filter_3/data_out_reg[1]_P/C
                         clock pessimism             -0.483     1.609    
    SLICE_X11Y152        FDPE (Remov_fdpe_C_PRE)     -0.095     1.514    fir_filter_3/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 uart_receiver_1/received_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_0/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.166%)  route 0.289ns (60.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.598     1.517    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y148         FDRE                                         r  uart_receiver_1/received_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  uart_receiver_1/received_data_reg[0]/Q
                         net (fo=5, routed)           0.161     1.819    uart_receiver_1/Q[0]
    SLICE_X5Y147         LUT3 (Prop_lut3_I0_O)        0.045     1.864 f  uart_receiver_1/data_out_reg[0]_LDC_i_1__2/O
                         net (fo=2, routed)           0.128     1.992    fir_filter_0/data_out_reg[0]_P_1
    SLICE_X5Y146         FDPE                                         f  fir_filter_0/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.867     2.033    fir_filter_0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y146         FDPE                                         r  fir_filter_0/data_out_reg[0]_P/C
                         clock pessimism             -0.500     1.532    
    SLICE_X5Y146         FDPE (Remov_fdpe_C_PRE)     -0.095     1.437    fir_filter_0/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.555    





