
adm_c16.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004780  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08004930  08004930  00014930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a00  08004a00  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004a00  08004a00  00014a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004a08  08004a08  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a08  08004a08  00014a08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004a0c  08004a0c  00014a0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004a10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000007b4  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000824  20000824  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_line   0000d4c3  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   0000f9eb  00000000  00000000  0002d563  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001fb3  00000000  00000000  0003cf4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000c58  00000000  00000000  0003ef08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000dc3d6  00000000  00000000  0003fb60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_ranges 00000b80  00000000  00000000  0011bf38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00024c65  00000000  00000000  0011cab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014171d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003b74  00000000  00000000  00141770  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08004918 	.word	0x08004918

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	08004918 	.word	0x08004918

080001f0 <asm_svc>:
@ Prototipo en "C":
@   void asm_svc (void)
@
.thumb_func
    asm_svc:
        svc 0
 80001f0:	df00      	svc	0
        bx lr
 80001f2:	4770      	bx	lr

080001f4 <asm_sum>:
@ Valor de retorno:
@   r0: resultado de la suma de firstOperand y secondOperand
@
.thumb_func
    asm_sum:
        add r0, r1  @ r0 = r0 + r1
 80001f4:	4408      	add	r0, r1
        bx lr       @ vuelve adonde fue llamada (especificamente, si "pc"
 80001f6:	4770      	bx	lr

080001f8 <asm_zeros>:
@ Parametros recibidos:
@   r0: dirección de memoria de inicio del vector
@   r1: longitud
.thumb_func               @ Se avisa al emsablador que esta es una funcion
    asm_zeros:            @ Etiqueta/nombre de la función.
        mov r2, 0         @ r2 = 0
 80001f8:	f04f 0200 	mov.w	r2, #0

080001fc <asm_zeros_bucle>:
        asm_zeros_bucle:  @ Etiqueta de comienzo de bucle.
		    str r2, [r0]          @ Asigna 0 a la palabra en dirección r0.
 80001fc:	6002      	str	r2, [r0, #0]
		    add r0, 4             @ Pasa a la siguiente palabra/elemento en vector.
 80001fe:	f100 0004 	add.w	r0, r0, #4
		    subs r1, 1            @ Resta 1 a la cantidad de elementos y actualiza flags de estado del procesador. En particular, estamos interesados en el flag Z.
 8000202:	3901      	subs	r1, #1
		    bne asm_zeros_bucle   @ La instrucción se ejecuta mientras el resultado de r1 - 1 no sea cero (Z == 0).
 8000204:	d1fa      	bne.n	80001fc <asm_zeros_bucle>
	    bx lr                 @ La instrucción de salto no se ejecutó porque Z == 1, volvemos a quién nos llamó.
 8000206:	4770      	bx	lr

08000208 <asm_escalar32>:
@   r1: dirección de memoria de inicio del vector OUT
@   r2: longitud
@   r3: escalar
.thumb_func               @ Se avisa al emsablador que esta es una funcion
    asm_escalar32:            @ Etiqueta/nombre de la función.
        push {r4}			  @ salvar el contexto de r4 en el stack
 8000208:	b410      	push	{r4}

0800020a <asm_escalar32_bucle>:
        asm_escalar32_bucle:  @ Etiqueta de comienzo de bucle.
	        ldr r4, [r0]		  @ Guarda elemento del venctor IN en r4
 800020a:	6804      	ldr	r4, [r0, #0]
	        muls r4, r3, r4		  @ Multiplica r4*r3 donde r3 es el escalar
 800020c:	435c      	muls	r4, r3
		    str r4, [r1]          @ Asigna r4 a la palabra en dirección r1 (vector OUT).
 800020e:	600c      	str	r4, [r1, #0]
		    add r0, 4             @ Pasa a la siguiente palabra/elemento en vector IN.
 8000210:	f100 0004 	add.w	r0, r0, #4
		    add r1, 4			  @ Pasa a la siguiente palabra/elemento en vector OUT.
 8000214:	f101 0104 	add.w	r1, r1, #4
		    subs r2, 1            @ Resta 1 a la cantidad de elementos y actualiza flags de estado del procesador. En particular, estamos interesados en el flag Z.
 8000218:	3a01      	subs	r2, #1
		    bne asm_escalar32_bucle@ La instrucción se ejecuta mientras el resultado de r1 - 1 no sea cero (Z == 0).
 800021a:	d1f6      	bne.n	800020a <asm_escalar32_bucle>
	  	pop {r4}			  @ recuperar r4 del stack
 800021c:	bc10      	pop	{r4}
	    bx lr                 @ La instrucción de salto no se ejecutó porque Z == 1, volvemos a quién nos llamó.
 800021e:	4770      	bx	lr

08000220 <asm_escalar16>:
@   r1: dirección de memoria de inicio del vector OUT
@   r2: longitud
@   r3: escalar
.thumb_func               @ Se avisa al emsablador que esta es una funcion
    asm_escalar16:            @ Etiqueta/nombre de la función.
        push {r4}			  @ salvar el contexto de r4 en el stack
 8000220:	b410      	push	{r4}

08000222 <asm_escalar16_bucle>:
        asm_escalar16_bucle:  @ Etiqueta de comienzo de bucle.
	        ldrh r4, [r0]		  @ Guarda elemento del venctor IN en r4
 8000222:	8804      	ldrh	r4, [r0, #0]
	        muls r4, r3, r4		  @ Multiplica r4*r3 donde r3 es el escalar
 8000224:	435c      	muls	r4, r3
		    strh r4, [r1]          @ Asigna r4 a la palabra en dirección r1 (vector OUT).
 8000226:	800c      	strh	r4, [r1, #0]
		    add r0, 4             @ Pasa a la siguiente palabra/elemento en vector IN.
 8000228:	f100 0004 	add.w	r0, r0, #4
		    add r1, 4			  @ Pasa a la siguiente palabra/elemento en vector OUT.
 800022c:	f101 0104 	add.w	r1, r1, #4
		    subs r2, 1            @ Resta 1 a la cantidad de elementos y actualiza flags de estado del procesador. En particular, estamos interesados en el flag Z.
 8000230:	3a01      	subs	r2, #1
		    bne asm_escalar16_bucle@ La instrucción se ejecuta mientras el resultado de r1 - 1 no sea cero (Z == 0).
 8000232:	d1f6      	bne.n	8000222 <asm_escalar16_bucle>
	  	pop {r4}			  @ recuperar r4 del stack
 8000234:	bc10      	pop	{r4}
	    bx lr                 @ La instrucción de salto no se ejecutó porque Z == 1, volvemos a quién nos llamó.
 8000236:	4770      	bx	lr

08000238 <asm_escalar12>:
@   r1: dirección de memoria de inicio del vector OUT
@   r2: longitud
@   r3: escalar
.thumb_func               @ Se avisa al emsablador que esta es una funcion
    asm_escalar12:            @ Etiqueta/nombre de la función.
        push {r4-r5}		  @ salvar el contexto de r4-r5 en el stack
 8000238:	b430      	push	{r4, r5}
        mov r5, #4095		  @ Guarda #4095 en r5
 800023a:	f640 75ff 	movw	r5, #4095	; 0xfff

0800023e <asm_escalar12_bucle>:
	    asm_escalar12_bucle:  @ Etiqueta de comienzo de bucle.
	        ldrh r4, [r0]		  @ Guarda elemento del venctor IN en r4
 800023e:	8804      	ldrh	r4, [r0, #0]
	        muls r4, r3, r4		  @ Multiplica r4*r3 donde r3 es el escalar
 8000240:	435c      	muls	r4, r3
	        usat r4, 12, r4		  @ check si saturo a 12 bits
 8000242:	f384 040c 	usat	r4, #12, r4
		    strh r4, [r1]         @ Asigna r4 a la palabra en dirección r1 (vector OUT).
 8000246:	800c      	strh	r4, [r1, #0]
		    add r0, 4             @ Pasa a la siguiente palabra/elemento en vector IN.
 8000248:	f100 0004 	add.w	r0, r0, #4
		    add r1, 4			  @ Pasa a la siguiente palabra/elemento en vector OUT.
 800024c:	f101 0104 	add.w	r1, r1, #4
		    subs r2, 1            @ Resta 1 a la cantidad de elementos y actualiza flags de estado del procesador. En particular, estamos interesados en el flag Z.
 8000250:	3a01      	subs	r2, #1
		    bne asm_escalar12_bucle@ La instrucción se ejecuta mientras el resultado de r1 - 1 no sea cero (Z == 0).
 8000252:	d1f4      	bne.n	800023e <asm_escalar12_bucle>
	  	pop {r4-r5}			  @ recuperar r4 del stack
 8000254:	bc30      	pop	{r4, r5}
	    bx lr                 @ La instrucción de salto no se ejecutó porque Z == 1, volvemos a quién nos llamó.
 8000256:	4770      	bx	lr

08000258 <asm_filtroVentana10>:
@   r0: dirección de memoria de inicio del vector IN
@   r1: dirección de memoria de inicio del vector OUT
@   r2: longitud
.thumb_func               @ Se avisa al emsablador que esta es una funcion
    asm_filtroVentana10:            @ Etiqueta/nombre de la función.
        push {r3-r8}			@ salvar el contexto de r3-r8 en el stack
 8000258:	e92d 01f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8}
        mov r3, r0				@ Copia la direccion de memoria del vector IN en r3
 800025c:	4603      	mov	r3, r0
        lsl r4, r2, 2			@ Multiplica por 2 la longitud (desplaza a la izq)
 800025e:	ea4f 0482 	mov.w	r4, r2, lsl #2

08000262 <asm_filtroVentana10_bucle>:
        asm_filtroVentana10_bucle:  @ Etiqueta de comienzo de bucle.
	        mov r5, #10			@ Asigna #10 a r5
 8000262:	f04f 050a 	mov.w	r5, #10

08000266 <bucle2>:
	        	bucle2:
		        adds r6, r3, r5
 8000266:	195e      	adds	r6, r3, r5
		        subs r6,r4,r6   @ En r6 guarda la posicion de memoria del final de la ventana, checkea que este en rango y actualiza flags
 8000268:	1ba6      	subs	r6, r4, r6
		      	ldr r6, [r0]	@ carga el elemento del vector en r6
 800026a:	6806      	ldr	r6, [r0, #0]
		        it pl			@ Si la resta dio positivo
 800026c:	bf58      	it	pl
		        addpl r7, r6 	@ Suma cero a r7
 800026e:	19bf      	addpl	r7, r7, r6

		        subs r6, r3, r5
 8000270:	1b5e      	subs	r6, r3, r5
		        subs r6, r3, r6 @ En r6 guarda la posicion de memoria del comienzo de la ventana, checkea que este en rango y actualiza flags
 8000272:	1b9e      	subs	r6, r3, r6
		        ldr r6, [r0]    @ carga el elemento del vector en r6
 8000274:	6806      	ldr	r6, [r0, #0]
		        it pl           @ Si la resta dio positivo
 8000276:	bf58      	it	pl
		        addpl r7,r6     @ Suma cero a r7
 8000278:	19bf      	addpl	r7, r7, r6
		        subs r5,1
 800027a:	3d01      	subs	r5, #1
		        bne bucle2			@sale del bucle
 800027c:	d1f3      	bne.n	8000266 <bucle2>
		    mov r8, #10
 800027e:	f04f 080a 	mov.w	r8, #10
		    udiv r7,r7,r8			@calcula el proemdio
 8000282:	fbb7 f7f8 	udiv	r7, r7, r8
		    strh r7, [r1]			@Carga en el vector de salida
 8000286:	800f      	strh	r7, [r1, #0]
		    add r0, 2             @ Pasa a la siguiente palabra/elemento en vector IN.
 8000288:	f100 0002 	add.w	r0, r0, #2
		    add r1, 2			  @ Pasa a la siguiente palabra/elemento en vector OUT.
 800028c:	f101 0102 	add.w	r1, r1, #2
		    subs r2, 1            @ Resta 1 a la cantidad de elementos y actualiza flags de estado del procesador. En particular, estamos interesados en el flag Z.
 8000290:	3a01      	subs	r2, #1
		    bne asm_filtroVentana10_bucle@ La instrucción se ejecuta mientras el resultado de r1 - 1 no sea cero (Z == 0).
 8000292:	d1e6      	bne.n	8000262 <asm_filtroVentana10_bucle>
	  	pop {r3-r8}			  @ recuperar r3-r8 del stack
 8000294:	e8bd 01f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8}
	    bx lr                 @ La instrucción de salto no se ejecutó porque Z == 1, volvemos a quién nos llamó.
 8000298:	4770      	bx	lr

0800029a <asm_pack16>:
@   r0: dirección de memoria de inicio del vector IN
@   r1: dirección de memoria de inicio del vector OUT
@   r2: longitud
.thumb_func               @ Se avisa al emsablador que esta es una funcion
    asm_pack16:            @ Etiqueta/nombre de la función.
        push {r4-r5}	   @ salvar el contexto de r4-r5 en el stack
 800029a:	b430      	push	{r4, r5}

0800029c <asm_pack16_bucle>:
        asm_pack16_bucle:  @ Etiqueta de comienzo de bucle.
	        ldr r4, [r0]		  @ Guarda elemento del venctor IN en r4
 800029c:	6804      	ldr	r4, [r0, #0]
	        lsr r4, 4		  	  @ desplazo 4 a la derecha (parte alta)
 800029e:	ea4f 1414 	mov.w	r4, r4, lsr #4
	        mov r5,#0xffff		  @ guardo todos 1
 80002a2:	f64f 75ff 	movw	r5, #65535	; 0xffff
	        and r5,r4,r5		  @ hago and
 80002a6:	ea04 0505 	and.w	r5, r4, r5
		    strh r5, [r1]         @ Asigna r5 a la palabra en dirección r1 (vector OUT).
 80002aa:	800d      	strh	r5, [r1, #0]
		    add r0, 4             @ Pasa a la siguiente palabra/elemento en vector IN.
 80002ac:	f100 0004 	add.w	r0, r0, #4
		    add r1, 2			  @ Pasa a la siguiente palabra/elemento en vector OUT.
 80002b0:	f101 0102 	add.w	r1, r1, #2
		    subs r2, 1            @ Resta 1 a la cantidad de elementos y actualiza flags de estado del procesador. En particular, estamos interesados en el flag Z.
 80002b4:	3a01      	subs	r2, #1
		    bne asm_pack16_bucle  @ La instrucción se ejecuta mientras el resultado de r1 - 1 no sea cero (Z == 0).
 80002b6:	d1f1      	bne.n	800029c <asm_pack16_bucle>
	  	pop {r4-r5}			  @ recuperar r4-r5 del stack
 80002b8:	bc30      	pop	{r4, r5}
	    bx lr                 @ La instrucción de salto no se ejecutó porque Z == 1, volvemos a quién nos llamó.
 80002ba:	4770      	bx	lr

080002bc <asm_max>:
@ Parametros recibidos:
@   r0: dirección de memoria de inicio del vector IN
@   r1: longitud
.thumb_func               @ Se avisa al emsablador que esta es una funcion
    asm_max:              @ Etiqueta/nombre de la función.
        push {r4-r7}	  @ salvar el contexto de r4-r7 en el stack
 80002bc:	b4f0      	push	{r4, r5, r6, r7}
        mov r5, #0
 80002be:	f04f 0500 	mov.w	r5, #0
        mov r7, r1		  @ Copio longitud en r7
 80002c2:	460f      	mov	r7, r1

080002c4 <asm_max_bucle>:
        asm_max_bucle:    @ Etiqueta de comienzo de bucle.
	        ldr r4, [r0]	  @ Guarda elemento del venctor IN en r4
 80002c4:	6804      	ldr	r4, [r0, #0]
	        subs r5, r4       @ Check si el elemento actual es mayor que el anterior
 80002c6:	1b2d      	subs	r5, r5, r4
			ITT MI
 80002c8:	bf44      	itt	mi
			movmi r5, r4
 80002ca:	4625      	movmi	r5, r4
			subsmi r6, r1, r7	@Obtengo el indice del elemento mayor
 80002cc:	ebb1 0607 	subsmi.w	r6, r1, r7

		    add r0, 4             @ Pasa a la siguiente palabra/elemento en vector IN.
 80002d0:	f100 0004 	add.w	r0, r0, #4
		    subs r1, 1            @ Resta 1 a la cantidad de elementos y actualiza flags de estado del procesador. En particular, estamos interesados en el flag Z.
 80002d4:	3901      	subs	r1, #1
		    bne asm_max_bucle     @ La instrucción se ejecuta mientras el resultado de r1 - 1 no sea cero (Z == 0).
 80002d6:	d1f5      	bne.n	80002c4 <asm_max_bucle>
	  	mov r0, r6			  @ Retorno valor de salida en r0
 80002d8:	4630      	mov	r0, r6
	  	pop {r4-r7}			  @ recuperar r4-r7 del stack
 80002da:	bcf0      	pop	{r4, r5, r6, r7}
	    bx lr                 @ La instrucción de salto no se ejecutó porque Z == 1, volvemos a quién nos llamó.
 80002dc:	4770      	bx	lr

080002de <asm_downsampleM>:
@   r1: dirección de memoria de inicio del vector OUT
@   r2: longitud
@	r3: N
.thumb_func               @ Se avisa al emsablador que esta es una funcion
    asm_downsampleM:            @ Etiqueta/nombre de la función.
        push {r4-r6}			@ salvar el contexto de r4-r6 en el stack
 80002de:	b470      	push	{r4, r5, r6}
        mov r5, #0
 80002e0:	f04f 0500 	mov.w	r5, #0
        mov r6, #10
 80002e4:	f04f 060a 	mov.w	r6, #10

080002e8 <asm_downsampleM_bucle>:
        asm_downsampleM_bucle:  @ Etiqueta de comienzo de bucle.
	        ldr r4, [r0]		@ Guarda elemento del venctor IN en r4
 80002e8:	6804      	ldr	r4, [r0, #0]
	        sdiv r4,r6 			@Divido por 10
 80002ea:	fb94 f4f6 	sdiv	r4, r4, r6
	        adds r5, 1			  @
 80002ee:	3501      	adds	r5, #1
	        udiv r5, r3			  @
 80002f0:	fbb5 f5f3 	udiv	r5, r5, r3
	        subs r5, #1			  @ Check si el indice es multiplo de N y salteo el valor si lo es
 80002f4:	3d01      	subs	r5, #1
			IT NE				  @
 80002f6:	bf18      	it	ne
			strne r4, [r1]		  @
 80002f8:	600c      	strne	r4, [r1, #0]

		    add r0, 4             @ Pasa a la siguiente palabra/elemento en vector IN.
 80002fa:	f100 0004 	add.w	r0, r0, #4
		    add r1, 4			  @ Pasa a la siguiente palabra/elemento en vector OUT.
 80002fe:	f101 0104 	add.w	r1, r1, #4
		    subs r1, 1            @ Resta 1 a la cantidad de elementos y actualiza flags de estado del procesador. En particular, estamos interesados en el flag Z.
 8000302:	3901      	subs	r1, #1
		    bne asm_downsampleM_bucle@ La instrucción se ejecuta mientras el resultado de r1 - 1 no sea cero (Z == 0).
 8000304:	d1f0      	bne.n	80002e8 <asm_downsampleM_bucle>
	  	pop {r4-r6}			  @ recuperar r4-r6 del stack
 8000306:	bc70      	pop	{r4, r5, r6}
	    bx lr                 @ La instrucción de salto no se ejecutó porque Z == 1, volvemos a quién nos llamó.
 8000308:	4770      	bx	lr

0800030a <asm_invertir>:
@ Parametros recibidos:
@   r0: dirección de memoria de inicio del vector
@   r1: longitud
.thumb_func               @ Se avisa al emsablador que esta es una funcion
    asm_invertir:         @ Etiqueta/nombre de la función.
        push {r4}			@ salvar el contexto de r4 en el stack
 800030a:	b410      	push	{r4}
        mov r2, #0x0FFF	  @ creo vector auxiliar en posicion de memoria 0x0FFF
 800030c:	f640 72ff 	movw	r2, #4095	; 0xfff
        mov r3, r1		  @ Copio longitud en r3
 8000310:	460b      	mov	r3, r1

08000312 <asm_invertir_bucle>:
        asm_invertir_bucle:  @ Etiqueta de comienzo de bucle.
	        ldrh r4, [r0]		  @ Guarda elemento del venctor IN en r4
 8000312:	8804      	ldrh	r4, [r0, #0]
	        strh r4, [r2]		  @ cargo primer valor del vector en el ultimo valor del vector aux
 8000314:	8014      	strh	r4, [r2, #0]
		    add r0, 2             @ Pasa a la siguiente palabra/elemento en vector IN.
 8000316:	f100 0002 	add.w	r0, r0, #2
		    sub r2, 2			  @ Pasa a la anterior palabra/elemento en vector aux.
 800031a:	f1a2 0202 	sub.w	r2, r2, #2
		    subs r1, 1            @ Resta 1 a la cantidad de elementos y actualiza flags de estado del procesador. En particular, estamos interesados en el flag Z.
 800031e:	3901      	subs	r1, #1
		    bne asm_invertir_bucle@ La instrucción se ejecuta mientras el resultado de r1 - 1 no sea cero (Z == 0).
 8000320:	d1f7      	bne.n	8000312 <asm_invertir_bucle>

08000322 <asm_invertir_bucle2>:
	    asm_invertir_bucle2:
		    ldrh r4, [r2]		  @ Guarda elemento del venctor aux en r4
 8000322:	8814      	ldrh	r4, [r2, #0]
	        strh r4, [r0]		  @ Copio el vector aux en el vector de salida
 8000324:	8004      	strh	r4, [r0, #0]
	        add r0, 2             @ Pasa a la siguiente palabra/elemento en vector IN.
 8000326:	f100 0002 	add.w	r0, r0, #2
		    add r2, 2			  @ Pasa a la siguiente palabra/elemento en vector aux.
 800032a:	f102 0202 	add.w	r2, r2, #2
	        subs r1, 1            @ Resta 1 a la cantidad de elementos y actualiza flags de estado del procesador. En particular, estamos interesados en el flag Z.
 800032e:	3901      	subs	r1, #1
		    bne asm_invertir_bucle2@ La instrucción se ejecuta mientras el resultado de r1 - 1 no sea cero (Z == 0).
 8000330:	d1f7      	bne.n	8000322 <asm_invertir_bucle2>
	    pop {r4}			  @ recuperar r4 del stack
 8000332:	bc10      	pop	{r4}
	    bx lr                 @ La instrucción de salto no se ejecutó porque Z == 1, volvemos a quién nos llamó.
 8000334:	4770      	bx	lr

08000336 <asm_corr>:
@   r1: dirección de memoria de inicio del vector Y
@   r2: dirección de memoria de inicio del vector Corr
@   r3: longitud
.thumb_func               @ Se avisa al emsablador que esta es una funcion
    asm_corr:             @ Etiqueta/nombre de la función.
	    push {r4-r10}	  @ salvar el contexto de r4-r10 en el stack
 8000336:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
	    mov r9, r3        @ valor de l
 800033a:	4699      	mov	r9, r3

0800033c <asm_bucle2>:
		asm_bucle2:
		    mov r8, r3	  @ valor de n
 800033c:	4698      	mov	r8, r3

0800033e <asm_bucle1>:
		    asm_bucle1:   @ Etiqueta de comienzo de bucle.
		        ldrh r4, [r0]		  @ Guarda elemento del vector X en r4
 800033e:	8804      	ldrh	r4, [r0, #0]
		        ldrh r5, [r1]		  @ Guarda elemento del vector Y en r5
 8000340:	880d      	ldrh	r5, [r1, #0]
		        mul r6, r4, r5		  @ Los multiplico
 8000342:	fb04 f605 	mul.w	r6, r4, r5
		        adds r7, r6			  @ Y los sumo al indice anterior
 8000346:	19bf      	adds	r7, r7, r6
			    add r0, 2             @ Pasa a la siguiente palabra/elemento en vector X.
 8000348:	f100 0002 	add.w	r0, r0, #2
			    subs r10, r8, r9	  @ Paso a la direccion n-l de vector Y
 800034c:	ebb8 0a09 	subs.w	sl, r8, r9
			    lsl r10, #2			  @ multiplico por 2
 8000350:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
			    add r1, r10			  @ Pasa a la anterior palabra/elemento en vector Y.
 8000354:	4451      	add	r1, sl
			    subs r8, 1            @ Resta 1 a la cantidad de elementos y actualiza flags de estado del procesador. En particular, estamos interesados en el flag Z.
 8000356:	f1b8 0801 	subs.w	r8, r8, #1
			    bne asm_bucle1        @ La instrucción se ejecuta mientras el resultado de r1 - 1 no sea cero (Z == 0).
 800035a:	d1f0      	bne.n	800033e <asm_bucle1>
			strh r7, [r2]		  @ Guarda la sumatoria en el Vector Corr
 800035c:	8017      	strh	r7, [r2, #0]
			add r2, 2             @ Pasa a la siguiente palabra/elemento en vector IN.
 800035e:	f102 0202 	add.w	r2, r2, #2
			subs r9, 1            @ Resta 1 a la cantidad de elementos y actualiza flags de estado del procesador. En particular, estamos interesados en el flag Z.
 8000362:	f1b9 0901 	subs.w	r9, r9, #1
		    bne asm_bucle2        @ La instrucción se ejecuta mientras el resultado de r1 - 1 no sea cero (Z == 0).
 8000366:	d1e9      	bne.n	800033c <asm_bucle2>
		pop {r4-r10}	      @ recuperar r4-r10 del stack
 8000368:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
	    bx lr                 @ La instrucción de salto no se ejecutó porque Z == 1, volvemos a quién nos llamó.
 800036c:	4770      	bx	lr

0800036e <asm_corrSIMD>:
@   r1: dirección de memoria de inicio del vector Y
@   r2: dirección de memoria de inicio del vector Corr
@   r3: longitud
.thumb_func               @ Se avisa al emsablador que esta es una funcion
    asm_corrSIMD:             @ Etiqueta/nombre de la función.
	    push {r4-r9}	  @ salvar el contexto de r4-r10 en el stack
 800036e:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	    mov r9, r3        @ valor de l
 8000372:	4699      	mov	r9, r3

08000374 <asm_bucle_SIMD2>:
		asm_bucle_SIMD2:
		    mov r8, r3	  @ valor de n
 8000374:	4698      	mov	r8, r3

08000376 <asm_bucle_SIMD1>:
		    asm_bucle_SIMD1:   @ Etiqueta de comienzo de bucle.
		        ldrh r4, [r0]		  @ Guarda elemento del vector X en r4
 8000376:	8804      	ldrh	r4, [r0, #0]
		        ldrh r5, [r1]		  @ Guarda elemento del vector Y en r5
 8000378:	880d      	ldrh	r5, [r1, #0]
		        SMUAD R6, R4, R5
 800037a:	fb24 f605 	smuad	r6, r4, r5
			    bne asm_bucle_SIMD1        @ La instrucción se ejecuta mientras el resultado de r1 - 1 no sea cero (Z == 0).
 800037e:	d1fa      	bne.n	8000376 <asm_bucle_SIMD1>
			strh r6, [r2]		  @ Guarda la sumatoria en el Vector Corr
 8000380:	8016      	strh	r6, [r2, #0]
			add r2, 2             @ Pasa a la siguiente palabra/elemento en vector IN.
 8000382:	f102 0202 	add.w	r2, r2, #2
			subs r9, 1            @ Resta 1 a la cantidad de elementos y actualiza flags de estado del procesador. En particular, estamos interesados en el flag Z.
 8000386:	f1b9 0901 	subs.w	r9, r9, #1
		    bne asm_bucle_SIMD2        @ La instrucción se ejecuta mientras el resultado de r1 - 1 no sea cero (Z == 0).
 800038a:	d1f3      	bne.n	8000374 <asm_bucle_SIMD2>
		pop {r4-r9}	      @ recuperar r4-r10 del stack
 800038c:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	    bx lr                 @ La instrucción de salto no se ejecutó porque Z == 1, volvemos a quién nos llamó.
 8000390:	4770      	bx	lr
	...

080003a0 <memchr>:
 80003a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80003a4:	2a10      	cmp	r2, #16
 80003a6:	db2b      	blt.n	8000400 <memchr+0x60>
 80003a8:	f010 0f07 	tst.w	r0, #7
 80003ac:	d008      	beq.n	80003c0 <memchr+0x20>
 80003ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80003b2:	3a01      	subs	r2, #1
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d02d      	beq.n	8000414 <memchr+0x74>
 80003b8:	f010 0f07 	tst.w	r0, #7
 80003bc:	b342      	cbz	r2, 8000410 <memchr+0x70>
 80003be:	d1f6      	bne.n	80003ae <memchr+0xe>
 80003c0:	b4f0      	push	{r4, r5, r6, r7}
 80003c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80003c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80003ca:	f022 0407 	bic.w	r4, r2, #7
 80003ce:	f07f 0700 	mvns.w	r7, #0
 80003d2:	2300      	movs	r3, #0
 80003d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80003d8:	3c08      	subs	r4, #8
 80003da:	ea85 0501 	eor.w	r5, r5, r1
 80003de:	ea86 0601 	eor.w	r6, r6, r1
 80003e2:	fa85 f547 	uadd8	r5, r5, r7
 80003e6:	faa3 f587 	sel	r5, r3, r7
 80003ea:	fa86 f647 	uadd8	r6, r6, r7
 80003ee:	faa5 f687 	sel	r6, r5, r7
 80003f2:	b98e      	cbnz	r6, 8000418 <memchr+0x78>
 80003f4:	d1ee      	bne.n	80003d4 <memchr+0x34>
 80003f6:	bcf0      	pop	{r4, r5, r6, r7}
 80003f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80003fc:	f002 0207 	and.w	r2, r2, #7
 8000400:	b132      	cbz	r2, 8000410 <memchr+0x70>
 8000402:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000406:	3a01      	subs	r2, #1
 8000408:	ea83 0301 	eor.w	r3, r3, r1
 800040c:	b113      	cbz	r3, 8000414 <memchr+0x74>
 800040e:	d1f8      	bne.n	8000402 <memchr+0x62>
 8000410:	2000      	movs	r0, #0
 8000412:	4770      	bx	lr
 8000414:	3801      	subs	r0, #1
 8000416:	4770      	bx	lr
 8000418:	2d00      	cmp	r5, #0
 800041a:	bf06      	itte	eq
 800041c:	4635      	moveq	r5, r6
 800041e:	3803      	subeq	r0, #3
 8000420:	3807      	subne	r0, #7
 8000422:	f015 0f01 	tst.w	r5, #1
 8000426:	d107      	bne.n	8000438 <memchr+0x98>
 8000428:	3001      	adds	r0, #1
 800042a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800042e:	bf02      	ittt	eq
 8000430:	3001      	addeq	r0, #1
 8000432:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000436:	3001      	addeq	r0, #1
 8000438:	bcf0      	pop	{r4, r5, r6, r7}
 800043a:	3801      	subs	r0, #1
 800043c:	4770      	bx	lr
 800043e:	bf00      	nop

08000440 <__aeabi_uldivmod>:
 8000440:	b953      	cbnz	r3, 8000458 <__aeabi_uldivmod+0x18>
 8000442:	b94a      	cbnz	r2, 8000458 <__aeabi_uldivmod+0x18>
 8000444:	2900      	cmp	r1, #0
 8000446:	bf08      	it	eq
 8000448:	2800      	cmpeq	r0, #0
 800044a:	bf1c      	itt	ne
 800044c:	f04f 31ff 	movne.w	r1, #4294967295
 8000450:	f04f 30ff 	movne.w	r0, #4294967295
 8000454:	f000 b974 	b.w	8000740 <__aeabi_idiv0>
 8000458:	f1ad 0c08 	sub.w	ip, sp, #8
 800045c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000460:	f000 f806 	bl	8000470 <__udivmoddi4>
 8000464:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000468:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800046c:	b004      	add	sp, #16
 800046e:	4770      	bx	lr

08000470 <__udivmoddi4>:
 8000470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000474:	9d08      	ldr	r5, [sp, #32]
 8000476:	4604      	mov	r4, r0
 8000478:	468e      	mov	lr, r1
 800047a:	2b00      	cmp	r3, #0
 800047c:	d14d      	bne.n	800051a <__udivmoddi4+0xaa>
 800047e:	428a      	cmp	r2, r1
 8000480:	4694      	mov	ip, r2
 8000482:	d969      	bls.n	8000558 <__udivmoddi4+0xe8>
 8000484:	fab2 f282 	clz	r2, r2
 8000488:	b152      	cbz	r2, 80004a0 <__udivmoddi4+0x30>
 800048a:	fa01 f302 	lsl.w	r3, r1, r2
 800048e:	f1c2 0120 	rsb	r1, r2, #32
 8000492:	fa20 f101 	lsr.w	r1, r0, r1
 8000496:	fa0c fc02 	lsl.w	ip, ip, r2
 800049a:	ea41 0e03 	orr.w	lr, r1, r3
 800049e:	4094      	lsls	r4, r2
 80004a0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004a4:	0c21      	lsrs	r1, r4, #16
 80004a6:	fbbe f6f8 	udiv	r6, lr, r8
 80004aa:	fa1f f78c 	uxth.w	r7, ip
 80004ae:	fb08 e316 	mls	r3, r8, r6, lr
 80004b2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80004b6:	fb06 f107 	mul.w	r1, r6, r7
 80004ba:	4299      	cmp	r1, r3
 80004bc:	d90a      	bls.n	80004d4 <__udivmoddi4+0x64>
 80004be:	eb1c 0303 	adds.w	r3, ip, r3
 80004c2:	f106 30ff 	add.w	r0, r6, #4294967295
 80004c6:	f080 811f 	bcs.w	8000708 <__udivmoddi4+0x298>
 80004ca:	4299      	cmp	r1, r3
 80004cc:	f240 811c 	bls.w	8000708 <__udivmoddi4+0x298>
 80004d0:	3e02      	subs	r6, #2
 80004d2:	4463      	add	r3, ip
 80004d4:	1a5b      	subs	r3, r3, r1
 80004d6:	b2a4      	uxth	r4, r4
 80004d8:	fbb3 f0f8 	udiv	r0, r3, r8
 80004dc:	fb08 3310 	mls	r3, r8, r0, r3
 80004e0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004e4:	fb00 f707 	mul.w	r7, r0, r7
 80004e8:	42a7      	cmp	r7, r4
 80004ea:	d90a      	bls.n	8000502 <__udivmoddi4+0x92>
 80004ec:	eb1c 0404 	adds.w	r4, ip, r4
 80004f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f4:	f080 810a 	bcs.w	800070c <__udivmoddi4+0x29c>
 80004f8:	42a7      	cmp	r7, r4
 80004fa:	f240 8107 	bls.w	800070c <__udivmoddi4+0x29c>
 80004fe:	4464      	add	r4, ip
 8000500:	3802      	subs	r0, #2
 8000502:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000506:	1be4      	subs	r4, r4, r7
 8000508:	2600      	movs	r6, #0
 800050a:	b11d      	cbz	r5, 8000514 <__udivmoddi4+0xa4>
 800050c:	40d4      	lsrs	r4, r2
 800050e:	2300      	movs	r3, #0
 8000510:	e9c5 4300 	strd	r4, r3, [r5]
 8000514:	4631      	mov	r1, r6
 8000516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800051a:	428b      	cmp	r3, r1
 800051c:	d909      	bls.n	8000532 <__udivmoddi4+0xc2>
 800051e:	2d00      	cmp	r5, #0
 8000520:	f000 80ef 	beq.w	8000702 <__udivmoddi4+0x292>
 8000524:	2600      	movs	r6, #0
 8000526:	e9c5 0100 	strd	r0, r1, [r5]
 800052a:	4630      	mov	r0, r6
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	fab3 f683 	clz	r6, r3
 8000536:	2e00      	cmp	r6, #0
 8000538:	d14a      	bne.n	80005d0 <__udivmoddi4+0x160>
 800053a:	428b      	cmp	r3, r1
 800053c:	d302      	bcc.n	8000544 <__udivmoddi4+0xd4>
 800053e:	4282      	cmp	r2, r0
 8000540:	f200 80f9 	bhi.w	8000736 <__udivmoddi4+0x2c6>
 8000544:	1a84      	subs	r4, r0, r2
 8000546:	eb61 0303 	sbc.w	r3, r1, r3
 800054a:	2001      	movs	r0, #1
 800054c:	469e      	mov	lr, r3
 800054e:	2d00      	cmp	r5, #0
 8000550:	d0e0      	beq.n	8000514 <__udivmoddi4+0xa4>
 8000552:	e9c5 4e00 	strd	r4, lr, [r5]
 8000556:	e7dd      	b.n	8000514 <__udivmoddi4+0xa4>
 8000558:	b902      	cbnz	r2, 800055c <__udivmoddi4+0xec>
 800055a:	deff      	udf	#255	; 0xff
 800055c:	fab2 f282 	clz	r2, r2
 8000560:	2a00      	cmp	r2, #0
 8000562:	f040 8092 	bne.w	800068a <__udivmoddi4+0x21a>
 8000566:	eba1 010c 	sub.w	r1, r1, ip
 800056a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800056e:	fa1f fe8c 	uxth.w	lr, ip
 8000572:	2601      	movs	r6, #1
 8000574:	0c20      	lsrs	r0, r4, #16
 8000576:	fbb1 f3f7 	udiv	r3, r1, r7
 800057a:	fb07 1113 	mls	r1, r7, r3, r1
 800057e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000582:	fb0e f003 	mul.w	r0, lr, r3
 8000586:	4288      	cmp	r0, r1
 8000588:	d908      	bls.n	800059c <__udivmoddi4+0x12c>
 800058a:	eb1c 0101 	adds.w	r1, ip, r1
 800058e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000592:	d202      	bcs.n	800059a <__udivmoddi4+0x12a>
 8000594:	4288      	cmp	r0, r1
 8000596:	f200 80cb 	bhi.w	8000730 <__udivmoddi4+0x2c0>
 800059a:	4643      	mov	r3, r8
 800059c:	1a09      	subs	r1, r1, r0
 800059e:	b2a4      	uxth	r4, r4
 80005a0:	fbb1 f0f7 	udiv	r0, r1, r7
 80005a4:	fb07 1110 	mls	r1, r7, r0, r1
 80005a8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80005ac:	fb0e fe00 	mul.w	lr, lr, r0
 80005b0:	45a6      	cmp	lr, r4
 80005b2:	d908      	bls.n	80005c6 <__udivmoddi4+0x156>
 80005b4:	eb1c 0404 	adds.w	r4, ip, r4
 80005b8:	f100 31ff 	add.w	r1, r0, #4294967295
 80005bc:	d202      	bcs.n	80005c4 <__udivmoddi4+0x154>
 80005be:	45a6      	cmp	lr, r4
 80005c0:	f200 80bb 	bhi.w	800073a <__udivmoddi4+0x2ca>
 80005c4:	4608      	mov	r0, r1
 80005c6:	eba4 040e 	sub.w	r4, r4, lr
 80005ca:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80005ce:	e79c      	b.n	800050a <__udivmoddi4+0x9a>
 80005d0:	f1c6 0720 	rsb	r7, r6, #32
 80005d4:	40b3      	lsls	r3, r6
 80005d6:	fa22 fc07 	lsr.w	ip, r2, r7
 80005da:	ea4c 0c03 	orr.w	ip, ip, r3
 80005de:	fa20 f407 	lsr.w	r4, r0, r7
 80005e2:	fa01 f306 	lsl.w	r3, r1, r6
 80005e6:	431c      	orrs	r4, r3
 80005e8:	40f9      	lsrs	r1, r7
 80005ea:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80005ee:	fa00 f306 	lsl.w	r3, r0, r6
 80005f2:	fbb1 f8f9 	udiv	r8, r1, r9
 80005f6:	0c20      	lsrs	r0, r4, #16
 80005f8:	fa1f fe8c 	uxth.w	lr, ip
 80005fc:	fb09 1118 	mls	r1, r9, r8, r1
 8000600:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000604:	fb08 f00e 	mul.w	r0, r8, lr
 8000608:	4288      	cmp	r0, r1
 800060a:	fa02 f206 	lsl.w	r2, r2, r6
 800060e:	d90b      	bls.n	8000628 <__udivmoddi4+0x1b8>
 8000610:	eb1c 0101 	adds.w	r1, ip, r1
 8000614:	f108 3aff 	add.w	sl, r8, #4294967295
 8000618:	f080 8088 	bcs.w	800072c <__udivmoddi4+0x2bc>
 800061c:	4288      	cmp	r0, r1
 800061e:	f240 8085 	bls.w	800072c <__udivmoddi4+0x2bc>
 8000622:	f1a8 0802 	sub.w	r8, r8, #2
 8000626:	4461      	add	r1, ip
 8000628:	1a09      	subs	r1, r1, r0
 800062a:	b2a4      	uxth	r4, r4
 800062c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000630:	fb09 1110 	mls	r1, r9, r0, r1
 8000634:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000638:	fb00 fe0e 	mul.w	lr, r0, lr
 800063c:	458e      	cmp	lr, r1
 800063e:	d908      	bls.n	8000652 <__udivmoddi4+0x1e2>
 8000640:	eb1c 0101 	adds.w	r1, ip, r1
 8000644:	f100 34ff 	add.w	r4, r0, #4294967295
 8000648:	d26c      	bcs.n	8000724 <__udivmoddi4+0x2b4>
 800064a:	458e      	cmp	lr, r1
 800064c:	d96a      	bls.n	8000724 <__udivmoddi4+0x2b4>
 800064e:	3802      	subs	r0, #2
 8000650:	4461      	add	r1, ip
 8000652:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000656:	fba0 9402 	umull	r9, r4, r0, r2
 800065a:	eba1 010e 	sub.w	r1, r1, lr
 800065e:	42a1      	cmp	r1, r4
 8000660:	46c8      	mov	r8, r9
 8000662:	46a6      	mov	lr, r4
 8000664:	d356      	bcc.n	8000714 <__udivmoddi4+0x2a4>
 8000666:	d053      	beq.n	8000710 <__udivmoddi4+0x2a0>
 8000668:	b15d      	cbz	r5, 8000682 <__udivmoddi4+0x212>
 800066a:	ebb3 0208 	subs.w	r2, r3, r8
 800066e:	eb61 010e 	sbc.w	r1, r1, lr
 8000672:	fa01 f707 	lsl.w	r7, r1, r7
 8000676:	fa22 f306 	lsr.w	r3, r2, r6
 800067a:	40f1      	lsrs	r1, r6
 800067c:	431f      	orrs	r7, r3
 800067e:	e9c5 7100 	strd	r7, r1, [r5]
 8000682:	2600      	movs	r6, #0
 8000684:	4631      	mov	r1, r6
 8000686:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800068a:	f1c2 0320 	rsb	r3, r2, #32
 800068e:	40d8      	lsrs	r0, r3
 8000690:	fa0c fc02 	lsl.w	ip, ip, r2
 8000694:	fa21 f303 	lsr.w	r3, r1, r3
 8000698:	4091      	lsls	r1, r2
 800069a:	4301      	orrs	r1, r0
 800069c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80006a0:	fa1f fe8c 	uxth.w	lr, ip
 80006a4:	fbb3 f0f7 	udiv	r0, r3, r7
 80006a8:	fb07 3610 	mls	r6, r7, r0, r3
 80006ac:	0c0b      	lsrs	r3, r1, #16
 80006ae:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80006b2:	fb00 f60e 	mul.w	r6, r0, lr
 80006b6:	429e      	cmp	r6, r3
 80006b8:	fa04 f402 	lsl.w	r4, r4, r2
 80006bc:	d908      	bls.n	80006d0 <__udivmoddi4+0x260>
 80006be:	eb1c 0303 	adds.w	r3, ip, r3
 80006c2:	f100 38ff 	add.w	r8, r0, #4294967295
 80006c6:	d22f      	bcs.n	8000728 <__udivmoddi4+0x2b8>
 80006c8:	429e      	cmp	r6, r3
 80006ca:	d92d      	bls.n	8000728 <__udivmoddi4+0x2b8>
 80006cc:	3802      	subs	r0, #2
 80006ce:	4463      	add	r3, ip
 80006d0:	1b9b      	subs	r3, r3, r6
 80006d2:	b289      	uxth	r1, r1
 80006d4:	fbb3 f6f7 	udiv	r6, r3, r7
 80006d8:	fb07 3316 	mls	r3, r7, r6, r3
 80006dc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80006e0:	fb06 f30e 	mul.w	r3, r6, lr
 80006e4:	428b      	cmp	r3, r1
 80006e6:	d908      	bls.n	80006fa <__udivmoddi4+0x28a>
 80006e8:	eb1c 0101 	adds.w	r1, ip, r1
 80006ec:	f106 38ff 	add.w	r8, r6, #4294967295
 80006f0:	d216      	bcs.n	8000720 <__udivmoddi4+0x2b0>
 80006f2:	428b      	cmp	r3, r1
 80006f4:	d914      	bls.n	8000720 <__udivmoddi4+0x2b0>
 80006f6:	3e02      	subs	r6, #2
 80006f8:	4461      	add	r1, ip
 80006fa:	1ac9      	subs	r1, r1, r3
 80006fc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000700:	e738      	b.n	8000574 <__udivmoddi4+0x104>
 8000702:	462e      	mov	r6, r5
 8000704:	4628      	mov	r0, r5
 8000706:	e705      	b.n	8000514 <__udivmoddi4+0xa4>
 8000708:	4606      	mov	r6, r0
 800070a:	e6e3      	b.n	80004d4 <__udivmoddi4+0x64>
 800070c:	4618      	mov	r0, r3
 800070e:	e6f8      	b.n	8000502 <__udivmoddi4+0x92>
 8000710:	454b      	cmp	r3, r9
 8000712:	d2a9      	bcs.n	8000668 <__udivmoddi4+0x1f8>
 8000714:	ebb9 0802 	subs.w	r8, r9, r2
 8000718:	eb64 0e0c 	sbc.w	lr, r4, ip
 800071c:	3801      	subs	r0, #1
 800071e:	e7a3      	b.n	8000668 <__udivmoddi4+0x1f8>
 8000720:	4646      	mov	r6, r8
 8000722:	e7ea      	b.n	80006fa <__udivmoddi4+0x28a>
 8000724:	4620      	mov	r0, r4
 8000726:	e794      	b.n	8000652 <__udivmoddi4+0x1e2>
 8000728:	4640      	mov	r0, r8
 800072a:	e7d1      	b.n	80006d0 <__udivmoddi4+0x260>
 800072c:	46d0      	mov	r8, sl
 800072e:	e77b      	b.n	8000628 <__udivmoddi4+0x1b8>
 8000730:	3b02      	subs	r3, #2
 8000732:	4461      	add	r1, ip
 8000734:	e732      	b.n	800059c <__udivmoddi4+0x12c>
 8000736:	4630      	mov	r0, r6
 8000738:	e709      	b.n	800054e <__udivmoddi4+0xde>
 800073a:	4464      	add	r4, ip
 800073c:	3802      	subs	r0, #2
 800073e:	e742      	b.n	80005c6 <__udivmoddi4+0x156>

08000740 <__aeabi_idiv0>:
 8000740:	4770      	bx	lr
 8000742:	bf00      	nop

08000744 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar (int ch)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit (&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800074c:	1d39      	adds	r1, r7, #4
 800074e:	f04f 33ff 	mov.w	r3, #4294967295
 8000752:	2201      	movs	r2, #1
 8000754:	4803      	ldr	r0, [pc, #12]	; (8000764 <__io_putchar+0x20>)
 8000756:	f002 faa8 	bl	8002caa <HAL_UART_Transmit>
    return ch;
 800075a:	687b      	ldr	r3, [r7, #4]
}
 800075c:	4618      	mov	r0, r3
 800075e:	3708      	adds	r7, #8
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	200002b4 	.word	0x200002b4

08000768 <PrivilegiosSVC>:
static void PrivilegiosSVC (void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b088      	sub	sp, #32
 800076c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 800076e:	f3ef 8314 	mrs	r3, CONTROL
 8000772:	607b      	str	r3, [r7, #4]
  return(result);
 8000774:	687b      	ldr	r3, [r7, #4]
    // bit 1: Mapeo del stack pointer(sp). MSP=0, PSP=1.
    // bit 0: Modo de ejecucion en Thread. Privilegiado=0, No privilegiado=1.
    //        Recordar que este valor solo se usa en modo Thread. Las
    //        interrupciones siempre se ejecutan en modo Handler con total
    //        privilegio.
    uint32_t x = __get_CONTROL ();
 8000776:	61fb      	str	r3, [r7, #28]

    // Actividad de debug: Ver registro "control" y valor de variable "x".
    //__BKPT (0);

    x |= 1;
 8000778:	69fb      	ldr	r3, [r7, #28]
 800077a:	f043 0301 	orr.w	r3, r3, #1
 800077e:	61fb      	str	r3, [r7, #28]
 8000780:	69fb      	ldr	r3, [r7, #28]
 8000782:	60bb      	str	r3, [r7, #8]
  \details Writes the given value to the Control Register.
  \param [in]    control  Control Register value to set
 */
__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 8000784:	68bb      	ldr	r3, [r7, #8]
 8000786:	f383 8814 	msr	CONTROL, r3
}
 800078a:	bf00      	nop
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 800078c:	f3ef 8314 	mrs	r3, CONTROL
 8000790:	60fb      	str	r3, [r7, #12]
  return(result);
 8000792:	68fb      	ldr	r3, [r7, #12]
    // bit 0 a modo No privilegiado.
    __set_CONTROL (x);

    // En este punto se estaria ejecutando en modo No privilegiado.
    // Lectura del registro "control" para confirmar.
    x = __get_CONTROL ();
 8000794:	61fb      	str	r3, [r7, #28]

    // Actividad de debug: Ver registro "control" y valor de variable "x".
    //__BKPT (0);

    x &= ~1u;
 8000796:	69fb      	ldr	r3, [r7, #28]
 8000798:	f023 0301 	bic.w	r3, r3, #1
 800079c:	61fb      	str	r3, [r7, #28]
 800079e:	69fb      	ldr	r3, [r7, #28]
 80007a0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 80007a2:	693b      	ldr	r3, [r7, #16]
 80007a4:	f383 8814 	msr	CONTROL, r3
}
 80007a8:	bf00      	nop
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80007aa:	f3ef 8314 	mrs	r3, CONTROL
 80007ae:	617b      	str	r3, [r7, #20]
  return(result);
 80007b0:	697b      	ldr	r3, [r7, #20]
    // Se intenta volver a modo Privilegiado (bit 0, valor 0).
    __set_CONTROL (x);

    // Confirma que esta operacion es ignorada por estar ejecutandose en modo
    // Thread no privilegiado.
    x = __get_CONTROL ();
 80007b2:	61fb      	str	r3, [r7, #28]
    // Para esto se invoca por software a la interrupcion SVC (Supervisor Call)
    // utilizando la instruccion "svc".
    // No hay intrinsics para realizar esta tarea. Para utilizar la instruccion
    // es necesario implementar una funcion en assembler. Ver el archivo
    // asm_func.S.
    asm_svc ();
 80007b4:	f7ff fd1c 	bl	80001f0 <asm_svc>
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80007b8:	f3ef 8314 	mrs	r3, CONTROL
 80007bc:	61bb      	str	r3, [r7, #24]
  return(result);
 80007be:	69bb      	ldr	r3, [r7, #24]

    // El sistema operativo (el handler de SVC) deberia haber devuelto el modo
    // de ejecucion de Thread a privilegiado (bit 0 en valor 0).
    x = __get_CONTROL ();
 80007c0:	61fb      	str	r3, [r7, #28]

    // Fin del ejemplo de SVC
}
 80007c2:	bf00      	nop
 80007c4:	3720      	adds	r7, #32
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}

080007ca <productoEscalar12>:
	for(i = 0; i < longitud; i++){
		vectorOut[i] = vectorIn[i] * escalar;
	}
}

void productoEscalar12 (uint16_t * vectorIn, uint16_t * vectorOut, uint32_t longitud, uint16_t escalar){
 80007ca:	b480      	push	{r7}
 80007cc:	b087      	sub	sp, #28
 80007ce:	af00      	add	r7, sp, #0
 80007d0:	60f8      	str	r0, [r7, #12]
 80007d2:	60b9      	str	r1, [r7, #8]
 80007d4:	607a      	str	r2, [r7, #4]
 80007d6:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 80007d8:	2300      	movs	r3, #0
 80007da:	617b      	str	r3, [r7, #20]
	for(i = 0; i < longitud; i++){
 80007dc:	2300      	movs	r3, #0
 80007de:	617b      	str	r3, [r7, #20]
 80007e0:	e01f      	b.n	8000822 <productoEscalar12+0x58>
		vectorOut[i] = vectorIn[i] * escalar;
 80007e2:	697b      	ldr	r3, [r7, #20]
 80007e4:	005b      	lsls	r3, r3, #1
 80007e6:	68fa      	ldr	r2, [r7, #12]
 80007e8:	4413      	add	r3, r2
 80007ea:	881a      	ldrh	r2, [r3, #0]
 80007ec:	697b      	ldr	r3, [r7, #20]
 80007ee:	005b      	lsls	r3, r3, #1
 80007f0:	68b9      	ldr	r1, [r7, #8]
 80007f2:	440b      	add	r3, r1
 80007f4:	8879      	ldrh	r1, [r7, #2]
 80007f6:	fb11 f202 	smulbb	r2, r1, r2
 80007fa:	b292      	uxth	r2, r2
 80007fc:	801a      	strh	r2, [r3, #0]
		if(vectorOut[i] > 0xFFF) vectorOut[i] = 0xFFF;
 80007fe:	697b      	ldr	r3, [r7, #20]
 8000800:	005b      	lsls	r3, r3, #1
 8000802:	68ba      	ldr	r2, [r7, #8]
 8000804:	4413      	add	r3, r2
 8000806:	881b      	ldrh	r3, [r3, #0]
 8000808:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800080c:	d306      	bcc.n	800081c <productoEscalar12+0x52>
 800080e:	697b      	ldr	r3, [r7, #20]
 8000810:	005b      	lsls	r3, r3, #1
 8000812:	68ba      	ldr	r2, [r7, #8]
 8000814:	4413      	add	r3, r2
 8000816:	f640 72ff 	movw	r2, #4095	; 0xfff
 800081a:	801a      	strh	r2, [r3, #0]
	for(i = 0; i < longitud; i++){
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	3301      	adds	r3, #1
 8000820:	617b      	str	r3, [r7, #20]
 8000822:	697a      	ldr	r2, [r7, #20]
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	429a      	cmp	r2, r3
 8000828:	d3db      	bcc.n	80007e2 <productoEscalar12+0x18>
	}
}
 800082a:	bf00      	nop
 800082c:	bf00      	nop
 800082e:	371c      	adds	r7, #28
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr

08000838 <filtroVentana10>:

void filtroVentana10 (uint16_t * vectorIn, uint16_t * vectorOut, uint32_t longitud){
 8000838:	b480      	push	{r7}
 800083a:	b089      	sub	sp, #36	; 0x24
 800083c:	af00      	add	r7, sp, #0
 800083e:	60f8      	str	r0, [r7, #12]
 8000840:	60b9      	str	r1, [r7, #8]
 8000842:	607a      	str	r2, [r7, #4]
	uint32_t i = 0;
 8000844:	2300      	movs	r3, #0
 8000846:	61fb      	str	r3, [r7, #28]
	uint32_t j = 0;
 8000848:	2300      	movs	r3, #0
 800084a:	61bb      	str	r3, [r7, #24]
	uint32_t prom = 0;
 800084c:	2300      	movs	r3, #0
 800084e:	617b      	str	r3, [r7, #20]
	for(i = 0; i < longitud; i++){
 8000850:	2300      	movs	r3, #0
 8000852:	61fb      	str	r3, [r7, #28]
 8000854:	e028      	b.n	80008a8 <filtroVentana10+0x70>
		for(j = -5; j < 5; j++){
 8000856:	f06f 0304 	mvn.w	r3, #4
 800085a:	61bb      	str	r3, [r7, #24]
 800085c:	e017      	b.n	800088e <filtroVentana10+0x56>
			if((j+i) < 0 ) prom += 0;
			else if((j+i) > longitud) prom += 0;
 800085e:	69ba      	ldr	r2, [r7, #24]
 8000860:	69fb      	ldr	r3, [r7, #28]
 8000862:	4413      	add	r3, r2
 8000864:	687a      	ldr	r2, [r7, #4]
 8000866:	429a      	cmp	r2, r3
 8000868:	d308      	bcc.n	800087c <filtroVentana10+0x44>
			else prom += vectorIn[j];
 800086a:	69bb      	ldr	r3, [r7, #24]
 800086c:	005b      	lsls	r3, r3, #1
 800086e:	68fa      	ldr	r2, [r7, #12]
 8000870:	4413      	add	r3, r2
 8000872:	881b      	ldrh	r3, [r3, #0]
 8000874:	461a      	mov	r2, r3
 8000876:	697b      	ldr	r3, [r7, #20]
 8000878:	4413      	add	r3, r2
 800087a:	617b      	str	r3, [r7, #20]
			prom /= 5;
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	4a10      	ldr	r2, [pc, #64]	; (80008c0 <filtroVentana10+0x88>)
 8000880:	fba2 2303 	umull	r2, r3, r2, r3
 8000884:	089b      	lsrs	r3, r3, #2
 8000886:	617b      	str	r3, [r7, #20]
		for(j = -5; j < 5; j++){
 8000888:	69bb      	ldr	r3, [r7, #24]
 800088a:	3301      	adds	r3, #1
 800088c:	61bb      	str	r3, [r7, #24]
 800088e:	69bb      	ldr	r3, [r7, #24]
 8000890:	2b04      	cmp	r3, #4
 8000892:	d9e4      	bls.n	800085e <filtroVentana10+0x26>
		}
		vectorOut[i] = prom;
 8000894:	69fb      	ldr	r3, [r7, #28]
 8000896:	005b      	lsls	r3, r3, #1
 8000898:	68ba      	ldr	r2, [r7, #8]
 800089a:	4413      	add	r3, r2
 800089c:	697a      	ldr	r2, [r7, #20]
 800089e:	b292      	uxth	r2, r2
 80008a0:	801a      	strh	r2, [r3, #0]
	for(i = 0; i < longitud; i++){
 80008a2:	69fb      	ldr	r3, [r7, #28]
 80008a4:	3301      	adds	r3, #1
 80008a6:	61fb      	str	r3, [r7, #28]
 80008a8:	69fa      	ldr	r2, [r7, #28]
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	429a      	cmp	r2, r3
 80008ae:	d3d2      	bcc.n	8000856 <filtroVentana10+0x1e>
	}
}
 80008b0:	bf00      	nop
 80008b2:	bf00      	nop
 80008b4:	3724      	adds	r7, #36	; 0x24
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr
 80008be:	bf00      	nop
 80008c0:	cccccccd 	.word	0xcccccccd

080008c4 <corr>:
	for(i = 0; i < longitud; i++){
		vector[i] = aux[i];
	}
}

void corr (int16_t * vectorX, int16_t * vectorY, int16_t * vectorCorr, uint32_t longitud){
 80008c4:	b480      	push	{r7}
 80008c6:	b087      	sub	sp, #28
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	60f8      	str	r0, [r7, #12]
 80008cc:	60b9      	str	r1, [r7, #8]
 80008ce:	607a      	str	r2, [r7, #4]
 80008d0:	603b      	str	r3, [r7, #0]
	uint32_t i = 0;
 80008d2:	2300      	movs	r3, #0
 80008d4:	617b      	str	r3, [r7, #20]
	uint32_t j = 0;
 80008d6:	2300      	movs	r3, #0
 80008d8:	613b      	str	r3, [r7, #16]

	for(j = 0; j < longitud; j++){
 80008da:	2300      	movs	r3, #0
 80008dc:	613b      	str	r3, [r7, #16]
 80008de:	e02e      	b.n	800093e <corr+0x7a>
		for(i = 0; i < longitud; i++){
 80008e0:	2300      	movs	r3, #0
 80008e2:	617b      	str	r3, [r7, #20]
 80008e4:	e024      	b.n	8000930 <corr+0x6c>
			vectorCorr[j] += vectorX[i]*vectorY[i-j];
 80008e6:	693b      	ldr	r3, [r7, #16]
 80008e8:	005b      	lsls	r3, r3, #1
 80008ea:	687a      	ldr	r2, [r7, #4]
 80008ec:	4413      	add	r3, r2
 80008ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008f2:	b29a      	uxth	r2, r3
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	005b      	lsls	r3, r3, #1
 80008f8:	68f9      	ldr	r1, [r7, #12]
 80008fa:	440b      	add	r3, r1
 80008fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000900:	b299      	uxth	r1, r3
 8000902:	6978      	ldr	r0, [r7, #20]
 8000904:	693b      	ldr	r3, [r7, #16]
 8000906:	1ac3      	subs	r3, r0, r3
 8000908:	005b      	lsls	r3, r3, #1
 800090a:	68b8      	ldr	r0, [r7, #8]
 800090c:	4403      	add	r3, r0
 800090e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000912:	b29b      	uxth	r3, r3
 8000914:	fb11 f303 	smulbb	r3, r1, r3
 8000918:	b29b      	uxth	r3, r3
 800091a:	4413      	add	r3, r2
 800091c:	b299      	uxth	r1, r3
 800091e:	693b      	ldr	r3, [r7, #16]
 8000920:	005b      	lsls	r3, r3, #1
 8000922:	687a      	ldr	r2, [r7, #4]
 8000924:	4413      	add	r3, r2
 8000926:	b20a      	sxth	r2, r1
 8000928:	801a      	strh	r2, [r3, #0]
		for(i = 0; i < longitud; i++){
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	3301      	adds	r3, #1
 800092e:	617b      	str	r3, [r7, #20]
 8000930:	697a      	ldr	r2, [r7, #20]
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	429a      	cmp	r2, r3
 8000936:	d3d6      	bcc.n	80008e6 <corr+0x22>
	for(j = 0; j < longitud; j++){
 8000938:	693b      	ldr	r3, [r7, #16]
 800093a:	3301      	adds	r3, #1
 800093c:	613b      	str	r3, [r7, #16]
 800093e:	693a      	ldr	r2, [r7, #16]
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	429a      	cmp	r2, r3
 8000944:	d3cc      	bcc.n	80008e0 <corr+0x1c>
		}
	}

}
 8000946:	bf00      	nop
 8000948:	bf00      	nop
 800094a:	371c      	adds	r7, #28
 800094c:	46bd      	mov	sp, r7
 800094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000952:	4770      	bx	lr

08000954 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000954:	b590      	push	{r4, r7, lr}
 8000956:	b095      	sub	sp, #84	; 0x54
 8000958:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800095a:	f000 fd4f 	bl	80013fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800095e:	f000 f8dd 	bl	8000b1c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  // Activa contador de ciclos (iniciar una sola vez)
  DWT->CTRL |= 1 << DWT_CTRL_CYCCNTENA_Pos;
 8000962:	4b6a      	ldr	r3, [pc, #424]	; (8000b0c <main+0x1b8>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	4a69      	ldr	r2, [pc, #420]	; (8000b0c <main+0x1b8>)
 8000968:	f043 0301 	orr.w	r3, r3, #1
 800096c:	6013      	str	r3, [r2, #0]

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800096e:	f000 f9e5 	bl	8000d3c <MX_GPIO_Init>
  MX_ETH_Init();
 8000972:	f000 f93d 	bl	8000bf0 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000976:	f000 f989 	bl	8000c8c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800097a:	f000 f9b1 	bl	8000ce0 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
  PrivilegiosSVC ();
 800097e:	f7ff fef3 	bl	8000768 <PrivilegiosSVC>

  const uint32_t Resultado = asm_sum (5, 3);
 8000982:	2103      	movs	r1, #3
 8000984:	2005      	movs	r0, #5
 8000986:	f7ff fc35 	bl	80001f4 <asm_sum>
 800098a:	64f8      	str	r0, [r7, #76]	; 0x4c
  uint32_t vectorin[4] = { 4, 5, 6, 7 };    // Agregar vector de prueba
 800098c:	4b60      	ldr	r3, [pc, #384]	; (8000b10 <main+0x1bc>)
 800098e:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000992:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000994:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t vectorout[4] = { 0,0,0,0 };    // Agregar vector de prueba
 8000998:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800099c:	2200      	movs	r2, #0
 800099e:	601a      	str	r2, [r3, #0]
 80009a0:	605a      	str	r2, [r3, #4]
 80009a2:	609a      	str	r2, [r3, #8]
 80009a4:	60da      	str	r2, [r3, #12]
  uint16_t vectorin16[4] = { 4, 5, 6, 7 };    // Agregar vector de prueba
 80009a6:	4a5b      	ldr	r2, [pc, #364]	; (8000b14 <main+0x1c0>)
 80009a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009ac:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009b0:	e883 0003 	stmia.w	r3, {r0, r1}
  uint16_t vectorout16[4] = { 0,0,0,0 };    // Agregar vector de prueba
 80009b4:	f107 031c 	add.w	r3, r7, #28
 80009b8:	2200      	movs	r2, #0
 80009ba:	601a      	str	r2, [r3, #0]
 80009bc:	605a      	str	r2, [r3, #4]
  int16_t vectorX16[4] = { 4, 5, 6, 7 };    // Agregar vector de prueba
 80009be:	4a55      	ldr	r2, [pc, #340]	; (8000b14 <main+0x1c0>)
 80009c0:	f107 0314 	add.w	r3, r7, #20
 80009c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009c8:	e883 0003 	stmia.w	r3, {r0, r1}
  int16_t vectorY16[4] = { 1,2,3,4 };    // Agregar vector de prueba
 80009cc:	4a52      	ldr	r2, [pc, #328]	; (8000b18 <main+0x1c4>)
 80009ce:	f107 030c 	add.w	r3, r7, #12
 80009d2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009d6:	e883 0003 	stmia.w	r3, {r0, r1}
  int16_t vectorcorr[4] = { 0,0,0,0 };    // Agregar vector de prueba
 80009da:	1d3b      	adds	r3, r7, #4
 80009dc:	2200      	movs	r2, #0
 80009de:	601a      	str	r2, [r3, #0]
 80009e0:	605a      	str	r2, [r3, #4]
  asm_zeros (vectorin, 4);                  // Agregar llamado a función
 80009e2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80009e6:	2104      	movs	r1, #4
 80009e8:	4618      	mov	r0, r3
 80009ea:	f7ff fc05 	bl	80001f8 <asm_zeros>
  asm_escalar32(vectorin, vectorout, 4, 10);
 80009ee:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80009f2:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 80009f6:	230a      	movs	r3, #10
 80009f8:	2204      	movs	r2, #4
 80009fa:	f7ff fc05 	bl	8000208 <asm_escalar32>
  asm_escalar16(vectorin16, vectorout16, 4, 10);
 80009fe:	f107 011c 	add.w	r1, r7, #28
 8000a02:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8000a06:	230a      	movs	r3, #10
 8000a08:	2204      	movs	r2, #4
 8000a0a:	f7ff fc09 	bl	8000220 <asm_escalar16>

  volatile uint32_t Ciclos;
  // Antes de la función a medir: contador de ciclos a cero
  DWT->CYCCNT = 0;
 8000a0e:	4b3f      	ldr	r3, [pc, #252]	; (8000b0c <main+0x1b8>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	605a      	str	r2, [r3, #4]
  productoEscalar12 (vectorin16, vectorout16, 4, 10);
 8000a14:	f107 011c 	add.w	r1, r7, #28
 8000a18:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8000a1c:	230a      	movs	r3, #10
 8000a1e:	2204      	movs	r2, #4
 8000a20:	f7ff fed3 	bl	80007ca <productoEscalar12>
  // Obtiene cantidad de ciclos que demoró la función
  Ciclos = DWT->CYCCNT;
 8000a24:	4b39      	ldr	r3, [pc, #228]	; (8000b0c <main+0x1b8>)
 8000a26:	685b      	ldr	r3, [r3, #4]
 8000a28:	603b      	str	r3, [r7, #0]
  printf(Ciclos);
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f002 ffe5 	bl	80039fc <iprintf>
  // Antes de la función a medir: contador de ciclos a cero
  DWT->CYCCNT = 0;
 8000a32:	4b36      	ldr	r3, [pc, #216]	; (8000b0c <main+0x1b8>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	605a      	str	r2, [r3, #4]
  asm_escalar12(vectorin16, vectorout16, 4, 10);
 8000a38:	f107 011c 	add.w	r1, r7, #28
 8000a3c:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8000a40:	230a      	movs	r3, #10
 8000a42:	2204      	movs	r2, #4
 8000a44:	f7ff fbf8 	bl	8000238 <asm_escalar12>
  // Obtiene cantidad de ciclos que demoró la función
   Ciclos = DWT->CYCCNT;
 8000a48:	4b30      	ldr	r3, [pc, #192]	; (8000b0c <main+0x1b8>)
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	603b      	str	r3, [r7, #0]
  printf(Ciclos);
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	4618      	mov	r0, r3
 8000a52:	f002 ffd3 	bl	80039fc <iprintf>

  // Antes de la función a medir: contador de ciclos a cero
  DWT->CYCCNT = 0;
 8000a56:	4b2d      	ldr	r3, [pc, #180]	; (8000b0c <main+0x1b8>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	605a      	str	r2, [r3, #4]
  filtroVentana10 (vectorin16, vectorout16, 4);
 8000a5c:	f107 011c 	add.w	r1, r7, #28
 8000a60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a64:	2204      	movs	r2, #4
 8000a66:	4618      	mov	r0, r3
 8000a68:	f7ff fee6 	bl	8000838 <filtroVentana10>
  // Obtiene cantidad de ciclos que demoró la función
 Ciclos = DWT->CYCCNT;
 8000a6c:	4b27      	ldr	r3, [pc, #156]	; (8000b0c <main+0x1b8>)
 8000a6e:	685b      	ldr	r3, [r3, #4]
 8000a70:	603b      	str	r3, [r7, #0]
  printf(Ciclos);
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	4618      	mov	r0, r3
 8000a76:	f002 ffc1 	bl	80039fc <iprintf>
  // Antes de la función a medir: contador de ciclos a cero
  DWT->CYCCNT = 0;
 8000a7a:	4b24      	ldr	r3, [pc, #144]	; (8000b0c <main+0x1b8>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	605a      	str	r2, [r3, #4]
  filtroVentana10(vectorin16, vectorout16, 4);
 8000a80:	f107 011c 	add.w	r1, r7, #28
 8000a84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a88:	2204      	movs	r2, #4
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f7ff fed4 	bl	8000838 <filtroVentana10>
  // Obtiene cantidad de ciclos que demoró la función
  Ciclos = DWT->CYCCNT;
 8000a90:	4b1e      	ldr	r3, [pc, #120]	; (8000b0c <main+0x1b8>)
 8000a92:	685b      	ldr	r3, [r3, #4]
 8000a94:	603b      	str	r3, [r7, #0]
  printf(Ciclos);
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f002 ffaf 	bl	80039fc <iprintf>

  // Antes de la función a medir: contador de ciclos a cero
  DWT->CYCCNT = 0;
 8000a9e:	4b1b      	ldr	r3, [pc, #108]	; (8000b0c <main+0x1b8>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	605a      	str	r2, [r3, #4]
  corr (vectorX16, vectorY16, vectorcorr, 4);
 8000aa4:	1d3a      	adds	r2, r7, #4
 8000aa6:	f107 010c 	add.w	r1, r7, #12
 8000aaa:	f107 0014 	add.w	r0, r7, #20
 8000aae:	2304      	movs	r3, #4
 8000ab0:	f7ff ff08 	bl	80008c4 <corr>
  // Obtiene cantidad de ciclos que demoró la función
  Ciclos = DWT->CYCCNT;
 8000ab4:	4b15      	ldr	r3, [pc, #84]	; (8000b0c <main+0x1b8>)
 8000ab6:	685b      	ldr	r3, [r3, #4]
 8000ab8:	603b      	str	r3, [r7, #0]
  printf(Ciclos);
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	4618      	mov	r0, r3
 8000abe:	f002 ff9d 	bl	80039fc <iprintf>
  // Antes de la función a medir: contador de ciclos a cero
  DWT->CYCCNT = 0;
 8000ac2:	4b12      	ldr	r3, [pc, #72]	; (8000b0c <main+0x1b8>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	605a      	str	r2, [r3, #4]
  asm_corr (vectorX16, vectorY16, vectorcorr, 4);
 8000ac8:	1d3a      	adds	r2, r7, #4
 8000aca:	f107 010c 	add.w	r1, r7, #12
 8000ace:	f107 0014 	add.w	r0, r7, #20
 8000ad2:	2304      	movs	r3, #4
 8000ad4:	f7ff fc2f 	bl	8000336 <asm_corr>
  // Obtiene cantidad de ciclos que demoró la función
  Ciclos = DWT->CYCCNT;
 8000ad8:	4b0c      	ldr	r3, [pc, #48]	; (8000b0c <main+0x1b8>)
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	603b      	str	r3, [r7, #0]
  printf(Ciclos);
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f002 ff8b 	bl	80039fc <iprintf>
  // Antes de la función a medir: contador de ciclos a cero
  DWT->CYCCNT = 0;
 8000ae6:	4b09      	ldr	r3, [pc, #36]	; (8000b0c <main+0x1b8>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	605a      	str	r2, [r3, #4]
  asm_corrSIMD (vectorX16, vectorY16, vectorcorr, 4);
 8000aec:	1d3a      	adds	r2, r7, #4
 8000aee:	f107 010c 	add.w	r1, r7, #12
 8000af2:	f107 0014 	add.w	r0, r7, #20
 8000af6:	2304      	movs	r3, #4
 8000af8:	f7ff fc39 	bl	800036e <asm_corrSIMD>
  // Obtiene cantidad de ciclos que demoró la función
  Ciclos = DWT->CYCCNT;
 8000afc:	4b03      	ldr	r3, [pc, #12]	; (8000b0c <main+0x1b8>)
 8000afe:	685b      	ldr	r3, [r3, #4]
 8000b00:	603b      	str	r3, [r7, #0]
  printf(Ciclos);
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	4618      	mov	r0, r3
 8000b06:	f002 ff79 	bl	80039fc <iprintf>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b0a:	e7fe      	b.n	8000b0a <main+0x1b6>
 8000b0c:	e0001000 	.word	0xe0001000
 8000b10:	08004930 	.word	0x08004930
 8000b14:	08004940 	.word	0x08004940
 8000b18:	08004948 	.word	0x08004948

08000b1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b094      	sub	sp, #80	; 0x50
 8000b20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b22:	f107 0320 	add.w	r3, r7, #32
 8000b26:	2230      	movs	r2, #48	; 0x30
 8000b28:	2100      	movs	r1, #0
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f002 ff5e 	bl	80039ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b30:	f107 030c 	add.w	r3, r7, #12
 8000b34:	2200      	movs	r2, #0
 8000b36:	601a      	str	r2, [r3, #0]
 8000b38:	605a      	str	r2, [r3, #4]
 8000b3a:	609a      	str	r2, [r3, #8]
 8000b3c:	60da      	str	r2, [r3, #12]
 8000b3e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b40:	2300      	movs	r3, #0
 8000b42:	60bb      	str	r3, [r7, #8]
 8000b44:	4b28      	ldr	r3, [pc, #160]	; (8000be8 <SystemClock_Config+0xcc>)
 8000b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b48:	4a27      	ldr	r2, [pc, #156]	; (8000be8 <SystemClock_Config+0xcc>)
 8000b4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b4e:	6413      	str	r3, [r2, #64]	; 0x40
 8000b50:	4b25      	ldr	r3, [pc, #148]	; (8000be8 <SystemClock_Config+0xcc>)
 8000b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b58:	60bb      	str	r3, [r7, #8]
 8000b5a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	607b      	str	r3, [r7, #4]
 8000b60:	4b22      	ldr	r3, [pc, #136]	; (8000bec <SystemClock_Config+0xd0>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a21      	ldr	r2, [pc, #132]	; (8000bec <SystemClock_Config+0xd0>)
 8000b66:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000b6a:	6013      	str	r3, [r2, #0]
 8000b6c:	4b1f      	ldr	r3, [pc, #124]	; (8000bec <SystemClock_Config+0xd0>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000b74:	607b      	str	r3, [r7, #4]
 8000b76:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000b7c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000b80:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b82:	2302      	movs	r3, #2
 8000b84:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b86:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000b8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b8c:	2304      	movs	r3, #4
 8000b8e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000b90:	23a8      	movs	r3, #168	; 0xa8
 8000b92:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b94:	2302      	movs	r3, #2
 8000b96:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000b98:	2307      	movs	r3, #7
 8000b9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b9c:	f107 0320 	add.w	r3, r7, #32
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f001 fb9d 	bl	80022e0 <HAL_RCC_OscConfig>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d001      	beq.n	8000bb0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000bac:	f000 f974 	bl	8000e98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bb0:	230f      	movs	r3, #15
 8000bb2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bb4:	2302      	movs	r3, #2
 8000bb6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000bbc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000bc0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000bc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bc6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000bc8:	f107 030c 	add.w	r3, r7, #12
 8000bcc:	2105      	movs	r1, #5
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f001 fdfe 	bl	80027d0 <HAL_RCC_ClockConfig>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000bda:	f000 f95d 	bl	8000e98 <Error_Handler>
  }
}
 8000bde:	bf00      	nop
 8000be0:	3750      	adds	r7, #80	; 0x50
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40023800 	.word	0x40023800
 8000bec:	40007000 	.word	0x40007000

08000bf0 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000bf4:	4b1f      	ldr	r3, [pc, #124]	; (8000c74 <MX_ETH_Init+0x84>)
 8000bf6:	4a20      	ldr	r2, [pc, #128]	; (8000c78 <MX_ETH_Init+0x88>)
 8000bf8:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000bfa:	4b20      	ldr	r3, [pc, #128]	; (8000c7c <MX_ETH_Init+0x8c>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000c00:	4b1e      	ldr	r3, [pc, #120]	; (8000c7c <MX_ETH_Init+0x8c>)
 8000c02:	2280      	movs	r2, #128	; 0x80
 8000c04:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000c06:	4b1d      	ldr	r3, [pc, #116]	; (8000c7c <MX_ETH_Init+0x8c>)
 8000c08:	22e1      	movs	r2, #225	; 0xe1
 8000c0a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000c0c:	4b1b      	ldr	r3, [pc, #108]	; (8000c7c <MX_ETH_Init+0x8c>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000c12:	4b1a      	ldr	r3, [pc, #104]	; (8000c7c <MX_ETH_Init+0x8c>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000c18:	4b18      	ldr	r3, [pc, #96]	; (8000c7c <MX_ETH_Init+0x8c>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000c1e:	4b15      	ldr	r3, [pc, #84]	; (8000c74 <MX_ETH_Init+0x84>)
 8000c20:	4a16      	ldr	r2, [pc, #88]	; (8000c7c <MX_ETH_Init+0x8c>)
 8000c22:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000c24:	4b13      	ldr	r3, [pc, #76]	; (8000c74 <MX_ETH_Init+0x84>)
 8000c26:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000c2a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000c2c:	4b11      	ldr	r3, [pc, #68]	; (8000c74 <MX_ETH_Init+0x84>)
 8000c2e:	4a14      	ldr	r2, [pc, #80]	; (8000c80 <MX_ETH_Init+0x90>)
 8000c30:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000c32:	4b10      	ldr	r3, [pc, #64]	; (8000c74 <MX_ETH_Init+0x84>)
 8000c34:	4a13      	ldr	r2, [pc, #76]	; (8000c84 <MX_ETH_Init+0x94>)
 8000c36:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000c38:	4b0e      	ldr	r3, [pc, #56]	; (8000c74 <MX_ETH_Init+0x84>)
 8000c3a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000c3e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000c40:	480c      	ldr	r0, [pc, #48]	; (8000c74 <MX_ETH_Init+0x84>)
 8000c42:	f000 fd57 	bl	80016f4 <HAL_ETH_Init>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000c4c:	f000 f924 	bl	8000e98 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000c50:	2238      	movs	r2, #56	; 0x38
 8000c52:	2100      	movs	r1, #0
 8000c54:	480c      	ldr	r0, [pc, #48]	; (8000c88 <MX_ETH_Init+0x98>)
 8000c56:	f002 fec9 	bl	80039ec <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000c5a:	4b0b      	ldr	r3, [pc, #44]	; (8000c88 <MX_ETH_Init+0x98>)
 8000c5c:	2221      	movs	r2, #33	; 0x21
 8000c5e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000c60:	4b09      	ldr	r3, [pc, #36]	; (8000c88 <MX_ETH_Init+0x98>)
 8000c62:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8000c66:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000c68:	4b07      	ldr	r3, [pc, #28]	; (8000c88 <MX_ETH_Init+0x98>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000c6e:	bf00      	nop
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	20000204 	.word	0x20000204
 8000c78:	40028000 	.word	0x40028000
 8000c7c:	20000804 	.word	0x20000804
 8000c80:	20000164 	.word	0x20000164
 8000c84:	200000c4 	.word	0x200000c4
 8000c88:	2000008c 	.word	0x2000008c

08000c8c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000c90:	4b11      	ldr	r3, [pc, #68]	; (8000cd8 <MX_USART3_UART_Init+0x4c>)
 8000c92:	4a12      	ldr	r2, [pc, #72]	; (8000cdc <MX_USART3_UART_Init+0x50>)
 8000c94:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000c96:	4b10      	ldr	r3, [pc, #64]	; (8000cd8 <MX_USART3_UART_Init+0x4c>)
 8000c98:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c9c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c9e:	4b0e      	ldr	r3, [pc, #56]	; (8000cd8 <MX_USART3_UART_Init+0x4c>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ca4:	4b0c      	ldr	r3, [pc, #48]	; (8000cd8 <MX_USART3_UART_Init+0x4c>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000caa:	4b0b      	ldr	r3, [pc, #44]	; (8000cd8 <MX_USART3_UART_Init+0x4c>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000cb0:	4b09      	ldr	r3, [pc, #36]	; (8000cd8 <MX_USART3_UART_Init+0x4c>)
 8000cb2:	220c      	movs	r2, #12
 8000cb4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cb6:	4b08      	ldr	r3, [pc, #32]	; (8000cd8 <MX_USART3_UART_Init+0x4c>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cbc:	4b06      	ldr	r3, [pc, #24]	; (8000cd8 <MX_USART3_UART_Init+0x4c>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000cc2:	4805      	ldr	r0, [pc, #20]	; (8000cd8 <MX_USART3_UART_Init+0x4c>)
 8000cc4:	f001 ffa4 	bl	8002c10 <HAL_UART_Init>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000cce:	f000 f8e3 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000cd2:	bf00      	nop
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	200002b4 	.word	0x200002b4
 8000cdc:	40004800 	.word	0x40004800

08000ce0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000ce4:	4b14      	ldr	r3, [pc, #80]	; (8000d38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ce6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000cea:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000cec:	4b12      	ldr	r3, [pc, #72]	; (8000d38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000cee:	2204      	movs	r2, #4
 8000cf0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000cf2:	4b11      	ldr	r3, [pc, #68]	; (8000d38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000cf4:	2202      	movs	r2, #2
 8000cf6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000cf8:	4b0f      	ldr	r3, [pc, #60]	; (8000d38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000cfe:	4b0e      	ldr	r3, [pc, #56]	; (8000d38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d00:	2202      	movs	r2, #2
 8000d02:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000d04:	4b0c      	ldr	r3, [pc, #48]	; (8000d38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d06:	2201      	movs	r2, #1
 8000d08:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000d0a:	4b0b      	ldr	r3, [pc, #44]	; (8000d38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000d10:	4b09      	ldr	r3, [pc, #36]	; (8000d38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000d16:	4b08      	ldr	r3, [pc, #32]	; (8000d38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d18:	2201      	movs	r2, #1
 8000d1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000d1c:	4b06      	ldr	r3, [pc, #24]	; (8000d38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000d22:	4805      	ldr	r0, [pc, #20]	; (8000d38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d24:	f001 f9bf 	bl	80020a6 <HAL_PCD_Init>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000d2e:	f000 f8b3 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000d32:	bf00      	nop
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	200002f8 	.word	0x200002f8

08000d3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b08c      	sub	sp, #48	; 0x30
 8000d40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d42:	f107 031c 	add.w	r3, r7, #28
 8000d46:	2200      	movs	r2, #0
 8000d48:	601a      	str	r2, [r3, #0]
 8000d4a:	605a      	str	r2, [r3, #4]
 8000d4c:	609a      	str	r2, [r3, #8]
 8000d4e:	60da      	str	r2, [r3, #12]
 8000d50:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d52:	2300      	movs	r3, #0
 8000d54:	61bb      	str	r3, [r7, #24]
 8000d56:	4b4c      	ldr	r3, [pc, #304]	; (8000e88 <MX_GPIO_Init+0x14c>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d5a:	4a4b      	ldr	r2, [pc, #300]	; (8000e88 <MX_GPIO_Init+0x14c>)
 8000d5c:	f043 0304 	orr.w	r3, r3, #4
 8000d60:	6313      	str	r3, [r2, #48]	; 0x30
 8000d62:	4b49      	ldr	r3, [pc, #292]	; (8000e88 <MX_GPIO_Init+0x14c>)
 8000d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d66:	f003 0304 	and.w	r3, r3, #4
 8000d6a:	61bb      	str	r3, [r7, #24]
 8000d6c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d6e:	2300      	movs	r3, #0
 8000d70:	617b      	str	r3, [r7, #20]
 8000d72:	4b45      	ldr	r3, [pc, #276]	; (8000e88 <MX_GPIO_Init+0x14c>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d76:	4a44      	ldr	r2, [pc, #272]	; (8000e88 <MX_GPIO_Init+0x14c>)
 8000d78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d7e:	4b42      	ldr	r3, [pc, #264]	; (8000e88 <MX_GPIO_Init+0x14c>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d86:	617b      	str	r3, [r7, #20]
 8000d88:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	613b      	str	r3, [r7, #16]
 8000d8e:	4b3e      	ldr	r3, [pc, #248]	; (8000e88 <MX_GPIO_Init+0x14c>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d92:	4a3d      	ldr	r2, [pc, #244]	; (8000e88 <MX_GPIO_Init+0x14c>)
 8000d94:	f043 0301 	orr.w	r3, r3, #1
 8000d98:	6313      	str	r3, [r2, #48]	; 0x30
 8000d9a:	4b3b      	ldr	r3, [pc, #236]	; (8000e88 <MX_GPIO_Init+0x14c>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9e:	f003 0301 	and.w	r3, r3, #1
 8000da2:	613b      	str	r3, [r7, #16]
 8000da4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000da6:	2300      	movs	r3, #0
 8000da8:	60fb      	str	r3, [r7, #12]
 8000daa:	4b37      	ldr	r3, [pc, #220]	; (8000e88 <MX_GPIO_Init+0x14c>)
 8000dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dae:	4a36      	ldr	r2, [pc, #216]	; (8000e88 <MX_GPIO_Init+0x14c>)
 8000db0:	f043 0302 	orr.w	r3, r3, #2
 8000db4:	6313      	str	r3, [r2, #48]	; 0x30
 8000db6:	4b34      	ldr	r3, [pc, #208]	; (8000e88 <MX_GPIO_Init+0x14c>)
 8000db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dba:	f003 0302 	and.w	r3, r3, #2
 8000dbe:	60fb      	str	r3, [r7, #12]
 8000dc0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	60bb      	str	r3, [r7, #8]
 8000dc6:	4b30      	ldr	r3, [pc, #192]	; (8000e88 <MX_GPIO_Init+0x14c>)
 8000dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dca:	4a2f      	ldr	r2, [pc, #188]	; (8000e88 <MX_GPIO_Init+0x14c>)
 8000dcc:	f043 0308 	orr.w	r3, r3, #8
 8000dd0:	6313      	str	r3, [r2, #48]	; 0x30
 8000dd2:	4b2d      	ldr	r3, [pc, #180]	; (8000e88 <MX_GPIO_Init+0x14c>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd6:	f003 0308 	and.w	r3, r3, #8
 8000dda:	60bb      	str	r3, [r7, #8]
 8000ddc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000dde:	2300      	movs	r3, #0
 8000de0:	607b      	str	r3, [r7, #4]
 8000de2:	4b29      	ldr	r3, [pc, #164]	; (8000e88 <MX_GPIO_Init+0x14c>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de6:	4a28      	ldr	r2, [pc, #160]	; (8000e88 <MX_GPIO_Init+0x14c>)
 8000de8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000dec:	6313      	str	r3, [r2, #48]	; 0x30
 8000dee:	4b26      	ldr	r3, [pc, #152]	; (8000e88 <MX_GPIO_Init+0x14c>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000df6:	607b      	str	r3, [r7, #4]
 8000df8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	f244 0181 	movw	r1, #16513	; 0x4081
 8000e00:	4822      	ldr	r0, [pc, #136]	; (8000e8c <MX_GPIO_Init+0x150>)
 8000e02:	f001 f937 	bl	8002074 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000e06:	2200      	movs	r2, #0
 8000e08:	2140      	movs	r1, #64	; 0x40
 8000e0a:	4821      	ldr	r0, [pc, #132]	; (8000e90 <MX_GPIO_Init+0x154>)
 8000e0c:	f001 f932 	bl	8002074 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000e10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e16:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000e1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000e20:	f107 031c 	add.w	r3, r7, #28
 8000e24:	4619      	mov	r1, r3
 8000e26:	481b      	ldr	r0, [pc, #108]	; (8000e94 <MX_GPIO_Init+0x158>)
 8000e28:	f000 ff78 	bl	8001d1c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000e2c:	f244 0381 	movw	r3, #16513	; 0x4081
 8000e30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e32:	2301      	movs	r3, #1
 8000e34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e3e:	f107 031c 	add.w	r3, r7, #28
 8000e42:	4619      	mov	r1, r3
 8000e44:	4811      	ldr	r0, [pc, #68]	; (8000e8c <MX_GPIO_Init+0x150>)
 8000e46:	f000 ff69 	bl	8001d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000e4a:	2340      	movs	r3, #64	; 0x40
 8000e4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e52:	2300      	movs	r3, #0
 8000e54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e56:	2300      	movs	r3, #0
 8000e58:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000e5a:	f107 031c 	add.w	r3, r7, #28
 8000e5e:	4619      	mov	r1, r3
 8000e60:	480b      	ldr	r0, [pc, #44]	; (8000e90 <MX_GPIO_Init+0x154>)
 8000e62:	f000 ff5b 	bl	8001d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000e66:	2380      	movs	r3, #128	; 0x80
 8000e68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000e72:	f107 031c 	add.w	r3, r7, #28
 8000e76:	4619      	mov	r1, r3
 8000e78:	4805      	ldr	r0, [pc, #20]	; (8000e90 <MX_GPIO_Init+0x154>)
 8000e7a:	f000 ff4f 	bl	8001d1c <HAL_GPIO_Init>

}
 8000e7e:	bf00      	nop
 8000e80:	3730      	adds	r7, #48	; 0x30
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	40023800 	.word	0x40023800
 8000e8c:	40020400 	.word	0x40020400
 8000e90:	40021800 	.word	0x40021800
 8000e94:	40020800 	.word	0x40020800

08000e98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000e9c:	b672      	cpsid	i
}
 8000e9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ea0:	e7fe      	b.n	8000ea0 <Error_Handler+0x8>
	...

08000ea4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	607b      	str	r3, [r7, #4]
 8000eae:	4b10      	ldr	r3, [pc, #64]	; (8000ef0 <HAL_MspInit+0x4c>)
 8000eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eb2:	4a0f      	ldr	r2, [pc, #60]	; (8000ef0 <HAL_MspInit+0x4c>)
 8000eb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000eb8:	6453      	str	r3, [r2, #68]	; 0x44
 8000eba:	4b0d      	ldr	r3, [pc, #52]	; (8000ef0 <HAL_MspInit+0x4c>)
 8000ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ebe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ec2:	607b      	str	r3, [r7, #4]
 8000ec4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	603b      	str	r3, [r7, #0]
 8000eca:	4b09      	ldr	r3, [pc, #36]	; (8000ef0 <HAL_MspInit+0x4c>)
 8000ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ece:	4a08      	ldr	r2, [pc, #32]	; (8000ef0 <HAL_MspInit+0x4c>)
 8000ed0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ed4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ed6:	4b06      	ldr	r3, [pc, #24]	; (8000ef0 <HAL_MspInit+0x4c>)
 8000ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ede:	603b      	str	r3, [r7, #0]
 8000ee0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ee2:	bf00      	nop
 8000ee4:	370c      	adds	r7, #12
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	40023800 	.word	0x40023800

08000ef4 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b08e      	sub	sp, #56	; 0x38
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000efc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
 8000f04:	605a      	str	r2, [r3, #4]
 8000f06:	609a      	str	r2, [r3, #8]
 8000f08:	60da      	str	r2, [r3, #12]
 8000f0a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a55      	ldr	r2, [pc, #340]	; (8001068 <HAL_ETH_MspInit+0x174>)
 8000f12:	4293      	cmp	r3, r2
 8000f14:	f040 80a4 	bne.w	8001060 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000f18:	2300      	movs	r3, #0
 8000f1a:	623b      	str	r3, [r7, #32]
 8000f1c:	4b53      	ldr	r3, [pc, #332]	; (800106c <HAL_ETH_MspInit+0x178>)
 8000f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f20:	4a52      	ldr	r2, [pc, #328]	; (800106c <HAL_ETH_MspInit+0x178>)
 8000f22:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f26:	6313      	str	r3, [r2, #48]	; 0x30
 8000f28:	4b50      	ldr	r3, [pc, #320]	; (800106c <HAL_ETH_MspInit+0x178>)
 8000f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f30:	623b      	str	r3, [r7, #32]
 8000f32:	6a3b      	ldr	r3, [r7, #32]
 8000f34:	2300      	movs	r3, #0
 8000f36:	61fb      	str	r3, [r7, #28]
 8000f38:	4b4c      	ldr	r3, [pc, #304]	; (800106c <HAL_ETH_MspInit+0x178>)
 8000f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3c:	4a4b      	ldr	r2, [pc, #300]	; (800106c <HAL_ETH_MspInit+0x178>)
 8000f3e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000f42:	6313      	str	r3, [r2, #48]	; 0x30
 8000f44:	4b49      	ldr	r3, [pc, #292]	; (800106c <HAL_ETH_MspInit+0x178>)
 8000f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f48:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000f4c:	61fb      	str	r3, [r7, #28]
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	2300      	movs	r3, #0
 8000f52:	61bb      	str	r3, [r7, #24]
 8000f54:	4b45      	ldr	r3, [pc, #276]	; (800106c <HAL_ETH_MspInit+0x178>)
 8000f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f58:	4a44      	ldr	r2, [pc, #272]	; (800106c <HAL_ETH_MspInit+0x178>)
 8000f5a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000f5e:	6313      	str	r3, [r2, #48]	; 0x30
 8000f60:	4b42      	ldr	r3, [pc, #264]	; (800106c <HAL_ETH_MspInit+0x178>)
 8000f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000f68:	61bb      	str	r3, [r7, #24]
 8000f6a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	617b      	str	r3, [r7, #20]
 8000f70:	4b3e      	ldr	r3, [pc, #248]	; (800106c <HAL_ETH_MspInit+0x178>)
 8000f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f74:	4a3d      	ldr	r2, [pc, #244]	; (800106c <HAL_ETH_MspInit+0x178>)
 8000f76:	f043 0304 	orr.w	r3, r3, #4
 8000f7a:	6313      	str	r3, [r2, #48]	; 0x30
 8000f7c:	4b3b      	ldr	r3, [pc, #236]	; (800106c <HAL_ETH_MspInit+0x178>)
 8000f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f80:	f003 0304 	and.w	r3, r3, #4
 8000f84:	617b      	str	r3, [r7, #20]
 8000f86:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f88:	2300      	movs	r3, #0
 8000f8a:	613b      	str	r3, [r7, #16]
 8000f8c:	4b37      	ldr	r3, [pc, #220]	; (800106c <HAL_ETH_MspInit+0x178>)
 8000f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f90:	4a36      	ldr	r2, [pc, #216]	; (800106c <HAL_ETH_MspInit+0x178>)
 8000f92:	f043 0301 	orr.w	r3, r3, #1
 8000f96:	6313      	str	r3, [r2, #48]	; 0x30
 8000f98:	4b34      	ldr	r3, [pc, #208]	; (800106c <HAL_ETH_MspInit+0x178>)
 8000f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9c:	f003 0301 	and.w	r3, r3, #1
 8000fa0:	613b      	str	r3, [r7, #16]
 8000fa2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	60fb      	str	r3, [r7, #12]
 8000fa8:	4b30      	ldr	r3, [pc, #192]	; (800106c <HAL_ETH_MspInit+0x178>)
 8000faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fac:	4a2f      	ldr	r2, [pc, #188]	; (800106c <HAL_ETH_MspInit+0x178>)
 8000fae:	f043 0302 	orr.w	r3, r3, #2
 8000fb2:	6313      	str	r3, [r2, #48]	; 0x30
 8000fb4:	4b2d      	ldr	r3, [pc, #180]	; (800106c <HAL_ETH_MspInit+0x178>)
 8000fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb8:	f003 0302 	and.w	r3, r3, #2
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	60bb      	str	r3, [r7, #8]
 8000fc4:	4b29      	ldr	r3, [pc, #164]	; (800106c <HAL_ETH_MspInit+0x178>)
 8000fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc8:	4a28      	ldr	r2, [pc, #160]	; (800106c <HAL_ETH_MspInit+0x178>)
 8000fca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fce:	6313      	str	r3, [r2, #48]	; 0x30
 8000fd0:	4b26      	ldr	r3, [pc, #152]	; (800106c <HAL_ETH_MspInit+0x178>)
 8000fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fd8:	60bb      	str	r3, [r7, #8]
 8000fda:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000fdc:	2332      	movs	r3, #50	; 0x32
 8000fde:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fe8:	2303      	movs	r3, #3
 8000fea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000fec:	230b      	movs	r3, #11
 8000fee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ff0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	481e      	ldr	r0, [pc, #120]	; (8001070 <HAL_ETH_MspInit+0x17c>)
 8000ff8:	f000 fe90 	bl	8001d1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000ffc:	2386      	movs	r3, #134	; 0x86
 8000ffe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001000:	2302      	movs	r3, #2
 8001002:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001004:	2300      	movs	r3, #0
 8001006:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001008:	2303      	movs	r3, #3
 800100a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800100c:	230b      	movs	r3, #11
 800100e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001010:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001014:	4619      	mov	r1, r3
 8001016:	4817      	ldr	r0, [pc, #92]	; (8001074 <HAL_ETH_MspInit+0x180>)
 8001018:	f000 fe80 	bl	8001d1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800101c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001020:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001022:	2302      	movs	r3, #2
 8001024:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001026:	2300      	movs	r3, #0
 8001028:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800102a:	2303      	movs	r3, #3
 800102c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800102e:	230b      	movs	r3, #11
 8001030:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001032:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001036:	4619      	mov	r1, r3
 8001038:	480f      	ldr	r0, [pc, #60]	; (8001078 <HAL_ETH_MspInit+0x184>)
 800103a:	f000 fe6f 	bl	8001d1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800103e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001042:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001044:	2302      	movs	r3, #2
 8001046:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001048:	2300      	movs	r3, #0
 800104a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800104c:	2303      	movs	r3, #3
 800104e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001050:	230b      	movs	r3, #11
 8001052:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001054:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001058:	4619      	mov	r1, r3
 800105a:	4808      	ldr	r0, [pc, #32]	; (800107c <HAL_ETH_MspInit+0x188>)
 800105c:	f000 fe5e 	bl	8001d1c <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001060:	bf00      	nop
 8001062:	3738      	adds	r7, #56	; 0x38
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	40028000 	.word	0x40028000
 800106c:	40023800 	.word	0x40023800
 8001070:	40020800 	.word	0x40020800
 8001074:	40020000 	.word	0x40020000
 8001078:	40020400 	.word	0x40020400
 800107c:	40021800 	.word	0x40021800

08001080 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b08a      	sub	sp, #40	; 0x28
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001088:	f107 0314 	add.w	r3, r7, #20
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	605a      	str	r2, [r3, #4]
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	60da      	str	r2, [r3, #12]
 8001096:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a19      	ldr	r2, [pc, #100]	; (8001104 <HAL_UART_MspInit+0x84>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d12c      	bne.n	80010fc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80010a2:	2300      	movs	r3, #0
 80010a4:	613b      	str	r3, [r7, #16]
 80010a6:	4b18      	ldr	r3, [pc, #96]	; (8001108 <HAL_UART_MspInit+0x88>)
 80010a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010aa:	4a17      	ldr	r2, [pc, #92]	; (8001108 <HAL_UART_MspInit+0x88>)
 80010ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010b0:	6413      	str	r3, [r2, #64]	; 0x40
 80010b2:	4b15      	ldr	r3, [pc, #84]	; (8001108 <HAL_UART_MspInit+0x88>)
 80010b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80010ba:	613b      	str	r3, [r7, #16]
 80010bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010be:	2300      	movs	r3, #0
 80010c0:	60fb      	str	r3, [r7, #12]
 80010c2:	4b11      	ldr	r3, [pc, #68]	; (8001108 <HAL_UART_MspInit+0x88>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c6:	4a10      	ldr	r2, [pc, #64]	; (8001108 <HAL_UART_MspInit+0x88>)
 80010c8:	f043 0308 	orr.w	r3, r3, #8
 80010cc:	6313      	str	r3, [r2, #48]	; 0x30
 80010ce:	4b0e      	ldr	r3, [pc, #56]	; (8001108 <HAL_UART_MspInit+0x88>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d2:	f003 0308 	and.w	r3, r3, #8
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80010da:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e0:	2302      	movs	r3, #2
 80010e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e4:	2300      	movs	r3, #0
 80010e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010e8:	2303      	movs	r3, #3
 80010ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80010ec:	2307      	movs	r3, #7
 80010ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010f0:	f107 0314 	add.w	r3, r7, #20
 80010f4:	4619      	mov	r1, r3
 80010f6:	4805      	ldr	r0, [pc, #20]	; (800110c <HAL_UART_MspInit+0x8c>)
 80010f8:	f000 fe10 	bl	8001d1c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80010fc:	bf00      	nop
 80010fe:	3728      	adds	r7, #40	; 0x28
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	40004800 	.word	0x40004800
 8001108:	40023800 	.word	0x40023800
 800110c:	40020c00 	.word	0x40020c00

08001110 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b08a      	sub	sp, #40	; 0x28
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001118:	f107 0314 	add.w	r3, r7, #20
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
 8001126:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001130:	d13f      	bne.n	80011b2 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001132:	2300      	movs	r3, #0
 8001134:	613b      	str	r3, [r7, #16]
 8001136:	4b21      	ldr	r3, [pc, #132]	; (80011bc <HAL_PCD_MspInit+0xac>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113a:	4a20      	ldr	r2, [pc, #128]	; (80011bc <HAL_PCD_MspInit+0xac>)
 800113c:	f043 0301 	orr.w	r3, r3, #1
 8001140:	6313      	str	r3, [r2, #48]	; 0x30
 8001142:	4b1e      	ldr	r3, [pc, #120]	; (80011bc <HAL_PCD_MspInit+0xac>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	613b      	str	r3, [r7, #16]
 800114c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800114e:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001152:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001154:	2302      	movs	r3, #2
 8001156:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001158:	2300      	movs	r3, #0
 800115a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800115c:	2303      	movs	r3, #3
 800115e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001160:	230a      	movs	r3, #10
 8001162:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001164:	f107 0314 	add.w	r3, r7, #20
 8001168:	4619      	mov	r1, r3
 800116a:	4815      	ldr	r0, [pc, #84]	; (80011c0 <HAL_PCD_MspInit+0xb0>)
 800116c:	f000 fdd6 	bl	8001d1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001170:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001174:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001176:	2300      	movs	r3, #0
 8001178:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800117e:	f107 0314 	add.w	r3, r7, #20
 8001182:	4619      	mov	r1, r3
 8001184:	480e      	ldr	r0, [pc, #56]	; (80011c0 <HAL_PCD_MspInit+0xb0>)
 8001186:	f000 fdc9 	bl	8001d1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800118a:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <HAL_PCD_MspInit+0xac>)
 800118c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800118e:	4a0b      	ldr	r2, [pc, #44]	; (80011bc <HAL_PCD_MspInit+0xac>)
 8001190:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001194:	6353      	str	r3, [r2, #52]	; 0x34
 8001196:	2300      	movs	r3, #0
 8001198:	60fb      	str	r3, [r7, #12]
 800119a:	4b08      	ldr	r3, [pc, #32]	; (80011bc <HAL_PCD_MspInit+0xac>)
 800119c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800119e:	4a07      	ldr	r2, [pc, #28]	; (80011bc <HAL_PCD_MspInit+0xac>)
 80011a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011a4:	6453      	str	r3, [r2, #68]	; 0x44
 80011a6:	4b05      	ldr	r3, [pc, #20]	; (80011bc <HAL_PCD_MspInit+0xac>)
 80011a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011ae:	60fb      	str	r3, [r7, #12]
 80011b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80011b2:	bf00      	nop
 80011b4:	3728      	adds	r7, #40	; 0x28
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40023800 	.word	0x40023800
 80011c0:	40020000 	.word	0x40020000

080011c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011c8:	e7fe      	b.n	80011c8 <NMI_Handler+0x4>

080011ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011ca:	b480      	push	{r7}
 80011cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011ce:	e7fe      	b.n	80011ce <HardFault_Handler+0x4>

080011d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011d4:	e7fe      	b.n	80011d4 <MemManage_Handler+0x4>

080011d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011d6:	b480      	push	{r7}
 80011d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011da:	e7fe      	b.n	80011da <BusFault_Handler+0x4>

080011dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011e0:	e7fe      	b.n	80011e0 <UsageFault_Handler+0x4>

080011e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011e2:	b480      	push	{r7}
 80011e4:	b085      	sub	sp, #20
 80011e6:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80011e8:	f3ef 8314 	mrs	r3, CONTROL
 80011ec:	607b      	str	r3, [r7, #4]
  return(result);
 80011ee:	687b      	ldr	r3, [r7, #4]
	// Handler de la interrupcion "SVC" (Supervisor Call).
	// Usado por el ejemplo "PrivilegiosSVC".

    // Se obtiene el valor del registro "control". El bit 0 indica el nivel
    // de privilegio en modo "Thread". Deberia ser 1: No privilegiado.
    uint32_t x = __get_CONTROL ();
 80011f0:	60fb      	str	r3, [r7, #12]

    // Borra el bit 0. Nuevo valor 0: privilegiado.
    x &= ~1u;
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	f023 0301 	bic.w	r3, r3, #1
 80011f8:	60fb      	str	r3, [r7, #12]
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 80011fe:	68bb      	ldr	r3, [r7, #8]
 8001200:	f383 8814 	msr	CONTROL, r3
}
 8001204:	bf00      	nop
    __set_CONTROL (x);
  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001206:	bf00      	nop
 8001208:	3714      	adds	r7, #20
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr

08001212 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001212:	b480      	push	{r7}
 8001214:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001216:	bf00      	nop
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr

08001220 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001224:	bf00      	nop
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr

0800122e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800122e:	b580      	push	{r7, lr}
 8001230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001232:	f000 f935 	bl	80014a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001236:	bf00      	nop
 8001238:	bd80      	pop	{r7, pc}

0800123a <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800123a:	b580      	push	{r7, lr}
 800123c:	b086      	sub	sp, #24
 800123e:	af00      	add	r7, sp, #0
 8001240:	60f8      	str	r0, [r7, #12]
 8001242:	60b9      	str	r1, [r7, #8]
 8001244:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001246:	2300      	movs	r3, #0
 8001248:	617b      	str	r3, [r7, #20]
 800124a:	e00a      	b.n	8001262 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800124c:	f3af 8000 	nop.w
 8001250:	4601      	mov	r1, r0
 8001252:	68bb      	ldr	r3, [r7, #8]
 8001254:	1c5a      	adds	r2, r3, #1
 8001256:	60ba      	str	r2, [r7, #8]
 8001258:	b2ca      	uxtb	r2, r1
 800125a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	3301      	adds	r3, #1
 8001260:	617b      	str	r3, [r7, #20]
 8001262:	697a      	ldr	r2, [r7, #20]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	429a      	cmp	r2, r3
 8001268:	dbf0      	blt.n	800124c <_read+0x12>
	}

return len;
 800126a:	687b      	ldr	r3, [r7, #4]
}
 800126c:	4618      	mov	r0, r3
 800126e:	3718      	adds	r7, #24
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}

08001274 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b086      	sub	sp, #24
 8001278:	af00      	add	r7, sp, #0
 800127a:	60f8      	str	r0, [r7, #12]
 800127c:	60b9      	str	r1, [r7, #8]
 800127e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001280:	2300      	movs	r3, #0
 8001282:	617b      	str	r3, [r7, #20]
 8001284:	e009      	b.n	800129a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	1c5a      	adds	r2, r3, #1
 800128a:	60ba      	str	r2, [r7, #8]
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff fa58 	bl	8000744 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	3301      	adds	r3, #1
 8001298:	617b      	str	r3, [r7, #20]
 800129a:	697a      	ldr	r2, [r7, #20]
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	429a      	cmp	r2, r3
 80012a0:	dbf1      	blt.n	8001286 <_write+0x12>
	}
	return len;
 80012a2:	687b      	ldr	r3, [r7, #4]
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3718      	adds	r7, #24
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <_close>:

int _close(int file)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
	return -1;
 80012b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	370c      	adds	r7, #12
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr

080012c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012d4:	605a      	str	r2, [r3, #4]
	return 0;
 80012d6:	2300      	movs	r3, #0
}
 80012d8:	4618      	mov	r0, r3
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr

080012e4 <_isatty>:

int _isatty(int file)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
	return 1;
 80012ec:	2301      	movs	r3, #1
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr

080012fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012fa:	b480      	push	{r7}
 80012fc:	b085      	sub	sp, #20
 80012fe:	af00      	add	r7, sp, #0
 8001300:	60f8      	str	r0, [r7, #12]
 8001302:	60b9      	str	r1, [r7, #8]
 8001304:	607a      	str	r2, [r7, #4]
	return 0;
 8001306:	2300      	movs	r3, #0
}
 8001308:	4618      	mov	r0, r3
 800130a:	3714      	adds	r7, #20
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr

08001314 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b086      	sub	sp, #24
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800131c:	4a14      	ldr	r2, [pc, #80]	; (8001370 <_sbrk+0x5c>)
 800131e:	4b15      	ldr	r3, [pc, #84]	; (8001374 <_sbrk+0x60>)
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001328:	4b13      	ldr	r3, [pc, #76]	; (8001378 <_sbrk+0x64>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d102      	bne.n	8001336 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001330:	4b11      	ldr	r3, [pc, #68]	; (8001378 <_sbrk+0x64>)
 8001332:	4a12      	ldr	r2, [pc, #72]	; (800137c <_sbrk+0x68>)
 8001334:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001336:	4b10      	ldr	r3, [pc, #64]	; (8001378 <_sbrk+0x64>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4413      	add	r3, r2
 800133e:	693a      	ldr	r2, [r7, #16]
 8001340:	429a      	cmp	r2, r3
 8001342:	d207      	bcs.n	8001354 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001344:	f002 fb28 	bl	8003998 <__errno>
 8001348:	4603      	mov	r3, r0
 800134a:	220c      	movs	r2, #12
 800134c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800134e:	f04f 33ff 	mov.w	r3, #4294967295
 8001352:	e009      	b.n	8001368 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001354:	4b08      	ldr	r3, [pc, #32]	; (8001378 <_sbrk+0x64>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800135a:	4b07      	ldr	r3, [pc, #28]	; (8001378 <_sbrk+0x64>)
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	4413      	add	r3, r2
 8001362:	4a05      	ldr	r2, [pc, #20]	; (8001378 <_sbrk+0x64>)
 8001364:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001366:	68fb      	ldr	r3, [r7, #12]
}
 8001368:	4618      	mov	r0, r3
 800136a:	3718      	adds	r7, #24
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	20030000 	.word	0x20030000
 8001374:	00000400 	.word	0x00000400
 8001378:	2000080c 	.word	0x2000080c
 800137c:	20000828 	.word	0x20000828

08001380 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001384:	4b06      	ldr	r3, [pc, #24]	; (80013a0 <SystemInit+0x20>)
 8001386:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800138a:	4a05      	ldr	r2, [pc, #20]	; (80013a0 <SystemInit+0x20>)
 800138c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001390:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	e000ed00 	.word	0xe000ed00

080013a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  nop
 80013a4:	bf00      	nop
  nop
 80013a6:	bf00      	nop
  ldr   sp, =_estack       /* set stack pointer */
 80013a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013e0 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013ac:	480d      	ldr	r0, [pc, #52]	; (80013e4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80013ae:	490e      	ldr	r1, [pc, #56]	; (80013e8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80013b0:	4a0e      	ldr	r2, [pc, #56]	; (80013ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80013b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013b4:	e002      	b.n	80013bc <LoopCopyDataInit>

080013b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ba:	3304      	adds	r3, #4

080013bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013c0:	d3f9      	bcc.n	80013b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013c2:	4a0b      	ldr	r2, [pc, #44]	; (80013f0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80013c4:	4c0b      	ldr	r4, [pc, #44]	; (80013f4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80013c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013c8:	e001      	b.n	80013ce <LoopFillZerobss>

080013ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013cc:	3204      	adds	r2, #4

080013ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013d0:	d3fb      	bcc.n	80013ca <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80013d2:	f7ff ffd5 	bl	8001380 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80013d6:	f002 fae5 	bl	80039a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013da:	f7ff fabb 	bl	8000954 <main>
  bx  lr    
 80013de:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80013e0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80013e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013e8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80013ec:	08004a10 	.word	0x08004a10
  ldr r2, =_sbss
 80013f0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80013f4:	20000824 	.word	0x20000824

080013f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013f8:	e7fe      	b.n	80013f8 <ADC_IRQHandler>
	...

080013fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001400:	4b0e      	ldr	r3, [pc, #56]	; (800143c <HAL_Init+0x40>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a0d      	ldr	r2, [pc, #52]	; (800143c <HAL_Init+0x40>)
 8001406:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800140a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800140c:	4b0b      	ldr	r3, [pc, #44]	; (800143c <HAL_Init+0x40>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a0a      	ldr	r2, [pc, #40]	; (800143c <HAL_Init+0x40>)
 8001412:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001416:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001418:	4b08      	ldr	r3, [pc, #32]	; (800143c <HAL_Init+0x40>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a07      	ldr	r2, [pc, #28]	; (800143c <HAL_Init+0x40>)
 800141e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001422:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001424:	2003      	movs	r0, #3
 8001426:	f000 f931 	bl	800168c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800142a:	2000      	movs	r0, #0
 800142c:	f000 f808 	bl	8001440 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001430:	f7ff fd38 	bl	8000ea4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001434:	2300      	movs	r3, #0
}
 8001436:	4618      	mov	r0, r3
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	40023c00 	.word	0x40023c00

08001440 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001448:	4b12      	ldr	r3, [pc, #72]	; (8001494 <HAL_InitTick+0x54>)
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	4b12      	ldr	r3, [pc, #72]	; (8001498 <HAL_InitTick+0x58>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	4619      	mov	r1, r3
 8001452:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001456:	fbb3 f3f1 	udiv	r3, r3, r1
 800145a:	fbb2 f3f3 	udiv	r3, r2, r3
 800145e:	4618      	mov	r0, r3
 8001460:	f000 f93b 	bl	80016da <HAL_SYSTICK_Config>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	e00e      	b.n	800148c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2b0f      	cmp	r3, #15
 8001472:	d80a      	bhi.n	800148a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001474:	2200      	movs	r2, #0
 8001476:	6879      	ldr	r1, [r7, #4]
 8001478:	f04f 30ff 	mov.w	r0, #4294967295
 800147c:	f000 f911 	bl	80016a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001480:	4a06      	ldr	r2, [pc, #24]	; (800149c <HAL_InitTick+0x5c>)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001486:	2300      	movs	r3, #0
 8001488:	e000      	b.n	800148c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
}
 800148c:	4618      	mov	r0, r3
 800148e:	3708      	adds	r7, #8
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	20000000 	.word	0x20000000
 8001498:	20000008 	.word	0x20000008
 800149c:	20000004 	.word	0x20000004

080014a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014a4:	4b06      	ldr	r3, [pc, #24]	; (80014c0 <HAL_IncTick+0x20>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	461a      	mov	r2, r3
 80014aa:	4b06      	ldr	r3, [pc, #24]	; (80014c4 <HAL_IncTick+0x24>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4413      	add	r3, r2
 80014b0:	4a04      	ldr	r2, [pc, #16]	; (80014c4 <HAL_IncTick+0x24>)
 80014b2:	6013      	str	r3, [r2, #0]
}
 80014b4:	bf00      	nop
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	20000008 	.word	0x20000008
 80014c4:	20000810 	.word	0x20000810

080014c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  return uwTick;
 80014cc:	4b03      	ldr	r3, [pc, #12]	; (80014dc <HAL_GetTick+0x14>)
 80014ce:	681b      	ldr	r3, [r3, #0]
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	20000810 	.word	0x20000810

080014e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b084      	sub	sp, #16
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014e8:	f7ff ffee 	bl	80014c8 <HAL_GetTick>
 80014ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014f8:	d005      	beq.n	8001506 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014fa:	4b0a      	ldr	r3, [pc, #40]	; (8001524 <HAL_Delay+0x44>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	461a      	mov	r2, r3
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	4413      	add	r3, r2
 8001504:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001506:	bf00      	nop
 8001508:	f7ff ffde 	bl	80014c8 <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	68bb      	ldr	r3, [r7, #8]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	68fa      	ldr	r2, [r7, #12]
 8001514:	429a      	cmp	r2, r3
 8001516:	d8f7      	bhi.n	8001508 <HAL_Delay+0x28>
  {
  }
}
 8001518:	bf00      	nop
 800151a:	bf00      	nop
 800151c:	3710      	adds	r7, #16
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	20000008 	.word	0x20000008

08001528 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001528:	b480      	push	{r7}
 800152a:	b085      	sub	sp, #20
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	f003 0307 	and.w	r3, r3, #7
 8001536:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001538:	4b0c      	ldr	r3, [pc, #48]	; (800156c <__NVIC_SetPriorityGrouping+0x44>)
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800153e:	68ba      	ldr	r2, [r7, #8]
 8001540:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001544:	4013      	ands	r3, r2
 8001546:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001550:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001554:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001558:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800155a:	4a04      	ldr	r2, [pc, #16]	; (800156c <__NVIC_SetPriorityGrouping+0x44>)
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	60d3      	str	r3, [r2, #12]
}
 8001560:	bf00      	nop
 8001562:	3714      	adds	r7, #20
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr
 800156c:	e000ed00 	.word	0xe000ed00

08001570 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001574:	4b04      	ldr	r3, [pc, #16]	; (8001588 <__NVIC_GetPriorityGrouping+0x18>)
 8001576:	68db      	ldr	r3, [r3, #12]
 8001578:	0a1b      	lsrs	r3, r3, #8
 800157a:	f003 0307 	and.w	r3, r3, #7
}
 800157e:	4618      	mov	r0, r3
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr
 8001588:	e000ed00 	.word	0xe000ed00

0800158c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	4603      	mov	r3, r0
 8001594:	6039      	str	r1, [r7, #0]
 8001596:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001598:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159c:	2b00      	cmp	r3, #0
 800159e:	db0a      	blt.n	80015b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	b2da      	uxtb	r2, r3
 80015a4:	490c      	ldr	r1, [pc, #48]	; (80015d8 <__NVIC_SetPriority+0x4c>)
 80015a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015aa:	0112      	lsls	r2, r2, #4
 80015ac:	b2d2      	uxtb	r2, r2
 80015ae:	440b      	add	r3, r1
 80015b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015b4:	e00a      	b.n	80015cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	4908      	ldr	r1, [pc, #32]	; (80015dc <__NVIC_SetPriority+0x50>)
 80015bc:	79fb      	ldrb	r3, [r7, #7]
 80015be:	f003 030f 	and.w	r3, r3, #15
 80015c2:	3b04      	subs	r3, #4
 80015c4:	0112      	lsls	r2, r2, #4
 80015c6:	b2d2      	uxtb	r2, r2
 80015c8:	440b      	add	r3, r1
 80015ca:	761a      	strb	r2, [r3, #24]
}
 80015cc:	bf00      	nop
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr
 80015d8:	e000e100 	.word	0xe000e100
 80015dc:	e000ed00 	.word	0xe000ed00

080015e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b089      	sub	sp, #36	; 0x24
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	60f8      	str	r0, [r7, #12]
 80015e8:	60b9      	str	r1, [r7, #8]
 80015ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	f003 0307 	and.w	r3, r3, #7
 80015f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	f1c3 0307 	rsb	r3, r3, #7
 80015fa:	2b04      	cmp	r3, #4
 80015fc:	bf28      	it	cs
 80015fe:	2304      	movcs	r3, #4
 8001600:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	3304      	adds	r3, #4
 8001606:	2b06      	cmp	r3, #6
 8001608:	d902      	bls.n	8001610 <NVIC_EncodePriority+0x30>
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	3b03      	subs	r3, #3
 800160e:	e000      	b.n	8001612 <NVIC_EncodePriority+0x32>
 8001610:	2300      	movs	r3, #0
 8001612:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001614:	f04f 32ff 	mov.w	r2, #4294967295
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	fa02 f303 	lsl.w	r3, r2, r3
 800161e:	43da      	mvns	r2, r3
 8001620:	68bb      	ldr	r3, [r7, #8]
 8001622:	401a      	ands	r2, r3
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001628:	f04f 31ff 	mov.w	r1, #4294967295
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	fa01 f303 	lsl.w	r3, r1, r3
 8001632:	43d9      	mvns	r1, r3
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001638:	4313      	orrs	r3, r2
         );
}
 800163a:	4618      	mov	r0, r3
 800163c:	3724      	adds	r7, #36	; 0x24
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr
	...

08001648 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	3b01      	subs	r3, #1
 8001654:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001658:	d301      	bcc.n	800165e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800165a:	2301      	movs	r3, #1
 800165c:	e00f      	b.n	800167e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800165e:	4a0a      	ldr	r2, [pc, #40]	; (8001688 <SysTick_Config+0x40>)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	3b01      	subs	r3, #1
 8001664:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001666:	210f      	movs	r1, #15
 8001668:	f04f 30ff 	mov.w	r0, #4294967295
 800166c:	f7ff ff8e 	bl	800158c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001670:	4b05      	ldr	r3, [pc, #20]	; (8001688 <SysTick_Config+0x40>)
 8001672:	2200      	movs	r2, #0
 8001674:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001676:	4b04      	ldr	r3, [pc, #16]	; (8001688 <SysTick_Config+0x40>)
 8001678:	2207      	movs	r2, #7
 800167a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800167c:	2300      	movs	r3, #0
}
 800167e:	4618      	mov	r0, r3
 8001680:	3708      	adds	r7, #8
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	e000e010 	.word	0xe000e010

0800168c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f7ff ff47 	bl	8001528 <__NVIC_SetPriorityGrouping>
}
 800169a:	bf00      	nop
 800169c:	3708      	adds	r7, #8
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}

080016a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016a2:	b580      	push	{r7, lr}
 80016a4:	b086      	sub	sp, #24
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	4603      	mov	r3, r0
 80016aa:	60b9      	str	r1, [r7, #8]
 80016ac:	607a      	str	r2, [r7, #4]
 80016ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016b0:	2300      	movs	r3, #0
 80016b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016b4:	f7ff ff5c 	bl	8001570 <__NVIC_GetPriorityGrouping>
 80016b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	68b9      	ldr	r1, [r7, #8]
 80016be:	6978      	ldr	r0, [r7, #20]
 80016c0:	f7ff ff8e 	bl	80015e0 <NVIC_EncodePriority>
 80016c4:	4602      	mov	r2, r0
 80016c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016ca:	4611      	mov	r1, r2
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7ff ff5d 	bl	800158c <__NVIC_SetPriority>
}
 80016d2:	bf00      	nop
 80016d4:	3718      	adds	r7, #24
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016da:	b580      	push	{r7, lr}
 80016dc:	b082      	sub	sp, #8
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016e2:	6878      	ldr	r0, [r7, #4]
 80016e4:	f7ff ffb0 	bl	8001648 <SysTick_Config>
 80016e8:	4603      	mov	r3, r0
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
	...

080016f4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d101      	bne.n	8001706 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e06c      	b.n	80017e0 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800170c:	2b00      	cmp	r3, #0
 800170e:	d106      	bne.n	800171e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2223      	movs	r2, #35	; 0x23
 8001714:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	f7ff fbeb 	bl	8000ef4 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800171e:	2300      	movs	r3, #0
 8001720:	60bb      	str	r3, [r7, #8]
 8001722:	4b31      	ldr	r3, [pc, #196]	; (80017e8 <HAL_ETH_Init+0xf4>)
 8001724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001726:	4a30      	ldr	r2, [pc, #192]	; (80017e8 <HAL_ETH_Init+0xf4>)
 8001728:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800172c:	6453      	str	r3, [r2, #68]	; 0x44
 800172e:	4b2e      	ldr	r3, [pc, #184]	; (80017e8 <HAL_ETH_Init+0xf4>)
 8001730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001732:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001736:	60bb      	str	r3, [r7, #8]
 8001738:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800173a:	4b2c      	ldr	r3, [pc, #176]	; (80017ec <HAL_ETH_Init+0xf8>)
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	4a2b      	ldr	r2, [pc, #172]	; (80017ec <HAL_ETH_Init+0xf8>)
 8001740:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001744:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001746:	4b29      	ldr	r3, [pc, #164]	; (80017ec <HAL_ETH_Init+0xf8>)
 8001748:	685a      	ldr	r2, [r3, #4]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	4927      	ldr	r1, [pc, #156]	; (80017ec <HAL_ETH_Init+0xf8>)
 8001750:	4313      	orrs	r3, r2
 8001752:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001754:	4b25      	ldr	r3, [pc, #148]	; (80017ec <HAL_ETH_Init+0xf8>)
 8001756:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	6812      	ldr	r2, [r2, #0]
 8001766:	f043 0301 	orr.w	r3, r3, #1
 800176a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800176e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001770:	f7ff feaa 	bl	80014c8 <HAL_GetTick>
 8001774:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001776:	e011      	b.n	800179c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001778:	f7ff fea6 	bl	80014c8 <HAL_GetTick>
 800177c:	4602      	mov	r2, r0
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001786:	d909      	bls.n	800179c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2204      	movs	r2, #4
 800178c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	22e0      	movs	r2, #224	; 0xe0
 8001794:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	e021      	b.n	80017e0 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 0301 	and.w	r3, r3, #1
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d1e4      	bne.n	8001778 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f000 f944 	bl	8001a3c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80017b4:	6878      	ldr	r0, [r7, #4]
 80017b6:	f000 f9eb 	bl	8001b90 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80017ba:	6878      	ldr	r0, [r7, #4]
 80017bc:	f000 fa41 	bl	8001c42 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	461a      	mov	r2, r3
 80017c6:	2100      	movs	r1, #0
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	f000 f9a9 	bl	8001b20 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2200      	movs	r2, #0
 80017d2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2210      	movs	r2, #16
 80017da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80017de:	2300      	movs	r3, #0
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3710      	adds	r7, #16
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	40023800 	.word	0x40023800
 80017ec:	40013800 	.word	0x40013800

080017f0 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001802:	68fa      	ldr	r2, [r7, #12]
 8001804:	4b47      	ldr	r3, [pc, #284]	; (8001924 <ETH_SetMACConfig+0x134>)
 8001806:	4013      	ands	r3, r2
 8001808:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	7c1b      	ldrb	r3, [r3, #16]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d102      	bne.n	8001818 <ETH_SetMACConfig+0x28>
 8001812:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001816:	e000      	b.n	800181a <ETH_SetMACConfig+0x2a>
 8001818:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	7c5b      	ldrb	r3, [r3, #17]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d102      	bne.n	8001828 <ETH_SetMACConfig+0x38>
 8001822:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001826:	e000      	b.n	800182a <ETH_SetMACConfig+0x3a>
 8001828:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800182a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001830:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	7fdb      	ldrb	r3, [r3, #31]
 8001836:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001838:	431a      	orrs	r2, r3
                        macconf->Speed |
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800183e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001840:	683a      	ldr	r2, [r7, #0]
 8001842:	7f92      	ldrb	r2, [r2, #30]
 8001844:	2a00      	cmp	r2, #0
 8001846:	d102      	bne.n	800184e <ETH_SetMACConfig+0x5e>
 8001848:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800184c:	e000      	b.n	8001850 <ETH_SetMACConfig+0x60>
 800184e:	2200      	movs	r2, #0
                        macconf->Speed |
 8001850:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	7f1b      	ldrb	r3, [r3, #28]
 8001856:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001858:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800185e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	791b      	ldrb	r3, [r3, #4]
 8001864:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001866:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001868:	683a      	ldr	r2, [r7, #0]
 800186a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800186e:	2a00      	cmp	r2, #0
 8001870:	d102      	bne.n	8001878 <ETH_SetMACConfig+0x88>
 8001872:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001876:	e000      	b.n	800187a <ETH_SetMACConfig+0x8a>
 8001878:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800187a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	7bdb      	ldrb	r3, [r3, #15]
 8001880:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001882:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001888:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001890:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001892:	4313      	orrs	r3, r2
 8001894:	68fa      	ldr	r2, [r7, #12]
 8001896:	4313      	orrs	r3, r2
 8001898:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	68fa      	ldr	r2, [r7, #12]
 80018a0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80018aa:	2001      	movs	r0, #1
 80018ac:	f7ff fe18 	bl	80014e0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	68fa      	ldr	r2, [r7, #12]
 80018b6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	699b      	ldr	r3, [r3, #24]
 80018be:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80018c0:	68fa      	ldr	r2, [r7, #12]
 80018c2:	f64f 7341 	movw	r3, #65345	; 0xff41
 80018c6:	4013      	ands	r3, r2
 80018c8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018ce:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->ZeroQuantaPause |
 80018d0:	683a      	ldr	r2, [r7, #0]
 80018d2:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80018d6:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        (uint32_t)macconf->ZeroQuantaPause |
 80018dc:	4313      	orrs	r3, r2
                        (uint32_t)macconf->UnicastSlowProtocolPacketDetect |
 80018de:	683a      	ldr	r2, [r7, #0]
 80018e0:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
                        macconf->PauseLowThreshold |
 80018e4:	4313      	orrs	r3, r2
                        (uint32_t)macconf->ReceiveFlowControl |
 80018e6:	683a      	ldr	r2, [r7, #0]
 80018e8:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
                        (uint32_t)macconf->UnicastSlowProtocolPacketDetect |
 80018ec:	4313      	orrs	r3, r2
                        (uint32_t)macconf->TransmitFlowControl);
 80018ee:	683a      	ldr	r2, [r7, #0]
 80018f0:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80018f4:	4313      	orrs	r3, r2
 80018f6:	68fa      	ldr	r2, [r7, #12]
 80018f8:	4313      	orrs	r3, r2
 80018fa:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	68fa      	ldr	r2, [r7, #12]
 8001902:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	699b      	ldr	r3, [r3, #24]
 800190a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800190c:	2001      	movs	r0, #1
 800190e:	f7ff fde7 	bl	80014e0 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	68fa      	ldr	r2, [r7, #12]
 8001918:	619a      	str	r2, [r3, #24]
}
 800191a:	bf00      	nop
 800191c:	3710      	adds	r7, #16
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	ff20810f 	.word	0xff20810f

08001928 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b084      	sub	sp, #16
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800193e:	68fa      	ldr	r2, [r7, #12]
 8001940:	4b3d      	ldr	r3, [pc, #244]	; (8001a38 <ETH_SetDMAConfig+0x110>)
 8001942:	4013      	ands	r3, r2
 8001944:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	7b1b      	ldrb	r3, [r3, #12]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d102      	bne.n	8001954 <ETH_SetDMAConfig+0x2c>
 800194e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001952:	e000      	b.n	8001956 <ETH_SetDMAConfig+0x2e>
 8001954:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	7b5b      	ldrb	r3, [r3, #13]
 800195a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800195c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800195e:	683a      	ldr	r2, [r7, #0]
 8001960:	7f52      	ldrb	r2, [r2, #29]
 8001962:	2a00      	cmp	r2, #0
 8001964:	d102      	bne.n	800196c <ETH_SetDMAConfig+0x44>
 8001966:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800196a:	e000      	b.n	800196e <ETH_SetDMAConfig+0x46>
 800196c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800196e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	7b9b      	ldrb	r3, [r3, #14]
 8001974:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001976:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800197c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	7f1b      	ldrb	r3, [r3, #28]
 8001982:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001984:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	7f9b      	ldrb	r3, [r3, #30]
 800198a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800198c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001992:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800199a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800199c:	4313      	orrs	r3, r2
 800199e:	68fa      	ldr	r2, [r7, #12]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80019ac:	461a      	mov	r2, r3
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80019ba:	699b      	ldr	r3, [r3, #24]
 80019bc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80019be:	2001      	movs	r0, #1
 80019c0:	f7ff fd8e 	bl	80014e0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80019cc:	461a      	mov	r2, r3
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	791b      	ldrb	r3, [r3, #4]
 80019d6:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80019dc:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80019e2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80019e8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80019f0:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80019f2:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019f8:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80019fa:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001a00:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001a02:	687a      	ldr	r2, [r7, #4]
 8001a04:	6812      	ldr	r2, [r2, #0]
 8001a06:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001a0a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001a0e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001a1c:	2001      	movs	r0, #1
 8001a1e:	f7ff fd5f 	bl	80014e0 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	6013      	str	r3, [r2, #0]
}
 8001a30:	bf00      	nop
 8001a32:	3710      	adds	r7, #16
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	f8de3f23 	.word	0xf8de3f23

08001a3c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b0a6      	sub	sp, #152	; 0x98
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001a44:	2301      	movs	r3, #1
 8001a46:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001a50:	2300      	movs	r3, #0
 8001a52:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001a54:	2300      	movs	r3, #0
 8001a56:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001a60:	2300      	movs	r3, #0
 8001a62:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8001a66:	2301      	movs	r3, #1
 8001a68:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001a72:	2300      	movs	r3, #0
 8001a74:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001a82:	2300      	movs	r3, #0
 8001a84:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001a86:	2300      	movs	r3, #0
 8001a88:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001a92:	2300      	movs	r3, #0
 8001a94:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001a9e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001aa2:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001aa4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001aa8:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001ab0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f7ff fe9a 	bl	80017f0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001abc:	2301      	movs	r3, #1
 8001abe:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001aca:	2301      	movs	r3, #1
 8001acc:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001aec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001af0:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001af2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001af6:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001af8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001afc:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8001afe:	2301      	movs	r3, #1
 8001b00:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8001b04:	2300      	movs	r3, #0
 8001b06:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001b0c:	f107 0308 	add.w	r3, r7, #8
 8001b10:	4619      	mov	r1, r3
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f7ff ff08 	bl	8001928 <ETH_SetDMAConfig>
}
 8001b18:	bf00      	nop
 8001b1a:	3798      	adds	r7, #152	; 0x98
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b087      	sub	sp, #28
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	60b9      	str	r1, [r7, #8]
 8001b2a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	3305      	adds	r3, #5
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	021b      	lsls	r3, r3, #8
 8001b34:	687a      	ldr	r2, [r7, #4]
 8001b36:	3204      	adds	r2, #4
 8001b38:	7812      	ldrb	r2, [r2, #0]
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001b3e:	68ba      	ldr	r2, [r7, #8]
 8001b40:	4b11      	ldr	r3, [pc, #68]	; (8001b88 <ETH_MACAddressConfig+0x68>)
 8001b42:	4413      	add	r3, r2
 8001b44:	461a      	mov	r2, r3
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	3303      	adds	r3, #3
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	061a      	lsls	r2, r3, #24
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	3302      	adds	r3, #2
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	041b      	lsls	r3, r3, #16
 8001b5a:	431a      	orrs	r2, r3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	021b      	lsls	r3, r3, #8
 8001b64:	4313      	orrs	r3, r2
 8001b66:	687a      	ldr	r2, [r7, #4]
 8001b68:	7812      	ldrb	r2, [r2, #0]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001b6e:	68ba      	ldr	r2, [r7, #8]
 8001b70:	4b06      	ldr	r3, [pc, #24]	; (8001b8c <ETH_MACAddressConfig+0x6c>)
 8001b72:	4413      	add	r3, r2
 8001b74:	461a      	mov	r2, r3
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	6013      	str	r3, [r2, #0]
}
 8001b7a:	bf00      	nop
 8001b7c:	371c      	adds	r7, #28
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	40028040 	.word	0x40028040
 8001b8c:	40028044 	.word	0x40028044

08001b90 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b085      	sub	sp, #20
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001b98:	2300      	movs	r3, #0
 8001b9a:	60fb      	str	r3, [r7, #12]
 8001b9c:	e03e      	b.n	8001c1c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	68d9      	ldr	r1, [r3, #12]
 8001ba2:	68fa      	ldr	r2, [r7, #12]
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	4413      	add	r3, r2
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	440b      	add	r3, r1
 8001bae:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001bc8:	68b9      	ldr	r1, [r7, #8]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	68fa      	ldr	r2, [r7, #12]
 8001bce:	3206      	adds	r2, #6
 8001bd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d80c      	bhi.n	8001c00 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	68d9      	ldr	r1, [r3, #12]
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	1c5a      	adds	r2, r3, #1
 8001bee:	4613      	mov	r3, r2
 8001bf0:	009b      	lsls	r3, r3, #2
 8001bf2:	4413      	add	r3, r2
 8001bf4:	00db      	lsls	r3, r3, #3
 8001bf6:	440b      	add	r3, r1
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	60da      	str	r2, [r3, #12]
 8001bfe:	e004      	b.n	8001c0a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	461a      	mov	r2, r3
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	3301      	adds	r3, #1
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	2b03      	cmp	r3, #3
 8001c20:	d9bd      	bls.n	8001b9e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2200      	movs	r2, #0
 8001c26:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	68da      	ldr	r2, [r3, #12]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c34:	611a      	str	r2, [r3, #16]
}
 8001c36:	bf00      	nop
 8001c38:	3714      	adds	r7, #20
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr

08001c42 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001c42:	b480      	push	{r7}
 8001c44:	b085      	sub	sp, #20
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60fb      	str	r3, [r7, #12]
 8001c4e:	e046      	b.n	8001cde <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6919      	ldr	r1, [r3, #16]
 8001c54:	68fa      	ldr	r2, [r7, #12]
 8001c56:	4613      	mov	r3, r2
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	4413      	add	r3, r2
 8001c5c:	00db      	lsls	r3, r3, #3
 8001c5e:	440b      	add	r3, r1
 8001c60:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	2200      	movs	r2, #0
 8001c72:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	2200      	movs	r2, #0
 8001c78:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	2200      	movs	r2, #0
 8001c84:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001c8c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	f244 52f8 	movw	r2, #17912	; 0x45f8
 8001c94:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001ca2:	68b9      	ldr	r1, [r7, #8]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	68fa      	ldr	r2, [r7, #12]
 8001ca8:	3212      	adds	r2, #18
 8001caa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d80c      	bhi.n	8001cce <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6919      	ldr	r1, [r3, #16]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	1c5a      	adds	r2, r3, #1
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	4413      	add	r3, r2
 8001cc2:	00db      	lsls	r3, r3, #3
 8001cc4:	440b      	add	r3, r1
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	60da      	str	r2, [r3, #12]
 8001ccc:	e004      	b.n	8001cd8 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	691b      	ldr	r3, [r3, #16]
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	3301      	adds	r3, #1
 8001cdc:	60fb      	str	r3, [r7, #12]
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	2b03      	cmp	r3, #3
 8001ce2:	d9b5      	bls.n	8001c50 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2200      	movs	r2, #0
 8001cee:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	691a      	ldr	r2, [r3, #16]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d0e:	60da      	str	r2, [r3, #12]
}
 8001d10:	bf00      	nop
 8001d12:	3714      	adds	r7, #20
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr

08001d1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b089      	sub	sp, #36	; 0x24
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d26:	2300      	movs	r3, #0
 8001d28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d32:	2300      	movs	r3, #0
 8001d34:	61fb      	str	r3, [r7, #28]
 8001d36:	e177      	b.n	8002028 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d38:	2201      	movs	r2, #1
 8001d3a:	69fb      	ldr	r3, [r7, #28]
 8001d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d40:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	697a      	ldr	r2, [r7, #20]
 8001d48:	4013      	ands	r3, r2
 8001d4a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d4c:	693a      	ldr	r2, [r7, #16]
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	f040 8166 	bne.w	8002022 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	f003 0303 	and.w	r3, r3, #3
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d005      	beq.n	8001d6e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d130      	bne.n	8001dd0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	2203      	movs	r2, #3
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	43db      	mvns	r3, r3
 8001d80:	69ba      	ldr	r2, [r7, #24]
 8001d82:	4013      	ands	r3, r2
 8001d84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	68da      	ldr	r2, [r3, #12]
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	005b      	lsls	r3, r3, #1
 8001d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001da4:	2201      	movs	r2, #1
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	43db      	mvns	r3, r3
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	4013      	ands	r3, r2
 8001db2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	091b      	lsrs	r3, r3, #4
 8001dba:	f003 0201 	and.w	r2, r3, #1
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc4:	69ba      	ldr	r2, [r7, #24]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	69ba      	ldr	r2, [r7, #24]
 8001dce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f003 0303 	and.w	r3, r3, #3
 8001dd8:	2b03      	cmp	r3, #3
 8001dda:	d017      	beq.n	8001e0c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	2203      	movs	r2, #3
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	43db      	mvns	r3, r3
 8001dee:	69ba      	ldr	r2, [r7, #24]
 8001df0:	4013      	ands	r3, r2
 8001df2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	689a      	ldr	r2, [r3, #8]
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	69ba      	ldr	r2, [r7, #24]
 8001e0a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f003 0303 	and.w	r3, r3, #3
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d123      	bne.n	8001e60 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	08da      	lsrs	r2, r3, #3
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	3208      	adds	r2, #8
 8001e20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e24:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	f003 0307 	and.w	r3, r3, #7
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	220f      	movs	r2, #15
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	43db      	mvns	r3, r3
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	4013      	ands	r3, r2
 8001e3a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	691a      	ldr	r2, [r3, #16]
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	f003 0307 	and.w	r3, r3, #7
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4c:	69ba      	ldr	r2, [r7, #24]
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	08da      	lsrs	r2, r3, #3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	3208      	adds	r2, #8
 8001e5a:	69b9      	ldr	r1, [r7, #24]
 8001e5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	005b      	lsls	r3, r3, #1
 8001e6a:	2203      	movs	r2, #3
 8001e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e70:	43db      	mvns	r3, r3
 8001e72:	69ba      	ldr	r2, [r7, #24]
 8001e74:	4013      	ands	r3, r2
 8001e76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f003 0203 	and.w	r2, r3, #3
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	005b      	lsls	r3, r3, #1
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	69ba      	ldr	r2, [r7, #24]
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	69ba      	ldr	r2, [r7, #24]
 8001e92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	f000 80c0 	beq.w	8002022 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	60fb      	str	r3, [r7, #12]
 8001ea6:	4b66      	ldr	r3, [pc, #408]	; (8002040 <HAL_GPIO_Init+0x324>)
 8001ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eaa:	4a65      	ldr	r2, [pc, #404]	; (8002040 <HAL_GPIO_Init+0x324>)
 8001eac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001eb0:	6453      	str	r3, [r2, #68]	; 0x44
 8001eb2:	4b63      	ldr	r3, [pc, #396]	; (8002040 <HAL_GPIO_Init+0x324>)
 8001eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eb6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001eba:	60fb      	str	r3, [r7, #12]
 8001ebc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ebe:	4a61      	ldr	r2, [pc, #388]	; (8002044 <HAL_GPIO_Init+0x328>)
 8001ec0:	69fb      	ldr	r3, [r7, #28]
 8001ec2:	089b      	lsrs	r3, r3, #2
 8001ec4:	3302      	adds	r3, #2
 8001ec6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	f003 0303 	and.w	r3, r3, #3
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	220f      	movs	r2, #15
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	43db      	mvns	r3, r3
 8001edc:	69ba      	ldr	r2, [r7, #24]
 8001ede:	4013      	ands	r3, r2
 8001ee0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a58      	ldr	r2, [pc, #352]	; (8002048 <HAL_GPIO_Init+0x32c>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d037      	beq.n	8001f5a <HAL_GPIO_Init+0x23e>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a57      	ldr	r2, [pc, #348]	; (800204c <HAL_GPIO_Init+0x330>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d031      	beq.n	8001f56 <HAL_GPIO_Init+0x23a>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a56      	ldr	r2, [pc, #344]	; (8002050 <HAL_GPIO_Init+0x334>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d02b      	beq.n	8001f52 <HAL_GPIO_Init+0x236>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a55      	ldr	r2, [pc, #340]	; (8002054 <HAL_GPIO_Init+0x338>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d025      	beq.n	8001f4e <HAL_GPIO_Init+0x232>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a54      	ldr	r2, [pc, #336]	; (8002058 <HAL_GPIO_Init+0x33c>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d01f      	beq.n	8001f4a <HAL_GPIO_Init+0x22e>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a53      	ldr	r2, [pc, #332]	; (800205c <HAL_GPIO_Init+0x340>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d019      	beq.n	8001f46 <HAL_GPIO_Init+0x22a>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a52      	ldr	r2, [pc, #328]	; (8002060 <HAL_GPIO_Init+0x344>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d013      	beq.n	8001f42 <HAL_GPIO_Init+0x226>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a51      	ldr	r2, [pc, #324]	; (8002064 <HAL_GPIO_Init+0x348>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d00d      	beq.n	8001f3e <HAL_GPIO_Init+0x222>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a50      	ldr	r2, [pc, #320]	; (8002068 <HAL_GPIO_Init+0x34c>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d007      	beq.n	8001f3a <HAL_GPIO_Init+0x21e>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a4f      	ldr	r2, [pc, #316]	; (800206c <HAL_GPIO_Init+0x350>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d101      	bne.n	8001f36 <HAL_GPIO_Init+0x21a>
 8001f32:	2309      	movs	r3, #9
 8001f34:	e012      	b.n	8001f5c <HAL_GPIO_Init+0x240>
 8001f36:	230a      	movs	r3, #10
 8001f38:	e010      	b.n	8001f5c <HAL_GPIO_Init+0x240>
 8001f3a:	2308      	movs	r3, #8
 8001f3c:	e00e      	b.n	8001f5c <HAL_GPIO_Init+0x240>
 8001f3e:	2307      	movs	r3, #7
 8001f40:	e00c      	b.n	8001f5c <HAL_GPIO_Init+0x240>
 8001f42:	2306      	movs	r3, #6
 8001f44:	e00a      	b.n	8001f5c <HAL_GPIO_Init+0x240>
 8001f46:	2305      	movs	r3, #5
 8001f48:	e008      	b.n	8001f5c <HAL_GPIO_Init+0x240>
 8001f4a:	2304      	movs	r3, #4
 8001f4c:	e006      	b.n	8001f5c <HAL_GPIO_Init+0x240>
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e004      	b.n	8001f5c <HAL_GPIO_Init+0x240>
 8001f52:	2302      	movs	r3, #2
 8001f54:	e002      	b.n	8001f5c <HAL_GPIO_Init+0x240>
 8001f56:	2301      	movs	r3, #1
 8001f58:	e000      	b.n	8001f5c <HAL_GPIO_Init+0x240>
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	69fa      	ldr	r2, [r7, #28]
 8001f5e:	f002 0203 	and.w	r2, r2, #3
 8001f62:	0092      	lsls	r2, r2, #2
 8001f64:	4093      	lsls	r3, r2
 8001f66:	69ba      	ldr	r2, [r7, #24]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f6c:	4935      	ldr	r1, [pc, #212]	; (8002044 <HAL_GPIO_Init+0x328>)
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	089b      	lsrs	r3, r3, #2
 8001f72:	3302      	adds	r3, #2
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f7a:	4b3d      	ldr	r3, [pc, #244]	; (8002070 <HAL_GPIO_Init+0x354>)
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	43db      	mvns	r3, r3
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	4013      	ands	r3, r2
 8001f88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d003      	beq.n	8001f9e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001f96:	69ba      	ldr	r2, [r7, #24]
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f9e:	4a34      	ldr	r2, [pc, #208]	; (8002070 <HAL_GPIO_Init+0x354>)
 8001fa0:	69bb      	ldr	r3, [r7, #24]
 8001fa2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001fa4:	4b32      	ldr	r3, [pc, #200]	; (8002070 <HAL_GPIO_Init+0x354>)
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	43db      	mvns	r3, r3
 8001fae:	69ba      	ldr	r2, [r7, #24]
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d003      	beq.n	8001fc8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001fc0:	69ba      	ldr	r2, [r7, #24]
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fc8:	4a29      	ldr	r2, [pc, #164]	; (8002070 <HAL_GPIO_Init+0x354>)
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fce:	4b28      	ldr	r3, [pc, #160]	; (8002070 <HAL_GPIO_Init+0x354>)
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fd4:	693b      	ldr	r3, [r7, #16]
 8001fd6:	43db      	mvns	r3, r3
 8001fd8:	69ba      	ldr	r2, [r7, #24]
 8001fda:	4013      	ands	r3, r2
 8001fdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d003      	beq.n	8001ff2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001fea:	69ba      	ldr	r2, [r7, #24]
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ff2:	4a1f      	ldr	r2, [pc, #124]	; (8002070 <HAL_GPIO_Init+0x354>)
 8001ff4:	69bb      	ldr	r3, [r7, #24]
 8001ff6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ff8:	4b1d      	ldr	r3, [pc, #116]	; (8002070 <HAL_GPIO_Init+0x354>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	43db      	mvns	r3, r3
 8002002:	69ba      	ldr	r2, [r7, #24]
 8002004:	4013      	ands	r3, r2
 8002006:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002010:	2b00      	cmp	r3, #0
 8002012:	d003      	beq.n	800201c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002014:	69ba      	ldr	r2, [r7, #24]
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	4313      	orrs	r3, r2
 800201a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800201c:	4a14      	ldr	r2, [pc, #80]	; (8002070 <HAL_GPIO_Init+0x354>)
 800201e:	69bb      	ldr	r3, [r7, #24]
 8002020:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002022:	69fb      	ldr	r3, [r7, #28]
 8002024:	3301      	adds	r3, #1
 8002026:	61fb      	str	r3, [r7, #28]
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	2b0f      	cmp	r3, #15
 800202c:	f67f ae84 	bls.w	8001d38 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002030:	bf00      	nop
 8002032:	bf00      	nop
 8002034:	3724      	adds	r7, #36	; 0x24
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop
 8002040:	40023800 	.word	0x40023800
 8002044:	40013800 	.word	0x40013800
 8002048:	40020000 	.word	0x40020000
 800204c:	40020400 	.word	0x40020400
 8002050:	40020800 	.word	0x40020800
 8002054:	40020c00 	.word	0x40020c00
 8002058:	40021000 	.word	0x40021000
 800205c:	40021400 	.word	0x40021400
 8002060:	40021800 	.word	0x40021800
 8002064:	40021c00 	.word	0x40021c00
 8002068:	40022000 	.word	0x40022000
 800206c:	40022400 	.word	0x40022400
 8002070:	40013c00 	.word	0x40013c00

08002074 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	460b      	mov	r3, r1
 800207e:	807b      	strh	r3, [r7, #2]
 8002080:	4613      	mov	r3, r2
 8002082:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002084:	787b      	ldrb	r3, [r7, #1]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d003      	beq.n	8002092 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800208a:	887a      	ldrh	r2, [r7, #2]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002090:	e003      	b.n	800209a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002092:	887b      	ldrh	r3, [r7, #2]
 8002094:	041a      	lsls	r2, r3, #16
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	619a      	str	r2, [r3, #24]
}
 800209a:	bf00      	nop
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr

080020a6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80020a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020a8:	b08f      	sub	sp, #60	; 0x3c
 80020aa:	af0a      	add	r7, sp, #40	; 0x28
 80020ac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d101      	bne.n	80020b8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e10f      	b.n	80022d8 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d106      	bne.n	80020d8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2200      	movs	r2, #0
 80020ce:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f7ff f81c 	bl	8001110 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2203      	movs	r2, #3
 80020dc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d102      	bne.n	80020f2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4618      	mov	r0, r3
 80020f8:	f001 f9ad 	bl	8003456 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	603b      	str	r3, [r7, #0]
 8002102:	687e      	ldr	r6, [r7, #4]
 8002104:	466d      	mov	r5, sp
 8002106:	f106 0410 	add.w	r4, r6, #16
 800210a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800210c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800210e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002110:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002112:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002116:	e885 0003 	stmia.w	r5, {r0, r1}
 800211a:	1d33      	adds	r3, r6, #4
 800211c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800211e:	6838      	ldr	r0, [r7, #0]
 8002120:	f001 f938 	bl	8003394 <USB_CoreInit>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d005      	beq.n	8002136 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2202      	movs	r2, #2
 800212e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e0d0      	b.n	80022d8 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	2100      	movs	r1, #0
 800213c:	4618      	mov	r0, r3
 800213e:	f001 f99b 	bl	8003478 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002142:	2300      	movs	r3, #0
 8002144:	73fb      	strb	r3, [r7, #15]
 8002146:	e04a      	b.n	80021de <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002148:	7bfa      	ldrb	r2, [r7, #15]
 800214a:	6879      	ldr	r1, [r7, #4]
 800214c:	4613      	mov	r3, r2
 800214e:	00db      	lsls	r3, r3, #3
 8002150:	4413      	add	r3, r2
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	440b      	add	r3, r1
 8002156:	333d      	adds	r3, #61	; 0x3d
 8002158:	2201      	movs	r2, #1
 800215a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800215c:	7bfa      	ldrb	r2, [r7, #15]
 800215e:	6879      	ldr	r1, [r7, #4]
 8002160:	4613      	mov	r3, r2
 8002162:	00db      	lsls	r3, r3, #3
 8002164:	4413      	add	r3, r2
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	440b      	add	r3, r1
 800216a:	333c      	adds	r3, #60	; 0x3c
 800216c:	7bfa      	ldrb	r2, [r7, #15]
 800216e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002170:	7bfa      	ldrb	r2, [r7, #15]
 8002172:	7bfb      	ldrb	r3, [r7, #15]
 8002174:	b298      	uxth	r0, r3
 8002176:	6879      	ldr	r1, [r7, #4]
 8002178:	4613      	mov	r3, r2
 800217a:	00db      	lsls	r3, r3, #3
 800217c:	4413      	add	r3, r2
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	440b      	add	r3, r1
 8002182:	3344      	adds	r3, #68	; 0x44
 8002184:	4602      	mov	r2, r0
 8002186:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002188:	7bfa      	ldrb	r2, [r7, #15]
 800218a:	6879      	ldr	r1, [r7, #4]
 800218c:	4613      	mov	r3, r2
 800218e:	00db      	lsls	r3, r3, #3
 8002190:	4413      	add	r3, r2
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	440b      	add	r3, r1
 8002196:	3340      	adds	r3, #64	; 0x40
 8002198:	2200      	movs	r2, #0
 800219a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800219c:	7bfa      	ldrb	r2, [r7, #15]
 800219e:	6879      	ldr	r1, [r7, #4]
 80021a0:	4613      	mov	r3, r2
 80021a2:	00db      	lsls	r3, r3, #3
 80021a4:	4413      	add	r3, r2
 80021a6:	009b      	lsls	r3, r3, #2
 80021a8:	440b      	add	r3, r1
 80021aa:	3348      	adds	r3, #72	; 0x48
 80021ac:	2200      	movs	r2, #0
 80021ae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80021b0:	7bfa      	ldrb	r2, [r7, #15]
 80021b2:	6879      	ldr	r1, [r7, #4]
 80021b4:	4613      	mov	r3, r2
 80021b6:	00db      	lsls	r3, r3, #3
 80021b8:	4413      	add	r3, r2
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	440b      	add	r3, r1
 80021be:	334c      	adds	r3, #76	; 0x4c
 80021c0:	2200      	movs	r2, #0
 80021c2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80021c4:	7bfa      	ldrb	r2, [r7, #15]
 80021c6:	6879      	ldr	r1, [r7, #4]
 80021c8:	4613      	mov	r3, r2
 80021ca:	00db      	lsls	r3, r3, #3
 80021cc:	4413      	add	r3, r2
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	440b      	add	r3, r1
 80021d2:	3354      	adds	r3, #84	; 0x54
 80021d4:	2200      	movs	r2, #0
 80021d6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021d8:	7bfb      	ldrb	r3, [r7, #15]
 80021da:	3301      	adds	r3, #1
 80021dc:	73fb      	strb	r3, [r7, #15]
 80021de:	7bfa      	ldrb	r2, [r7, #15]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d3af      	bcc.n	8002148 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021e8:	2300      	movs	r3, #0
 80021ea:	73fb      	strb	r3, [r7, #15]
 80021ec:	e044      	b.n	8002278 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80021ee:	7bfa      	ldrb	r2, [r7, #15]
 80021f0:	6879      	ldr	r1, [r7, #4]
 80021f2:	4613      	mov	r3, r2
 80021f4:	00db      	lsls	r3, r3, #3
 80021f6:	4413      	add	r3, r2
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	440b      	add	r3, r1
 80021fc:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002200:	2200      	movs	r2, #0
 8002202:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002204:	7bfa      	ldrb	r2, [r7, #15]
 8002206:	6879      	ldr	r1, [r7, #4]
 8002208:	4613      	mov	r3, r2
 800220a:	00db      	lsls	r3, r3, #3
 800220c:	4413      	add	r3, r2
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	440b      	add	r3, r1
 8002212:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002216:	7bfa      	ldrb	r2, [r7, #15]
 8002218:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800221a:	7bfa      	ldrb	r2, [r7, #15]
 800221c:	6879      	ldr	r1, [r7, #4]
 800221e:	4613      	mov	r3, r2
 8002220:	00db      	lsls	r3, r3, #3
 8002222:	4413      	add	r3, r2
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	440b      	add	r3, r1
 8002228:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800222c:	2200      	movs	r2, #0
 800222e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002230:	7bfa      	ldrb	r2, [r7, #15]
 8002232:	6879      	ldr	r1, [r7, #4]
 8002234:	4613      	mov	r3, r2
 8002236:	00db      	lsls	r3, r3, #3
 8002238:	4413      	add	r3, r2
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	440b      	add	r3, r1
 800223e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002242:	2200      	movs	r2, #0
 8002244:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002246:	7bfa      	ldrb	r2, [r7, #15]
 8002248:	6879      	ldr	r1, [r7, #4]
 800224a:	4613      	mov	r3, r2
 800224c:	00db      	lsls	r3, r3, #3
 800224e:	4413      	add	r3, r2
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	440b      	add	r3, r1
 8002254:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002258:	2200      	movs	r2, #0
 800225a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800225c:	7bfa      	ldrb	r2, [r7, #15]
 800225e:	6879      	ldr	r1, [r7, #4]
 8002260:	4613      	mov	r3, r2
 8002262:	00db      	lsls	r3, r3, #3
 8002264:	4413      	add	r3, r2
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	440b      	add	r3, r1
 800226a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800226e:	2200      	movs	r2, #0
 8002270:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002272:	7bfb      	ldrb	r3, [r7, #15]
 8002274:	3301      	adds	r3, #1
 8002276:	73fb      	strb	r3, [r7, #15]
 8002278:	7bfa      	ldrb	r2, [r7, #15]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	429a      	cmp	r2, r3
 8002280:	d3b5      	bcc.n	80021ee <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	603b      	str	r3, [r7, #0]
 8002288:	687e      	ldr	r6, [r7, #4]
 800228a:	466d      	mov	r5, sp
 800228c:	f106 0410 	add.w	r4, r6, #16
 8002290:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002292:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002294:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002296:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002298:	e894 0003 	ldmia.w	r4, {r0, r1}
 800229c:	e885 0003 	stmia.w	r5, {r0, r1}
 80022a0:	1d33      	adds	r3, r6, #4
 80022a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022a4:	6838      	ldr	r0, [r7, #0]
 80022a6:	f001 f933 	bl	8003510 <USB_DevInit>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d005      	beq.n	80022bc <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2202      	movs	r2, #2
 80022b4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e00d      	b.n	80022d8 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2200      	movs	r2, #0
 80022c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2201      	movs	r2, #1
 80022c8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4618      	mov	r0, r3
 80022d2:	f001 fafe 	bl	80038d2 <USB_DevDisconnect>

  return HAL_OK;
 80022d6:	2300      	movs	r3, #0
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3714      	adds	r7, #20
 80022dc:	46bd      	mov	sp, r7
 80022de:	bdf0      	pop	{r4, r5, r6, r7, pc}

080022e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b086      	sub	sp, #24
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d101      	bne.n	80022f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e267      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0301 	and.w	r3, r3, #1
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d075      	beq.n	80023ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80022fe:	4b88      	ldr	r3, [pc, #544]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	f003 030c 	and.w	r3, r3, #12
 8002306:	2b04      	cmp	r3, #4
 8002308:	d00c      	beq.n	8002324 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800230a:	4b85      	ldr	r3, [pc, #532]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002312:	2b08      	cmp	r3, #8
 8002314:	d112      	bne.n	800233c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002316:	4b82      	ldr	r3, [pc, #520]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800231e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002322:	d10b      	bne.n	800233c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002324:	4b7e      	ldr	r3, [pc, #504]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d05b      	beq.n	80023e8 <HAL_RCC_OscConfig+0x108>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d157      	bne.n	80023e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e242      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002344:	d106      	bne.n	8002354 <HAL_RCC_OscConfig+0x74>
 8002346:	4b76      	ldr	r3, [pc, #472]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a75      	ldr	r2, [pc, #468]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 800234c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002350:	6013      	str	r3, [r2, #0]
 8002352:	e01d      	b.n	8002390 <HAL_RCC_OscConfig+0xb0>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800235c:	d10c      	bne.n	8002378 <HAL_RCC_OscConfig+0x98>
 800235e:	4b70      	ldr	r3, [pc, #448]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a6f      	ldr	r2, [pc, #444]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002364:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002368:	6013      	str	r3, [r2, #0]
 800236a:	4b6d      	ldr	r3, [pc, #436]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a6c      	ldr	r2, [pc, #432]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002370:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002374:	6013      	str	r3, [r2, #0]
 8002376:	e00b      	b.n	8002390 <HAL_RCC_OscConfig+0xb0>
 8002378:	4b69      	ldr	r3, [pc, #420]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a68      	ldr	r2, [pc, #416]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 800237e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002382:	6013      	str	r3, [r2, #0]
 8002384:	4b66      	ldr	r3, [pc, #408]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a65      	ldr	r2, [pc, #404]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 800238a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800238e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d013      	beq.n	80023c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002398:	f7ff f896 	bl	80014c8 <HAL_GetTick>
 800239c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800239e:	e008      	b.n	80023b2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023a0:	f7ff f892 	bl	80014c8 <HAL_GetTick>
 80023a4:	4602      	mov	r2, r0
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	2b64      	cmp	r3, #100	; 0x64
 80023ac:	d901      	bls.n	80023b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	e207      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023b2:	4b5b      	ldr	r3, [pc, #364]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d0f0      	beq.n	80023a0 <HAL_RCC_OscConfig+0xc0>
 80023be:	e014      	b.n	80023ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c0:	f7ff f882 	bl	80014c8 <HAL_GetTick>
 80023c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023c6:	e008      	b.n	80023da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023c8:	f7ff f87e 	bl	80014c8 <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	2b64      	cmp	r3, #100	; 0x64
 80023d4:	d901      	bls.n	80023da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e1f3      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023da:	4b51      	ldr	r3, [pc, #324]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d1f0      	bne.n	80023c8 <HAL_RCC_OscConfig+0xe8>
 80023e6:	e000      	b.n	80023ea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d063      	beq.n	80024be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80023f6:	4b4a      	ldr	r3, [pc, #296]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	f003 030c 	and.w	r3, r3, #12
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d00b      	beq.n	800241a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002402:	4b47      	ldr	r3, [pc, #284]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800240a:	2b08      	cmp	r3, #8
 800240c:	d11c      	bne.n	8002448 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800240e:	4b44      	ldr	r3, [pc, #272]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d116      	bne.n	8002448 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800241a:	4b41      	ldr	r3, [pc, #260]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0302 	and.w	r3, r3, #2
 8002422:	2b00      	cmp	r3, #0
 8002424:	d005      	beq.n	8002432 <HAL_RCC_OscConfig+0x152>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	68db      	ldr	r3, [r3, #12]
 800242a:	2b01      	cmp	r3, #1
 800242c:	d001      	beq.n	8002432 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e1c7      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002432:	4b3b      	ldr	r3, [pc, #236]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	691b      	ldr	r3, [r3, #16]
 800243e:	00db      	lsls	r3, r3, #3
 8002440:	4937      	ldr	r1, [pc, #220]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002442:	4313      	orrs	r3, r2
 8002444:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002446:	e03a      	b.n	80024be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d020      	beq.n	8002492 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002450:	4b34      	ldr	r3, [pc, #208]	; (8002524 <HAL_RCC_OscConfig+0x244>)
 8002452:	2201      	movs	r2, #1
 8002454:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002456:	f7ff f837 	bl	80014c8 <HAL_GetTick>
 800245a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800245c:	e008      	b.n	8002470 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800245e:	f7ff f833 	bl	80014c8 <HAL_GetTick>
 8002462:	4602      	mov	r2, r0
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	2b02      	cmp	r3, #2
 800246a:	d901      	bls.n	8002470 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800246c:	2303      	movs	r3, #3
 800246e:	e1a8      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002470:	4b2b      	ldr	r3, [pc, #172]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0302 	and.w	r3, r3, #2
 8002478:	2b00      	cmp	r3, #0
 800247a:	d0f0      	beq.n	800245e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800247c:	4b28      	ldr	r3, [pc, #160]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	691b      	ldr	r3, [r3, #16]
 8002488:	00db      	lsls	r3, r3, #3
 800248a:	4925      	ldr	r1, [pc, #148]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 800248c:	4313      	orrs	r3, r2
 800248e:	600b      	str	r3, [r1, #0]
 8002490:	e015      	b.n	80024be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002492:	4b24      	ldr	r3, [pc, #144]	; (8002524 <HAL_RCC_OscConfig+0x244>)
 8002494:	2200      	movs	r2, #0
 8002496:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002498:	f7ff f816 	bl	80014c8 <HAL_GetTick>
 800249c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800249e:	e008      	b.n	80024b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024a0:	f7ff f812 	bl	80014c8 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d901      	bls.n	80024b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e187      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024b2:	4b1b      	ldr	r3, [pc, #108]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0302 	and.w	r3, r3, #2
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d1f0      	bne.n	80024a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0308 	and.w	r3, r3, #8
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d036      	beq.n	8002538 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	695b      	ldr	r3, [r3, #20]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d016      	beq.n	8002500 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024d2:	4b15      	ldr	r3, [pc, #84]	; (8002528 <HAL_RCC_OscConfig+0x248>)
 80024d4:	2201      	movs	r2, #1
 80024d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024d8:	f7fe fff6 	bl	80014c8 <HAL_GetTick>
 80024dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024de:	e008      	b.n	80024f2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024e0:	f7fe fff2 	bl	80014c8 <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	2b02      	cmp	r3, #2
 80024ec:	d901      	bls.n	80024f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80024ee:	2303      	movs	r3, #3
 80024f0:	e167      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024f2:	4b0b      	ldr	r3, [pc, #44]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 80024f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024f6:	f003 0302 	and.w	r3, r3, #2
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d0f0      	beq.n	80024e0 <HAL_RCC_OscConfig+0x200>
 80024fe:	e01b      	b.n	8002538 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002500:	4b09      	ldr	r3, [pc, #36]	; (8002528 <HAL_RCC_OscConfig+0x248>)
 8002502:	2200      	movs	r2, #0
 8002504:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002506:	f7fe ffdf 	bl	80014c8 <HAL_GetTick>
 800250a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800250c:	e00e      	b.n	800252c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800250e:	f7fe ffdb 	bl	80014c8 <HAL_GetTick>
 8002512:	4602      	mov	r2, r0
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	2b02      	cmp	r3, #2
 800251a:	d907      	bls.n	800252c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800251c:	2303      	movs	r3, #3
 800251e:	e150      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
 8002520:	40023800 	.word	0x40023800
 8002524:	42470000 	.word	0x42470000
 8002528:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800252c:	4b88      	ldr	r3, [pc, #544]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 800252e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002530:	f003 0302 	and.w	r3, r3, #2
 8002534:	2b00      	cmp	r3, #0
 8002536:	d1ea      	bne.n	800250e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0304 	and.w	r3, r3, #4
 8002540:	2b00      	cmp	r3, #0
 8002542:	f000 8097 	beq.w	8002674 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002546:	2300      	movs	r3, #0
 8002548:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800254a:	4b81      	ldr	r3, [pc, #516]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 800254c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002552:	2b00      	cmp	r3, #0
 8002554:	d10f      	bne.n	8002576 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002556:	2300      	movs	r3, #0
 8002558:	60bb      	str	r3, [r7, #8]
 800255a:	4b7d      	ldr	r3, [pc, #500]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 800255c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255e:	4a7c      	ldr	r2, [pc, #496]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 8002560:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002564:	6413      	str	r3, [r2, #64]	; 0x40
 8002566:	4b7a      	ldr	r3, [pc, #488]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 8002568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800256e:	60bb      	str	r3, [r7, #8]
 8002570:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002572:	2301      	movs	r3, #1
 8002574:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002576:	4b77      	ldr	r3, [pc, #476]	; (8002754 <HAL_RCC_OscConfig+0x474>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800257e:	2b00      	cmp	r3, #0
 8002580:	d118      	bne.n	80025b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002582:	4b74      	ldr	r3, [pc, #464]	; (8002754 <HAL_RCC_OscConfig+0x474>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a73      	ldr	r2, [pc, #460]	; (8002754 <HAL_RCC_OscConfig+0x474>)
 8002588:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800258c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800258e:	f7fe ff9b 	bl	80014c8 <HAL_GetTick>
 8002592:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002594:	e008      	b.n	80025a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002596:	f7fe ff97 	bl	80014c8 <HAL_GetTick>
 800259a:	4602      	mov	r2, r0
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	d901      	bls.n	80025a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80025a4:	2303      	movs	r3, #3
 80025a6:	e10c      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025a8:	4b6a      	ldr	r3, [pc, #424]	; (8002754 <HAL_RCC_OscConfig+0x474>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d0f0      	beq.n	8002596 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	2b01      	cmp	r3, #1
 80025ba:	d106      	bne.n	80025ca <HAL_RCC_OscConfig+0x2ea>
 80025bc:	4b64      	ldr	r3, [pc, #400]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80025be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025c0:	4a63      	ldr	r2, [pc, #396]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80025c2:	f043 0301 	orr.w	r3, r3, #1
 80025c6:	6713      	str	r3, [r2, #112]	; 0x70
 80025c8:	e01c      	b.n	8002604 <HAL_RCC_OscConfig+0x324>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	2b05      	cmp	r3, #5
 80025d0:	d10c      	bne.n	80025ec <HAL_RCC_OscConfig+0x30c>
 80025d2:	4b5f      	ldr	r3, [pc, #380]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80025d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025d6:	4a5e      	ldr	r2, [pc, #376]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80025d8:	f043 0304 	orr.w	r3, r3, #4
 80025dc:	6713      	str	r3, [r2, #112]	; 0x70
 80025de:	4b5c      	ldr	r3, [pc, #368]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80025e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025e2:	4a5b      	ldr	r2, [pc, #364]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80025e4:	f043 0301 	orr.w	r3, r3, #1
 80025e8:	6713      	str	r3, [r2, #112]	; 0x70
 80025ea:	e00b      	b.n	8002604 <HAL_RCC_OscConfig+0x324>
 80025ec:	4b58      	ldr	r3, [pc, #352]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80025ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025f0:	4a57      	ldr	r2, [pc, #348]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80025f2:	f023 0301 	bic.w	r3, r3, #1
 80025f6:	6713      	str	r3, [r2, #112]	; 0x70
 80025f8:	4b55      	ldr	r3, [pc, #340]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80025fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025fc:	4a54      	ldr	r2, [pc, #336]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80025fe:	f023 0304 	bic.w	r3, r3, #4
 8002602:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d015      	beq.n	8002638 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800260c:	f7fe ff5c 	bl	80014c8 <HAL_GetTick>
 8002610:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002612:	e00a      	b.n	800262a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002614:	f7fe ff58 	bl	80014c8 <HAL_GetTick>
 8002618:	4602      	mov	r2, r0
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002622:	4293      	cmp	r3, r2
 8002624:	d901      	bls.n	800262a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002626:	2303      	movs	r3, #3
 8002628:	e0cb      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800262a:	4b49      	ldr	r3, [pc, #292]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 800262c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800262e:	f003 0302 	and.w	r3, r3, #2
 8002632:	2b00      	cmp	r3, #0
 8002634:	d0ee      	beq.n	8002614 <HAL_RCC_OscConfig+0x334>
 8002636:	e014      	b.n	8002662 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002638:	f7fe ff46 	bl	80014c8 <HAL_GetTick>
 800263c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800263e:	e00a      	b.n	8002656 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002640:	f7fe ff42 	bl	80014c8 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	f241 3288 	movw	r2, #5000	; 0x1388
 800264e:	4293      	cmp	r3, r2
 8002650:	d901      	bls.n	8002656 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e0b5      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002656:	4b3e      	ldr	r3, [pc, #248]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 8002658:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800265a:	f003 0302 	and.w	r3, r3, #2
 800265e:	2b00      	cmp	r3, #0
 8002660:	d1ee      	bne.n	8002640 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002662:	7dfb      	ldrb	r3, [r7, #23]
 8002664:	2b01      	cmp	r3, #1
 8002666:	d105      	bne.n	8002674 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002668:	4b39      	ldr	r3, [pc, #228]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 800266a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266c:	4a38      	ldr	r2, [pc, #224]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 800266e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002672:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	699b      	ldr	r3, [r3, #24]
 8002678:	2b00      	cmp	r3, #0
 800267a:	f000 80a1 	beq.w	80027c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800267e:	4b34      	ldr	r3, [pc, #208]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	f003 030c 	and.w	r3, r3, #12
 8002686:	2b08      	cmp	r3, #8
 8002688:	d05c      	beq.n	8002744 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	699b      	ldr	r3, [r3, #24]
 800268e:	2b02      	cmp	r3, #2
 8002690:	d141      	bne.n	8002716 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002692:	4b31      	ldr	r3, [pc, #196]	; (8002758 <HAL_RCC_OscConfig+0x478>)
 8002694:	2200      	movs	r2, #0
 8002696:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002698:	f7fe ff16 	bl	80014c8 <HAL_GetTick>
 800269c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800269e:	e008      	b.n	80026b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026a0:	f7fe ff12 	bl	80014c8 <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d901      	bls.n	80026b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e087      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026b2:	4b27      	ldr	r3, [pc, #156]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d1f0      	bne.n	80026a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	69da      	ldr	r2, [r3, #28]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6a1b      	ldr	r3, [r3, #32]
 80026c6:	431a      	orrs	r2, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026cc:	019b      	lsls	r3, r3, #6
 80026ce:	431a      	orrs	r2, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d4:	085b      	lsrs	r3, r3, #1
 80026d6:	3b01      	subs	r3, #1
 80026d8:	041b      	lsls	r3, r3, #16
 80026da:	431a      	orrs	r2, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e0:	061b      	lsls	r3, r3, #24
 80026e2:	491b      	ldr	r1, [pc, #108]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026e8:	4b1b      	ldr	r3, [pc, #108]	; (8002758 <HAL_RCC_OscConfig+0x478>)
 80026ea:	2201      	movs	r2, #1
 80026ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ee:	f7fe feeb 	bl	80014c8 <HAL_GetTick>
 80026f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026f4:	e008      	b.n	8002708 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026f6:	f7fe fee7 	bl	80014c8 <HAL_GetTick>
 80026fa:	4602      	mov	r2, r0
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	1ad3      	subs	r3, r2, r3
 8002700:	2b02      	cmp	r3, #2
 8002702:	d901      	bls.n	8002708 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002704:	2303      	movs	r3, #3
 8002706:	e05c      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002708:	4b11      	ldr	r3, [pc, #68]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002710:	2b00      	cmp	r3, #0
 8002712:	d0f0      	beq.n	80026f6 <HAL_RCC_OscConfig+0x416>
 8002714:	e054      	b.n	80027c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002716:	4b10      	ldr	r3, [pc, #64]	; (8002758 <HAL_RCC_OscConfig+0x478>)
 8002718:	2200      	movs	r2, #0
 800271a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800271c:	f7fe fed4 	bl	80014c8 <HAL_GetTick>
 8002720:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002722:	e008      	b.n	8002736 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002724:	f7fe fed0 	bl	80014c8 <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	2b02      	cmp	r3, #2
 8002730:	d901      	bls.n	8002736 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e045      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002736:	4b06      	ldr	r3, [pc, #24]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d1f0      	bne.n	8002724 <HAL_RCC_OscConfig+0x444>
 8002742:	e03d      	b.n	80027c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	699b      	ldr	r3, [r3, #24]
 8002748:	2b01      	cmp	r3, #1
 800274a:	d107      	bne.n	800275c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	e038      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
 8002750:	40023800 	.word	0x40023800
 8002754:	40007000 	.word	0x40007000
 8002758:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800275c:	4b1b      	ldr	r3, [pc, #108]	; (80027cc <HAL_RCC_OscConfig+0x4ec>)
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	2b01      	cmp	r3, #1
 8002768:	d028      	beq.n	80027bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002774:	429a      	cmp	r2, r3
 8002776:	d121      	bne.n	80027bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002782:	429a      	cmp	r2, r3
 8002784:	d11a      	bne.n	80027bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002786:	68fa      	ldr	r2, [r7, #12]
 8002788:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800278c:	4013      	ands	r3, r2
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002792:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002794:	4293      	cmp	r3, r2
 8002796:	d111      	bne.n	80027bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a2:	085b      	lsrs	r3, r3, #1
 80027a4:	3b01      	subs	r3, #1
 80027a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d107      	bne.n	80027bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d001      	beq.n	80027c0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e000      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80027c0:	2300      	movs	r3, #0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3718      	adds	r7, #24
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	40023800 	.word	0x40023800

080027d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d101      	bne.n	80027e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e0cc      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027e4:	4b68      	ldr	r3, [pc, #416]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 030f 	and.w	r3, r3, #15
 80027ec:	683a      	ldr	r2, [r7, #0]
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d90c      	bls.n	800280c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027f2:	4b65      	ldr	r3, [pc, #404]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 80027f4:	683a      	ldr	r2, [r7, #0]
 80027f6:	b2d2      	uxtb	r2, r2
 80027f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027fa:	4b63      	ldr	r3, [pc, #396]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 030f 	and.w	r3, r3, #15
 8002802:	683a      	ldr	r2, [r7, #0]
 8002804:	429a      	cmp	r2, r3
 8002806:	d001      	beq.n	800280c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e0b8      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0302 	and.w	r3, r3, #2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d020      	beq.n	800285a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0304 	and.w	r3, r3, #4
 8002820:	2b00      	cmp	r3, #0
 8002822:	d005      	beq.n	8002830 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002824:	4b59      	ldr	r3, [pc, #356]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	4a58      	ldr	r2, [pc, #352]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 800282a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800282e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 0308 	and.w	r3, r3, #8
 8002838:	2b00      	cmp	r3, #0
 800283a:	d005      	beq.n	8002848 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800283c:	4b53      	ldr	r3, [pc, #332]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	4a52      	ldr	r2, [pc, #328]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002842:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002846:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002848:	4b50      	ldr	r3, [pc, #320]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	494d      	ldr	r1, [pc, #308]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002856:	4313      	orrs	r3, r2
 8002858:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	2b00      	cmp	r3, #0
 8002864:	d044      	beq.n	80028f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d107      	bne.n	800287e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800286e:	4b47      	ldr	r3, [pc, #284]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d119      	bne.n	80028ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e07f      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	2b02      	cmp	r3, #2
 8002884:	d003      	beq.n	800288e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800288a:	2b03      	cmp	r3, #3
 800288c:	d107      	bne.n	800289e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800288e:	4b3f      	ldr	r3, [pc, #252]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d109      	bne.n	80028ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e06f      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800289e:	4b3b      	ldr	r3, [pc, #236]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0302 	and.w	r3, r3, #2
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d101      	bne.n	80028ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e067      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028ae:	4b37      	ldr	r3, [pc, #220]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f023 0203 	bic.w	r2, r3, #3
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	4934      	ldr	r1, [pc, #208]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 80028bc:	4313      	orrs	r3, r2
 80028be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028c0:	f7fe fe02 	bl	80014c8 <HAL_GetTick>
 80028c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028c6:	e00a      	b.n	80028de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028c8:	f7fe fdfe 	bl	80014c8 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d901      	bls.n	80028de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e04f      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028de:	4b2b      	ldr	r3, [pc, #172]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	f003 020c 	and.w	r2, r3, #12
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d1eb      	bne.n	80028c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028f0:	4b25      	ldr	r3, [pc, #148]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 030f 	and.w	r3, r3, #15
 80028f8:	683a      	ldr	r2, [r7, #0]
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d20c      	bcs.n	8002918 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028fe:	4b22      	ldr	r3, [pc, #136]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 8002900:	683a      	ldr	r2, [r7, #0]
 8002902:	b2d2      	uxtb	r2, r2
 8002904:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002906:	4b20      	ldr	r3, [pc, #128]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 030f 	and.w	r3, r3, #15
 800290e:	683a      	ldr	r2, [r7, #0]
 8002910:	429a      	cmp	r2, r3
 8002912:	d001      	beq.n	8002918 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	e032      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 0304 	and.w	r3, r3, #4
 8002920:	2b00      	cmp	r3, #0
 8002922:	d008      	beq.n	8002936 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002924:	4b19      	ldr	r3, [pc, #100]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	4916      	ldr	r1, [pc, #88]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002932:	4313      	orrs	r3, r2
 8002934:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0308 	and.w	r3, r3, #8
 800293e:	2b00      	cmp	r3, #0
 8002940:	d009      	beq.n	8002956 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002942:	4b12      	ldr	r3, [pc, #72]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	691b      	ldr	r3, [r3, #16]
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	490e      	ldr	r1, [pc, #56]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002952:	4313      	orrs	r3, r2
 8002954:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002956:	f000 f821 	bl	800299c <HAL_RCC_GetSysClockFreq>
 800295a:	4602      	mov	r2, r0
 800295c:	4b0b      	ldr	r3, [pc, #44]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	091b      	lsrs	r3, r3, #4
 8002962:	f003 030f 	and.w	r3, r3, #15
 8002966:	490a      	ldr	r1, [pc, #40]	; (8002990 <HAL_RCC_ClockConfig+0x1c0>)
 8002968:	5ccb      	ldrb	r3, [r1, r3]
 800296a:	fa22 f303 	lsr.w	r3, r2, r3
 800296e:	4a09      	ldr	r2, [pc, #36]	; (8002994 <HAL_RCC_ClockConfig+0x1c4>)
 8002970:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002972:	4b09      	ldr	r3, [pc, #36]	; (8002998 <HAL_RCC_ClockConfig+0x1c8>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4618      	mov	r0, r3
 8002978:	f7fe fd62 	bl	8001440 <HAL_InitTick>

  return HAL_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3710      	adds	r7, #16
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	40023c00 	.word	0x40023c00
 800298c:	40023800 	.word	0x40023800
 8002990:	08004950 	.word	0x08004950
 8002994:	20000000 	.word	0x20000000
 8002998:	20000004 	.word	0x20000004

0800299c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800299c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029a0:	b094      	sub	sp, #80	; 0x50
 80029a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80029a4:	2300      	movs	r3, #0
 80029a6:	647b      	str	r3, [r7, #68]	; 0x44
 80029a8:	2300      	movs	r3, #0
 80029aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80029ac:	2300      	movs	r3, #0
 80029ae:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80029b0:	2300      	movs	r3, #0
 80029b2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029b4:	4b79      	ldr	r3, [pc, #484]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x200>)
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f003 030c 	and.w	r3, r3, #12
 80029bc:	2b08      	cmp	r3, #8
 80029be:	d00d      	beq.n	80029dc <HAL_RCC_GetSysClockFreq+0x40>
 80029c0:	2b08      	cmp	r3, #8
 80029c2:	f200 80e1 	bhi.w	8002b88 <HAL_RCC_GetSysClockFreq+0x1ec>
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d002      	beq.n	80029d0 <HAL_RCC_GetSysClockFreq+0x34>
 80029ca:	2b04      	cmp	r3, #4
 80029cc:	d003      	beq.n	80029d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80029ce:	e0db      	b.n	8002b88 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80029d0:	4b73      	ldr	r3, [pc, #460]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x204>)
 80029d2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80029d4:	e0db      	b.n	8002b8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80029d6:	4b73      	ldr	r3, [pc, #460]	; (8002ba4 <HAL_RCC_GetSysClockFreq+0x208>)
 80029d8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80029da:	e0d8      	b.n	8002b8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029dc:	4b6f      	ldr	r3, [pc, #444]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x200>)
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80029e4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80029e6:	4b6d      	ldr	r3, [pc, #436]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x200>)
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d063      	beq.n	8002aba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029f2:	4b6a      	ldr	r3, [pc, #424]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x200>)
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	099b      	lsrs	r3, r3, #6
 80029f8:	2200      	movs	r2, #0
 80029fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80029fc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80029fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a04:	633b      	str	r3, [r7, #48]	; 0x30
 8002a06:	2300      	movs	r3, #0
 8002a08:	637b      	str	r3, [r7, #52]	; 0x34
 8002a0a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002a0e:	4622      	mov	r2, r4
 8002a10:	462b      	mov	r3, r5
 8002a12:	f04f 0000 	mov.w	r0, #0
 8002a16:	f04f 0100 	mov.w	r1, #0
 8002a1a:	0159      	lsls	r1, r3, #5
 8002a1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a20:	0150      	lsls	r0, r2, #5
 8002a22:	4602      	mov	r2, r0
 8002a24:	460b      	mov	r3, r1
 8002a26:	4621      	mov	r1, r4
 8002a28:	1a51      	subs	r1, r2, r1
 8002a2a:	6139      	str	r1, [r7, #16]
 8002a2c:	4629      	mov	r1, r5
 8002a2e:	eb63 0301 	sbc.w	r3, r3, r1
 8002a32:	617b      	str	r3, [r7, #20]
 8002a34:	f04f 0200 	mov.w	r2, #0
 8002a38:	f04f 0300 	mov.w	r3, #0
 8002a3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002a40:	4659      	mov	r1, fp
 8002a42:	018b      	lsls	r3, r1, #6
 8002a44:	4651      	mov	r1, sl
 8002a46:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002a4a:	4651      	mov	r1, sl
 8002a4c:	018a      	lsls	r2, r1, #6
 8002a4e:	4651      	mov	r1, sl
 8002a50:	ebb2 0801 	subs.w	r8, r2, r1
 8002a54:	4659      	mov	r1, fp
 8002a56:	eb63 0901 	sbc.w	r9, r3, r1
 8002a5a:	f04f 0200 	mov.w	r2, #0
 8002a5e:	f04f 0300 	mov.w	r3, #0
 8002a62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a6e:	4690      	mov	r8, r2
 8002a70:	4699      	mov	r9, r3
 8002a72:	4623      	mov	r3, r4
 8002a74:	eb18 0303 	adds.w	r3, r8, r3
 8002a78:	60bb      	str	r3, [r7, #8]
 8002a7a:	462b      	mov	r3, r5
 8002a7c:	eb49 0303 	adc.w	r3, r9, r3
 8002a80:	60fb      	str	r3, [r7, #12]
 8002a82:	f04f 0200 	mov.w	r2, #0
 8002a86:	f04f 0300 	mov.w	r3, #0
 8002a8a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002a8e:	4629      	mov	r1, r5
 8002a90:	024b      	lsls	r3, r1, #9
 8002a92:	4621      	mov	r1, r4
 8002a94:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002a98:	4621      	mov	r1, r4
 8002a9a:	024a      	lsls	r2, r1, #9
 8002a9c:	4610      	mov	r0, r2
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002aa6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002aa8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002aac:	f7fd fcc8 	bl	8000440 <__aeabi_uldivmod>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	460b      	mov	r3, r1
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ab8:	e058      	b.n	8002b6c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002aba:	4b38      	ldr	r3, [pc, #224]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x200>)
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	099b      	lsrs	r3, r3, #6
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	4611      	mov	r1, r2
 8002ac6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002aca:	623b      	str	r3, [r7, #32]
 8002acc:	2300      	movs	r3, #0
 8002ace:	627b      	str	r3, [r7, #36]	; 0x24
 8002ad0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002ad4:	4642      	mov	r2, r8
 8002ad6:	464b      	mov	r3, r9
 8002ad8:	f04f 0000 	mov.w	r0, #0
 8002adc:	f04f 0100 	mov.w	r1, #0
 8002ae0:	0159      	lsls	r1, r3, #5
 8002ae2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ae6:	0150      	lsls	r0, r2, #5
 8002ae8:	4602      	mov	r2, r0
 8002aea:	460b      	mov	r3, r1
 8002aec:	4641      	mov	r1, r8
 8002aee:	ebb2 0a01 	subs.w	sl, r2, r1
 8002af2:	4649      	mov	r1, r9
 8002af4:	eb63 0b01 	sbc.w	fp, r3, r1
 8002af8:	f04f 0200 	mov.w	r2, #0
 8002afc:	f04f 0300 	mov.w	r3, #0
 8002b00:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002b04:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002b08:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002b0c:	ebb2 040a 	subs.w	r4, r2, sl
 8002b10:	eb63 050b 	sbc.w	r5, r3, fp
 8002b14:	f04f 0200 	mov.w	r2, #0
 8002b18:	f04f 0300 	mov.w	r3, #0
 8002b1c:	00eb      	lsls	r3, r5, #3
 8002b1e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b22:	00e2      	lsls	r2, r4, #3
 8002b24:	4614      	mov	r4, r2
 8002b26:	461d      	mov	r5, r3
 8002b28:	4643      	mov	r3, r8
 8002b2a:	18e3      	adds	r3, r4, r3
 8002b2c:	603b      	str	r3, [r7, #0]
 8002b2e:	464b      	mov	r3, r9
 8002b30:	eb45 0303 	adc.w	r3, r5, r3
 8002b34:	607b      	str	r3, [r7, #4]
 8002b36:	f04f 0200 	mov.w	r2, #0
 8002b3a:	f04f 0300 	mov.w	r3, #0
 8002b3e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002b42:	4629      	mov	r1, r5
 8002b44:	028b      	lsls	r3, r1, #10
 8002b46:	4621      	mov	r1, r4
 8002b48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002b4c:	4621      	mov	r1, r4
 8002b4e:	028a      	lsls	r2, r1, #10
 8002b50:	4610      	mov	r0, r2
 8002b52:	4619      	mov	r1, r3
 8002b54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b56:	2200      	movs	r2, #0
 8002b58:	61bb      	str	r3, [r7, #24]
 8002b5a:	61fa      	str	r2, [r7, #28]
 8002b5c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b60:	f7fd fc6e 	bl	8000440 <__aeabi_uldivmod>
 8002b64:	4602      	mov	r2, r0
 8002b66:	460b      	mov	r3, r1
 8002b68:	4613      	mov	r3, r2
 8002b6a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002b6c:	4b0b      	ldr	r3, [pc, #44]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x200>)
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	0c1b      	lsrs	r3, r3, #16
 8002b72:	f003 0303 	and.w	r3, r3, #3
 8002b76:	3301      	adds	r3, #1
 8002b78:	005b      	lsls	r3, r3, #1
 8002b7a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002b7c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002b7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b84:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002b86:	e002      	b.n	8002b8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b88:	4b05      	ldr	r3, [pc, #20]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x204>)
 8002b8a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002b8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3750      	adds	r7, #80	; 0x50
 8002b94:	46bd      	mov	sp, r7
 8002b96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b9a:	bf00      	nop
 8002b9c:	40023800 	.word	0x40023800
 8002ba0:	00f42400 	.word	0x00f42400
 8002ba4:	007a1200 	.word	0x007a1200

08002ba8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bac:	4b03      	ldr	r3, [pc, #12]	; (8002bbc <HAL_RCC_GetHCLKFreq+0x14>)
 8002bae:	681b      	ldr	r3, [r3, #0]
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
 8002bba:	bf00      	nop
 8002bbc:	20000000 	.word	0x20000000

08002bc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002bc4:	f7ff fff0 	bl	8002ba8 <HAL_RCC_GetHCLKFreq>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	4b05      	ldr	r3, [pc, #20]	; (8002be0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	0a9b      	lsrs	r3, r3, #10
 8002bd0:	f003 0307 	and.w	r3, r3, #7
 8002bd4:	4903      	ldr	r1, [pc, #12]	; (8002be4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bd6:	5ccb      	ldrb	r3, [r1, r3]
 8002bd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	40023800 	.word	0x40023800
 8002be4:	08004960 	.word	0x08004960

08002be8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002bec:	f7ff ffdc 	bl	8002ba8 <HAL_RCC_GetHCLKFreq>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	4b05      	ldr	r3, [pc, #20]	; (8002c08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	0b5b      	lsrs	r3, r3, #13
 8002bf8:	f003 0307 	and.w	r3, r3, #7
 8002bfc:	4903      	ldr	r1, [pc, #12]	; (8002c0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002bfe:	5ccb      	ldrb	r3, [r1, r3]
 8002c00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	40023800 	.word	0x40023800
 8002c0c:	08004960 	.word	0x08004960

08002c10 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d101      	bne.n	8002c22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e03f      	b.n	8002ca2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d106      	bne.n	8002c3c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f7fe fa22 	bl	8001080 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2224      	movs	r2, #36	; 0x24
 8002c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	68da      	ldr	r2, [r3, #12]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002c52:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f000 f929 	bl	8002eac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	691a      	ldr	r2, [r3, #16]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002c68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	695a      	ldr	r2, [r3, #20]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002c78:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	68da      	ldr	r2, [r3, #12]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002c88:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2220      	movs	r2, #32
 8002c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2220      	movs	r2, #32
 8002c9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3708      	adds	r7, #8
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b08a      	sub	sp, #40	; 0x28
 8002cae:	af02      	add	r7, sp, #8
 8002cb0:	60f8      	str	r0, [r7, #12]
 8002cb2:	60b9      	str	r1, [r7, #8]
 8002cb4:	603b      	str	r3, [r7, #0]
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	2b20      	cmp	r3, #32
 8002cc8:	d17c      	bne.n	8002dc4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d002      	beq.n	8002cd6 <HAL_UART_Transmit+0x2c>
 8002cd0:	88fb      	ldrh	r3, [r7, #6]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d101      	bne.n	8002cda <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e075      	b.n	8002dc6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d101      	bne.n	8002ce8 <HAL_UART_Transmit+0x3e>
 8002ce4:	2302      	movs	r3, #2
 8002ce6:	e06e      	b.n	8002dc6 <HAL_UART_Transmit+0x11c>
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2201      	movs	r2, #1
 8002cec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2221      	movs	r2, #33	; 0x21
 8002cfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002cfe:	f7fe fbe3 	bl	80014c8 <HAL_GetTick>
 8002d02:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	88fa      	ldrh	r2, [r7, #6]
 8002d08:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	88fa      	ldrh	r2, [r7, #6]
 8002d0e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d18:	d108      	bne.n	8002d2c <HAL_UART_Transmit+0x82>
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	691b      	ldr	r3, [r3, #16]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d104      	bne.n	8002d2c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002d22:	2300      	movs	r3, #0
 8002d24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	61bb      	str	r3, [r7, #24]
 8002d2a:	e003      	b.n	8002d34 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d30:	2300      	movs	r3, #0
 8002d32:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2200      	movs	r2, #0
 8002d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002d3c:	e02a      	b.n	8002d94 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	9300      	str	r3, [sp, #0]
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	2200      	movs	r2, #0
 8002d46:	2180      	movs	r1, #128	; 0x80
 8002d48:	68f8      	ldr	r0, [r7, #12]
 8002d4a:	f000 f840 	bl	8002dce <UART_WaitOnFlagUntilTimeout>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d001      	beq.n	8002d58 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002d54:	2303      	movs	r3, #3
 8002d56:	e036      	b.n	8002dc6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d10b      	bne.n	8002d76 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d5e:	69bb      	ldr	r3, [r7, #24]
 8002d60:	881b      	ldrh	r3, [r3, #0]
 8002d62:	461a      	mov	r2, r3
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d6c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	3302      	adds	r3, #2
 8002d72:	61bb      	str	r3, [r7, #24]
 8002d74:	e007      	b.n	8002d86 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	781a      	ldrb	r2, [r3, #0]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	3301      	adds	r3, #1
 8002d84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	3b01      	subs	r3, #1
 8002d8e:	b29a      	uxth	r2, r3
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d1cf      	bne.n	8002d3e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	9300      	str	r3, [sp, #0]
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	2200      	movs	r2, #0
 8002da6:	2140      	movs	r1, #64	; 0x40
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	f000 f810 	bl	8002dce <UART_WaitOnFlagUntilTimeout>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d001      	beq.n	8002db8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002db4:	2303      	movs	r3, #3
 8002db6:	e006      	b.n	8002dc6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2220      	movs	r2, #32
 8002dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	e000      	b.n	8002dc6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002dc4:	2302      	movs	r3, #2
  }
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3720      	adds	r7, #32
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}

08002dce <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002dce:	b580      	push	{r7, lr}
 8002dd0:	b090      	sub	sp, #64	; 0x40
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	60f8      	str	r0, [r7, #12]
 8002dd6:	60b9      	str	r1, [r7, #8]
 8002dd8:	603b      	str	r3, [r7, #0]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dde:	e050      	b.n	8002e82 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002de0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de6:	d04c      	beq.n	8002e82 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002de8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d007      	beq.n	8002dfe <UART_WaitOnFlagUntilTimeout+0x30>
 8002dee:	f7fe fb6b 	bl	80014c8 <HAL_GetTick>
 8002df2:	4602      	mov	r2, r0
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d241      	bcs.n	8002e82 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	330c      	adds	r3, #12
 8002e04:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e08:	e853 3f00 	ldrex	r3, [r3]
 8002e0c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e10:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002e14:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	330c      	adds	r3, #12
 8002e1c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002e1e:	637a      	str	r2, [r7, #52]	; 0x34
 8002e20:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e22:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002e24:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002e26:	e841 2300 	strex	r3, r2, [r1]
 8002e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002e2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d1e5      	bne.n	8002dfe <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	3314      	adds	r3, #20
 8002e38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	e853 3f00 	ldrex	r3, [r3]
 8002e40:	613b      	str	r3, [r7, #16]
   return(result);
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	f023 0301 	bic.w	r3, r3, #1
 8002e48:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	3314      	adds	r3, #20
 8002e50:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e52:	623a      	str	r2, [r7, #32]
 8002e54:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e56:	69f9      	ldr	r1, [r7, #28]
 8002e58:	6a3a      	ldr	r2, [r7, #32]
 8002e5a:	e841 2300 	strex	r3, r2, [r1]
 8002e5e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d1e5      	bne.n	8002e32 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2220      	movs	r2, #32
 8002e6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2220      	movs	r2, #32
 8002e72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e00f      	b.n	8002ea2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	68ba      	ldr	r2, [r7, #8]
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	bf0c      	ite	eq
 8002e92:	2301      	moveq	r3, #1
 8002e94:	2300      	movne	r3, #0
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	461a      	mov	r2, r3
 8002e9a:	79fb      	ldrb	r3, [r7, #7]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d09f      	beq.n	8002de0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002ea0:	2300      	movs	r3, #0
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3740      	adds	r7, #64	; 0x40
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
	...

08002eac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002eac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002eb0:	b0c0      	sub	sp, #256	; 0x100
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	691b      	ldr	r3, [r3, #16]
 8002ec0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ec8:	68d9      	ldr	r1, [r3, #12]
 8002eca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	ea40 0301 	orr.w	r3, r0, r1
 8002ed4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002eda:	689a      	ldr	r2, [r3, #8]
 8002edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ee0:	691b      	ldr	r3, [r3, #16]
 8002ee2:	431a      	orrs	r2, r3
 8002ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ee8:	695b      	ldr	r3, [r3, #20]
 8002eea:	431a      	orrs	r2, r3
 8002eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ef0:	69db      	ldr	r3, [r3, #28]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002f04:	f021 010c 	bic.w	r1, r1, #12
 8002f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002f12:	430b      	orrs	r3, r1
 8002f14:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	695b      	ldr	r3, [r3, #20]
 8002f1e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002f22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f26:	6999      	ldr	r1, [r3, #24]
 8002f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	ea40 0301 	orr.w	r3, r0, r1
 8002f32:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	4b8f      	ldr	r3, [pc, #572]	; (8003178 <UART_SetConfig+0x2cc>)
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d005      	beq.n	8002f4c <UART_SetConfig+0xa0>
 8002f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	4b8d      	ldr	r3, [pc, #564]	; (800317c <UART_SetConfig+0x2d0>)
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d104      	bne.n	8002f56 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002f4c:	f7ff fe4c 	bl	8002be8 <HAL_RCC_GetPCLK2Freq>
 8002f50:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002f54:	e003      	b.n	8002f5e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002f56:	f7ff fe33 	bl	8002bc0 <HAL_RCC_GetPCLK1Freq>
 8002f5a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f62:	69db      	ldr	r3, [r3, #28]
 8002f64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f68:	f040 810c 	bne.w	8003184 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002f6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f70:	2200      	movs	r2, #0
 8002f72:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002f76:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002f7a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002f7e:	4622      	mov	r2, r4
 8002f80:	462b      	mov	r3, r5
 8002f82:	1891      	adds	r1, r2, r2
 8002f84:	65b9      	str	r1, [r7, #88]	; 0x58
 8002f86:	415b      	adcs	r3, r3
 8002f88:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002f8a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002f8e:	4621      	mov	r1, r4
 8002f90:	eb12 0801 	adds.w	r8, r2, r1
 8002f94:	4629      	mov	r1, r5
 8002f96:	eb43 0901 	adc.w	r9, r3, r1
 8002f9a:	f04f 0200 	mov.w	r2, #0
 8002f9e:	f04f 0300 	mov.w	r3, #0
 8002fa2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002fa6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002faa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002fae:	4690      	mov	r8, r2
 8002fb0:	4699      	mov	r9, r3
 8002fb2:	4623      	mov	r3, r4
 8002fb4:	eb18 0303 	adds.w	r3, r8, r3
 8002fb8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002fbc:	462b      	mov	r3, r5
 8002fbe:	eb49 0303 	adc.w	r3, r9, r3
 8002fc2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002fc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002fd2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002fd6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002fda:	460b      	mov	r3, r1
 8002fdc:	18db      	adds	r3, r3, r3
 8002fde:	653b      	str	r3, [r7, #80]	; 0x50
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	eb42 0303 	adc.w	r3, r2, r3
 8002fe6:	657b      	str	r3, [r7, #84]	; 0x54
 8002fe8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002fec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002ff0:	f7fd fa26 	bl	8000440 <__aeabi_uldivmod>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	460b      	mov	r3, r1
 8002ff8:	4b61      	ldr	r3, [pc, #388]	; (8003180 <UART_SetConfig+0x2d4>)
 8002ffa:	fba3 2302 	umull	r2, r3, r3, r2
 8002ffe:	095b      	lsrs	r3, r3, #5
 8003000:	011c      	lsls	r4, r3, #4
 8003002:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003006:	2200      	movs	r2, #0
 8003008:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800300c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003010:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003014:	4642      	mov	r2, r8
 8003016:	464b      	mov	r3, r9
 8003018:	1891      	adds	r1, r2, r2
 800301a:	64b9      	str	r1, [r7, #72]	; 0x48
 800301c:	415b      	adcs	r3, r3
 800301e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003020:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003024:	4641      	mov	r1, r8
 8003026:	eb12 0a01 	adds.w	sl, r2, r1
 800302a:	4649      	mov	r1, r9
 800302c:	eb43 0b01 	adc.w	fp, r3, r1
 8003030:	f04f 0200 	mov.w	r2, #0
 8003034:	f04f 0300 	mov.w	r3, #0
 8003038:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800303c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003040:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003044:	4692      	mov	sl, r2
 8003046:	469b      	mov	fp, r3
 8003048:	4643      	mov	r3, r8
 800304a:	eb1a 0303 	adds.w	r3, sl, r3
 800304e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003052:	464b      	mov	r3, r9
 8003054:	eb4b 0303 	adc.w	r3, fp, r3
 8003058:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800305c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003068:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800306c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003070:	460b      	mov	r3, r1
 8003072:	18db      	adds	r3, r3, r3
 8003074:	643b      	str	r3, [r7, #64]	; 0x40
 8003076:	4613      	mov	r3, r2
 8003078:	eb42 0303 	adc.w	r3, r2, r3
 800307c:	647b      	str	r3, [r7, #68]	; 0x44
 800307e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003082:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003086:	f7fd f9db 	bl	8000440 <__aeabi_uldivmod>
 800308a:	4602      	mov	r2, r0
 800308c:	460b      	mov	r3, r1
 800308e:	4611      	mov	r1, r2
 8003090:	4b3b      	ldr	r3, [pc, #236]	; (8003180 <UART_SetConfig+0x2d4>)
 8003092:	fba3 2301 	umull	r2, r3, r3, r1
 8003096:	095b      	lsrs	r3, r3, #5
 8003098:	2264      	movs	r2, #100	; 0x64
 800309a:	fb02 f303 	mul.w	r3, r2, r3
 800309e:	1acb      	subs	r3, r1, r3
 80030a0:	00db      	lsls	r3, r3, #3
 80030a2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80030a6:	4b36      	ldr	r3, [pc, #216]	; (8003180 <UART_SetConfig+0x2d4>)
 80030a8:	fba3 2302 	umull	r2, r3, r3, r2
 80030ac:	095b      	lsrs	r3, r3, #5
 80030ae:	005b      	lsls	r3, r3, #1
 80030b0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80030b4:	441c      	add	r4, r3
 80030b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80030ba:	2200      	movs	r2, #0
 80030bc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80030c0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80030c4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80030c8:	4642      	mov	r2, r8
 80030ca:	464b      	mov	r3, r9
 80030cc:	1891      	adds	r1, r2, r2
 80030ce:	63b9      	str	r1, [r7, #56]	; 0x38
 80030d0:	415b      	adcs	r3, r3
 80030d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80030d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80030d8:	4641      	mov	r1, r8
 80030da:	1851      	adds	r1, r2, r1
 80030dc:	6339      	str	r1, [r7, #48]	; 0x30
 80030de:	4649      	mov	r1, r9
 80030e0:	414b      	adcs	r3, r1
 80030e2:	637b      	str	r3, [r7, #52]	; 0x34
 80030e4:	f04f 0200 	mov.w	r2, #0
 80030e8:	f04f 0300 	mov.w	r3, #0
 80030ec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80030f0:	4659      	mov	r1, fp
 80030f2:	00cb      	lsls	r3, r1, #3
 80030f4:	4651      	mov	r1, sl
 80030f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80030fa:	4651      	mov	r1, sl
 80030fc:	00ca      	lsls	r2, r1, #3
 80030fe:	4610      	mov	r0, r2
 8003100:	4619      	mov	r1, r3
 8003102:	4603      	mov	r3, r0
 8003104:	4642      	mov	r2, r8
 8003106:	189b      	adds	r3, r3, r2
 8003108:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800310c:	464b      	mov	r3, r9
 800310e:	460a      	mov	r2, r1
 8003110:	eb42 0303 	adc.w	r3, r2, r3
 8003114:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003124:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003128:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800312c:	460b      	mov	r3, r1
 800312e:	18db      	adds	r3, r3, r3
 8003130:	62bb      	str	r3, [r7, #40]	; 0x28
 8003132:	4613      	mov	r3, r2
 8003134:	eb42 0303 	adc.w	r3, r2, r3
 8003138:	62fb      	str	r3, [r7, #44]	; 0x2c
 800313a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800313e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003142:	f7fd f97d 	bl	8000440 <__aeabi_uldivmod>
 8003146:	4602      	mov	r2, r0
 8003148:	460b      	mov	r3, r1
 800314a:	4b0d      	ldr	r3, [pc, #52]	; (8003180 <UART_SetConfig+0x2d4>)
 800314c:	fba3 1302 	umull	r1, r3, r3, r2
 8003150:	095b      	lsrs	r3, r3, #5
 8003152:	2164      	movs	r1, #100	; 0x64
 8003154:	fb01 f303 	mul.w	r3, r1, r3
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	00db      	lsls	r3, r3, #3
 800315c:	3332      	adds	r3, #50	; 0x32
 800315e:	4a08      	ldr	r2, [pc, #32]	; (8003180 <UART_SetConfig+0x2d4>)
 8003160:	fba2 2303 	umull	r2, r3, r2, r3
 8003164:	095b      	lsrs	r3, r3, #5
 8003166:	f003 0207 	and.w	r2, r3, #7
 800316a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4422      	add	r2, r4
 8003172:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003174:	e105      	b.n	8003382 <UART_SetConfig+0x4d6>
 8003176:	bf00      	nop
 8003178:	40011000 	.word	0x40011000
 800317c:	40011400 	.word	0x40011400
 8003180:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003184:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003188:	2200      	movs	r2, #0
 800318a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800318e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003192:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003196:	4642      	mov	r2, r8
 8003198:	464b      	mov	r3, r9
 800319a:	1891      	adds	r1, r2, r2
 800319c:	6239      	str	r1, [r7, #32]
 800319e:	415b      	adcs	r3, r3
 80031a0:	627b      	str	r3, [r7, #36]	; 0x24
 80031a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80031a6:	4641      	mov	r1, r8
 80031a8:	1854      	adds	r4, r2, r1
 80031aa:	4649      	mov	r1, r9
 80031ac:	eb43 0501 	adc.w	r5, r3, r1
 80031b0:	f04f 0200 	mov.w	r2, #0
 80031b4:	f04f 0300 	mov.w	r3, #0
 80031b8:	00eb      	lsls	r3, r5, #3
 80031ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031be:	00e2      	lsls	r2, r4, #3
 80031c0:	4614      	mov	r4, r2
 80031c2:	461d      	mov	r5, r3
 80031c4:	4643      	mov	r3, r8
 80031c6:	18e3      	adds	r3, r4, r3
 80031c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80031cc:	464b      	mov	r3, r9
 80031ce:	eb45 0303 	adc.w	r3, r5, r3
 80031d2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80031d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	2200      	movs	r2, #0
 80031de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80031e2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80031e6:	f04f 0200 	mov.w	r2, #0
 80031ea:	f04f 0300 	mov.w	r3, #0
 80031ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80031f2:	4629      	mov	r1, r5
 80031f4:	008b      	lsls	r3, r1, #2
 80031f6:	4621      	mov	r1, r4
 80031f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031fc:	4621      	mov	r1, r4
 80031fe:	008a      	lsls	r2, r1, #2
 8003200:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003204:	f7fd f91c 	bl	8000440 <__aeabi_uldivmod>
 8003208:	4602      	mov	r2, r0
 800320a:	460b      	mov	r3, r1
 800320c:	4b60      	ldr	r3, [pc, #384]	; (8003390 <UART_SetConfig+0x4e4>)
 800320e:	fba3 2302 	umull	r2, r3, r3, r2
 8003212:	095b      	lsrs	r3, r3, #5
 8003214:	011c      	lsls	r4, r3, #4
 8003216:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800321a:	2200      	movs	r2, #0
 800321c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003220:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003224:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003228:	4642      	mov	r2, r8
 800322a:	464b      	mov	r3, r9
 800322c:	1891      	adds	r1, r2, r2
 800322e:	61b9      	str	r1, [r7, #24]
 8003230:	415b      	adcs	r3, r3
 8003232:	61fb      	str	r3, [r7, #28]
 8003234:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003238:	4641      	mov	r1, r8
 800323a:	1851      	adds	r1, r2, r1
 800323c:	6139      	str	r1, [r7, #16]
 800323e:	4649      	mov	r1, r9
 8003240:	414b      	adcs	r3, r1
 8003242:	617b      	str	r3, [r7, #20]
 8003244:	f04f 0200 	mov.w	r2, #0
 8003248:	f04f 0300 	mov.w	r3, #0
 800324c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003250:	4659      	mov	r1, fp
 8003252:	00cb      	lsls	r3, r1, #3
 8003254:	4651      	mov	r1, sl
 8003256:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800325a:	4651      	mov	r1, sl
 800325c:	00ca      	lsls	r2, r1, #3
 800325e:	4610      	mov	r0, r2
 8003260:	4619      	mov	r1, r3
 8003262:	4603      	mov	r3, r0
 8003264:	4642      	mov	r2, r8
 8003266:	189b      	adds	r3, r3, r2
 8003268:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800326c:	464b      	mov	r3, r9
 800326e:	460a      	mov	r2, r1
 8003270:	eb42 0303 	adc.w	r3, r2, r3
 8003274:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	2200      	movs	r2, #0
 8003280:	67bb      	str	r3, [r7, #120]	; 0x78
 8003282:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003284:	f04f 0200 	mov.w	r2, #0
 8003288:	f04f 0300 	mov.w	r3, #0
 800328c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003290:	4649      	mov	r1, r9
 8003292:	008b      	lsls	r3, r1, #2
 8003294:	4641      	mov	r1, r8
 8003296:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800329a:	4641      	mov	r1, r8
 800329c:	008a      	lsls	r2, r1, #2
 800329e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80032a2:	f7fd f8cd 	bl	8000440 <__aeabi_uldivmod>
 80032a6:	4602      	mov	r2, r0
 80032a8:	460b      	mov	r3, r1
 80032aa:	4b39      	ldr	r3, [pc, #228]	; (8003390 <UART_SetConfig+0x4e4>)
 80032ac:	fba3 1302 	umull	r1, r3, r3, r2
 80032b0:	095b      	lsrs	r3, r3, #5
 80032b2:	2164      	movs	r1, #100	; 0x64
 80032b4:	fb01 f303 	mul.w	r3, r1, r3
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	011b      	lsls	r3, r3, #4
 80032bc:	3332      	adds	r3, #50	; 0x32
 80032be:	4a34      	ldr	r2, [pc, #208]	; (8003390 <UART_SetConfig+0x4e4>)
 80032c0:	fba2 2303 	umull	r2, r3, r2, r3
 80032c4:	095b      	lsrs	r3, r3, #5
 80032c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032ca:	441c      	add	r4, r3
 80032cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80032d0:	2200      	movs	r2, #0
 80032d2:	673b      	str	r3, [r7, #112]	; 0x70
 80032d4:	677a      	str	r2, [r7, #116]	; 0x74
 80032d6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80032da:	4642      	mov	r2, r8
 80032dc:	464b      	mov	r3, r9
 80032de:	1891      	adds	r1, r2, r2
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	415b      	adcs	r3, r3
 80032e4:	60fb      	str	r3, [r7, #12]
 80032e6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80032ea:	4641      	mov	r1, r8
 80032ec:	1851      	adds	r1, r2, r1
 80032ee:	6039      	str	r1, [r7, #0]
 80032f0:	4649      	mov	r1, r9
 80032f2:	414b      	adcs	r3, r1
 80032f4:	607b      	str	r3, [r7, #4]
 80032f6:	f04f 0200 	mov.w	r2, #0
 80032fa:	f04f 0300 	mov.w	r3, #0
 80032fe:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003302:	4659      	mov	r1, fp
 8003304:	00cb      	lsls	r3, r1, #3
 8003306:	4651      	mov	r1, sl
 8003308:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800330c:	4651      	mov	r1, sl
 800330e:	00ca      	lsls	r2, r1, #3
 8003310:	4610      	mov	r0, r2
 8003312:	4619      	mov	r1, r3
 8003314:	4603      	mov	r3, r0
 8003316:	4642      	mov	r2, r8
 8003318:	189b      	adds	r3, r3, r2
 800331a:	66bb      	str	r3, [r7, #104]	; 0x68
 800331c:	464b      	mov	r3, r9
 800331e:	460a      	mov	r2, r1
 8003320:	eb42 0303 	adc.w	r3, r2, r3
 8003324:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003326:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	663b      	str	r3, [r7, #96]	; 0x60
 8003330:	667a      	str	r2, [r7, #100]	; 0x64
 8003332:	f04f 0200 	mov.w	r2, #0
 8003336:	f04f 0300 	mov.w	r3, #0
 800333a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800333e:	4649      	mov	r1, r9
 8003340:	008b      	lsls	r3, r1, #2
 8003342:	4641      	mov	r1, r8
 8003344:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003348:	4641      	mov	r1, r8
 800334a:	008a      	lsls	r2, r1, #2
 800334c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003350:	f7fd f876 	bl	8000440 <__aeabi_uldivmod>
 8003354:	4602      	mov	r2, r0
 8003356:	460b      	mov	r3, r1
 8003358:	4b0d      	ldr	r3, [pc, #52]	; (8003390 <UART_SetConfig+0x4e4>)
 800335a:	fba3 1302 	umull	r1, r3, r3, r2
 800335e:	095b      	lsrs	r3, r3, #5
 8003360:	2164      	movs	r1, #100	; 0x64
 8003362:	fb01 f303 	mul.w	r3, r1, r3
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	011b      	lsls	r3, r3, #4
 800336a:	3332      	adds	r3, #50	; 0x32
 800336c:	4a08      	ldr	r2, [pc, #32]	; (8003390 <UART_SetConfig+0x4e4>)
 800336e:	fba2 2303 	umull	r2, r3, r2, r3
 8003372:	095b      	lsrs	r3, r3, #5
 8003374:	f003 020f 	and.w	r2, r3, #15
 8003378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4422      	add	r2, r4
 8003380:	609a      	str	r2, [r3, #8]
}
 8003382:	bf00      	nop
 8003384:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003388:	46bd      	mov	sp, r7
 800338a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800338e:	bf00      	nop
 8003390:	51eb851f 	.word	0x51eb851f

08003394 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003394:	b084      	sub	sp, #16
 8003396:	b580      	push	{r7, lr}
 8003398:	b084      	sub	sp, #16
 800339a:	af00      	add	r7, sp, #0
 800339c:	6078      	str	r0, [r7, #4]
 800339e:	f107 001c 	add.w	r0, r7, #28
 80033a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80033a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d122      	bne.n	80033f2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033b0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80033c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80033c4:	687a      	ldr	r2, [r7, #4]
 80033c6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80033d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d105      	bne.n	80033e6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 faa2 	bl	8003930 <USB_CoreReset>
 80033ec:	4603      	mov	r3, r0
 80033ee:	73fb      	strb	r3, [r7, #15]
 80033f0:	e01a      	b.n	8003428 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f000 fa96 	bl	8003930 <USB_CoreReset>
 8003404:	4603      	mov	r3, r0
 8003406:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003408:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800340a:	2b00      	cmp	r3, #0
 800340c:	d106      	bne.n	800341c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003412:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	639a      	str	r2, [r3, #56]	; 0x38
 800341a:	e005      	b.n	8003428 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003420:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800342a:	2b01      	cmp	r3, #1
 800342c:	d10b      	bne.n	8003446 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f043 0206 	orr.w	r2, r3, #6
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f043 0220 	orr.w	r2, r3, #32
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003446:	7bfb      	ldrb	r3, [r7, #15]
}
 8003448:	4618      	mov	r0, r3
 800344a:	3710      	adds	r7, #16
 800344c:	46bd      	mov	sp, r7
 800344e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003452:	b004      	add	sp, #16
 8003454:	4770      	bx	lr

08003456 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003456:	b480      	push	{r7}
 8003458:	b083      	sub	sp, #12
 800345a:	af00      	add	r7, sp, #0
 800345c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	f023 0201 	bic.w	r2, r3, #1
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800346a:	2300      	movs	r3, #0
}
 800346c:	4618      	mov	r0, r3
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr

08003478 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	460b      	mov	r3, r1
 8003482:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003484:	2300      	movs	r3, #0
 8003486:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003494:	78fb      	ldrb	r3, [r7, #3]
 8003496:	2b01      	cmp	r3, #1
 8003498:	d115      	bne.n	80034c6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80034a6:	2001      	movs	r0, #1
 80034a8:	f7fe f81a 	bl	80014e0 <HAL_Delay>
      ms++;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	3301      	adds	r3, #1
 80034b0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 fa2e 	bl	8003914 <USB_GetMode>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d01e      	beq.n	80034fc <USB_SetCurrentMode+0x84>
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2b31      	cmp	r3, #49	; 0x31
 80034c2:	d9f0      	bls.n	80034a6 <USB_SetCurrentMode+0x2e>
 80034c4:	e01a      	b.n	80034fc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80034c6:	78fb      	ldrb	r3, [r7, #3]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d115      	bne.n	80034f8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80034d8:	2001      	movs	r0, #1
 80034da:	f7fe f801 	bl	80014e0 <HAL_Delay>
      ms++;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	3301      	adds	r3, #1
 80034e2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	f000 fa15 	bl	8003914 <USB_GetMode>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d005      	beq.n	80034fc <USB_SetCurrentMode+0x84>
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2b31      	cmp	r3, #49	; 0x31
 80034f4:	d9f0      	bls.n	80034d8 <USB_SetCurrentMode+0x60>
 80034f6:	e001      	b.n	80034fc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e005      	b.n	8003508 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2b32      	cmp	r3, #50	; 0x32
 8003500:	d101      	bne.n	8003506 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e000      	b.n	8003508 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003506:	2300      	movs	r3, #0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3710      	adds	r7, #16
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003510:	b084      	sub	sp, #16
 8003512:	b580      	push	{r7, lr}
 8003514:	b086      	sub	sp, #24
 8003516:	af00      	add	r7, sp, #0
 8003518:	6078      	str	r0, [r7, #4]
 800351a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800351e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003522:	2300      	movs	r3, #0
 8003524:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800352a:	2300      	movs	r3, #0
 800352c:	613b      	str	r3, [r7, #16]
 800352e:	e009      	b.n	8003544 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	3340      	adds	r3, #64	; 0x40
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	4413      	add	r3, r2
 800353a:	2200      	movs	r2, #0
 800353c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	3301      	adds	r3, #1
 8003542:	613b      	str	r3, [r7, #16]
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	2b0e      	cmp	r3, #14
 8003548:	d9f2      	bls.n	8003530 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800354a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800354c:	2b00      	cmp	r3, #0
 800354e:	d11c      	bne.n	800358a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	68fa      	ldr	r2, [r7, #12]
 800355a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800355e:	f043 0302 	orr.w	r3, r3, #2
 8003562:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003568:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003574:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003580:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	639a      	str	r2, [r3, #56]	; 0x38
 8003588:	e00b      	b.n	80035a2 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800358e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800359a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80035a8:	461a      	mov	r2, r3
 80035aa:	2300      	movs	r3, #0
 80035ac:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80035b4:	4619      	mov	r1, r3
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80035bc:	461a      	mov	r2, r3
 80035be:	680b      	ldr	r3, [r1, #0]
 80035c0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80035c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d10c      	bne.n	80035e2 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80035c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d104      	bne.n	80035d8 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80035ce:	2100      	movs	r1, #0
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	f000 f965 	bl	80038a0 <USB_SetDevSpeed>
 80035d6:	e008      	b.n	80035ea <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80035d8:	2101      	movs	r1, #1
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f000 f960 	bl	80038a0 <USB_SetDevSpeed>
 80035e0:	e003      	b.n	80035ea <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80035e2:	2103      	movs	r1, #3
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f000 f95b 	bl	80038a0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80035ea:	2110      	movs	r1, #16
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	f000 f8f3 	bl	80037d8 <USB_FlushTxFifo>
 80035f2:	4603      	mov	r3, r0
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d001      	beq.n	80035fc <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	f000 f91f 	bl	8003840 <USB_FlushRxFifo>
 8003602:	4603      	mov	r3, r0
 8003604:	2b00      	cmp	r3, #0
 8003606:	d001      	beq.n	800360c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003612:	461a      	mov	r2, r3
 8003614:	2300      	movs	r3, #0
 8003616:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800361e:	461a      	mov	r2, r3
 8003620:	2300      	movs	r3, #0
 8003622:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800362a:	461a      	mov	r2, r3
 800362c:	2300      	movs	r3, #0
 800362e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003630:	2300      	movs	r3, #0
 8003632:	613b      	str	r3, [r7, #16]
 8003634:	e043      	b.n	80036be <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	015a      	lsls	r2, r3, #5
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	4413      	add	r3, r2
 800363e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003648:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800364c:	d118      	bne.n	8003680 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d10a      	bne.n	800366a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	015a      	lsls	r2, r3, #5
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	4413      	add	r3, r2
 800365c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003660:	461a      	mov	r2, r3
 8003662:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003666:	6013      	str	r3, [r2, #0]
 8003668:	e013      	b.n	8003692 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	015a      	lsls	r2, r3, #5
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	4413      	add	r3, r2
 8003672:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003676:	461a      	mov	r2, r3
 8003678:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800367c:	6013      	str	r3, [r2, #0]
 800367e:	e008      	b.n	8003692 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	015a      	lsls	r2, r3, #5
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	4413      	add	r3, r2
 8003688:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800368c:	461a      	mov	r2, r3
 800368e:	2300      	movs	r3, #0
 8003690:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	015a      	lsls	r2, r3, #5
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	4413      	add	r3, r2
 800369a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800369e:	461a      	mov	r2, r3
 80036a0:	2300      	movs	r3, #0
 80036a2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	015a      	lsls	r2, r3, #5
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	4413      	add	r3, r2
 80036ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80036b0:	461a      	mov	r2, r3
 80036b2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80036b6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	3301      	adds	r3, #1
 80036bc:	613b      	str	r3, [r7, #16]
 80036be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c0:	693a      	ldr	r2, [r7, #16]
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d3b7      	bcc.n	8003636 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80036c6:	2300      	movs	r3, #0
 80036c8:	613b      	str	r3, [r7, #16]
 80036ca:	e043      	b.n	8003754 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	015a      	lsls	r2, r3, #5
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	4413      	add	r3, r2
 80036d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80036de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80036e2:	d118      	bne.n	8003716 <USB_DevInit+0x206>
    {
      if (i == 0U)
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d10a      	bne.n	8003700 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	015a      	lsls	r2, r3, #5
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	4413      	add	r3, r2
 80036f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80036f6:	461a      	mov	r2, r3
 80036f8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80036fc:	6013      	str	r3, [r2, #0]
 80036fe:	e013      	b.n	8003728 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	015a      	lsls	r2, r3, #5
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	4413      	add	r3, r2
 8003708:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800370c:	461a      	mov	r2, r3
 800370e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003712:	6013      	str	r3, [r2, #0]
 8003714:	e008      	b.n	8003728 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	015a      	lsls	r2, r3, #5
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	4413      	add	r3, r2
 800371e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003722:	461a      	mov	r2, r3
 8003724:	2300      	movs	r3, #0
 8003726:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	015a      	lsls	r2, r3, #5
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	4413      	add	r3, r2
 8003730:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003734:	461a      	mov	r2, r3
 8003736:	2300      	movs	r3, #0
 8003738:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	015a      	lsls	r2, r3, #5
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	4413      	add	r3, r2
 8003742:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003746:	461a      	mov	r2, r3
 8003748:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800374c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	3301      	adds	r3, #1
 8003752:	613b      	str	r3, [r7, #16]
 8003754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003756:	693a      	ldr	r2, [r7, #16]
 8003758:	429a      	cmp	r2, r3
 800375a:	d3b7      	bcc.n	80036cc <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003762:	691b      	ldr	r3, [r3, #16]
 8003764:	68fa      	ldr	r2, [r7, #12]
 8003766:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800376a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800376e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2200      	movs	r2, #0
 8003774:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800377c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800377e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003780:	2b00      	cmp	r3, #0
 8003782:	d105      	bne.n	8003790 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	699b      	ldr	r3, [r3, #24]
 8003788:	f043 0210 	orr.w	r2, r3, #16
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	699a      	ldr	r2, [r3, #24]
 8003794:	4b0f      	ldr	r3, [pc, #60]	; (80037d4 <USB_DevInit+0x2c4>)
 8003796:	4313      	orrs	r3, r2
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800379c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d005      	beq.n	80037ae <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	699b      	ldr	r3, [r3, #24]
 80037a6:	f043 0208 	orr.w	r2, r3, #8
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80037ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	d107      	bne.n	80037c4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	699b      	ldr	r3, [r3, #24]
 80037b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80037bc:	f043 0304 	orr.w	r3, r3, #4
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80037c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3718      	adds	r7, #24
 80037ca:	46bd      	mov	sp, r7
 80037cc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80037d0:	b004      	add	sp, #16
 80037d2:	4770      	bx	lr
 80037d4:	803c3800 	.word	0x803c3800

080037d8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80037d8:	b480      	push	{r7}
 80037da:	b085      	sub	sp, #20
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80037e2:	2300      	movs	r3, #0
 80037e4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	3301      	adds	r3, #1
 80037ea:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	4a13      	ldr	r2, [pc, #76]	; (800383c <USB_FlushTxFifo+0x64>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d901      	bls.n	80037f8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80037f4:	2303      	movs	r3, #3
 80037f6:	e01b      	b.n	8003830 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	691b      	ldr	r3, [r3, #16]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	daf2      	bge.n	80037e6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003800:	2300      	movs	r3, #0
 8003802:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	019b      	lsls	r3, r3, #6
 8003808:	f043 0220 	orr.w	r2, r3, #32
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	3301      	adds	r3, #1
 8003814:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	4a08      	ldr	r2, [pc, #32]	; (800383c <USB_FlushTxFifo+0x64>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d901      	bls.n	8003822 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e006      	b.n	8003830 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	691b      	ldr	r3, [r3, #16]
 8003826:	f003 0320 	and.w	r3, r3, #32
 800382a:	2b20      	cmp	r3, #32
 800382c:	d0f0      	beq.n	8003810 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800382e:	2300      	movs	r3, #0
}
 8003830:	4618      	mov	r0, r3
 8003832:	3714      	adds	r7, #20
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr
 800383c:	00030d40 	.word	0x00030d40

08003840 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003840:	b480      	push	{r7}
 8003842:	b085      	sub	sp, #20
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003848:	2300      	movs	r3, #0
 800384a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	3301      	adds	r3, #1
 8003850:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	4a11      	ldr	r2, [pc, #68]	; (800389c <USB_FlushRxFifo+0x5c>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d901      	bls.n	800385e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e018      	b.n	8003890 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	691b      	ldr	r3, [r3, #16]
 8003862:	2b00      	cmp	r3, #0
 8003864:	daf2      	bge.n	800384c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003866:	2300      	movs	r3, #0
 8003868:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2210      	movs	r2, #16
 800386e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	3301      	adds	r3, #1
 8003874:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	4a08      	ldr	r2, [pc, #32]	; (800389c <USB_FlushRxFifo+0x5c>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d901      	bls.n	8003882 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e006      	b.n	8003890 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	691b      	ldr	r3, [r3, #16]
 8003886:	f003 0310 	and.w	r3, r3, #16
 800388a:	2b10      	cmp	r3, #16
 800388c:	d0f0      	beq.n	8003870 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800388e:	2300      	movs	r3, #0
}
 8003890:	4618      	mov	r0, r3
 8003892:	3714      	adds	r7, #20
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr
 800389c:	00030d40 	.word	0x00030d40

080038a0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b085      	sub	sp, #20
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
 80038a8:	460b      	mov	r3, r1
 80038aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	78fb      	ldrb	r3, [r7, #3]
 80038ba:	68f9      	ldr	r1, [r7, #12]
 80038bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80038c0:	4313      	orrs	r3, r2
 80038c2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80038c4:	2300      	movs	r3, #0
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3714      	adds	r7, #20
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr

080038d2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80038d2:	b480      	push	{r7}
 80038d4:	b085      	sub	sp, #20
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	68fa      	ldr	r2, [r7, #12]
 80038e8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80038ec:	f023 0303 	bic.w	r3, r3, #3
 80038f0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	68fa      	ldr	r2, [r7, #12]
 80038fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003900:	f043 0302 	orr.w	r3, r3, #2
 8003904:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8003906:	2300      	movs	r3, #0
}
 8003908:	4618      	mov	r0, r3
 800390a:	3714      	adds	r7, #20
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr

08003914 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	695b      	ldr	r3, [r3, #20]
 8003920:	f003 0301 	and.w	r3, r3, #1
}
 8003924:	4618      	mov	r0, r3
 8003926:	370c      	adds	r7, #12
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003930:	b480      	push	{r7}
 8003932:	b085      	sub	sp, #20
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003938:	2300      	movs	r3, #0
 800393a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	3301      	adds	r3, #1
 8003940:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	4a13      	ldr	r2, [pc, #76]	; (8003994 <USB_CoreReset+0x64>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d901      	bls.n	800394e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800394a:	2303      	movs	r3, #3
 800394c:	e01b      	b.n	8003986 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	691b      	ldr	r3, [r3, #16]
 8003952:	2b00      	cmp	r3, #0
 8003954:	daf2      	bge.n	800393c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8003956:	2300      	movs	r3, #0
 8003958:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	691b      	ldr	r3, [r3, #16]
 800395e:	f043 0201 	orr.w	r2, r3, #1
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	3301      	adds	r3, #1
 800396a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	4a09      	ldr	r2, [pc, #36]	; (8003994 <USB_CoreReset+0x64>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d901      	bls.n	8003978 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e006      	b.n	8003986 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	691b      	ldr	r3, [r3, #16]
 800397c:	f003 0301 	and.w	r3, r3, #1
 8003980:	2b01      	cmp	r3, #1
 8003982:	d0f0      	beq.n	8003966 <USB_CoreReset+0x36>

  return HAL_OK;
 8003984:	2300      	movs	r3, #0
}
 8003986:	4618      	mov	r0, r3
 8003988:	3714      	adds	r7, #20
 800398a:	46bd      	mov	sp, r7
 800398c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003990:	4770      	bx	lr
 8003992:	bf00      	nop
 8003994:	00030d40 	.word	0x00030d40

08003998 <__errno>:
 8003998:	4b01      	ldr	r3, [pc, #4]	; (80039a0 <__errno+0x8>)
 800399a:	6818      	ldr	r0, [r3, #0]
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop
 80039a0:	2000000c 	.word	0x2000000c

080039a4 <__libc_init_array>:
 80039a4:	b570      	push	{r4, r5, r6, lr}
 80039a6:	4d0d      	ldr	r5, [pc, #52]	; (80039dc <__libc_init_array+0x38>)
 80039a8:	4c0d      	ldr	r4, [pc, #52]	; (80039e0 <__libc_init_array+0x3c>)
 80039aa:	1b64      	subs	r4, r4, r5
 80039ac:	10a4      	asrs	r4, r4, #2
 80039ae:	2600      	movs	r6, #0
 80039b0:	42a6      	cmp	r6, r4
 80039b2:	d109      	bne.n	80039c8 <__libc_init_array+0x24>
 80039b4:	4d0b      	ldr	r5, [pc, #44]	; (80039e4 <__libc_init_array+0x40>)
 80039b6:	4c0c      	ldr	r4, [pc, #48]	; (80039e8 <__libc_init_array+0x44>)
 80039b8:	f000 ffae 	bl	8004918 <_init>
 80039bc:	1b64      	subs	r4, r4, r5
 80039be:	10a4      	asrs	r4, r4, #2
 80039c0:	2600      	movs	r6, #0
 80039c2:	42a6      	cmp	r6, r4
 80039c4:	d105      	bne.n	80039d2 <__libc_init_array+0x2e>
 80039c6:	bd70      	pop	{r4, r5, r6, pc}
 80039c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80039cc:	4798      	blx	r3
 80039ce:	3601      	adds	r6, #1
 80039d0:	e7ee      	b.n	80039b0 <__libc_init_array+0xc>
 80039d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80039d6:	4798      	blx	r3
 80039d8:	3601      	adds	r6, #1
 80039da:	e7f2      	b.n	80039c2 <__libc_init_array+0x1e>
 80039dc:	08004a08 	.word	0x08004a08
 80039e0:	08004a08 	.word	0x08004a08
 80039e4:	08004a08 	.word	0x08004a08
 80039e8:	08004a0c 	.word	0x08004a0c

080039ec <memset>:
 80039ec:	4402      	add	r2, r0
 80039ee:	4603      	mov	r3, r0
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d100      	bne.n	80039f6 <memset+0xa>
 80039f4:	4770      	bx	lr
 80039f6:	f803 1b01 	strb.w	r1, [r3], #1
 80039fa:	e7f9      	b.n	80039f0 <memset+0x4>

080039fc <iprintf>:
 80039fc:	b40f      	push	{r0, r1, r2, r3}
 80039fe:	4b0a      	ldr	r3, [pc, #40]	; (8003a28 <iprintf+0x2c>)
 8003a00:	b513      	push	{r0, r1, r4, lr}
 8003a02:	681c      	ldr	r4, [r3, #0]
 8003a04:	b124      	cbz	r4, 8003a10 <iprintf+0x14>
 8003a06:	69a3      	ldr	r3, [r4, #24]
 8003a08:	b913      	cbnz	r3, 8003a10 <iprintf+0x14>
 8003a0a:	4620      	mov	r0, r4
 8003a0c:	f000 f866 	bl	8003adc <__sinit>
 8003a10:	ab05      	add	r3, sp, #20
 8003a12:	9a04      	ldr	r2, [sp, #16]
 8003a14:	68a1      	ldr	r1, [r4, #8]
 8003a16:	9301      	str	r3, [sp, #4]
 8003a18:	4620      	mov	r0, r4
 8003a1a:	f000 f9bd 	bl	8003d98 <_vfiprintf_r>
 8003a1e:	b002      	add	sp, #8
 8003a20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a24:	b004      	add	sp, #16
 8003a26:	4770      	bx	lr
 8003a28:	2000000c 	.word	0x2000000c

08003a2c <std>:
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	b510      	push	{r4, lr}
 8003a30:	4604      	mov	r4, r0
 8003a32:	e9c0 3300 	strd	r3, r3, [r0]
 8003a36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003a3a:	6083      	str	r3, [r0, #8]
 8003a3c:	8181      	strh	r1, [r0, #12]
 8003a3e:	6643      	str	r3, [r0, #100]	; 0x64
 8003a40:	81c2      	strh	r2, [r0, #14]
 8003a42:	6183      	str	r3, [r0, #24]
 8003a44:	4619      	mov	r1, r3
 8003a46:	2208      	movs	r2, #8
 8003a48:	305c      	adds	r0, #92	; 0x5c
 8003a4a:	f7ff ffcf 	bl	80039ec <memset>
 8003a4e:	4b05      	ldr	r3, [pc, #20]	; (8003a64 <std+0x38>)
 8003a50:	6263      	str	r3, [r4, #36]	; 0x24
 8003a52:	4b05      	ldr	r3, [pc, #20]	; (8003a68 <std+0x3c>)
 8003a54:	62a3      	str	r3, [r4, #40]	; 0x28
 8003a56:	4b05      	ldr	r3, [pc, #20]	; (8003a6c <std+0x40>)
 8003a58:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003a5a:	4b05      	ldr	r3, [pc, #20]	; (8003a70 <std+0x44>)
 8003a5c:	6224      	str	r4, [r4, #32]
 8003a5e:	6323      	str	r3, [r4, #48]	; 0x30
 8003a60:	bd10      	pop	{r4, pc}
 8003a62:	bf00      	nop
 8003a64:	08004341 	.word	0x08004341
 8003a68:	08004363 	.word	0x08004363
 8003a6c:	0800439b 	.word	0x0800439b
 8003a70:	080043bf 	.word	0x080043bf

08003a74 <_cleanup_r>:
 8003a74:	4901      	ldr	r1, [pc, #4]	; (8003a7c <_cleanup_r+0x8>)
 8003a76:	f000 b8af 	b.w	8003bd8 <_fwalk_reent>
 8003a7a:	bf00      	nop
 8003a7c:	08004699 	.word	0x08004699

08003a80 <__sfmoreglue>:
 8003a80:	b570      	push	{r4, r5, r6, lr}
 8003a82:	2268      	movs	r2, #104	; 0x68
 8003a84:	1e4d      	subs	r5, r1, #1
 8003a86:	4355      	muls	r5, r2
 8003a88:	460e      	mov	r6, r1
 8003a8a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003a8e:	f000 f8e5 	bl	8003c5c <_malloc_r>
 8003a92:	4604      	mov	r4, r0
 8003a94:	b140      	cbz	r0, 8003aa8 <__sfmoreglue+0x28>
 8003a96:	2100      	movs	r1, #0
 8003a98:	e9c0 1600 	strd	r1, r6, [r0]
 8003a9c:	300c      	adds	r0, #12
 8003a9e:	60a0      	str	r0, [r4, #8]
 8003aa0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003aa4:	f7ff ffa2 	bl	80039ec <memset>
 8003aa8:	4620      	mov	r0, r4
 8003aaa:	bd70      	pop	{r4, r5, r6, pc}

08003aac <__sfp_lock_acquire>:
 8003aac:	4801      	ldr	r0, [pc, #4]	; (8003ab4 <__sfp_lock_acquire+0x8>)
 8003aae:	f000 b8b3 	b.w	8003c18 <__retarget_lock_acquire_recursive>
 8003ab2:	bf00      	nop
 8003ab4:	20000815 	.word	0x20000815

08003ab8 <__sfp_lock_release>:
 8003ab8:	4801      	ldr	r0, [pc, #4]	; (8003ac0 <__sfp_lock_release+0x8>)
 8003aba:	f000 b8ae 	b.w	8003c1a <__retarget_lock_release_recursive>
 8003abe:	bf00      	nop
 8003ac0:	20000815 	.word	0x20000815

08003ac4 <__sinit_lock_acquire>:
 8003ac4:	4801      	ldr	r0, [pc, #4]	; (8003acc <__sinit_lock_acquire+0x8>)
 8003ac6:	f000 b8a7 	b.w	8003c18 <__retarget_lock_acquire_recursive>
 8003aca:	bf00      	nop
 8003acc:	20000816 	.word	0x20000816

08003ad0 <__sinit_lock_release>:
 8003ad0:	4801      	ldr	r0, [pc, #4]	; (8003ad8 <__sinit_lock_release+0x8>)
 8003ad2:	f000 b8a2 	b.w	8003c1a <__retarget_lock_release_recursive>
 8003ad6:	bf00      	nop
 8003ad8:	20000816 	.word	0x20000816

08003adc <__sinit>:
 8003adc:	b510      	push	{r4, lr}
 8003ade:	4604      	mov	r4, r0
 8003ae0:	f7ff fff0 	bl	8003ac4 <__sinit_lock_acquire>
 8003ae4:	69a3      	ldr	r3, [r4, #24]
 8003ae6:	b11b      	cbz	r3, 8003af0 <__sinit+0x14>
 8003ae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003aec:	f7ff bff0 	b.w	8003ad0 <__sinit_lock_release>
 8003af0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003af4:	6523      	str	r3, [r4, #80]	; 0x50
 8003af6:	4b13      	ldr	r3, [pc, #76]	; (8003b44 <__sinit+0x68>)
 8003af8:	4a13      	ldr	r2, [pc, #76]	; (8003b48 <__sinit+0x6c>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	62a2      	str	r2, [r4, #40]	; 0x28
 8003afe:	42a3      	cmp	r3, r4
 8003b00:	bf04      	itt	eq
 8003b02:	2301      	moveq	r3, #1
 8003b04:	61a3      	streq	r3, [r4, #24]
 8003b06:	4620      	mov	r0, r4
 8003b08:	f000 f820 	bl	8003b4c <__sfp>
 8003b0c:	6060      	str	r0, [r4, #4]
 8003b0e:	4620      	mov	r0, r4
 8003b10:	f000 f81c 	bl	8003b4c <__sfp>
 8003b14:	60a0      	str	r0, [r4, #8]
 8003b16:	4620      	mov	r0, r4
 8003b18:	f000 f818 	bl	8003b4c <__sfp>
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	60e0      	str	r0, [r4, #12]
 8003b20:	2104      	movs	r1, #4
 8003b22:	6860      	ldr	r0, [r4, #4]
 8003b24:	f7ff ff82 	bl	8003a2c <std>
 8003b28:	68a0      	ldr	r0, [r4, #8]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	2109      	movs	r1, #9
 8003b2e:	f7ff ff7d 	bl	8003a2c <std>
 8003b32:	68e0      	ldr	r0, [r4, #12]
 8003b34:	2202      	movs	r2, #2
 8003b36:	2112      	movs	r1, #18
 8003b38:	f7ff ff78 	bl	8003a2c <std>
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	61a3      	str	r3, [r4, #24]
 8003b40:	e7d2      	b.n	8003ae8 <__sinit+0xc>
 8003b42:	bf00      	nop
 8003b44:	08004968 	.word	0x08004968
 8003b48:	08003a75 	.word	0x08003a75

08003b4c <__sfp>:
 8003b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b4e:	4607      	mov	r7, r0
 8003b50:	f7ff ffac 	bl	8003aac <__sfp_lock_acquire>
 8003b54:	4b1e      	ldr	r3, [pc, #120]	; (8003bd0 <__sfp+0x84>)
 8003b56:	681e      	ldr	r6, [r3, #0]
 8003b58:	69b3      	ldr	r3, [r6, #24]
 8003b5a:	b913      	cbnz	r3, 8003b62 <__sfp+0x16>
 8003b5c:	4630      	mov	r0, r6
 8003b5e:	f7ff ffbd 	bl	8003adc <__sinit>
 8003b62:	3648      	adds	r6, #72	; 0x48
 8003b64:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003b68:	3b01      	subs	r3, #1
 8003b6a:	d503      	bpl.n	8003b74 <__sfp+0x28>
 8003b6c:	6833      	ldr	r3, [r6, #0]
 8003b6e:	b30b      	cbz	r3, 8003bb4 <__sfp+0x68>
 8003b70:	6836      	ldr	r6, [r6, #0]
 8003b72:	e7f7      	b.n	8003b64 <__sfp+0x18>
 8003b74:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003b78:	b9d5      	cbnz	r5, 8003bb0 <__sfp+0x64>
 8003b7a:	4b16      	ldr	r3, [pc, #88]	; (8003bd4 <__sfp+0x88>)
 8003b7c:	60e3      	str	r3, [r4, #12]
 8003b7e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003b82:	6665      	str	r5, [r4, #100]	; 0x64
 8003b84:	f000 f847 	bl	8003c16 <__retarget_lock_init_recursive>
 8003b88:	f7ff ff96 	bl	8003ab8 <__sfp_lock_release>
 8003b8c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003b90:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003b94:	6025      	str	r5, [r4, #0]
 8003b96:	61a5      	str	r5, [r4, #24]
 8003b98:	2208      	movs	r2, #8
 8003b9a:	4629      	mov	r1, r5
 8003b9c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003ba0:	f7ff ff24 	bl	80039ec <memset>
 8003ba4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003ba8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003bac:	4620      	mov	r0, r4
 8003bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003bb0:	3468      	adds	r4, #104	; 0x68
 8003bb2:	e7d9      	b.n	8003b68 <__sfp+0x1c>
 8003bb4:	2104      	movs	r1, #4
 8003bb6:	4638      	mov	r0, r7
 8003bb8:	f7ff ff62 	bl	8003a80 <__sfmoreglue>
 8003bbc:	4604      	mov	r4, r0
 8003bbe:	6030      	str	r0, [r6, #0]
 8003bc0:	2800      	cmp	r0, #0
 8003bc2:	d1d5      	bne.n	8003b70 <__sfp+0x24>
 8003bc4:	f7ff ff78 	bl	8003ab8 <__sfp_lock_release>
 8003bc8:	230c      	movs	r3, #12
 8003bca:	603b      	str	r3, [r7, #0]
 8003bcc:	e7ee      	b.n	8003bac <__sfp+0x60>
 8003bce:	bf00      	nop
 8003bd0:	08004968 	.word	0x08004968
 8003bd4:	ffff0001 	.word	0xffff0001

08003bd8 <_fwalk_reent>:
 8003bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003bdc:	4606      	mov	r6, r0
 8003bde:	4688      	mov	r8, r1
 8003be0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003be4:	2700      	movs	r7, #0
 8003be6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003bea:	f1b9 0901 	subs.w	r9, r9, #1
 8003bee:	d505      	bpl.n	8003bfc <_fwalk_reent+0x24>
 8003bf0:	6824      	ldr	r4, [r4, #0]
 8003bf2:	2c00      	cmp	r4, #0
 8003bf4:	d1f7      	bne.n	8003be6 <_fwalk_reent+0xe>
 8003bf6:	4638      	mov	r0, r7
 8003bf8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003bfc:	89ab      	ldrh	r3, [r5, #12]
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d907      	bls.n	8003c12 <_fwalk_reent+0x3a>
 8003c02:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003c06:	3301      	adds	r3, #1
 8003c08:	d003      	beq.n	8003c12 <_fwalk_reent+0x3a>
 8003c0a:	4629      	mov	r1, r5
 8003c0c:	4630      	mov	r0, r6
 8003c0e:	47c0      	blx	r8
 8003c10:	4307      	orrs	r7, r0
 8003c12:	3568      	adds	r5, #104	; 0x68
 8003c14:	e7e9      	b.n	8003bea <_fwalk_reent+0x12>

08003c16 <__retarget_lock_init_recursive>:
 8003c16:	4770      	bx	lr

08003c18 <__retarget_lock_acquire_recursive>:
 8003c18:	4770      	bx	lr

08003c1a <__retarget_lock_release_recursive>:
 8003c1a:	4770      	bx	lr

08003c1c <sbrk_aligned>:
 8003c1c:	b570      	push	{r4, r5, r6, lr}
 8003c1e:	4e0e      	ldr	r6, [pc, #56]	; (8003c58 <sbrk_aligned+0x3c>)
 8003c20:	460c      	mov	r4, r1
 8003c22:	6831      	ldr	r1, [r6, #0]
 8003c24:	4605      	mov	r5, r0
 8003c26:	b911      	cbnz	r1, 8003c2e <sbrk_aligned+0x12>
 8003c28:	f000 fb7a 	bl	8004320 <_sbrk_r>
 8003c2c:	6030      	str	r0, [r6, #0]
 8003c2e:	4621      	mov	r1, r4
 8003c30:	4628      	mov	r0, r5
 8003c32:	f000 fb75 	bl	8004320 <_sbrk_r>
 8003c36:	1c43      	adds	r3, r0, #1
 8003c38:	d00a      	beq.n	8003c50 <sbrk_aligned+0x34>
 8003c3a:	1cc4      	adds	r4, r0, #3
 8003c3c:	f024 0403 	bic.w	r4, r4, #3
 8003c40:	42a0      	cmp	r0, r4
 8003c42:	d007      	beq.n	8003c54 <sbrk_aligned+0x38>
 8003c44:	1a21      	subs	r1, r4, r0
 8003c46:	4628      	mov	r0, r5
 8003c48:	f000 fb6a 	bl	8004320 <_sbrk_r>
 8003c4c:	3001      	adds	r0, #1
 8003c4e:	d101      	bne.n	8003c54 <sbrk_aligned+0x38>
 8003c50:	f04f 34ff 	mov.w	r4, #4294967295
 8003c54:	4620      	mov	r0, r4
 8003c56:	bd70      	pop	{r4, r5, r6, pc}
 8003c58:	2000081c 	.word	0x2000081c

08003c5c <_malloc_r>:
 8003c5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c60:	1ccd      	adds	r5, r1, #3
 8003c62:	f025 0503 	bic.w	r5, r5, #3
 8003c66:	3508      	adds	r5, #8
 8003c68:	2d0c      	cmp	r5, #12
 8003c6a:	bf38      	it	cc
 8003c6c:	250c      	movcc	r5, #12
 8003c6e:	2d00      	cmp	r5, #0
 8003c70:	4607      	mov	r7, r0
 8003c72:	db01      	blt.n	8003c78 <_malloc_r+0x1c>
 8003c74:	42a9      	cmp	r1, r5
 8003c76:	d905      	bls.n	8003c84 <_malloc_r+0x28>
 8003c78:	230c      	movs	r3, #12
 8003c7a:	603b      	str	r3, [r7, #0]
 8003c7c:	2600      	movs	r6, #0
 8003c7e:	4630      	mov	r0, r6
 8003c80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c84:	4e2e      	ldr	r6, [pc, #184]	; (8003d40 <_malloc_r+0xe4>)
 8003c86:	f000 fdbb 	bl	8004800 <__malloc_lock>
 8003c8a:	6833      	ldr	r3, [r6, #0]
 8003c8c:	461c      	mov	r4, r3
 8003c8e:	bb34      	cbnz	r4, 8003cde <_malloc_r+0x82>
 8003c90:	4629      	mov	r1, r5
 8003c92:	4638      	mov	r0, r7
 8003c94:	f7ff ffc2 	bl	8003c1c <sbrk_aligned>
 8003c98:	1c43      	adds	r3, r0, #1
 8003c9a:	4604      	mov	r4, r0
 8003c9c:	d14d      	bne.n	8003d3a <_malloc_r+0xde>
 8003c9e:	6834      	ldr	r4, [r6, #0]
 8003ca0:	4626      	mov	r6, r4
 8003ca2:	2e00      	cmp	r6, #0
 8003ca4:	d140      	bne.n	8003d28 <_malloc_r+0xcc>
 8003ca6:	6823      	ldr	r3, [r4, #0]
 8003ca8:	4631      	mov	r1, r6
 8003caa:	4638      	mov	r0, r7
 8003cac:	eb04 0803 	add.w	r8, r4, r3
 8003cb0:	f000 fb36 	bl	8004320 <_sbrk_r>
 8003cb4:	4580      	cmp	r8, r0
 8003cb6:	d13a      	bne.n	8003d2e <_malloc_r+0xd2>
 8003cb8:	6821      	ldr	r1, [r4, #0]
 8003cba:	3503      	adds	r5, #3
 8003cbc:	1a6d      	subs	r5, r5, r1
 8003cbe:	f025 0503 	bic.w	r5, r5, #3
 8003cc2:	3508      	adds	r5, #8
 8003cc4:	2d0c      	cmp	r5, #12
 8003cc6:	bf38      	it	cc
 8003cc8:	250c      	movcc	r5, #12
 8003cca:	4629      	mov	r1, r5
 8003ccc:	4638      	mov	r0, r7
 8003cce:	f7ff ffa5 	bl	8003c1c <sbrk_aligned>
 8003cd2:	3001      	adds	r0, #1
 8003cd4:	d02b      	beq.n	8003d2e <_malloc_r+0xd2>
 8003cd6:	6823      	ldr	r3, [r4, #0]
 8003cd8:	442b      	add	r3, r5
 8003cda:	6023      	str	r3, [r4, #0]
 8003cdc:	e00e      	b.n	8003cfc <_malloc_r+0xa0>
 8003cde:	6822      	ldr	r2, [r4, #0]
 8003ce0:	1b52      	subs	r2, r2, r5
 8003ce2:	d41e      	bmi.n	8003d22 <_malloc_r+0xc6>
 8003ce4:	2a0b      	cmp	r2, #11
 8003ce6:	d916      	bls.n	8003d16 <_malloc_r+0xba>
 8003ce8:	1961      	adds	r1, r4, r5
 8003cea:	42a3      	cmp	r3, r4
 8003cec:	6025      	str	r5, [r4, #0]
 8003cee:	bf18      	it	ne
 8003cf0:	6059      	strne	r1, [r3, #4]
 8003cf2:	6863      	ldr	r3, [r4, #4]
 8003cf4:	bf08      	it	eq
 8003cf6:	6031      	streq	r1, [r6, #0]
 8003cf8:	5162      	str	r2, [r4, r5]
 8003cfa:	604b      	str	r3, [r1, #4]
 8003cfc:	4638      	mov	r0, r7
 8003cfe:	f104 060b 	add.w	r6, r4, #11
 8003d02:	f000 fd83 	bl	800480c <__malloc_unlock>
 8003d06:	f026 0607 	bic.w	r6, r6, #7
 8003d0a:	1d23      	adds	r3, r4, #4
 8003d0c:	1af2      	subs	r2, r6, r3
 8003d0e:	d0b6      	beq.n	8003c7e <_malloc_r+0x22>
 8003d10:	1b9b      	subs	r3, r3, r6
 8003d12:	50a3      	str	r3, [r4, r2]
 8003d14:	e7b3      	b.n	8003c7e <_malloc_r+0x22>
 8003d16:	6862      	ldr	r2, [r4, #4]
 8003d18:	42a3      	cmp	r3, r4
 8003d1a:	bf0c      	ite	eq
 8003d1c:	6032      	streq	r2, [r6, #0]
 8003d1e:	605a      	strne	r2, [r3, #4]
 8003d20:	e7ec      	b.n	8003cfc <_malloc_r+0xa0>
 8003d22:	4623      	mov	r3, r4
 8003d24:	6864      	ldr	r4, [r4, #4]
 8003d26:	e7b2      	b.n	8003c8e <_malloc_r+0x32>
 8003d28:	4634      	mov	r4, r6
 8003d2a:	6876      	ldr	r6, [r6, #4]
 8003d2c:	e7b9      	b.n	8003ca2 <_malloc_r+0x46>
 8003d2e:	230c      	movs	r3, #12
 8003d30:	603b      	str	r3, [r7, #0]
 8003d32:	4638      	mov	r0, r7
 8003d34:	f000 fd6a 	bl	800480c <__malloc_unlock>
 8003d38:	e7a1      	b.n	8003c7e <_malloc_r+0x22>
 8003d3a:	6025      	str	r5, [r4, #0]
 8003d3c:	e7de      	b.n	8003cfc <_malloc_r+0xa0>
 8003d3e:	bf00      	nop
 8003d40:	20000818 	.word	0x20000818

08003d44 <__sfputc_r>:
 8003d44:	6893      	ldr	r3, [r2, #8]
 8003d46:	3b01      	subs	r3, #1
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	b410      	push	{r4}
 8003d4c:	6093      	str	r3, [r2, #8]
 8003d4e:	da08      	bge.n	8003d62 <__sfputc_r+0x1e>
 8003d50:	6994      	ldr	r4, [r2, #24]
 8003d52:	42a3      	cmp	r3, r4
 8003d54:	db01      	blt.n	8003d5a <__sfputc_r+0x16>
 8003d56:	290a      	cmp	r1, #10
 8003d58:	d103      	bne.n	8003d62 <__sfputc_r+0x1e>
 8003d5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d5e:	f000 bb33 	b.w	80043c8 <__swbuf_r>
 8003d62:	6813      	ldr	r3, [r2, #0]
 8003d64:	1c58      	adds	r0, r3, #1
 8003d66:	6010      	str	r0, [r2, #0]
 8003d68:	7019      	strb	r1, [r3, #0]
 8003d6a:	4608      	mov	r0, r1
 8003d6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d70:	4770      	bx	lr

08003d72 <__sfputs_r>:
 8003d72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d74:	4606      	mov	r6, r0
 8003d76:	460f      	mov	r7, r1
 8003d78:	4614      	mov	r4, r2
 8003d7a:	18d5      	adds	r5, r2, r3
 8003d7c:	42ac      	cmp	r4, r5
 8003d7e:	d101      	bne.n	8003d84 <__sfputs_r+0x12>
 8003d80:	2000      	movs	r0, #0
 8003d82:	e007      	b.n	8003d94 <__sfputs_r+0x22>
 8003d84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d88:	463a      	mov	r2, r7
 8003d8a:	4630      	mov	r0, r6
 8003d8c:	f7ff ffda 	bl	8003d44 <__sfputc_r>
 8003d90:	1c43      	adds	r3, r0, #1
 8003d92:	d1f3      	bne.n	8003d7c <__sfputs_r+0xa>
 8003d94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003d98 <_vfiprintf_r>:
 8003d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d9c:	460d      	mov	r5, r1
 8003d9e:	b09d      	sub	sp, #116	; 0x74
 8003da0:	4614      	mov	r4, r2
 8003da2:	4698      	mov	r8, r3
 8003da4:	4606      	mov	r6, r0
 8003da6:	b118      	cbz	r0, 8003db0 <_vfiprintf_r+0x18>
 8003da8:	6983      	ldr	r3, [r0, #24]
 8003daa:	b90b      	cbnz	r3, 8003db0 <_vfiprintf_r+0x18>
 8003dac:	f7ff fe96 	bl	8003adc <__sinit>
 8003db0:	4b89      	ldr	r3, [pc, #548]	; (8003fd8 <_vfiprintf_r+0x240>)
 8003db2:	429d      	cmp	r5, r3
 8003db4:	d11b      	bne.n	8003dee <_vfiprintf_r+0x56>
 8003db6:	6875      	ldr	r5, [r6, #4]
 8003db8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003dba:	07d9      	lsls	r1, r3, #31
 8003dbc:	d405      	bmi.n	8003dca <_vfiprintf_r+0x32>
 8003dbe:	89ab      	ldrh	r3, [r5, #12]
 8003dc0:	059a      	lsls	r2, r3, #22
 8003dc2:	d402      	bmi.n	8003dca <_vfiprintf_r+0x32>
 8003dc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003dc6:	f7ff ff27 	bl	8003c18 <__retarget_lock_acquire_recursive>
 8003dca:	89ab      	ldrh	r3, [r5, #12]
 8003dcc:	071b      	lsls	r3, r3, #28
 8003dce:	d501      	bpl.n	8003dd4 <_vfiprintf_r+0x3c>
 8003dd0:	692b      	ldr	r3, [r5, #16]
 8003dd2:	b9eb      	cbnz	r3, 8003e10 <_vfiprintf_r+0x78>
 8003dd4:	4629      	mov	r1, r5
 8003dd6:	4630      	mov	r0, r6
 8003dd8:	f000 fb5a 	bl	8004490 <__swsetup_r>
 8003ddc:	b1c0      	cbz	r0, 8003e10 <_vfiprintf_r+0x78>
 8003dde:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003de0:	07dc      	lsls	r4, r3, #31
 8003de2:	d50e      	bpl.n	8003e02 <_vfiprintf_r+0x6a>
 8003de4:	f04f 30ff 	mov.w	r0, #4294967295
 8003de8:	b01d      	add	sp, #116	; 0x74
 8003dea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003dee:	4b7b      	ldr	r3, [pc, #492]	; (8003fdc <_vfiprintf_r+0x244>)
 8003df0:	429d      	cmp	r5, r3
 8003df2:	d101      	bne.n	8003df8 <_vfiprintf_r+0x60>
 8003df4:	68b5      	ldr	r5, [r6, #8]
 8003df6:	e7df      	b.n	8003db8 <_vfiprintf_r+0x20>
 8003df8:	4b79      	ldr	r3, [pc, #484]	; (8003fe0 <_vfiprintf_r+0x248>)
 8003dfa:	429d      	cmp	r5, r3
 8003dfc:	bf08      	it	eq
 8003dfe:	68f5      	ldreq	r5, [r6, #12]
 8003e00:	e7da      	b.n	8003db8 <_vfiprintf_r+0x20>
 8003e02:	89ab      	ldrh	r3, [r5, #12]
 8003e04:	0598      	lsls	r0, r3, #22
 8003e06:	d4ed      	bmi.n	8003de4 <_vfiprintf_r+0x4c>
 8003e08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003e0a:	f7ff ff06 	bl	8003c1a <__retarget_lock_release_recursive>
 8003e0e:	e7e9      	b.n	8003de4 <_vfiprintf_r+0x4c>
 8003e10:	2300      	movs	r3, #0
 8003e12:	9309      	str	r3, [sp, #36]	; 0x24
 8003e14:	2320      	movs	r3, #32
 8003e16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003e1a:	f8cd 800c 	str.w	r8, [sp, #12]
 8003e1e:	2330      	movs	r3, #48	; 0x30
 8003e20:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003fe4 <_vfiprintf_r+0x24c>
 8003e24:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003e28:	f04f 0901 	mov.w	r9, #1
 8003e2c:	4623      	mov	r3, r4
 8003e2e:	469a      	mov	sl, r3
 8003e30:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003e34:	b10a      	cbz	r2, 8003e3a <_vfiprintf_r+0xa2>
 8003e36:	2a25      	cmp	r2, #37	; 0x25
 8003e38:	d1f9      	bne.n	8003e2e <_vfiprintf_r+0x96>
 8003e3a:	ebba 0b04 	subs.w	fp, sl, r4
 8003e3e:	d00b      	beq.n	8003e58 <_vfiprintf_r+0xc0>
 8003e40:	465b      	mov	r3, fp
 8003e42:	4622      	mov	r2, r4
 8003e44:	4629      	mov	r1, r5
 8003e46:	4630      	mov	r0, r6
 8003e48:	f7ff ff93 	bl	8003d72 <__sfputs_r>
 8003e4c:	3001      	adds	r0, #1
 8003e4e:	f000 80aa 	beq.w	8003fa6 <_vfiprintf_r+0x20e>
 8003e52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003e54:	445a      	add	r2, fp
 8003e56:	9209      	str	r2, [sp, #36]	; 0x24
 8003e58:	f89a 3000 	ldrb.w	r3, [sl]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	f000 80a2 	beq.w	8003fa6 <_vfiprintf_r+0x20e>
 8003e62:	2300      	movs	r3, #0
 8003e64:	f04f 32ff 	mov.w	r2, #4294967295
 8003e68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003e6c:	f10a 0a01 	add.w	sl, sl, #1
 8003e70:	9304      	str	r3, [sp, #16]
 8003e72:	9307      	str	r3, [sp, #28]
 8003e74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003e78:	931a      	str	r3, [sp, #104]	; 0x68
 8003e7a:	4654      	mov	r4, sl
 8003e7c:	2205      	movs	r2, #5
 8003e7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e82:	4858      	ldr	r0, [pc, #352]	; (8003fe4 <_vfiprintf_r+0x24c>)
 8003e84:	f7fc fa8c 	bl	80003a0 <memchr>
 8003e88:	9a04      	ldr	r2, [sp, #16]
 8003e8a:	b9d8      	cbnz	r0, 8003ec4 <_vfiprintf_r+0x12c>
 8003e8c:	06d1      	lsls	r1, r2, #27
 8003e8e:	bf44      	itt	mi
 8003e90:	2320      	movmi	r3, #32
 8003e92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003e96:	0713      	lsls	r3, r2, #28
 8003e98:	bf44      	itt	mi
 8003e9a:	232b      	movmi	r3, #43	; 0x2b
 8003e9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003ea0:	f89a 3000 	ldrb.w	r3, [sl]
 8003ea4:	2b2a      	cmp	r3, #42	; 0x2a
 8003ea6:	d015      	beq.n	8003ed4 <_vfiprintf_r+0x13c>
 8003ea8:	9a07      	ldr	r2, [sp, #28]
 8003eaa:	4654      	mov	r4, sl
 8003eac:	2000      	movs	r0, #0
 8003eae:	f04f 0c0a 	mov.w	ip, #10
 8003eb2:	4621      	mov	r1, r4
 8003eb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003eb8:	3b30      	subs	r3, #48	; 0x30
 8003eba:	2b09      	cmp	r3, #9
 8003ebc:	d94e      	bls.n	8003f5c <_vfiprintf_r+0x1c4>
 8003ebe:	b1b0      	cbz	r0, 8003eee <_vfiprintf_r+0x156>
 8003ec0:	9207      	str	r2, [sp, #28]
 8003ec2:	e014      	b.n	8003eee <_vfiprintf_r+0x156>
 8003ec4:	eba0 0308 	sub.w	r3, r0, r8
 8003ec8:	fa09 f303 	lsl.w	r3, r9, r3
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	9304      	str	r3, [sp, #16]
 8003ed0:	46a2      	mov	sl, r4
 8003ed2:	e7d2      	b.n	8003e7a <_vfiprintf_r+0xe2>
 8003ed4:	9b03      	ldr	r3, [sp, #12]
 8003ed6:	1d19      	adds	r1, r3, #4
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	9103      	str	r1, [sp, #12]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	bfbb      	ittet	lt
 8003ee0:	425b      	neglt	r3, r3
 8003ee2:	f042 0202 	orrlt.w	r2, r2, #2
 8003ee6:	9307      	strge	r3, [sp, #28]
 8003ee8:	9307      	strlt	r3, [sp, #28]
 8003eea:	bfb8      	it	lt
 8003eec:	9204      	strlt	r2, [sp, #16]
 8003eee:	7823      	ldrb	r3, [r4, #0]
 8003ef0:	2b2e      	cmp	r3, #46	; 0x2e
 8003ef2:	d10c      	bne.n	8003f0e <_vfiprintf_r+0x176>
 8003ef4:	7863      	ldrb	r3, [r4, #1]
 8003ef6:	2b2a      	cmp	r3, #42	; 0x2a
 8003ef8:	d135      	bne.n	8003f66 <_vfiprintf_r+0x1ce>
 8003efa:	9b03      	ldr	r3, [sp, #12]
 8003efc:	1d1a      	adds	r2, r3, #4
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	9203      	str	r2, [sp, #12]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	bfb8      	it	lt
 8003f06:	f04f 33ff 	movlt.w	r3, #4294967295
 8003f0a:	3402      	adds	r4, #2
 8003f0c:	9305      	str	r3, [sp, #20]
 8003f0e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003ff4 <_vfiprintf_r+0x25c>
 8003f12:	7821      	ldrb	r1, [r4, #0]
 8003f14:	2203      	movs	r2, #3
 8003f16:	4650      	mov	r0, sl
 8003f18:	f7fc fa42 	bl	80003a0 <memchr>
 8003f1c:	b140      	cbz	r0, 8003f30 <_vfiprintf_r+0x198>
 8003f1e:	2340      	movs	r3, #64	; 0x40
 8003f20:	eba0 000a 	sub.w	r0, r0, sl
 8003f24:	fa03 f000 	lsl.w	r0, r3, r0
 8003f28:	9b04      	ldr	r3, [sp, #16]
 8003f2a:	4303      	orrs	r3, r0
 8003f2c:	3401      	adds	r4, #1
 8003f2e:	9304      	str	r3, [sp, #16]
 8003f30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f34:	482c      	ldr	r0, [pc, #176]	; (8003fe8 <_vfiprintf_r+0x250>)
 8003f36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003f3a:	2206      	movs	r2, #6
 8003f3c:	f7fc fa30 	bl	80003a0 <memchr>
 8003f40:	2800      	cmp	r0, #0
 8003f42:	d03f      	beq.n	8003fc4 <_vfiprintf_r+0x22c>
 8003f44:	4b29      	ldr	r3, [pc, #164]	; (8003fec <_vfiprintf_r+0x254>)
 8003f46:	bb1b      	cbnz	r3, 8003f90 <_vfiprintf_r+0x1f8>
 8003f48:	9b03      	ldr	r3, [sp, #12]
 8003f4a:	3307      	adds	r3, #7
 8003f4c:	f023 0307 	bic.w	r3, r3, #7
 8003f50:	3308      	adds	r3, #8
 8003f52:	9303      	str	r3, [sp, #12]
 8003f54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f56:	443b      	add	r3, r7
 8003f58:	9309      	str	r3, [sp, #36]	; 0x24
 8003f5a:	e767      	b.n	8003e2c <_vfiprintf_r+0x94>
 8003f5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003f60:	460c      	mov	r4, r1
 8003f62:	2001      	movs	r0, #1
 8003f64:	e7a5      	b.n	8003eb2 <_vfiprintf_r+0x11a>
 8003f66:	2300      	movs	r3, #0
 8003f68:	3401      	adds	r4, #1
 8003f6a:	9305      	str	r3, [sp, #20]
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	f04f 0c0a 	mov.w	ip, #10
 8003f72:	4620      	mov	r0, r4
 8003f74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003f78:	3a30      	subs	r2, #48	; 0x30
 8003f7a:	2a09      	cmp	r2, #9
 8003f7c:	d903      	bls.n	8003f86 <_vfiprintf_r+0x1ee>
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d0c5      	beq.n	8003f0e <_vfiprintf_r+0x176>
 8003f82:	9105      	str	r1, [sp, #20]
 8003f84:	e7c3      	b.n	8003f0e <_vfiprintf_r+0x176>
 8003f86:	fb0c 2101 	mla	r1, ip, r1, r2
 8003f8a:	4604      	mov	r4, r0
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e7f0      	b.n	8003f72 <_vfiprintf_r+0x1da>
 8003f90:	ab03      	add	r3, sp, #12
 8003f92:	9300      	str	r3, [sp, #0]
 8003f94:	462a      	mov	r2, r5
 8003f96:	4b16      	ldr	r3, [pc, #88]	; (8003ff0 <_vfiprintf_r+0x258>)
 8003f98:	a904      	add	r1, sp, #16
 8003f9a:	4630      	mov	r0, r6
 8003f9c:	f3af 8000 	nop.w
 8003fa0:	4607      	mov	r7, r0
 8003fa2:	1c78      	adds	r0, r7, #1
 8003fa4:	d1d6      	bne.n	8003f54 <_vfiprintf_r+0x1bc>
 8003fa6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003fa8:	07d9      	lsls	r1, r3, #31
 8003faa:	d405      	bmi.n	8003fb8 <_vfiprintf_r+0x220>
 8003fac:	89ab      	ldrh	r3, [r5, #12]
 8003fae:	059a      	lsls	r2, r3, #22
 8003fb0:	d402      	bmi.n	8003fb8 <_vfiprintf_r+0x220>
 8003fb2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003fb4:	f7ff fe31 	bl	8003c1a <__retarget_lock_release_recursive>
 8003fb8:	89ab      	ldrh	r3, [r5, #12]
 8003fba:	065b      	lsls	r3, r3, #25
 8003fbc:	f53f af12 	bmi.w	8003de4 <_vfiprintf_r+0x4c>
 8003fc0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003fc2:	e711      	b.n	8003de8 <_vfiprintf_r+0x50>
 8003fc4:	ab03      	add	r3, sp, #12
 8003fc6:	9300      	str	r3, [sp, #0]
 8003fc8:	462a      	mov	r2, r5
 8003fca:	4b09      	ldr	r3, [pc, #36]	; (8003ff0 <_vfiprintf_r+0x258>)
 8003fcc:	a904      	add	r1, sp, #16
 8003fce:	4630      	mov	r0, r6
 8003fd0:	f000 f880 	bl	80040d4 <_printf_i>
 8003fd4:	e7e4      	b.n	8003fa0 <_vfiprintf_r+0x208>
 8003fd6:	bf00      	nop
 8003fd8:	0800498c 	.word	0x0800498c
 8003fdc:	080049ac 	.word	0x080049ac
 8003fe0:	0800496c 	.word	0x0800496c
 8003fe4:	080049cc 	.word	0x080049cc
 8003fe8:	080049d6 	.word	0x080049d6
 8003fec:	00000000 	.word	0x00000000
 8003ff0:	08003d73 	.word	0x08003d73
 8003ff4:	080049d2 	.word	0x080049d2

08003ff8 <_printf_common>:
 8003ff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ffc:	4616      	mov	r6, r2
 8003ffe:	4699      	mov	r9, r3
 8004000:	688a      	ldr	r2, [r1, #8]
 8004002:	690b      	ldr	r3, [r1, #16]
 8004004:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004008:	4293      	cmp	r3, r2
 800400a:	bfb8      	it	lt
 800400c:	4613      	movlt	r3, r2
 800400e:	6033      	str	r3, [r6, #0]
 8004010:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004014:	4607      	mov	r7, r0
 8004016:	460c      	mov	r4, r1
 8004018:	b10a      	cbz	r2, 800401e <_printf_common+0x26>
 800401a:	3301      	adds	r3, #1
 800401c:	6033      	str	r3, [r6, #0]
 800401e:	6823      	ldr	r3, [r4, #0]
 8004020:	0699      	lsls	r1, r3, #26
 8004022:	bf42      	ittt	mi
 8004024:	6833      	ldrmi	r3, [r6, #0]
 8004026:	3302      	addmi	r3, #2
 8004028:	6033      	strmi	r3, [r6, #0]
 800402a:	6825      	ldr	r5, [r4, #0]
 800402c:	f015 0506 	ands.w	r5, r5, #6
 8004030:	d106      	bne.n	8004040 <_printf_common+0x48>
 8004032:	f104 0a19 	add.w	sl, r4, #25
 8004036:	68e3      	ldr	r3, [r4, #12]
 8004038:	6832      	ldr	r2, [r6, #0]
 800403a:	1a9b      	subs	r3, r3, r2
 800403c:	42ab      	cmp	r3, r5
 800403e:	dc26      	bgt.n	800408e <_printf_common+0x96>
 8004040:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004044:	1e13      	subs	r3, r2, #0
 8004046:	6822      	ldr	r2, [r4, #0]
 8004048:	bf18      	it	ne
 800404a:	2301      	movne	r3, #1
 800404c:	0692      	lsls	r2, r2, #26
 800404e:	d42b      	bmi.n	80040a8 <_printf_common+0xb0>
 8004050:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004054:	4649      	mov	r1, r9
 8004056:	4638      	mov	r0, r7
 8004058:	47c0      	blx	r8
 800405a:	3001      	adds	r0, #1
 800405c:	d01e      	beq.n	800409c <_printf_common+0xa4>
 800405e:	6823      	ldr	r3, [r4, #0]
 8004060:	68e5      	ldr	r5, [r4, #12]
 8004062:	6832      	ldr	r2, [r6, #0]
 8004064:	f003 0306 	and.w	r3, r3, #6
 8004068:	2b04      	cmp	r3, #4
 800406a:	bf08      	it	eq
 800406c:	1aad      	subeq	r5, r5, r2
 800406e:	68a3      	ldr	r3, [r4, #8]
 8004070:	6922      	ldr	r2, [r4, #16]
 8004072:	bf0c      	ite	eq
 8004074:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004078:	2500      	movne	r5, #0
 800407a:	4293      	cmp	r3, r2
 800407c:	bfc4      	itt	gt
 800407e:	1a9b      	subgt	r3, r3, r2
 8004080:	18ed      	addgt	r5, r5, r3
 8004082:	2600      	movs	r6, #0
 8004084:	341a      	adds	r4, #26
 8004086:	42b5      	cmp	r5, r6
 8004088:	d11a      	bne.n	80040c0 <_printf_common+0xc8>
 800408a:	2000      	movs	r0, #0
 800408c:	e008      	b.n	80040a0 <_printf_common+0xa8>
 800408e:	2301      	movs	r3, #1
 8004090:	4652      	mov	r2, sl
 8004092:	4649      	mov	r1, r9
 8004094:	4638      	mov	r0, r7
 8004096:	47c0      	blx	r8
 8004098:	3001      	adds	r0, #1
 800409a:	d103      	bne.n	80040a4 <_printf_common+0xac>
 800409c:	f04f 30ff 	mov.w	r0, #4294967295
 80040a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040a4:	3501      	adds	r5, #1
 80040a6:	e7c6      	b.n	8004036 <_printf_common+0x3e>
 80040a8:	18e1      	adds	r1, r4, r3
 80040aa:	1c5a      	adds	r2, r3, #1
 80040ac:	2030      	movs	r0, #48	; 0x30
 80040ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80040b2:	4422      	add	r2, r4
 80040b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80040b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80040bc:	3302      	adds	r3, #2
 80040be:	e7c7      	b.n	8004050 <_printf_common+0x58>
 80040c0:	2301      	movs	r3, #1
 80040c2:	4622      	mov	r2, r4
 80040c4:	4649      	mov	r1, r9
 80040c6:	4638      	mov	r0, r7
 80040c8:	47c0      	blx	r8
 80040ca:	3001      	adds	r0, #1
 80040cc:	d0e6      	beq.n	800409c <_printf_common+0xa4>
 80040ce:	3601      	adds	r6, #1
 80040d0:	e7d9      	b.n	8004086 <_printf_common+0x8e>
	...

080040d4 <_printf_i>:
 80040d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80040d8:	7e0f      	ldrb	r7, [r1, #24]
 80040da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80040dc:	2f78      	cmp	r7, #120	; 0x78
 80040de:	4691      	mov	r9, r2
 80040e0:	4680      	mov	r8, r0
 80040e2:	460c      	mov	r4, r1
 80040e4:	469a      	mov	sl, r3
 80040e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80040ea:	d807      	bhi.n	80040fc <_printf_i+0x28>
 80040ec:	2f62      	cmp	r7, #98	; 0x62
 80040ee:	d80a      	bhi.n	8004106 <_printf_i+0x32>
 80040f0:	2f00      	cmp	r7, #0
 80040f2:	f000 80d8 	beq.w	80042a6 <_printf_i+0x1d2>
 80040f6:	2f58      	cmp	r7, #88	; 0x58
 80040f8:	f000 80a3 	beq.w	8004242 <_printf_i+0x16e>
 80040fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004100:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004104:	e03a      	b.n	800417c <_printf_i+0xa8>
 8004106:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800410a:	2b15      	cmp	r3, #21
 800410c:	d8f6      	bhi.n	80040fc <_printf_i+0x28>
 800410e:	a101      	add	r1, pc, #4	; (adr r1, 8004114 <_printf_i+0x40>)
 8004110:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004114:	0800416d 	.word	0x0800416d
 8004118:	08004181 	.word	0x08004181
 800411c:	080040fd 	.word	0x080040fd
 8004120:	080040fd 	.word	0x080040fd
 8004124:	080040fd 	.word	0x080040fd
 8004128:	080040fd 	.word	0x080040fd
 800412c:	08004181 	.word	0x08004181
 8004130:	080040fd 	.word	0x080040fd
 8004134:	080040fd 	.word	0x080040fd
 8004138:	080040fd 	.word	0x080040fd
 800413c:	080040fd 	.word	0x080040fd
 8004140:	0800428d 	.word	0x0800428d
 8004144:	080041b1 	.word	0x080041b1
 8004148:	0800426f 	.word	0x0800426f
 800414c:	080040fd 	.word	0x080040fd
 8004150:	080040fd 	.word	0x080040fd
 8004154:	080042af 	.word	0x080042af
 8004158:	080040fd 	.word	0x080040fd
 800415c:	080041b1 	.word	0x080041b1
 8004160:	080040fd 	.word	0x080040fd
 8004164:	080040fd 	.word	0x080040fd
 8004168:	08004277 	.word	0x08004277
 800416c:	682b      	ldr	r3, [r5, #0]
 800416e:	1d1a      	adds	r2, r3, #4
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	602a      	str	r2, [r5, #0]
 8004174:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004178:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800417c:	2301      	movs	r3, #1
 800417e:	e0a3      	b.n	80042c8 <_printf_i+0x1f4>
 8004180:	6820      	ldr	r0, [r4, #0]
 8004182:	6829      	ldr	r1, [r5, #0]
 8004184:	0606      	lsls	r6, r0, #24
 8004186:	f101 0304 	add.w	r3, r1, #4
 800418a:	d50a      	bpl.n	80041a2 <_printf_i+0xce>
 800418c:	680e      	ldr	r6, [r1, #0]
 800418e:	602b      	str	r3, [r5, #0]
 8004190:	2e00      	cmp	r6, #0
 8004192:	da03      	bge.n	800419c <_printf_i+0xc8>
 8004194:	232d      	movs	r3, #45	; 0x2d
 8004196:	4276      	negs	r6, r6
 8004198:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800419c:	485e      	ldr	r0, [pc, #376]	; (8004318 <_printf_i+0x244>)
 800419e:	230a      	movs	r3, #10
 80041a0:	e019      	b.n	80041d6 <_printf_i+0x102>
 80041a2:	680e      	ldr	r6, [r1, #0]
 80041a4:	602b      	str	r3, [r5, #0]
 80041a6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80041aa:	bf18      	it	ne
 80041ac:	b236      	sxthne	r6, r6
 80041ae:	e7ef      	b.n	8004190 <_printf_i+0xbc>
 80041b0:	682b      	ldr	r3, [r5, #0]
 80041b2:	6820      	ldr	r0, [r4, #0]
 80041b4:	1d19      	adds	r1, r3, #4
 80041b6:	6029      	str	r1, [r5, #0]
 80041b8:	0601      	lsls	r1, r0, #24
 80041ba:	d501      	bpl.n	80041c0 <_printf_i+0xec>
 80041bc:	681e      	ldr	r6, [r3, #0]
 80041be:	e002      	b.n	80041c6 <_printf_i+0xf2>
 80041c0:	0646      	lsls	r6, r0, #25
 80041c2:	d5fb      	bpl.n	80041bc <_printf_i+0xe8>
 80041c4:	881e      	ldrh	r6, [r3, #0]
 80041c6:	4854      	ldr	r0, [pc, #336]	; (8004318 <_printf_i+0x244>)
 80041c8:	2f6f      	cmp	r7, #111	; 0x6f
 80041ca:	bf0c      	ite	eq
 80041cc:	2308      	moveq	r3, #8
 80041ce:	230a      	movne	r3, #10
 80041d0:	2100      	movs	r1, #0
 80041d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80041d6:	6865      	ldr	r5, [r4, #4]
 80041d8:	60a5      	str	r5, [r4, #8]
 80041da:	2d00      	cmp	r5, #0
 80041dc:	bfa2      	ittt	ge
 80041de:	6821      	ldrge	r1, [r4, #0]
 80041e0:	f021 0104 	bicge.w	r1, r1, #4
 80041e4:	6021      	strge	r1, [r4, #0]
 80041e6:	b90e      	cbnz	r6, 80041ec <_printf_i+0x118>
 80041e8:	2d00      	cmp	r5, #0
 80041ea:	d04d      	beq.n	8004288 <_printf_i+0x1b4>
 80041ec:	4615      	mov	r5, r2
 80041ee:	fbb6 f1f3 	udiv	r1, r6, r3
 80041f2:	fb03 6711 	mls	r7, r3, r1, r6
 80041f6:	5dc7      	ldrb	r7, [r0, r7]
 80041f8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80041fc:	4637      	mov	r7, r6
 80041fe:	42bb      	cmp	r3, r7
 8004200:	460e      	mov	r6, r1
 8004202:	d9f4      	bls.n	80041ee <_printf_i+0x11a>
 8004204:	2b08      	cmp	r3, #8
 8004206:	d10b      	bne.n	8004220 <_printf_i+0x14c>
 8004208:	6823      	ldr	r3, [r4, #0]
 800420a:	07de      	lsls	r6, r3, #31
 800420c:	d508      	bpl.n	8004220 <_printf_i+0x14c>
 800420e:	6923      	ldr	r3, [r4, #16]
 8004210:	6861      	ldr	r1, [r4, #4]
 8004212:	4299      	cmp	r1, r3
 8004214:	bfde      	ittt	le
 8004216:	2330      	movle	r3, #48	; 0x30
 8004218:	f805 3c01 	strble.w	r3, [r5, #-1]
 800421c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004220:	1b52      	subs	r2, r2, r5
 8004222:	6122      	str	r2, [r4, #16]
 8004224:	f8cd a000 	str.w	sl, [sp]
 8004228:	464b      	mov	r3, r9
 800422a:	aa03      	add	r2, sp, #12
 800422c:	4621      	mov	r1, r4
 800422e:	4640      	mov	r0, r8
 8004230:	f7ff fee2 	bl	8003ff8 <_printf_common>
 8004234:	3001      	adds	r0, #1
 8004236:	d14c      	bne.n	80042d2 <_printf_i+0x1fe>
 8004238:	f04f 30ff 	mov.w	r0, #4294967295
 800423c:	b004      	add	sp, #16
 800423e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004242:	4835      	ldr	r0, [pc, #212]	; (8004318 <_printf_i+0x244>)
 8004244:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004248:	6829      	ldr	r1, [r5, #0]
 800424a:	6823      	ldr	r3, [r4, #0]
 800424c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004250:	6029      	str	r1, [r5, #0]
 8004252:	061d      	lsls	r5, r3, #24
 8004254:	d514      	bpl.n	8004280 <_printf_i+0x1ac>
 8004256:	07df      	lsls	r7, r3, #31
 8004258:	bf44      	itt	mi
 800425a:	f043 0320 	orrmi.w	r3, r3, #32
 800425e:	6023      	strmi	r3, [r4, #0]
 8004260:	b91e      	cbnz	r6, 800426a <_printf_i+0x196>
 8004262:	6823      	ldr	r3, [r4, #0]
 8004264:	f023 0320 	bic.w	r3, r3, #32
 8004268:	6023      	str	r3, [r4, #0]
 800426a:	2310      	movs	r3, #16
 800426c:	e7b0      	b.n	80041d0 <_printf_i+0xfc>
 800426e:	6823      	ldr	r3, [r4, #0]
 8004270:	f043 0320 	orr.w	r3, r3, #32
 8004274:	6023      	str	r3, [r4, #0]
 8004276:	2378      	movs	r3, #120	; 0x78
 8004278:	4828      	ldr	r0, [pc, #160]	; (800431c <_printf_i+0x248>)
 800427a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800427e:	e7e3      	b.n	8004248 <_printf_i+0x174>
 8004280:	0659      	lsls	r1, r3, #25
 8004282:	bf48      	it	mi
 8004284:	b2b6      	uxthmi	r6, r6
 8004286:	e7e6      	b.n	8004256 <_printf_i+0x182>
 8004288:	4615      	mov	r5, r2
 800428a:	e7bb      	b.n	8004204 <_printf_i+0x130>
 800428c:	682b      	ldr	r3, [r5, #0]
 800428e:	6826      	ldr	r6, [r4, #0]
 8004290:	6961      	ldr	r1, [r4, #20]
 8004292:	1d18      	adds	r0, r3, #4
 8004294:	6028      	str	r0, [r5, #0]
 8004296:	0635      	lsls	r5, r6, #24
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	d501      	bpl.n	80042a0 <_printf_i+0x1cc>
 800429c:	6019      	str	r1, [r3, #0]
 800429e:	e002      	b.n	80042a6 <_printf_i+0x1d2>
 80042a0:	0670      	lsls	r0, r6, #25
 80042a2:	d5fb      	bpl.n	800429c <_printf_i+0x1c8>
 80042a4:	8019      	strh	r1, [r3, #0]
 80042a6:	2300      	movs	r3, #0
 80042a8:	6123      	str	r3, [r4, #16]
 80042aa:	4615      	mov	r5, r2
 80042ac:	e7ba      	b.n	8004224 <_printf_i+0x150>
 80042ae:	682b      	ldr	r3, [r5, #0]
 80042b0:	1d1a      	adds	r2, r3, #4
 80042b2:	602a      	str	r2, [r5, #0]
 80042b4:	681d      	ldr	r5, [r3, #0]
 80042b6:	6862      	ldr	r2, [r4, #4]
 80042b8:	2100      	movs	r1, #0
 80042ba:	4628      	mov	r0, r5
 80042bc:	f7fc f870 	bl	80003a0 <memchr>
 80042c0:	b108      	cbz	r0, 80042c6 <_printf_i+0x1f2>
 80042c2:	1b40      	subs	r0, r0, r5
 80042c4:	6060      	str	r0, [r4, #4]
 80042c6:	6863      	ldr	r3, [r4, #4]
 80042c8:	6123      	str	r3, [r4, #16]
 80042ca:	2300      	movs	r3, #0
 80042cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042d0:	e7a8      	b.n	8004224 <_printf_i+0x150>
 80042d2:	6923      	ldr	r3, [r4, #16]
 80042d4:	462a      	mov	r2, r5
 80042d6:	4649      	mov	r1, r9
 80042d8:	4640      	mov	r0, r8
 80042da:	47d0      	blx	sl
 80042dc:	3001      	adds	r0, #1
 80042de:	d0ab      	beq.n	8004238 <_printf_i+0x164>
 80042e0:	6823      	ldr	r3, [r4, #0]
 80042e2:	079b      	lsls	r3, r3, #30
 80042e4:	d413      	bmi.n	800430e <_printf_i+0x23a>
 80042e6:	68e0      	ldr	r0, [r4, #12]
 80042e8:	9b03      	ldr	r3, [sp, #12]
 80042ea:	4298      	cmp	r0, r3
 80042ec:	bfb8      	it	lt
 80042ee:	4618      	movlt	r0, r3
 80042f0:	e7a4      	b.n	800423c <_printf_i+0x168>
 80042f2:	2301      	movs	r3, #1
 80042f4:	4632      	mov	r2, r6
 80042f6:	4649      	mov	r1, r9
 80042f8:	4640      	mov	r0, r8
 80042fa:	47d0      	blx	sl
 80042fc:	3001      	adds	r0, #1
 80042fe:	d09b      	beq.n	8004238 <_printf_i+0x164>
 8004300:	3501      	adds	r5, #1
 8004302:	68e3      	ldr	r3, [r4, #12]
 8004304:	9903      	ldr	r1, [sp, #12]
 8004306:	1a5b      	subs	r3, r3, r1
 8004308:	42ab      	cmp	r3, r5
 800430a:	dcf2      	bgt.n	80042f2 <_printf_i+0x21e>
 800430c:	e7eb      	b.n	80042e6 <_printf_i+0x212>
 800430e:	2500      	movs	r5, #0
 8004310:	f104 0619 	add.w	r6, r4, #25
 8004314:	e7f5      	b.n	8004302 <_printf_i+0x22e>
 8004316:	bf00      	nop
 8004318:	080049dd 	.word	0x080049dd
 800431c:	080049ee 	.word	0x080049ee

08004320 <_sbrk_r>:
 8004320:	b538      	push	{r3, r4, r5, lr}
 8004322:	4d06      	ldr	r5, [pc, #24]	; (800433c <_sbrk_r+0x1c>)
 8004324:	2300      	movs	r3, #0
 8004326:	4604      	mov	r4, r0
 8004328:	4608      	mov	r0, r1
 800432a:	602b      	str	r3, [r5, #0]
 800432c:	f7fc fff2 	bl	8001314 <_sbrk>
 8004330:	1c43      	adds	r3, r0, #1
 8004332:	d102      	bne.n	800433a <_sbrk_r+0x1a>
 8004334:	682b      	ldr	r3, [r5, #0]
 8004336:	b103      	cbz	r3, 800433a <_sbrk_r+0x1a>
 8004338:	6023      	str	r3, [r4, #0]
 800433a:	bd38      	pop	{r3, r4, r5, pc}
 800433c:	20000820 	.word	0x20000820

08004340 <__sread>:
 8004340:	b510      	push	{r4, lr}
 8004342:	460c      	mov	r4, r1
 8004344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004348:	f000 fab2 	bl	80048b0 <_read_r>
 800434c:	2800      	cmp	r0, #0
 800434e:	bfab      	itete	ge
 8004350:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004352:	89a3      	ldrhlt	r3, [r4, #12]
 8004354:	181b      	addge	r3, r3, r0
 8004356:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800435a:	bfac      	ite	ge
 800435c:	6563      	strge	r3, [r4, #84]	; 0x54
 800435e:	81a3      	strhlt	r3, [r4, #12]
 8004360:	bd10      	pop	{r4, pc}

08004362 <__swrite>:
 8004362:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004366:	461f      	mov	r7, r3
 8004368:	898b      	ldrh	r3, [r1, #12]
 800436a:	05db      	lsls	r3, r3, #23
 800436c:	4605      	mov	r5, r0
 800436e:	460c      	mov	r4, r1
 8004370:	4616      	mov	r6, r2
 8004372:	d505      	bpl.n	8004380 <__swrite+0x1e>
 8004374:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004378:	2302      	movs	r3, #2
 800437a:	2200      	movs	r2, #0
 800437c:	f000 f9c8 	bl	8004710 <_lseek_r>
 8004380:	89a3      	ldrh	r3, [r4, #12]
 8004382:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004386:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800438a:	81a3      	strh	r3, [r4, #12]
 800438c:	4632      	mov	r2, r6
 800438e:	463b      	mov	r3, r7
 8004390:	4628      	mov	r0, r5
 8004392:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004396:	f000 b869 	b.w	800446c <_write_r>

0800439a <__sseek>:
 800439a:	b510      	push	{r4, lr}
 800439c:	460c      	mov	r4, r1
 800439e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043a2:	f000 f9b5 	bl	8004710 <_lseek_r>
 80043a6:	1c43      	adds	r3, r0, #1
 80043a8:	89a3      	ldrh	r3, [r4, #12]
 80043aa:	bf15      	itete	ne
 80043ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80043ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80043b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80043b6:	81a3      	strheq	r3, [r4, #12]
 80043b8:	bf18      	it	ne
 80043ba:	81a3      	strhne	r3, [r4, #12]
 80043bc:	bd10      	pop	{r4, pc}

080043be <__sclose>:
 80043be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043c2:	f000 b8d3 	b.w	800456c <_close_r>
	...

080043c8 <__swbuf_r>:
 80043c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043ca:	460e      	mov	r6, r1
 80043cc:	4614      	mov	r4, r2
 80043ce:	4605      	mov	r5, r0
 80043d0:	b118      	cbz	r0, 80043da <__swbuf_r+0x12>
 80043d2:	6983      	ldr	r3, [r0, #24]
 80043d4:	b90b      	cbnz	r3, 80043da <__swbuf_r+0x12>
 80043d6:	f7ff fb81 	bl	8003adc <__sinit>
 80043da:	4b21      	ldr	r3, [pc, #132]	; (8004460 <__swbuf_r+0x98>)
 80043dc:	429c      	cmp	r4, r3
 80043de:	d12b      	bne.n	8004438 <__swbuf_r+0x70>
 80043e0:	686c      	ldr	r4, [r5, #4]
 80043e2:	69a3      	ldr	r3, [r4, #24]
 80043e4:	60a3      	str	r3, [r4, #8]
 80043e6:	89a3      	ldrh	r3, [r4, #12]
 80043e8:	071a      	lsls	r2, r3, #28
 80043ea:	d52f      	bpl.n	800444c <__swbuf_r+0x84>
 80043ec:	6923      	ldr	r3, [r4, #16]
 80043ee:	b36b      	cbz	r3, 800444c <__swbuf_r+0x84>
 80043f0:	6923      	ldr	r3, [r4, #16]
 80043f2:	6820      	ldr	r0, [r4, #0]
 80043f4:	1ac0      	subs	r0, r0, r3
 80043f6:	6963      	ldr	r3, [r4, #20]
 80043f8:	b2f6      	uxtb	r6, r6
 80043fa:	4283      	cmp	r3, r0
 80043fc:	4637      	mov	r7, r6
 80043fe:	dc04      	bgt.n	800440a <__swbuf_r+0x42>
 8004400:	4621      	mov	r1, r4
 8004402:	4628      	mov	r0, r5
 8004404:	f000 f948 	bl	8004698 <_fflush_r>
 8004408:	bb30      	cbnz	r0, 8004458 <__swbuf_r+0x90>
 800440a:	68a3      	ldr	r3, [r4, #8]
 800440c:	3b01      	subs	r3, #1
 800440e:	60a3      	str	r3, [r4, #8]
 8004410:	6823      	ldr	r3, [r4, #0]
 8004412:	1c5a      	adds	r2, r3, #1
 8004414:	6022      	str	r2, [r4, #0]
 8004416:	701e      	strb	r6, [r3, #0]
 8004418:	6963      	ldr	r3, [r4, #20]
 800441a:	3001      	adds	r0, #1
 800441c:	4283      	cmp	r3, r0
 800441e:	d004      	beq.n	800442a <__swbuf_r+0x62>
 8004420:	89a3      	ldrh	r3, [r4, #12]
 8004422:	07db      	lsls	r3, r3, #31
 8004424:	d506      	bpl.n	8004434 <__swbuf_r+0x6c>
 8004426:	2e0a      	cmp	r6, #10
 8004428:	d104      	bne.n	8004434 <__swbuf_r+0x6c>
 800442a:	4621      	mov	r1, r4
 800442c:	4628      	mov	r0, r5
 800442e:	f000 f933 	bl	8004698 <_fflush_r>
 8004432:	b988      	cbnz	r0, 8004458 <__swbuf_r+0x90>
 8004434:	4638      	mov	r0, r7
 8004436:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004438:	4b0a      	ldr	r3, [pc, #40]	; (8004464 <__swbuf_r+0x9c>)
 800443a:	429c      	cmp	r4, r3
 800443c:	d101      	bne.n	8004442 <__swbuf_r+0x7a>
 800443e:	68ac      	ldr	r4, [r5, #8]
 8004440:	e7cf      	b.n	80043e2 <__swbuf_r+0x1a>
 8004442:	4b09      	ldr	r3, [pc, #36]	; (8004468 <__swbuf_r+0xa0>)
 8004444:	429c      	cmp	r4, r3
 8004446:	bf08      	it	eq
 8004448:	68ec      	ldreq	r4, [r5, #12]
 800444a:	e7ca      	b.n	80043e2 <__swbuf_r+0x1a>
 800444c:	4621      	mov	r1, r4
 800444e:	4628      	mov	r0, r5
 8004450:	f000 f81e 	bl	8004490 <__swsetup_r>
 8004454:	2800      	cmp	r0, #0
 8004456:	d0cb      	beq.n	80043f0 <__swbuf_r+0x28>
 8004458:	f04f 37ff 	mov.w	r7, #4294967295
 800445c:	e7ea      	b.n	8004434 <__swbuf_r+0x6c>
 800445e:	bf00      	nop
 8004460:	0800498c 	.word	0x0800498c
 8004464:	080049ac 	.word	0x080049ac
 8004468:	0800496c 	.word	0x0800496c

0800446c <_write_r>:
 800446c:	b538      	push	{r3, r4, r5, lr}
 800446e:	4d07      	ldr	r5, [pc, #28]	; (800448c <_write_r+0x20>)
 8004470:	4604      	mov	r4, r0
 8004472:	4608      	mov	r0, r1
 8004474:	4611      	mov	r1, r2
 8004476:	2200      	movs	r2, #0
 8004478:	602a      	str	r2, [r5, #0]
 800447a:	461a      	mov	r2, r3
 800447c:	f7fc fefa 	bl	8001274 <_write>
 8004480:	1c43      	adds	r3, r0, #1
 8004482:	d102      	bne.n	800448a <_write_r+0x1e>
 8004484:	682b      	ldr	r3, [r5, #0]
 8004486:	b103      	cbz	r3, 800448a <_write_r+0x1e>
 8004488:	6023      	str	r3, [r4, #0]
 800448a:	bd38      	pop	{r3, r4, r5, pc}
 800448c:	20000820 	.word	0x20000820

08004490 <__swsetup_r>:
 8004490:	4b32      	ldr	r3, [pc, #200]	; (800455c <__swsetup_r+0xcc>)
 8004492:	b570      	push	{r4, r5, r6, lr}
 8004494:	681d      	ldr	r5, [r3, #0]
 8004496:	4606      	mov	r6, r0
 8004498:	460c      	mov	r4, r1
 800449a:	b125      	cbz	r5, 80044a6 <__swsetup_r+0x16>
 800449c:	69ab      	ldr	r3, [r5, #24]
 800449e:	b913      	cbnz	r3, 80044a6 <__swsetup_r+0x16>
 80044a0:	4628      	mov	r0, r5
 80044a2:	f7ff fb1b 	bl	8003adc <__sinit>
 80044a6:	4b2e      	ldr	r3, [pc, #184]	; (8004560 <__swsetup_r+0xd0>)
 80044a8:	429c      	cmp	r4, r3
 80044aa:	d10f      	bne.n	80044cc <__swsetup_r+0x3c>
 80044ac:	686c      	ldr	r4, [r5, #4]
 80044ae:	89a3      	ldrh	r3, [r4, #12]
 80044b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80044b4:	0719      	lsls	r1, r3, #28
 80044b6:	d42c      	bmi.n	8004512 <__swsetup_r+0x82>
 80044b8:	06dd      	lsls	r5, r3, #27
 80044ba:	d411      	bmi.n	80044e0 <__swsetup_r+0x50>
 80044bc:	2309      	movs	r3, #9
 80044be:	6033      	str	r3, [r6, #0]
 80044c0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80044c4:	81a3      	strh	r3, [r4, #12]
 80044c6:	f04f 30ff 	mov.w	r0, #4294967295
 80044ca:	e03e      	b.n	800454a <__swsetup_r+0xba>
 80044cc:	4b25      	ldr	r3, [pc, #148]	; (8004564 <__swsetup_r+0xd4>)
 80044ce:	429c      	cmp	r4, r3
 80044d0:	d101      	bne.n	80044d6 <__swsetup_r+0x46>
 80044d2:	68ac      	ldr	r4, [r5, #8]
 80044d4:	e7eb      	b.n	80044ae <__swsetup_r+0x1e>
 80044d6:	4b24      	ldr	r3, [pc, #144]	; (8004568 <__swsetup_r+0xd8>)
 80044d8:	429c      	cmp	r4, r3
 80044da:	bf08      	it	eq
 80044dc:	68ec      	ldreq	r4, [r5, #12]
 80044de:	e7e6      	b.n	80044ae <__swsetup_r+0x1e>
 80044e0:	0758      	lsls	r0, r3, #29
 80044e2:	d512      	bpl.n	800450a <__swsetup_r+0x7a>
 80044e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80044e6:	b141      	cbz	r1, 80044fa <__swsetup_r+0x6a>
 80044e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80044ec:	4299      	cmp	r1, r3
 80044ee:	d002      	beq.n	80044f6 <__swsetup_r+0x66>
 80044f0:	4630      	mov	r0, r6
 80044f2:	f000 f991 	bl	8004818 <_free_r>
 80044f6:	2300      	movs	r3, #0
 80044f8:	6363      	str	r3, [r4, #52]	; 0x34
 80044fa:	89a3      	ldrh	r3, [r4, #12]
 80044fc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004500:	81a3      	strh	r3, [r4, #12]
 8004502:	2300      	movs	r3, #0
 8004504:	6063      	str	r3, [r4, #4]
 8004506:	6923      	ldr	r3, [r4, #16]
 8004508:	6023      	str	r3, [r4, #0]
 800450a:	89a3      	ldrh	r3, [r4, #12]
 800450c:	f043 0308 	orr.w	r3, r3, #8
 8004510:	81a3      	strh	r3, [r4, #12]
 8004512:	6923      	ldr	r3, [r4, #16]
 8004514:	b94b      	cbnz	r3, 800452a <__swsetup_r+0x9a>
 8004516:	89a3      	ldrh	r3, [r4, #12]
 8004518:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800451c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004520:	d003      	beq.n	800452a <__swsetup_r+0x9a>
 8004522:	4621      	mov	r1, r4
 8004524:	4630      	mov	r0, r6
 8004526:	f000 f92b 	bl	8004780 <__smakebuf_r>
 800452a:	89a0      	ldrh	r0, [r4, #12]
 800452c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004530:	f010 0301 	ands.w	r3, r0, #1
 8004534:	d00a      	beq.n	800454c <__swsetup_r+0xbc>
 8004536:	2300      	movs	r3, #0
 8004538:	60a3      	str	r3, [r4, #8]
 800453a:	6963      	ldr	r3, [r4, #20]
 800453c:	425b      	negs	r3, r3
 800453e:	61a3      	str	r3, [r4, #24]
 8004540:	6923      	ldr	r3, [r4, #16]
 8004542:	b943      	cbnz	r3, 8004556 <__swsetup_r+0xc6>
 8004544:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004548:	d1ba      	bne.n	80044c0 <__swsetup_r+0x30>
 800454a:	bd70      	pop	{r4, r5, r6, pc}
 800454c:	0781      	lsls	r1, r0, #30
 800454e:	bf58      	it	pl
 8004550:	6963      	ldrpl	r3, [r4, #20]
 8004552:	60a3      	str	r3, [r4, #8]
 8004554:	e7f4      	b.n	8004540 <__swsetup_r+0xb0>
 8004556:	2000      	movs	r0, #0
 8004558:	e7f7      	b.n	800454a <__swsetup_r+0xba>
 800455a:	bf00      	nop
 800455c:	2000000c 	.word	0x2000000c
 8004560:	0800498c 	.word	0x0800498c
 8004564:	080049ac 	.word	0x080049ac
 8004568:	0800496c 	.word	0x0800496c

0800456c <_close_r>:
 800456c:	b538      	push	{r3, r4, r5, lr}
 800456e:	4d06      	ldr	r5, [pc, #24]	; (8004588 <_close_r+0x1c>)
 8004570:	2300      	movs	r3, #0
 8004572:	4604      	mov	r4, r0
 8004574:	4608      	mov	r0, r1
 8004576:	602b      	str	r3, [r5, #0]
 8004578:	f7fc fe98 	bl	80012ac <_close>
 800457c:	1c43      	adds	r3, r0, #1
 800457e:	d102      	bne.n	8004586 <_close_r+0x1a>
 8004580:	682b      	ldr	r3, [r5, #0]
 8004582:	b103      	cbz	r3, 8004586 <_close_r+0x1a>
 8004584:	6023      	str	r3, [r4, #0]
 8004586:	bd38      	pop	{r3, r4, r5, pc}
 8004588:	20000820 	.word	0x20000820

0800458c <__sflush_r>:
 800458c:	898a      	ldrh	r2, [r1, #12]
 800458e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004592:	4605      	mov	r5, r0
 8004594:	0710      	lsls	r0, r2, #28
 8004596:	460c      	mov	r4, r1
 8004598:	d458      	bmi.n	800464c <__sflush_r+0xc0>
 800459a:	684b      	ldr	r3, [r1, #4]
 800459c:	2b00      	cmp	r3, #0
 800459e:	dc05      	bgt.n	80045ac <__sflush_r+0x20>
 80045a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	dc02      	bgt.n	80045ac <__sflush_r+0x20>
 80045a6:	2000      	movs	r0, #0
 80045a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80045ae:	2e00      	cmp	r6, #0
 80045b0:	d0f9      	beq.n	80045a6 <__sflush_r+0x1a>
 80045b2:	2300      	movs	r3, #0
 80045b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80045b8:	682f      	ldr	r7, [r5, #0]
 80045ba:	602b      	str	r3, [r5, #0]
 80045bc:	d032      	beq.n	8004624 <__sflush_r+0x98>
 80045be:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80045c0:	89a3      	ldrh	r3, [r4, #12]
 80045c2:	075a      	lsls	r2, r3, #29
 80045c4:	d505      	bpl.n	80045d2 <__sflush_r+0x46>
 80045c6:	6863      	ldr	r3, [r4, #4]
 80045c8:	1ac0      	subs	r0, r0, r3
 80045ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80045cc:	b10b      	cbz	r3, 80045d2 <__sflush_r+0x46>
 80045ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80045d0:	1ac0      	subs	r0, r0, r3
 80045d2:	2300      	movs	r3, #0
 80045d4:	4602      	mov	r2, r0
 80045d6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80045d8:	6a21      	ldr	r1, [r4, #32]
 80045da:	4628      	mov	r0, r5
 80045dc:	47b0      	blx	r6
 80045de:	1c43      	adds	r3, r0, #1
 80045e0:	89a3      	ldrh	r3, [r4, #12]
 80045e2:	d106      	bne.n	80045f2 <__sflush_r+0x66>
 80045e4:	6829      	ldr	r1, [r5, #0]
 80045e6:	291d      	cmp	r1, #29
 80045e8:	d82c      	bhi.n	8004644 <__sflush_r+0xb8>
 80045ea:	4a2a      	ldr	r2, [pc, #168]	; (8004694 <__sflush_r+0x108>)
 80045ec:	40ca      	lsrs	r2, r1
 80045ee:	07d6      	lsls	r6, r2, #31
 80045f0:	d528      	bpl.n	8004644 <__sflush_r+0xb8>
 80045f2:	2200      	movs	r2, #0
 80045f4:	6062      	str	r2, [r4, #4]
 80045f6:	04d9      	lsls	r1, r3, #19
 80045f8:	6922      	ldr	r2, [r4, #16]
 80045fa:	6022      	str	r2, [r4, #0]
 80045fc:	d504      	bpl.n	8004608 <__sflush_r+0x7c>
 80045fe:	1c42      	adds	r2, r0, #1
 8004600:	d101      	bne.n	8004606 <__sflush_r+0x7a>
 8004602:	682b      	ldr	r3, [r5, #0]
 8004604:	b903      	cbnz	r3, 8004608 <__sflush_r+0x7c>
 8004606:	6560      	str	r0, [r4, #84]	; 0x54
 8004608:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800460a:	602f      	str	r7, [r5, #0]
 800460c:	2900      	cmp	r1, #0
 800460e:	d0ca      	beq.n	80045a6 <__sflush_r+0x1a>
 8004610:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004614:	4299      	cmp	r1, r3
 8004616:	d002      	beq.n	800461e <__sflush_r+0x92>
 8004618:	4628      	mov	r0, r5
 800461a:	f000 f8fd 	bl	8004818 <_free_r>
 800461e:	2000      	movs	r0, #0
 8004620:	6360      	str	r0, [r4, #52]	; 0x34
 8004622:	e7c1      	b.n	80045a8 <__sflush_r+0x1c>
 8004624:	6a21      	ldr	r1, [r4, #32]
 8004626:	2301      	movs	r3, #1
 8004628:	4628      	mov	r0, r5
 800462a:	47b0      	blx	r6
 800462c:	1c41      	adds	r1, r0, #1
 800462e:	d1c7      	bne.n	80045c0 <__sflush_r+0x34>
 8004630:	682b      	ldr	r3, [r5, #0]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d0c4      	beq.n	80045c0 <__sflush_r+0x34>
 8004636:	2b1d      	cmp	r3, #29
 8004638:	d001      	beq.n	800463e <__sflush_r+0xb2>
 800463a:	2b16      	cmp	r3, #22
 800463c:	d101      	bne.n	8004642 <__sflush_r+0xb6>
 800463e:	602f      	str	r7, [r5, #0]
 8004640:	e7b1      	b.n	80045a6 <__sflush_r+0x1a>
 8004642:	89a3      	ldrh	r3, [r4, #12]
 8004644:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004648:	81a3      	strh	r3, [r4, #12]
 800464a:	e7ad      	b.n	80045a8 <__sflush_r+0x1c>
 800464c:	690f      	ldr	r7, [r1, #16]
 800464e:	2f00      	cmp	r7, #0
 8004650:	d0a9      	beq.n	80045a6 <__sflush_r+0x1a>
 8004652:	0793      	lsls	r3, r2, #30
 8004654:	680e      	ldr	r6, [r1, #0]
 8004656:	bf08      	it	eq
 8004658:	694b      	ldreq	r3, [r1, #20]
 800465a:	600f      	str	r7, [r1, #0]
 800465c:	bf18      	it	ne
 800465e:	2300      	movne	r3, #0
 8004660:	eba6 0807 	sub.w	r8, r6, r7
 8004664:	608b      	str	r3, [r1, #8]
 8004666:	f1b8 0f00 	cmp.w	r8, #0
 800466a:	dd9c      	ble.n	80045a6 <__sflush_r+0x1a>
 800466c:	6a21      	ldr	r1, [r4, #32]
 800466e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004670:	4643      	mov	r3, r8
 8004672:	463a      	mov	r2, r7
 8004674:	4628      	mov	r0, r5
 8004676:	47b0      	blx	r6
 8004678:	2800      	cmp	r0, #0
 800467a:	dc06      	bgt.n	800468a <__sflush_r+0xfe>
 800467c:	89a3      	ldrh	r3, [r4, #12]
 800467e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004682:	81a3      	strh	r3, [r4, #12]
 8004684:	f04f 30ff 	mov.w	r0, #4294967295
 8004688:	e78e      	b.n	80045a8 <__sflush_r+0x1c>
 800468a:	4407      	add	r7, r0
 800468c:	eba8 0800 	sub.w	r8, r8, r0
 8004690:	e7e9      	b.n	8004666 <__sflush_r+0xda>
 8004692:	bf00      	nop
 8004694:	20400001 	.word	0x20400001

08004698 <_fflush_r>:
 8004698:	b538      	push	{r3, r4, r5, lr}
 800469a:	690b      	ldr	r3, [r1, #16]
 800469c:	4605      	mov	r5, r0
 800469e:	460c      	mov	r4, r1
 80046a0:	b913      	cbnz	r3, 80046a8 <_fflush_r+0x10>
 80046a2:	2500      	movs	r5, #0
 80046a4:	4628      	mov	r0, r5
 80046a6:	bd38      	pop	{r3, r4, r5, pc}
 80046a8:	b118      	cbz	r0, 80046b2 <_fflush_r+0x1a>
 80046aa:	6983      	ldr	r3, [r0, #24]
 80046ac:	b90b      	cbnz	r3, 80046b2 <_fflush_r+0x1a>
 80046ae:	f7ff fa15 	bl	8003adc <__sinit>
 80046b2:	4b14      	ldr	r3, [pc, #80]	; (8004704 <_fflush_r+0x6c>)
 80046b4:	429c      	cmp	r4, r3
 80046b6:	d11b      	bne.n	80046f0 <_fflush_r+0x58>
 80046b8:	686c      	ldr	r4, [r5, #4]
 80046ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d0ef      	beq.n	80046a2 <_fflush_r+0xa>
 80046c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80046c4:	07d0      	lsls	r0, r2, #31
 80046c6:	d404      	bmi.n	80046d2 <_fflush_r+0x3a>
 80046c8:	0599      	lsls	r1, r3, #22
 80046ca:	d402      	bmi.n	80046d2 <_fflush_r+0x3a>
 80046cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80046ce:	f7ff faa3 	bl	8003c18 <__retarget_lock_acquire_recursive>
 80046d2:	4628      	mov	r0, r5
 80046d4:	4621      	mov	r1, r4
 80046d6:	f7ff ff59 	bl	800458c <__sflush_r>
 80046da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80046dc:	07da      	lsls	r2, r3, #31
 80046de:	4605      	mov	r5, r0
 80046e0:	d4e0      	bmi.n	80046a4 <_fflush_r+0xc>
 80046e2:	89a3      	ldrh	r3, [r4, #12]
 80046e4:	059b      	lsls	r3, r3, #22
 80046e6:	d4dd      	bmi.n	80046a4 <_fflush_r+0xc>
 80046e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80046ea:	f7ff fa96 	bl	8003c1a <__retarget_lock_release_recursive>
 80046ee:	e7d9      	b.n	80046a4 <_fflush_r+0xc>
 80046f0:	4b05      	ldr	r3, [pc, #20]	; (8004708 <_fflush_r+0x70>)
 80046f2:	429c      	cmp	r4, r3
 80046f4:	d101      	bne.n	80046fa <_fflush_r+0x62>
 80046f6:	68ac      	ldr	r4, [r5, #8]
 80046f8:	e7df      	b.n	80046ba <_fflush_r+0x22>
 80046fa:	4b04      	ldr	r3, [pc, #16]	; (800470c <_fflush_r+0x74>)
 80046fc:	429c      	cmp	r4, r3
 80046fe:	bf08      	it	eq
 8004700:	68ec      	ldreq	r4, [r5, #12]
 8004702:	e7da      	b.n	80046ba <_fflush_r+0x22>
 8004704:	0800498c 	.word	0x0800498c
 8004708:	080049ac 	.word	0x080049ac
 800470c:	0800496c 	.word	0x0800496c

08004710 <_lseek_r>:
 8004710:	b538      	push	{r3, r4, r5, lr}
 8004712:	4d07      	ldr	r5, [pc, #28]	; (8004730 <_lseek_r+0x20>)
 8004714:	4604      	mov	r4, r0
 8004716:	4608      	mov	r0, r1
 8004718:	4611      	mov	r1, r2
 800471a:	2200      	movs	r2, #0
 800471c:	602a      	str	r2, [r5, #0]
 800471e:	461a      	mov	r2, r3
 8004720:	f7fc fdeb 	bl	80012fa <_lseek>
 8004724:	1c43      	adds	r3, r0, #1
 8004726:	d102      	bne.n	800472e <_lseek_r+0x1e>
 8004728:	682b      	ldr	r3, [r5, #0]
 800472a:	b103      	cbz	r3, 800472e <_lseek_r+0x1e>
 800472c:	6023      	str	r3, [r4, #0]
 800472e:	bd38      	pop	{r3, r4, r5, pc}
 8004730:	20000820 	.word	0x20000820

08004734 <__swhatbuf_r>:
 8004734:	b570      	push	{r4, r5, r6, lr}
 8004736:	460e      	mov	r6, r1
 8004738:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800473c:	2900      	cmp	r1, #0
 800473e:	b096      	sub	sp, #88	; 0x58
 8004740:	4614      	mov	r4, r2
 8004742:	461d      	mov	r5, r3
 8004744:	da08      	bge.n	8004758 <__swhatbuf_r+0x24>
 8004746:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800474a:	2200      	movs	r2, #0
 800474c:	602a      	str	r2, [r5, #0]
 800474e:	061a      	lsls	r2, r3, #24
 8004750:	d410      	bmi.n	8004774 <__swhatbuf_r+0x40>
 8004752:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004756:	e00e      	b.n	8004776 <__swhatbuf_r+0x42>
 8004758:	466a      	mov	r2, sp
 800475a:	f000 f8bb 	bl	80048d4 <_fstat_r>
 800475e:	2800      	cmp	r0, #0
 8004760:	dbf1      	blt.n	8004746 <__swhatbuf_r+0x12>
 8004762:	9a01      	ldr	r2, [sp, #4]
 8004764:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004768:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800476c:	425a      	negs	r2, r3
 800476e:	415a      	adcs	r2, r3
 8004770:	602a      	str	r2, [r5, #0]
 8004772:	e7ee      	b.n	8004752 <__swhatbuf_r+0x1e>
 8004774:	2340      	movs	r3, #64	; 0x40
 8004776:	2000      	movs	r0, #0
 8004778:	6023      	str	r3, [r4, #0]
 800477a:	b016      	add	sp, #88	; 0x58
 800477c:	bd70      	pop	{r4, r5, r6, pc}
	...

08004780 <__smakebuf_r>:
 8004780:	898b      	ldrh	r3, [r1, #12]
 8004782:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004784:	079d      	lsls	r5, r3, #30
 8004786:	4606      	mov	r6, r0
 8004788:	460c      	mov	r4, r1
 800478a:	d507      	bpl.n	800479c <__smakebuf_r+0x1c>
 800478c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004790:	6023      	str	r3, [r4, #0]
 8004792:	6123      	str	r3, [r4, #16]
 8004794:	2301      	movs	r3, #1
 8004796:	6163      	str	r3, [r4, #20]
 8004798:	b002      	add	sp, #8
 800479a:	bd70      	pop	{r4, r5, r6, pc}
 800479c:	ab01      	add	r3, sp, #4
 800479e:	466a      	mov	r2, sp
 80047a0:	f7ff ffc8 	bl	8004734 <__swhatbuf_r>
 80047a4:	9900      	ldr	r1, [sp, #0]
 80047a6:	4605      	mov	r5, r0
 80047a8:	4630      	mov	r0, r6
 80047aa:	f7ff fa57 	bl	8003c5c <_malloc_r>
 80047ae:	b948      	cbnz	r0, 80047c4 <__smakebuf_r+0x44>
 80047b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047b4:	059a      	lsls	r2, r3, #22
 80047b6:	d4ef      	bmi.n	8004798 <__smakebuf_r+0x18>
 80047b8:	f023 0303 	bic.w	r3, r3, #3
 80047bc:	f043 0302 	orr.w	r3, r3, #2
 80047c0:	81a3      	strh	r3, [r4, #12]
 80047c2:	e7e3      	b.n	800478c <__smakebuf_r+0xc>
 80047c4:	4b0d      	ldr	r3, [pc, #52]	; (80047fc <__smakebuf_r+0x7c>)
 80047c6:	62b3      	str	r3, [r6, #40]	; 0x28
 80047c8:	89a3      	ldrh	r3, [r4, #12]
 80047ca:	6020      	str	r0, [r4, #0]
 80047cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80047d0:	81a3      	strh	r3, [r4, #12]
 80047d2:	9b00      	ldr	r3, [sp, #0]
 80047d4:	6163      	str	r3, [r4, #20]
 80047d6:	9b01      	ldr	r3, [sp, #4]
 80047d8:	6120      	str	r0, [r4, #16]
 80047da:	b15b      	cbz	r3, 80047f4 <__smakebuf_r+0x74>
 80047dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80047e0:	4630      	mov	r0, r6
 80047e2:	f000 f889 	bl	80048f8 <_isatty_r>
 80047e6:	b128      	cbz	r0, 80047f4 <__smakebuf_r+0x74>
 80047e8:	89a3      	ldrh	r3, [r4, #12]
 80047ea:	f023 0303 	bic.w	r3, r3, #3
 80047ee:	f043 0301 	orr.w	r3, r3, #1
 80047f2:	81a3      	strh	r3, [r4, #12]
 80047f4:	89a0      	ldrh	r0, [r4, #12]
 80047f6:	4305      	orrs	r5, r0
 80047f8:	81a5      	strh	r5, [r4, #12]
 80047fa:	e7cd      	b.n	8004798 <__smakebuf_r+0x18>
 80047fc:	08003a75 	.word	0x08003a75

08004800 <__malloc_lock>:
 8004800:	4801      	ldr	r0, [pc, #4]	; (8004808 <__malloc_lock+0x8>)
 8004802:	f7ff ba09 	b.w	8003c18 <__retarget_lock_acquire_recursive>
 8004806:	bf00      	nop
 8004808:	20000814 	.word	0x20000814

0800480c <__malloc_unlock>:
 800480c:	4801      	ldr	r0, [pc, #4]	; (8004814 <__malloc_unlock+0x8>)
 800480e:	f7ff ba04 	b.w	8003c1a <__retarget_lock_release_recursive>
 8004812:	bf00      	nop
 8004814:	20000814 	.word	0x20000814

08004818 <_free_r>:
 8004818:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800481a:	2900      	cmp	r1, #0
 800481c:	d044      	beq.n	80048a8 <_free_r+0x90>
 800481e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004822:	9001      	str	r0, [sp, #4]
 8004824:	2b00      	cmp	r3, #0
 8004826:	f1a1 0404 	sub.w	r4, r1, #4
 800482a:	bfb8      	it	lt
 800482c:	18e4      	addlt	r4, r4, r3
 800482e:	f7ff ffe7 	bl	8004800 <__malloc_lock>
 8004832:	4a1e      	ldr	r2, [pc, #120]	; (80048ac <_free_r+0x94>)
 8004834:	9801      	ldr	r0, [sp, #4]
 8004836:	6813      	ldr	r3, [r2, #0]
 8004838:	b933      	cbnz	r3, 8004848 <_free_r+0x30>
 800483a:	6063      	str	r3, [r4, #4]
 800483c:	6014      	str	r4, [r2, #0]
 800483e:	b003      	add	sp, #12
 8004840:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004844:	f7ff bfe2 	b.w	800480c <__malloc_unlock>
 8004848:	42a3      	cmp	r3, r4
 800484a:	d908      	bls.n	800485e <_free_r+0x46>
 800484c:	6825      	ldr	r5, [r4, #0]
 800484e:	1961      	adds	r1, r4, r5
 8004850:	428b      	cmp	r3, r1
 8004852:	bf01      	itttt	eq
 8004854:	6819      	ldreq	r1, [r3, #0]
 8004856:	685b      	ldreq	r3, [r3, #4]
 8004858:	1949      	addeq	r1, r1, r5
 800485a:	6021      	streq	r1, [r4, #0]
 800485c:	e7ed      	b.n	800483a <_free_r+0x22>
 800485e:	461a      	mov	r2, r3
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	b10b      	cbz	r3, 8004868 <_free_r+0x50>
 8004864:	42a3      	cmp	r3, r4
 8004866:	d9fa      	bls.n	800485e <_free_r+0x46>
 8004868:	6811      	ldr	r1, [r2, #0]
 800486a:	1855      	adds	r5, r2, r1
 800486c:	42a5      	cmp	r5, r4
 800486e:	d10b      	bne.n	8004888 <_free_r+0x70>
 8004870:	6824      	ldr	r4, [r4, #0]
 8004872:	4421      	add	r1, r4
 8004874:	1854      	adds	r4, r2, r1
 8004876:	42a3      	cmp	r3, r4
 8004878:	6011      	str	r1, [r2, #0]
 800487a:	d1e0      	bne.n	800483e <_free_r+0x26>
 800487c:	681c      	ldr	r4, [r3, #0]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	6053      	str	r3, [r2, #4]
 8004882:	4421      	add	r1, r4
 8004884:	6011      	str	r1, [r2, #0]
 8004886:	e7da      	b.n	800483e <_free_r+0x26>
 8004888:	d902      	bls.n	8004890 <_free_r+0x78>
 800488a:	230c      	movs	r3, #12
 800488c:	6003      	str	r3, [r0, #0]
 800488e:	e7d6      	b.n	800483e <_free_r+0x26>
 8004890:	6825      	ldr	r5, [r4, #0]
 8004892:	1961      	adds	r1, r4, r5
 8004894:	428b      	cmp	r3, r1
 8004896:	bf04      	itt	eq
 8004898:	6819      	ldreq	r1, [r3, #0]
 800489a:	685b      	ldreq	r3, [r3, #4]
 800489c:	6063      	str	r3, [r4, #4]
 800489e:	bf04      	itt	eq
 80048a0:	1949      	addeq	r1, r1, r5
 80048a2:	6021      	streq	r1, [r4, #0]
 80048a4:	6054      	str	r4, [r2, #4]
 80048a6:	e7ca      	b.n	800483e <_free_r+0x26>
 80048a8:	b003      	add	sp, #12
 80048aa:	bd30      	pop	{r4, r5, pc}
 80048ac:	20000818 	.word	0x20000818

080048b0 <_read_r>:
 80048b0:	b538      	push	{r3, r4, r5, lr}
 80048b2:	4d07      	ldr	r5, [pc, #28]	; (80048d0 <_read_r+0x20>)
 80048b4:	4604      	mov	r4, r0
 80048b6:	4608      	mov	r0, r1
 80048b8:	4611      	mov	r1, r2
 80048ba:	2200      	movs	r2, #0
 80048bc:	602a      	str	r2, [r5, #0]
 80048be:	461a      	mov	r2, r3
 80048c0:	f7fc fcbb 	bl	800123a <_read>
 80048c4:	1c43      	adds	r3, r0, #1
 80048c6:	d102      	bne.n	80048ce <_read_r+0x1e>
 80048c8:	682b      	ldr	r3, [r5, #0]
 80048ca:	b103      	cbz	r3, 80048ce <_read_r+0x1e>
 80048cc:	6023      	str	r3, [r4, #0]
 80048ce:	bd38      	pop	{r3, r4, r5, pc}
 80048d0:	20000820 	.word	0x20000820

080048d4 <_fstat_r>:
 80048d4:	b538      	push	{r3, r4, r5, lr}
 80048d6:	4d07      	ldr	r5, [pc, #28]	; (80048f4 <_fstat_r+0x20>)
 80048d8:	2300      	movs	r3, #0
 80048da:	4604      	mov	r4, r0
 80048dc:	4608      	mov	r0, r1
 80048de:	4611      	mov	r1, r2
 80048e0:	602b      	str	r3, [r5, #0]
 80048e2:	f7fc fcef 	bl	80012c4 <_fstat>
 80048e6:	1c43      	adds	r3, r0, #1
 80048e8:	d102      	bne.n	80048f0 <_fstat_r+0x1c>
 80048ea:	682b      	ldr	r3, [r5, #0]
 80048ec:	b103      	cbz	r3, 80048f0 <_fstat_r+0x1c>
 80048ee:	6023      	str	r3, [r4, #0]
 80048f0:	bd38      	pop	{r3, r4, r5, pc}
 80048f2:	bf00      	nop
 80048f4:	20000820 	.word	0x20000820

080048f8 <_isatty_r>:
 80048f8:	b538      	push	{r3, r4, r5, lr}
 80048fa:	4d06      	ldr	r5, [pc, #24]	; (8004914 <_isatty_r+0x1c>)
 80048fc:	2300      	movs	r3, #0
 80048fe:	4604      	mov	r4, r0
 8004900:	4608      	mov	r0, r1
 8004902:	602b      	str	r3, [r5, #0]
 8004904:	f7fc fcee 	bl	80012e4 <_isatty>
 8004908:	1c43      	adds	r3, r0, #1
 800490a:	d102      	bne.n	8004912 <_isatty_r+0x1a>
 800490c:	682b      	ldr	r3, [r5, #0]
 800490e:	b103      	cbz	r3, 8004912 <_isatty_r+0x1a>
 8004910:	6023      	str	r3, [r4, #0]
 8004912:	bd38      	pop	{r3, r4, r5, pc}
 8004914:	20000820 	.word	0x20000820

08004918 <_init>:
 8004918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800491a:	bf00      	nop
 800491c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800491e:	bc08      	pop	{r3}
 8004920:	469e      	mov	lr, r3
 8004922:	4770      	bx	lr

08004924 <_fini>:
 8004924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004926:	bf00      	nop
 8004928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800492a:	bc08      	pop	{r3}
 800492c:	469e      	mov	lr, r3
 800492e:	4770      	bx	lr
