###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =            0   # Number of REF commands
num_ondemand_pres              =            2   # Number of ondemend PRE commands
num_write_buf_hits             =            0   # Number of write buffer hits
num_cycles                     =          100   # Number of DRAM cycles
num_read_row_hits              =            0   # Number of read row buffer hits
num_reads_done                 =            4   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            3   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =            6   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =            8   # Number of ACT commands
num_pre_cmds                   =            2   # Number of PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
all_bank_idle_cycles.0         =           18   # Cyles of all bank idle in rank rank.0
rank_active_cycles.0           =           82   # Cyles of rank active rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            8   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            5   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            4   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            0   # Read request latency (cycles)
read_latency[80-99]            =            0   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =            0   # Read request latency (cycles)
read_latency[140-159]          =            0   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
act_energy                     =         6624   # Activation energy
write_energy                   =            0   # Write energy
read_energy                    =         4824   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
act_stb_energy.0               =         5412   # Active standby energy rank.0
pre_stb_energy.0               =          864   # Precharge standby energy rank.0
average_read_latency           =        31.75   # Average read request latency (cycles)
average_power                  =       177.24   # Average power (mW)
average_bandwidth              =         4.48   # Average bandwidth
average_interarrival           =      7.15385   # Average request interarrival latency (cycles)
total_energy                   =        17724   # Total energy (pJ)
###########################################
## Statistics of Channel 1
###########################################
hbm_dual_cmds                  =            3   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =            0   # Number of REF commands
num_ondemand_pres              =            1   # Number of ondemend PRE commands
num_write_buf_hits             =            0   # Number of write buffer hits
num_cycles                     =          100   # Number of DRAM cycles
num_read_row_hits              =            0   # Number of read row buffer hits
num_reads_done                 =            5   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            1   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =            7   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =            8   # Number of ACT commands
num_pre_cmds                   =            1   # Number of PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
all_bank_idle_cycles.0         =           12   # Cyles of all bank idle in rank rank.0
rank_active_cycles.0           =           88   # Cyles of rank active rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            7   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            4   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            1   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            5   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            0   # Read request latency (cycles)
read_latency[80-99]            =            0   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =            0   # Read request latency (cycles)
read_latency[140-159]          =            0   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
act_energy                     =         6624   # Activation energy
write_energy                   =            0   # Write energy
read_energy                    =         5628   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
act_stb_energy.0               =         5808   # Active standby energy rank.0
pre_stb_energy.0               =          576   # Precharge standby energy rank.0
average_read_latency           =         31.2   # Average read request latency (cycles)
average_power                  =       186.36   # Average power (mW)
average_bandwidth              =         3.84   # Average bandwidth
average_interarrival           =         8.25   # Average request interarrival latency (cycles)
total_energy                   =        18636   # Total energy (pJ)
###########################################
## Statistics of Channel 2
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =            0   # Number of REF commands
num_ondemand_pres              =            2   # Number of ondemend PRE commands
num_write_buf_hits             =            0   # Number of write buffer hits
num_cycles                     =          100   # Number of DRAM cycles
num_read_row_hits              =            0   # Number of read row buffer hits
num_reads_done                 =            7   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            2   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =            7   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =            7   # Number of ACT commands
num_pre_cmds                   =            2   # Number of PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
all_bank_idle_cycles.0         =            3   # Cyles of all bank idle in rank rank.0
rank_active_cycles.0           =           97   # Cyles of rank active rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            7   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            1   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            1   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            6   # Read request latency (cycles)
read_latency[40-59]            =            1   # Read request latency (cycles)
read_latency[60-79]            =            0   # Read request latency (cycles)
read_latency[80-99]            =            0   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =            0   # Read request latency (cycles)
read_latency[140-159]          =            0   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
act_energy                     =         5796   # Activation energy
write_energy                   =            0   # Write energy
read_energy                    =         5628   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
act_stb_energy.0               =         6402   # Active standby energy rank.0
pre_stb_energy.0               =          144   # Precharge standby energy rank.0
average_read_latency           =      33.5714   # Average read request latency (cycles)
average_power                  =        179.7   # Average power (mW)
average_bandwidth              =         5.76   # Average bandwidth
average_interarrival           =          9.4   # Average request interarrival latency (cycles)
total_energy                   =        17970   # Total energy (pJ)
###########################################
## Statistics of Channel 3
###########################################
hbm_dual_cmds                  =            1   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =            0   # Number of REF commands
num_ondemand_pres              =            3   # Number of ondemend PRE commands
num_write_buf_hits             =            0   # Number of write buffer hits
num_cycles                     =          100   # Number of DRAM cycles
num_read_row_hits              =            0   # Number of read row buffer hits
num_reads_done                 =            7   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            5   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =            9   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           10   # Number of ACT commands
num_pre_cmds                   =            3   # Number of PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
all_bank_idle_cycles.0         =            6   # Cyles of all bank idle in rank rank.0
rank_active_cycles.0           =           94   # Cyles of rank active rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           14   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            4   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            6   # Read request latency (cycles)
read_latency[40-59]            =            1   # Read request latency (cycles)
read_latency[60-79]            =            0   # Read request latency (cycles)
read_latency[80-99]            =            0   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =            0   # Read request latency (cycles)
read_latency[140-159]          =            0   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
act_energy                     =         8280   # Activation energy
write_energy                   =            0   # Write energy
read_energy                    =         7236   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
act_stb_energy.0               =         6204   # Active standby energy rank.0
pre_stb_energy.0               =          288   # Precharge standby energy rank.0
average_read_latency           =           33   # Average read request latency (cycles)
average_power                  =       220.08   # Average power (mW)
average_bandwidth              =         7.68   # Average bandwidth
average_interarrival           =      5.44444   # Average request interarrival latency (cycles)
total_energy                   =        22008   # Total energy (pJ)
###########################################
## Statistics of Channel 4
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =            0   # Number of REF commands
num_ondemand_pres              =            3   # Number of ondemend PRE commands
num_write_buf_hits             =            0   # Number of write buffer hits
num_cycles                     =          100   # Number of DRAM cycles
num_read_row_hits              =            0   # Number of read row buffer hits
num_reads_done                 =            4   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            3   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =            5   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =            7   # Number of ACT commands
num_pre_cmds                   =            3   # Number of PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
all_bank_idle_cycles.0         =            4   # Cyles of all bank idle in rank rank.0
rank_active_cycles.0           =           96   # Cyles of rank active rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            6   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            5   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            3   # Read request latency (cycles)
read_latency[40-59]            =            1   # Read request latency (cycles)
read_latency[60-79]            =            0   # Read request latency (cycles)
read_latency[80-99]            =            0   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =            0   # Read request latency (cycles)
read_latency[140-159]          =            0   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
act_energy                     =         5796   # Activation energy
write_energy                   =            0   # Write energy
read_energy                    =         4020   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
act_stb_energy.0               =         6336   # Active standby energy rank.0
pre_stb_energy.0               =          192   # Precharge standby energy rank.0
average_read_latency           =           36   # Average read request latency (cycles)
average_power                  =       163.44   # Average power (mW)
average_bandwidth              =         4.48   # Average bandwidth
average_interarrival           =      8.36364   # Average request interarrival latency (cycles)
total_energy                   =        16344   # Total energy (pJ)
###########################################
## Statistics of Channel 5
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =            0   # Number of REF commands
num_ondemand_pres              =            3   # Number of ondemend PRE commands
num_write_buf_hits             =            0   # Number of write buffer hits
num_cycles                     =          100   # Number of DRAM cycles
num_read_row_hits              =            0   # Number of read row buffer hits
num_reads_done                 =            4   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            4   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =            5   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =            6   # Number of ACT commands
num_pre_cmds                   =            2   # Number of PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
all_bank_idle_cycles.0         =           23   # Cyles of all bank idle in rank rank.0
rank_active_cycles.0           =           77   # Cyles of rank active rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            7   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            4   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            4   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            0   # Read request latency (cycles)
read_latency[80-99]            =            0   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =            0   # Read request latency (cycles)
read_latency[140-159]          =            0   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
act_energy                     =         4968   # Activation energy
write_energy                   =            0   # Write energy
read_energy                    =         4020   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
act_stb_energy.0               =         5082   # Active standby energy rank.0
pre_stb_energy.0               =         1104   # Precharge standby energy rank.0
average_read_latency           =        31.75   # Average read request latency (cycles)
average_power                  =       151.74   # Average power (mW)
average_bandwidth              =         5.12   # Average bandwidth
average_interarrival           =      8.81818   # Average request interarrival latency (cycles)
total_energy                   =        15174   # Total energy (pJ)
###########################################
## Statistics of Channel 6
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =            0   # Number of REF commands
num_ondemand_pres              =            2   # Number of ondemend PRE commands
num_write_buf_hits             =            0   # Number of write buffer hits
num_cycles                     =          100   # Number of DRAM cycles
num_read_row_hits              =            0   # Number of read row buffer hits
num_reads_done                 =            8   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            5   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =           10   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           10   # Number of ACT commands
num_pre_cmds                   =            1   # Number of PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
all_bank_idle_cycles.0         =            9   # Cyles of all bank idle in rank rank.0
rank_active_cycles.0           =           91   # Cyles of rank active rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           13   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            1   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            1   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            7   # Read request latency (cycles)
read_latency[40-59]            =            1   # Read request latency (cycles)
read_latency[60-79]            =            0   # Read request latency (cycles)
read_latency[80-99]            =            0   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =            0   # Read request latency (cycles)
read_latency[140-159]          =            0   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
act_energy                     =         8280   # Activation energy
write_energy                   =            0   # Write energy
read_energy                    =         8040   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
act_stb_energy.0               =         6006   # Active standby energy rank.0
pre_stb_energy.0               =          432   # Precharge standby energy rank.0
average_read_latency           =       34.125   # Average read request latency (cycles)
average_power                  =       227.58   # Average power (mW)
average_bandwidth              =         8.32   # Average bandwidth
average_interarrival           =      5.73333   # Average request interarrival latency (cycles)
total_energy                   =        22758   # Total energy (pJ)
###########################################
## Statistics of Channel 7
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =            0   # Number of REF commands
num_ondemand_pres              =            2   # Number of ondemend PRE commands
num_write_buf_hits             =            0   # Number of write buffer hits
num_cycles                     =          100   # Number of DRAM cycles
num_read_row_hits              =            0   # Number of read row buffer hits
num_reads_done                 =            4   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            1   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =            4   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =            6   # Number of ACT commands
num_pre_cmds                   =            2   # Number of PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
all_bank_idle_cycles.0         =           17   # Cyles of all bank idle in rank rank.0
rank_active_cycles.0           =           83   # Cyles of rank active rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            3   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            7   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            4   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            0   # Read request latency (cycles)
read_latency[80-99]            =            0   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =            0   # Read request latency (cycles)
read_latency[140-159]          =            0   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
act_energy                     =         4968   # Activation energy
write_energy                   =            0   # Write energy
read_energy                    =         3216   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
act_stb_energy.0               =         5478   # Active standby energy rank.0
pre_stb_energy.0               =          816   # Precharge standby energy rank.0
average_read_latency           =           31   # Average read request latency (cycles)
average_power                  =       144.78   # Average power (mW)
average_bandwidth              =          3.2   # Average bandwidth
average_interarrival           =           10   # Average request interarrival latency (cycles)
total_energy                   =        14478   # Total energy (pJ)
