// Seed: 3336648480
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input supply0 id_2,
    output tri1 id_3,
    input wor id_4#(
        .id_21(1),
        .id_22(1)
    ),
    output wor id_5,
    input tri0 id_6,
    output tri1 id_7,
    input wor id_8,
    input tri1 id_9,
    output logic id_10,
    output uwire id_11,
    input supply0 id_12,
    output uwire id_13,
    input wor id_14,
    input supply1 id_15,
    input wor id_16,
    input tri1 id_17,
    input tri1 id_18,
    input tri id_19
);
  wor id_23 = (1);
  assign id_5 = 1;
  logic id_24, id_25;
  assign id_5  = id_4;
  assign id_22 = 1'b0;
  always_latch id_24 <= (1);
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22
  );
  assign id_23 = id_12;
  id_26(
      id_25, 1'h0, id_10, 1
  );
endmodule
