#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3766.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
[2264].in[3] (.names)                                            0.341     4.422
[2264].out[0] (.names)                                           0.235     4.657
n_n3832.in[1] (.names)                                           0.335     4.991
n_n3832.out[0] (.names)                                          0.235     5.226
[947].in[0] (.names)                                             0.434     5.660
[947].out[0] (.names)                                            0.235     5.895
[1280].in[1] (.names)                                            0.100     5.995
[1280].out[0] (.names)                                           0.235     6.230
n_n3184.in[1] (.names)                                           0.100     6.330
n_n3184.out[0] (.names)                                          0.235     6.565
n_n3766.D[0] (.latch)                                            0.000     6.565
data arrival time                                                          6.565

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3766.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.565
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.589


#Path 2
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
[2264].in[3] (.names)                                            0.341     4.422
[2264].out[0] (.names)                                           0.235     4.657
n_n3832.in[1] (.names)                                           0.335     4.991
n_n3832.out[0] (.names)                                          0.235     5.226
[947].in[0] (.names)                                             0.434     5.660
[947].out[0] (.names)                                            0.235     5.895
[1042].in[0] (.names)                                            0.100     5.995
[1042].out[0] (.names)                                           0.235     6.230
n_n3009.in[1] (.names)                                           0.100     6.330
n_n3009.out[0] (.names)                                          0.235     6.565
n_n4275.D[0] (.latch)                                            0.000     6.565
data arrival time                                                          6.565

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4275.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.565
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.589


#Path 3
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
[2264].in[3] (.names)                                            0.341     4.422
[2264].out[0] (.names)                                           0.235     4.657
n_n3832.in[1] (.names)                                           0.335     4.991
n_n3832.out[0] (.names)                                          0.235     5.226
[982].in[0] (.names)                                             0.434     5.660
[982].out[0] (.names)                                            0.235     5.895
[1538].in[1] (.names)                                            0.100     5.995
[1538].out[0] (.names)                                           0.235     6.230
n_n3466.in[3] (.names)                                           0.100     6.330
n_n3466.out[0] (.names)                                          0.235     6.565
n_n3483.D[0] (.latch)                                            0.000     6.565
data arrival time                                                          6.565

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3483.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.565
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.589


#Path 4
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
[2264].in[3] (.names)                                            0.341     4.422
[2264].out[0] (.names)                                           0.235     4.657
n_n3832.in[1] (.names)                                           0.335     4.991
n_n3832.out[0] (.names)                                          0.235     5.226
[947].in[0] (.names)                                             0.434     5.660
[947].out[0] (.names)                                            0.235     5.895
n_n3217.in[3] (.names)                                           0.289     6.185
n_n3217.out[0] (.names)                                          0.235     6.420
n_n3724.D[0] (.latch)                                            0.000     6.420
data arrival time                                                          6.420

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3724.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.420
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.443


#Path 5
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
[2264].in[3] (.names)                                            0.341     4.422
[2264].out[0] (.names)                                           0.235     4.657
n_n3832.in[1] (.names)                                           0.335     4.991
n_n3832.out[0] (.names)                                          0.235     5.226
[947].in[0] (.names)                                             0.434     5.660
[947].out[0] (.names)                                            0.235     5.895
n_n3026.in[1] (.names)                                           0.289     6.185
n_n3026.out[0] (.names)                                          0.235     6.420
n_n4227.D[0] (.latch)                                            0.000     6.420
data arrival time                                                          6.420

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4227.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.420
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.443


#Path 6
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3814.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
[2264].in[3] (.names)                                            0.341     4.422
[2264].out[0] (.names)                                           0.235     4.657
n_n3832.in[1] (.names)                                           0.335     4.991
n_n3832.out[0] (.names)                                          0.235     5.226
[946].in[1] (.names)                                             0.487     5.713
[946].out[0] (.names)                                            0.235     5.948
n_n3813.in[2] (.names)                                           0.100     6.048
n_n3813.out[0] (.names)                                          0.235     6.283
n_n3814.D[0] (.latch)                                            0.000     6.283
data arrival time                                                          6.283

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3814.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.283
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.307


#Path 7
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
[2264].in[3] (.names)                                            0.341     4.422
[2264].out[0] (.names)                                           0.235     4.657
n_n3832.in[1] (.names)                                           0.335     4.991
n_n3832.out[0] (.names)                                          0.235     5.226
[982].in[0] (.names)                                             0.434     5.660
[982].out[0] (.names)                                            0.235     5.895
n_n4011.in[1] (.names)                                           0.100     5.995
n_n4011.out[0] (.names)                                          0.235     6.230
n_n4012.D[0] (.latch)                                            0.000     6.230
data arrival time                                                          6.230

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4012.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.230
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.254


#Path 8
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4334.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
[2264].in[3] (.names)                                            0.341     4.422
[2264].out[0] (.names)                                           0.235     4.657
n_n3832.in[1] (.names)                                           0.335     4.991
n_n3832.out[0] (.names)                                          0.235     5.226
[982].in[0] (.names)                                             0.434     5.660
[982].out[0] (.names)                                            0.235     5.895
n_n3907.in[2] (.names)                                           0.100     5.995
n_n3907.out[0] (.names)                                          0.235     6.230
n_n4334.D[0] (.latch)                                            0.000     6.230
data arrival time                                                          6.230

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4334.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.230
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.254


#Path 9
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4040.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
[2264].in[3] (.names)                                            0.341     4.422
[2264].out[0] (.names)                                           0.235     4.657
n_n3832.in[1] (.names)                                           0.335     4.991
n_n3832.out[0] (.names)                                          0.235     5.226
[1925].in[2] (.names)                                            0.434     5.660
[1925].out[0] (.names)                                           0.235     5.895
n_n3913.in[0] (.names)                                           0.100     5.995
n_n3913.out[0] (.names)                                          0.235     6.230
n_n4040.D[0] (.latch)                                            0.000     6.230
data arrival time                                                          6.230

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4040.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.230
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.254


#Path 10
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n4116.in[2] (.names)                                           0.100     0.864
n_n4116.out[0] (.names)                                          0.235     1.099
n_n3595.in[1] (.names)                                           0.343     1.442
n_n3595.out[0] (.names)                                          0.235     1.677
n_n4039.in[3] (.names)                                           0.100     1.777
n_n4039.out[0] (.names)                                          0.235     2.012
n_n4038.in[2] (.names)                                           0.575     2.587
n_n4038.out[0] (.names)                                          0.235     2.822
[899].in[1] (.names)                                             0.481     3.304
[899].out[0] (.names)                                            0.235     3.539
n_n3785.in[2] (.names)                                           0.343     3.882
n_n3785.out[0] (.names)                                          0.235     4.117
[2060].in[1] (.names)                                            0.413     4.530
[2060].out[0] (.names)                                           0.235     4.765
[6290].in[1] (.names)                                            0.100     4.865
[6290].out[0] (.names)                                           0.235     5.100
[1492].in[3] (.names)                                            0.343     5.444
[1492].out[0] (.names)                                           0.235     5.679
n_n3199.in[1] (.names)                                           0.316     5.995
n_n3199.out[0] (.names)                                          0.235     6.230
n_n3709.D[0] (.latch)                                            0.000     6.230
data arrival time                                                          6.230

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3709.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.230
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.253


#Path 11
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
[2264].in[3] (.names)                                            0.341     4.422
[2264].out[0] (.names)                                           0.235     4.657
n_n3832.in[1] (.names)                                           0.335     4.991
n_n3832.out[0] (.names)                                          0.235     5.226
[1752].in[2] (.names)                                            0.432     5.658
[1752].out[0] (.names)                                           0.235     5.893
n_n3987.in[0] (.names)                                           0.100     5.993
n_n3987.out[0] (.names)                                          0.235     6.228
n_n3988.D[0] (.latch)                                            0.000     6.228
data arrival time                                                          6.228

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.228
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.252


#Path 12
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3818.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
[2264].in[3] (.names)                                            0.341     4.422
[2264].out[0] (.names)                                           0.235     4.657
n_n3832.in[1] (.names)                                           0.335     4.991
n_n3832.out[0] (.names)                                          0.235     5.226
[1391].in[2] (.names)                                            0.432     5.658
[1391].out[0] (.names)                                           0.235     5.893
n_n3817.in[0] (.names)                                           0.100     5.993
n_n3817.out[0] (.names)                                          0.235     6.228
n_n3818.D[0] (.latch)                                            0.000     6.228
data arrival time                                                          6.228

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3818.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.228
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.252


#Path 13
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
[2264].in[3] (.names)                                            0.341     4.422
[2264].out[0] (.names)                                           0.235     4.657
n_n3832.in[1] (.names)                                           0.335     4.991
n_n3832.out[0] (.names)                                          0.235     5.226
[1165].in[2] (.names)                                            0.432     5.658
[1165].out[0] (.names)                                           0.235     5.893
n_n3292.in[0] (.names)                                           0.100     5.993
n_n3292.out[0] (.names)                                          0.235     6.228
n_n4080.D[0] (.latch)                                            0.000     6.228
data arrival time                                                          6.228

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4080.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.228
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.252


#Path 14
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n4116.in[2] (.names)                                           0.100     0.864
n_n4116.out[0] (.names)                                          0.235     1.099
n_n3595.in[1] (.names)                                           0.343     1.442
n_n3595.out[0] (.names)                                          0.235     1.677
n_n4039.in[3] (.names)                                           0.100     1.777
n_n4039.out[0] (.names)                                          0.235     2.012
n_n4038.in[2] (.names)                                           0.575     2.587
n_n4038.out[0] (.names)                                          0.235     2.822
[899].in[1] (.names)                                             0.481     3.304
[899].out[0] (.names)                                            0.235     3.539
n_n3785.in[2] (.names)                                           0.343     3.882
n_n3785.out[0] (.names)                                          0.235     4.117
[2060].in[1] (.names)                                            0.413     4.530
[2060].out[0] (.names)                                           0.235     4.765
[6290].in[1] (.names)                                            0.100     4.865
[6290].out[0] (.names)                                           0.235     5.100
[6386].in[3] (.names)                                            0.293     5.393
[6386].out[0] (.names)                                           0.235     5.628
n_n132.in[2] (.names)                                            0.341     5.970
n_n132.out[0] (.names)                                           0.235     6.205
n_n4093.D[0] (.latch)                                            0.000     6.205
data arrival time                                                          6.205

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.205
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.228


#Path 15
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3959.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
[2264].in[3] (.names)                                            0.341     4.422
[2264].out[0] (.names)                                           0.235     4.657
n_n3832.in[1] (.names)                                           0.335     4.991
n_n3832.out[0] (.names)                                          0.235     5.226
[1069].in[0] (.names)                                            0.338     5.564
[1069].out[0] (.names)                                           0.235     5.799
n_n3592.in[1] (.names)                                           0.100     5.899
n_n3592.out[0] (.names)                                          0.235     6.134
n_n3959.D[0] (.latch)                                            0.000     6.134
data arrival time                                                          6.134

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3959.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.134
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.158


#Path 16
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n4116.in[2] (.names)                                           0.100     0.864
n_n4116.out[0] (.names)                                          0.235     1.099
n_n3595.in[1] (.names)                                           0.343     1.442
n_n3595.out[0] (.names)                                          0.235     1.677
n_n4039.in[3] (.names)                                           0.100     1.777
n_n4039.out[0] (.names)                                          0.235     2.012
n_n4038.in[2] (.names)                                           0.575     2.587
n_n4038.out[0] (.names)                                          0.235     2.822
[899].in[1] (.names)                                             0.481     3.304
[899].out[0] (.names)                                            0.235     3.539
n_n3785.in[2] (.names)                                           0.343     3.882
n_n3785.out[0] (.names)                                          0.235     4.117
[2060].in[1] (.names)                                            0.413     4.530
[2060].out[0] (.names)                                           0.235     4.765
[6290].in[1] (.names)                                            0.100     4.865
[6290].out[0] (.names)                                           0.235     5.100
[1063].in[3] (.names)                                            0.100     5.200
[1063].out[0] (.names)                                           0.235     5.435
[6376].in[2] (.names)                                            0.100     5.535
[6376].out[0] (.names)                                           0.235     5.770
n_n128.in[1] (.names)                                            0.100     5.870
n_n128.out[0] (.names)                                           0.235     6.105
n_n3831.D[0] (.latch)                                            0.000     6.105
data arrival time                                                          6.105

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3831.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.105
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.129


#Path 17
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3726.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
[2264].in[3] (.names)                                            0.341     4.422
[2264].out[0] (.names)                                           0.235     4.657
n_n3832.in[1] (.names)                                           0.335     4.991
n_n3832.out[0] (.names)                                          0.235     5.226
[2240].in[2] (.names)                                            0.293     5.519
[2240].out[0] (.names)                                           0.235     5.754
n_n3725.in[0] (.names)                                           0.100     5.854
n_n3725.out[0] (.names)                                          0.235     6.089
n_n3726.D[0] (.latch)                                            0.000     6.089
data arrival time                                                          6.089

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3726.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.089
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.113


#Path 18
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3995.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
[2264].in[3] (.names)                                            0.341     4.422
[2264].out[0] (.names)                                           0.235     4.657
n_n3832.in[1] (.names)                                           0.335     4.991
n_n3832.out[0] (.names)                                          0.235     5.226
[1771].in[2] (.names)                                            0.285     5.512
[1771].out[0] (.names)                                           0.235     5.747
n_n3235.in[0] (.names)                                           0.100     5.847
n_n3235.out[0] (.names)                                          0.235     6.082
n_n3995.D[0] (.latch)                                            0.000     6.082
data arrival time                                                          6.082

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3995.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.082
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.105


#Path 19
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
[2264].in[3] (.names)                                            0.341     4.422
[2264].out[0] (.names)                                           0.235     4.657
n_n3832.in[1] (.names)                                           0.335     4.991
n_n3832.out[0] (.names)                                          0.235     5.226
[2261].in[2] (.names)                                            0.285     5.512
[2261].out[0] (.names)                                           0.235     5.747
n_n3444.in[0] (.names)                                           0.100     5.847
n_n3444.out[0] (.names)                                          0.235     6.082
n_n3574.D[0] (.latch)                                            0.000     6.082
data arrival time                                                          6.082

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3574.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.082
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.105


#Path 20
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n4116.in[2] (.names)                                           0.100     0.864
n_n4116.out[0] (.names)                                          0.235     1.099
n_n3595.in[1] (.names)                                           0.343     1.442
n_n3595.out[0] (.names)                                          0.235     1.677
n_n4039.in[3] (.names)                                           0.100     1.777
n_n4039.out[0] (.names)                                          0.235     2.012
n_n4038.in[2] (.names)                                           0.575     2.587
n_n4038.out[0] (.names)                                          0.235     2.822
[899].in[1] (.names)                                             0.481     3.304
[899].out[0] (.names)                                            0.235     3.539
n_n3785.in[2] (.names)                                           0.343     3.882
n_n3785.out[0] (.names)                                          0.235     4.117
[2060].in[1] (.names)                                            0.413     4.530
[2060].out[0] (.names)                                           0.235     4.765
[6290].in[1] (.names)                                            0.100     4.865
[6290].out[0] (.names)                                           0.235     5.100
[1971].in[3] (.names)                                            0.343     5.444
[1971].out[0] (.names)                                           0.235     5.679
n_n124.in[2] (.names)                                            0.100     5.779
n_n124.out[0] (.names)                                           0.235     6.014
n_n3707.D[0] (.latch)                                            0.000     6.014
data arrival time                                                          6.014

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3707.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.014
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.038


#Path 21
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3833.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
n_n3830.in[2] (.names)                                           0.489     4.569
n_n3830.out[0] (.names)                                          0.235     4.804
[1022].in[2] (.names)                                            0.100     4.904
[1022].out[0] (.names)                                           0.235     5.139
n_n129.in[3] (.names)                                            0.459     5.598
n_n129.out[0] (.names)                                           0.235     5.833
n_n3833.D[0] (.latch)                                            0.000     5.833
data arrival time                                                          5.833

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3833.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.833
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.857


#Path 22
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_17.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
[2264].in[3] (.names)                                            0.341     4.422
[2264].out[0] (.names)                                           0.235     4.657
nak3_17.in[3] (.names)                                           0.100     4.757
nak3_17.out[0] (.names)                                          0.235     4.992
n_n127.in[2] (.names)                                            0.486     5.477
n_n127.out[0] (.names)                                           0.235     5.712
nsr3_17.D[0] (.latch)                                            0.000     5.712
data arrival time                                                          5.712

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_17.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.712
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.736


#Path 23
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3198.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n4116.in[2] (.names)                                           0.100     0.864
n_n4116.out[0] (.names)                                          0.235     1.099
n_n3595.in[1] (.names)                                           0.343     1.442
n_n3595.out[0] (.names)                                          0.235     1.677
n_n4039.in[3] (.names)                                           0.100     1.777
n_n4039.out[0] (.names)                                          0.235     2.012
n_n4038.in[2] (.names)                                           0.575     2.587
n_n4038.out[0] (.names)                                          0.235     2.822
[899].in[1] (.names)                                             0.481     3.304
[899].out[0] (.names)                                            0.235     3.539
n_n3785.in[2] (.names)                                           0.343     3.882
n_n3785.out[0] (.names)                                          0.235     4.117
[2060].in[1] (.names)                                            0.413     4.530
[2060].out[0] (.names)                                           0.235     4.765
[6290].in[1] (.names)                                            0.100     4.865
[6290].out[0] (.names)                                           0.235     5.100
n_n3377.in[3] (.names)                                           0.343     5.444
n_n3377.out[0] (.names)                                          0.235     5.679
n_n3198.D[0] (.latch)                                            0.000     5.679
data arrival time                                                          5.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3198.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.679
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.703


#Path 24
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
[2264].in[3] (.names)                                            0.341     4.422
[2264].out[0] (.names)                                           0.235     4.657
[936].in[1] (.names)                                             0.342     4.999
[936].out[0] (.names)                                            0.235     5.234
n_n3070.in[3] (.names)                                           0.100     5.334
n_n3070.out[0] (.names)                                          0.235     5.569
n_n3851.D[0] (.latch)                                            0.000     5.569
data arrival time                                                          5.569

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3851.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.569
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.593


#Path 25
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4026.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
[1015].in[3] (.names)                                            0.343     4.424
[1015].out[0] (.names)                                           0.235     4.659
[1208].in[0] (.names)                                            0.291     4.950
[1208].out[0] (.names)                                           0.235     5.185
n_n3140.in[3] (.names)                                           0.100     5.285
n_n3140.out[0] (.names)                                          0.235     5.520
n_n4026.D[0] (.latch)                                            0.000     5.520
data arrival time                                                          5.520

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4026.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.520
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.544


#Path 26
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
n_n3830.in[2] (.names)                                           0.489     4.569
n_n3830.out[0] (.names)                                          0.235     4.804
[1041].in[2] (.names)                                            0.100     4.904
[1041].out[0] (.names)                                           0.235     5.139
n_n3866.in[2] (.names)                                           0.100     5.239
n_n3866.out[0] (.names)                                          0.235     5.474
n_n4067.D[0] (.latch)                                            0.000     5.474
data arrival time                                                          5.474

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4067.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.474
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.498


#Path 27
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
n_n3830.in[2] (.names)                                           0.489     4.569
n_n3830.out[0] (.names)                                          0.235     4.804
n_n3206.in[1] (.names)                                           0.413     5.218
n_n3206.out[0] (.names)                                          0.235     5.453
n_n3207.D[0] (.latch)                                            0.000     5.453
data arrival time                                                          5.453

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3207.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.453
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.476


#Path 28
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
n_n3830.in[2] (.names)                                           0.489     4.569
n_n3830.out[0] (.names)                                          0.235     4.804
n_n3375.in[1] (.names)                                           0.413     5.218
n_n3375.out[0] (.names)                                          0.235     5.453
n_n3376.D[0] (.latch)                                            0.000     5.453
data arrival time                                                          5.453

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3376.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.453
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.476


#Path 29
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
n_n3830.in[2] (.names)                                           0.489     4.569
n_n3830.out[0] (.names)                                          0.235     4.804
n_n3582.in[1] (.names)                                           0.413     5.218
n_n3582.out[0] (.names)                                          0.235     5.453
n_n3583.D[0] (.latch)                                            0.000     5.453
data arrival time                                                          5.453

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3583.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.453
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.476


#Path 30
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
n_n3830.in[2] (.names)                                           0.489     4.569
n_n3830.out[0] (.names)                                          0.235     4.804
n_n3512.in[1] (.names)                                           0.413     5.218
n_n3512.out[0] (.names)                                          0.235     5.453
n_n3514.D[0] (.latch)                                            0.000     5.453
data arrival time                                                          5.453

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3514.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.453
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.476


#Path 31
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
n_n3830.in[2] (.names)                                           0.489     4.569
n_n3830.out[0] (.names)                                          0.235     4.804
n_n3964.in[1] (.names)                                           0.413     5.218
n_n3964.out[0] (.names)                                          0.235     5.453
n_n3966.D[0] (.latch)                                            0.000     5.453
data arrival time                                                          5.453

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3966.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.453
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.476


#Path 32
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
n_n3830.in[2] (.names)                                           0.489     4.569
n_n3830.out[0] (.names)                                          0.235     4.804
n_n3821.in[1] (.names)                                           0.413     5.218
n_n3821.out[0] (.names)                                          0.235     5.453
n_n3823.D[0] (.latch)                                            0.000     5.453
data arrival time                                                          5.453

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3823.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.453
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.476


#Path 33
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3852.in[2] (.names)                                           0.100     3.845
n_n3852.out[0] (.names)                                          0.235     4.080
n_n3830.in[2] (.names)                                           0.489     4.569
n_n3830.out[0] (.names)                                          0.235     4.804
n_n4276.in[1] (.names)                                           0.413     5.218
n_n4276.out[0] (.names)                                          0.235     5.453
n_n4279.D[0] (.latch)                                            0.000     5.453
data arrival time                                                          5.453

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4279.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.453
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.476


#Path 34
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4142.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3745.in[1] (.names)                                           0.567     2.498
n_n3745.out[0] (.names)                                          0.235     2.733
n_n3240.in[1] (.names)                                           0.442     3.175
n_n3240.out[0] (.names)                                          0.235     3.410
[905].in[2] (.names)                                             0.100     3.510
[905].out[0] (.names)                                            0.235     3.745
n_n3563.in[2] (.names)                                           0.100     3.845
n_n3563.out[0] (.names)                                          0.235     4.080
[6252].in[3] (.names)                                            0.341     4.422
[6252].out[0] (.names)                                           0.235     4.657
n_n4140.in[3] (.names)                                           0.338     4.995
n_n4140.out[0] (.names)                                          0.235     5.230
n_n4142.D[0] (.latch)                                            0.000     5.230
data arrival time                                                          5.230

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4142.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.230
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.253


#Path 35
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3242.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
[6275].in[1] (.names)                                            0.343     1.438
[6275].out[0] (.names)                                           0.235     1.673
n_n3362.in[3] (.names)                                           0.632     2.305
n_n3362.out[0] (.names)                                          0.235     2.540
[2049].in[1] (.names)                                            0.100     2.640
[2049].out[0] (.names)                                           0.235     2.875
n_n4345.in[2] (.names)                                           0.100     2.975
n_n4345.out[0] (.names)                                          0.235     3.210
[1898].in[0] (.names)                                            0.483     3.694
[1898].out[0] (.names)                                           0.235     3.929
[914].in[2] (.names)                                             0.100     4.029
[914].out[0] (.names)                                            0.235     4.264
[1885].in[3] (.names)                                            0.100     4.364
[1885].out[0] (.names)                                           0.235     4.599
n_n3241.in[1] (.names)                                           0.100     4.699
n_n3241.out[0] (.names)                                          0.235     4.934
n_n3242.D[0] (.latch)                                            0.000     4.934
data arrival time                                                          4.934

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3242.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.934
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.957


#Path 36
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
[6275].in[1] (.names)                                            0.343     1.438
[6275].out[0] (.names)                                           0.235     1.673
n_n3362.in[3] (.names)                                           0.632     2.305
n_n3362.out[0] (.names)                                          0.235     2.540
[2049].in[1] (.names)                                            0.100     2.640
[2049].out[0] (.names)                                           0.235     2.875
n_n4345.in[2] (.names)                                           0.100     2.975
n_n4345.out[0] (.names)                                          0.235     3.210
[1898].in[0] (.names)                                            0.483     3.694
[1898].out[0] (.names)                                           0.235     3.929
[914].in[2] (.names)                                             0.100     4.029
[914].out[0] (.names)                                            0.235     4.264
[1213].in[3] (.names)                                            0.100     4.364
[1213].out[0] (.names)                                           0.235     4.599
n_n3526.in[1] (.names)                                           0.100     4.699
n_n3526.out[0] (.names)                                          0.235     4.934
n_n3841.D[0] (.latch)                                            0.000     4.934
data arrival time                                                          4.934

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.934
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.957


#Path 37
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4233.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
[6275].in[1] (.names)                                            0.343     1.438
[6275].out[0] (.names)                                           0.235     1.673
n_n3362.in[3] (.names)                                           0.632     2.305
n_n3362.out[0] (.names)                                          0.235     2.540
[2049].in[1] (.names)                                            0.100     2.640
[2049].out[0] (.names)                                           0.235     2.875
n_n4345.in[2] (.names)                                           0.100     2.975
n_n4345.out[0] (.names)                                          0.235     3.210
[1898].in[0] (.names)                                            0.483     3.694
[1898].out[0] (.names)                                           0.235     3.929
[914].in[2] (.names)                                             0.100     4.029
[914].out[0] (.names)                                            0.235     4.264
[1708].in[3] (.names)                                            0.100     4.364
[1708].out[0] (.names)                                           0.235     4.599
n_n3271.in[1] (.names)                                           0.100     4.699
n_n3271.out[0] (.names)                                          0.235     4.934
n_n4233.D[0] (.latch)                                            0.000     4.934
data arrival time                                                          4.934

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4233.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.934
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.957


#Path 38
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4095.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
[6275].in[1] (.names)                                            0.343     1.438
[6275].out[0] (.names)                                           0.235     1.673
n_n3362.in[3] (.names)                                           0.632     2.305
n_n3362.out[0] (.names)                                          0.235     2.540
[2049].in[1] (.names)                                            0.100     2.640
[2049].out[0] (.names)                                           0.235     2.875
n_n4345.in[2] (.names)                                           0.100     2.975
n_n4345.out[0] (.names)                                          0.235     3.210
[1898].in[0] (.names)                                            0.483     3.694
[1898].out[0] (.names)                                           0.235     3.929
[1260].in[2] (.names)                                            0.339     4.268
[1260].out[0] (.names)                                           0.235     4.503
n_n4094.in[1] (.names)                                           0.100     4.603
n_n4094.out[0] (.names)                                          0.235     4.838
n_n4095.D[0] (.latch)                                            0.000     4.838
data arrival time                                                          4.838

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4095.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.838
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.861


#Path 39
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
[6275].in[1] (.names)                                            0.343     1.438
[6275].out[0] (.names)                                           0.235     1.673
n_n3362.in[3] (.names)                                           0.632     2.305
n_n3362.out[0] (.names)                                          0.235     2.540
[2049].in[1] (.names)                                            0.100     2.640
[2049].out[0] (.names)                                           0.235     2.875
n_n4345.in[2] (.names)                                           0.100     2.975
n_n4345.out[0] (.names)                                          0.235     3.210
[1898].in[0] (.names)                                            0.483     3.694
[1898].out[0] (.names)                                           0.235     3.929
[1648].in[2] (.names)                                            0.338     4.267
[1648].out[0] (.names)                                           0.235     4.502
n_n3972.in[1] (.names)                                           0.100     4.602
n_n3972.out[0] (.names)                                          0.235     4.837
n_n4145.D[0] (.latch)                                            0.000     4.837
data arrival time                                                          4.837

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.837
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.860


#Path 40
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4122.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
[6275].in[1] (.names)                                            0.343     1.438
[6275].out[0] (.names)                                           0.235     1.673
n_n3362.in[3] (.names)                                           0.632     2.305
n_n3362.out[0] (.names)                                          0.235     2.540
[2049].in[1] (.names)                                            0.100     2.640
[2049].out[0] (.names)                                           0.235     2.875
n_n4345.in[2] (.names)                                           0.100     2.975
n_n4345.out[0] (.names)                                          0.235     3.210
[1898].in[0] (.names)                                            0.483     3.694
[1898].out[0] (.names)                                           0.235     3.929
[1613].in[2] (.names)                                            0.338     4.267
[1613].out[0] (.names)                                           0.235     4.502
n_n4121.in[1] (.names)                                           0.100     4.602
n_n4121.out[0] (.names)                                          0.235     4.837
n_n4122.D[0] (.latch)                                            0.000     4.837
data arrival time                                                          4.837

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4122.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.837
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.860


#Path 41
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
[6275].in[1] (.names)                                            0.343     1.438
[6275].out[0] (.names)                                           0.235     1.673
n_n3362.in[3] (.names)                                           0.632     2.305
n_n3362.out[0] (.names)                                          0.235     2.540
[2049].in[1] (.names)                                            0.100     2.640
[2049].out[0] (.names)                                           0.235     2.875
n_n4345.in[2] (.names)                                           0.100     2.975
n_n4345.out[0] (.names)                                          0.235     3.210
n_n4158.in[0] (.names)                                           0.480     3.690
n_n4158.out[0] (.names)                                          0.235     3.925
n_n3459.in[1] (.names)                                           0.482     4.408
n_n3459.out[0] (.names)                                          0.235     4.643
n_n3898.D[0] (.latch)                                            0.000     4.643
data arrival time                                                          4.643

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3898.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.643
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.666


#Path 42
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4229.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
[6275].in[1] (.names)                                            0.343     1.438
[6275].out[0] (.names)                                           0.235     1.673
n_n3362.in[3] (.names)                                           0.632     2.305
n_n3362.out[0] (.names)                                          0.235     2.540
[2049].in[1] (.names)                                            0.100     2.640
[2049].out[0] (.names)                                           0.235     2.875
[1552].in[2] (.names)                                            0.475     3.350
[1552].out[0] (.names)                                           0.235     3.585
n_n4228.in[1] (.names)                                           0.490     4.075
n_n4228.out[0] (.names)                                          0.235     4.310
n_n4229.D[0] (.latch)                                            0.000     4.310
data arrival time                                                          4.310

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4229.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.310
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.333


#Path 43
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
[6275].in[1] (.names)                                            0.343     1.438
[6275].out[0] (.names)                                           0.235     1.673
n_n3362.in[3] (.names)                                           0.632     2.305
n_n3362.out[0] (.names)                                          0.235     2.540
[2049].in[1] (.names)                                            0.100     2.640
[2049].out[0] (.names)                                           0.235     2.875
n_n4345.in[2] (.names)                                           0.100     2.975
n_n4345.out[0] (.names)                                          0.235     3.210
n_n4158.in[0] (.names)                                           0.480     3.690
n_n4158.out[0] (.names)                                          0.235     3.925
n_n4156.in[1] (.names)                                           0.100     4.025
n_n4156.out[0] (.names)                                          0.235     4.260
n_n4157.D[0] (.latch)                                            0.000     4.260
data arrival time                                                          4.260

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4157.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.260
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.284


#Path 44
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
[6275].in[1] (.names)                                            0.343     1.438
[6275].out[0] (.names)                                           0.235     1.673
n_n3362.in[3] (.names)                                           0.632     2.305
n_n3362.out[0] (.names)                                          0.235     2.540
[2049].in[1] (.names)                                            0.100     2.640
[2049].out[0] (.names)                                           0.235     2.875
n_n4345.in[2] (.names)                                           0.100     2.975
n_n4345.out[0] (.names)                                          0.235     3.210
n_n4158.in[0] (.names)                                           0.480     3.690
n_n4158.out[0] (.names)                                          0.235     3.925
n_n3302.in[1] (.names)                                           0.100     4.025
n_n3302.out[0] (.names)                                          0.235     4.260
n_n4288.D[0] (.latch)                                            0.000     4.260
data arrival time                                                          4.260

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4288.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.260
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.284


#Path 45
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
[6275].in[1] (.names)                                            0.343     1.438
[6275].out[0] (.names)                                           0.235     1.673
n_n3362.in[3] (.names)                                           0.632     2.305
n_n3362.out[0] (.names)                                          0.235     2.540
n_n4015.in[1] (.names)                                           0.488     3.028
n_n4015.out[0] (.names)                                          0.235     3.263
n_n3518.in[0] (.names)                                           0.625     3.888
n_n3518.out[0] (.names)                                          0.235     4.123
n_n4316.D[0] (.latch)                                            0.000     4.123
data arrival time                                                          4.123

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4316.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.123
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.146


#Path 46
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3916.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
[6275].in[1] (.names)                                            0.343     1.438
[6275].out[0] (.names)                                           0.235     1.673
n_n3362.in[3] (.names)                                           0.632     2.305
n_n3362.out[0] (.names)                                          0.235     2.540
[2049].in[1] (.names)                                            0.100     2.640
[2049].out[0] (.names)                                           0.235     2.875
n_n4345.in[2] (.names)                                           0.100     2.975
n_n4345.out[0] (.names)                                          0.235     3.210
n_n3226.in[1] (.names)                                           0.630     3.840
n_n3226.out[0] (.names)                                          0.235     4.075
n_n3916.D[0] (.latch)                                            0.000     4.075
data arrival time                                                          4.075

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3916.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.075
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.099


#Path 47
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
[6275].in[1] (.names)                                            0.343     1.438
[6275].out[0] (.names)                                           0.235     1.673
n_n3362.in[3] (.names)                                           0.632     2.305
n_n3362.out[0] (.names)                                          0.235     2.540
[2049].in[1] (.names)                                            0.100     2.640
[2049].out[0] (.names)                                           0.235     2.875
[1509].in[2] (.names)                                            0.475     3.350
[1509].out[0] (.names)                                           0.235     3.585
n_n3308.in[1] (.names)                                           0.100     3.685
n_n3308.out[0] (.names)                                          0.235     3.920
n_n4351.D[0] (.latch)                                            0.000     3.920
data arrival time                                                          3.920

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4351.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.920
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.943


#Path 48
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
[6275].in[1] (.names)                                            0.343     1.438
[6275].out[0] (.names)                                           0.235     1.673
n_n3362.in[3] (.names)                                           0.632     2.305
n_n3362.out[0] (.names)                                          0.235     2.540
[2049].in[1] (.names)                                            0.100     2.640
[2049].out[0] (.names)                                           0.235     2.875
[1487].in[2] (.names)                                            0.475     3.350
[1487].out[0] (.names)                                           0.235     3.585
n_n3058.in[1] (.names)                                           0.100     3.685
n_n3058.out[0] (.names)                                          0.235     3.920
n_n3085.D[0] (.latch)                                            0.000     3.920
data arrival time                                                          3.920

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3085.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.920
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.943


#Path 49
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3458.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
[6275].in[1] (.names)                                            0.343     1.438
[6275].out[0] (.names)                                           0.235     1.673
n_n3362.in[3] (.names)                                           0.632     2.305
n_n3362.out[0] (.names)                                          0.235     2.540
[2049].in[1] (.names)                                            0.100     2.640
[2049].out[0] (.names)                                           0.235     2.875
n_n4345.in[2] (.names)                                           0.100     2.975
n_n4345.out[0] (.names)                                          0.235     3.210
n_n3147.in[1] (.names)                                           0.341     3.551
n_n3147.out[0] (.names)                                          0.235     3.786
n_n3458.D[0] (.latch)                                            0.000     3.786
data arrival time                                                          3.786

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3458.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.786
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.810


#Path 50
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3111.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
n_n4259.in[2] (.names)                                           0.439     2.208
n_n4259.out[0] (.names)                                          0.235     2.443
[1078].in[2] (.names)                                            0.100     2.543
[1078].out[0] (.names)                                           0.235     2.778
n_n3110.in[2] (.names)                                           0.625     3.402
n_n3110.out[0] (.names)                                          0.235     3.637
n_n3111.D[0] (.latch)                                            0.000     3.637
data arrival time                                                          3.637

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3111.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.637
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.661


#Path 51
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
[6275].in[1] (.names)                                            0.343     1.438
[6275].out[0] (.names)                                           0.235     1.673
n_n3362.in[3] (.names)                                           0.632     2.305
n_n3362.out[0] (.names)                                          0.235     2.540
n_n4015.in[1] (.names)                                           0.488     3.028
n_n4015.out[0] (.names)                                          0.235     3.263
n_n3148.in[0] (.names)                                           0.100     3.363
n_n3148.out[0] (.names)                                          0.235     3.598
n_n3495.D[0] (.latch)                                            0.000     3.598
data arrival time                                                          3.598

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3495.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.598
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.622


#Path 52
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3657.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
[6275].in[1] (.names)                                            0.343     1.438
[6275].out[0] (.names)                                           0.235     1.673
n_n3362.in[3] (.names)                                           0.632     2.305
n_n3362.out[0] (.names)                                          0.235     2.540
n_n4015.in[1] (.names)                                           0.488     3.028
n_n4015.out[0] (.names)                                          0.235     3.263
n_n3017.in[1] (.names)                                           0.100     3.363
n_n3017.out[0] (.names)                                          0.235     3.598
n_n3657.D[0] (.latch)                                            0.000     3.598
data arrival time                                                          3.598

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3657.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.598
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.622


#Path 53
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
[6275].in[1] (.names)                                            0.343     1.438
[6275].out[0] (.names)                                           0.235     1.673
n_n3362.in[3] (.names)                                           0.632     2.305
n_n3362.out[0] (.names)                                          0.235     2.540
[2049].in[1] (.names)                                            0.100     2.640
[2049].out[0] (.names)                                           0.235     2.875
n_n4345.in[2] (.names)                                           0.100     2.975
n_n4345.out[0] (.names)                                          0.235     3.210
n_n4073.in[1] (.names)                                           0.100     3.310
n_n4073.out[0] (.names)                                          0.235     3.545
n_n4074.D[0] (.latch)                                            0.000     3.545
data arrival time                                                          3.545

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4074.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.545
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.569


#Path 54
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4324.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[0] (.names)                                           0.502     0.669
n_n3900.out[0] (.names)                                          0.235     0.904
n_n3899.in[2] (.names)                                           0.100     1.004
n_n3899.out[0] (.names)                                          0.235     1.239
n_n3870.in[2] (.names)                                           0.100     1.339
n_n3870.out[0] (.names)                                          0.235     1.574
n_n3869.in[2] (.names)                                           0.341     1.915
n_n3869.out[0] (.names)                                          0.235     2.150
n_n3205.in[2] (.names)                                           0.100     2.250
n_n3205.out[0] (.names)                                          0.235     2.485
[1062].in[3] (.names)                                            0.100     2.585
[1062].out[0] (.names)                                           0.235     2.820
n_n3585.in[3] (.names)                                           0.477     3.297
n_n3585.out[0] (.names)                                          0.235     3.532
n_n4324.D[0] (.latch)                                            0.000     3.532
data arrival time                                                          3.532

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4324.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.532
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.555


#Path 55
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
n_n3656.in[1] (.names)                                           0.603     1.698
n_n3656.out[0] (.names)                                          0.235     1.933
[1472].in[1] (.names)                                            0.585     2.518
[1472].out[0] (.names)                                           0.235     2.753
n_n121.in[2] (.names)                                            0.330     3.083
n_n121.out[0] (.names)                                           0.235     3.318
n_n3954.D[0] (.latch)                                            0.000     3.318
data arrival time                                                          3.318

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.341


#Path 56
Startpoint: n_n4056.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4045.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
n_n4056.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4305.in[2] (.names)                                           0.509     0.675
n_n4305.out[0] (.names)                                          0.235     0.910
[6346].in[0] (.names)                                            0.313     1.223
[6346].out[0] (.names)                                           0.235     1.458
[6349].in[3] (.names)                                            0.638     2.096
[6349].out[0] (.names)                                           0.235     2.331
[1477].in[2] (.names)                                            0.343     2.674
[1477].out[0] (.names)                                           0.235     2.909
n_n130.in[1] (.names)                                            0.100     3.009
n_n130.out[0] (.names)                                           0.235     3.244
n_n4045.D[0] (.latch)                                            0.000     3.244
data arrival time                                                          3.244

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4045.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.244
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.268


#Path 57
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
n_n3500.in[2] (.names)                                           0.490     1.584
n_n3500.out[0] (.names)                                          0.235     1.819
[1006].in[2] (.names)                                            0.486     2.305
[1006].out[0] (.names)                                           0.235     2.540
n_n3680.in[0] (.names)                                           0.456     2.996
n_n3680.out[0] (.names)                                          0.235     3.231
n_n3845.D[0] (.latch)                                            0.000     3.231
data arrival time                                                          3.231

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.231
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.255


#Path 58
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4381.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
n_n3656.in[1] (.names)                                           0.603     1.698
n_n3656.out[0] (.names)                                          0.235     1.933
[2009].in[1] (.names)                                            0.703     2.636
[2009].out[0] (.names)                                           0.235     2.871
n_n3296.in[2] (.names)                                           0.100     2.971
n_n3296.out[0] (.names)                                          0.235     3.206
n_n4381.D[0] (.latch)                                            0.000     3.206
data arrival time                                                          3.206

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4381.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.206
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.229


#Path 59
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4052.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
n_n3656.in[1] (.names)                                           0.603     1.698
n_n3656.out[0] (.names)                                          0.235     1.933
[1633].in[1] (.names)                                            0.703     2.636
[1633].out[0] (.names)                                           0.235     2.871
n_n3540.in[2] (.names)                                           0.100     2.971
n_n3540.out[0] (.names)                                          0.235     3.206
n_n4052.D[0] (.latch)                                            0.000     3.206
data arrival time                                                          3.206

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4052.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.206
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.229


#Path 60
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3865.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
n_n3656.in[1] (.names)                                           0.603     1.698
n_n3656.out[0] (.names)                                          0.235     1.933
[1184].in[1] (.names)                                            0.703     2.636
[1184].out[0] (.names)                                           0.235     2.871
n_n3104.in[2] (.names)                                           0.100     2.971
n_n3104.out[0] (.names)                                          0.235     3.206
n_n3865.D[0] (.latch)                                            0.000     3.206
data arrival time                                                          3.206

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3865.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.206
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.229


#Path 61
Startpoint: n_n4056.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3557.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
n_n4056.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4305.in[2] (.names)                                           0.509     0.675
n_n4305.out[0] (.names)                                          0.235     0.910
[6346].in[0] (.names)                                            0.313     1.223
[6346].out[0] (.names)                                           0.235     1.458
[6349].in[3] (.names)                                            0.638     2.096
[6349].out[0] (.names)                                           0.235     2.331
n_n3355.in[3] (.names)                                           0.608     2.939
n_n3355.out[0] (.names)                                          0.235     3.174
n_n3557.D[0] (.latch)                                            0.000     3.174
data arrival time                                                          3.174

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3557.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.174
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.198


#Path 62
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
n_n3974.in[1] (.names)                                           0.343     1.438
n_n3974.out[0] (.names)                                          0.235     1.673
[1128].in[1] (.names)                                            0.490     2.163
[1128].out[0] (.names)                                           0.235     2.398
n_n3168.in[2] (.names)                                           0.487     2.885
n_n3168.out[0] (.names)                                          0.235     3.120
n_n4222.D[0] (.latch)                                            0.000     3.120
data arrival time                                                          3.120

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.120
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.143


#Path 63
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
n_n3500.in[2] (.names)                                           0.490     1.584
n_n3500.out[0] (.names)                                          0.235     1.819
[1006].in[2] (.names)                                            0.486     2.305
[1006].out[0] (.names)                                           0.235     2.540
n_n4028.in[0] (.names)                                           0.313     2.853
n_n4028.out[0] (.names)                                          0.235     3.088
n_n4029.D[0] (.latch)                                            0.000     3.088
data arrival time                                                          3.088

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.088
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.111


#Path 64
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
n_n3500.in[2] (.names)                                           0.490     1.584
n_n3500.out[0] (.names)                                          0.235     1.819
[1006].in[2] (.names)                                            0.486     2.305
[1006].out[0] (.names)                                           0.235     2.540
n_n3693.in[0] (.names)                                           0.313     2.853
n_n3693.out[0] (.names)                                          0.235     3.088
n_n4099.D[0] (.latch)                                            0.000     3.088
data arrival time                                                          3.088

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.088
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.111


#Path 65
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3955.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
n_n3500.in[2] (.names)                                           0.490     1.584
n_n3500.out[0] (.names)                                          0.235     1.819
[1006].in[2] (.names)                                            0.486     2.305
[1006].out[0] (.names)                                           0.235     2.540
n_n3579.in[0] (.names)                                           0.313     2.853
n_n3579.out[0] (.names)                                          0.235     3.088
n_n3955.D[0] (.latch)                                            0.000     3.088
data arrival time                                                          3.088

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3955.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.088
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.111


#Path 66
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3919.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.406     0.406
pready_0_0_.out[0] (.names)                                      0.235     0.641
[1155].in[0] (.names)                                            0.602     1.243
[1155].out[0] (.names)                                           0.235     1.478
[1776].in[2] (.names)                                            0.487     1.965
[1776].out[0] (.names)                                           0.235     2.200
n_n3508.in[2] (.names)                                           0.626     2.826
n_n3508.out[0] (.names)                                          0.235     3.061
n_n3919.D[0] (.latch)                                            0.000     3.061
data arrival time                                                          3.061

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3919.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.061
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.084


#Path 67
Startpoint: n_n4056.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
n_n4056.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4305.in[2] (.names)                                           0.509     0.675
n_n4305.out[0] (.names)                                          0.235     0.910
[6346].in[0] (.names)                                            0.313     1.223
[6346].out[0] (.names)                                           0.235     1.458
[6349].in[3] (.names)                                            0.638     2.096
[6349].out[0] (.names)                                           0.235     2.331
[1565].in[3] (.names)                                            0.100     2.431
[1565].out[0] (.names)                                           0.235     2.666
n_n131.in[0] (.names)                                            0.100     2.766
n_n131.out[0] (.names)                                           0.235     3.001
n_n4057.D[0] (.latch)                                            0.000     3.001
data arrival time                                                          3.001

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.001
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.024


#Path 68
Startpoint: n_n4056.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4056.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
n_n4056.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4305.in[2] (.names)                                           0.509     0.675
n_n4305.out[0] (.names)                                          0.235     0.910
[6346].in[0] (.names)                                            0.313     1.223
[6346].out[0] (.names)                                           0.235     1.458
[6349].in[3] (.names)                                            0.638     2.096
[6349].out[0] (.names)                                           0.235     2.331
[1068].in[3] (.names)                                            0.100     2.431
[1068].out[0] (.names)                                           0.235     2.666
n_n3473.in[2] (.names)                                           0.100     2.766
n_n3473.out[0] (.names)                                          0.235     3.001
n_n4056.D[0] (.latch)                                            0.000     3.001
data arrival time                                                          3.001

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.001
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.024


#Path 69
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3237.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.362     0.529
n_n4155.out[0] (.names)                                          0.235     0.764
n_n3923.in[2] (.names)                                           0.100     0.864
n_n3923.out[0] (.names)                                          0.235     1.099
n_n4267.in[2] (.names)                                           0.100     1.199
n_n4267.out[0] (.names)                                          0.235     1.434
n_n4034.in[3] (.names)                                           0.100     1.534
n_n4034.out[0] (.names)                                          0.235     1.769
[1075].in[3] (.names)                                            0.100     1.869
[1075].out[0] (.names)                                           0.235     2.104
n_n3236.in[2] (.names)                                           0.630     2.734
n_n3236.out[0] (.names)                                          0.235     2.969
n_n3237.D[0] (.latch)                                            0.000     2.969
data arrival time                                                          2.969

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3237.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.969
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.992


#Path 70
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3858.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.406     0.406
pready_0_0_.out[0] (.names)                                      0.235     0.641
[1155].in[0] (.names)                                            0.602     1.243
[1155].out[0] (.names)                                           0.235     1.478
[2023].in[2] (.names)                                            0.487     1.965
[2023].out[0] (.names)                                           0.235     2.200
n_n3181.in[2] (.names)                                           0.488     2.688
n_n3181.out[0] (.names)                                          0.235     2.923
n_n3858.D[0] (.latch)                                            0.000     2.923
data arrival time                                                          2.923

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3858.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.923
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.947


#Path 71
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4366.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[0] (.names)                                           0.502     0.669
n_n3900.out[0] (.names)                                          0.235     0.904
n_n3899.in[2] (.names)                                           0.100     1.004
n_n3899.out[0] (.names)                                          0.235     1.239
n_n3870.in[2] (.names)                                           0.100     1.339
n_n3870.out[0] (.names)                                          0.235     1.574
[1034].in[3] (.names)                                            0.342     1.916
[1034].out[0] (.names)                                           0.235     2.151
n_n3382.in[3] (.names)                                           0.487     2.638
n_n3382.out[0] (.names)                                          0.235     2.873
n_n4366.D[0] (.latch)                                            0.000     2.873
data arrival time                                                          2.873

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4366.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.873
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.897


#Path 72
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3934.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
n_n4126.in[1] (.names)                                           0.490     1.584
n_n4126.out[0] (.names)                                          0.235     1.819
[1362].in[2] (.names)                                            0.100     1.919
[1362].out[0] (.names)                                           0.235     2.154
n_n3552.in[3] (.names)                                           0.483     2.638
n_n3552.out[0] (.names)                                          0.235     2.873
n_n3934.D[0] (.latch)                                            0.000     2.873
data arrival time                                                          2.873

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3934.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.873
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.897


#Path 73
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3475.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[0] (.names)                                           0.502     0.669
n_n3900.out[0] (.names)                                          0.235     0.904
n_n3899.in[2] (.names)                                           0.100     1.004
n_n3899.out[0] (.names)                                          0.235     1.239
n_n3870.in[2] (.names)                                           0.100     1.339
n_n3870.out[0] (.names)                                          0.235     1.574
n_n3869.in[2] (.names)                                           0.341     1.915
n_n3869.out[0] (.names)                                          0.235     2.150
[1019].in[3] (.names)                                            0.100     2.250
[1019].out[0] (.names)                                           0.235     2.485
n_n3166.in[3] (.names)                                           0.100     2.585
n_n3166.out[0] (.names)                                          0.235     2.820
n_n3475.D[0] (.latch)                                            0.000     2.820
data arrival time                                                          2.820

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3475.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.820
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.844


#Path 74
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3208.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.406     0.406
pready_0_0_.out[0] (.names)                                      0.235     0.641
[1155].in[0] (.names)                                            0.602     1.243
[1155].out[0] (.names)                                           0.235     1.478
[1329].in[2] (.names)                                            0.771     2.250
[1329].out[0] (.names)                                           0.235     2.485
n_n3045.in[2] (.names)                                           0.100     2.585
n_n3045.out[0] (.names)                                          0.235     2.820
n_n3208.D[0] (.latch)                                            0.000     2.820
data arrival time                                                          2.820

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3208.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.820
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.843


#Path 75
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3658.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
[6361].in[2] (.names)                                            0.749     1.844
[6361].out[0] (.names)                                           0.235     2.079
n_n3684.in[3] (.names)                                           0.480     2.559
n_n3684.out[0] (.names)                                          0.235     2.794
n_n3658.D[0] (.latch)                                            0.000     2.794
data arrival time                                                          2.794

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3658.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.794
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.818


#Path 76
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3886.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.406     0.406
pready_0_0_.out[0] (.names)                                      0.235     0.641
[1155].in[0] (.names)                                            0.602     1.243
[1155].out[0] (.names)                                           0.235     1.478
[1780].in[2] (.names)                                            0.703     2.181
[1780].out[0] (.names)                                           0.235     2.416
n_n3837.in[2] (.names)                                           0.100     2.516
n_n3837.out[0] (.names)                                          0.235     2.751
n_n3886.D[0] (.latch)                                            0.000     2.751
data arrival time                                                          2.751

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3886.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.751
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.775


#Path 77
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
n_n3974.in[1] (.names)                                           0.343     1.438
n_n3974.out[0] (.names)                                          0.235     1.673
[1128].in[1] (.names)                                            0.490     2.163
[1128].out[0] (.names)                                           0.235     2.398
n_n3309.in[2] (.names)                                           0.100     2.498
n_n3309.out[0] (.names)                                          0.235     2.733
n_n4392.D[0] (.latch)                                            0.000     2.733
data arrival time                                                          2.733

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4392.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.733
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.757


#Path 78
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
n_n3974.in[1] (.names)                                           0.343     1.438
n_n3974.out[0] (.names)                                          0.235     1.673
[1128].in[1] (.names)                                            0.490     2.163
[1128].out[0] (.names)                                           0.235     2.398
n_n3059.in[2] (.names)                                           0.100     2.498
n_n3059.out[0] (.names)                                          0.235     2.733
n_n3099.D[0] (.latch)                                            0.000     2.733
data arrival time                                                          2.733

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.733
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.757


#Path 79
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3511.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.406     0.406
pready_0_0_.out[0] (.names)                                      0.235     0.641
[1155].in[0] (.names)                                            0.602     1.243
[1155].out[0] (.names)                                           0.235     1.478
[2141].in[2] (.names)                                            0.629     2.107
[2141].out[0] (.names)                                           0.235     2.342
n_n3510.in[2] (.names)                                           0.100     2.442
n_n3510.out[0] (.names)                                          0.235     2.677
n_n3511.D[0] (.latch)                                            0.000     2.677
data arrival time                                                          2.677

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3511.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.677
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.701


#Path 80
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3408.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.477     0.644
[935].out[0] (.names)                                            0.235     0.879
n_n4223.in[3] (.names)                                           0.100     0.979
n_n4223.out[0] (.names)                                          0.235     1.214
[1076].in[1] (.names)                                            0.482     1.696
[1076].out[0] (.names)                                           0.235     1.931
n_n3406.in[2] (.names)                                           0.481     2.412
n_n3406.out[0] (.names)                                          0.235     2.647
n_n3408.D[0] (.latch)                                            0.000     2.647
data arrival time                                                          2.647

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3408.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.647
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.671


#Path 81
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3806.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.108     1.108
[894].out[0] (.names)                                            0.235     1.343
n_n3804.in[2] (.names)                                           1.047     2.389
n_n3804.out[0] (.names)                                          0.235     2.624
n_n3806.D[0] (.latch)                                            0.000     2.624
data arrival time                                                          2.624

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3806.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.624
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.648


#Path 82
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3667.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.108     1.108
[894].out[0] (.names)                                            0.235     1.343
n_n3665.in[1] (.names)                                           1.047     2.389
n_n3665.out[0] (.names)                                          0.235     2.624
n_n3667.D[0] (.latch)                                            0.000     2.624
data arrival time                                                          2.624

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3667.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.624
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.648


#Path 83
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3486.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.108     1.108
[894].out[0] (.names)                                            0.235     1.343
n_n3484.in[1] (.names)                                           1.047     2.389
n_n3484.out[0] (.names)                                          0.235     2.624
n_n3486.D[0] (.latch)                                            0.000     2.624
data arrival time                                                          2.624

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3486.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.624
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.648


#Path 84
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3277.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.108     1.108
[894].out[0] (.names)                                            0.235     1.343
n_n3275.in[1] (.names)                                           1.047     2.389
n_n3275.out[0] (.names)                                          0.235     2.624
n_n3277.D[0] (.latch)                                            0.000     2.624
data arrival time                                                          2.624

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3277.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.624
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.648


#Path 85
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4189.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.108     1.108
[894].out[0] (.names)                                            0.235     1.343
n_n4186.in[1] (.names)                                           1.047     2.389
n_n4186.out[0] (.names)                                          0.235     2.624
n_n4189.D[0] (.latch)                                            0.000     2.624
data arrival time                                                          2.624

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4189.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.624
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.648


#Path 86
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3506.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.108     1.108
[894].out[0] (.names)                                            0.235     1.343
n_n3505.in[1] (.names)                                           1.047     2.389
n_n3505.out[0] (.names)                                          0.235     2.624
n_n3506.D[0] (.latch)                                            0.000     2.624
data arrival time                                                          2.624

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3506.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.624
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.648


#Path 87
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3133.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.108     1.108
[894].out[0] (.names)                                            0.235     1.343
n_n3131.in[1] (.names)                                           1.047     2.389
n_n3131.out[0] (.names)                                          0.235     2.624
n_n3133.D[0] (.latch)                                            0.000     2.624
data arrival time                                                          2.624

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3133.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.624
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.648


#Path 88
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3976.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
n_n3974.in[1] (.names)                                           0.343     1.438
n_n3974.out[0] (.names)                                          0.235     1.673
n_n3519.in[2] (.names)                                           0.639     2.312
n_n3519.out[0] (.names)                                          0.235     2.547
n_n3976.D[0] (.latch)                                            0.000     2.547
data arrival time                                                          2.547

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.547
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.570


#Path 89
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4125.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
n_n4126.in[1] (.names)                                           0.490     1.584
n_n4126.out[0] (.names)                                          0.235     1.819
n_n4124.in[2] (.names)                                           0.485     2.304
n_n4124.out[0] (.names)                                          0.235     2.539
n_n4125.D[0] (.latch)                                            0.000     2.539
data arrival time                                                          2.539

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4125.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.539
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.563


#Path 90
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3901.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
n_n4126.in[1] (.names)                                           0.490     1.584
n_n4126.out[0] (.names)                                          0.235     1.819
n_n3289.in[2] (.names)                                           0.481     2.301
n_n3289.out[0] (.names)                                          0.235     2.536
n_n3901.D[0] (.latch)                                            0.000     2.536
data arrival time                                                          2.536

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3901.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.536
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.559


#Path 91
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3769.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[0] (.names)                                           0.502     0.669
n_n3900.out[0] (.names)                                          0.235     0.904
[1051].in[3] (.names)                                            0.478     1.382
[1051].out[0] (.names)                                           0.235     1.617
[1402].in[2] (.names)                                            0.100     1.717
[1402].out[0] (.names)                                           0.235     1.952
n_n3632.in[3] (.names)                                           0.338     2.290
n_n3632.out[0] (.names)                                          0.235     2.525
n_n3769.D[0] (.latch)                                            0.000     2.525
data arrival time                                                          2.525

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3769.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.525
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.548


#Path 92
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.358     0.524
[6265].out[0] (.names)                                           0.235     0.759
n_n4367.in[2] (.names)                                           0.100     0.859
n_n4367.out[0] (.names)                                          0.235     1.094
n_n4126.in[1] (.names)                                           0.490     1.584
n_n4126.out[0] (.names)                                          0.235     1.819
n_n4046.in[2] (.names)                                           0.453     2.272
n_n4046.out[0] (.names)                                          0.235     2.507
n_n4047.D[0] (.latch)                                            0.000     2.507
data arrival time                                                          2.507

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4047.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.507
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.531


#Path 93
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3048.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.108     1.108
[894].out[0] (.names)                                            0.235     1.343
n_n3047.in[1] (.names)                                           0.901     2.244
n_n3047.out[0] (.names)                                          0.235     2.479
n_n3048.D[0] (.latch)                                            0.000     2.479
data arrival time                                                          2.479

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3048.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.479
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.502


#Path 94
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4102.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.108     1.108
[894].out[0] (.names)                                            0.235     1.343
n_n4100.in[1] (.names)                                           0.901     2.244
n_n4100.out[0] (.names)                                          0.235     2.479
n_n4102.D[0] (.latch)                                            0.000     2.479
data arrival time                                                          2.479

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4102.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.479
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.502


#Path 95
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3394.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.108     1.108
[894].out[0] (.names)                                            0.235     1.343
n_n3392.in[1] (.names)                                           0.901     2.244
n_n3392.out[0] (.names)                                          0.235     2.479
n_n3394.D[0] (.latch)                                            0.000     2.479
data arrival time                                                          2.479

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3394.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.479
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.502


#Path 96
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3221.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.108     1.108
[894].out[0] (.names)                                            0.235     1.343
n_n3220.in[1] (.names)                                           0.901     2.244
n_n3220.out[0] (.names)                                          0.235     2.479
n_n3221.D[0] (.latch)                                            0.000     2.479
data arrival time                                                          2.479

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3221.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.479
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.502


#Path 97
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.108     1.108
[894].out[0] (.names)                                            0.235     1.343
n_n3011.in[2] (.names)                                           0.836     2.178
n_n3011.out[0] (.names)                                          0.235     2.413
n_n3012.D[0] (.latch)                                            0.000     2.413
data arrival time                                                          2.413

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3012.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.413
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.437


#Path 98
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3646.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.108     1.108
[894].out[0] (.names)                                            0.235     1.343
n_n3644.in[1] (.names)                                           0.836     2.178
n_n3644.out[0] (.names)                                          0.235     2.413
n_n3646.D[0] (.latch)                                            0.000     2.413
data arrival time                                                          2.413

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3646.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.413
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.437


#Path 99
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4390.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.108     1.108
[894].out[0] (.names)                                            0.235     1.343
n_n4387.in[2] (.names)                                           0.836     2.178
n_n4387.out[0] (.names)                                          0.235     2.413
n_n4390.D[0] (.latch)                                            0.000     2.413
data arrival time                                                          2.413

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4390.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.413
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.437


#Path 100
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3108.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.108     1.108
[894].out[0] (.names)                                            0.235     1.343
n_n3106.in[1] (.names)                                           0.836     2.178
n_n3106.out[0] (.names)                                          0.235     2.413
n_n3108.D[0] (.latch)                                            0.000     2.413
data arrival time                                                          2.413

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3108.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.413
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.437


#End of timing report
