

================================================================
== Vivado HLS Report for 'MET_hw'
================================================================
* Date:           Mon Jun 17 14:46:37 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        met_testf2
* Solution:       solution_0617
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.890|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   81|   81|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+
        |                                 |                      |  Latency  |  Interval | Pipeline |
        |             Instance            |        Module        | min | max | min | max |   Type   |
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+
        |grp_sin_or_cos_float_s_fu_107    |sin_or_cos_float_s    |   19|   19|    1|    1| function |
        |grp_sin_or_cos_float_s_fu_122    |sin_or_cos_float_s    |   19|   19|    1|    1| function |
        |grp_sin_or_cos_float_s_fu_137    |sin_or_cos_float_s    |   19|   19|    1|    1| function |
        |grp_p_hls_fptosi_float_i_fu_155  |p_hls_fptosi_float_i  |    1|    1|    1|    1| function |
        |grp_p_hls_fptosi_float_i_fu_160  |p_hls_fptosi_float_i  |    1|    1|    1|    1| function |
        |grp_p_hls_fptosi_float_i_fu_165  |p_hls_fptosi_float_i  |    1|    1|    1|    1| function |
        |grp_p_hls_fptosi_float_i_fu_170  |p_hls_fptosi_float_i  |    1|    1|    1|    1| function |
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      2|       -|       -|
|Expression       |        -|      -|       0|       4|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|     82|   10782|   13573|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     384|
|Register         |        0|      -|    1519|     224|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     84|   12301|   14185|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      2|       1|       3|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------+----------------------+---------+-------+------+------+
    |MET_hw_fmul_32ns_lbW_U24         |MET_hw_fmul_32ns_lbW  |        0|      3|   143|   139|
    |MET_hw_fmul_32ns_lbW_U25         |MET_hw_fmul_32ns_lbW  |        0|      3|   143|   139|
    |MET_hw_fmul_32ns_lbW_U26         |MET_hw_fmul_32ns_lbW  |        0|      3|   143|   139|
    |MET_hw_fsqrt_32nsocq_U33         |MET_hw_fsqrt_32nsocq  |        0|      0|   397|   524|
    |MET_hw_fsub_32ns_kbM_U22         |MET_hw_fsub_32ns_kbM  |        0|      2|   306|   246|
    |MET_hw_fsub_32ns_kbM_U23         |MET_hw_fsub_32ns_kbM  |        0|      2|   306|   246|
    |MET_hw_sitofp_32smb6_U27         |MET_hw_sitofp_32smb6  |        0|      0|   229|   365|
    |MET_hw_sitofp_32smb6_U28         |MET_hw_sitofp_32smb6  |        0|      0|   229|   365|
    |MET_hw_sitofp_32smb6_U29         |MET_hw_sitofp_32smb6  |        0|      0|   229|   365|
    |MET_hw_sitofp_32smb6_U30         |MET_hw_sitofp_32smb6  |        0|      0|   229|   365|
    |MET_hw_sitofp_32smb6_U32         |MET_hw_sitofp_32smb6  |        0|      0|   229|   365|
    |MET_hw_sitofp_64sncg_U31         |MET_hw_sitofp_64sncg  |        0|      0|   229|   365|
    |grp_p_hls_fptosi_float_i_fu_155  |p_hls_fptosi_float_i  |        0|      0|    17|   341|
    |grp_p_hls_fptosi_float_i_fu_160  |p_hls_fptosi_float_i  |        0|      0|    17|   341|
    |grp_p_hls_fptosi_float_i_fu_165  |p_hls_fptosi_float_i  |        0|      0|    17|   341|
    |grp_p_hls_fptosi_float_i_fu_170  |p_hls_fptosi_float_i  |        0|      0|    17|   341|
    |grp_sin_or_cos_float_s_fu_107    |sin_or_cos_float_s    |        0|     23|  2634|  2862|
    |grp_sin_or_cos_float_s_fu_122    |sin_or_cos_float_s    |        0|     23|  2634|  2862|
    |grp_sin_or_cos_float_s_fu_137    |sin_or_cos_float_s    |        0|     23|  2634|  2862|
    +---------------------------------+----------------------+---------+-------+------+------+
    |Total                            |                      |        0|     82| 10782| 13573|
    +---------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |MET_hw_mac_muladdqcK_U35  |MET_hw_mac_muladdqcK  | i0 + i1 * i1 |
    |MET_hw_mul_mul_16pcA_U34  |MET_hw_mul_mul_16pcA  |    i0 * i0   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|   4|           2|           3|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |grp_fu_176_p0                         |  15|          3|   32|         96|
    |grp_fu_176_p1                         |  15|          3|   32|         96|
    |grp_fu_180_p0                         |  15|          3|   32|         96|
    |grp_fu_180_p1                         |  15|          3|   32|         96|
    |grp_fu_184_p0                         |  15|          3|   32|         96|
    |grp_fu_184_p1                         |  15|          3|   32|         96|
    |grp_fu_188_p0                         |  15|          3|   32|         96|
    |grp_fu_188_p1                         |  15|          3|   32|         96|
    |grp_fu_192_p0                         |  15|          3|   32|         96|
    |grp_fu_192_p1                         |  15|          3|   32|         96|
    |grp_fu_196_p0                         |  15|          3|   32|         96|
    |grp_fu_199_p0                         |  15|          3|   32|         96|
    |grp_fu_202_p0                         |  15|          3|   32|         96|
    |grp_fu_205_p0                         |  15|          3|   32|         96|
    |grp_fu_208_p0                         |  15|          3|   64|        192|
    |grp_p_hls_fptosi_float_i_fu_155_x     |  15|          3|   32|         96|
    |grp_p_hls_fptosi_float_i_fu_160_x     |  15|          3|   32|         96|
    |grp_p_hls_fptosi_float_i_fu_165_x     |  15|          3|   32|         96|
    |grp_sin_or_cos_float_s_fu_107_do_cos  |  15|          3|    1|          3|
    |grp_sin_or_cos_float_s_fu_107_t_in    |  15|          3|   32|         96|
    |grp_sin_or_cos_float_s_fu_122_do_cos  |  15|          3|    1|          3|
    |grp_sin_or_cos_float_s_fu_122_t_in    |  15|          3|   32|         96|
    |grp_sin_or_cos_float_s_fu_137_do_cos  |  15|          3|    1|          3|
    |grp_sin_or_cos_float_s_fu_137_t_in    |  15|          3|   32|         96|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 384|         77|  709|       2126|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |allPT_0_V_read_reg_322                      |  16|   0|   16|          0|
    |allPT_1_V_read_reg_327                      |  16|   0|   16|          0|
    |allPT_2_V_read_reg_332                      |  16|   0|   16|          0|
    |ap_CS_fsm                                   |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |grp_sin_or_cos_float_s_fu_107_ap_start_reg  |   1|   0|    1|          0|
    |grp_sin_or_cos_float_s_fu_122_ap_start_reg  |   1|   0|    1|          0|
    |grp_sin_or_cos_float_s_fu_137_ap_start_reg  |   1|   0|    1|          0|
    |i_op_assign_1_1_reg_428                     |  32|   0|   32|          0|
    |i_op_assign_1_2_reg_438                     |  32|   0|   32|          0|
    |i_op_assign_1_reg_418                       |  32|   0|   32|          0|
    |i_op_assign_3_1_reg_433                     |  32|   0|   32|          0|
    |i_op_assign_3_2_reg_443                     |  32|   0|   32|          0|
    |i_op_assign_3_reg_423                       |  32|   0|   32|          0|
    |r_V_2_reg_513                               |  33|   0|   33|          0|
    |r_V_reg_508                                 |  32|   0|   32|          0|
    |reg_219                                     |  16|   0|   16|          0|
    |reg_223                                     |  32|   0|   32|          0|
    |reg_229                                     |  32|   0|   32|          0|
    |tmp_169_1_reg_391                           |  32|   0|   32|          0|
    |tmp_169_2_reg_397                           |  32|   0|   32|          0|
    |tmp_170_1_reg_463                           |  32|   0|   32|          0|
    |tmp_170_2_reg_493                           |  32|   0|   32|          0|
    |tmp_173_1_reg_468                           |  32|   0|   32|          0|
    |tmp_173_2_reg_498                           |  32|   0|   32|          0|
    |tmp_i_i2_reg_381                            |  32|   0|   32|          0|
    |tmp_i_i3_reg_386                            |  32|   0|   32|          0|
    |tmp_i_i4_reg_403                            |  32|   0|   32|          0|
    |tmp_i_i5_reg_408                            |  32|   0|   32|          0|
    |tmp_i_i6_reg_413                            |  32|   0|   32|          0|
    |tmp_i_i_reg_370                             |  32|   0|   32|          0|
    |tmp_reg_523                                 |  32|   0|   32|          0|
    |tmp_s_reg_375                               |  32|   0|   32|          0|
    |totalX_V_1_reg_473                          |  16|   0|   16|          0|
    |totalY_V_1_reg_478                          |  16|   0|   16|          0|
    |totalY_V_2_reg_503                          |  16|   0|   16|          0|
    |totalY_V_reg_448                            |  16|   0|   16|          0|
    |val_assign_reg_528                          |  32|   0|   32|          0|
    |x_assign_1_reg_343                          |  32|   0|   32|          0|
    |x_assign_2_reg_349                          |  32|   0|   32|          0|
    |x_assign_reg_337                            |  32|   0|   32|          0|
    |allPT_0_V_read_reg_322                      |  64|  32|   16|          0|
    |allPT_1_V_read_reg_327                      |  64|  32|   16|          0|
    |allPT_2_V_read_reg_332                      |  64|  32|   16|          0|
    |i_op_assign_1_1_reg_428                     |  64|  32|   32|          0|
    |i_op_assign_1_2_reg_438                     |  64|  32|   32|          0|
    |i_op_assign_3_1_reg_433                     |  64|  32|   32|          0|
    |i_op_assign_3_2_reg_443                     |  64|  32|   32|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |1519| 224| 1247|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    MET_hw    | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    MET_hw    | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    MET_hw    | return value |
|ap_done           | out |    1| ap_ctrl_hs |    MET_hw    | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    MET_hw    | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    MET_hw    | return value |
|allPT_0_V         |  in |   16|   ap_none  |   allPT_0_V  |    pointer   |
|allPT_1_V         |  in |   16|   ap_none  |   allPT_1_V  |    pointer   |
|allPT_2_V         |  in |   16|   ap_none  |   allPT_2_V  |    pointer   |
|missPT_V          | out |   16|   ap_vld   |   missPT_V   |    pointer   |
|missPT_V_ap_vld   | out |    1|   ap_vld   |   missPT_V   |    pointer   |
|allPhi_0_V        |  in |   16|   ap_none  |  allPhi_0_V  |    pointer   |
|allPhi_1_V        |  in |   16|   ap_none  |  allPhi_1_V  |    pointer   |
|allPhi_2_V        |  in |   16|   ap_none  |  allPhi_2_V  |    pointer   |
|missPhi_V         | out |   16|   ap_vld   |   missPhi_V  |    pointer   |
|missPhi_V_ap_vld  | out |    1|   ap_vld   |   missPhi_V  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

