Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jan 19 11:29:15 2019
| Host         : LAPTOP-5517OUSU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dsed_audio_timing_summary_routed.rpt -pb dsed_audio_timing_summary_routed.pb -rpx dsed_audio_timing_summary_routed.rpx -warn_on_violation
| Design       : dsed_audio
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/count_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/count_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/count_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/count_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/count_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/count_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/count_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/count_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/count_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/data1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/data1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/data1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/data1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/data1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/data1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/data1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/data1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/data2_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/data2_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/data2_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/data2_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/data2_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/data2_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/data2_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_audio_interface/FSMD_MICRO/data2_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     67.080        0.000                      0                 3485        0.109        0.000                      0                 3485        3.000        0.000                       0                   539  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100Mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12Mhz  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12Mhz  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_12Mhz       67.080        0.000                      0                 3467        0.109        0.000                      0                 3467       40.687        0.000                       0                   535  
  clkfbout_clk_12Mhz                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_12Mhz  clk_out1_clk_12Mhz       79.494        0.000                      0                   18        0.583        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  unit_clk_12megas/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  unit_clk_12megas/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  unit_clk_12megas/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  unit_clk_12megas/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  unit_clk_12megas/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  unit_clk_12megas/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12Mhz
  To Clock:  clk_out1_clk_12Mhz

Setup :            0  Failing Endpoints,  Worst Slack       67.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.080ns  (required time - arrival time)
  Source:                 unit_controller_system/addr_RAM_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12Mhz rise@83.333ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        15.735ns  (logic 0.580ns (3.686%)  route 15.155ns (96.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.632    -0.908    unit_controller_system/clk_out1
    SLICE_X69Y91         FDRE                                         r  unit_controller_system/addr_RAM_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  unit_controller_system/addr_RAM_reg_reg[15]/Q
                         net (fo=198, routed)        14.594    14.143    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124    14.267 r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_112/O
                         net (fo=1, routed)           0.561    14.828    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_60
    RAMB36_X0Y1          RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.726    82.039    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.907    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.907    
                         arrival time                         -14.828    
  -------------------------------------------------------------------
                         slack                                 67.080    

Slack (MET) :             67.478ns  (required time - arrival time)
  Source:                 unit_controller_system/addr_RAM_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12Mhz rise@83.333ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        15.328ns  (logic 0.580ns (3.784%)  route 14.748ns (96.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.632    -0.908    unit_controller_system/clk_out1
    SLICE_X69Y91         FDRE                                         r  unit_controller_system/addr_RAM_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  unit_controller_system/addr_RAM_reg_reg[15]/Q
                         net (fo=198, routed)        13.861    13.409    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y23          LUT3 (Prop_lut3_I0_O)        0.124    13.533 r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.887    14.420    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_16
    RAMB36_X0Y3          RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.717    82.030    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.898    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.898    
                         arrival time                         -14.420    
  -------------------------------------------------------------------
                         slack                                 67.478    

Slack (MET) :             68.088ns  (required time - arrival time)
  Source:                 unit_controller_system/addr_RAM_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12Mhz rise@83.333ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.655ns  (logic 0.456ns (3.112%)  route 14.199ns (96.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.632    -0.908    unit_controller_system/clk_out1
    SLICE_X69Y91         FDRE                                         r  unit_controller_system/addr_RAM_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  unit_controller_system/addr_RAM_reg_reg[15]/Q
                         net (fo=198, routed)        14.199    13.747    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y1          RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.726    82.039    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.835    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.835    
                         arrival time                         -13.747    
  -------------------------------------------------------------------
                         slack                                 68.088    

Slack (MET) :             68.216ns  (required time - arrival time)
  Source:                 unit_controller_system/addr_RAM_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12Mhz rise@83.333ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.523ns  (logic 0.456ns (3.140%)  route 14.067ns (96.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 82.036 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.632    -0.908    unit_controller_system/clk_out1
    SLICE_X69Y91         FDRE                                         r  unit_controller_system/addr_RAM_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  unit_controller_system/addr_RAM_reg_reg[15]/Q
                         net (fo=198, routed)        14.067    13.616    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y2          RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.723    82.036    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.524    
                         clock uncertainty           -0.176    82.347    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.832    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.832    
                         arrival time                         -13.616    
  -------------------------------------------------------------------
                         slack                                 68.216    

Slack (MET) :             68.355ns  (required time - arrival time)
  Source:                 unit_controller_system/addr_RAM_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12Mhz rise@83.333ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.450ns  (logic 0.580ns (4.014%)  route 13.870ns (95.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.632    -0.908    unit_controller_system/clk_out1
    SLICE_X69Y91         FDRE                                         r  unit_controller_system/addr_RAM_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  unit_controller_system/addr_RAM_reg_reg[15]/Q
                         net (fo=198, routed)        13.528    13.076    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    13.200 r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.343    13.543    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_17
    RAMB36_X0Y5          RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.717    82.030    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.898    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.898    
                         arrival time                         -13.543    
  -------------------------------------------------------------------
                         slack                                 68.355    

Slack (MET) :             68.576ns  (required time - arrival time)
  Source:                 unit_controller_system/addr_RAM_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12Mhz rise@83.333ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.157ns  (logic 0.456ns (3.221%)  route 13.701ns (96.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.632    -0.908    unit_controller_system/clk_out1
    SLICE_X69Y91         FDRE                                         r  unit_controller_system/addr_RAM_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  unit_controller_system/addr_RAM_reg_reg[15]/Q
                         net (fo=198, routed)        13.701    13.250    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y3          RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.717    82.030    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.826    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.826    
                         arrival time                         -13.250    
  -------------------------------------------------------------------
                         slack                                 68.576    

Slack (MET) :             68.645ns  (required time - arrival time)
  Source:                 unit_controller_system/addr_RAM_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12Mhz rise@83.333ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.083ns  (logic 0.456ns (3.238%)  route 13.627ns (96.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 82.024 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.632    -0.908    unit_controller_system/clk_out1
    SLICE_X69Y91         FDRE                                         r  unit_controller_system/addr_RAM_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  unit_controller_system/addr_RAM_reg_reg[15]/Q
                         net (fo=198, routed)        13.627    13.175    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y4          RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.711    82.024    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.820    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                 68.645    

Slack (MET) :             69.171ns  (required time - arrival time)
  Source:                 unit_controller_system/addr_RAM_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12Mhz rise@83.333ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        13.644ns  (logic 0.580ns (4.251%)  route 13.064ns (95.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.632    -0.908    unit_controller_system/clk_out1
    SLICE_X69Y91         FDRE                                         r  unit_controller_system/addr_RAM_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  unit_controller_system/addr_RAM_reg_reg[15]/Q
                         net (fo=198, routed)        12.564    12.112    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.124    12.236 r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_80/O
                         net (fo=1, routed)           0.500    12.736    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_43
    RAMB36_X0Y7          RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.726    82.039    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.907    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.907    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                 69.171    

Slack (MET) :             69.286ns  (required time - arrival time)
  Source:                 unit_controller_system/addr_RAM_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12Mhz rise@83.333ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        13.448ns  (logic 0.456ns (3.391%)  route 12.992ns (96.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.632    -0.908    unit_controller_system/clk_out1
    SLICE_X69Y91         FDRE                                         r  unit_controller_system/addr_RAM_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  unit_controller_system/addr_RAM_reg_reg[15]/Q
                         net (fo=198, routed)        12.992    12.540    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y5          RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.717    82.030    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.826    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.826    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                 69.286    

Slack (MET) :             69.443ns  (required time - arrival time)
  Source:                 unit_controller_system/addr_RAM_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12Mhz rise@83.333ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        13.296ns  (logic 0.456ns (3.430%)  route 12.840ns (96.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 82.035 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.632    -0.908    unit_controller_system/clk_out1
    SLICE_X69Y91         FDRE                                         r  unit_controller_system/addr_RAM_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  unit_controller_system/addr_RAM_reg_reg[15]/Q
                         net (fo=198, routed)        12.840    12.389    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y6          RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.722    82.035    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.831    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.831    
                         arrival time                         -12.389    
  -------------------------------------------------------------------
                         slack                                 69.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 unit_fir_filter/unit_data_path/x4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_fir_filter/unit_data_path/out_mult_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12Mhz rise@0.000ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.565    -0.599    unit_fir_filter/unit_data_path/clk_out1
    SLICE_X61Y91         FDRE                                         r  unit_fir_filter/unit_data_path/x4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  unit_fir_filter/unit_data_path/x4_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.402    unit_fir_filter/unit_control_filter/Q[5]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.045    -0.357 r  unit_fir_filter/unit_control_filter/out_mult[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    unit_fir_filter/unit_data_path/D[5]
    SLICE_X60Y91         FDRE                                         r  unit_fir_filter/unit_data_path/out_mult_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.836    -0.837    unit_fir_filter/unit_data_path/clk_out1
    SLICE_X60Y91         FDRE                                         r  unit_fir_filter/unit_data_path/out_mult_reg[5]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X60Y91         FDRE (Hold_fdre_C_D)         0.120    -0.466    unit_fir_filter/unit_data_path/out_mult_reg[5]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 unit_controller_system/addr_RAM_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12Mhz rise@0.000ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.141ns (21.819%)  route 0.505ns (78.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.567    -0.597    unit_controller_system/clk_out1
    SLICE_X69Y90         FDRE                                         r  unit_controller_system/addr_RAM_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  unit_controller_system/addr_RAM_reg_reg[8]/Q
                         net (fo=134, routed)         0.505     0.049    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y20         RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.875    -0.798    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.509    -0.289    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.106    unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 unit_fir_filter/unit_data_path/out_mult_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_fir_filter/unit_data_path/reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12Mhz rise@0.000ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.566    -0.598    unit_fir_filter/unit_data_path/clk_out1
    SLICE_X60Y96         FDRE                                         r  unit_fir_filter/unit_data_path/out_mult_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  unit_fir_filter/unit_data_path/out_mult_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.378    unit_fir_filter/unit_data_path/out_mult_reg_n_0_[1]
    SLICE_X60Y96         FDRE                                         r  unit_fir_filter/unit_data_path/reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.837    -0.836    unit_fir_filter/unit_data_path/clk_out1
    SLICE_X60Y96         FDRE                                         r  unit_fir_filter/unit_data_path/reg_1_reg[1]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X60Y96         FDRE (Hold_fdre_C_D)         0.060    -0.538    unit_fir_filter/unit_data_path/reg_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 unit_fir_filter/unit_data_path/out_mult_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_fir_filter/unit_data_path/reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12Mhz rise@0.000ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.566    -0.598    unit_fir_filter/unit_data_path/clk_out1
    SLICE_X58Y96         FDRE                                         r  unit_fir_filter/unit_data_path/out_mult_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  unit_fir_filter/unit_data_path/out_mult_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.378    unit_fir_filter/unit_data_path/out_mult_reg_n_0_[3]
    SLICE_X58Y96         FDRE                                         r  unit_fir_filter/unit_data_path/reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.837    -0.836    unit_fir_filter/unit_data_path/clk_out1
    SLICE_X58Y96         FDRE                                         r  unit_fir_filter/unit_data_path/reg_1_reg[3]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.060    -0.538    unit_fir_filter/unit_data_path/reg_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 unit_fir_filter/unit_data_path/out_mult_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_fir_filter/unit_data_path/reg_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12Mhz rise@0.000ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.565    -0.599    unit_fir_filter/unit_data_path/clk_out1
    SLICE_X60Y91         FDRE                                         r  unit_fir_filter/unit_data_path/out_mult_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  unit_fir_filter/unit_data_path/out_mult_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.379    unit_fir_filter/unit_data_path/out_mult_reg_n_0_[5]
    SLICE_X60Y91         FDRE                                         r  unit_fir_filter/unit_data_path/reg_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.836    -0.837    unit_fir_filter/unit_data_path/clk_out1
    SLICE_X60Y91         FDRE                                         r  unit_fir_filter/unit_data_path/reg_1_reg[5]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X60Y91         FDRE (Hold_fdre_C_D)         0.060    -0.539    unit_fir_filter/unit_data_path/reg_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 unit_controller_system/addr_max_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_controller_system/addr_RAM_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12Mhz rise@0.000ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.566    -0.598    unit_controller_system/clk_out1
    SLICE_X71Y88         FDRE                                         r  unit_controller_system/addr_max_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  unit_controller_system/addr_max_reg_reg[1]/Q
                         net (fo=4, routed)           0.110    -0.347    unit_controller_system/addr_max_reg[1]
    SLICE_X70Y88         LUT6 (Prop_lut6_I0_O)        0.045    -0.302 r  unit_controller_system/addr_RAM_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    unit_controller_system/addr_RAM_next[1]
    SLICE_X70Y88         FDRE                                         r  unit_controller_system/addr_RAM_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.838    -0.835    unit_controller_system/clk_out1
    SLICE_X70Y88         FDRE                                         r  unit_controller_system/addr_RAM_reg_reg[1]/C
                         clock pessimism              0.250    -0.585    
    SLICE_X70Y88         FDRE (Hold_fdre_C_D)         0.120    -0.465    unit_controller_system/addr_RAM_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 unit_fir_filter/unit_data_path/x1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_fir_filter/unit_data_path/x2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12Mhz rise@0.000ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.164ns (73.214%)  route 0.060ns (26.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.567    -0.597    unit_fir_filter/unit_data_path/clk_out1
    SLICE_X58Y97         FDRE                                         r  unit_fir_filter/unit_data_path/x1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  unit_fir_filter/unit_data_path/x1_reg[7]/Q
                         net (fo=2, routed)           0.060    -0.373    unit_fir_filter/unit_data_path/x1[7]
    SLICE_X59Y97         FDRE                                         r  unit_fir_filter/unit_data_path/x2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.838    -0.835    unit_fir_filter/unit_data_path/clk_out1
    SLICE_X59Y97         FDRE                                         r  unit_fir_filter/unit_data_path/x2_reg[7]/C
                         clock pessimism              0.251    -0.584    
    SLICE_X59Y97         FDRE (Hold_fdre_C_D)         0.047    -0.537    unit_fir_filter/unit_data_path/x2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 unit_controller_system/addr_max_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_controller_system/addr_RAM_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12Mhz rise@0.000ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.567    -0.597    unit_controller_system/clk_out1
    SLICE_X71Y92         FDRE                                         r  unit_controller_system/addr_max_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  unit_controller_system/addr_max_reg_reg[17]/Q
                         net (fo=4, routed)           0.111    -0.345    unit_controller_system/addr_max_reg[17]
    SLICE_X70Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.300 r  unit_controller_system/addr_RAM_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    unit_controller_system/addr_RAM_next[17]
    SLICE_X70Y92         FDRE                                         r  unit_controller_system/addr_RAM_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.839    -0.834    unit_controller_system/clk_out1
    SLICE_X70Y92         FDRE                                         r  unit_controller_system/addr_RAM_reg_reg[17]/C
                         clock pessimism              0.250    -0.584    
    SLICE_X70Y92         FDRE (Hold_fdre_C_D)         0.120    -0.464    unit_controller_system/addr_RAM_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 unit_fir_filter/unit_data_path/out_mult_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_fir_filter/unit_data_path/reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12Mhz rise@0.000ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.566    -0.598    unit_fir_filter/unit_data_path/clk_out1
    SLICE_X60Y96         FDRE                                         r  unit_fir_filter/unit_data_path/out_mult_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  unit_fir_filter/unit_data_path/out_mult_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.378    unit_fir_filter/unit_data_path/out_mult_reg_n_0_[2]
    SLICE_X60Y96         FDRE                                         r  unit_fir_filter/unit_data_path/reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.837    -0.836    unit_fir_filter/unit_data_path/clk_out1
    SLICE_X60Y96         FDRE                                         r  unit_fir_filter/unit_data_path/reg_1_reg[2]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X60Y96         FDRE (Hold_fdre_C_D)         0.053    -0.545    unit_fir_filter/unit_data_path/reg_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 unit_controller_system/addr_max_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_controller_system/addr_RAM_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12Mhz rise@0.000ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.567    -0.597    unit_controller_system/clk_out1
    SLICE_X71Y91         FDRE                                         r  unit_controller_system/addr_max_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  unit_controller_system/addr_max_reg_reg[16]/Q
                         net (fo=4, routed)           0.120    -0.336    unit_controller_system/addr_max_reg[16]
    SLICE_X70Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.291 r  unit_controller_system/addr_RAM_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    unit_controller_system/addr_RAM_next[16]
    SLICE_X70Y92         FDRE                                         r  unit_controller_system/addr_RAM_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.839    -0.834    unit_controller_system/clk_out1
    SLICE_X70Y92         FDRE                                         r  unit_controller_system/addr_RAM_reg_reg[16]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X70Y92         FDRE (Hold_fdre_C_D)         0.121    -0.460    unit_controller_system/addr_RAM_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12Mhz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y22     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y22     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y29     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y33     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y4      unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y13     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y17     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y3      unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y8      unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y5      unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X60Y84     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X60Y84     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y90     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y90     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y90     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y90     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y90     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y90     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y88     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X68Y69     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X60Y84     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X60Y84     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y90     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y90     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y90     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y90     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y90     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y90     unit_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y95     unit_audio_interface/ENA_4_CYCLES/cycle_counter_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y95     unit_audio_interface/ENA_4_CYCLES/cycle_counter_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12Mhz
  To Clock:  clkfbout_clk_12Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12Mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { unit_clk_12megas/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   unit_clk_12megas/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  unit_clk_12megas/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  unit_clk_12megas/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  unit_clk_12megas/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  unit_clk_12megas/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_12Mhz
  To Clock:  clk_out1_clk_12Mhz

Setup :            0  Failing Endpoints,  Worst Slack       79.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.494ns  (required time - arrival time)
  Source:                 unit_audio_interface/FSMD_MICRO/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_audio_interface/FSMD_MICRO/fin_cycle_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12Mhz rise@83.333ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.963ns (29.370%)  route 2.316ns (70.630%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 81.823 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.631    -0.909    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X67Y89         FDCE                                         r  unit_audio_interface/FSMD_MICRO/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDCE (Prop_fdce_C_Q)         0.419    -0.490 f  unit_audio_interface/FSMD_MICRO/count_reg_reg[3]/Q
                         net (fo=7, routed)           0.738     0.248    unit_audio_interface/FSMD_MICRO/count_reg[3]
    SLICE_X66Y90         LUT6 (Prop_lut6_I5_O)        0.296     0.544 r  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state[1]_i_6/O
                         net (fo=2, routed)           0.573     1.117    unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state[1]_i_6_n_0
    SLICE_X65Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.241 r  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state[0]_i_3/O
                         net (fo=4, routed)           0.459     1.701    unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state[0]_i_3_n_0
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.124     1.825 f  unit_audio_interface/FSMD_MICRO/fin_cycle_reg_LDC_i_1/O
                         net (fo=2, routed)           0.546     2.370    unit_audio_interface/FSMD_MICRO/fin_cycle_reg_LDC_i_1_n_0
    SLICE_X64Y89         FDPE                                         f  unit_audio_interface/FSMD_MICRO/fin_cycle_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.510    81.823    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X64Y89         FDPE                                         r  unit_audio_interface/FSMD_MICRO/fin_cycle_reg_P/C
                         clock pessimism              0.576    82.400    
                         clock uncertainty           -0.176    82.223    
    SLICE_X64Y89         FDPE (Recov_fdpe_C_PRE)     -0.359    81.864    unit_audio_interface/FSMD_MICRO/fin_cycle_reg_P
  -------------------------------------------------------------------
                         required time                         81.864    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 79.494    

Slack (MET) :             79.704ns  (required time - arrival time)
  Source:                 unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12Mhz rise@83.333ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.642ns (20.945%)  route 2.423ns (79.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 81.819 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.631    -0.909    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X66Y89         FDCE                                         r  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/Q
                         net (fo=32, routed)          2.036     1.645    unit_audio_interface/FSMD_MICRO/out[0]
    SLICE_X65Y84         LUT5 (Prop_lut5_I4_O)        0.124     1.769 f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.387     2.156    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_LDC_i_1_n_0
    SLICE_X65Y84         FDPE                                         f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.506    81.819    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X65Y84         FDPE                                         r  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_P/C
                         clock pessimism              0.576    82.396    
                         clock uncertainty           -0.176    82.219    
    SLICE_X65Y84         FDPE (Recov_fdpe_C_PRE)     -0.359    81.860    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         81.860    
                         arrival time                          -2.156    
  -------------------------------------------------------------------
                         slack                                 79.704    

Slack (MET) :             79.728ns  (required time - arrival time)
  Source:                 unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12Mhz rise@83.333ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.642ns (21.560%)  route 2.336ns (78.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 81.819 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.631    -0.909    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X66Y89         FDCE                                         r  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/Q
                         net (fo=32, routed)          1.803     1.412    unit_audio_interface/FSMD_MICRO/out[0]
    SLICE_X63Y84         LUT5 (Prop_lut5_I4_O)        0.124     1.536 f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.533     2.069    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_LDC_i_2_n_0
    SLICE_X63Y85         FDCE                                         f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.506    81.819    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X63Y85         FDCE                                         r  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_C/C
                         clock pessimism              0.559    82.379    
                         clock uncertainty           -0.176    82.202    
    SLICE_X63Y85         FDCE (Recov_fdce_C_CLR)     -0.405    81.797    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         81.797    
                         arrival time                          -2.069    
  -------------------------------------------------------------------
                         slack                                 79.728    

Slack (MET) :             79.728ns  (required time - arrival time)
  Source:                 unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12Mhz rise@83.333ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.642ns (21.247%)  route 2.380ns (78.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 81.817 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.631    -0.909    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X66Y89         FDCE                                         r  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/Q
                         net (fo=32, routed)          1.804     1.413    unit_audio_interface/FSMD_MICRO/out[0]
    SLICE_X63Y84         LUT5 (Prop_lut5_I4_O)        0.124     1.537 f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.576     2.113    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_LDC_i_1_n_0
    SLICE_X63Y83         FDPE                                         f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.504    81.817    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X63Y83         FDPE                                         r  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_P/C
                         clock pessimism              0.559    82.377    
                         clock uncertainty           -0.176    82.200    
    SLICE_X63Y83         FDPE (Recov_fdpe_C_PRE)     -0.359    81.841    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         81.841    
                         arrival time                          -2.113    
  -------------------------------------------------------------------
                         slack                                 79.728    

Slack (MET) :             79.754ns  (required time - arrival time)
  Source:                 unit_audio_interface/FSMD_MICRO/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_audio_interface/FSMD_MICRO/fin_cycle_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12Mhz rise@83.333ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.963ns (32.389%)  route 2.010ns (67.611%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 81.823 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.631    -0.909    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X67Y89         FDCE                                         r  unit_audio_interface/FSMD_MICRO/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDCE (Prop_fdce_C_Q)         0.419    -0.490 r  unit_audio_interface/FSMD_MICRO/count_reg_reg[3]/Q
                         net (fo=7, routed)           0.738     0.248    unit_audio_interface/FSMD_MICRO/count_reg[3]
    SLICE_X66Y90         LUT6 (Prop_lut6_I5_O)        0.296     0.544 f  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state[1]_i_6/O
                         net (fo=2, routed)           0.573     1.117    unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state[1]_i_6_n_0
    SLICE_X65Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.241 f  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state[0]_i_3/O
                         net (fo=4, routed)           0.341     1.583    unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state[0]_i_3_n_0
    SLICE_X63Y89         LUT2 (Prop_lut2_I1_O)        0.124     1.707 f  unit_audio_interface/FSMD_MICRO/fin_cycle_reg_LDC_i_2/O
                         net (fo=2, routed)           0.358     2.065    unit_audio_interface/FSMD_MICRO/fin_cycle_reg_LDC_i_2_n_0
    SLICE_X65Y89         FDCE                                         f  unit_audio_interface/FSMD_MICRO/fin_cycle_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.510    81.823    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X65Y89         FDCE                                         r  unit_audio_interface/FSMD_MICRO/fin_cycle_reg_C/C
                         clock pessimism              0.576    82.400    
                         clock uncertainty           -0.176    82.223    
    SLICE_X65Y89         FDCE (Recov_fdce_C_CLR)     -0.405    81.818    unit_audio_interface/FSMD_MICRO/fin_cycle_reg_C
  -------------------------------------------------------------------
                         required time                         81.818    
                         arrival time                          -2.065    
  -------------------------------------------------------------------
                         slack                                 79.754    

Slack (MET) :             79.838ns  (required time - arrival time)
  Source:                 unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12Mhz rise@83.333ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 0.642ns (21.605%)  route 2.330ns (78.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.631    -0.909    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X66Y89         FDCE                                         r  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/Q
                         net (fo=32, routed)          1.670     1.280    unit_audio_interface/FSMD_MICRO/out[0]
    SLICE_X66Y85         LUT5 (Prop_lut5_I4_O)        0.124     1.404 f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.659     2.063    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_LDC_i_2_n_0
    SLICE_X66Y85         FDCE                                         f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.507    81.820    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X66Y85         FDCE                                         r  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_C/C
                         clock pessimism              0.576    82.397    
                         clock uncertainty           -0.176    82.220    
    SLICE_X66Y85         FDCE (Recov_fdce_C_CLR)     -0.319    81.901    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         81.901    
                         arrival time                          -2.063    
  -------------------------------------------------------------------
                         slack                                 79.838    

Slack (MET) :             79.864ns  (required time - arrival time)
  Source:                 unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12Mhz rise@83.333ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.642ns (22.096%)  route 2.264ns (77.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.631    -0.909    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X66Y89         FDCE                                         r  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/Q
                         net (fo=32, routed)          1.876     1.486    unit_audio_interface/FSMD_MICRO/out[0]
    SLICE_X67Y85         LUT5 (Prop_lut5_I4_O)        0.124     1.610 f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.387     1.997    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_LDC_i_1_n_0
    SLICE_X67Y85         FDPE                                         f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.507    81.820    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X67Y85         FDPE                                         r  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_P/C
                         clock pessimism              0.576    82.397    
                         clock uncertainty           -0.176    82.220    
    SLICE_X67Y85         FDPE (Recov_fdpe_C_PRE)     -0.359    81.861    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         81.861    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                 79.864    

Slack (MET) :             79.877ns  (required time - arrival time)
  Source:                 unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12Mhz rise@83.333ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.642ns (22.556%)  route 2.204ns (77.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 81.819 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.631    -0.909    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X66Y89         FDCE                                         r  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/Q
                         net (fo=32, routed)          1.539     1.149    unit_audio_interface/FSMD_MICRO/out[0]
    SLICE_X64Y84         LUT5 (Prop_lut5_I4_O)        0.124     1.273 f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.665     1.938    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_LDC_i_2_n_0
    SLICE_X64Y84         FDCE                                         f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.506    81.819    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X64Y84         FDCE                                         r  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_C/C
                         clock pessimism              0.576    82.396    
                         clock uncertainty           -0.176    82.219    
    SLICE_X64Y84         FDCE (Recov_fdce_C_CLR)     -0.405    81.814    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                 79.877    

Slack (MET) :             80.059ns  (required time - arrival time)
  Source:                 unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12Mhz rise@83.333ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.642ns (23.325%)  route 2.110ns (76.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 81.822 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.631    -0.909    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X66Y89         FDCE                                         r  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/Q
                         net (fo=32, routed)          1.274     0.883    unit_audio_interface/FSMD_MICRO/out[0]
    SLICE_X65Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.007 f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.837     1.844    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[3]_LDC_i_2_n_0
    SLICE_X66Y88         FDCE                                         f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.509    81.822    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X66Y88         FDCE                                         r  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[3]_C/C
                         clock pessimism              0.576    82.399    
                         clock uncertainty           -0.176    82.222    
    SLICE_X66Y88         FDCE (Recov_fdce_C_CLR)     -0.319    81.903    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         81.903    
                         arrival time                          -1.844    
  -------------------------------------------------------------------
                         slack                                 80.059    

Slack (MET) :             80.080ns  (required time - arrival time)
  Source:                 unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12Mhz rise@83.333ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.642ns (23.853%)  route 2.049ns (76.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 81.822 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.631    -0.909    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X66Y89         FDCE                                         r  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDCE (Prop_fdce_C_Q)         0.518    -0.391 f  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[0]/Q
                         net (fo=32, routed)          1.075     0.684    unit_audio_interface/FSMD_MICRO/out[0]
    SLICE_X64Y88         LUT5 (Prop_lut5_I4_O)        0.124     0.808 f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.975     1.783    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[3]_LDC_i_1_n_0
    SLICE_X64Y88         FDPE                                         f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         1.509    81.822    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X64Y88         FDPE                                         r  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[3]_P/C
                         clock pessimism              0.576    82.399    
                         clock uncertainty           -0.176    82.222    
    SLICE_X64Y88         FDPE (Recov_fdpe_C_PRE)     -0.359    81.863    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         81.863    
                         arrival time                          -1.783    
  -------------------------------------------------------------------
                         slack                                 80.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 unit_audio_interface/FSMD_MICRO/data2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12Mhz rise@0.000ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.142%)  route 0.315ns (62.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.565    -0.599    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X65Y87         FDCE                                         r  unit_audio_interface/FSMD_MICRO/data2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  unit_audio_interface/FSMD_MICRO/data2_reg[6]/Q
                         net (fo=6, routed)           0.196    -0.263    unit_audio_interface/FSMD_MICRO/data2[6]
    SLICE_X65Y84         LUT5 (Prop_lut5_I3_O)        0.045    -0.218 f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.119    -0.098    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_LDC_i_1_n_0
    SLICE_X65Y84         FDPE                                         f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.834    -0.839    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X65Y84         FDPE                                         r  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_P/C
                         clock pessimism              0.253    -0.586    
    SLICE_X65Y84         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.681    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 unit_audio_interface/FSMD_MICRO/data2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12Mhz rise@0.000ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.209ns (40.005%)  route 0.313ns (59.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.565    -0.599    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X66Y87         FDCE                                         r  unit_audio_interface/FSMD_MICRO/data2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.435 f  unit_audio_interface/FSMD_MICRO/data2_reg[2]/Q
                         net (fo=9, routed)           0.194    -0.241    unit_audio_interface/FSMD_MICRO/data2[2]
    SLICE_X67Y85         LUT5 (Prop_lut5_I3_O)        0.045    -0.196 f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.119    -0.077    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_LDC_i_1_n_0
    SLICE_X67Y85         FDPE                                         f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.835    -0.838    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X67Y85         FDPE                                         r  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_P/C
                         clock pessimism              0.253    -0.585    
    SLICE_X67Y85         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.680    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 unit_audio_interface/FSMD_MICRO/data1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12Mhz rise@0.000ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.615%)  route 0.367ns (66.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.564    -0.600    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X65Y86         FDCE                                         r  unit_audio_interface/FSMD_MICRO/data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  unit_audio_interface/FSMD_MICRO/data1_reg[0]/Q
                         net (fo=11, routed)          0.236    -0.223    unit_audio_interface/FSMD_MICRO/data1[0]
    SLICE_X67Y86         LUT5 (Prop_lut5_I1_O)        0.045    -0.178 f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.131    -0.047    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[0]_LDC_i_1_n_0
    SLICE_X67Y86         FDPE                                         f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.835    -0.838    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X67Y86         FDPE                                         r  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[0]_P/C
                         clock pessimism              0.253    -0.585    
    SLICE_X67Y86         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.680    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 unit_audio_interface/FSMD_MICRO/data2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12Mhz rise@0.000ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.874%)  route 0.398ns (68.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.565    -0.599    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X65Y87         FDCE                                         r  unit_audio_interface/FSMD_MICRO/data2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  unit_audio_interface/FSMD_MICRO/data2_reg[0]/Q
                         net (fo=11, routed)          0.183    -0.275    unit_audio_interface/FSMD_MICRO/data2[0]
    SLICE_X66Y86         LUT5 (Prop_lut5_I3_O)        0.045    -0.230 f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.214    -0.016    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[0]_LDC_i_2_n_0
    SLICE_X66Y86         FDCE                                         f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.835    -0.838    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X66Y86         FDCE                                         r  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[0]_C/C
                         clock pessimism              0.253    -0.585    
    SLICE_X66Y86         FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12Mhz rise@0.000ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.619%)  route 0.402ns (68.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.566    -0.598    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X67Y89         FDCE                                         r  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  unit_audio_interface/FSMD_MICRO/FSM_sequential_current_state_reg[1]/Q
                         net (fo=41, routed)          0.271    -0.186    unit_audio_interface/FSMD_MICRO/current_state[1]
    SLICE_X63Y88         LUT5 (Prop_lut5_I2_O)        0.045    -0.141 f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.131    -0.010    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[1]_LDC_i_1_n_0
    SLICE_X63Y88         FDPE                                         f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.837    -0.836    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X63Y88         FDPE                                         r  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[1]_P/C
                         clock pessimism              0.275    -0.561    
    SLICE_X63Y88         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.656    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 unit_audio_interface/FSMD_MICRO/data2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12Mhz rise@0.000ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.226ns (37.903%)  route 0.370ns (62.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.565    -0.599    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X65Y87         FDCE                                         r  unit_audio_interface/FSMD_MICRO/data2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.128    -0.471 r  unit_audio_interface/FSMD_MICRO/data2_reg[7]/Q
                         net (fo=5, routed)           0.233    -0.238    unit_audio_interface/FSMD_MICRO/data2[7]
    SLICE_X63Y86         LUT5 (Prop_lut5_I3_O)        0.098    -0.140 f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.137    -0.003    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[7]_LDC_i_2_n_0
    SLICE_X64Y86         FDCE                                         f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.835    -0.838    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X64Y86         FDCE                                         r  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[7]_C/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 unit_audio_interface/FSMD_MICRO/data1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12Mhz rise@0.000ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.227ns (36.668%)  route 0.392ns (63.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.564    -0.600    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X65Y86         FDCE                                         r  unit_audio_interface/FSMD_MICRO/data1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.128    -0.472 f  unit_audio_interface/FSMD_MICRO/data1_reg[5]/Q
                         net (fo=6, routed)           0.213    -0.259    unit_audio_interface/FSMD_MICRO/data1[5]
    SLICE_X63Y84         LUT5 (Prop_lut5_I1_O)        0.099    -0.160 f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.179     0.019    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_LDC_i_1_n_0
    SLICE_X63Y83         FDPE                                         f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.832    -0.841    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X63Y83         FDPE                                         r  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_P/C
                         clock pessimism              0.275    -0.566    
    SLICE_X63Y83         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.661    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 unit_audio_interface/FSMD_MICRO/data1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12Mhz rise@0.000ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.227ns (35.683%)  route 0.409ns (64.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.564    -0.600    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X65Y86         FDCE                                         r  unit_audio_interface/FSMD_MICRO/data1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.128    -0.472 r  unit_audio_interface/FSMD_MICRO/data1_reg[5]/Q
                         net (fo=6, routed)           0.212    -0.260    unit_audio_interface/FSMD_MICRO/data1[5]
    SLICE_X63Y84         LUT5 (Prop_lut5_I1_O)        0.099    -0.161 f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.197     0.036    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_LDC_i_2_n_0
    SLICE_X63Y85         FDCE                                         f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.834    -0.839    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X63Y85         FDCE                                         r  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_C/C
                         clock pessimism              0.275    -0.564    
    SLICE_X63Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 unit_audio_interface/FSMD_MICRO/data1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12Mhz rise@0.000ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.186ns (28.555%)  route 0.465ns (71.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.564    -0.600    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X65Y86         FDCE                                         r  unit_audio_interface/FSMD_MICRO/data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  unit_audio_interface/FSMD_MICRO/data1_reg[2]/Q
                         net (fo=9, routed)           0.224    -0.235    unit_audio_interface/FSMD_MICRO/data1[2]
    SLICE_X66Y85         LUT5 (Prop_lut5_I1_O)        0.045    -0.190 f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.241     0.051    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_LDC_i_2_n_0
    SLICE_X66Y85         FDCE                                         f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.835    -0.838    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X66Y85         FDCE                                         r  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_C/C
                         clock pessimism              0.253    -0.585    
    SLICE_X66Y85         FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 unit_audio_interface/FSMD_MICRO/data1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12Mhz rise@0.000ns - clk_out1_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.434%)  route 0.446ns (70.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.564    -0.600    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X65Y85         FDCE                                         r  unit_audio_interface/FSMD_MICRO/data1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  unit_audio_interface/FSMD_MICRO/data1_reg[6]/Q
                         net (fo=6, routed)           0.190    -0.269    unit_audio_interface/FSMD_MICRO/data1[6]
    SLICE_X64Y84         LUT5 (Prop_lut5_I1_O)        0.045    -0.224 f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.256     0.032    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_LDC_i_2_n_0
    SLICE_X64Y84         FDCE                                         f  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    unit_clk_12megas/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  unit_clk_12megas/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    unit_clk_12megas/inst/clk_in1_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  unit_clk_12megas/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    unit_clk_12megas/inst/clk_out1_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  unit_clk_12megas/inst/clkout1_buf/O
                         net (fo=533, routed)         0.834    -0.839    unit_audio_interface/FSMD_MICRO/clk_out1
    SLICE_X64Y84         FDCE                                         r  unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_C/C
                         clock pessimism              0.253    -0.586    
    SLICE_X64Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    unit_audio_interface/FSMD_MICRO/aux_sample_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.710    





