# vsim -pli "simfpga.vpi" -Lf 220model -Lf altera_mf_ver -Lf verilog -c -do "run -all" tb 
# Start time: 06:35:49 on Nov 17,2024
# Loading work.tb
# Loading work.top
# Loading work.display
# Loading work.seven_seg_decoder
# Loading ./simfpga.vpi
# run -all
# Time scaling: 0.0001 sim seconds per real-time second
# 
# 
# Connected to server!
# ** Note: $finish    : ../tb/tb.v(24)
#    Time: 1595 us  Iteration: 1  Instance: /tb
# 
# Quitting...
# End time: 06:35:52 on Nov 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
