#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5615b95afaf0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
v0x5615b95d0af0_0 .var/s "C_tb", 63 0;
v0x5615b95d0bd0_0 .var "Ra_tb", 63 0;
v0x5615b95d0ca0_0 .var "Rb_tb", 63 0;
v0x5615b95d0da0_0 .var "Rw_tb", 63 0;
v0x5615b95d0e70_0 .net/s "S1_tb", 63 0, L_0x5615b95d1d10;  1 drivers
v0x5615b95d0fb0_0 .net/s "S2_tb", 63 0, L_0x5615b95d1f90;  1 drivers
v0x5615b95d10a0_0 .var "clock_tb", 0 0;
v0x5615b95d1190_0 .net/s "doutA_tb", 63 0, v0x5615b95ce540_0;  1 drivers
v0x5615b95d12a0_0 .net/s "doutB_tb", 63 0, v0x5615b95ce620_0;  1 drivers
v0x5615b95d1360_0 .net "doutMem_tb", 63 0, v0x5615b95cede0_0;  1 drivers
v0x5615b95d1420_0 .net/s "res_tb", 63 0, L_0x5615b95d1b90;  1 drivers
v0x5615b95d14e0_0 .var "sinalMux_tb", 0 0;
v0x5615b95d15d0_0 .var "sinal_tb", 0 0;
v0x5615b95d1670_0 .var "weMem_tb", 0 0;
v0x5615b95d1710_0 .var "weReg_tb", 0 0;
S_0x5615b95afc70 .scope module, "utt" "registrador" 2 28, 3 45 0, S_0x5615b95afaf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 64 "din"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 64 "Rw"
    .port_info 4 /INPUT 64 "Ra"
    .port_info 5 /INPUT 64 "Rb"
    .port_info 6 /OUTPUT 64 "doutA"
    .port_info 7 /OUTPUT 64 "doutB"
v0x5615b95a5200_0 .net "Ra", 63 0, v0x5615b95d0bd0_0;  1 drivers
v0x5615b95ce1b0_0 .net "Rb", 63 0, v0x5615b95d0ca0_0;  1 drivers
v0x5615b95ce290_0 .net "Rw", 63 0, v0x5615b95d0da0_0;  1 drivers
v0x5615b95ce350_0 .net "clk", 0 0, v0x5615b95d10a0_0;  1 drivers
v0x5615b95ce410_0 .net/s "din", 63 0, L_0x5615b95d1f90;  alias, 1 drivers
v0x5615b95ce540_0 .var/s "doutA", 63 0;
v0x5615b95ce620_0 .var/s "doutB", 63 0;
v0x5615b95ce700 .array/s "registradores", 0 31, 63 0;
v0x5615b95ce7c0_0 .net "we", 0 0, v0x5615b95d1710_0;  1 drivers
E_0x5615b95af160 .event posedge, v0x5615b95ce350_0;
S_0x5615b95ce980 .scope module, "utu" "memoria" 2 40, 3 12 0, S_0x5615b95afaf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 64 "ads"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 64 "din"
    .port_info 4 /OUTPUT 64 "dout"
v0x5615b95ceba0_0 .net "ads", 63 0, L_0x5615b95d1b90;  alias, 1 drivers
v0x5615b95cec80_0 .net "clk", 0 0, v0x5615b95d10a0_0;  alias, 1 drivers
v0x5615b95ced40_0 .net/s "din", 63 0, v0x5615b95ce620_0;  alias, 1 drivers
v0x5615b95cede0_0 .var/s "dout", 63 0;
v0x5615b95cee80 .array/s "registradores", 0 31, 63 0;
v0x5615b95cef70_0 .net "we", 0 0, v0x5615b95d1670_0;  1 drivers
S_0x5615b95cf0d0 .scope module, "utv" "Mux1" 2 49, 3 91 0, S_0x5615b95afaf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 64 "C"
    .port_info 1 /INPUT 64 "Rb"
    .port_info 2 /INPUT 1 "sinalMux"
    .port_info 3 /OUTPUT 64 "S1"
L_0x7f0c8ecc5060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615b95d1960 .functor XNOR 1, v0x5615b95d14e0_0, L_0x7f0c8ecc5060, C4<0>, C4<0>;
v0x5615b95cf310_0 .net/s "C", 63 0, v0x5615b95d0af0_0;  1 drivers
v0x5615b95cf3f0_0 .net/s "Rb", 63 0, v0x5615b95ce620_0;  alias, 1 drivers
v0x5615b95cf500_0 .net/s "S1", 63 0, L_0x5615b95d1d10;  alias, 1 drivers
v0x5615b95cf5c0_0 .net/2u *"_s0", 0 0, L_0x7f0c8ecc5060;  1 drivers
v0x5615b95cf6a0_0 .net *"_s2", 0 0, L_0x5615b95d1960;  1 drivers
v0x5615b95cf7b0_0 .net "sinalMux", 0 0, v0x5615b95d14e0_0;  1 drivers
L_0x5615b95d1d10 .functor MUXZ 64, v0x5615b95ce620_0, v0x5615b95d0af0_0, L_0x5615b95d1960, C4<>;
S_0x5615b95cf8f0 .scope module, "uut" "adder" 2 21, 3 1 0, S_0x5615b95afaf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 64 "a"
    .port_info 1 /INPUT 64 "b"
    .port_info 2 /INPUT 1 "sinal"
    .port_info 3 /OUTPUT 64 "soma"
L_0x7f0c8ecc5018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615b95d17b0 .functor XNOR 1, v0x5615b95d15d0_0, L_0x7f0c8ecc5018, C4<0>, C4<0>;
v0x5615b95cfb30_0 .net/2u *"_s0", 0 0, L_0x7f0c8ecc5018;  1 drivers
v0x5615b95cfc30_0 .net *"_s2", 0 0, L_0x5615b95d17b0;  1 drivers
v0x5615b95cfcf0_0 .net/s *"_s4", 63 0, L_0x5615b95d18c0;  1 drivers
v0x5615b95cfde0_0 .net/s *"_s6", 63 0, L_0x5615b95d19d0;  1 drivers
v0x5615b95cfec0_0 .net/s "a", 63 0, L_0x5615b95d1d10;  alias, 1 drivers
v0x5615b95cffd0_0 .net/s "b", 63 0, v0x5615b95ce540_0;  alias, 1 drivers
v0x5615b95d00a0_0 .net "sinal", 0 0, v0x5615b95d15d0_0;  1 drivers
v0x5615b95d0140_0 .net/s "soma", 63 0, L_0x5615b95d1b90;  alias, 1 drivers
L_0x5615b95d18c0 .arith/sum 64, L_0x5615b95d1d10, v0x5615b95ce540_0;
L_0x5615b95d19d0 .arith/sub 64, L_0x5615b95d1d10, v0x5615b95ce540_0;
L_0x5615b95d1b90 .functor MUXZ 64, L_0x5615b95d19d0, L_0x5615b95d18c0, L_0x5615b95d17b0, C4<>;
S_0x5615b95d02c0 .scope module, "uvv" "Mux2" 2 56, 3 103 0, S_0x5615b95afaf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 64 "dout"
    .port_info 1 /INPUT 64 "soma"
    .port_info 2 /INPUT 1 "sinalMux"
    .port_info 3 /OUTPUT 64 "S2"
L_0x7f0c8ecc50a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615b95d1e90 .functor XNOR 1, v0x5615b95d14e0_0, L_0x7f0c8ecc50a8, C4<0>, C4<0>;
v0x5615b95d0550_0 .net/s "S2", 63 0, L_0x5615b95d1f90;  alias, 1 drivers
v0x5615b95d0630_0 .net/2u *"_s0", 0 0, L_0x7f0c8ecc50a8;  1 drivers
v0x5615b95d06f0_0 .net *"_s2", 0 0, L_0x5615b95d1e90;  1 drivers
v0x5615b95d07c0_0 .net/s "dout", 63 0, v0x5615b95cede0_0;  alias, 1 drivers
v0x5615b95d08b0_0 .net "sinalMux", 0 0, v0x5615b95d14e0_0;  alias, 1 drivers
v0x5615b95d09a0_0 .net/s "soma", 63 0, L_0x5615b95d1b90;  alias, 1 drivers
L_0x5615b95d1f90 .functor MUXZ 64, L_0x5615b95d1b90, v0x5615b95cede0_0, L_0x5615b95d1e90, C4<>;
    .scope S_0x5615b95afc70;
T_0 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615b95ce700, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615b95ce700, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615b95ce700, 4, 0;
    %pushi/vec4 36, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615b95ce700, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x5615b95afc70;
T_1 ;
    %wait E_0x5615b95af160;
    %vpi_call 3 68 "$display", "Registrador do banco onde ocorre o primeiro LOAD:", &A<v0x5615b95ce700, 1> {0 0 0};
    %vpi_call 3 69 "$display", "Registrador do banco onde ocorre o segundo LOAD :", &A<v0x5615b95ce700, 2> {0 0 0};
    %vpi_call 3 70 "$display", "Registrador do banco onde ocorre o primeiro ADD :", &A<v0x5615b95ce700, 3> {0 0 0};
    %vpi_call 3 71 "$display", "Registrador do banco onde ocorre o primeiro SUB :", &A<v0x5615b95ce700, 4> {0 0 0};
    %load/vec4 v0x5615b95ce7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5615b95ce410_0;
    %ix/getv 3, v0x5615b95ce290_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5615b95ce700, 0, 4;
T_1.0 ;
    %ix/getv 4, v0x5615b95a5200_0;
    %load/vec4a v0x5615b95ce700, 4;
    %assign/vec4 v0x5615b95ce540_0, 0;
    %ix/getv 4, v0x5615b95ce1b0_0;
    %load/vec4a v0x5615b95ce700, 4;
    %assign/vec4 v0x5615b95ce620_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5615b95ce980;
T_2 ;
    %pushi/vec4 45, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615b95cee80, 4, 0;
    %pushi/vec4 11, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615b95cee80, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x5615b95ce980;
T_3 ;
    %wait E_0x5615b95af160;
    %vpi_call 3 30 "$display", "Registrador da memoria que recebe STORE         :", &A<v0x5615b95cee80, 2> {0 0 0};
    %load/vec4 v0x5615b95cef70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5615b95ced40_0;
    %ix/getv 3, v0x5615b95ceba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5615b95cee80, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %ix/getv 4, v0x5615b95ceba0_0;
    %load/vec4a v0x5615b95cee80, 4;
    %assign/vec4 v0x5615b95cede0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5615b95afaf0;
T_4 ;
    %vpi_call 2 63 "$dumpfile", "testbench.vcd" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5615b95afaf0;
T_5 ;
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5615b95afaf0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5615b95afaf0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615b95d10a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615b95d15d0_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5615b95d0da0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5615b95d0bd0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5615b95d0af0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615b95d14e0_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615b95d1710_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 2, 0, 64;
    %store/vec4 v0x5615b95d0da0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5615b95d0bd0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5615b95d0af0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615b95d14e0_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 2, 0, 64;
    %store/vec4 v0x5615b95d0bd0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5615b95d0ca0_0, 0, 64;
    %pushi/vec4 3, 0, 64;
    %store/vec4 v0x5615b95d0da0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615b95d14e0_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615b95d1710_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615b95d1710_0, 0, 1;
    %pushi/vec4 3, 0, 64;
    %store/vec4 v0x5615b95d0bd0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5615b95d0ca0_0, 0, 64;
    %pushi/vec4 4, 0, 64;
    %store/vec4 v0x5615b95d0da0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615b95d15d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615b95d1710_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x5615b95d0bd0_0, 0, 64;
    %pushi/vec4 6, 0, 64;
    %store/vec4 v0x5615b95d0ca0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615b95d1710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615b95d15d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615b95d14e0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5615b95d0af0_0, 0, 64;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615b95d1670_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615b95d1670_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 64;
    %store/vec4 v0x5615b95d0bd0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5615b95d0ca0_0, 0, 64;
    %pushi/vec4 3, 0, 64;
    %store/vec4 v0x5615b95d0da0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615b95d14e0_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615b95d1710_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 64;
    %store/vec4 v0x5615b95d0bd0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5615b95d0ca0_0, 0, 64;
    %pushi/vec4 4, 0, 64;
    %store/vec4 v0x5615b95d0da0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615b95d15d0_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615b95d1710_0, 0, 1;
    %vpi_call 2 167 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5615b95afaf0;
T_7 ;
    %delay 1, 0;
    %load/vec4 v0x5615b95d10a0_0;
    %inv;
    %store/vec4 v0x5615b95d10a0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Dataflow.v";
