Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Apr 13 03:15:31 2017
| Host         : gregbox running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.470        0.000                      0                16232        0.050        0.000                      0                16232        3.750        0.000                       0                  6950  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.470        0.000                      0                16232        0.050        0.000                      0                16232        3.750        0.000                       0                  6950  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_max11100_0/U0/USER_LOGIC_I/delay_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.189ns  (logic 1.450ns (15.779%)  route 7.739ns (84.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=34, routed)          7.739    12.220    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/S_AXI_WDATA[29]
    SLICE_X28Y72         FDRE                                         r  design_1_i/axi_max11100_0/U0/USER_LOGIC_I/delay_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        1.511    12.690    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X28Y72         FDRE                                         r  design_1_i/axi_max11100_0/U0/USER_LOGIC_I/delay_reg_reg[29]/C
                         clock pessimism              0.229    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X28Y72         FDRE (Setup_fdre_C_D)       -0.075    12.690    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/delay_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -12.220    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_max11100_0/U0/USER_LOGIC_I/delay_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.185ns  (logic 1.450ns (15.787%)  route 7.735ns (84.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=36, routed)          7.735    12.215    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/S_AXI_WDATA[14]
    SLICE_X29Y71         FDRE                                         r  design_1_i/axi_max11100_0/U0/USER_LOGIC_I/delay_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        1.513    12.692    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X29Y71         FDRE                                         r  design_1_i/axi_max11100_0/U0/USER_LOGIC_I/delay_reg_reg[14]/C
                         clock pessimism              0.229    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X29Y71         FDRE (Setup_fdre_C_D)       -0.072    12.695    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/delay_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -12.215    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_max11100_0/U0/USER_LOGIC_I/clk_divider_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.132ns  (logic 1.450ns (15.878%)  route 7.682ns (84.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=36, routed)          7.682    12.163    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/S_AXI_WDATA[14]
    SLICE_X32Y70         FDRE                                         r  design_1_i/axi_max11100_0/U0/USER_LOGIC_I/clk_divider_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        1.468    12.647    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X32Y70         FDRE                                         r  design_1_i/axi_max11100_0/U0/USER_LOGIC_I/clk_divider_reg_reg[14]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X32Y70         FDRE (Setup_fdre_C_D)       -0.031    12.691    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/clk_divider_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -12.163    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_max11100_0/U0/USER_LOGIC_I/clk_divider_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.085ns  (logic 1.450ns (15.961%)  route 7.635ns (84.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=34, routed)          7.635    12.115    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/S_AXI_WDATA[29]
    SLICE_X31Y73         FDRE                                         r  design_1_i/axi_max11100_0/U0/USER_LOGIC_I/clk_divider_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        1.510    12.689    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X31Y73         FDRE                                         r  design_1_i/axi_max11100_0/U0/USER_LOGIC_I/clk_divider_reg_reg[29]/C
                         clock pessimism              0.229    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X31Y73         FDRE (Setup_fdre_C_D)       -0.058    12.706    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/clk_divider_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -12.115    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 design_1_i/Decision_2/inst/recentdatapoints_len_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Decision_2/inst/tmp_s_reg_1578_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 3.489ns (37.995%)  route 5.694ns (62.005%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        1.842     3.136    design_1_i/Decision_2/inst/ap_clk
    SLICE_X40Y108        FDRE                                         r  design_1_i/Decision_2/inst/recentdatapoints_len_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/Decision_2/inst/recentdatapoints_len_reg[30]/Q
                         net (fo=2, routed)           0.820     4.412    design_1_i/Decision_2/inst/recentdatapoints_len_reg[30]
    SLICE_X41Y106        LUT4 (Prop_lut4_I2_O)        0.124     4.536 f  design_1_i/Decision_2/inst/tmp_i3_reg_1674[0]_i_10/O
                         net (fo=1, routed)           0.403     4.939    design_1_i/Decision_2/inst/tmp_i3_reg_1674[0]_i_10_n_14
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     5.063 f  design_1_i/Decision_2/inst/tmp_i3_reg_1674[0]_i_8/O
                         net (fo=1, routed)           0.151     5.215    design_1_i/Decision_2/inst/tmp_i3_reg_1674[0]_i_8_n_14
    SLICE_X41Y106        LUT6 (Prop_lut6_I5_O)        0.124     5.339 r  design_1_i/Decision_2/inst/tmp_i3_reg_1674[0]_i_3/O
                         net (fo=2, routed)           0.510     5.849    design_1_i/Decision_2/inst/tmp_i3_reg_1674[0]_i_3_n_14
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.973 r  design_1_i/Decision_2/inst/tmp_s_reg_1578[0]_i_21/O
                         net (fo=64, routed)          0.790     6.762    design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/recentdatapoints_len_reg[4]
    SLICE_X43Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.886 r  design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_79/O
                         net (fo=1, routed)           0.332     7.218    design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_79_n_14
    SLICE_X42Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.813 r  design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.813    design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_72_n_14
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.930 r  design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.001     7.931    design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_58_n_14
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.048    design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_33_n_14
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.267 r  design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_22/O[0]
                         net (fo=2, routed)           0.821     9.088    design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/datapointV_1_fu_674_p2[13]
    SLICE_X41Y99         LUT4 (Prop_lut4_I0_O)        0.289     9.377 f  design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_48/O
                         net (fo=1, routed)           0.433     9.810    design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_48_n_14
    SLICE_X41Y99         LUT4 (Prop_lut4_I1_O)        0.326    10.136 r  design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_26/O
                         net (fo=1, routed)           0.629    10.765    design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_26_n_14
    SLICE_X44Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.163 r  design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.163    design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_12_n_14
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.277 r  design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.277    design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_3_n_14
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.391 r  design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.804    12.195    design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_fu_696_p2
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.124    12.319 r  design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_1/O
                         net (fo=1, routed)           0.000    12.319    design_1_i/Decision_2/inst/recentdatapoints_data_U_n_14
    SLICE_X44Y104        FDRE                                         r  design_1_i/Decision_2/inst/tmp_s_reg_1578_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        1.652    12.831    design_1_i/Decision_2/inst/ap_clk
    SLICE_X44Y104        FDRE                                         r  design_1_i/Decision_2/inst/tmp_s_reg_1578_reg[0]/C
                         clock pessimism              0.247    13.078    
                         clock uncertainty           -0.154    12.924    
    SLICE_X44Y104        FDRE (Setup_fdre_C_D)        0.029    12.953    design_1_i/Decision_2/inst/tmp_s_reg_1578_reg[0]
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                         -12.319    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 design_1_i/Decision_0/inst/recentdatapoints_len_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Decision_0/inst/tmp_s_reg_1578_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 3.477ns (38.882%)  route 5.465ns (61.118%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        1.843     3.137    design_1_i/Decision_0/inst/ap_clk
    SLICE_X46Y104        FDRE                                         r  design_1_i/Decision_0/inst/recentdatapoints_len_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.518     3.655 f  design_1_i/Decision_0/inst/recentdatapoints_len_reg[31]/Q
                         net (fo=2, routed)           0.652     4.307    design_1_i/Decision_0/inst/recentdatapoints_len_reg[31]
    SLICE_X47Y103        LUT4 (Prop_lut4_I0_O)        0.124     4.431 f  design_1_i/Decision_0/inst/tmp_i3_reg_1674[0]_i_10/O
                         net (fo=1, routed)           0.433     4.863    design_1_i/Decision_0/inst/tmp_i3_reg_1674[0]_i_10_n_14
    SLICE_X47Y103        LUT5 (Prop_lut5_I4_O)        0.124     4.987 f  design_1_i/Decision_0/inst/tmp_i3_reg_1674[0]_i_8/O
                         net (fo=1, routed)           0.429     5.417    design_1_i/Decision_0/inst/tmp_i3_reg_1674[0]_i_8_n_14
    SLICE_X47Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.541 r  design_1_i/Decision_0/inst/tmp_i3_reg_1674[0]_i_3/O
                         net (fo=2, routed)           0.569     6.110    design_1_i/Decision_0/inst/tmp_i3_reg_1674[0]_i_3_n_14
    SLICE_X47Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.234 r  design_1_i/Decision_0/inst/tmp_s_reg_1578[0]_i_21/O
                         net (fo=64, routed)          0.612     6.846    design_1_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/recentdatapoints_len_reg[4]
    SLICE_X46Y94         LUT2 (Prop_lut2_I0_O)        0.124     6.970 r  design_1_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_79/O
                         net (fo=1, routed)           0.331     7.301    design_1_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_79_n_14
    SLICE_X47Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.881 r  design_1_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.881    design_1_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_72_n_14
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.103 r  design_1_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_58/O[0]
                         net (fo=2, routed)           0.663     8.766    design_1_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/datapointV_1_fu_674_p2[5]
    SLICE_X46Y95         LUT4 (Prop_lut4_I0_O)        0.325     9.091 f  design_1_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_65/O
                         net (fo=1, routed)           0.290     9.381    design_1_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_65_n_14
    SLICE_X46Y95         LUT4 (Prop_lut4_I1_O)        0.348     9.729 r  design_1_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_39/O
                         net (fo=1, routed)           0.887    10.616    design_1_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_39_n_14
    SLICE_X55Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.014 r  design_1_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.014    design_1_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_24_n_14
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  design_1_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.128    design_1_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_12_n_14
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  design_1_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.242    design_1_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_3_n_14
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  design_1_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.600    11.955    design_1_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_fu_696_p2
    SLICE_X55Y99         LUT3 (Prop_lut3_I0_O)        0.124    12.079 r  design_1_i/Decision_0/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/tmp_s_reg_1578[0]_i_1/O
                         net (fo=1, routed)           0.000    12.079    design_1_i/Decision_0/inst/recentdatapoints_data_U_n_14
    SLICE_X55Y99         FDRE                                         r  design_1_i/Decision_0/inst/tmp_s_reg_1578_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        1.537    12.716    design_1_i/Decision_0/inst/ap_clk
    SLICE_X55Y99         FDRE                                         r  design_1_i/Decision_0/inst/tmp_s_reg_1578_reg[0]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X55Y99         FDRE (Setup_fdre_C_D)        0.031    12.722    design_1_i/Decision_0/inst/tmp_s_reg_1578_reg[0]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_max11100_0/U0/USER_LOGIC_I/adc_data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 1.574ns (17.283%)  route 7.533ns (82.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=36, routed)          7.533    12.014    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/S_AXI_WDATA[14]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.124    12.138 r  design_1_i/axi_max11100_0/U0/USER_LOGIC_I/adc_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    12.138    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/adc_data_reg[14]_i_1_n_14
    SLICE_X32Y68         FDRE                                         r  design_1_i/axi_max11100_0/U0/USER_LOGIC_I/adc_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        1.469    12.648    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X32Y68         FDRE                                         r  design_1_i/axi_max11100_0/U0/USER_LOGIC_I/adc_data_reg_reg[14]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X32Y68         FDRE (Setup_fdre_C_D)        0.077    12.800    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/adc_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                         -12.138    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_max11100_0/U0/USER_LOGIC_I/intr_status_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.918ns  (logic 1.450ns (16.260%)  route 7.468ns (83.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=34, routed)          7.468    11.948    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/S_AXI_WDATA[29]
    SLICE_X33Y75         FDRE                                         r  design_1_i/axi_max11100_0/U0/USER_LOGIC_I/intr_status_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        1.462    12.641    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X33Y75         FDRE                                         r  design_1_i/axi_max11100_0/U0/USER_LOGIC_I/intr_status_reg_reg[29]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X33Y75         FDRE (Setup_fdre_C_D)       -0.061    12.655    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/intr_status_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                         -11.948    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_max11100_0/U0/USER_LOGIC_I/clk_divider_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 1.450ns (16.215%)  route 7.492ns (83.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=38, routed)          7.492    11.973    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/S_AXI_WDATA[9]
    SLICE_X31Y71         FDRE                                         r  design_1_i/axi_max11100_0/U0/USER_LOGIC_I/clk_divider_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        1.513    12.692    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X31Y71         FDRE                                         r  design_1_i/axi_max11100_0/U0/USER_LOGIC_I/clk_divider_reg_reg[9]/C
                         clock pessimism              0.229    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X31Y71         FDRE (Setup_fdre_C_D)       -0.081    12.686    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/clk_divider_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -11.973    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_max11100_0/U0/USER_LOGIC_I/adc_data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.056ns  (logic 1.602ns (17.690%)  route 7.454ns (82.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=38, routed)          7.454    11.935    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/S_AXI_WDATA[9]
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.152    12.087 r  design_1_i/axi_max11100_0/U0/USER_LOGIC_I/adc_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    12.087    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/adc_data_reg[9]_i_1_n_14
    SLICE_X33Y67         FDRE                                         r  design_1_i/axi_max11100_0/U0/USER_LOGIC_I/adc_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        1.471    12.650    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X33Y67         FDRE                                         r  design_1_i/axi_max11100_0/U0/USER_LOGIC_I/adc_data_reg_reg[9]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.075    12.800    design_1_i/axi_max11100_0/U0/USER_LOGIC_I/adc_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                         -12.087    
  -------------------------------------------------------------------
                         slack                                  0.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/int_a_flip_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Decision_1/inst/aflip_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.036%)  route 0.188ns (55.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        0.542     0.878    design_1_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X50Y77         FDRE                                         r  design_1_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/int_a_flip_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.148     1.026 r  design_1_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/int_a_flip_reg[7]/Q
                         net (fo=3, routed)           0.188     1.214    design_1_i/Decision_1/inst/a_flip[7]
    SLICE_X48Y77         FDRE                                         r  design_1_i/Decision_1/inst/aflip_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        0.811     1.177    design_1_i/Decision_1/inst/ap_clk
    SLICE_X48Y77         FDRE                                         r  design_1_i/Decision_1/inst/aflip_reg[7]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.022     1.164    design_1_i/Decision_1/inst/aflip_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/int_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Decision_1/inst/data_read_reg_1495_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.323%)  route 0.198ns (60.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        0.546     0.882    design_1_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X48Y79         FDRE                                         r  design_1_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/int_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  design_1_i/Decision_1/inst/Decision_AXILiteS_s_axi_U/int_data_reg[1]/Q
                         net (fo=3, routed)           0.198     1.207    design_1_i/Decision_1/inst/data[1]
    SLICE_X52Y78         FDRE                                         r  design_1_i/Decision_1/inst/data_read_reg_1495_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        0.808     1.174    design_1_i/Decision_1/inst/ap_clk
    SLICE_X52Y78         FDRE                                         r  design_1_i/Decision_1/inst/data_read_reg_1495_reg[1]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X52Y78         FDRE (Hold_fdre_C_D)         0.016     1.155    design_1_i/Decision_1/inst/data_read_reg_1495_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_a_length_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.650%)  route 0.221ns (54.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        0.637     0.973    design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_a_length_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_a_length_reg[19]/Q
                         net (fo=4, routed)           0.221     1.335    design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/ACaptureThresh_reg[31][19]
    SLICE_X51Y103        LUT3 (Prop_lut3_I0_O)        0.045     1.380 r  design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/ACaptureThresh_loc_reg_288[19]_i_1/O
                         net (fo=1, routed)           0.000     1.380    design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U_n_102
    SLICE_X51Y103        FDRE                                         r  design_1_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        0.906     1.272    design_1_i/Decision_0/inst/ap_clk
    SLICE_X51Y103        FDRE                                         r  design_1_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[19]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y103        FDRE (Hold_fdre_C_D)         0.092     1.325    design_1_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/Decision_0/inst/recentdatapoints_len_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Decision_0/inst/recentdatapoints_len_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        0.557     0.893    design_1_i/Decision_0/inst/ap_clk
    SLICE_X46Y98         FDRE                                         r  design_1_i/Decision_0/inst/recentdatapoints_len_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/Decision_0/inst/recentdatapoints_len_reg[6]/Q
                         net (fo=2, routed)           0.125     1.182    design_1_i/Decision_0/inst/recentdatapoints_len_reg[6]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.338 r  design_1_i/Decision_0/inst/recentdatapoints_len_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.338    design_1_i/Decision_0/inst/recentdatapoints_len_reg[4]_i_1_n_14
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.378 r  design_1_i/Decision_0/inst/recentdatapoints_len_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.379    design_1_i/Decision_0/inst/recentdatapoints_len_reg[8]_i_1_n_14
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.432 r  design_1_i/Decision_0/inst/recentdatapoints_len_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.432    design_1_i/Decision_0/inst/recentdatapoints_len_reg[12]_i_1_n_21
    SLICE_X46Y100        FDRE                                         r  design_1_i/Decision_0/inst/recentdatapoints_len_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        0.911     1.277    design_1_i/Decision_0/inst/ap_clk
    SLICE_X46Y100        FDRE                                         r  design_1_i/Decision_0/inst/recentdatapoints_len_reg[12]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    design_1_i/Decision_0/inst/recentdatapoints_len_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_vthresh_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Decision_0/inst/v_thresh_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.689%)  route 0.168ns (54.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        0.635     0.971    design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X51Y100        FDRE                                         r  design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_vthresh_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_vthresh_reg[25]/Q
                         net (fo=3, routed)           0.168     1.280    design_1_i/Decision_0/inst/vthresh[25]
    SLICE_X51Y99         FDRE                                         r  design_1_i/Decision_0/inst/v_thresh_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        0.821     1.187    design_1_i/Decision_0/inst/ap_clk
    SLICE_X51Y99         FDRE                                         r  design_1_i/Decision_0/inst/v_thresh_reg[25]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.070     1.222    design_1_i/Decision_0/inst/v_thresh_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_a_length_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Decision_0/inst/ACaptureThresh_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.505%)  route 0.231ns (58.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        0.635     0.971    design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X50Y101        FDRE                                         r  design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_a_length_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_a_length_reg[17]/Q
                         net (fo=4, routed)           0.231     1.366    design_1_i/Decision_0/inst/a_length[17]
    SLICE_X49Y102        FDRE                                         r  design_1_i/Decision_0/inst/ACaptureThresh_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        0.911     1.277    design_1_i/Decision_0/inst/ap_clk
    SLICE_X49Y102        FDRE                                         r  design_1_i/Decision_0/inst/ACaptureThresh_reg[17]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X49Y102        FDRE (Hold_fdre_C_D)         0.070     1.308    design_1_i/Decision_0/inst/ACaptureThresh_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_a_length_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Decision_0/inst/ACaptureThresh_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.835%)  route 0.202ns (61.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        0.637     0.973    design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X48Y103        FDRE                                         r  design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_a_length_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.128     1.101 r  design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_a_length_reg[28]/Q
                         net (fo=4, routed)           0.202     1.303    design_1_i/Decision_0/inst/a_length[28]
    SLICE_X50Y104        FDRE                                         r  design_1_i/Decision_0/inst/ACaptureThresh_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        0.906     1.272    design_1_i/Decision_0/inst/ap_clk
    SLICE_X50Y104        FDRE                                         r  design_1_i/Decision_0/inst/ACaptureThresh_reg[28]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y104        FDRE (Hold_fdre_C_D)         0.010     1.243    design_1_i/Decision_0/inst/ACaptureThresh_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/Decision_0/inst/p_tmp_i_reg_1556_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Decision_0/inst/recentdatapoints_data_addr_reg_1533_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.946%)  route 0.251ns (64.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        0.555     0.891    design_1_i/Decision_0/inst/ap_clk
    SLICE_X49Y95         FDRE                                         r  design_1_i/Decision_0/inst/p_tmp_i_reg_1556_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/Decision_0/inst/p_tmp_i_reg_1556_reg[4]/Q
                         net (fo=7, routed)           0.251     1.283    design_1_i/Decision_0/inst/p_tmp_i_reg_1556_reg[4]
    SLICE_X52Y95         FDRE                                         r  design_1_i/Decision_0/inst/recentdatapoints_data_addr_reg_1533_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        0.820     1.186    design_1_i/Decision_0/inst/ap_clk
    SLICE_X52Y95         FDRE                                         r  design_1_i/Decision_0/inst/recentdatapoints_data_addr_reg_1533_reg[4]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.072     1.223    design_1_i/Decision_0/inst/recentdatapoints_data_addr_reg_1533_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_athresh_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.227ns (53.419%)  route 0.198ns (46.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        0.635     0.971    design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X52Y102        FDRE                                         r  design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_athresh_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.128     1.099 r  design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_athresh_reg[31]/Q
                         net (fo=3, routed)           0.198     1.297    design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/a_thresh_reg[31][31]
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.099     1.396 r  design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/rdata[31]_i_3/O
                         net (fo=1, routed)           0.000     1.396    design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/rdata[31]_i_3_n_14
    SLICE_X47Y102        FDRE                                         r  design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        0.911     1.277    design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X47Y102        FDRE                                         r  design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/rdata_reg[31]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X47Y102        FDRE (Hold_fdre_C_D)         0.092     1.330    design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_athresh_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.226ns (53.129%)  route 0.199ns (46.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        0.635     0.971    design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X52Y102        FDRE                                         r  design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_athresh_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.128     1.099 r  design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/int_athresh_reg[29]/Q
                         net (fo=3, routed)           0.199     1.298    design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/a_thresh_reg[31][29]
    SLICE_X49Y103        LUT6 (Prop_lut6_I0_O)        0.098     1.396 r  design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     1.396    design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/rdata[29]_i_1_n_14
    SLICE_X49Y103        FDRE                                         r  design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6950, routed)        0.910     1.276    design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/ap_clk
    SLICE_X49Y103        FDRE                                         r  design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/rdata_reg[29]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.091     1.328    design_1_i/Decision_0/inst/Decision_AXILiteS_s_axi_U/rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y98    design_1_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X50Y102   design_1_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X57Y99    design_1_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X57Y99    design_1_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X57Y99    design_1_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y105   design_1_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y98    design_1_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X50Y105   design_1_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X50Y103   design_1_i/Decision_0/inst/ACaptureThresh_loc_reg_288_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y110   design_1_i/Decision_0/inst/recentVBools_data_U/Decision_recentVBools_data_ram_U/ram_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y110   design_1_i/Decision_0/inst/recentVBools_data_U/Decision_recentVBools_data_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y110   design_1_i/Decision_2/inst/recentABools_data_U/Decision_recentVBools_data_ram_U/ram_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y110   design_1_i/Decision_2/inst/recentABools_data_U/Decision_recentVBools_data_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y71    design_1_i/Decision_1/inst/recentABools_data_U/Decision_recentVBools_data_ram_U/ram_reg_0_15_0_0__0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y71    design_1_i/Decision_1/inst/recentABools_data_U/Decision_recentVBools_data_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y105   design_1_i/Decision_2/inst/recentVBools_data_U/Decision_recentVBools_data_ram_U/ram_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y105   design_1_i/Decision_2/inst/recentVBools_data_U/Decision_recentVBools_data_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y106   design_1_i/Decision_2/inst/recentVBools_data_U/Decision_recentVBools_data_ram_U/ram_reg_0_15_0_0__0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y106   design_1_i/Decision_2/inst/recentVBools_data_U/Decision_recentVBools_data_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y67    design_1_i/Decision_1/inst/recentVBools_data_U/Decision_recentVBools_data_ram_U/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y67    design_1_i/Decision_1/inst/recentVBools_data_U/Decision_recentVBools_data_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y66    design_1_i/Decision_1/inst/recentVBools_data_U/Decision_recentVBools_data_ram_U/ram_reg_0_15_0_0__0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y66    design_1_i/Decision_1/inst/recentVBools_data_U/Decision_recentVBools_data_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y94    design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y94    design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y94    design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y94    design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y94    design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y94    design_1_i/Decision_2/inst/recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg_0_15_0_0__12/SP/CLK



