

================================================================
== Vitis HLS Report for 'nms_Pipeline_VITIS_LOOP_37_4'
================================================================
* Date:           Tue Mar 26 11:43:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cluster_nms_impl
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.206 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_4  |        ?|        ?|         5|          4|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_addr_reg38 = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_addr_reg38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_reg37 = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_reg37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reuse_addr_reg32 = alloca i32 1"   --->   Operation 10 'alloca' 'reuse_addr_reg32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reuse_reg31 = alloca i32 1"   --->   Operation 11 'alloca' 'reuse_reg31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%reuse_addr_reg26 = alloca i32 1"   --->   Operation 12 'alloca' 'reuse_addr_reg26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reuse_reg25 = alloca i32 1"   --->   Operation 13 'alloca' 'reuse_reg25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reuse_addr_reg20 = alloca i32 1"   --->   Operation 14 'alloca' 'reuse_addr_reg20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reuse_reg19 = alloca i32 1"   --->   Operation 15 'alloca' 'reuse_reg19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%reuse_addr_reg14 = alloca i32 1"   --->   Operation 16 'alloca' 'reuse_addr_reg14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reuse_reg13 = alloca i32 1"   --->   Operation 17 'alloca' 'reuse_reg13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 18 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 19 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_pn = alloca i32 1"   --->   Operation 20 'alloca' 'p_pn' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln27_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln27"   --->   Operation 21 'read' 'zext_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%temp_score_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_score"   --->   Operation 22 'read' 'temp_score_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_19 = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %empty"   --->   Operation 23 'read' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tmp_1"   --->   Operation 24 'read' 'tmp_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln24_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln24"   --->   Operation 25 'read' 'zext_ln24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln36_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln36"   --->   Operation 26 'read' 'zext_ln36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln27_cast = zext i6 %zext_ln27_read"   --->   Operation 27 'zext' 'zext_ln27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln24_cast = zext i6 %zext_ln24_read"   --->   Operation 28 'zext' 'zext_ln24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln36_cast = zext i7 %zext_ln36_read"   --->   Operation 29 'zext' 'zext_ln36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %zext_ln36_cast, i16 %p_pn"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %reuse_reg"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg13"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg14"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg19"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg20"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg25"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg26"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg31"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg32"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg37"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg38"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond59"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_pn_load = load i16 %p_pn" [cluster_nms_impl/src/nms_impl.cpp:36]   --->   Operation 44 'load' 'p_pn_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.07ns)   --->   "%preIndex = sub i16 %p_pn_load, i16 %zext_ln24_cast" [cluster_nms_impl/src/nms_impl.cpp:36]   --->   Operation 45 'sub' 'preIndex' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i16 %preIndex" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 46 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%bboxes_info_score_addr = getelementptr i32 %bboxes_info_score, i64 0, i64 %zext_ln37" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 47 'getelementptr' 'bboxes_info_score_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%bboxes_info_score_load = load i7 %bboxes_info_score_addr" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 48 'load' 'bboxes_info_score_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 49 [1/1] (1.91ns)   --->   "%icmp_ln37_2 = icmp_ne  i8 %tmp_1_read, i8 255" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 49 'icmp' 'icmp_ln37_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.28ns)   --->   "%icmp_ln37_3 = icmp_eq  i23 %tmp_19, i23 0" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 50 'icmp' 'icmp_ln37_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i16 %preIndex" [cluster_nms_impl/src/nms_impl.cpp:46]   --->   Operation 51 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.87ns)   --->   "%add_ln46 = add i7 %trunc_ln46, i7 %zext_ln27_cast" [cluster_nms_impl/src/nms_impl.cpp:46]   --->   Operation 52 'add' 'add_ln46' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%reuse_addr_reg14_load = load i64 %reuse_addr_reg14"   --->   Operation 53 'load' 'reuse_addr_reg14_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/2] (3.25ns)   --->   "%bboxes_info_score_load = load i7 %bboxes_info_score_addr" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 54 'load' 'bboxes_info_score_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 55 [1/1] (3.52ns)   --->   "%addr_cmp17 = icmp_eq  i64 %reuse_addr_reg14_load, i64 %zext_ln37" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 55 'icmp' 'addr_cmp17' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.12>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%reuse_reg13_load = load i32 %reuse_reg13"   --->   Operation 56 'load' 'reuse_reg13_load' <Predicate = (addr_cmp17)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.69ns)   --->   "%reuse_select18 = select i1 %addr_cmp17, i32 %reuse_reg13_load, i32 %bboxes_info_score_load" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 57 'select' 'reuse_select18' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_olt  i32 %reuse_select18, i32 %temp_score_read" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 58 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i32 %reuse_select18" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 59 'bitcast' 'bitcast_ln37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln37, i32 23, i32 30" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 60 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i32 %bitcast_ln37" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 61 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.91ns)   --->   "%icmp_ln37 = icmp_ne  i8 %tmp, i8 255" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 62 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (2.28ns)   --->   "%icmp_ln37_1 = icmp_eq  i23 %trunc_ln37, i23 0" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 63 'icmp' 'icmp_ln37_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_1)   --->   "%or_ln37 = or i1 %icmp_ln37_1, i1 %icmp_ln37" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 64 'or' 'or_ln37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_1)   --->   "%or_ln37_1 = or i1 %icmp_ln37_3, i1 %icmp_ln37_2" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 65 'or' 'or_ln37_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_olt  i32 %reuse_select18, i32 %temp_score_read" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 66 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_1)   --->   "%and_ln37 = and i1 %tmp_2, i1 %or_ln37_1" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 67 'and' 'and_ln37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_1 = and i1 %and_ln37, i1 %or_ln37" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 68 'and' 'and_ln37_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i7 %add_ln46" [cluster_nms_impl/src/nms_impl.cpp:46]   --->   Operation 69 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %and_ln37_1, void %for.inc139.exitStub, void %while.body65" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 70 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%bboxes_info_x1_addr_2 = getelementptr i32 %bboxes_info_x1, i64 0, i64 %zext_ln37" [cluster_nms_impl/src/nms_impl.cpp:38]   --->   Operation 71 'getelementptr' 'bboxes_info_x1_addr_2' <Predicate = (and_ln37_1)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%reuse_addr_reg38_load = load i64 %reuse_addr_reg38"   --->   Operation 72 'load' 'reuse_addr_reg38_load' <Predicate = (and_ln37_1)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (3.25ns)   --->   "%bboxes_info_x1_load_1 = load i7 %bboxes_info_x1_addr_2" [cluster_nms_impl/src/nms_impl.cpp:38]   --->   Operation 73 'load' 'bboxes_info_x1_load_1' <Predicate = (and_ln37_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 74 [1/1] (3.52ns)   --->   "%addr_cmp41 = icmp_eq  i64 %reuse_addr_reg38_load, i64 %zext_ln37" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 74 'icmp' 'addr_cmp41' <Predicate = (and_ln37_1)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%bboxes_info_y1_addr_2 = getelementptr i32 %bboxes_info_y1, i64 0, i64 %zext_ln37" [cluster_nms_impl/src/nms_impl.cpp:39]   --->   Operation 75 'getelementptr' 'bboxes_info_y1_addr_2' <Predicate = (and_ln37_1)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%reuse_addr_reg32_load = load i64 %reuse_addr_reg32"   --->   Operation 76 'load' 'reuse_addr_reg32_load' <Predicate = (and_ln37_1)> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (3.25ns)   --->   "%bboxes_info_y1_load_1 = load i7 %bboxes_info_y1_addr_2" [cluster_nms_impl/src/nms_impl.cpp:39]   --->   Operation 77 'load' 'bboxes_info_y1_load_1' <Predicate = (and_ln37_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 78 [1/1] (3.52ns)   --->   "%addr_cmp35 = icmp_eq  i64 %reuse_addr_reg32_load, i64 %zext_ln37" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 78 'icmp' 'addr_cmp35' <Predicate = (and_ln37_1)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%bboxes_info_x2_addr_2 = getelementptr i32 %bboxes_info_x2, i64 0, i64 %zext_ln37" [cluster_nms_impl/src/nms_impl.cpp:40]   --->   Operation 79 'getelementptr' 'bboxes_info_x2_addr_2' <Predicate = (and_ln37_1)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%reuse_addr_reg26_load = load i64 %reuse_addr_reg26"   --->   Operation 80 'load' 'reuse_addr_reg26_load' <Predicate = (and_ln37_1)> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (3.25ns)   --->   "%bboxes_info_x2_load_1 = load i7 %bboxes_info_x2_addr_2" [cluster_nms_impl/src/nms_impl.cpp:40]   --->   Operation 81 'load' 'bboxes_info_x2_load_1' <Predicate = (and_ln37_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 82 [1/1] (3.52ns)   --->   "%addr_cmp29 = icmp_eq  i64 %reuse_addr_reg26_load, i64 %zext_ln37" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 82 'icmp' 'addr_cmp29' <Predicate = (and_ln37_1)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%bboxes_info_y2_addr_2 = getelementptr i32 %bboxes_info_y2, i64 0, i64 %zext_ln37" [cluster_nms_impl/src/nms_impl.cpp:41]   --->   Operation 83 'getelementptr' 'bboxes_info_y2_addr_2' <Predicate = (and_ln37_1)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%reuse_addr_reg20_load = load i64 %reuse_addr_reg20"   --->   Operation 84 'load' 'reuse_addr_reg20_load' <Predicate = (and_ln37_1)> <Delay = 0.00>
ST_4 : Operation 85 [2/2] (3.25ns)   --->   "%bboxes_info_y2_load_1 = load i7 %bboxes_info_y2_addr_2" [cluster_nms_impl/src/nms_impl.cpp:41]   --->   Operation 85 'load' 'bboxes_info_y2_load_1' <Predicate = (and_ln37_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 86 [1/1] (3.52ns)   --->   "%addr_cmp23 = icmp_eq  i64 %reuse_addr_reg20_load, i64 %zext_ln37" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 86 'icmp' 'addr_cmp23' <Predicate = (and_ln37_1)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%bboxes_info_index_addr_1 = getelementptr i7 %bboxes_info_index, i64 0, i64 %zext_ln37" [cluster_nms_impl/src/nms_impl.cpp:43]   --->   Operation 87 'getelementptr' 'bboxes_info_index_addr_1' <Predicate = (and_ln37_1)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 88 'load' 'reuse_addr_reg_load' <Predicate = (and_ln37_1)> <Delay = 0.00>
ST_4 : Operation 89 [2/2] (2.32ns)   --->   "%bboxes_info_index_load = load i7 %bboxes_info_index_addr_1" [cluster_nms_impl/src/nms_impl.cpp:43]   --->   Operation 89 'load' 'bboxes_info_index_load' <Predicate = (and_ln37_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 100> <RAM>
ST_4 : Operation 90 [1/1] (3.52ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln37" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 90 'icmp' 'addr_cmp' <Predicate = (and_ln37_1)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %zext_ln46_out, i7 %add_ln46" [cluster_nms_impl/src/nms_impl.cpp:46]   --->   Operation 134 'write' 'write_ln46' <Predicate = (!and_ln37_1)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 135 'ret' 'ret_ln0' <Predicate = (!and_ln37_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.20>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%bboxes_info_index_addr = getelementptr i7 %bboxes_info_index, i64 0, i64 %zext_ln46" [cluster_nms_impl/src/nms_impl.cpp:51]   --->   Operation 91 'getelementptr' 'bboxes_info_index_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%bboxes_info_score_addr_1 = getelementptr i32 %bboxes_info_score, i64 0, i64 %zext_ln46" [cluster_nms_impl/src/nms_impl.cpp:50]   --->   Operation 92 'getelementptr' 'bboxes_info_score_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%bboxes_info_y2_addr = getelementptr i32 %bboxes_info_y2, i64 0, i64 %zext_ln46" [cluster_nms_impl/src/nms_impl.cpp:49]   --->   Operation 93 'getelementptr' 'bboxes_info_y2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%bboxes_info_x2_addr = getelementptr i32 %bboxes_info_x2, i64 0, i64 %zext_ln46" [cluster_nms_impl/src/nms_impl.cpp:48]   --->   Operation 94 'getelementptr' 'bboxes_info_x2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%bboxes_info_y1_addr = getelementptr i32 %bboxes_info_y1, i64 0, i64 %zext_ln46" [cluster_nms_impl/src/nms_impl.cpp:47]   --->   Operation 95 'getelementptr' 'bboxes_info_y1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%bboxes_info_x1_addr = getelementptr i32 %bboxes_info_x1, i64 0, i64 %zext_ln46" [cluster_nms_impl/src/nms_impl.cpp:46]   --->   Operation 96 'getelementptr' 'bboxes_info_x1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [cluster_nms_impl/src/nms_impl.cpp:38]   --->   Operation 97 'specpipeline' 'specpipeline_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 98 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%reuse_reg37_load = load i32 %reuse_reg37"   --->   Operation 99 'load' 'reuse_reg37_load' <Predicate = (addr_cmp41)> <Delay = 0.00>
ST_5 : Operation 100 [1/2] (3.25ns)   --->   "%bboxes_info_x1_load_1 = load i7 %bboxes_info_x1_addr_2" [cluster_nms_impl/src/nms_impl.cpp:38]   --->   Operation 100 'load' 'bboxes_info_x1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 101 [1/1] (0.69ns)   --->   "%reuse_select42 = select i1 %addr_cmp41, i32 %reuse_reg37_load, i32 %bboxes_info_x1_load_1" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 101 'select' 'reuse_select42' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln38 = store i32 %reuse_select42, i7 %bboxes_info_x1_addr" [cluster_nms_impl/src/nms_impl.cpp:38]   --->   Operation 102 'store' 'store_ln38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 %reuse_select42, i32 %reuse_reg37" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 103 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln46 = store i64 %zext_ln46, i64 %reuse_addr_reg38" [cluster_nms_impl/src/nms_impl.cpp:46]   --->   Operation 104 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%reuse_reg31_load = load i32 %reuse_reg31"   --->   Operation 105 'load' 'reuse_reg31_load' <Predicate = (addr_cmp35)> <Delay = 0.00>
ST_5 : Operation 106 [1/2] (3.25ns)   --->   "%bboxes_info_y1_load_1 = load i7 %bboxes_info_y1_addr_2" [cluster_nms_impl/src/nms_impl.cpp:39]   --->   Operation 106 'load' 'bboxes_info_y1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 107 [1/1] (0.69ns)   --->   "%reuse_select36 = select i1 %addr_cmp35, i32 %reuse_reg31_load, i32 %bboxes_info_y1_load_1" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 107 'select' 'reuse_select36' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln39 = store i32 %reuse_select36, i7 %bboxes_info_y1_addr" [cluster_nms_impl/src/nms_impl.cpp:39]   --->   Operation 108 'store' 'store_ln39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 %reuse_select36, i32 %reuse_reg31" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 109 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln46 = store i64 %zext_ln46, i64 %reuse_addr_reg32" [cluster_nms_impl/src/nms_impl.cpp:46]   --->   Operation 110 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%reuse_reg25_load = load i32 %reuse_reg25"   --->   Operation 111 'load' 'reuse_reg25_load' <Predicate = (addr_cmp29)> <Delay = 0.00>
ST_5 : Operation 112 [1/2] (3.25ns)   --->   "%bboxes_info_x2_load_1 = load i7 %bboxes_info_x2_addr_2" [cluster_nms_impl/src/nms_impl.cpp:40]   --->   Operation 112 'load' 'bboxes_info_x2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 113 [1/1] (0.69ns)   --->   "%reuse_select30 = select i1 %addr_cmp29, i32 %reuse_reg25_load, i32 %bboxes_info_x2_load_1" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 113 'select' 'reuse_select30' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %reuse_select30, i7 %bboxes_info_x2_addr" [cluster_nms_impl/src/nms_impl.cpp:40]   --->   Operation 114 'store' 'store_ln40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 %reuse_select30, i32 %reuse_reg25" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 115 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln46 = store i64 %zext_ln46, i64 %reuse_addr_reg26" [cluster_nms_impl/src/nms_impl.cpp:46]   --->   Operation 116 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%reuse_reg19_load = load i32 %reuse_reg19"   --->   Operation 117 'load' 'reuse_reg19_load' <Predicate = (addr_cmp23)> <Delay = 0.00>
ST_5 : Operation 118 [1/2] (3.25ns)   --->   "%bboxes_info_y2_load_1 = load i7 %bboxes_info_y2_addr_2" [cluster_nms_impl/src/nms_impl.cpp:41]   --->   Operation 118 'load' 'bboxes_info_y2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 119 [1/1] (0.69ns)   --->   "%reuse_select24 = select i1 %addr_cmp23, i32 %reuse_reg19_load, i32 %bboxes_info_y2_load_1" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 119 'select' 'reuse_select24' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln41 = store i32 %reuse_select24, i7 %bboxes_info_y2_addr" [cluster_nms_impl/src/nms_impl.cpp:41]   --->   Operation 120 'store' 'store_ln41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 %reuse_select24, i32 %reuse_reg19" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 121 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln46 = store i64 %zext_ln46, i64 %reuse_addr_reg20" [cluster_nms_impl/src/nms_impl.cpp:46]   --->   Operation 122 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %reuse_select18, i7 %bboxes_info_score_addr_1" [cluster_nms_impl/src/nms_impl.cpp:42]   --->   Operation 123 'store' 'store_ln42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 %reuse_select18, i32 %reuse_reg13" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 124 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 125 [1/1] (1.58ns)   --->   "%store_ln46 = store i64 %zext_ln46, i64 %reuse_addr_reg14" [cluster_nms_impl/src/nms_impl.cpp:46]   --->   Operation 125 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i7 %reuse_reg"   --->   Operation 126 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_5 : Operation 127 [1/2] (2.32ns)   --->   "%bboxes_info_index_load = load i7 %bboxes_info_index_addr_1" [cluster_nms_impl/src/nms_impl.cpp:43]   --->   Operation 127 'load' 'bboxes_info_index_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 100> <RAM>
ST_5 : Operation 128 [1/1] (0.99ns)   --->   "%reuse_select = select i1 %addr_cmp, i7 %reuse_reg_load, i7 %bboxes_info_index_load" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 128 'select' 'reuse_select' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (2.32ns)   --->   "%store_ln43 = store i7 %reuse_select, i7 %bboxes_info_index_addr" [cluster_nms_impl/src/nms_impl.cpp:43]   --->   Operation 129 'store' 'store_ln43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 100> <RAM>
ST_5 : Operation 130 [1/1] (1.58ns)   --->   "%store_ln37 = store i7 %reuse_select, i7 %reuse_reg" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 130 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 131 [1/1] (1.58ns)   --->   "%store_ln46 = store i64 %zext_ln46, i64 %reuse_addr_reg" [cluster_nms_impl/src/nms_impl.cpp:46]   --->   Operation 131 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 132 [1/1] (1.58ns)   --->   "%store_ln36 = store i16 %preIndex, i16 %p_pn" [cluster_nms_impl/src/nms_impl.cpp:36]   --->   Operation 132 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln37 = br void %while.cond59" [cluster_nms_impl/src/nms_impl.cpp:37]   --->   Operation 133 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.919ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of variable 'zext_ln36_cast' on local variable 'p_pn' [36]  (1.588 ns)
	'load' operation 16 bit ('p_pn_load', cluster_nms_impl/src/nms_impl.cpp:36) on local variable 'p_pn' [51]  (0.000 ns)
	'sub' operation 16 bit ('preIndex', cluster_nms_impl/src/nms_impl.cpp:36) [52]  (2.077 ns)
	'getelementptr' operation 7 bit ('bboxes_info_score_addr', cluster_nms_impl/src/nms_impl.cpp:37) [54]  (0.000 ns)
	'load' operation 32 bit ('bboxes_info_score_load', cluster_nms_impl/src/nms_impl.cpp:37) on array 'bboxes_info_score' [57]  (3.254 ns)

 <State 2>: 3.520ns
The critical path consists of the following:
	'load' operation 64 bit ('reuse_addr_reg14_load') on local variable 'reuse_addr_reg14' [56]  (0.000 ns)
	'icmp' operation 1 bit ('addr_cmp17', cluster_nms_impl/src/nms_impl.cpp:37) [58]  (3.520 ns)

 <State 3>: 6.129ns
The critical path consists of the following:
	'load' operation 32 bit ('reuse_reg13_load') on local variable 'reuse_reg13' [55]  (0.000 ns)
	'select' operation 32 bit ('reuse_select18', cluster_nms_impl/src/nms_impl.cpp:37) [59]  (0.698 ns)
	'fcmp' operation 1 bit ('tmp_2', cluster_nms_impl/src/nms_impl.cpp:37) [69]  (5.431 ns)

 <State 4>: 6.409ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_2', cluster_nms_impl/src/nms_impl.cpp:37) [69]  (5.431 ns)
	'and' operation 1 bit ('and_ln37', cluster_nms_impl/src/nms_impl.cpp:37) [70]  (0.000 ns)
	'and' operation 1 bit ('and_ln37_1', cluster_nms_impl/src/nms_impl.cpp:37) [71]  (0.978 ns)

 <State 5>: 7.206ns
The critical path consists of the following:
	'load' operation 32 bit ('bboxes_info_x1_load_1', cluster_nms_impl/src/nms_impl.cpp:38) on array 'bboxes_info_x1' [88]  (3.254 ns)
	'select' operation 32 bit ('reuse_select42', cluster_nms_impl/src/nms_impl.cpp:37) [90]  (0.698 ns)
	'store' operation 0 bit ('store_ln38', cluster_nms_impl/src/nms_impl.cpp:38) of variable 'reuse_select42', cluster_nms_impl/src/nms_impl.cpp:37 on array 'bboxes_info_x1' [91]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
