digraph data_path {
  BITSEL_u16_u1_21_wire [shape=ellipse];
  BITSEL_u16_u1_29_wire [shape=ellipse];
  NOT_u1_u1_22_wire [shape=ellipse];
  exp_all_zero_13 [shape=ellipse];
  konst_11_wire_constant [shape=ellipse];
  konst_20_wire_constant [shape=ellipse];
  konst_28_wire_constant [shape=ellipse];
  slice_10_wire [shape=ellipse];
  AND_u1_u1_24_inst [shape=rectangle];
NOT_u1_u1_22_wire  -> AND_u1_u1_24_inst;
exp_all_zero_13  -> AND_u1_u1_24_inst;
AND_u1_u1_24_inst -> zero;
  AND_u1_u1_31_inst [shape=rectangle];
BITSEL_u16_u1_29_wire  -> AND_u1_u1_31_inst;
exp_all_zero_13  -> AND_u1_u1_31_inst;
AND_u1_u1_31_inst -> inf;
  BITSEL_u16_u1_21_inst [shape=diamond];
num  -> BITSEL_u16_u1_21_inst;
konst_20_wire_constant  -> BITSEL_u16_u1_21_inst;
BITSEL_u16_u1_21_inst -> BITSEL_u16_u1_21_wire;
  BITSEL_u16_u1_29_inst [shape=diamond];
num  -> BITSEL_u16_u1_29_inst;
konst_28_wire_constant  -> BITSEL_u16_u1_29_inst;
BITSEL_u16_u1_29_inst -> BITSEL_u16_u1_29_wire;
  EQ_u15_u1_12_inst [shape=diamond];
slice_10_wire  -> EQ_u15_u1_12_inst;
konst_11_wire_constant  -> EQ_u15_u1_12_inst;
EQ_u15_u1_12_inst -> exp_all_zero_13;
  NOT_u1_u1_16_inst [shape=rectangle];
exp_all_zero_13  -> NOT_u1_u1_16_inst;
NOT_u1_u1_16_inst -> normal;
  NOT_u1_u1_22_inst [shape=diamond];
BITSEL_u16_u1_21_wire  -> NOT_u1_u1_22_inst;
NOT_u1_u1_22_inst -> NOT_u1_u1_22_wire;
  slice_10_inst [shape=diamond];
num  -> slice_10_inst;
slice_10_inst -> slice_10_wire;
}
