
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={3,imm}                                Premise(F2)
	S3= ICache[addr]={3,imm}                                    Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out={3,imm}                                     ICache-Search(S17,S3)
	S20= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S21= IR_IMMU.In={3,imm}                                     Path(S19,S20)
	S22= ICache.Out=>ICacheReg.In                               Premise(F10)
	S23= ICacheReg.In={3,imm}                                   Path(S19,S22)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S25= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S24)
	S26= ICache.Out=>IR_ID.In                                   Premise(F12)
	S27= IR_ID.In={3,imm}                                       Path(S19,S26)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S30= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S32= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S33= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S32)
	S34= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S35= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S36= CtrlASIDIn=0                                           Premise(F20)
	S37= CtrlCP0=0                                              Premise(F21)
	S38= CP0[ASID]=pid                                          CP0-Hold(S0,S37)
	S39= CtrlEPCIn=0                                            Premise(F22)
	S40= CtrlExCodeIn=0                                         Premise(F23)
	S41= CtrlIMMU=0                                             Premise(F24)
	S42= CtrlPC=0                                               Premise(F25)
	S43= CtrlPCInc=1                                            Premise(F26)
	S44= PC[Out]=addr+4                                         PC-Inc(S1,S42,S43)
	S45= PC[CIA]=addr                                           PC-Inc(S1,S42,S43)
	S46= CtrlIAddrReg=0                                         Premise(F27)
	S47= CtrlICache=0                                           Premise(F28)
	S48= ICache[addr]={3,imm}                                   ICache-Hold(S3,S47)
	S49= CtrlIR_IMMU=0                                          Premise(F29)
	S50= CtrlICacheReg=0                                        Premise(F30)
	S51= CtrlIR_ID=1                                            Premise(F31)
	S52= [IR_ID]={3,imm}                                        IR_ID-Write(S27,S51)
	S53= CtrlIMem=0                                             Premise(F32)
	S54= IMem[{pid,addr}]={3,imm}                               IMem-Hold(S2,S53)
	S55= CtrlIRMux=0                                            Premise(F33)
	S56= CtrlGPR=0                                              Premise(F34)
	S57= CtrlIR_EX=0                                            Premise(F35)
	S58= CtrlIR_MEM=0                                           Premise(F36)
	S59= CtrlIR_DMMU1=0                                         Premise(F37)
	S60= CtrlIR_WB=0                                            Premise(F38)
	S61= CtrlIR_DMMU2=0                                         Premise(F39)

ID	S62= CP0.ASID=pid                                           CP0-Read-ASID(S38)
	S63= PC.Out=addr+4                                          PC-Out(S44)
	S64= PC.CIA=addr                                            PC-Out(S45)
	S65= PC.CIA31_28=addr[31:28]                                PC-Out(S45)
	S66= IR_ID.Out={3,imm}                                      IR-Out(S52)
	S67= IR_ID.Out31_26=3                                       IR-Out(S52)
	S68= IR_ID.Out25_0=imm                                      IR-Out(S52)
	S69= IR_ID.Out=>FU.IR_ID                                    Premise(F60)
	S70= FU.IR_ID={3,imm}                                       Path(S66,S69)
	S71= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F61)
	S72= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F62)
	S73= IR_ID.Out31_26=>CU_ID.Op                               Premise(F63)
	S74= CU_ID.Op=3                                             Path(S67,S73)
	S75= PC.CIA31_28=>ADDREXT.PCpart                            Premise(F64)
	S76= ADDREXT.PCpart=addr[31:28]                             Path(S65,S75)
	S77= IR_ID.Out25_0=>ADDREXT.In                              Premise(F65)
	S78= ADDREXT.In=imm                                         Path(S68,S77)
	S79= ADDREXT.Out={addr[31:28],imm,2'b0}                     ADDREXT-EXT(S76,S78)
	S80= ADDREXT.Out=>PC.In                                     Premise(F66)
	S81= PC.In={addr[31:28],imm,2'b0}                           Path(S79,S80)
	S82= GPR.WReg=5'd31                                         Premise(F67)
	S83= PC.Out=>GPR.WData                                      Premise(F68)
	S84= GPR.WData=addr+4                                       Path(S63,S83)
	S85= IR_ID.Out=>IR_EX.In                                    Premise(F69)
	S86= IR_EX.In={3,imm}                                       Path(S66,S85)
	S87= FU.Halt_ID=>CU_ID.Halt                                 Premise(F70)
	S88= FU.Bub_ID=>CU_ID.Bub                                   Premise(F71)
	S89= FU.InID1_RReg=5'b00000                                 Premise(F72)
	S90= FU.InID2_RReg=5'b00000                                 Premise(F73)
	S91= CtrlASIDIn=0                                           Premise(F74)
	S92= CtrlCP0=0                                              Premise(F75)
	S93= CP0[ASID]=pid                                          CP0-Hold(S38,S92)
	S94= CtrlEPCIn=0                                            Premise(F76)
	S95= CtrlExCodeIn=0                                         Premise(F77)
	S96= CtrlIMMU=0                                             Premise(F78)
	S97= CtrlPC=1                                               Premise(F79)
	S98= CtrlPCInc=0                                            Premise(F80)
	S99= PC[CIA]=addr                                           PC-Hold(S45,S98)
	S100= PC[Out]={addr[31:28],imm,2'b0}                        PC-Write(S81,S97,S98)
	S101= CtrlIAddrReg=0                                        Premise(F81)
	S102= CtrlICache=0                                          Premise(F82)
	S103= ICache[addr]={3,imm}                                  ICache-Hold(S48,S102)
	S104= CtrlIR_IMMU=0                                         Premise(F83)
	S105= CtrlICacheReg=0                                       Premise(F84)
	S106= CtrlIR_ID=0                                           Premise(F85)
	S107= [IR_ID]={3,imm}                                       IR_ID-Hold(S52,S106)
	S108= CtrlIMem=0                                            Premise(F86)
	S109= IMem[{pid,addr}]={3,imm}                              IMem-Hold(S54,S108)
	S110= CtrlIRMux=0                                           Premise(F87)
	S111= CtrlGPR=1                                             Premise(F88)
	S112= GPR[5'd31]=addr+4                                     GPR-Write(S82,S84,S111)
	S113= CtrlIR_EX=1                                           Premise(F89)
	S114= [IR_EX]={3,imm}                                       IR_EX-Write(S86,S113)
	S115= CtrlIR_MEM=0                                          Premise(F90)
	S116= CtrlIR_DMMU1=0                                        Premise(F91)
	S117= CtrlIR_WB=0                                           Premise(F92)
	S118= CtrlIR_DMMU2=0                                        Premise(F93)

EX	S119= CP0.ASID=pid                                          CP0-Read-ASID(S93)
	S120= PC.CIA=addr                                           PC-Out(S99)
	S121= PC.CIA31_28=addr[31:28]                               PC-Out(S99)
	S122= PC.Out={addr[31:28],imm,2'b0}                         PC-Out(S100)
	S123= IR_ID.Out={3,imm}                                     IR-Out(S107)
	S124= IR_ID.Out31_26=3                                      IR-Out(S107)
	S125= IR_ID.Out25_0=imm                                     IR-Out(S107)
	S126= IR_EX.Out={3,imm}                                     IR_EX-Out(S114)
	S127= IR_EX.Out31_26=3                                      IR_EX-Out(S114)
	S128= IR_EX.Out25_0=imm                                     IR_EX-Out(S114)
	S129= IR_EX.Out=>FU.IR_EX                                   Premise(F94)
	S130= FU.IR_EX={3,imm}                                      Path(S126,S129)
	S131= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F95)
	S132= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F96)
	S133= IR_EX.Out31_26=>CU_EX.Op                              Premise(F97)
	S134= CU_EX.Op=3                                            Path(S127,S133)
	S135= IR_EX.Out=>IR_MEM.In                                  Premise(F98)
	S136= IR_MEM.In={3,imm}                                     Path(S126,S135)
	S137= FU.InEX_WReg=5'b00000                                 Premise(F99)
	S138= CtrlASIDIn=0                                          Premise(F100)
	S139= CtrlCP0=0                                             Premise(F101)
	S140= CP0[ASID]=pid                                         CP0-Hold(S93,S139)
	S141= CtrlEPCIn=0                                           Premise(F102)
	S142= CtrlExCodeIn=0                                        Premise(F103)
	S143= CtrlIMMU=0                                            Premise(F104)
	S144= CtrlPC=0                                              Premise(F105)
	S145= CtrlPCInc=0                                           Premise(F106)
	S146= PC[CIA]=addr                                          PC-Hold(S99,S145)
	S147= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S100,S144,S145)
	S148= CtrlIAddrReg=0                                        Premise(F107)
	S149= CtrlICache=0                                          Premise(F108)
	S150= ICache[addr]={3,imm}                                  ICache-Hold(S103,S149)
	S151= CtrlIR_IMMU=0                                         Premise(F109)
	S152= CtrlICacheReg=0                                       Premise(F110)
	S153= CtrlIR_ID=0                                           Premise(F111)
	S154= [IR_ID]={3,imm}                                       IR_ID-Hold(S107,S153)
	S155= CtrlIMem=0                                            Premise(F112)
	S156= IMem[{pid,addr}]={3,imm}                              IMem-Hold(S109,S155)
	S157= CtrlIRMux=0                                           Premise(F113)
	S158= CtrlGPR=0                                             Premise(F114)
	S159= GPR[5'd31]=addr+4                                     GPR-Hold(S112,S158)
	S160= CtrlIR_EX=0                                           Premise(F115)
	S161= [IR_EX]={3,imm}                                       IR_EX-Hold(S114,S160)
	S162= CtrlIR_MEM=1                                          Premise(F116)
	S163= [IR_MEM]={3,imm}                                      IR_MEM-Write(S136,S162)
	S164= CtrlIR_DMMU1=0                                        Premise(F117)
	S165= CtrlIR_WB=0                                           Premise(F118)
	S166= CtrlIR_DMMU2=0                                        Premise(F119)

MEM	S167= CP0.ASID=pid                                          CP0-Read-ASID(S140)
	S168= PC.CIA=addr                                           PC-Out(S146)
	S169= PC.CIA31_28=addr[31:28]                               PC-Out(S146)
	S170= PC.Out={addr[31:28],imm,2'b0}                         PC-Out(S147)
	S171= IR_ID.Out={3,imm}                                     IR-Out(S154)
	S172= IR_ID.Out31_26=3                                      IR-Out(S154)
	S173= IR_ID.Out25_0=imm                                     IR-Out(S154)
	S174= IR_EX.Out={3,imm}                                     IR_EX-Out(S161)
	S175= IR_EX.Out31_26=3                                      IR_EX-Out(S161)
	S176= IR_EX.Out25_0=imm                                     IR_EX-Out(S161)
	S177= IR_MEM.Out={3,imm}                                    IR_MEM-Out(S163)
	S178= IR_MEM.Out31_26=3                                     IR_MEM-Out(S163)
	S179= IR_MEM.Out25_0=imm                                    IR_MEM-Out(S163)
	S180= IR_MEM.Out=>FU.IR_MEM                                 Premise(F120)
	S181= FU.IR_MEM={3,imm}                                     Path(S177,S180)
	S182= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F121)
	S183= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F122)
	S184= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F123)
	S185= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F124)
	S186= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F125)
	S187= CU_MEM.Op=3                                           Path(S178,S186)
	S188= IR_MEM.Out=>IR_DMMU1.In                               Premise(F126)
	S189= IR_DMMU1.In={3,imm}                                   Path(S177,S188)
	S190= IR_MEM.Out=>IR_WB.In                                  Premise(F127)
	S191= IR_WB.In={3,imm}                                      Path(S177,S190)
	S192= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F128)
	S193= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F129)
	S194= FU.InMEM_WReg=5'b00000                                Premise(F130)
	S195= CtrlASIDIn=0                                          Premise(F131)
	S196= CtrlCP0=0                                             Premise(F132)
	S197= CP0[ASID]=pid                                         CP0-Hold(S140,S196)
	S198= CtrlEPCIn=0                                           Premise(F133)
	S199= CtrlExCodeIn=0                                        Premise(F134)
	S200= CtrlIMMU=0                                            Premise(F135)
	S201= CtrlPC=0                                              Premise(F136)
	S202= CtrlPCInc=0                                           Premise(F137)
	S203= PC[CIA]=addr                                          PC-Hold(S146,S202)
	S204= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S147,S201,S202)
	S205= CtrlIAddrReg=0                                        Premise(F138)
	S206= CtrlICache=0                                          Premise(F139)
	S207= ICache[addr]={3,imm}                                  ICache-Hold(S150,S206)
	S208= CtrlIR_IMMU=0                                         Premise(F140)
	S209= CtrlICacheReg=0                                       Premise(F141)
	S210= CtrlIR_ID=0                                           Premise(F142)
	S211= [IR_ID]={3,imm}                                       IR_ID-Hold(S154,S210)
	S212= CtrlIMem=0                                            Premise(F143)
	S213= IMem[{pid,addr}]={3,imm}                              IMem-Hold(S156,S212)
	S214= CtrlIRMux=0                                           Premise(F144)
	S215= CtrlGPR=0                                             Premise(F145)
	S216= GPR[5'd31]=addr+4                                     GPR-Hold(S159,S215)
	S217= CtrlIR_EX=0                                           Premise(F146)
	S218= [IR_EX]={3,imm}                                       IR_EX-Hold(S161,S217)
	S219= CtrlIR_MEM=0                                          Premise(F147)
	S220= [IR_MEM]={3,imm}                                      IR_MEM-Hold(S163,S219)
	S221= CtrlIR_DMMU1=1                                        Premise(F148)
	S222= [IR_DMMU1]={3,imm}                                    IR_DMMU1-Write(S189,S221)
	S223= CtrlIR_WB=1                                           Premise(F149)
	S224= [IR_WB]={3,imm}                                       IR_WB-Write(S191,S223)
	S225= CtrlIR_DMMU2=0                                        Premise(F150)

WB	S226= CP0.ASID=pid                                          CP0-Read-ASID(S197)
	S227= PC.CIA=addr                                           PC-Out(S203)
	S228= PC.CIA31_28=addr[31:28]                               PC-Out(S203)
	S229= PC.Out={addr[31:28],imm,2'b0}                         PC-Out(S204)
	S230= IR_ID.Out={3,imm}                                     IR-Out(S211)
	S231= IR_ID.Out31_26=3                                      IR-Out(S211)
	S232= IR_ID.Out25_0=imm                                     IR-Out(S211)
	S233= IR_EX.Out={3,imm}                                     IR_EX-Out(S218)
	S234= IR_EX.Out31_26=3                                      IR_EX-Out(S218)
	S235= IR_EX.Out25_0=imm                                     IR_EX-Out(S218)
	S236= IR_MEM.Out={3,imm}                                    IR_MEM-Out(S220)
	S237= IR_MEM.Out31_26=3                                     IR_MEM-Out(S220)
	S238= IR_MEM.Out25_0=imm                                    IR_MEM-Out(S220)
	S239= IR_DMMU1.Out={3,imm}                                  IR_DMMU1-Out(S222)
	S240= IR_DMMU1.Out31_26=3                                   IR_DMMU1-Out(S222)
	S241= IR_DMMU1.Out25_0=imm                                  IR_DMMU1-Out(S222)
	S242= IR_WB.Out={3,imm}                                     IR-Out(S224)
	S243= IR_WB.Out31_26=3                                      IR-Out(S224)
	S244= IR_WB.Out25_0=imm                                     IR-Out(S224)
	S245= IR_WB.Out=>FU.IR_WB                                   Premise(F206)
	S246= FU.IR_WB={3,imm}                                      Path(S242,S245)
	S247= IR_WB.Out31_26=>CU_WB.Op                              Premise(F207)
	S248= CU_WB.Op=3                                            Path(S243,S247)
	S249= FU.InWB_WReg=5'b00000                                 Premise(F208)
	S250= CtrlASIDIn=0                                          Premise(F209)
	S251= CtrlCP0=0                                             Premise(F210)
	S252= CP0[ASID]=pid                                         CP0-Hold(S197,S251)
	S253= CtrlEPCIn=0                                           Premise(F211)
	S254= CtrlExCodeIn=0                                        Premise(F212)
	S255= CtrlIMMU=0                                            Premise(F213)
	S256= CtrlPC=0                                              Premise(F214)
	S257= CtrlPCInc=0                                           Premise(F215)
	S258= PC[CIA]=addr                                          PC-Hold(S203,S257)
	S259= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S204,S256,S257)
	S260= CtrlIAddrReg=0                                        Premise(F216)
	S261= CtrlICache=0                                          Premise(F217)
	S262= ICache[addr]={3,imm}                                  ICache-Hold(S207,S261)
	S263= CtrlIR_IMMU=0                                         Premise(F218)
	S264= CtrlICacheReg=0                                       Premise(F219)
	S265= CtrlIR_ID=0                                           Premise(F220)
	S266= [IR_ID]={3,imm}                                       IR_ID-Hold(S211,S265)
	S267= CtrlIMem=0                                            Premise(F221)
	S268= IMem[{pid,addr}]={3,imm}                              IMem-Hold(S213,S267)
	S269= CtrlIRMux=0                                           Premise(F222)
	S270= CtrlGPR=0                                             Premise(F223)
	S271= GPR[5'd31]=addr+4                                     GPR-Hold(S216,S270)
	S272= CtrlIR_EX=0                                           Premise(F224)
	S273= [IR_EX]={3,imm}                                       IR_EX-Hold(S218,S272)
	S274= CtrlIR_MEM=0                                          Premise(F225)
	S275= [IR_MEM]={3,imm}                                      IR_MEM-Hold(S220,S274)
	S276= CtrlIR_DMMU1=0                                        Premise(F226)
	S277= [IR_DMMU1]={3,imm}                                    IR_DMMU1-Hold(S222,S276)
	S278= CtrlIR_WB=0                                           Premise(F227)
	S279= [IR_WB]={3,imm}                                       IR_WB-Hold(S224,S278)
	S280= CtrlIR_DMMU2=0                                        Premise(F228)

POST	S252= CP0[ASID]=pid                                         CP0-Hold(S197,S251)
	S258= PC[CIA]=addr                                          PC-Hold(S203,S257)
	S259= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S204,S256,S257)
	S262= ICache[addr]={3,imm}                                  ICache-Hold(S207,S261)
	S266= [IR_ID]={3,imm}                                       IR_ID-Hold(S211,S265)
	S268= IMem[{pid,addr}]={3,imm}                              IMem-Hold(S213,S267)
	S271= GPR[5'd31]=addr+4                                     GPR-Hold(S216,S270)
	S273= [IR_EX]={3,imm}                                       IR_EX-Hold(S218,S272)
	S275= [IR_MEM]={3,imm}                                      IR_MEM-Hold(S220,S274)
	S277= [IR_DMMU1]={3,imm}                                    IR_DMMU1-Hold(S222,S276)
	S279= [IR_WB]={3,imm}                                       IR_WB-Hold(S224,S278)

