(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param35 = ((^~(~(~|(+(8'hac))))) ? ((~&(^((8'ha5) > (8'ha5)))) ? (~&({(7'h43), (8'h9c)} ? {(8'hb5)} : ((8'hae) - (8'hb0)))) : (((-(7'h44)) ? {(8'hb4)} : {(8'hbb), (8'ha9)}) ? (^~((8'hb4) ? (8'hbd) : (8'hbc))) : (((8'hac) < (8'hbf)) - ((8'hb9) ? (8'hac) : (8'ha1))))) : {((&{(8'h9c), (8'ha4)}) >= ((&(8'h9c)) > ((8'h9f) << (8'h9c))))}))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h15e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h8):(1'h0)] wire3;
  input wire signed [(4'he):(1'h0)] wire2;
  input wire signed [(5'h15):(1'h0)] wire1;
  input wire [(4'h9):(1'h0)] wire0;
  wire signed [(4'hc):(1'h0)] wire34;
  wire signed [(4'hc):(1'h0)] wire33;
  wire [(3'h4):(1'h0)] wire32;
  wire signed [(3'h7):(1'h0)] wire31;
  wire [(3'h5):(1'h0)] wire30;
  wire [(5'h10):(1'h0)] wire29;
  wire signed [(5'h11):(1'h0)] wire28;
  wire signed [(4'hd):(1'h0)] wire27;
  wire [(4'hd):(1'h0)] wire26;
  wire signed [(3'h5):(1'h0)] wire25;
  wire [(5'h14):(1'h0)] wire4;
  reg signed [(4'he):(1'h0)] reg23 = (1'h0);
  reg [(2'h2):(1'h0)] reg22 = (1'h0);
  reg [(4'hb):(1'h0)] reg20 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg19 = (1'h0);
  reg [(3'h6):(1'h0)] reg18 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg17 = (1'h0);
  reg [(5'h11):(1'h0)] reg16 = (1'h0);
  reg [(2'h3):(1'h0)] reg15 = (1'h0);
  reg [(4'ha):(1'h0)] reg13 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg8 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg12 = (1'h0);
  reg [(2'h2):(1'h0)] reg10 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg9 = (1'h0);
  reg [(5'h10):(1'h0)] reg7 = (1'h0);
  reg signed [(4'he):(1'h0)] reg6 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg5 = (1'h0);
  reg [(5'h14):(1'h0)] reg24 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg21 = (1'h0);
  reg [(4'he):(1'h0)] reg14 = (1'h0);
  reg [(5'h14):(1'h0)] reg11 = (1'h0);
  reg signed [(5'h12):(1'h0)] forvar8 = (1'h0);
  assign y = {wire34,
                 wire33,
                 wire32,
                 wire31,
                 wire30,
                 wire29,
                 wire28,
                 wire27,
                 wire26,
                 wire25,
                 wire4,
                 reg23,
                 reg22,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg13,
                 reg8,
                 reg12,
                 reg10,
                 reg9,
                 reg7,
                 reg6,
                 reg5,
                 reg24,
                 reg21,
                 reg14,
                 reg11,
                 forvar8,
                 (1'h0)};
  assign wire4 = {wire1};
  always
    @(posedge clk) begin
      if (wire4)
        begin
          if (("Io" ?
              $unsigned($signed($signed((wire3 + wire4)))) : $signed("U7dww5MxnPAtvD")))
            begin
              reg5 <= $signed(wire0[(3'h6):(1'h1)]);
              reg6 <= (8'hac);
              reg7 <= $unsigned("6uZrD");
            end
          else
            begin
              reg5 <= {(wire4 ?
                      $unsigned({reg5[(2'h2):(2'h2)]}) : ((wire4 != $unsigned(reg6)) || $unsigned("I")))};
              reg6 <= (|wire3);
            end
          for (forvar8 = (1'h0); (forvar8 < (2'h2)); forvar8 = (forvar8 + (1'h1)))
            begin
              reg9 <= wire4;
            end
          reg10 <= wire4;
          reg11 = (+(reg7 < reg6[(4'hd):(4'ha)]));
          reg12 <= ("CORtfVM5yOOHDGw4" ? wire3 : "JEp");
        end
      else
        begin
          if (wire4[(5'h14):(5'h11)])
            begin
              reg5 <= $unsigned(((7'h43) ?
                  $signed(((8'hb8) ?
                      $signed(wire1) : reg11)) : {"RcZWNRFIl7thJ",
                      "xnuNYfs1fiae6KcM"}));
              reg6 <= ($signed({((reg10 && reg11) <= wire1)}) ?
                  ($unsigned(reg10[(1'h1):(1'h1)]) | $unsigned((8'hac))) : reg6);
              reg7 <= wire1[(5'h13):(3'h7)];
              reg8 <= reg9;
            end
          else
            begin
              reg5 <= reg7[(2'h2):(2'h2)];
              reg6 <= (((+($unsigned(reg8) ?
                      $unsigned(reg11) : (reg7 ? wire1 : reg6))) ?
                  ((|(reg12 ? wire2 : wire0)) ?
                      ((8'hb1) + ((8'hbf) < (8'h9f))) : "zoJbiQIC") : wire3) || $unsigned($signed(wire1[(4'h9):(3'h7)])));
              reg11 = ((~&(^{$signed(reg6),
                  reg6[(3'h4):(2'h2)]})) * (reg7 ^~ "yBnWBr"));
            end
          reg12 <= reg10;
          reg13 <= wire3;
          reg14 = $unsigned($unsigned(wire1));
        end
      if (wire3[(1'h1):(1'h1)])
        begin
          reg15 <= {reg10[(1'h1):(1'h0)]};
          reg16 <= ($unsigned($signed(((~&reg11) ?
                  (wire3 ~^ reg5) : "WXofz4dn"))) ?
              ($unsigned(((reg6 ? wire1 : reg10) ?
                  (wire3 ?
                      reg10 : reg11) : reg7)) + (wire0 + $unsigned(reg13[(3'h5):(3'h5)]))) : {reg14[(4'hb):(4'hb)],
                  $unsigned(((!reg6) & (^(7'h44))))});
          reg17 <= ({"LvHui0c0CaZWrykR", "ScHPq0"} > "3nt76C2F8LnZg74g");
          if (reg7)
            begin
              reg18 <= "uSUkfDqh1nqQ";
              reg19 <= $signed($unsigned(reg9));
              reg20 <= reg14;
              reg21 = ($unsigned($unsigned(({reg20} ?
                      $signed(wire4) : $signed(wire2)))) ?
                  reg17 : (reg11[(3'h5):(3'h5)] ?
                      (~&(~|(~(8'hb2)))) : wire4[(2'h2):(2'h2)]));
              reg22 <= "f80";
            end
          else
            begin
              reg21 = $unsigned((~&$unsigned(reg8)));
              reg22 <= ((+wire0[(3'h4):(3'h4)]) >= $unsigned((!$signed($signed(reg16)))));
            end
          reg23 <= $signed((8'h9f));
        end
      else
        begin
          reg15 <= ($signed($signed("rvPS5NFUP6PEsel8o")) ^ reg15);
          reg16 <= "gqM6qPGmOncrx";
          if ($unsigned(((~$signed((+(8'ha8)))) == (&forvar8[(5'h12):(5'h11)]))))
            begin
              reg21 = reg23[(4'hd):(2'h3)];
              reg22 <= $signed(reg13);
            end
          else
            begin
              reg17 <= $signed(reg7);
              reg18 <= (reg10 | $unsigned((((reg17 ? (8'ha4) : forvar8) ?
                      (reg14 ? reg21 : reg14) : "xypckARshIsVs6Mt3") ?
                  "Ne7lkQDc5fhIfrZeX2J" : "E8YTBeVeb6bkF4cR")));
              reg19 <= (~|$unsigned($unsigned("gozyH")));
              reg20 <= (+(8'hbd));
              reg22 <= (!reg18);
            end
        end
      reg24 = {(+reg8[(1'h1):(1'h0)]), "coXAWFhbRUQYDDaihXZ"};
    end
  assign wire25 = reg16[(4'hf):(3'h5)];
  assign wire26 = reg9[(4'hf):(4'h8)];
  assign wire27 = reg22;
  assign wire28 = $signed((7'h42));
  assign wire29 = reg22;
  assign wire30 = ($signed(("tpg62gwiZGBq" ^~ $signed((wire28 || reg5)))) || "NtRbdA5EoXGbRzTlTAG");
  assign wire31 = {wire26};
  assign wire32 = $unsigned((&"lOuaB8vzJXVtg"));
  assign wire33 = (-reg9[(3'h6):(3'h4)]);
  assign wire34 = reg6[(3'h4):(1'h1)];
endmodule