

================================================================
== Vivado HLS Report for 'conv_layer1'
================================================================
* Date:           Mon Jun 18 15:42:23 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|     13.91|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6940|  6940|  6940|  6940|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |                        |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1                |   200|   200|         2|          -|          -|   100|    no    |
        |- L_conv_layer1_label9  |  6737|  6737|        18|          8|          8|   841|    yes   |
        +------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 8, D = 18, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	4  / (exitcond)
3 --> 
	2  / true
4 --> 
	22  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	4  / true
22 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str181, i32 0, i32 0, [1 x i8]* @p_str182, [1 x i8]* @p_str183, [1 x i8]* @p_str184, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str185, [1 x i8]* @p_str186)"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_523 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str139, i32 0, i32 0, [1 x i8]* @p_str140, [1 x i8]* @p_str141, [1 x i8]* @p_str142, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str143, [1 x i8]* @p_str144)"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv_buff_val_0_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv_buff_val_1_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv_buff_val_2_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv_buff_val_3_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv_buff_val_4_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv_buff_val_5_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv_buff_val_6_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv_buff_val_7_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv_buff_val_8_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv_buff_val_9_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv_buff_val_10_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv_buff_val_11_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv_buff_val_12_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv_buff_val_13_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv_buff_val_14_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv_buff_val_15_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv_buff_val_16_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv_buff_val_17_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv_buff_val_18_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv_buff_val_19_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv_buff_val_20_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv_buff_val_21_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv_buff_val_22_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv_buff_val_23_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv_buff_val_24_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv_buff_val_25_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv_buff_val_26_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv_buff_val_27_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%conv_buff_val_28_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv_buff_val_29_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv_buff_val_30_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv_buff_val_31_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv_buff_val_32_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv_buff_val_33_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv_buff_val_34_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv_buff_val_35_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv_buff_val_36_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%conv_buff_val_37_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv_buff_val_38_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%conv_buff_val_39_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv_buff_val_40_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv_buff_val_41_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv_buff_val_42_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv_buff_val_43_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv_buff_val_44_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv_buff_val_45_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv_buff_val_46_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv_buff_val_47_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv_buff_val_48_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%conv_buff_val_49_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%conv_buff_val_50_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%conv_buff_val_51_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%conv_buff_val_52_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%conv_buff_val_53_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%conv_buff_val_54_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%conv_buff_val_55_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%conv_buff_val_56_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%conv_buff_val_57_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%conv_buff_val_58_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%conv_buff_val_59_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%conv_buff_val_60_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%conv_buff_val_61_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%conv_buff_val_62_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%conv_buff_val_63_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%conv_buff_val_64_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%conv_buff_val_65_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%conv_buff_val_66_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%conv_buff_val_67_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%conv_buff_val_68_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%conv_buff_val_69_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%conv_buff_val_70_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%conv_buff_val_71_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%conv_buff_val_72_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%conv_buff_val_73_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%conv_buff_val_74_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%conv_buff_val_75_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%conv_buff_val_76_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%conv_buff_val_77_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%conv_buff_val_78_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%conv_buff_val_79_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%conv_buff_val_80_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%conv_buff_val_81_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%conv_buff_val_82_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%conv_buff_val_83_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%conv_buff_val_84_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%conv_buff_val_85_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%conv_buff_val_86_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%conv_buff_val_87_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%conv_buff_val_88_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%conv_buff_val_89_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%conv_buff_val_90_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%conv_buff_val_91_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%conv_buff_val_92_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%conv_buff_val_93_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%conv_buff_val_94_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%conv_buff_val_95_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%conv_buff_val_96_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%conv_buff_val_97_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%conv_buff_val_98_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%conv_buff_val_99_V = alloca [1 x i16], align 2" [nnet_stream/solution1/nnet.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([96 x i8]* @hls_KD_KD_LineBuffe_3) nounwind"
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([96 x i8]* @hls_KD_KD_LineBuffe_3, i32 %rbegin_i) nounwind"
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%conv_buff_val_1_V_a = getelementptr [1 x i16]* %conv_buff_val_1_V, i64 0, i64 0"
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%conv_buff_val_0_V_a = getelementptr [1 x i16]* %conv_buff_val_0_V, i64 0, i64 0"
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%conv_buff_val_2_V_a = getelementptr [1 x i16]* %conv_buff_val_2_V, i64 0, i64 0"
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%conv_buff_val_3_V_a = getelementptr [1 x i16]* %conv_buff_val_3_V, i64 0, i64 0"
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%conv_buff_val_4_V_a = getelementptr [1 x i16]* %conv_buff_val_4_V, i64 0, i64 0"
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%conv_buff_val_5_V_a = getelementptr [1 x i16]* %conv_buff_val_5_V, i64 0, i64 0"
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%conv_buff_val_6_V_a = getelementptr [1 x i16]* %conv_buff_val_6_V, i64 0, i64 0"
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%conv_buff_val_7_V_a = getelementptr [1 x i16]* %conv_buff_val_7_V, i64 0, i64 0"
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%conv_buff_val_8_V_a = getelementptr [1 x i16]* %conv_buff_val_8_V, i64 0, i64 0"
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%conv_buff_val_9_V_a = getelementptr [1 x i16]* %conv_buff_val_9_V, i64 0, i64 0"
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%conv_buff_val_10_V_s = getelementptr [1 x i16]* %conv_buff_val_10_V, i64 0, i64 0"
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%conv_buff_val_11_V_s = getelementptr [1 x i16]* %conv_buff_val_11_V, i64 0, i64 0"
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%conv_buff_val_12_V_s = getelementptr [1 x i16]* %conv_buff_val_12_V, i64 0, i64 0"
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%conv_buff_val_13_V_s = getelementptr [1 x i16]* %conv_buff_val_13_V, i64 0, i64 0"
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%conv_buff_val_14_V_s = getelementptr [1 x i16]* %conv_buff_val_14_V, i64 0, i64 0"
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%conv_buff_val_15_V_s = getelementptr [1 x i16]* %conv_buff_val_15_V, i64 0, i64 0"
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%conv_buff_val_16_V_s = getelementptr [1 x i16]* %conv_buff_val_16_V, i64 0, i64 0"
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%conv_buff_val_17_V_s = getelementptr [1 x i16]* %conv_buff_val_17_V, i64 0, i64 0"
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%conv_buff_val_18_V_s = getelementptr [1 x i16]* %conv_buff_val_18_V, i64 0, i64 0"
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%conv_buff_val_19_V_s = getelementptr [1 x i16]* %conv_buff_val_19_V, i64 0, i64 0"
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%conv_buff_val_20_V_s = getelementptr [1 x i16]* %conv_buff_val_20_V, i64 0, i64 0"
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%conv_buff_val_21_V_s = getelementptr [1 x i16]* %conv_buff_val_21_V, i64 0, i64 0"
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%conv_buff_val_22_V_s = getelementptr [1 x i16]* %conv_buff_val_22_V, i64 0, i64 0"
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%conv_buff_val_23_V_s = getelementptr [1 x i16]* %conv_buff_val_23_V, i64 0, i64 0"
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%conv_buff_val_24_V_s = getelementptr [1 x i16]* %conv_buff_val_24_V, i64 0, i64 0"
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%conv_buff_val_25_V_s = getelementptr [1 x i16]* %conv_buff_val_25_V, i64 0, i64 0"
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%conv_buff_val_26_V_s = getelementptr [1 x i16]* %conv_buff_val_26_V, i64 0, i64 0"
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%conv_buff_val_27_V_s = getelementptr [1 x i16]* %conv_buff_val_27_V, i64 0, i64 0"
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%conv_buff_val_28_V_s = getelementptr [1 x i16]* %conv_buff_val_28_V, i64 0, i64 0"
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%conv_buff_val_29_V_s = getelementptr [1 x i16]* %conv_buff_val_29_V, i64 0, i64 0"
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%conv_buff_val_30_V_s = getelementptr [1 x i16]* %conv_buff_val_30_V, i64 0, i64 0"
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%conv_buff_val_31_V_s = getelementptr [1 x i16]* %conv_buff_val_31_V, i64 0, i64 0"
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%conv_buff_val_32_V_s = getelementptr [1 x i16]* %conv_buff_val_32_V, i64 0, i64 0"
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%conv_buff_val_33_V_s = getelementptr [1 x i16]* %conv_buff_val_33_V, i64 0, i64 0"
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%conv_buff_val_34_V_s = getelementptr [1 x i16]* %conv_buff_val_34_V, i64 0, i64 0"
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%conv_buff_val_35_V_s = getelementptr [1 x i16]* %conv_buff_val_35_V, i64 0, i64 0"
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%conv_buff_val_36_V_s = getelementptr [1 x i16]* %conv_buff_val_36_V, i64 0, i64 0"
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%conv_buff_val_37_V_s = getelementptr [1 x i16]* %conv_buff_val_37_V, i64 0, i64 0"
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%conv_buff_val_38_V_s = getelementptr [1 x i16]* %conv_buff_val_38_V, i64 0, i64 0"
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%conv_buff_val_39_V_s = getelementptr [1 x i16]* %conv_buff_val_39_V, i64 0, i64 0"
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%conv_buff_val_40_V_s = getelementptr [1 x i16]* %conv_buff_val_40_V, i64 0, i64 0"
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%conv_buff_val_41_V_s = getelementptr [1 x i16]* %conv_buff_val_41_V, i64 0, i64 0"
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%conv_buff_val_42_V_s = getelementptr [1 x i16]* %conv_buff_val_42_V, i64 0, i64 0"
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%conv_buff_val_43_V_s = getelementptr [1 x i16]* %conv_buff_val_43_V, i64 0, i64 0"
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%conv_buff_val_44_V_s = getelementptr [1 x i16]* %conv_buff_val_44_V, i64 0, i64 0"
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%conv_buff_val_45_V_s = getelementptr [1 x i16]* %conv_buff_val_45_V, i64 0, i64 0"
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%conv_buff_val_46_V_s = getelementptr [1 x i16]* %conv_buff_val_46_V, i64 0, i64 0"
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%conv_buff_val_47_V_s = getelementptr [1 x i16]* %conv_buff_val_47_V, i64 0, i64 0"
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%conv_buff_val_48_V_s = getelementptr [1 x i16]* %conv_buff_val_48_V, i64 0, i64 0"
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%conv_buff_val_49_V_s = getelementptr [1 x i16]* %conv_buff_val_49_V, i64 0, i64 0"
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%conv_buff_val_50_V_s = getelementptr [1 x i16]* %conv_buff_val_50_V, i64 0, i64 0"
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%conv_buff_val_51_V_s = getelementptr [1 x i16]* %conv_buff_val_51_V, i64 0, i64 0"
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%conv_buff_val_52_V_s = getelementptr [1 x i16]* %conv_buff_val_52_V, i64 0, i64 0"
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%conv_buff_val_53_V_s = getelementptr [1 x i16]* %conv_buff_val_53_V, i64 0, i64 0"
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%conv_buff_val_54_V_s = getelementptr [1 x i16]* %conv_buff_val_54_V, i64 0, i64 0"
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%conv_buff_val_55_V_s = getelementptr [1 x i16]* %conv_buff_val_55_V, i64 0, i64 0"
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%conv_buff_val_56_V_s = getelementptr [1 x i16]* %conv_buff_val_56_V, i64 0, i64 0"
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%conv_buff_val_57_V_s = getelementptr [1 x i16]* %conv_buff_val_57_V, i64 0, i64 0"
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%conv_buff_val_58_V_s = getelementptr [1 x i16]* %conv_buff_val_58_V, i64 0, i64 0"
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%conv_buff_val_59_V_s = getelementptr [1 x i16]* %conv_buff_val_59_V, i64 0, i64 0"
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%conv_buff_val_60_V_s = getelementptr [1 x i16]* %conv_buff_val_60_V, i64 0, i64 0"
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%conv_buff_val_61_V_s = getelementptr [1 x i16]* %conv_buff_val_61_V, i64 0, i64 0"
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%conv_buff_val_62_V_s = getelementptr [1 x i16]* %conv_buff_val_62_V, i64 0, i64 0"
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%conv_buff_val_63_V_s = getelementptr [1 x i16]* %conv_buff_val_63_V, i64 0, i64 0"
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%conv_buff_val_64_V_s = getelementptr [1 x i16]* %conv_buff_val_64_V, i64 0, i64 0"
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%conv_buff_val_65_V_s = getelementptr [1 x i16]* %conv_buff_val_65_V, i64 0, i64 0"
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%conv_buff_val_66_V_s = getelementptr [1 x i16]* %conv_buff_val_66_V, i64 0, i64 0"
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%conv_buff_val_67_V_s = getelementptr [1 x i16]* %conv_buff_val_67_V, i64 0, i64 0"
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%conv_buff_val_68_V_s = getelementptr [1 x i16]* %conv_buff_val_68_V, i64 0, i64 0"
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%conv_buff_val_69_V_s = getelementptr [1 x i16]* %conv_buff_val_69_V, i64 0, i64 0"
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%conv_buff_val_70_V_s = getelementptr [1 x i16]* %conv_buff_val_70_V, i64 0, i64 0"
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%conv_buff_val_71_V_s = getelementptr [1 x i16]* %conv_buff_val_71_V, i64 0, i64 0"
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%conv_buff_val_72_V_s = getelementptr [1 x i16]* %conv_buff_val_72_V, i64 0, i64 0"
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%conv_buff_val_73_V_s = getelementptr [1 x i16]* %conv_buff_val_73_V, i64 0, i64 0"
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%conv_buff_val_74_V_s = getelementptr [1 x i16]* %conv_buff_val_74_V, i64 0, i64 0"
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%conv_buff_val_75_V_s = getelementptr [1 x i16]* %conv_buff_val_75_V, i64 0, i64 0"
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%conv_buff_val_76_V_s = getelementptr [1 x i16]* %conv_buff_val_76_V, i64 0, i64 0"
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%conv_buff_val_77_V_s = getelementptr [1 x i16]* %conv_buff_val_77_V, i64 0, i64 0"
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%conv_buff_val_78_V_s = getelementptr [1 x i16]* %conv_buff_val_78_V, i64 0, i64 0"
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%conv_buff_val_79_V_s = getelementptr [1 x i16]* %conv_buff_val_79_V, i64 0, i64 0"
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%conv_buff_val_80_V_s = getelementptr [1 x i16]* %conv_buff_val_80_V, i64 0, i64 0"
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%conv_buff_val_81_V_s = getelementptr [1 x i16]* %conv_buff_val_81_V, i64 0, i64 0"
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%conv_buff_val_82_V_s = getelementptr [1 x i16]* %conv_buff_val_82_V, i64 0, i64 0"
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%conv_buff_val_83_V_s = getelementptr [1 x i16]* %conv_buff_val_83_V, i64 0, i64 0"
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%conv_buff_val_84_V_s = getelementptr [1 x i16]* %conv_buff_val_84_V, i64 0, i64 0"
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%conv_buff_val_85_V_s = getelementptr [1 x i16]* %conv_buff_val_85_V, i64 0, i64 0"
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%conv_buff_val_86_V_s = getelementptr [1 x i16]* %conv_buff_val_86_V, i64 0, i64 0"
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%conv_buff_val_87_V_s = getelementptr [1 x i16]* %conv_buff_val_87_V, i64 0, i64 0"
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%conv_buff_val_88_V_s = getelementptr [1 x i16]* %conv_buff_val_88_V, i64 0, i64 0"
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%conv_buff_val_89_V_s = getelementptr [1 x i16]* %conv_buff_val_89_V, i64 0, i64 0"
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%conv_buff_val_90_V_s = getelementptr [1 x i16]* %conv_buff_val_90_V, i64 0, i64 0"
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%conv_buff_val_91_V_s = getelementptr [1 x i16]* %conv_buff_val_91_V, i64 0, i64 0"
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%conv_buff_val_92_V_s = getelementptr [1 x i16]* %conv_buff_val_92_V, i64 0, i64 0"
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%conv_buff_val_93_V_s = getelementptr [1 x i16]* %conv_buff_val_93_V, i64 0, i64 0"
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%conv_buff_val_94_V_s = getelementptr [1 x i16]* %conv_buff_val_94_V, i64 0, i64 0"
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%conv_buff_val_95_V_s = getelementptr [1 x i16]* %conv_buff_val_95_V, i64 0, i64 0"
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%conv_buff_val_96_V_s = getelementptr [1 x i16]* %conv_buff_val_96_V, i64 0, i64 0"
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%conv_buff_val_97_V_s = getelementptr [1 x i16]* %conv_buff_val_97_V, i64 0, i64 0"
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%conv_buff_val_98_V_s = getelementptr [1 x i16]* %conv_buff_val_98_V, i64 0, i64 0"
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%conv_buff_val_99_V_s = getelementptr [1 x i16]* %conv_buff_val_99_V, i64 0, i64 0"
ST_1 : Operation 227 [1/1] (1.76ns)   --->   "br label %1" [nnet_stream/solution1/nnet.cpp:28]

 <State 2> : 2.42ns
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %i_5, %._crit_edge ]"
ST_2 : Operation 229 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %i, -28" [nnet_stream/solution1/nnet.cpp:28]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%empty_524 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"
ST_2 : Operation 231 [1/1] (1.87ns)   --->   "%i_5 = add i7 %i, 1" [nnet_stream/solution1/nnet.cpp:28]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader106.preheader, label %2" [nnet_stream/solution1/nnet.cpp:28]
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* %in_V_V, i32 1)" [nnet_stream/solution1/nnet.cpp:30]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.i.i.0, label %._crit_edge" [nnet_stream/solution1/nnet.cpp:30]
ST_2 : Operation 235 [2/2] (2.32ns)   --->   "%conv_buff_val_1_V_l = load i16* %conv_buff_val_1_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 236 [2/2] (2.32ns)   --->   "%conv_buff_val_2_V_l = load i16* %conv_buff_val_2_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 237 [2/2] (2.32ns)   --->   "%conv_buff_val_3_V_l = load i16* %conv_buff_val_3_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 238 [2/2] (2.32ns)   --->   "%conv_buff_val_4_V_l = load i16* %conv_buff_val_4_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 239 [2/2] (2.32ns)   --->   "%conv_buff_val_5_V_l = load i16* %conv_buff_val_5_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 240 [2/2] (2.32ns)   --->   "%conv_buff_val_6_V_l = load i16* %conv_buff_val_6_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 241 [2/2] (2.32ns)   --->   "%conv_buff_val_7_V_l = load i16* %conv_buff_val_7_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 242 [2/2] (2.32ns)   --->   "%conv_buff_val_8_V_l = load i16* %conv_buff_val_8_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 243 [2/2] (2.32ns)   --->   "%conv_buff_val_9_V_l = load i16* %conv_buff_val_9_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 244 [2/2] (2.32ns)   --->   "%conv_buff_val_10_V_27 = load i16* %conv_buff_val_10_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 245 [2/2] (2.32ns)   --->   "%conv_buff_val_11_V_27 = load i16* %conv_buff_val_11_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 246 [2/2] (2.32ns)   --->   "%conv_buff_val_12_V_27 = load i16* %conv_buff_val_12_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 247 [2/2] (2.32ns)   --->   "%conv_buff_val_13_V_27 = load i16* %conv_buff_val_13_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 248 [2/2] (2.32ns)   --->   "%conv_buff_val_14_V_27 = load i16* %conv_buff_val_14_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 249 [2/2] (2.32ns)   --->   "%conv_buff_val_15_V_27 = load i16* %conv_buff_val_15_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 250 [2/2] (2.32ns)   --->   "%conv_buff_val_16_V_26 = load i16* %conv_buff_val_16_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 251 [2/2] (2.32ns)   --->   "%conv_buff_val_17_V_26 = load i16* %conv_buff_val_17_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 252 [2/2] (2.32ns)   --->   "%conv_buff_val_18_V_26 = load i16* %conv_buff_val_18_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 253 [2/2] (2.32ns)   --->   "%conv_buff_val_19_V_26 = load i16* %conv_buff_val_19_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 254 [2/2] (2.32ns)   --->   "%conv_buff_val_20_V_26 = load i16* %conv_buff_val_20_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 255 [2/2] (2.32ns)   --->   "%conv_buff_val_21_V_26 = load i16* %conv_buff_val_21_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 256 [2/2] (2.32ns)   --->   "%conv_buff_val_22_V_26 = load i16* %conv_buff_val_22_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 257 [2/2] (2.32ns)   --->   "%conv_buff_val_23_V_26 = load i16* %conv_buff_val_23_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 258 [2/2] (2.32ns)   --->   "%conv_buff_val_24_V_26 = load i16* %conv_buff_val_24_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 259 [2/2] (2.32ns)   --->   "%conv_buff_val_25_V_26 = load i16* %conv_buff_val_25_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 260 [2/2] (2.32ns)   --->   "%conv_buff_val_26_V_26 = load i16* %conv_buff_val_26_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 261 [2/2] (2.32ns)   --->   "%conv_buff_val_27_V_26 = load i16* %conv_buff_val_27_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 262 [2/2] (2.32ns)   --->   "%conv_buff_val_28_V_26 = load i16* %conv_buff_val_28_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 263 [2/2] (2.32ns)   --->   "%conv_buff_val_29_V_26 = load i16* %conv_buff_val_29_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 264 [2/2] (2.32ns)   --->   "%conv_buff_val_30_V_26 = load i16* %conv_buff_val_30_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 265 [2/2] (2.32ns)   --->   "%conv_buff_val_31_V_26 = load i16* %conv_buff_val_31_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 266 [2/2] (2.32ns)   --->   "%conv_buff_val_32_V_26 = load i16* %conv_buff_val_32_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 267 [2/2] (2.32ns)   --->   "%conv_buff_val_33_V_26 = load i16* %conv_buff_val_33_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 268 [2/2] (2.32ns)   --->   "%conv_buff_val_34_V_26 = load i16* %conv_buff_val_34_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 269 [2/2] (2.32ns)   --->   "%conv_buff_val_35_V_26 = load i16* %conv_buff_val_35_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 270 [2/2] (2.32ns)   --->   "%conv_buff_val_36_V_26 = load i16* %conv_buff_val_36_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 271 [2/2] (2.32ns)   --->   "%conv_buff_val_37_V_26 = load i16* %conv_buff_val_37_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 272 [2/2] (2.32ns)   --->   "%conv_buff_val_38_V_26 = load i16* %conv_buff_val_38_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 273 [2/2] (2.32ns)   --->   "%conv_buff_val_39_V_26 = load i16* %conv_buff_val_39_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 274 [2/2] (2.32ns)   --->   "%conv_buff_val_40_V_26 = load i16* %conv_buff_val_40_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 275 [2/2] (2.32ns)   --->   "%conv_buff_val_41_V_26 = load i16* %conv_buff_val_41_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 276 [2/2] (2.32ns)   --->   "%conv_buff_val_42_V_26 = load i16* %conv_buff_val_42_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 277 [2/2] (2.32ns)   --->   "%conv_buff_val_43_V_26 = load i16* %conv_buff_val_43_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 278 [2/2] (2.32ns)   --->   "%conv_buff_val_44_V_26 = load i16* %conv_buff_val_44_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 279 [2/2] (2.32ns)   --->   "%conv_buff_val_45_V_26 = load i16* %conv_buff_val_45_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 280 [2/2] (2.32ns)   --->   "%conv_buff_val_46_V_26 = load i16* %conv_buff_val_46_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 281 [2/2] (2.32ns)   --->   "%conv_buff_val_47_V_26 = load i16* %conv_buff_val_47_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 282 [2/2] (2.32ns)   --->   "%conv_buff_val_48_V_26 = load i16* %conv_buff_val_48_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 283 [2/2] (2.32ns)   --->   "%conv_buff_val_49_V_26 = load i16* %conv_buff_val_49_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 284 [2/2] (2.32ns)   --->   "%conv_buff_val_50_V_26 = load i16* %conv_buff_val_50_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 285 [2/2] (2.32ns)   --->   "%conv_buff_val_51_V_26 = load i16* %conv_buff_val_51_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 286 [2/2] (2.32ns)   --->   "%conv_buff_val_52_V_26 = load i16* %conv_buff_val_52_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 287 [2/2] (2.32ns)   --->   "%conv_buff_val_53_V_26 = load i16* %conv_buff_val_53_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 288 [2/2] (2.32ns)   --->   "%conv_buff_val_54_V_26 = load i16* %conv_buff_val_54_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 289 [2/2] (2.32ns)   --->   "%conv_buff_val_55_V_26 = load i16* %conv_buff_val_55_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 290 [2/2] (2.32ns)   --->   "%conv_buff_val_56_V_26 = load i16* %conv_buff_val_56_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 291 [2/2] (2.32ns)   --->   "%conv_buff_val_57_V_26 = load i16* %conv_buff_val_57_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 292 [2/2] (2.32ns)   --->   "%conv_buff_val_58_V_26 = load i16* %conv_buff_val_58_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 293 [2/2] (2.32ns)   --->   "%conv_buff_val_59_V_26 = load i16* %conv_buff_val_59_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 294 [2/2] (2.32ns)   --->   "%conv_buff_val_60_V_26 = load i16* %conv_buff_val_60_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 295 [2/2] (2.32ns)   --->   "%conv_buff_val_61_V_26 = load i16* %conv_buff_val_61_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 296 [2/2] (2.32ns)   --->   "%conv_buff_val_62_V_26 = load i16* %conv_buff_val_62_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 297 [2/2] (2.32ns)   --->   "%conv_buff_val_63_V_26 = load i16* %conv_buff_val_63_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 298 [2/2] (2.32ns)   --->   "%conv_buff_val_64_V_26 = load i16* %conv_buff_val_64_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 299 [2/2] (2.32ns)   --->   "%conv_buff_val_65_V_26 = load i16* %conv_buff_val_65_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 300 [2/2] (2.32ns)   --->   "%conv_buff_val_66_V_26 = load i16* %conv_buff_val_66_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 301 [2/2] (2.32ns)   --->   "%conv_buff_val_67_V_26 = load i16* %conv_buff_val_67_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 302 [2/2] (2.32ns)   --->   "%conv_buff_val_68_V_26 = load i16* %conv_buff_val_68_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 303 [2/2] (2.32ns)   --->   "%conv_buff_val_69_V_26 = load i16* %conv_buff_val_69_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 304 [2/2] (2.32ns)   --->   "%conv_buff_val_70_V_26 = load i16* %conv_buff_val_70_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 305 [2/2] (2.32ns)   --->   "%conv_buff_val_71_V_26 = load i16* %conv_buff_val_71_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 306 [2/2] (2.32ns)   --->   "%conv_buff_val_72_V_26 = load i16* %conv_buff_val_72_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 307 [2/2] (2.32ns)   --->   "%conv_buff_val_73_V_26 = load i16* %conv_buff_val_73_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 308 [2/2] (2.32ns)   --->   "%conv_buff_val_74_V_26 = load i16* %conv_buff_val_74_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 309 [2/2] (2.32ns)   --->   "%conv_buff_val_75_V_26 = load i16* %conv_buff_val_75_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 310 [2/2] (2.32ns)   --->   "%conv_buff_val_76_V_26 = load i16* %conv_buff_val_76_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 311 [2/2] (2.32ns)   --->   "%conv_buff_val_77_V_26 = load i16* %conv_buff_val_77_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 312 [2/2] (2.32ns)   --->   "%conv_buff_val_78_V_26 = load i16* %conv_buff_val_78_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 313 [2/2] (2.32ns)   --->   "%conv_buff_val_79_V_26 = load i16* %conv_buff_val_79_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 314 [2/2] (2.32ns)   --->   "%conv_buff_val_80_V_26 = load i16* %conv_buff_val_80_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 315 [2/2] (2.32ns)   --->   "%conv_buff_val_81_V_26 = load i16* %conv_buff_val_81_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 316 [2/2] (2.32ns)   --->   "%conv_buff_val_82_V_26 = load i16* %conv_buff_val_82_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 317 [2/2] (2.32ns)   --->   "%conv_buff_val_83_V_26 = load i16* %conv_buff_val_83_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 318 [2/2] (2.32ns)   --->   "%conv_buff_val_84_V_26 = load i16* %conv_buff_val_84_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 319 [2/2] (2.32ns)   --->   "%conv_buff_val_85_V_26 = load i16* %conv_buff_val_85_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 320 [2/2] (2.32ns)   --->   "%conv_buff_val_86_V_26 = load i16* %conv_buff_val_86_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 321 [2/2] (2.32ns)   --->   "%conv_buff_val_87_V_26 = load i16* %conv_buff_val_87_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 322 [2/2] (2.32ns)   --->   "%conv_buff_val_88_V_26 = load i16* %conv_buff_val_88_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 323 [2/2] (2.32ns)   --->   "%conv_buff_val_89_V_26 = load i16* %conv_buff_val_89_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 324 [2/2] (2.32ns)   --->   "%conv_buff_val_90_V_26 = load i16* %conv_buff_val_90_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 325 [2/2] (2.32ns)   --->   "%conv_buff_val_91_V_26 = load i16* %conv_buff_val_91_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 326 [2/2] (2.32ns)   --->   "%conv_buff_val_92_V_26 = load i16* %conv_buff_val_92_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 327 [2/2] (2.32ns)   --->   "%conv_buff_val_93_V_26 = load i16* %conv_buff_val_93_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 328 [2/2] (2.32ns)   --->   "%conv_buff_val_94_V_26 = load i16* %conv_buff_val_94_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 329 [2/2] (2.32ns)   --->   "%conv_buff_val_95_V_26 = load i16* %conv_buff_val_95_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 330 [2/2] (2.32ns)   --->   "%conv_buff_val_96_V_26 = load i16* %conv_buff_val_96_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 331 [2/2] (2.32ns)   --->   "%conv_buff_val_97_V_26 = load i16* %conv_buff_val_97_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 332 [2/2] (2.32ns)   --->   "%conv_buff_val_98_V_26 = load i16* %conv_buff_val_98_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 333 [2/2] (2.32ns)   --->   "%conv_buff_val_99_V_26 = load i16* %conv_buff_val_99_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 334 [1/1] (1.76ns)   --->   "br label %.preheader106" [nnet_stream/solution1/nnet.cpp:74]

 <State 3> : 5.96ns
ST_3 : Operation 335 [1/1] (3.63ns)   --->   "%tmp_V_752 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [nnet_stream/solution1/nnet.cpp:32]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 336 [1/2] (2.32ns)   --->   "%conv_buff_val_1_V_l = load i16* %conv_buff_val_1_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 337 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_1_V_l, i16* %conv_buff_val_0_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 338 [1/2] (2.32ns)   --->   "%conv_buff_val_2_V_l = load i16* %conv_buff_val_2_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 339 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_2_V_l, i16* %conv_buff_val_1_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 340 [1/2] (2.32ns)   --->   "%conv_buff_val_3_V_l = load i16* %conv_buff_val_3_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 341 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_3_V_l, i16* %conv_buff_val_2_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 342 [1/2] (2.32ns)   --->   "%conv_buff_val_4_V_l = load i16* %conv_buff_val_4_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 343 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_4_V_l, i16* %conv_buff_val_3_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 344 [1/2] (2.32ns)   --->   "%conv_buff_val_5_V_l = load i16* %conv_buff_val_5_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 345 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_5_V_l, i16* %conv_buff_val_4_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 346 [1/2] (2.32ns)   --->   "%conv_buff_val_6_V_l = load i16* %conv_buff_val_6_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 347 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_6_V_l, i16* %conv_buff_val_5_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 348 [1/2] (2.32ns)   --->   "%conv_buff_val_7_V_l = load i16* %conv_buff_val_7_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 349 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_7_V_l, i16* %conv_buff_val_6_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 350 [1/2] (2.32ns)   --->   "%conv_buff_val_8_V_l = load i16* %conv_buff_val_8_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 351 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_8_V_l, i16* %conv_buff_val_7_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 352 [1/2] (2.32ns)   --->   "%conv_buff_val_9_V_l = load i16* %conv_buff_val_9_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 353 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_9_V_l, i16* %conv_buff_val_8_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 354 [1/2] (2.32ns)   --->   "%conv_buff_val_10_V_27 = load i16* %conv_buff_val_10_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 355 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_10_V_27, i16* %conv_buff_val_9_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 356 [1/2] (2.32ns)   --->   "%conv_buff_val_11_V_27 = load i16* %conv_buff_val_11_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 357 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_11_V_27, i16* %conv_buff_val_10_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 358 [1/2] (2.32ns)   --->   "%conv_buff_val_12_V_27 = load i16* %conv_buff_val_12_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 359 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_12_V_27, i16* %conv_buff_val_11_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 360 [1/2] (2.32ns)   --->   "%conv_buff_val_13_V_27 = load i16* %conv_buff_val_13_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 361 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_13_V_27, i16* %conv_buff_val_12_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 362 [1/2] (2.32ns)   --->   "%conv_buff_val_14_V_27 = load i16* %conv_buff_val_14_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 363 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_14_V_27, i16* %conv_buff_val_13_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 364 [1/2] (2.32ns)   --->   "%conv_buff_val_15_V_27 = load i16* %conv_buff_val_15_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 365 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_15_V_27, i16* %conv_buff_val_14_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 366 [1/2] (2.32ns)   --->   "%conv_buff_val_16_V_26 = load i16* %conv_buff_val_16_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 367 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_16_V_26, i16* %conv_buff_val_15_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 368 [1/2] (2.32ns)   --->   "%conv_buff_val_17_V_26 = load i16* %conv_buff_val_17_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 369 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_17_V_26, i16* %conv_buff_val_16_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 370 [1/2] (2.32ns)   --->   "%conv_buff_val_18_V_26 = load i16* %conv_buff_val_18_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 371 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_18_V_26, i16* %conv_buff_val_17_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 372 [1/2] (2.32ns)   --->   "%conv_buff_val_19_V_26 = load i16* %conv_buff_val_19_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 373 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_19_V_26, i16* %conv_buff_val_18_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 374 [1/2] (2.32ns)   --->   "%conv_buff_val_20_V_26 = load i16* %conv_buff_val_20_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 375 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_20_V_26, i16* %conv_buff_val_19_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 376 [1/2] (2.32ns)   --->   "%conv_buff_val_21_V_26 = load i16* %conv_buff_val_21_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 377 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_21_V_26, i16* %conv_buff_val_20_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 378 [1/2] (2.32ns)   --->   "%conv_buff_val_22_V_26 = load i16* %conv_buff_val_22_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 379 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_22_V_26, i16* %conv_buff_val_21_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 380 [1/2] (2.32ns)   --->   "%conv_buff_val_23_V_26 = load i16* %conv_buff_val_23_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 381 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_23_V_26, i16* %conv_buff_val_22_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 382 [1/2] (2.32ns)   --->   "%conv_buff_val_24_V_26 = load i16* %conv_buff_val_24_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 383 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_24_V_26, i16* %conv_buff_val_23_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 384 [1/2] (2.32ns)   --->   "%conv_buff_val_25_V_26 = load i16* %conv_buff_val_25_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 385 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_25_V_26, i16* %conv_buff_val_24_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 386 [1/2] (2.32ns)   --->   "%conv_buff_val_26_V_26 = load i16* %conv_buff_val_26_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 387 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_26_V_26, i16* %conv_buff_val_25_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 388 [1/2] (2.32ns)   --->   "%conv_buff_val_27_V_26 = load i16* %conv_buff_val_27_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 389 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_27_V_26, i16* %conv_buff_val_26_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 390 [1/2] (2.32ns)   --->   "%conv_buff_val_28_V_26 = load i16* %conv_buff_val_28_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 391 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_28_V_26, i16* %conv_buff_val_27_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 392 [1/2] (2.32ns)   --->   "%conv_buff_val_29_V_26 = load i16* %conv_buff_val_29_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 393 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_29_V_26, i16* %conv_buff_val_28_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 394 [1/2] (2.32ns)   --->   "%conv_buff_val_30_V_26 = load i16* %conv_buff_val_30_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 395 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_30_V_26, i16* %conv_buff_val_29_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 396 [1/2] (2.32ns)   --->   "%conv_buff_val_31_V_26 = load i16* %conv_buff_val_31_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 397 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_31_V_26, i16* %conv_buff_val_30_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 398 [1/2] (2.32ns)   --->   "%conv_buff_val_32_V_26 = load i16* %conv_buff_val_32_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 399 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_32_V_26, i16* %conv_buff_val_31_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 400 [1/2] (2.32ns)   --->   "%conv_buff_val_33_V_26 = load i16* %conv_buff_val_33_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 401 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_33_V_26, i16* %conv_buff_val_32_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 402 [1/2] (2.32ns)   --->   "%conv_buff_val_34_V_26 = load i16* %conv_buff_val_34_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 403 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_34_V_26, i16* %conv_buff_val_33_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 404 [1/2] (2.32ns)   --->   "%conv_buff_val_35_V_26 = load i16* %conv_buff_val_35_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 405 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_35_V_26, i16* %conv_buff_val_34_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 406 [1/2] (2.32ns)   --->   "%conv_buff_val_36_V_26 = load i16* %conv_buff_val_36_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 407 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_36_V_26, i16* %conv_buff_val_35_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 408 [1/2] (2.32ns)   --->   "%conv_buff_val_37_V_26 = load i16* %conv_buff_val_37_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 409 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_37_V_26, i16* %conv_buff_val_36_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 410 [1/2] (2.32ns)   --->   "%conv_buff_val_38_V_26 = load i16* %conv_buff_val_38_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 411 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_38_V_26, i16* %conv_buff_val_37_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 412 [1/2] (2.32ns)   --->   "%conv_buff_val_39_V_26 = load i16* %conv_buff_val_39_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 413 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_39_V_26, i16* %conv_buff_val_38_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 414 [1/2] (2.32ns)   --->   "%conv_buff_val_40_V_26 = load i16* %conv_buff_val_40_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 415 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_40_V_26, i16* %conv_buff_val_39_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 416 [1/2] (2.32ns)   --->   "%conv_buff_val_41_V_26 = load i16* %conv_buff_val_41_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 417 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_41_V_26, i16* %conv_buff_val_40_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 418 [1/2] (2.32ns)   --->   "%conv_buff_val_42_V_26 = load i16* %conv_buff_val_42_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 419 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_42_V_26, i16* %conv_buff_val_41_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 420 [1/2] (2.32ns)   --->   "%conv_buff_val_43_V_26 = load i16* %conv_buff_val_43_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 421 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_43_V_26, i16* %conv_buff_val_42_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 422 [1/2] (2.32ns)   --->   "%conv_buff_val_44_V_26 = load i16* %conv_buff_val_44_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 423 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_44_V_26, i16* %conv_buff_val_43_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 424 [1/2] (2.32ns)   --->   "%conv_buff_val_45_V_26 = load i16* %conv_buff_val_45_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 425 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_45_V_26, i16* %conv_buff_val_44_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 426 [1/2] (2.32ns)   --->   "%conv_buff_val_46_V_26 = load i16* %conv_buff_val_46_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 427 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_46_V_26, i16* %conv_buff_val_45_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 428 [1/2] (2.32ns)   --->   "%conv_buff_val_47_V_26 = load i16* %conv_buff_val_47_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 429 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_47_V_26, i16* %conv_buff_val_46_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 430 [1/2] (2.32ns)   --->   "%conv_buff_val_48_V_26 = load i16* %conv_buff_val_48_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 431 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_48_V_26, i16* %conv_buff_val_47_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 432 [1/2] (2.32ns)   --->   "%conv_buff_val_49_V_26 = load i16* %conv_buff_val_49_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 433 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_49_V_26, i16* %conv_buff_val_48_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 434 [1/2] (2.32ns)   --->   "%conv_buff_val_50_V_26 = load i16* %conv_buff_val_50_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 435 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_50_V_26, i16* %conv_buff_val_49_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 436 [1/2] (2.32ns)   --->   "%conv_buff_val_51_V_26 = load i16* %conv_buff_val_51_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 437 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_51_V_26, i16* %conv_buff_val_50_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 438 [1/2] (2.32ns)   --->   "%conv_buff_val_52_V_26 = load i16* %conv_buff_val_52_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 439 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_52_V_26, i16* %conv_buff_val_51_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 440 [1/2] (2.32ns)   --->   "%conv_buff_val_53_V_26 = load i16* %conv_buff_val_53_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 441 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_53_V_26, i16* %conv_buff_val_52_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 442 [1/2] (2.32ns)   --->   "%conv_buff_val_54_V_26 = load i16* %conv_buff_val_54_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 443 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_54_V_26, i16* %conv_buff_val_53_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 444 [1/2] (2.32ns)   --->   "%conv_buff_val_55_V_26 = load i16* %conv_buff_val_55_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 445 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_55_V_26, i16* %conv_buff_val_54_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 446 [1/2] (2.32ns)   --->   "%conv_buff_val_56_V_26 = load i16* %conv_buff_val_56_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 447 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_56_V_26, i16* %conv_buff_val_55_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 448 [1/2] (2.32ns)   --->   "%conv_buff_val_57_V_26 = load i16* %conv_buff_val_57_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 449 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_57_V_26, i16* %conv_buff_val_56_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 450 [1/2] (2.32ns)   --->   "%conv_buff_val_58_V_26 = load i16* %conv_buff_val_58_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 451 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_58_V_26, i16* %conv_buff_val_57_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 452 [1/2] (2.32ns)   --->   "%conv_buff_val_59_V_26 = load i16* %conv_buff_val_59_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 453 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_59_V_26, i16* %conv_buff_val_58_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 454 [1/2] (2.32ns)   --->   "%conv_buff_val_60_V_26 = load i16* %conv_buff_val_60_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 455 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_60_V_26, i16* %conv_buff_val_59_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 456 [1/2] (2.32ns)   --->   "%conv_buff_val_61_V_26 = load i16* %conv_buff_val_61_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 457 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_61_V_26, i16* %conv_buff_val_60_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 458 [1/2] (2.32ns)   --->   "%conv_buff_val_62_V_26 = load i16* %conv_buff_val_62_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 459 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_62_V_26, i16* %conv_buff_val_61_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 460 [1/2] (2.32ns)   --->   "%conv_buff_val_63_V_26 = load i16* %conv_buff_val_63_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 461 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_63_V_26, i16* %conv_buff_val_62_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 462 [1/2] (2.32ns)   --->   "%conv_buff_val_64_V_26 = load i16* %conv_buff_val_64_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 463 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_64_V_26, i16* %conv_buff_val_63_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 464 [1/2] (2.32ns)   --->   "%conv_buff_val_65_V_26 = load i16* %conv_buff_val_65_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 465 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_65_V_26, i16* %conv_buff_val_64_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 466 [1/2] (2.32ns)   --->   "%conv_buff_val_66_V_26 = load i16* %conv_buff_val_66_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 467 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_66_V_26, i16* %conv_buff_val_65_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 468 [1/2] (2.32ns)   --->   "%conv_buff_val_67_V_26 = load i16* %conv_buff_val_67_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 469 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_67_V_26, i16* %conv_buff_val_66_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 470 [1/2] (2.32ns)   --->   "%conv_buff_val_68_V_26 = load i16* %conv_buff_val_68_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 471 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_68_V_26, i16* %conv_buff_val_67_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 472 [1/2] (2.32ns)   --->   "%conv_buff_val_69_V_26 = load i16* %conv_buff_val_69_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 473 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_69_V_26, i16* %conv_buff_val_68_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 474 [1/2] (2.32ns)   --->   "%conv_buff_val_70_V_26 = load i16* %conv_buff_val_70_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 475 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_70_V_26, i16* %conv_buff_val_69_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 476 [1/2] (2.32ns)   --->   "%conv_buff_val_71_V_26 = load i16* %conv_buff_val_71_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 477 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_71_V_26, i16* %conv_buff_val_70_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 478 [1/2] (2.32ns)   --->   "%conv_buff_val_72_V_26 = load i16* %conv_buff_val_72_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 479 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_72_V_26, i16* %conv_buff_val_71_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 480 [1/2] (2.32ns)   --->   "%conv_buff_val_73_V_26 = load i16* %conv_buff_val_73_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 481 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_73_V_26, i16* %conv_buff_val_72_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 482 [1/2] (2.32ns)   --->   "%conv_buff_val_74_V_26 = load i16* %conv_buff_val_74_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 483 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_74_V_26, i16* %conv_buff_val_73_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 484 [1/2] (2.32ns)   --->   "%conv_buff_val_75_V_26 = load i16* %conv_buff_val_75_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 485 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_75_V_26, i16* %conv_buff_val_74_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 486 [1/2] (2.32ns)   --->   "%conv_buff_val_76_V_26 = load i16* %conv_buff_val_76_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 487 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_76_V_26, i16* %conv_buff_val_75_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 488 [1/2] (2.32ns)   --->   "%conv_buff_val_77_V_26 = load i16* %conv_buff_val_77_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 489 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_77_V_26, i16* %conv_buff_val_76_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 490 [1/2] (2.32ns)   --->   "%conv_buff_val_78_V_26 = load i16* %conv_buff_val_78_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 491 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_78_V_26, i16* %conv_buff_val_77_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 492 [1/2] (2.32ns)   --->   "%conv_buff_val_79_V_26 = load i16* %conv_buff_val_79_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 493 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_79_V_26, i16* %conv_buff_val_78_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 494 [1/2] (2.32ns)   --->   "%conv_buff_val_80_V_26 = load i16* %conv_buff_val_80_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 495 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_80_V_26, i16* %conv_buff_val_79_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 496 [1/2] (2.32ns)   --->   "%conv_buff_val_81_V_26 = load i16* %conv_buff_val_81_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 497 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_81_V_26, i16* %conv_buff_val_80_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 498 [1/2] (2.32ns)   --->   "%conv_buff_val_82_V_26 = load i16* %conv_buff_val_82_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 499 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_82_V_26, i16* %conv_buff_val_81_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 500 [1/2] (2.32ns)   --->   "%conv_buff_val_83_V_26 = load i16* %conv_buff_val_83_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 501 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_83_V_26, i16* %conv_buff_val_82_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 502 [1/2] (2.32ns)   --->   "%conv_buff_val_84_V_26 = load i16* %conv_buff_val_84_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 503 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_84_V_26, i16* %conv_buff_val_83_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 504 [1/2] (2.32ns)   --->   "%conv_buff_val_85_V_26 = load i16* %conv_buff_val_85_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 505 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_85_V_26, i16* %conv_buff_val_84_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 506 [1/2] (2.32ns)   --->   "%conv_buff_val_86_V_26 = load i16* %conv_buff_val_86_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 507 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_86_V_26, i16* %conv_buff_val_85_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 508 [1/2] (2.32ns)   --->   "%conv_buff_val_87_V_26 = load i16* %conv_buff_val_87_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 509 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_87_V_26, i16* %conv_buff_val_86_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 510 [1/2] (2.32ns)   --->   "%conv_buff_val_88_V_26 = load i16* %conv_buff_val_88_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 511 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_88_V_26, i16* %conv_buff_val_87_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 512 [1/2] (2.32ns)   --->   "%conv_buff_val_89_V_26 = load i16* %conv_buff_val_89_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 513 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_89_V_26, i16* %conv_buff_val_88_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 514 [1/2] (2.32ns)   --->   "%conv_buff_val_90_V_26 = load i16* %conv_buff_val_90_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 515 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_90_V_26, i16* %conv_buff_val_89_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 516 [1/2] (2.32ns)   --->   "%conv_buff_val_91_V_26 = load i16* %conv_buff_val_91_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 517 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_91_V_26, i16* %conv_buff_val_90_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 518 [1/2] (2.32ns)   --->   "%conv_buff_val_92_V_26 = load i16* %conv_buff_val_92_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 519 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_92_V_26, i16* %conv_buff_val_91_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 520 [1/2] (2.32ns)   --->   "%conv_buff_val_93_V_26 = load i16* %conv_buff_val_93_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 521 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_93_V_26, i16* %conv_buff_val_92_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 522 [1/2] (2.32ns)   --->   "%conv_buff_val_94_V_26 = load i16* %conv_buff_val_94_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 523 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_94_V_26, i16* %conv_buff_val_93_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 524 [1/2] (2.32ns)   --->   "%conv_buff_val_95_V_26 = load i16* %conv_buff_val_95_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 525 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_95_V_26, i16* %conv_buff_val_94_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 526 [1/2] (2.32ns)   --->   "%conv_buff_val_96_V_26 = load i16* %conv_buff_val_96_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 527 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_96_V_26, i16* %conv_buff_val_95_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 528 [1/2] (2.32ns)   --->   "%conv_buff_val_97_V_26 = load i16* %conv_buff_val_97_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 529 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_97_V_26, i16* %conv_buff_val_96_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 530 [1/2] (2.32ns)   --->   "%conv_buff_val_98_V_26 = load i16* %conv_buff_val_98_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 531 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_98_V_26, i16* %conv_buff_val_97_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 532 [1/2] (2.32ns)   --->   "%conv_buff_val_99_V_26 = load i16* %conv_buff_val_99_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 533 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_99_V_26, i16* %conv_buff_val_98_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 534 [1/1] (2.32ns)   --->   "store i16 %tmp_V_752, i16* %conv_buff_val_99_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:883->nnet_stream/solution1/nnet.cpp:34]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_3 : Operation 535 [1/1] (0.00ns)   --->   "br label %._crit_edge" [nnet_stream/solution1/nnet.cpp:35]
ST_3 : Operation 536 [1/1] (0.00ns)   --->   "br label %1" [nnet_stream/solution1/nnet.cpp:28]

 <State 4> : 5.45ns
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ %indvar_flatten_next, %5 ], [ 0, %.preheader106.preheader ]"
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ %i_1_mid2, %5 ], [ 0, %.preheader106.preheader ]" [nnet_stream/solution1/nnet.cpp:40]
ST_4 : Operation 539 [1/1] (0.00ns)   --->   "%j = phi i5 [ %j_5, %5 ], [ 0, %.preheader106.preheader ]"
ST_4 : Operation 540 [1/1] (1.78ns)   --->   "%i_4 = add i5 %i_1, 1" [nnet_stream/solution1/nnet.cpp:74]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 541 [1/1] (1.36ns)   --->   "%tmp_s = icmp ult i5 %i_4, -3" [nnet_stream/solution1/nnet.cpp:74]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 542 [1/1] (1.77ns)   --->   "%exitcond_flatten = icmp eq i10 %indvar_flatten, -183"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 543 [1/1] (1.95ns)   --->   "%indvar_flatten_next = add i10 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 544 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %6, label %.preheader107.loopexit"
ST_4 : Operation 545 [1/1] (1.78ns)   --->   "%i_6_mid1 = add i5 %i_1, 2" [nnet_stream/solution1/nnet.cpp:74]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 546 [1/1] (1.36ns)   --->   "%tmp_mid1 = icmp ult i5 %i_6_mid1, -3" [nnet_stream/solution1/nnet.cpp:74]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 547 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %j, -3" [nnet_stream/solution1/nnet.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 548 [1/1] (1.37ns)   --->   "%tmp_mid2 = select i1 %exitcond2, i1 %tmp_mid1, i1 %tmp_s" [nnet_stream/solution1/nnet.cpp:74]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 549 [1/1] (1.37ns)   --->   "%i_1_mid2 = select i1 %exitcond2, i5 %i_4, i5 %i_1" [nnet_stream/solution1/nnet.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str)" [nnet_stream/solution1/nnet.cpp:41]
ST_4 : Operation 551 [2/2] (2.32ns)   --->   "%conv_buff_val_0_V_l = load i16* %conv_buff_val_0_V_a, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 552 [2/2] (2.32ns)   --->   "%conv_buff_val_1_V_l_26 = load i16* %conv_buff_val_1_V_a, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 553 [2/2] (2.32ns)   --->   "%conv_buff_val_2_V_l_26 = load i16* %conv_buff_val_2_V_a, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 554 [2/2] (2.32ns)   --->   "%conv_buff_val_3_V_l_26 = load i16* %conv_buff_val_3_V_a, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 555 [2/2] (2.32ns)   --->   "%conv_buff_val_32_V_27 = load i16* %conv_buff_val_32_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 556 [2/2] (2.32ns)   --->   "%conv_buff_val_33_V_27 = load i16* %conv_buff_val_33_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 557 [2/2] (2.32ns)   --->   "%conv_buff_val_34_V_27 = load i16* %conv_buff_val_34_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 558 [2/2] (2.32ns)   --->   "%conv_buff_val_35_V_27 = load i16* %conv_buff_val_35_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 559 [2/2] (2.32ns)   --->   "%conv_buff_val_64_V_27 = load i16* %conv_buff_val_64_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 560 [2/2] (2.32ns)   --->   "%conv_buff_val_65_V_27 = load i16* %conv_buff_val_65_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 561 [2/2] (2.32ns)   --->   "%conv_buff_val_66_V_27 = load i16* %conv_buff_val_66_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 562 [2/2] (2.32ns)   --->   "%conv_buff_val_67_V_27 = load i16* %conv_buff_val_67_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 563 [2/2] (2.32ns)   --->   "%conv_buff_val_96_V_27 = load i16* %conv_buff_val_96_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 564 [2/2] (2.32ns)   --->   "%conv_buff_val_97_V_27 = load i16* %conv_buff_val_97_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 565 [2/2] (2.32ns)   --->   "%conv_buff_val_98_V_27 = load i16* %conv_buff_val_98_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 566 [2/2] (2.32ns)   --->   "%conv_buff_val_99_V_27 = load i16* %conv_buff_val_99_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 567 [1/1] (1.78ns)   --->   "%j_op = add i5 %j, 1" [nnet_stream/solution1/nnet.cpp:63]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 568 [1/1] (1.37ns)   --->   "%j_5 = select i1 %exitcond2, i5 1, i5 %j_op" [nnet_stream/solution1/nnet.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 569 [1/1] (1.36ns)   --->   "%tmp_3 = icmp ult i5 %j_5, -3" [nnet_stream/solution1/nnet.cpp:63]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 570 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %3, label %4" [nnet_stream/solution1/nnet.cpp:63]
ST_4 : Operation 571 [1/1] (0.00ns)   --->   "br i1 %tmp_mid2, label %.preheader.0, label %.loopexit" [nnet_stream/solution1/nnet.cpp:74]
ST_4 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* %in_V_V, i32 1)" [nnet_stream/solution1/nnet.cpp:76]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 573 [1/1] (0.00ns)   --->   "br i1 %tmp_21, label %.preheader.i.i127.0.0, label %._crit_edge112.0" [nnet_stream/solution1/nnet.cpp:76]
ST_4 : Operation 574 [2/2] (2.32ns)   --->   "%conv_buff_val_4_V_l_27 = load i16* %conv_buff_val_4_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 575 [2/2] (2.32ns)   --->   "%conv_buff_val_5_V_l_27 = load i16* %conv_buff_val_5_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 576 [2/2] (2.32ns)   --->   "%conv_buff_val_6_V_l_27 = load i16* %conv_buff_val_6_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 577 [2/2] (2.32ns)   --->   "%conv_buff_val_7_V_l_27 = load i16* %conv_buff_val_7_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 578 [2/2] (2.32ns)   --->   "%conv_buff_val_8_V_l_27 = load i16* %conv_buff_val_8_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 579 [2/2] (2.32ns)   --->   "%conv_buff_val_9_V_l_27 = load i16* %conv_buff_val_9_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 580 [2/2] (2.32ns)   --->   "%conv_buff_val_10_V_29 = load i16* %conv_buff_val_10_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 581 [2/2] (2.32ns)   --->   "%conv_buff_val_11_V_29 = load i16* %conv_buff_val_11_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 582 [2/2] (2.32ns)   --->   "%conv_buff_val_12_V_29 = load i16* %conv_buff_val_12_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 583 [2/2] (2.32ns)   --->   "%conv_buff_val_13_V_29 = load i16* %conv_buff_val_13_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 584 [2/2] (2.32ns)   --->   "%conv_buff_val_14_V_29 = load i16* %conv_buff_val_14_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 585 [2/2] (2.32ns)   --->   "%conv_buff_val_15_V_29 = load i16* %conv_buff_val_15_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 586 [2/2] (2.32ns)   --->   "%conv_buff_val_16_V_28 = load i16* %conv_buff_val_16_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 587 [2/2] (2.32ns)   --->   "%conv_buff_val_17_V_28 = load i16* %conv_buff_val_17_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 588 [2/2] (2.32ns)   --->   "%conv_buff_val_18_V_28 = load i16* %conv_buff_val_18_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 589 [2/2] (2.32ns)   --->   "%conv_buff_val_19_V_28 = load i16* %conv_buff_val_19_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 590 [2/2] (2.32ns)   --->   "%conv_buff_val_20_V_28 = load i16* %conv_buff_val_20_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 591 [2/2] (2.32ns)   --->   "%conv_buff_val_21_V_28 = load i16* %conv_buff_val_21_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 592 [2/2] (2.32ns)   --->   "%conv_buff_val_22_V_28 = load i16* %conv_buff_val_22_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 593 [2/2] (2.32ns)   --->   "%conv_buff_val_23_V_28 = load i16* %conv_buff_val_23_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 594 [2/2] (2.32ns)   --->   "%conv_buff_val_24_V_28 = load i16* %conv_buff_val_24_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 595 [2/2] (2.32ns)   --->   "%conv_buff_val_25_V_28 = load i16* %conv_buff_val_25_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 596 [2/2] (2.32ns)   --->   "%conv_buff_val_26_V_28 = load i16* %conv_buff_val_26_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 597 [2/2] (2.32ns)   --->   "%conv_buff_val_27_V_28 = load i16* %conv_buff_val_27_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 598 [2/2] (2.32ns)   --->   "%conv_buff_val_28_V_28 = load i16* %conv_buff_val_28_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 599 [2/2] (2.32ns)   --->   "%conv_buff_val_29_V_28 = load i16* %conv_buff_val_29_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 600 [2/2] (2.32ns)   --->   "%conv_buff_val_30_V_28 = load i16* %conv_buff_val_30_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 601 [2/2] (2.32ns)   --->   "%conv_buff_val_31_V_28 = load i16* %conv_buff_val_31_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 602 [2/2] (2.32ns)   --->   "%conv_buff_val_36_V_28 = load i16* %conv_buff_val_36_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 603 [2/2] (2.32ns)   --->   "%conv_buff_val_37_V_28 = load i16* %conv_buff_val_37_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 604 [2/2] (2.32ns)   --->   "%conv_buff_val_38_V_28 = load i16* %conv_buff_val_38_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 605 [2/2] (2.32ns)   --->   "%conv_buff_val_39_V_28 = load i16* %conv_buff_val_39_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 606 [2/2] (2.32ns)   --->   "%conv_buff_val_40_V_28 = load i16* %conv_buff_val_40_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 607 [2/2] (2.32ns)   --->   "%conv_buff_val_41_V_28 = load i16* %conv_buff_val_41_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 608 [2/2] (2.32ns)   --->   "%conv_buff_val_42_V_28 = load i16* %conv_buff_val_42_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 609 [2/2] (2.32ns)   --->   "%conv_buff_val_43_V_28 = load i16* %conv_buff_val_43_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 610 [2/2] (2.32ns)   --->   "%conv_buff_val_44_V_28 = load i16* %conv_buff_val_44_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 611 [2/2] (2.32ns)   --->   "%conv_buff_val_45_V_28 = load i16* %conv_buff_val_45_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 612 [2/2] (2.32ns)   --->   "%conv_buff_val_46_V_28 = load i16* %conv_buff_val_46_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 613 [2/2] (2.32ns)   --->   "%conv_buff_val_47_V_28 = load i16* %conv_buff_val_47_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 614 [2/2] (2.32ns)   --->   "%conv_buff_val_48_V_28 = load i16* %conv_buff_val_48_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 615 [2/2] (2.32ns)   --->   "%conv_buff_val_49_V_28 = load i16* %conv_buff_val_49_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 616 [2/2] (2.32ns)   --->   "%conv_buff_val_50_V_28 = load i16* %conv_buff_val_50_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 617 [2/2] (2.32ns)   --->   "%conv_buff_val_51_V_28 = load i16* %conv_buff_val_51_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 618 [2/2] (2.32ns)   --->   "%conv_buff_val_52_V_28 = load i16* %conv_buff_val_52_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 619 [2/2] (2.32ns)   --->   "%conv_buff_val_53_V_28 = load i16* %conv_buff_val_53_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 620 [2/2] (2.32ns)   --->   "%conv_buff_val_54_V_28 = load i16* %conv_buff_val_54_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 621 [2/2] (2.32ns)   --->   "%conv_buff_val_55_V_28 = load i16* %conv_buff_val_55_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 622 [2/2] (2.32ns)   --->   "%conv_buff_val_56_V_28 = load i16* %conv_buff_val_56_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 623 [2/2] (2.32ns)   --->   "%conv_buff_val_57_V_28 = load i16* %conv_buff_val_57_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 624 [2/2] (2.32ns)   --->   "%conv_buff_val_58_V_28 = load i16* %conv_buff_val_58_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 625 [2/2] (2.32ns)   --->   "%conv_buff_val_59_V_28 = load i16* %conv_buff_val_59_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 626 [2/2] (2.32ns)   --->   "%conv_buff_val_60_V_28 = load i16* %conv_buff_val_60_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 627 [2/2] (2.32ns)   --->   "%conv_buff_val_61_V_28 = load i16* %conv_buff_val_61_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 628 [2/2] (2.32ns)   --->   "%conv_buff_val_62_V_28 = load i16* %conv_buff_val_62_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 629 [2/2] (2.32ns)   --->   "%conv_buff_val_63_V_28 = load i16* %conv_buff_val_63_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 630 [2/2] (2.32ns)   --->   "%conv_buff_val_68_V_28 = load i16* %conv_buff_val_68_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 631 [2/2] (2.32ns)   --->   "%conv_buff_val_69_V_28 = load i16* %conv_buff_val_69_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 632 [2/2] (2.32ns)   --->   "%conv_buff_val_70_V_28 = load i16* %conv_buff_val_70_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 633 [2/2] (2.32ns)   --->   "%conv_buff_val_71_V_28 = load i16* %conv_buff_val_71_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 634 [2/2] (2.32ns)   --->   "%conv_buff_val_72_V_28 = load i16* %conv_buff_val_72_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 635 [2/2] (2.32ns)   --->   "%conv_buff_val_73_V_28 = load i16* %conv_buff_val_73_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 636 [2/2] (2.32ns)   --->   "%conv_buff_val_74_V_28 = load i16* %conv_buff_val_74_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 637 [2/2] (2.32ns)   --->   "%conv_buff_val_75_V_28 = load i16* %conv_buff_val_75_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 638 [2/2] (2.32ns)   --->   "%conv_buff_val_76_V_28 = load i16* %conv_buff_val_76_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 639 [2/2] (2.32ns)   --->   "%conv_buff_val_77_V_28 = load i16* %conv_buff_val_77_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 640 [2/2] (2.32ns)   --->   "%conv_buff_val_78_V_28 = load i16* %conv_buff_val_78_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 641 [2/2] (2.32ns)   --->   "%conv_buff_val_79_V_28 = load i16* %conv_buff_val_79_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 642 [2/2] (2.32ns)   --->   "%conv_buff_val_80_V_28 = load i16* %conv_buff_val_80_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 643 [2/2] (2.32ns)   --->   "%conv_buff_val_81_V_28 = load i16* %conv_buff_val_81_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 644 [2/2] (2.32ns)   --->   "%conv_buff_val_82_V_28 = load i16* %conv_buff_val_82_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 645 [2/2] (2.32ns)   --->   "%conv_buff_val_83_V_28 = load i16* %conv_buff_val_83_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 646 [2/2] (2.32ns)   --->   "%conv_buff_val_84_V_28 = load i16* %conv_buff_val_84_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 647 [2/2] (2.32ns)   --->   "%conv_buff_val_85_V_28 = load i16* %conv_buff_val_85_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 648 [2/2] (2.32ns)   --->   "%conv_buff_val_86_V_28 = load i16* %conv_buff_val_86_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 649 [2/2] (2.32ns)   --->   "%conv_buff_val_87_V_28 = load i16* %conv_buff_val_87_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 650 [2/2] (2.32ns)   --->   "%conv_buff_val_88_V_28 = load i16* %conv_buff_val_88_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 651 [2/2] (2.32ns)   --->   "%conv_buff_val_89_V_28 = load i16* %conv_buff_val_89_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 652 [2/2] (2.32ns)   --->   "%conv_buff_val_90_V_28 = load i16* %conv_buff_val_90_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 653 [2/2] (2.32ns)   --->   "%conv_buff_val_91_V_28 = load i16* %conv_buff_val_91_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 654 [2/2] (2.32ns)   --->   "%conv_buff_val_92_V_28 = load i16* %conv_buff_val_92_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 655 [2/2] (2.32ns)   --->   "%conv_buff_val_93_V_28 = load i16* %conv_buff_val_93_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 656 [2/2] (2.32ns)   --->   "%conv_buff_val_94_V_28 = load i16* %conv_buff_val_94_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 657 [2/2] (2.32ns)   --->   "%conv_buff_val_95_V_28 = load i16* %conv_buff_val_95_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 658 [1/1] (0.00ns)   --->   "br label %.loopexit"
ST_4 : Operation 659 [1/1] (0.00ns)   --->   "br label %5"
ST_4 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_i4 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* %in_V_V, i32 1)" [nnet_stream/solution1/nnet.cpp:66]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 661 [1/1] (0.00ns)   --->   "br i1 %tmp_i4, label %.preheader.i.i132.0, label %._crit_edge110" [nnet_stream/solution1/nnet.cpp:66]
ST_4 : Operation 662 [2/2] (2.32ns)   --->   "%conv_buff_val_4_V_l_26 = load i16* %conv_buff_val_4_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 663 [2/2] (2.32ns)   --->   "%conv_buff_val_5_V_l_26 = load i16* %conv_buff_val_5_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 664 [2/2] (2.32ns)   --->   "%conv_buff_val_6_V_l_26 = load i16* %conv_buff_val_6_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 665 [2/2] (2.32ns)   --->   "%conv_buff_val_7_V_l_26 = load i16* %conv_buff_val_7_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 666 [2/2] (2.32ns)   --->   "%conv_buff_val_8_V_l_26 = load i16* %conv_buff_val_8_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 667 [2/2] (2.32ns)   --->   "%conv_buff_val_9_V_l_26 = load i16* %conv_buff_val_9_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 668 [2/2] (2.32ns)   --->   "%conv_buff_val_10_V_28 = load i16* %conv_buff_val_10_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 669 [2/2] (2.32ns)   --->   "%conv_buff_val_11_V_28 = load i16* %conv_buff_val_11_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 670 [2/2] (2.32ns)   --->   "%conv_buff_val_12_V_28 = load i16* %conv_buff_val_12_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 671 [2/2] (2.32ns)   --->   "%conv_buff_val_13_V_28 = load i16* %conv_buff_val_13_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 672 [2/2] (2.32ns)   --->   "%conv_buff_val_14_V_28 = load i16* %conv_buff_val_14_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 673 [2/2] (2.32ns)   --->   "%conv_buff_val_15_V_28 = load i16* %conv_buff_val_15_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 674 [2/2] (2.32ns)   --->   "%conv_buff_val_16_V_27 = load i16* %conv_buff_val_16_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 675 [2/2] (2.32ns)   --->   "%conv_buff_val_17_V_27 = load i16* %conv_buff_val_17_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 676 [2/2] (2.32ns)   --->   "%conv_buff_val_18_V_27 = load i16* %conv_buff_val_18_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 677 [2/2] (2.32ns)   --->   "%conv_buff_val_19_V_27 = load i16* %conv_buff_val_19_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 678 [2/2] (2.32ns)   --->   "%conv_buff_val_20_V_27 = load i16* %conv_buff_val_20_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 679 [2/2] (2.32ns)   --->   "%conv_buff_val_21_V_27 = load i16* %conv_buff_val_21_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 680 [2/2] (2.32ns)   --->   "%conv_buff_val_22_V_27 = load i16* %conv_buff_val_22_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 681 [2/2] (2.32ns)   --->   "%conv_buff_val_23_V_27 = load i16* %conv_buff_val_23_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 682 [2/2] (2.32ns)   --->   "%conv_buff_val_24_V_27 = load i16* %conv_buff_val_24_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 683 [2/2] (2.32ns)   --->   "%conv_buff_val_25_V_27 = load i16* %conv_buff_val_25_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 684 [2/2] (2.32ns)   --->   "%conv_buff_val_26_V_27 = load i16* %conv_buff_val_26_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 685 [2/2] (2.32ns)   --->   "%conv_buff_val_27_V_27 = load i16* %conv_buff_val_27_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 686 [2/2] (2.32ns)   --->   "%conv_buff_val_28_V_27 = load i16* %conv_buff_val_28_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 687 [2/2] (2.32ns)   --->   "%conv_buff_val_29_V_27 = load i16* %conv_buff_val_29_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 688 [2/2] (2.32ns)   --->   "%conv_buff_val_30_V_27 = load i16* %conv_buff_val_30_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 689 [2/2] (2.32ns)   --->   "%conv_buff_val_31_V_27 = load i16* %conv_buff_val_31_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 690 [2/2] (2.32ns)   --->   "%conv_buff_val_36_V_27 = load i16* %conv_buff_val_36_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 691 [2/2] (2.32ns)   --->   "%conv_buff_val_37_V_27 = load i16* %conv_buff_val_37_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 692 [2/2] (2.32ns)   --->   "%conv_buff_val_38_V_27 = load i16* %conv_buff_val_38_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 693 [2/2] (2.32ns)   --->   "%conv_buff_val_39_V_27 = load i16* %conv_buff_val_39_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 694 [2/2] (2.32ns)   --->   "%conv_buff_val_40_V_27 = load i16* %conv_buff_val_40_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 695 [2/2] (2.32ns)   --->   "%conv_buff_val_41_V_27 = load i16* %conv_buff_val_41_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 696 [2/2] (2.32ns)   --->   "%conv_buff_val_42_V_27 = load i16* %conv_buff_val_42_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 697 [2/2] (2.32ns)   --->   "%conv_buff_val_43_V_27 = load i16* %conv_buff_val_43_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 698 [2/2] (2.32ns)   --->   "%conv_buff_val_44_V_27 = load i16* %conv_buff_val_44_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 699 [2/2] (2.32ns)   --->   "%conv_buff_val_45_V_27 = load i16* %conv_buff_val_45_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 700 [2/2] (2.32ns)   --->   "%conv_buff_val_46_V_27 = load i16* %conv_buff_val_46_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 701 [2/2] (2.32ns)   --->   "%conv_buff_val_47_V_27 = load i16* %conv_buff_val_47_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 702 [2/2] (2.32ns)   --->   "%conv_buff_val_48_V_27 = load i16* %conv_buff_val_48_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 703 [2/2] (2.32ns)   --->   "%conv_buff_val_49_V_27 = load i16* %conv_buff_val_49_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 704 [2/2] (2.32ns)   --->   "%conv_buff_val_50_V_27 = load i16* %conv_buff_val_50_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 705 [2/2] (2.32ns)   --->   "%conv_buff_val_51_V_27 = load i16* %conv_buff_val_51_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 706 [2/2] (2.32ns)   --->   "%conv_buff_val_52_V_27 = load i16* %conv_buff_val_52_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 707 [2/2] (2.32ns)   --->   "%conv_buff_val_53_V_27 = load i16* %conv_buff_val_53_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 708 [2/2] (2.32ns)   --->   "%conv_buff_val_54_V_27 = load i16* %conv_buff_val_54_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 709 [2/2] (2.32ns)   --->   "%conv_buff_val_55_V_27 = load i16* %conv_buff_val_55_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 710 [2/2] (2.32ns)   --->   "%conv_buff_val_56_V_27 = load i16* %conv_buff_val_56_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 711 [2/2] (2.32ns)   --->   "%conv_buff_val_57_V_27 = load i16* %conv_buff_val_57_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 712 [2/2] (2.32ns)   --->   "%conv_buff_val_58_V_27 = load i16* %conv_buff_val_58_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 713 [2/2] (2.32ns)   --->   "%conv_buff_val_59_V_27 = load i16* %conv_buff_val_59_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 714 [2/2] (2.32ns)   --->   "%conv_buff_val_60_V_27 = load i16* %conv_buff_val_60_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 715 [2/2] (2.32ns)   --->   "%conv_buff_val_61_V_27 = load i16* %conv_buff_val_61_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 716 [2/2] (2.32ns)   --->   "%conv_buff_val_62_V_27 = load i16* %conv_buff_val_62_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 717 [2/2] (2.32ns)   --->   "%conv_buff_val_63_V_27 = load i16* %conv_buff_val_63_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 718 [2/2] (2.32ns)   --->   "%conv_buff_val_68_V_27 = load i16* %conv_buff_val_68_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 719 [2/2] (2.32ns)   --->   "%conv_buff_val_69_V_27 = load i16* %conv_buff_val_69_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 720 [2/2] (2.32ns)   --->   "%conv_buff_val_70_V_27 = load i16* %conv_buff_val_70_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 721 [2/2] (2.32ns)   --->   "%conv_buff_val_71_V_27 = load i16* %conv_buff_val_71_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 722 [2/2] (2.32ns)   --->   "%conv_buff_val_72_V_27 = load i16* %conv_buff_val_72_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 723 [2/2] (2.32ns)   --->   "%conv_buff_val_73_V_27 = load i16* %conv_buff_val_73_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 724 [2/2] (2.32ns)   --->   "%conv_buff_val_74_V_27 = load i16* %conv_buff_val_74_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 725 [2/2] (2.32ns)   --->   "%conv_buff_val_75_V_27 = load i16* %conv_buff_val_75_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 726 [2/2] (2.32ns)   --->   "%conv_buff_val_76_V_27 = load i16* %conv_buff_val_76_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 727 [2/2] (2.32ns)   --->   "%conv_buff_val_77_V_27 = load i16* %conv_buff_val_77_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 728 [2/2] (2.32ns)   --->   "%conv_buff_val_78_V_27 = load i16* %conv_buff_val_78_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 729 [2/2] (2.32ns)   --->   "%conv_buff_val_79_V_27 = load i16* %conv_buff_val_79_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 730 [2/2] (2.32ns)   --->   "%conv_buff_val_80_V_27 = load i16* %conv_buff_val_80_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 731 [2/2] (2.32ns)   --->   "%conv_buff_val_81_V_27 = load i16* %conv_buff_val_81_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 732 [2/2] (2.32ns)   --->   "%conv_buff_val_82_V_27 = load i16* %conv_buff_val_82_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 733 [2/2] (2.32ns)   --->   "%conv_buff_val_83_V_27 = load i16* %conv_buff_val_83_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 734 [2/2] (2.32ns)   --->   "%conv_buff_val_84_V_27 = load i16* %conv_buff_val_84_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 735 [2/2] (2.32ns)   --->   "%conv_buff_val_85_V_27 = load i16* %conv_buff_val_85_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 736 [2/2] (2.32ns)   --->   "%conv_buff_val_86_V_27 = load i16* %conv_buff_val_86_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 737 [2/2] (2.32ns)   --->   "%conv_buff_val_87_V_27 = load i16* %conv_buff_val_87_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 738 [2/2] (2.32ns)   --->   "%conv_buff_val_88_V_27 = load i16* %conv_buff_val_88_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 739 [2/2] (2.32ns)   --->   "%conv_buff_val_89_V_27 = load i16* %conv_buff_val_89_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 740 [2/2] (2.32ns)   --->   "%conv_buff_val_90_V_27 = load i16* %conv_buff_val_90_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 741 [2/2] (2.32ns)   --->   "%conv_buff_val_91_V_27 = load i16* %conv_buff_val_91_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 742 [2/2] (2.32ns)   --->   "%conv_buff_val_92_V_27 = load i16* %conv_buff_val_92_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 743 [2/2] (2.32ns)   --->   "%conv_buff_val_93_V_27 = load i16* %conv_buff_val_93_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 744 [2/2] (2.32ns)   --->   "%conv_buff_val_94_V_27 = load i16* %conv_buff_val_94_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 745 [2/2] (2.32ns)   --->   "%conv_buff_val_95_V_27 = load i16* %conv_buff_val_95_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_4 : Operation 746 [1/1] (0.00ns)   --->   "br label %5" [nnet_stream/solution1/nnet.cpp:72]
ST_4 : Operation 747 [1/1] (0.00ns)   --->   "%empty_526 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str, i32 %tmp_6)" [nnet_stream/solution1/nnet.cpp:82]
ST_4 : Operation 748 [1/1] (0.00ns)   --->   "br label %.preheader106" [nnet_stream/solution1/nnet.cpp:40]

 <State 5> : 8.70ns
ST_5 : Operation 749 [1/2] (2.32ns)   --->   "%conv_buff_val_0_V_l = load i16* %conv_buff_val_0_V_a, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 750 [1/1] (0.00ns)   --->   "%p_069_0_0_cast = sext i16 %conv_buff_val_0_V_l to i24" [nnet_stream/solution1/nnet.cpp:56]
ST_5 : Operation 751 [1/1] (0.00ns)   --->   "%p_069_0_0_cast1 = sext i16 %conv_buff_val_0_V_l to i27" [nnet_stream/solution1/nnet.cpp:56]
ST_5 : Operation 752 [1/1] (6.38ns)   --->   "%p_Val2_2 = mul i27 %p_069_0_0_cast1, 522" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_11 = call i15 @_ssdm_op_PartSelect.i15.i27.i32.i32(i27 %p_Val2_2, i32 12, i32 26)" [nnet_stream/solution1/nnet.cpp:56]
ST_5 : Operation 754 [1/2] (2.32ns)   --->   "%conv_buff_val_1_V_l_26 = load i16* %conv_buff_val_1_V_a, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 755 [1/1] (0.00ns)   --->   "%p_069_0_0_1_cast2 = sext i16 %conv_buff_val_1_V_l_26 to i24" [nnet_stream/solution1/nnet.cpp:56]
ST_5 : Operation 756 [1/2] (2.32ns)   --->   "%conv_buff_val_2_V_l_26 = load i16* %conv_buff_val_2_V_a, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 757 [1/2] (2.32ns)   --->   "%conv_buff_val_3_V_l_26 = load i16* %conv_buff_val_3_V_a, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 758 [1/2] (2.32ns)   --->   "%conv_buff_val_32_V_27 = load i16* %conv_buff_val_32_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 759 [1/1] (0.00ns)   --->   "%p_069_0_1_cast1 = sext i16 %conv_buff_val_32_V_27 to i26" [nnet_stream/solution1/nnet.cpp:56]
ST_5 : Operation 760 [1/2] (2.32ns)   --->   "%conv_buff_val_33_V_27 = load i16* %conv_buff_val_33_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 761 [1/2] (2.32ns)   --->   "%conv_buff_val_34_V_27 = load i16* %conv_buff_val_34_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 762 [1/2] (2.32ns)   --->   "%conv_buff_val_35_V_27 = load i16* %conv_buff_val_35_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 763 [1/2] (2.32ns)   --->   "%conv_buff_val_64_V_27 = load i16* %conv_buff_val_64_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 764 [1/2] (2.32ns)   --->   "%conv_buff_val_65_V_27 = load i16* %conv_buff_val_65_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 765 [1/2] (2.32ns)   --->   "%conv_buff_val_66_V_27 = load i16* %conv_buff_val_66_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 766 [1/2] (2.32ns)   --->   "%conv_buff_val_67_V_27 = load i16* %conv_buff_val_67_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 767 [1/2] (2.32ns)   --->   "%conv_buff_val_96_V_27 = load i16* %conv_buff_val_96_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 768 [1/2] (2.32ns)   --->   "%conv_buff_val_97_V_27 = load i16* %conv_buff_val_97_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 769 [1/2] (2.32ns)   --->   "%conv_buff_val_98_V_27 = load i16* %conv_buff_val_98_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 770 [1/2] (2.32ns)   --->   "%conv_buff_val_99_V_27 = load i16* %conv_buff_val_99_V_s, align 2" [nnet_stream/solution1/nnet.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 771 [1/1] (6.38ns)   --->   "%p_Val2_24_1 = mul i27 %p_069_0_0_cast1, -705" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_15 = call i15 @_ssdm_op_PartSelect.i15.i27.i32.i32(i27 %p_Val2_24_1, i32 12, i32 26)" [nnet_stream/solution1/nnet.cpp:56]
ST_5 : Operation 773 [1/1] (6.38ns)   --->   "%p_Val2_24_2 = mul i27 %p_069_0_0_cast1, 654" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_19 = call i15 @_ssdm_op_PartSelect.i15.i27.i32.i32(i27 %p_Val2_24_2, i32 12, i32 26)" [nnet_stream/solution1/nnet.cpp:56]
ST_5 : Operation 775 [1/1] (6.38ns)   --->   "%p_Val2_24_3 = mul i27 %p_069_0_0_cast1, -554" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_23 = call i15 @_ssdm_op_PartSelect.i15.i27.i32.i32(i27 %p_Val2_24_3, i32 12, i32 26)" [nnet_stream/solution1/nnet.cpp:56]
ST_5 : Operation 777 [1/1] (6.38ns)   --->   "%p_Val2_24_3_1 = mul i26 %p_069_0_1_cast1, 266" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 778 [1/1] (6.38ns)   --->   "%p_Val2_24_4 = mul i27 %p_069_0_0_cast1, -731" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_25 = call i15 @_ssdm_op_PartSelect.i15.i27.i32.i32(i27 %p_Val2_24_4, i32 12, i32 26)" [nnet_stream/solution1/nnet.cpp:56]
ST_5 : Operation 780 [1/1] (6.38ns)   --->   "%p_Val2_24_5 = mul i24 %p_069_0_0_cast, 75" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_27 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %p_Val2_24_5, i32 12, i32 23)" [nnet_stream/solution1/nnet.cpp:56]
ST_5 : Operation 782 [1/1] (0.00ns)   --->   "%p_shl11 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %conv_buff_val_0_V_l, i3 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_5 : Operation 783 [1/1] (0.00ns)   --->   "%p_shl11_cast = sext i19 %p_shl11 to i20" [nnet_stream/solution1/nnet.cpp:56]
ST_5 : Operation 784 [1/1] (0.00ns)   --->   "%p_shl12 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %conv_buff_val_0_V_l, i1 false)" [nnet_stream/solution1/nnet.cpp:56]
ST_5 : Operation 785 [1/1] (0.00ns)   --->   "%p_shl12_cast = sext i17 %p_shl12 to i20" [nnet_stream/solution1/nnet.cpp:56]
ST_5 : Operation 786 [1/1] (2.16ns)   --->   "%p_Val2_24_6 = sub i20 %p_shl11_cast, %p_shl12_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %p_Val2_24_6, i32 12, i32 19)" [nnet_stream/solution1/nnet.cpp:56]
ST_5 : Operation 788 [1/1] (3.36ns)   --->   "%p_Val2_24_6_0_1 = mul i24 %p_069_0_0_1_cast2, -156" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_147 = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %tmp_29, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_5 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_101_6_0_1_cast = sext i20 %tmp_147 to i24" [nnet_stream/solution1/nnet.cpp:56]
ST_5 : Operation 791 [1/1] (3.02ns)   --->   "%p_Val2_25_6_0_1 = add i24 %tmp_101_6_0_1_cast, %p_Val2_24_6_0_1" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_34 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %p_Val2_25_6_0_1, i32 12, i32 23)" [nnet_stream/solution1/nnet.cpp:56]
ST_5 : Operation 793 [1/1] (6.38ns)   --->   "%p_Val2_24_7 = mul i27 %p_069_0_0_cast1, 710" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_31 = call i15 @_ssdm_op_PartSelect.i15.i27.i32.i32(i27 %p_Val2_24_7, i32 12, i32 26)" [nnet_stream/solution1/nnet.cpp:56]
ST_5 : Operation 795 [1/1] (3.63ns)   --->   "%tmp_V_748 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [nnet_stream/solution1/nnet.cpp:78]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 796 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_1_V_l_26, i16* %conv_buff_val_0_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 797 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_2_V_l_26, i16* %conv_buff_val_1_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 798 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_3_V_l_26, i16* %conv_buff_val_2_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 799 [1/2] (2.32ns)   --->   "%conv_buff_val_4_V_l_27 = load i16* %conv_buff_val_4_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 800 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_4_V_l_27, i16* %conv_buff_val_3_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 801 [1/2] (2.32ns)   --->   "%conv_buff_val_5_V_l_27 = load i16* %conv_buff_val_5_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 802 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_5_V_l_27, i16* %conv_buff_val_4_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 803 [1/2] (2.32ns)   --->   "%conv_buff_val_6_V_l_27 = load i16* %conv_buff_val_6_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 804 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_6_V_l_27, i16* %conv_buff_val_5_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 805 [1/2] (2.32ns)   --->   "%conv_buff_val_7_V_l_27 = load i16* %conv_buff_val_7_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 806 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_7_V_l_27, i16* %conv_buff_val_6_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 807 [1/2] (2.32ns)   --->   "%conv_buff_val_8_V_l_27 = load i16* %conv_buff_val_8_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 808 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_8_V_l_27, i16* %conv_buff_val_7_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 809 [1/2] (2.32ns)   --->   "%conv_buff_val_9_V_l_27 = load i16* %conv_buff_val_9_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 810 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_9_V_l_27, i16* %conv_buff_val_8_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 811 [1/2] (2.32ns)   --->   "%conv_buff_val_10_V_29 = load i16* %conv_buff_val_10_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 812 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_10_V_29, i16* %conv_buff_val_9_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 813 [1/2] (2.32ns)   --->   "%conv_buff_val_11_V_29 = load i16* %conv_buff_val_11_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 814 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_11_V_29, i16* %conv_buff_val_10_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 815 [1/2] (2.32ns)   --->   "%conv_buff_val_12_V_29 = load i16* %conv_buff_val_12_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 816 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_12_V_29, i16* %conv_buff_val_11_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 817 [1/2] (2.32ns)   --->   "%conv_buff_val_13_V_29 = load i16* %conv_buff_val_13_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 818 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_13_V_29, i16* %conv_buff_val_12_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 819 [1/2] (2.32ns)   --->   "%conv_buff_val_14_V_29 = load i16* %conv_buff_val_14_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 820 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_14_V_29, i16* %conv_buff_val_13_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 821 [1/2] (2.32ns)   --->   "%conv_buff_val_15_V_29 = load i16* %conv_buff_val_15_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 822 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_15_V_29, i16* %conv_buff_val_14_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 823 [1/2] (2.32ns)   --->   "%conv_buff_val_16_V_28 = load i16* %conv_buff_val_16_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 824 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_16_V_28, i16* %conv_buff_val_15_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 825 [1/2] (2.32ns)   --->   "%conv_buff_val_17_V_28 = load i16* %conv_buff_val_17_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 826 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_17_V_28, i16* %conv_buff_val_16_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 827 [1/2] (2.32ns)   --->   "%conv_buff_val_18_V_28 = load i16* %conv_buff_val_18_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 828 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_18_V_28, i16* %conv_buff_val_17_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 829 [1/2] (2.32ns)   --->   "%conv_buff_val_19_V_28 = load i16* %conv_buff_val_19_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 830 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_19_V_28, i16* %conv_buff_val_18_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 831 [1/2] (2.32ns)   --->   "%conv_buff_val_20_V_28 = load i16* %conv_buff_val_20_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 832 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_20_V_28, i16* %conv_buff_val_19_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 833 [1/2] (2.32ns)   --->   "%conv_buff_val_21_V_28 = load i16* %conv_buff_val_21_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 834 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_21_V_28, i16* %conv_buff_val_20_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 835 [1/2] (2.32ns)   --->   "%conv_buff_val_22_V_28 = load i16* %conv_buff_val_22_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 836 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_22_V_28, i16* %conv_buff_val_21_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 837 [1/2] (2.32ns)   --->   "%conv_buff_val_23_V_28 = load i16* %conv_buff_val_23_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 838 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_23_V_28, i16* %conv_buff_val_22_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 839 [1/2] (2.32ns)   --->   "%conv_buff_val_24_V_28 = load i16* %conv_buff_val_24_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 840 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_24_V_28, i16* %conv_buff_val_23_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 841 [1/2] (2.32ns)   --->   "%conv_buff_val_25_V_28 = load i16* %conv_buff_val_25_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 842 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_25_V_28, i16* %conv_buff_val_24_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 843 [1/2] (2.32ns)   --->   "%conv_buff_val_26_V_28 = load i16* %conv_buff_val_26_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 844 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_26_V_28, i16* %conv_buff_val_25_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 845 [1/2] (2.32ns)   --->   "%conv_buff_val_27_V_28 = load i16* %conv_buff_val_27_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 846 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_27_V_28, i16* %conv_buff_val_26_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 847 [1/2] (2.32ns)   --->   "%conv_buff_val_28_V_28 = load i16* %conv_buff_val_28_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 848 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_28_V_28, i16* %conv_buff_val_27_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 849 [1/2] (2.32ns)   --->   "%conv_buff_val_29_V_28 = load i16* %conv_buff_val_29_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 850 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_29_V_28, i16* %conv_buff_val_28_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 851 [1/2] (2.32ns)   --->   "%conv_buff_val_30_V_28 = load i16* %conv_buff_val_30_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 852 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_30_V_28, i16* %conv_buff_val_29_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 853 [1/2] (2.32ns)   --->   "%conv_buff_val_31_V_28 = load i16* %conv_buff_val_31_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 854 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_31_V_28, i16* %conv_buff_val_30_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 855 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_32_V_27, i16* %conv_buff_val_31_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 856 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_33_V_27, i16* %conv_buff_val_32_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 857 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_34_V_27, i16* %conv_buff_val_33_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 858 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_35_V_27, i16* %conv_buff_val_34_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 859 [1/2] (2.32ns)   --->   "%conv_buff_val_36_V_28 = load i16* %conv_buff_val_36_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 860 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_36_V_28, i16* %conv_buff_val_35_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 861 [1/2] (2.32ns)   --->   "%conv_buff_val_37_V_28 = load i16* %conv_buff_val_37_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 862 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_37_V_28, i16* %conv_buff_val_36_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 863 [1/2] (2.32ns)   --->   "%conv_buff_val_38_V_28 = load i16* %conv_buff_val_38_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 864 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_38_V_28, i16* %conv_buff_val_37_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 865 [1/2] (2.32ns)   --->   "%conv_buff_val_39_V_28 = load i16* %conv_buff_val_39_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 866 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_39_V_28, i16* %conv_buff_val_38_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 867 [1/2] (2.32ns)   --->   "%conv_buff_val_40_V_28 = load i16* %conv_buff_val_40_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 868 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_40_V_28, i16* %conv_buff_val_39_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 869 [1/2] (2.32ns)   --->   "%conv_buff_val_41_V_28 = load i16* %conv_buff_val_41_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 870 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_41_V_28, i16* %conv_buff_val_40_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 871 [1/2] (2.32ns)   --->   "%conv_buff_val_42_V_28 = load i16* %conv_buff_val_42_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 872 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_42_V_28, i16* %conv_buff_val_41_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 873 [1/2] (2.32ns)   --->   "%conv_buff_val_43_V_28 = load i16* %conv_buff_val_43_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 874 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_43_V_28, i16* %conv_buff_val_42_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 875 [1/2] (2.32ns)   --->   "%conv_buff_val_44_V_28 = load i16* %conv_buff_val_44_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 876 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_44_V_28, i16* %conv_buff_val_43_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 877 [1/2] (2.32ns)   --->   "%conv_buff_val_45_V_28 = load i16* %conv_buff_val_45_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 878 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_45_V_28, i16* %conv_buff_val_44_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 879 [1/2] (2.32ns)   --->   "%conv_buff_val_46_V_28 = load i16* %conv_buff_val_46_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 880 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_46_V_28, i16* %conv_buff_val_45_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 881 [1/2] (2.32ns)   --->   "%conv_buff_val_47_V_28 = load i16* %conv_buff_val_47_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 882 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_47_V_28, i16* %conv_buff_val_46_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 883 [1/2] (2.32ns)   --->   "%conv_buff_val_48_V_28 = load i16* %conv_buff_val_48_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 884 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_48_V_28, i16* %conv_buff_val_47_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 885 [1/2] (2.32ns)   --->   "%conv_buff_val_49_V_28 = load i16* %conv_buff_val_49_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 886 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_49_V_28, i16* %conv_buff_val_48_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 887 [1/2] (2.32ns)   --->   "%conv_buff_val_50_V_28 = load i16* %conv_buff_val_50_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 888 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_50_V_28, i16* %conv_buff_val_49_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 889 [1/2] (2.32ns)   --->   "%conv_buff_val_51_V_28 = load i16* %conv_buff_val_51_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 890 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_51_V_28, i16* %conv_buff_val_50_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 891 [1/2] (2.32ns)   --->   "%conv_buff_val_52_V_28 = load i16* %conv_buff_val_52_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 892 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_52_V_28, i16* %conv_buff_val_51_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 893 [1/2] (2.32ns)   --->   "%conv_buff_val_53_V_28 = load i16* %conv_buff_val_53_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 894 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_53_V_28, i16* %conv_buff_val_52_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 895 [1/2] (2.32ns)   --->   "%conv_buff_val_54_V_28 = load i16* %conv_buff_val_54_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 896 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_54_V_28, i16* %conv_buff_val_53_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 897 [1/2] (2.32ns)   --->   "%conv_buff_val_55_V_28 = load i16* %conv_buff_val_55_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 898 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_55_V_28, i16* %conv_buff_val_54_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 899 [1/2] (2.32ns)   --->   "%conv_buff_val_56_V_28 = load i16* %conv_buff_val_56_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 900 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_56_V_28, i16* %conv_buff_val_55_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 901 [1/2] (2.32ns)   --->   "%conv_buff_val_57_V_28 = load i16* %conv_buff_val_57_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 902 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_57_V_28, i16* %conv_buff_val_56_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 903 [1/2] (2.32ns)   --->   "%conv_buff_val_58_V_28 = load i16* %conv_buff_val_58_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 904 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_58_V_28, i16* %conv_buff_val_57_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 905 [1/2] (2.32ns)   --->   "%conv_buff_val_59_V_28 = load i16* %conv_buff_val_59_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 906 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_59_V_28, i16* %conv_buff_val_58_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 907 [1/2] (2.32ns)   --->   "%conv_buff_val_60_V_28 = load i16* %conv_buff_val_60_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 908 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_60_V_28, i16* %conv_buff_val_59_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 909 [1/2] (2.32ns)   --->   "%conv_buff_val_61_V_28 = load i16* %conv_buff_val_61_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 910 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_61_V_28, i16* %conv_buff_val_60_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 911 [1/2] (2.32ns)   --->   "%conv_buff_val_62_V_28 = load i16* %conv_buff_val_62_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 912 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_62_V_28, i16* %conv_buff_val_61_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 913 [1/2] (2.32ns)   --->   "%conv_buff_val_63_V_28 = load i16* %conv_buff_val_63_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 914 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_63_V_28, i16* %conv_buff_val_62_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 915 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_64_V_27, i16* %conv_buff_val_63_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 916 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_65_V_27, i16* %conv_buff_val_64_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 917 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_66_V_27, i16* %conv_buff_val_65_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 918 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_67_V_27, i16* %conv_buff_val_66_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 919 [1/2] (2.32ns)   --->   "%conv_buff_val_68_V_28 = load i16* %conv_buff_val_68_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 920 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_68_V_28, i16* %conv_buff_val_67_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 921 [1/2] (2.32ns)   --->   "%conv_buff_val_69_V_28 = load i16* %conv_buff_val_69_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 922 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_69_V_28, i16* %conv_buff_val_68_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 923 [1/2] (2.32ns)   --->   "%conv_buff_val_70_V_28 = load i16* %conv_buff_val_70_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 924 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_70_V_28, i16* %conv_buff_val_69_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 925 [1/2] (2.32ns)   --->   "%conv_buff_val_71_V_28 = load i16* %conv_buff_val_71_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 926 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_71_V_28, i16* %conv_buff_val_70_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 927 [1/2] (2.32ns)   --->   "%conv_buff_val_72_V_28 = load i16* %conv_buff_val_72_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 928 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_72_V_28, i16* %conv_buff_val_71_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 929 [1/2] (2.32ns)   --->   "%conv_buff_val_73_V_28 = load i16* %conv_buff_val_73_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 930 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_73_V_28, i16* %conv_buff_val_72_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 931 [1/2] (2.32ns)   --->   "%conv_buff_val_74_V_28 = load i16* %conv_buff_val_74_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 932 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_74_V_28, i16* %conv_buff_val_73_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 933 [1/2] (2.32ns)   --->   "%conv_buff_val_75_V_28 = load i16* %conv_buff_val_75_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 934 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_75_V_28, i16* %conv_buff_val_74_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 935 [1/2] (2.32ns)   --->   "%conv_buff_val_76_V_28 = load i16* %conv_buff_val_76_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 936 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_76_V_28, i16* %conv_buff_val_75_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 937 [1/2] (2.32ns)   --->   "%conv_buff_val_77_V_28 = load i16* %conv_buff_val_77_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 938 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_77_V_28, i16* %conv_buff_val_76_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 939 [1/2] (2.32ns)   --->   "%conv_buff_val_78_V_28 = load i16* %conv_buff_val_78_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 940 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_78_V_28, i16* %conv_buff_val_77_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 941 [1/2] (2.32ns)   --->   "%conv_buff_val_79_V_28 = load i16* %conv_buff_val_79_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 942 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_79_V_28, i16* %conv_buff_val_78_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 943 [1/2] (2.32ns)   --->   "%conv_buff_val_80_V_28 = load i16* %conv_buff_val_80_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 944 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_80_V_28, i16* %conv_buff_val_79_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 945 [1/2] (2.32ns)   --->   "%conv_buff_val_81_V_28 = load i16* %conv_buff_val_81_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 946 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_81_V_28, i16* %conv_buff_val_80_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 947 [1/2] (2.32ns)   --->   "%conv_buff_val_82_V_28 = load i16* %conv_buff_val_82_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 948 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_82_V_28, i16* %conv_buff_val_81_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 949 [1/2] (2.32ns)   --->   "%conv_buff_val_83_V_28 = load i16* %conv_buff_val_83_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 950 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_83_V_28, i16* %conv_buff_val_82_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 951 [1/2] (2.32ns)   --->   "%conv_buff_val_84_V_28 = load i16* %conv_buff_val_84_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 952 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_84_V_28, i16* %conv_buff_val_83_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 953 [1/2] (2.32ns)   --->   "%conv_buff_val_85_V_28 = load i16* %conv_buff_val_85_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 954 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_85_V_28, i16* %conv_buff_val_84_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 955 [1/2] (2.32ns)   --->   "%conv_buff_val_86_V_28 = load i16* %conv_buff_val_86_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 956 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_86_V_28, i16* %conv_buff_val_85_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 957 [1/2] (2.32ns)   --->   "%conv_buff_val_87_V_28 = load i16* %conv_buff_val_87_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 958 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_87_V_28, i16* %conv_buff_val_86_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 959 [1/2] (2.32ns)   --->   "%conv_buff_val_88_V_28 = load i16* %conv_buff_val_88_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 960 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_88_V_28, i16* %conv_buff_val_87_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 961 [1/2] (2.32ns)   --->   "%conv_buff_val_89_V_28 = load i16* %conv_buff_val_89_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 962 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_89_V_28, i16* %conv_buff_val_88_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 963 [1/2] (2.32ns)   --->   "%conv_buff_val_90_V_28 = load i16* %conv_buff_val_90_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 964 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_90_V_28, i16* %conv_buff_val_89_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 965 [1/2] (2.32ns)   --->   "%conv_buff_val_91_V_28 = load i16* %conv_buff_val_91_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 966 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_91_V_28, i16* %conv_buff_val_90_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 967 [1/2] (2.32ns)   --->   "%conv_buff_val_92_V_28 = load i16* %conv_buff_val_92_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 968 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_92_V_28, i16* %conv_buff_val_91_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 969 [1/2] (2.32ns)   --->   "%conv_buff_val_93_V_28 = load i16* %conv_buff_val_93_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 970 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_93_V_28, i16* %conv_buff_val_92_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 971 [1/2] (2.32ns)   --->   "%conv_buff_val_94_V_28 = load i16* %conv_buff_val_94_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 972 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_94_V_28, i16* %conv_buff_val_93_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 973 [1/2] (2.32ns)   --->   "%conv_buff_val_95_V_28 = load i16* %conv_buff_val_95_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 974 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_95_V_28, i16* %conv_buff_val_94_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 975 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_96_V_27, i16* %conv_buff_val_95_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 976 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_97_V_27, i16* %conv_buff_val_96_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 977 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_98_V_27, i16* %conv_buff_val_97_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 978 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_99_V_27, i16* %conv_buff_val_98_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 979 [1/1] (2.32ns)   --->   "store i16 %tmp_V_748, i16* %conv_buff_val_99_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:883->nnet_stream/solution1/nnet.cpp:80]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 980 [1/1] (0.00ns)   --->   "br label %._crit_edge112.0" [nnet_stream/solution1/nnet.cpp:81]
ST_5 : Operation 981 [1/1] (3.63ns)   --->   "%tmp_V_747 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [nnet_stream/solution1/nnet.cpp:68]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 982 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_1_V_l_26, i16* %conv_buff_val_0_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 983 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_2_V_l_26, i16* %conv_buff_val_1_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 984 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_3_V_l_26, i16* %conv_buff_val_2_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 985 [1/2] (2.32ns)   --->   "%conv_buff_val_4_V_l_26 = load i16* %conv_buff_val_4_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 986 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_4_V_l_26, i16* %conv_buff_val_3_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 987 [1/2] (2.32ns)   --->   "%conv_buff_val_5_V_l_26 = load i16* %conv_buff_val_5_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 988 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_5_V_l_26, i16* %conv_buff_val_4_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 989 [1/2] (2.32ns)   --->   "%conv_buff_val_6_V_l_26 = load i16* %conv_buff_val_6_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 990 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_6_V_l_26, i16* %conv_buff_val_5_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 991 [1/2] (2.32ns)   --->   "%conv_buff_val_7_V_l_26 = load i16* %conv_buff_val_7_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 992 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_7_V_l_26, i16* %conv_buff_val_6_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 993 [1/2] (2.32ns)   --->   "%conv_buff_val_8_V_l_26 = load i16* %conv_buff_val_8_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 994 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_8_V_l_26, i16* %conv_buff_val_7_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 995 [1/2] (2.32ns)   --->   "%conv_buff_val_9_V_l_26 = load i16* %conv_buff_val_9_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 996 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_9_V_l_26, i16* %conv_buff_val_8_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 997 [1/2] (2.32ns)   --->   "%conv_buff_val_10_V_28 = load i16* %conv_buff_val_10_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 998 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_10_V_28, i16* %conv_buff_val_9_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 999 [1/2] (2.32ns)   --->   "%conv_buff_val_11_V_28 = load i16* %conv_buff_val_11_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1000 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_11_V_28, i16* %conv_buff_val_10_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1001 [1/2] (2.32ns)   --->   "%conv_buff_val_12_V_28 = load i16* %conv_buff_val_12_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1002 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_12_V_28, i16* %conv_buff_val_11_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1003 [1/2] (2.32ns)   --->   "%conv_buff_val_13_V_28 = load i16* %conv_buff_val_13_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1004 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_13_V_28, i16* %conv_buff_val_12_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1005 [1/2] (2.32ns)   --->   "%conv_buff_val_14_V_28 = load i16* %conv_buff_val_14_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1006 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_14_V_28, i16* %conv_buff_val_13_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1007 [1/2] (2.32ns)   --->   "%conv_buff_val_15_V_28 = load i16* %conv_buff_val_15_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1008 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_15_V_28, i16* %conv_buff_val_14_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1009 [1/2] (2.32ns)   --->   "%conv_buff_val_16_V_27 = load i16* %conv_buff_val_16_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1010 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_16_V_27, i16* %conv_buff_val_15_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1011 [1/2] (2.32ns)   --->   "%conv_buff_val_17_V_27 = load i16* %conv_buff_val_17_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1012 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_17_V_27, i16* %conv_buff_val_16_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1013 [1/2] (2.32ns)   --->   "%conv_buff_val_18_V_27 = load i16* %conv_buff_val_18_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1014 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_18_V_27, i16* %conv_buff_val_17_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1015 [1/2] (2.32ns)   --->   "%conv_buff_val_19_V_27 = load i16* %conv_buff_val_19_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1016 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_19_V_27, i16* %conv_buff_val_18_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1017 [1/2] (2.32ns)   --->   "%conv_buff_val_20_V_27 = load i16* %conv_buff_val_20_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1018 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_20_V_27, i16* %conv_buff_val_19_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1019 [1/2] (2.32ns)   --->   "%conv_buff_val_21_V_27 = load i16* %conv_buff_val_21_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1020 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_21_V_27, i16* %conv_buff_val_20_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1021 [1/2] (2.32ns)   --->   "%conv_buff_val_22_V_27 = load i16* %conv_buff_val_22_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1022 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_22_V_27, i16* %conv_buff_val_21_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1023 [1/2] (2.32ns)   --->   "%conv_buff_val_23_V_27 = load i16* %conv_buff_val_23_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1024 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_23_V_27, i16* %conv_buff_val_22_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1025 [1/2] (2.32ns)   --->   "%conv_buff_val_24_V_27 = load i16* %conv_buff_val_24_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1026 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_24_V_27, i16* %conv_buff_val_23_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1027 [1/2] (2.32ns)   --->   "%conv_buff_val_25_V_27 = load i16* %conv_buff_val_25_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1028 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_25_V_27, i16* %conv_buff_val_24_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1029 [1/2] (2.32ns)   --->   "%conv_buff_val_26_V_27 = load i16* %conv_buff_val_26_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1030 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_26_V_27, i16* %conv_buff_val_25_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1031 [1/2] (2.32ns)   --->   "%conv_buff_val_27_V_27 = load i16* %conv_buff_val_27_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1032 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_27_V_27, i16* %conv_buff_val_26_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1033 [1/2] (2.32ns)   --->   "%conv_buff_val_28_V_27 = load i16* %conv_buff_val_28_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1034 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_28_V_27, i16* %conv_buff_val_27_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1035 [1/2] (2.32ns)   --->   "%conv_buff_val_29_V_27 = load i16* %conv_buff_val_29_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1036 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_29_V_27, i16* %conv_buff_val_28_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1037 [1/2] (2.32ns)   --->   "%conv_buff_val_30_V_27 = load i16* %conv_buff_val_30_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1038 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_30_V_27, i16* %conv_buff_val_29_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1039 [1/2] (2.32ns)   --->   "%conv_buff_val_31_V_27 = load i16* %conv_buff_val_31_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1040 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_31_V_27, i16* %conv_buff_val_30_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1041 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_32_V_27, i16* %conv_buff_val_31_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1042 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_33_V_27, i16* %conv_buff_val_32_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1043 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_34_V_27, i16* %conv_buff_val_33_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1044 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_35_V_27, i16* %conv_buff_val_34_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1045 [1/2] (2.32ns)   --->   "%conv_buff_val_36_V_27 = load i16* %conv_buff_val_36_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1046 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_36_V_27, i16* %conv_buff_val_35_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1047 [1/2] (2.32ns)   --->   "%conv_buff_val_37_V_27 = load i16* %conv_buff_val_37_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1048 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_37_V_27, i16* %conv_buff_val_36_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1049 [1/2] (2.32ns)   --->   "%conv_buff_val_38_V_27 = load i16* %conv_buff_val_38_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1050 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_38_V_27, i16* %conv_buff_val_37_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1051 [1/2] (2.32ns)   --->   "%conv_buff_val_39_V_27 = load i16* %conv_buff_val_39_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1052 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_39_V_27, i16* %conv_buff_val_38_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1053 [1/2] (2.32ns)   --->   "%conv_buff_val_40_V_27 = load i16* %conv_buff_val_40_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1054 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_40_V_27, i16* %conv_buff_val_39_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1055 [1/2] (2.32ns)   --->   "%conv_buff_val_41_V_27 = load i16* %conv_buff_val_41_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1056 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_41_V_27, i16* %conv_buff_val_40_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1057 [1/2] (2.32ns)   --->   "%conv_buff_val_42_V_27 = load i16* %conv_buff_val_42_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1058 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_42_V_27, i16* %conv_buff_val_41_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1059 [1/2] (2.32ns)   --->   "%conv_buff_val_43_V_27 = load i16* %conv_buff_val_43_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1060 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_43_V_27, i16* %conv_buff_val_42_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1061 [1/2] (2.32ns)   --->   "%conv_buff_val_44_V_27 = load i16* %conv_buff_val_44_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1062 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_44_V_27, i16* %conv_buff_val_43_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1063 [1/2] (2.32ns)   --->   "%conv_buff_val_45_V_27 = load i16* %conv_buff_val_45_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1064 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_45_V_27, i16* %conv_buff_val_44_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1065 [1/2] (2.32ns)   --->   "%conv_buff_val_46_V_27 = load i16* %conv_buff_val_46_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1066 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_46_V_27, i16* %conv_buff_val_45_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1067 [1/2] (2.32ns)   --->   "%conv_buff_val_47_V_27 = load i16* %conv_buff_val_47_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1068 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_47_V_27, i16* %conv_buff_val_46_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1069 [1/2] (2.32ns)   --->   "%conv_buff_val_48_V_27 = load i16* %conv_buff_val_48_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1070 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_48_V_27, i16* %conv_buff_val_47_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1071 [1/2] (2.32ns)   --->   "%conv_buff_val_49_V_27 = load i16* %conv_buff_val_49_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1072 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_49_V_27, i16* %conv_buff_val_48_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1073 [1/2] (2.32ns)   --->   "%conv_buff_val_50_V_27 = load i16* %conv_buff_val_50_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1074 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_50_V_27, i16* %conv_buff_val_49_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1075 [1/2] (2.32ns)   --->   "%conv_buff_val_51_V_27 = load i16* %conv_buff_val_51_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1076 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_51_V_27, i16* %conv_buff_val_50_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1077 [1/2] (2.32ns)   --->   "%conv_buff_val_52_V_27 = load i16* %conv_buff_val_52_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1078 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_52_V_27, i16* %conv_buff_val_51_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1079 [1/2] (2.32ns)   --->   "%conv_buff_val_53_V_27 = load i16* %conv_buff_val_53_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1080 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_53_V_27, i16* %conv_buff_val_52_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1081 [1/2] (2.32ns)   --->   "%conv_buff_val_54_V_27 = load i16* %conv_buff_val_54_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1082 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_54_V_27, i16* %conv_buff_val_53_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1083 [1/2] (2.32ns)   --->   "%conv_buff_val_55_V_27 = load i16* %conv_buff_val_55_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1084 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_55_V_27, i16* %conv_buff_val_54_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1085 [1/2] (2.32ns)   --->   "%conv_buff_val_56_V_27 = load i16* %conv_buff_val_56_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1086 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_56_V_27, i16* %conv_buff_val_55_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1087 [1/2] (2.32ns)   --->   "%conv_buff_val_57_V_27 = load i16* %conv_buff_val_57_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1088 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_57_V_27, i16* %conv_buff_val_56_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1089 [1/2] (2.32ns)   --->   "%conv_buff_val_58_V_27 = load i16* %conv_buff_val_58_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1090 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_58_V_27, i16* %conv_buff_val_57_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1091 [1/2] (2.32ns)   --->   "%conv_buff_val_59_V_27 = load i16* %conv_buff_val_59_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1092 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_59_V_27, i16* %conv_buff_val_58_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1093 [1/2] (2.32ns)   --->   "%conv_buff_val_60_V_27 = load i16* %conv_buff_val_60_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1094 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_60_V_27, i16* %conv_buff_val_59_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1095 [1/2] (2.32ns)   --->   "%conv_buff_val_61_V_27 = load i16* %conv_buff_val_61_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1096 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_61_V_27, i16* %conv_buff_val_60_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1097 [1/2] (2.32ns)   --->   "%conv_buff_val_62_V_27 = load i16* %conv_buff_val_62_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1098 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_62_V_27, i16* %conv_buff_val_61_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1099 [1/2] (2.32ns)   --->   "%conv_buff_val_63_V_27 = load i16* %conv_buff_val_63_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1100 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_63_V_27, i16* %conv_buff_val_62_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1101 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_64_V_27, i16* %conv_buff_val_63_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1102 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_65_V_27, i16* %conv_buff_val_64_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1103 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_66_V_27, i16* %conv_buff_val_65_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1104 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_67_V_27, i16* %conv_buff_val_66_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1105 [1/2] (2.32ns)   --->   "%conv_buff_val_68_V_27 = load i16* %conv_buff_val_68_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1106 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_68_V_27, i16* %conv_buff_val_67_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1107 [1/2] (2.32ns)   --->   "%conv_buff_val_69_V_27 = load i16* %conv_buff_val_69_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1108 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_69_V_27, i16* %conv_buff_val_68_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1109 [1/2] (2.32ns)   --->   "%conv_buff_val_70_V_27 = load i16* %conv_buff_val_70_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1110 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_70_V_27, i16* %conv_buff_val_69_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1111 [1/2] (2.32ns)   --->   "%conv_buff_val_71_V_27 = load i16* %conv_buff_val_71_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1112 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_71_V_27, i16* %conv_buff_val_70_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1113 [1/2] (2.32ns)   --->   "%conv_buff_val_72_V_27 = load i16* %conv_buff_val_72_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1114 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_72_V_27, i16* %conv_buff_val_71_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1115 [1/2] (2.32ns)   --->   "%conv_buff_val_73_V_27 = load i16* %conv_buff_val_73_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1116 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_73_V_27, i16* %conv_buff_val_72_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1117 [1/2] (2.32ns)   --->   "%conv_buff_val_74_V_27 = load i16* %conv_buff_val_74_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1118 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_74_V_27, i16* %conv_buff_val_73_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1119 [1/2] (2.32ns)   --->   "%conv_buff_val_75_V_27 = load i16* %conv_buff_val_75_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1120 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_75_V_27, i16* %conv_buff_val_74_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1121 [1/2] (2.32ns)   --->   "%conv_buff_val_76_V_27 = load i16* %conv_buff_val_76_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1122 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_76_V_27, i16* %conv_buff_val_75_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1123 [1/2] (2.32ns)   --->   "%conv_buff_val_77_V_27 = load i16* %conv_buff_val_77_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1124 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_77_V_27, i16* %conv_buff_val_76_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1125 [1/2] (2.32ns)   --->   "%conv_buff_val_78_V_27 = load i16* %conv_buff_val_78_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1126 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_78_V_27, i16* %conv_buff_val_77_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1127 [1/2] (2.32ns)   --->   "%conv_buff_val_79_V_27 = load i16* %conv_buff_val_79_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1128 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_79_V_27, i16* %conv_buff_val_78_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1129 [1/2] (2.32ns)   --->   "%conv_buff_val_80_V_27 = load i16* %conv_buff_val_80_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1130 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_80_V_27, i16* %conv_buff_val_79_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1131 [1/2] (2.32ns)   --->   "%conv_buff_val_81_V_27 = load i16* %conv_buff_val_81_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1132 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_81_V_27, i16* %conv_buff_val_80_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1133 [1/2] (2.32ns)   --->   "%conv_buff_val_82_V_27 = load i16* %conv_buff_val_82_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1134 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_82_V_27, i16* %conv_buff_val_81_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1135 [1/2] (2.32ns)   --->   "%conv_buff_val_83_V_27 = load i16* %conv_buff_val_83_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1136 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_83_V_27, i16* %conv_buff_val_82_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1137 [1/2] (2.32ns)   --->   "%conv_buff_val_84_V_27 = load i16* %conv_buff_val_84_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1138 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_84_V_27, i16* %conv_buff_val_83_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1139 [1/2] (2.32ns)   --->   "%conv_buff_val_85_V_27 = load i16* %conv_buff_val_85_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1140 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_85_V_27, i16* %conv_buff_val_84_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1141 [1/2] (2.32ns)   --->   "%conv_buff_val_86_V_27 = load i16* %conv_buff_val_86_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1142 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_86_V_27, i16* %conv_buff_val_85_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1143 [1/2] (2.32ns)   --->   "%conv_buff_val_87_V_27 = load i16* %conv_buff_val_87_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1144 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_87_V_27, i16* %conv_buff_val_86_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1145 [1/2] (2.32ns)   --->   "%conv_buff_val_88_V_27 = load i16* %conv_buff_val_88_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1146 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_88_V_27, i16* %conv_buff_val_87_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1147 [1/2] (2.32ns)   --->   "%conv_buff_val_89_V_27 = load i16* %conv_buff_val_89_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1148 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_89_V_27, i16* %conv_buff_val_88_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1149 [1/2] (2.32ns)   --->   "%conv_buff_val_90_V_27 = load i16* %conv_buff_val_90_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1150 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_90_V_27, i16* %conv_buff_val_89_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1151 [1/2] (2.32ns)   --->   "%conv_buff_val_91_V_27 = load i16* %conv_buff_val_91_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1152 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_91_V_27, i16* %conv_buff_val_90_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1153 [1/2] (2.32ns)   --->   "%conv_buff_val_92_V_27 = load i16* %conv_buff_val_92_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1154 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_92_V_27, i16* %conv_buff_val_91_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1155 [1/2] (2.32ns)   --->   "%conv_buff_val_93_V_27 = load i16* %conv_buff_val_93_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1156 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_93_V_27, i16* %conv_buff_val_92_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1157 [1/2] (2.32ns)   --->   "%conv_buff_val_94_V_27 = load i16* %conv_buff_val_94_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1158 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_94_V_27, i16* %conv_buff_val_93_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1159 [1/2] (2.32ns)   --->   "%conv_buff_val_95_V_27 = load i16* %conv_buff_val_95_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1160 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_95_V_27, i16* %conv_buff_val_94_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1161 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_96_V_27, i16* %conv_buff_val_95_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1162 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_97_V_27, i16* %conv_buff_val_96_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1163 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_98_V_27, i16* %conv_buff_val_97_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1164 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_99_V_27, i16* %conv_buff_val_98_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1165 [1/1] (2.32ns)   --->   "store i16 %tmp_V_747, i16* %conv_buff_val_99_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:883->nnet_stream/solution1/nnet.cpp:70]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_5 : Operation 1166 [1/1] (0.00ns)   --->   "br label %._crit_edge110" [nnet_stream/solution1/nnet.cpp:71]

 <State 6> : 12.42ns
ST_6 : Operation 1167 [1/1] (0.00ns)   --->   "%p_069_0_0_1_cast = sext i16 %conv_buff_val_1_V_l_26 to i27" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1168 [1/1] (0.00ns)   --->   "%p_069_0_0_1_cast1 = sext i16 %conv_buff_val_1_V_l_26 to i26" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1169 [1/1] (3.36ns)   --->   "%p_Val2_24_0_0_1 = mul i26 %p_069_0_0_1_cast1, 283" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_57 = call i27 @_ssdm_op_BitConcatenate.i27.i15.i12(i15 %tmp_11, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1171 [1/1] (0.00ns)   --->   "%tmp_101_0_0_1 = sext i27 %tmp_57 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1172 [1/1] (0.00ns)   --->   "%tmp_1023_0_0_1_cast = sext i26 %p_Val2_24_0_0_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1173 [1/1] (3.02ns)   --->   "%p_Val2_25_0_0_1 = add i28 %tmp_101_0_0_1, %tmp_1023_0_0_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1174 [1/1] (0.00ns)   --->   "%p_069_0_0_2_cast = sext i16 %conv_buff_val_2_V_l_26 to i27" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1175 [1/1] (0.00ns)   --->   "%p_069_0_0_2_cast1 = sext i16 %conv_buff_val_2_V_l_26 to i26" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1176 [1/1] (3.36ns)   --->   "%p_Val2_24_0_0_2 = mul i27 %p_069_0_0_2_cast, 593" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_58 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_0_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1178 [1/1] (0.00ns)   --->   "%tmp_101_0_0_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_58, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_1023_0_0_2_cast = sext i27 %p_Val2_24_0_0_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1180 [1/1] (3.02ns)   --->   "%p_Val2_25_0_0_2 = add i28 %tmp_101_0_0_2, %tmp_1023_0_0_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1181 [1/1] (0.00ns)   --->   "%p_069_0_0_3_cast = sext i16 %conv_buff_val_3_V_l_26 to i27" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1182 [1/1] (0.00ns)   --->   "%p_069_0_0_3_cast2 = sext i16 %conv_buff_val_3_V_l_26 to i26" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1183 [1/1] (3.36ns)   --->   "%p_Val2_24_0_0_3 = mul i27 %p_069_0_0_3_cast, -771" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1184 [1/1] (0.00ns)   --->   "%tmp_59 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_0_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_101_0_0_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_59, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_1023_0_0_3_cast = sext i27 %p_Val2_24_0_0_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1187 [1/1] (3.02ns)   --->   "%p_Val2_25_0_0_3 = add i28 %tmp_101_0_0_3, %tmp_1023_0_0_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1188 [1/1] (0.00ns)   --->   "%tmp_60 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_0_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1189 [1/1] (3.36ns)   --->   "%p_Val2_24_1_0_1 = mul i27 %p_069_0_0_1_cast, 715" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1190 [1/1] (0.00ns)   --->   "%tmp_72 = call i27 @_ssdm_op_BitConcatenate.i27.i15.i12(i15 %tmp_15, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1191 [1/1] (0.00ns)   --->   "%tmp_101_1_0_1 = sext i27 %tmp_72 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_1023_1_0_1_cast = sext i27 %p_Val2_24_1_0_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1193 [1/1] (3.02ns)   --->   "%p_Val2_25_1_0_1 = add i28 %tmp_101_1_0_1, %tmp_1023_1_0_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1194 [1/1] (0.00ns)   --->   "%p_shl5 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %conv_buff_val_2_V_l_26, i7 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1195 [1/1] (0.00ns)   --->   "%p_shl5_cast = sext i23 %p_shl5 to i24" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1196 [1/1] (0.00ns)   --->   "%p_shl8 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %conv_buff_val_2_V_l_26, i5 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1197 [1/1] (0.00ns)   --->   "%p_shl8_cast = sext i21 %p_shl8 to i24" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1198 [1/1] (2.28ns)   --->   "%p_Val2_24_1_0_2 = add i24 %p_shl5_cast, %p_shl8_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1199 [1/1] (0.00ns)   --->   "%tmp_73 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_0_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1200 [1/1] (0.00ns)   --->   "%tmp_101_1_0_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_73, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1201 [1/1] (0.00ns)   --->   "%tmp_1023_1_0_2_cast = sext i24 %p_Val2_24_1_0_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1202 [1/1] (2.43ns)   --->   "%p_Val2_25_1_0_2 = add i28 %tmp_101_1_0_2, %tmp_1023_1_0_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1203 [1/1] (3.36ns)   --->   "%p_Val2_24_1_0_3 = mul i27 %p_069_0_0_3_cast, -724" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1204 [1/1] (0.00ns)   --->   "%tmp_74 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_0_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1205 [1/1] (0.00ns)   --->   "%tmp_101_1_0_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_74, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1206 [1/1] (0.00ns)   --->   "%tmp_1023_1_0_3_cast = sext i27 %p_Val2_24_1_0_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1207 [1/1] (3.02ns)   --->   "%p_Val2_25_1_0_3 = add i28 %tmp_101_1_0_3, %tmp_1023_1_0_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1208 [1/1] (0.00ns)   --->   "%tmp_75 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_0_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1209 [1/1] (3.36ns)   --->   "%p_Val2_24_2_0_1 = mul i27 %p_069_0_0_1_cast, -632" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1210 [1/1] (0.00ns)   --->   "%tmp_87 = call i27 @_ssdm_op_BitConcatenate.i27.i15.i12(i15 %tmp_19, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1211 [1/1] (0.00ns)   --->   "%tmp_101_2_0_1 = sext i27 %tmp_87 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1212 [1/1] (0.00ns)   --->   "%tmp_1023_2_0_1_cast = sext i27 %p_Val2_24_2_0_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1213 [1/1] (3.02ns)   --->   "%p_Val2_25_2_0_1 = add i28 %tmp_101_2_0_1, %tmp_1023_2_0_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1214 [1/1] (3.36ns)   --->   "%p_Val2_24_2_0_2 = mul i26 %p_069_0_0_2_cast1, 461" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_88 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_0_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_101_2_0_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_88, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_1023_2_0_2_cast = sext i26 %p_Val2_24_2_0_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1218 [1/1] (3.02ns)   --->   "%p_Val2_25_2_0_2 = add i28 %tmp_101_2_0_2, %tmp_1023_2_0_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1219 [1/1] (3.36ns)   --->   "%p_Val2_24_2_0_3 = mul i26 %p_069_0_0_3_cast2, -290" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_89 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_0_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_101_2_0_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_89, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_1023_2_0_3_cast = sext i26 %p_Val2_24_2_0_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1223 [1/1] (3.02ns)   --->   "%p_Val2_25_2_0_3 = add i28 %tmp_101_2_0_3, %tmp_1023_2_0_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp_90 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_0_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1225 [1/1] (3.36ns)   --->   "%p_Val2_24_3_0_1 = mul i27 %p_069_0_0_1_cast, 590" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1226 [1/1] (0.00ns)   --->   "%tmp_102 = call i27 @_ssdm_op_BitConcatenate.i27.i15.i12(i15 %tmp_23, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1227 [1/1] (0.00ns)   --->   "%tmp_101_3_0_1 = sext i27 %tmp_102 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1228 [1/1] (0.00ns)   --->   "%tmp_1023_3_0_1_cast = sext i27 %p_Val2_24_3_0_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1229 [1/1] (3.02ns)   --->   "%p_Val2_25_3_0_1 = add i28 %tmp_101_3_0_1, %tmp_1023_3_0_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1230 [1/1] (3.36ns)   --->   "%p_Val2_24_3_0_2 = mul i27 %p_069_0_0_2_cast, 790" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp_103 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_0_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_101_3_0_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_103, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1233 [1/1] (0.00ns)   --->   "%tmp_1023_3_0_2_cast = sext i27 %p_Val2_24_3_0_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1234 [1/1] (3.02ns)   --->   "%p_Val2_25_3_0_2 = add i28 %tmp_101_3_0_2, %tmp_1023_3_0_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1235 [1/1] (0.00ns)   --->   "%p_shl19 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %conv_buff_val_3_V_l_26, i4 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1236 [1/1] (0.00ns)   --->   "%p_shl21_cast = sext i20 %p_shl19 to i21" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1237 [1/1] (2.19ns)   --->   "%p_Val2_24_3_0_3 = sub i21 0, %p_shl21_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1238 [1/1] (0.00ns)   --->   "%tmp_104 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_0_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1239 [1/1] (0.00ns)   --->   "%tmp_101_3_0_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_104, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1240 [1/1] (0.00ns)   --->   "%tmp_1023_3_0_3_cast = sext i21 %p_Val2_24_3_0_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1241 [1/1] (2.43ns)   --->   "%p_Val2_25_3_0_3 = add i28 %tmp_101_3_0_3, %tmp_1023_3_0_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1242 [1/1] (0.00ns)   --->   "%tmp_105 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_0_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1243 [1/1] (3.36ns)   --->   "%p_Val2_24_4_0_1 = mul i27 %p_069_0_0_1_cast, 676" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1244 [1/1] (0.00ns)   --->   "%tmp_117 = call i27 @_ssdm_op_BitConcatenate.i27.i15.i12(i15 %tmp_25, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1245 [1/1] (0.00ns)   --->   "%tmp_101_4_0_1 = sext i27 %tmp_117 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1246 [1/1] (0.00ns)   --->   "%tmp_1023_4_0_1_cast = sext i27 %p_Val2_24_4_0_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1247 [1/1] (3.02ns)   --->   "%p_Val2_25_4_0_1 = add i28 %tmp_101_4_0_1, %tmp_1023_4_0_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1248 [1/1] (3.36ns)   --->   "%p_Val2_24_4_0_2 = mul i27 %p_069_0_0_2_cast, -732" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1249 [1/1] (0.00ns)   --->   "%tmp_118 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_0_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_101_4_0_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_118, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1251 [1/1] (0.00ns)   --->   "%tmp_1023_4_0_2_cast = sext i27 %p_Val2_24_4_0_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1252 [1/1] (3.02ns)   --->   "%p_Val2_25_4_0_2 = add i28 %tmp_101_4_0_2, %tmp_1023_4_0_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1253 [1/1] (3.36ns)   --->   "%p_Val2_24_4_0_3 = mul i27 %p_069_0_0_3_cast, -645" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1254 [1/1] (0.00ns)   --->   "%tmp_119 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_0_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1255 [1/1] (0.00ns)   --->   "%tmp_101_4_0_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_119, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1256 [1/1] (0.00ns)   --->   "%tmp_1023_4_0_3_cast = sext i27 %p_Val2_24_4_0_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1257 [1/1] (3.02ns)   --->   "%p_Val2_25_4_0_3 = add i28 %tmp_101_4_0_3, %tmp_1023_4_0_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1258 [1/1] (0.00ns)   --->   "%tmp_120 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_0_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1259 [1/1] (3.36ns)   --->   "%p_Val2_24_5_0_1 = mul i26 %p_069_0_0_1_cast1, 351" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1260 [1/1] (0.00ns)   --->   "%tmp_133 = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %tmp_27, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1261 [1/1] (0.00ns)   --->   "%tmp_101_5_0_1_cast = sext i24 %tmp_133 to i26" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1262 [1/1] (3.02ns)   --->   "%p_Val2_25_5_0_1 = add i26 %tmp_101_5_0_1_cast, %p_Val2_24_5_0_1" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1263 [1/1] (3.36ns)   --->   "%p_Val2_24_5_0_2 = mul i26 %p_069_0_0_2_cast1, -275" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1264 [1/1] (0.00ns)   --->   "%tmp_20 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_25_5_0_1, i32 12, i32 25)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1265 [1/1] (0.00ns)   --->   "%tmp_33 = call i26 @_ssdm_op_BitConcatenate.i26.i14.i12(i14 %tmp_20, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1266 [1/1] (0.00ns)   --->   "%tmp_101_5_0_2 = sext i26 %tmp_33 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1267 [1/1] (0.00ns)   --->   "%tmp_1023_5_0_2_cast = sext i26 %p_Val2_24_5_0_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1268 [1/1] (3.02ns)   --->   "%p_Val2_25_5_0_2 = add i28 %tmp_101_5_0_2, %tmp_1023_5_0_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1269 [1/1] (0.00ns)   --->   "%tmp_134 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_0_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1270 [1/1] (0.00ns)   --->   "%p_shl2 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %conv_buff_val_1_V_l_26, i7 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1271 [1/1] (0.00ns)   --->   "%p_shl2_cast = sext i23 %p_shl2 to i24" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1272 [1/1] (0.00ns)   --->   "%p_shl3 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %conv_buff_val_1_V_l_26, i1 false)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1273 [1/1] (0.00ns)   --->   "%p_shl3_cast = sext i17 %p_shl3 to i24" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1274 [1/1] (2.28ns)   --->   "%p_Val2_24_7_0_1 = sub i24 %p_shl2_cast, %p_shl3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1275 [1/1] (0.00ns)   --->   "%tmp_161 = call i27 @_ssdm_op_BitConcatenate.i27.i15.i12(i15 %tmp_31, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1276 [1/1] (0.00ns)   --->   "%tmp_101_7_0_1 = sext i27 %tmp_161 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1277 [1/1] (0.00ns)   --->   "%tmp_1023_7_0_1_cast = sext i24 %p_Val2_24_7_0_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1278 [1/1] (2.40ns)   --->   "%p_Val2_25_7_0_1 = add i28 %tmp_101_7_0_1, %tmp_1023_7_0_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1279 [1/1] (0.00ns)   --->   "%tmp_162 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_0_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_6 : Operation 1280 [1/1] (0.00ns)   --->   "%tmp_3_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* %in_V_V, i32 1)" [nnet_stream/solution1/nnet.cpp:76]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_6 : Operation 1281 [1/1] (0.00ns)   --->   "br i1 %tmp_3_1, label %.preheader.i.i127.1.0, label %._crit_edge112.1" [nnet_stream/solution1/nnet.cpp:76]
ST_6 : Operation 1282 [2/2] (2.32ns)   --->   "%conv_buff_val_1_V_l_27 = load i16* %conv_buff_val_1_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1283 [2/2] (2.32ns)   --->   "%conv_buff_val_2_V_l_27 = load i16* %conv_buff_val_2_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1284 [2/2] (2.32ns)   --->   "%conv_buff_val_3_V_l_27 = load i16* %conv_buff_val_3_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1285 [2/2] (2.32ns)   --->   "%conv_buff_val_4_V_l_28 = load i16* %conv_buff_val_4_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1286 [2/2] (2.32ns)   --->   "%conv_buff_val_5_V_l_28 = load i16* %conv_buff_val_5_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1287 [2/2] (2.32ns)   --->   "%conv_buff_val_6_V_l_28 = load i16* %conv_buff_val_6_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1288 [2/2] (2.32ns)   --->   "%conv_buff_val_7_V_l_28 = load i16* %conv_buff_val_7_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1289 [2/2] (2.32ns)   --->   "%conv_buff_val_8_V_l_28 = load i16* %conv_buff_val_8_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1290 [2/2] (2.32ns)   --->   "%conv_buff_val_9_V_l_28 = load i16* %conv_buff_val_9_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1291 [2/2] (2.32ns)   --->   "%conv_buff_val_10_V_30 = load i16* %conv_buff_val_10_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1292 [2/2] (2.32ns)   --->   "%conv_buff_val_11_V_30 = load i16* %conv_buff_val_11_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1293 [2/2] (2.32ns)   --->   "%conv_buff_val_12_V_30 = load i16* %conv_buff_val_12_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1294 [2/2] (2.32ns)   --->   "%conv_buff_val_13_V_30 = load i16* %conv_buff_val_13_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1295 [2/2] (2.32ns)   --->   "%conv_buff_val_14_V_30 = load i16* %conv_buff_val_14_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1296 [2/2] (2.32ns)   --->   "%conv_buff_val_15_V_30 = load i16* %conv_buff_val_15_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1297 [2/2] (2.32ns)   --->   "%conv_buff_val_16_V_29 = load i16* %conv_buff_val_16_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1298 [2/2] (2.32ns)   --->   "%conv_buff_val_17_V_29 = load i16* %conv_buff_val_17_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1299 [2/2] (2.32ns)   --->   "%conv_buff_val_18_V_29 = load i16* %conv_buff_val_18_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1300 [2/2] (2.32ns)   --->   "%conv_buff_val_19_V_29 = load i16* %conv_buff_val_19_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1301 [2/2] (2.32ns)   --->   "%conv_buff_val_20_V_29 = load i16* %conv_buff_val_20_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1302 [2/2] (2.32ns)   --->   "%conv_buff_val_21_V_29 = load i16* %conv_buff_val_21_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1303 [2/2] (2.32ns)   --->   "%conv_buff_val_22_V_29 = load i16* %conv_buff_val_22_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1304 [2/2] (2.32ns)   --->   "%conv_buff_val_23_V_29 = load i16* %conv_buff_val_23_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1305 [2/2] (2.32ns)   --->   "%conv_buff_val_24_V_29 = load i16* %conv_buff_val_24_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1306 [2/2] (2.32ns)   --->   "%conv_buff_val_25_V_29 = load i16* %conv_buff_val_25_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1307 [2/2] (2.32ns)   --->   "%conv_buff_val_26_V_29 = load i16* %conv_buff_val_26_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1308 [2/2] (2.32ns)   --->   "%conv_buff_val_27_V_29 = load i16* %conv_buff_val_27_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1309 [2/2] (2.32ns)   --->   "%conv_buff_val_28_V_29 = load i16* %conv_buff_val_28_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1310 [2/2] (2.32ns)   --->   "%conv_buff_val_29_V_29 = load i16* %conv_buff_val_29_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1311 [2/2] (2.32ns)   --->   "%conv_buff_val_30_V_29 = load i16* %conv_buff_val_30_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1312 [2/2] (2.32ns)   --->   "%conv_buff_val_31_V_29 = load i16* %conv_buff_val_31_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1313 [2/2] (2.32ns)   --->   "%conv_buff_val_32_V_28 = load i16* %conv_buff_val_32_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1314 [2/2] (2.32ns)   --->   "%conv_buff_val_33_V_28 = load i16* %conv_buff_val_33_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1315 [2/2] (2.32ns)   --->   "%conv_buff_val_34_V_28 = load i16* %conv_buff_val_34_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1316 [2/2] (2.32ns)   --->   "%conv_buff_val_35_V_28 = load i16* %conv_buff_val_35_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1317 [2/2] (2.32ns)   --->   "%conv_buff_val_36_V_29 = load i16* %conv_buff_val_36_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1318 [2/2] (2.32ns)   --->   "%conv_buff_val_37_V_29 = load i16* %conv_buff_val_37_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1319 [2/2] (2.32ns)   --->   "%conv_buff_val_38_V_29 = load i16* %conv_buff_val_38_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1320 [2/2] (2.32ns)   --->   "%conv_buff_val_39_V_29 = load i16* %conv_buff_val_39_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1321 [2/2] (2.32ns)   --->   "%conv_buff_val_40_V_29 = load i16* %conv_buff_val_40_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1322 [2/2] (2.32ns)   --->   "%conv_buff_val_41_V_29 = load i16* %conv_buff_val_41_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1323 [2/2] (2.32ns)   --->   "%conv_buff_val_42_V_29 = load i16* %conv_buff_val_42_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1324 [2/2] (2.32ns)   --->   "%conv_buff_val_43_V_29 = load i16* %conv_buff_val_43_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1325 [2/2] (2.32ns)   --->   "%conv_buff_val_44_V_29 = load i16* %conv_buff_val_44_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1326 [2/2] (2.32ns)   --->   "%conv_buff_val_45_V_29 = load i16* %conv_buff_val_45_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1327 [2/2] (2.32ns)   --->   "%conv_buff_val_46_V_29 = load i16* %conv_buff_val_46_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1328 [2/2] (2.32ns)   --->   "%conv_buff_val_47_V_29 = load i16* %conv_buff_val_47_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1329 [2/2] (2.32ns)   --->   "%conv_buff_val_48_V_29 = load i16* %conv_buff_val_48_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1330 [2/2] (2.32ns)   --->   "%conv_buff_val_49_V_29 = load i16* %conv_buff_val_49_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1331 [2/2] (2.32ns)   --->   "%conv_buff_val_50_V_29 = load i16* %conv_buff_val_50_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1332 [2/2] (2.32ns)   --->   "%conv_buff_val_51_V_29 = load i16* %conv_buff_val_51_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1333 [2/2] (2.32ns)   --->   "%conv_buff_val_52_V_29 = load i16* %conv_buff_val_52_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1334 [2/2] (2.32ns)   --->   "%conv_buff_val_53_V_29 = load i16* %conv_buff_val_53_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1335 [2/2] (2.32ns)   --->   "%conv_buff_val_54_V_29 = load i16* %conv_buff_val_54_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1336 [2/2] (2.32ns)   --->   "%conv_buff_val_55_V_29 = load i16* %conv_buff_val_55_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1337 [2/2] (2.32ns)   --->   "%conv_buff_val_56_V_29 = load i16* %conv_buff_val_56_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1338 [2/2] (2.32ns)   --->   "%conv_buff_val_57_V_29 = load i16* %conv_buff_val_57_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1339 [2/2] (2.32ns)   --->   "%conv_buff_val_58_V_29 = load i16* %conv_buff_val_58_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1340 [2/2] (2.32ns)   --->   "%conv_buff_val_59_V_29 = load i16* %conv_buff_val_59_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1341 [2/2] (2.32ns)   --->   "%conv_buff_val_60_V_29 = load i16* %conv_buff_val_60_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1342 [2/2] (2.32ns)   --->   "%conv_buff_val_61_V_29 = load i16* %conv_buff_val_61_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1343 [2/2] (2.32ns)   --->   "%conv_buff_val_62_V_29 = load i16* %conv_buff_val_62_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1344 [2/2] (2.32ns)   --->   "%conv_buff_val_63_V_29 = load i16* %conv_buff_val_63_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1345 [2/2] (2.32ns)   --->   "%conv_buff_val_64_V_28 = load i16* %conv_buff_val_64_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1346 [2/2] (2.32ns)   --->   "%conv_buff_val_65_V_28 = load i16* %conv_buff_val_65_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1347 [2/2] (2.32ns)   --->   "%conv_buff_val_66_V_28 = load i16* %conv_buff_val_66_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1348 [2/2] (2.32ns)   --->   "%conv_buff_val_67_V_28 = load i16* %conv_buff_val_67_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1349 [2/2] (2.32ns)   --->   "%conv_buff_val_68_V_29 = load i16* %conv_buff_val_68_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1350 [2/2] (2.32ns)   --->   "%conv_buff_val_69_V_29 = load i16* %conv_buff_val_69_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1351 [2/2] (2.32ns)   --->   "%conv_buff_val_70_V_29 = load i16* %conv_buff_val_70_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1352 [2/2] (2.32ns)   --->   "%conv_buff_val_71_V_29 = load i16* %conv_buff_val_71_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1353 [2/2] (2.32ns)   --->   "%conv_buff_val_72_V_29 = load i16* %conv_buff_val_72_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1354 [2/2] (2.32ns)   --->   "%conv_buff_val_73_V_29 = load i16* %conv_buff_val_73_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1355 [2/2] (2.32ns)   --->   "%conv_buff_val_74_V_29 = load i16* %conv_buff_val_74_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1356 [2/2] (2.32ns)   --->   "%conv_buff_val_75_V_29 = load i16* %conv_buff_val_75_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1357 [2/2] (2.32ns)   --->   "%conv_buff_val_76_V_29 = load i16* %conv_buff_val_76_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1358 [2/2] (2.32ns)   --->   "%conv_buff_val_77_V_29 = load i16* %conv_buff_val_77_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1359 [2/2] (2.32ns)   --->   "%conv_buff_val_78_V_29 = load i16* %conv_buff_val_78_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1360 [2/2] (2.32ns)   --->   "%conv_buff_val_79_V_29 = load i16* %conv_buff_val_79_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1361 [2/2] (2.32ns)   --->   "%conv_buff_val_80_V_29 = load i16* %conv_buff_val_80_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1362 [2/2] (2.32ns)   --->   "%conv_buff_val_81_V_29 = load i16* %conv_buff_val_81_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1363 [2/2] (2.32ns)   --->   "%conv_buff_val_82_V_29 = load i16* %conv_buff_val_82_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1364 [2/2] (2.32ns)   --->   "%conv_buff_val_83_V_29 = load i16* %conv_buff_val_83_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1365 [2/2] (2.32ns)   --->   "%conv_buff_val_84_V_29 = load i16* %conv_buff_val_84_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1366 [2/2] (2.32ns)   --->   "%conv_buff_val_85_V_29 = load i16* %conv_buff_val_85_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1367 [2/2] (2.32ns)   --->   "%conv_buff_val_86_V_29 = load i16* %conv_buff_val_86_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1368 [2/2] (2.32ns)   --->   "%conv_buff_val_87_V_29 = load i16* %conv_buff_val_87_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1369 [2/2] (2.32ns)   --->   "%conv_buff_val_88_V_29 = load i16* %conv_buff_val_88_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1370 [2/2] (2.32ns)   --->   "%conv_buff_val_89_V_29 = load i16* %conv_buff_val_89_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1371 [2/2] (2.32ns)   --->   "%conv_buff_val_90_V_29 = load i16* %conv_buff_val_90_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1372 [2/2] (2.32ns)   --->   "%conv_buff_val_91_V_29 = load i16* %conv_buff_val_91_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1373 [2/2] (2.32ns)   --->   "%conv_buff_val_92_V_29 = load i16* %conv_buff_val_92_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1374 [2/2] (2.32ns)   --->   "%conv_buff_val_93_V_29 = load i16* %conv_buff_val_93_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1375 [2/2] (2.32ns)   --->   "%conv_buff_val_94_V_29 = load i16* %conv_buff_val_94_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1376 [2/2] (2.32ns)   --->   "%conv_buff_val_95_V_29 = load i16* %conv_buff_val_95_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1377 [2/2] (2.32ns)   --->   "%conv_buff_val_96_V_28 = load i16* %conv_buff_val_96_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1378 [2/2] (2.32ns)   --->   "%conv_buff_val_97_V_28 = load i16* %conv_buff_val_97_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1379 [2/2] (2.32ns)   --->   "%conv_buff_val_98_V_28 = load i16* %conv_buff_val_98_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_6 : Operation 1380 [2/2] (2.32ns)   --->   "%conv_buff_val_99_V_28 = load i16* %conv_buff_val_99_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>

 <State 7> : 12.42ns
ST_7 : Operation 1381 [1/1] (0.00ns)   --->   "%p_069_0_1_cast = sext i16 %conv_buff_val_32_V_27 to i27" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1382 [1/1] (3.36ns)   --->   "%p_Val2_24_0_1 = mul i27 %p_069_0_1_cast, 638" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1383 [1/1] (0.00ns)   --->   "%tmp_101_0_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_60, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1384 [1/1] (0.00ns)   --->   "%tmp_1023_0_1_cast = sext i27 %p_Val2_24_0_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1385 [1/1] (3.02ns)   --->   "%p_Val2_25_0_1 = add i28 %tmp_101_0_1, %tmp_1023_0_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1386 [1/1] (0.00ns)   --->   "%p_069_0_1_1_cast1 = sext i16 %conv_buff_val_33_V_27 to i25" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1387 [1/1] (0.00ns)   --->   "%p_069_0_1_1_cast2 = sext i16 %conv_buff_val_33_V_27 to i26" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1388 [1/1] (0.00ns)   --->   "%p_069_0_1_1_cast = sext i16 %conv_buff_val_33_V_27 to i27" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1389 [1/1] (3.36ns)   --->   "%p_Val2_24_0_1_1 = mul i26 %p_069_0_1_1_cast2, 424" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1390 [1/1] (0.00ns)   --->   "%tmp_61 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1391 [1/1] (0.00ns)   --->   "%tmp_101_0_1_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_61, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1392 [1/1] (0.00ns)   --->   "%tmp_1023_0_1_1_cast = sext i26 %p_Val2_24_0_1_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1393 [1/1] (3.02ns)   --->   "%p_Val2_25_0_1_1 = add i28 %tmp_101_0_1_1, %tmp_1023_0_1_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1394 [1/1] (0.00ns)   --->   "%p_069_0_1_2_cast1 = sext i16 %conv_buff_val_34_V_27 to i27" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1395 [1/1] (0.00ns)   --->   "%p_069_0_1_2_cast2 = sext i16 %conv_buff_val_34_V_27 to i25" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1396 [1/1] (0.00ns)   --->   "%p_069_0_1_2_cast = sext i16 %conv_buff_val_34_V_27 to i26" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1397 [1/1] (3.36ns)   --->   "%p_Val2_24_0_1_2 = mul i27 %p_069_0_1_2_cast1, 815" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1398 [1/1] (0.00ns)   --->   "%tmp_62 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_1_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1399 [1/1] (0.00ns)   --->   "%tmp_101_0_1_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_62, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_1023_0_1_2_cast = sext i27 %p_Val2_24_0_1_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1401 [1/1] (3.02ns)   --->   "%p_Val2_25_0_1_2 = add i28 %tmp_101_0_1_2, %tmp_1023_0_1_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1402 [1/1] (0.00ns)   --->   "%tmp_63 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_1_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1403 [1/1] (0.00ns)   --->   "%p_shl6 = call i25 @_ssdm_op_BitConcatenate.i25.i16.i9(i16 %conv_buff_val_32_V_27, i9 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1404 [1/1] (0.00ns)   --->   "%p_shl14_cast = sext i25 %p_shl6 to i26" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1405 [1/1] (0.00ns)   --->   "%p_shl13 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %conv_buff_val_32_V_27, i3 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1406 [1/1] (0.00ns)   --->   "%p_shl16_cast = sext i19 %p_shl13 to i26" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1407 [1/1] (2.34ns)   --->   "%p_Val2_24_1_1 = sub i26 %p_shl14_cast, %p_shl16_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1408 [1/1] (0.00ns)   --->   "%tmp_101_1_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_75, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1409 [1/1] (0.00ns)   --->   "%tmp_1023_1_1_cast = sext i26 %p_Val2_24_1_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1410 [1/1] (2.43ns)   --->   "%p_Val2_25_1_1 = add i28 %tmp_101_1_1, %tmp_1023_1_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1411 [1/1] (3.36ns)   --->   "%p_Val2_24_1_1_1 = mul i25 %p_069_0_1_1_cast1, -141" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1412 [1/1] (0.00ns)   --->   "%tmp_76 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1413 [1/1] (0.00ns)   --->   "%tmp_101_1_1_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_76, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1414 [1/1] (0.00ns)   --->   "%tmp_1023_1_1_1_cast = sext i25 %p_Val2_24_1_1_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1415 [1/1] (3.02ns)   --->   "%p_Val2_25_1_1_1 = add i28 %tmp_101_1_1_1, %tmp_1023_1_1_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1416 [1/1] (3.36ns)   --->   "%p_Val2_24_1_1_2 = mul i27 %p_069_0_1_2_cast1, -772" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1417 [1/1] (0.00ns)   --->   "%tmp_77 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_1_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1418 [1/1] (0.00ns)   --->   "%tmp_101_1_1_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_77, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1419 [1/1] (0.00ns)   --->   "%tmp_1023_1_1_2_cast = sext i27 %p_Val2_24_1_1_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1420 [1/1] (3.02ns)   --->   "%p_Val2_25_1_1_2 = add i28 %tmp_101_1_1_2, %tmp_1023_1_1_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1421 [1/1] (0.00ns)   --->   "%tmp_78 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_1_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1422 [1/1] (3.36ns)   --->   "%p_Val2_24_2_1 = mul i27 %p_069_0_1_cast, 834" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1423 [1/1] (0.00ns)   --->   "%tmp_101_2_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_90, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1424 [1/1] (0.00ns)   --->   "%tmp_1023_2_1_cast = sext i27 %p_Val2_24_2_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1425 [1/1] (3.02ns)   --->   "%p_Val2_25_2_1 = add i28 %tmp_101_2_1, %tmp_1023_2_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1426 [1/1] (3.36ns)   --->   "%p_Val2_24_2_1_1 = mul i27 %p_069_0_1_1_cast, 749" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1427 [1/1] (0.00ns)   --->   "%tmp_91 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1428 [1/1] (0.00ns)   --->   "%tmp_101_2_1_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_91, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1429 [1/1] (0.00ns)   --->   "%tmp_1023_2_1_1_cast = sext i27 %p_Val2_24_2_1_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1430 [1/1] (3.02ns)   --->   "%p_Val2_25_2_1_1 = add i28 %tmp_101_2_1_1, %tmp_1023_2_1_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1431 [1/1] (3.36ns)   --->   "%p_Val2_24_2_1_2 = mul i26 %p_069_0_1_2_cast, -454" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1432 [1/1] (0.00ns)   --->   "%tmp_92 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_1_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1433 [1/1] (0.00ns)   --->   "%tmp_101_2_1_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_92, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1434 [1/1] (0.00ns)   --->   "%tmp_1023_2_1_2_cast = sext i26 %p_Val2_24_2_1_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1435 [1/1] (3.02ns)   --->   "%p_Val2_25_2_1_2 = add i28 %tmp_101_2_1_2, %tmp_1023_2_1_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1436 [1/1] (0.00ns)   --->   "%tmp_93 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_1_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1437 [1/1] (0.00ns)   --->   "%tmp_101_3_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_105, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1438 [1/1] (0.00ns)   --->   "%tmp_1023_3_1_cast = sext i26 %p_Val2_24_3_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1439 [1/1] (2.43ns)   --->   "%p_Val2_25_3_1 = add i28 %tmp_101_3_1, %tmp_1023_3_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1440 [1/1] (3.36ns)   --->   "%p_Val2_24_3_1_1 = mul i27 %p_069_0_1_1_cast, 652" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1441 [1/1] (0.00ns)   --->   "%tmp_106 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1442 [1/1] (0.00ns)   --->   "%tmp_101_3_1_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_106, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1443 [1/1] (0.00ns)   --->   "%tmp_1023_3_1_1_cast = sext i27 %p_Val2_24_3_1_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1444 [1/1] (3.02ns)   --->   "%p_Val2_25_3_1_1 = add i28 %tmp_101_3_1_1, %tmp_1023_3_1_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1445 [1/1] (3.36ns)   --->   "%p_Val2_24_3_1_2 = mul i27 %p_069_0_1_2_cast1, -831" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1446 [1/1] (0.00ns)   --->   "%tmp_107 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_1_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1447 [1/1] (0.00ns)   --->   "%tmp_101_3_1_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_107, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1448 [1/1] (0.00ns)   --->   "%tmp_1023_3_1_2_cast = sext i27 %p_Val2_24_3_1_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1449 [1/1] (3.02ns)   --->   "%p_Val2_25_3_1_2 = add i28 %tmp_101_3_1_2, %tmp_1023_3_1_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1450 [1/1] (0.00ns)   --->   "%tmp_108 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_1_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1451 [1/1] (3.36ns)   --->   "%p_Val2_24_4_1 = mul i27 %p_069_0_1_cast, -624" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1452 [1/1] (0.00ns)   --->   "%tmp_101_4_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_120, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1453 [1/1] (0.00ns)   --->   "%tmp_1023_4_1_cast = sext i27 %p_Val2_24_4_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1454 [1/1] (3.02ns)   --->   "%p_Val2_25_4_1 = add i28 %tmp_101_4_1, %tmp_1023_4_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1455 [1/1] (3.36ns)   --->   "%p_Val2_24_4_1_1 = mul i27 %p_069_0_1_1_cast, 697" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1456 [1/1] (0.00ns)   --->   "%tmp_121 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1457 [1/1] (0.00ns)   --->   "%tmp_101_4_1_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_121, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1458 [1/1] (0.00ns)   --->   "%tmp_1023_4_1_1_cast = sext i27 %p_Val2_24_4_1_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1459 [1/1] (3.02ns)   --->   "%p_Val2_25_4_1_1 = add i28 %tmp_101_4_1_1, %tmp_1023_4_1_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1460 [1/1] (3.36ns)   --->   "%p_Val2_24_4_1_2 = mul i25 %p_069_0_1_2_cast2, 168" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1461 [1/1] (0.00ns)   --->   "%tmp_122 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_1_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1462 [1/1] (0.00ns)   --->   "%tmp_101_4_1_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_122, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1463 [1/1] (0.00ns)   --->   "%tmp_1023_4_1_2_cast = sext i25 %p_Val2_24_4_1_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1464 [1/1] (3.02ns)   --->   "%p_Val2_25_4_1_2 = add i28 %tmp_101_4_1_2, %tmp_1023_4_1_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1465 [1/1] (0.00ns)   --->   "%tmp_123 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_1_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1466 [1/1] (3.36ns)   --->   "%p_Val2_24_5_0_3 = mul i26 %p_069_0_0_3_cast2, -261" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1467 [1/1] (0.00ns)   --->   "%tmp_101_5_0_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_134, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1468 [1/1] (0.00ns)   --->   "%tmp_1023_5_0_3_cast = sext i26 %p_Val2_24_5_0_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1469 [1/1] (3.02ns)   --->   "%p_Val2_25_5_0_3 = add i28 %tmp_101_5_0_3, %tmp_1023_5_0_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1470 [1/1] (0.00ns)   --->   "%tmp_135 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_0_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1471 [1/1] (3.36ns)   --->   "%p_Val2_24_6_0_2 = mul i26 %p_069_0_0_2_cast1, -466" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1472 [1/1] (0.00ns)   --->   "%tmp_35 = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %tmp_34, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1473 [1/1] (0.00ns)   --->   "%tmp_101_6_0_2 = sext i24 %tmp_35 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1474 [1/1] (0.00ns)   --->   "%tmp_1023_6_0_2_cast = sext i26 %p_Val2_24_6_0_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1475 [1/1] (3.02ns)   --->   "%p_Val2_25_6_0_2 = add i28 %tmp_101_6_0_2, %tmp_1023_6_0_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1476 [1/1] (0.00ns)   --->   "%tmp_148 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_0_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_7 : Operation 1477 [1/1] (3.63ns)   --->   "%tmp_V_749 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [nnet_stream/solution1/nnet.cpp:78]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_7 : Operation 1478 [1/2] (2.32ns)   --->   "%conv_buff_val_1_V_l_27 = load i16* %conv_buff_val_1_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1479 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_1_V_l_27, i16* %conv_buff_val_0_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1480 [1/2] (2.32ns)   --->   "%conv_buff_val_2_V_l_27 = load i16* %conv_buff_val_2_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1481 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_2_V_l_27, i16* %conv_buff_val_1_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1482 [1/2] (2.32ns)   --->   "%conv_buff_val_3_V_l_27 = load i16* %conv_buff_val_3_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1483 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_3_V_l_27, i16* %conv_buff_val_2_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1484 [1/2] (2.32ns)   --->   "%conv_buff_val_4_V_l_28 = load i16* %conv_buff_val_4_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1485 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_4_V_l_28, i16* %conv_buff_val_3_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1486 [1/2] (2.32ns)   --->   "%conv_buff_val_5_V_l_28 = load i16* %conv_buff_val_5_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1487 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_5_V_l_28, i16* %conv_buff_val_4_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1488 [1/2] (2.32ns)   --->   "%conv_buff_val_6_V_l_28 = load i16* %conv_buff_val_6_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1489 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_6_V_l_28, i16* %conv_buff_val_5_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1490 [1/2] (2.32ns)   --->   "%conv_buff_val_7_V_l_28 = load i16* %conv_buff_val_7_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1491 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_7_V_l_28, i16* %conv_buff_val_6_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1492 [1/2] (2.32ns)   --->   "%conv_buff_val_8_V_l_28 = load i16* %conv_buff_val_8_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1493 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_8_V_l_28, i16* %conv_buff_val_7_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1494 [1/2] (2.32ns)   --->   "%conv_buff_val_9_V_l_28 = load i16* %conv_buff_val_9_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1495 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_9_V_l_28, i16* %conv_buff_val_8_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1496 [1/2] (2.32ns)   --->   "%conv_buff_val_10_V_30 = load i16* %conv_buff_val_10_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1497 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_10_V_30, i16* %conv_buff_val_9_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1498 [1/2] (2.32ns)   --->   "%conv_buff_val_11_V_30 = load i16* %conv_buff_val_11_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1499 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_11_V_30, i16* %conv_buff_val_10_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1500 [1/2] (2.32ns)   --->   "%conv_buff_val_12_V_30 = load i16* %conv_buff_val_12_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1501 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_12_V_30, i16* %conv_buff_val_11_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1502 [1/2] (2.32ns)   --->   "%conv_buff_val_13_V_30 = load i16* %conv_buff_val_13_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1503 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_13_V_30, i16* %conv_buff_val_12_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1504 [1/2] (2.32ns)   --->   "%conv_buff_val_14_V_30 = load i16* %conv_buff_val_14_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1505 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_14_V_30, i16* %conv_buff_val_13_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1506 [1/2] (2.32ns)   --->   "%conv_buff_val_15_V_30 = load i16* %conv_buff_val_15_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1507 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_15_V_30, i16* %conv_buff_val_14_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1508 [1/2] (2.32ns)   --->   "%conv_buff_val_16_V_29 = load i16* %conv_buff_val_16_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1509 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_16_V_29, i16* %conv_buff_val_15_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1510 [1/2] (2.32ns)   --->   "%conv_buff_val_17_V_29 = load i16* %conv_buff_val_17_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1511 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_17_V_29, i16* %conv_buff_val_16_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1512 [1/2] (2.32ns)   --->   "%conv_buff_val_18_V_29 = load i16* %conv_buff_val_18_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1513 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_18_V_29, i16* %conv_buff_val_17_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1514 [1/2] (2.32ns)   --->   "%conv_buff_val_19_V_29 = load i16* %conv_buff_val_19_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1515 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_19_V_29, i16* %conv_buff_val_18_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1516 [1/2] (2.32ns)   --->   "%conv_buff_val_20_V_29 = load i16* %conv_buff_val_20_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1517 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_20_V_29, i16* %conv_buff_val_19_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1518 [1/2] (2.32ns)   --->   "%conv_buff_val_21_V_29 = load i16* %conv_buff_val_21_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1519 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_21_V_29, i16* %conv_buff_val_20_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1520 [1/2] (2.32ns)   --->   "%conv_buff_val_22_V_29 = load i16* %conv_buff_val_22_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1521 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_22_V_29, i16* %conv_buff_val_21_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1522 [1/2] (2.32ns)   --->   "%conv_buff_val_23_V_29 = load i16* %conv_buff_val_23_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1523 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_23_V_29, i16* %conv_buff_val_22_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1524 [1/2] (2.32ns)   --->   "%conv_buff_val_24_V_29 = load i16* %conv_buff_val_24_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1525 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_24_V_29, i16* %conv_buff_val_23_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1526 [1/2] (2.32ns)   --->   "%conv_buff_val_25_V_29 = load i16* %conv_buff_val_25_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1527 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_25_V_29, i16* %conv_buff_val_24_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1528 [1/2] (2.32ns)   --->   "%conv_buff_val_26_V_29 = load i16* %conv_buff_val_26_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1529 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_26_V_29, i16* %conv_buff_val_25_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1530 [1/2] (2.32ns)   --->   "%conv_buff_val_27_V_29 = load i16* %conv_buff_val_27_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1531 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_27_V_29, i16* %conv_buff_val_26_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1532 [1/2] (2.32ns)   --->   "%conv_buff_val_28_V_29 = load i16* %conv_buff_val_28_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1533 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_28_V_29, i16* %conv_buff_val_27_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1534 [1/2] (2.32ns)   --->   "%conv_buff_val_29_V_29 = load i16* %conv_buff_val_29_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1535 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_29_V_29, i16* %conv_buff_val_28_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1536 [1/2] (2.32ns)   --->   "%conv_buff_val_30_V_29 = load i16* %conv_buff_val_30_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1537 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_30_V_29, i16* %conv_buff_val_29_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1538 [1/2] (2.32ns)   --->   "%conv_buff_val_31_V_29 = load i16* %conv_buff_val_31_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1539 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_31_V_29, i16* %conv_buff_val_30_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1540 [1/2] (2.32ns)   --->   "%conv_buff_val_32_V_28 = load i16* %conv_buff_val_32_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1541 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_32_V_28, i16* %conv_buff_val_31_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1542 [1/2] (2.32ns)   --->   "%conv_buff_val_33_V_28 = load i16* %conv_buff_val_33_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1543 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_33_V_28, i16* %conv_buff_val_32_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1544 [1/2] (2.32ns)   --->   "%conv_buff_val_34_V_28 = load i16* %conv_buff_val_34_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1545 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_34_V_28, i16* %conv_buff_val_33_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1546 [1/2] (2.32ns)   --->   "%conv_buff_val_35_V_28 = load i16* %conv_buff_val_35_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1547 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_35_V_28, i16* %conv_buff_val_34_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1548 [1/2] (2.32ns)   --->   "%conv_buff_val_36_V_29 = load i16* %conv_buff_val_36_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1549 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_36_V_29, i16* %conv_buff_val_35_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1550 [1/2] (2.32ns)   --->   "%conv_buff_val_37_V_29 = load i16* %conv_buff_val_37_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1551 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_37_V_29, i16* %conv_buff_val_36_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1552 [1/2] (2.32ns)   --->   "%conv_buff_val_38_V_29 = load i16* %conv_buff_val_38_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1553 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_38_V_29, i16* %conv_buff_val_37_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1554 [1/2] (2.32ns)   --->   "%conv_buff_val_39_V_29 = load i16* %conv_buff_val_39_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1555 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_39_V_29, i16* %conv_buff_val_38_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1556 [1/2] (2.32ns)   --->   "%conv_buff_val_40_V_29 = load i16* %conv_buff_val_40_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1557 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_40_V_29, i16* %conv_buff_val_39_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1558 [1/2] (2.32ns)   --->   "%conv_buff_val_41_V_29 = load i16* %conv_buff_val_41_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1559 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_41_V_29, i16* %conv_buff_val_40_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1560 [1/2] (2.32ns)   --->   "%conv_buff_val_42_V_29 = load i16* %conv_buff_val_42_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1561 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_42_V_29, i16* %conv_buff_val_41_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1562 [1/2] (2.32ns)   --->   "%conv_buff_val_43_V_29 = load i16* %conv_buff_val_43_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1563 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_43_V_29, i16* %conv_buff_val_42_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1564 [1/2] (2.32ns)   --->   "%conv_buff_val_44_V_29 = load i16* %conv_buff_val_44_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1565 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_44_V_29, i16* %conv_buff_val_43_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1566 [1/2] (2.32ns)   --->   "%conv_buff_val_45_V_29 = load i16* %conv_buff_val_45_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1567 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_45_V_29, i16* %conv_buff_val_44_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1568 [1/2] (2.32ns)   --->   "%conv_buff_val_46_V_29 = load i16* %conv_buff_val_46_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1569 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_46_V_29, i16* %conv_buff_val_45_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1570 [1/2] (2.32ns)   --->   "%conv_buff_val_47_V_29 = load i16* %conv_buff_val_47_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1571 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_47_V_29, i16* %conv_buff_val_46_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1572 [1/2] (2.32ns)   --->   "%conv_buff_val_48_V_29 = load i16* %conv_buff_val_48_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1573 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_48_V_29, i16* %conv_buff_val_47_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1574 [1/2] (2.32ns)   --->   "%conv_buff_val_49_V_29 = load i16* %conv_buff_val_49_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1575 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_49_V_29, i16* %conv_buff_val_48_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1576 [1/2] (2.32ns)   --->   "%conv_buff_val_50_V_29 = load i16* %conv_buff_val_50_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1577 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_50_V_29, i16* %conv_buff_val_49_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1578 [1/2] (2.32ns)   --->   "%conv_buff_val_51_V_29 = load i16* %conv_buff_val_51_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1579 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_51_V_29, i16* %conv_buff_val_50_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1580 [1/2] (2.32ns)   --->   "%conv_buff_val_52_V_29 = load i16* %conv_buff_val_52_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1581 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_52_V_29, i16* %conv_buff_val_51_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1582 [1/2] (2.32ns)   --->   "%conv_buff_val_53_V_29 = load i16* %conv_buff_val_53_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1583 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_53_V_29, i16* %conv_buff_val_52_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1584 [1/2] (2.32ns)   --->   "%conv_buff_val_54_V_29 = load i16* %conv_buff_val_54_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1585 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_54_V_29, i16* %conv_buff_val_53_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1586 [1/2] (2.32ns)   --->   "%conv_buff_val_55_V_29 = load i16* %conv_buff_val_55_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1587 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_55_V_29, i16* %conv_buff_val_54_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1588 [1/2] (2.32ns)   --->   "%conv_buff_val_56_V_29 = load i16* %conv_buff_val_56_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1589 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_56_V_29, i16* %conv_buff_val_55_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1590 [1/2] (2.32ns)   --->   "%conv_buff_val_57_V_29 = load i16* %conv_buff_val_57_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1591 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_57_V_29, i16* %conv_buff_val_56_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1592 [1/2] (2.32ns)   --->   "%conv_buff_val_58_V_29 = load i16* %conv_buff_val_58_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1593 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_58_V_29, i16* %conv_buff_val_57_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1594 [1/2] (2.32ns)   --->   "%conv_buff_val_59_V_29 = load i16* %conv_buff_val_59_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1595 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_59_V_29, i16* %conv_buff_val_58_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1596 [1/2] (2.32ns)   --->   "%conv_buff_val_60_V_29 = load i16* %conv_buff_val_60_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1597 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_60_V_29, i16* %conv_buff_val_59_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1598 [1/2] (2.32ns)   --->   "%conv_buff_val_61_V_29 = load i16* %conv_buff_val_61_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1599 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_61_V_29, i16* %conv_buff_val_60_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1600 [1/2] (2.32ns)   --->   "%conv_buff_val_62_V_29 = load i16* %conv_buff_val_62_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1601 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_62_V_29, i16* %conv_buff_val_61_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1602 [1/2] (2.32ns)   --->   "%conv_buff_val_63_V_29 = load i16* %conv_buff_val_63_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1603 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_63_V_29, i16* %conv_buff_val_62_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1604 [1/2] (2.32ns)   --->   "%conv_buff_val_64_V_28 = load i16* %conv_buff_val_64_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1605 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_64_V_28, i16* %conv_buff_val_63_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1606 [1/2] (2.32ns)   --->   "%conv_buff_val_65_V_28 = load i16* %conv_buff_val_65_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1607 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_65_V_28, i16* %conv_buff_val_64_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1608 [1/2] (2.32ns)   --->   "%conv_buff_val_66_V_28 = load i16* %conv_buff_val_66_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1609 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_66_V_28, i16* %conv_buff_val_65_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1610 [1/2] (2.32ns)   --->   "%conv_buff_val_67_V_28 = load i16* %conv_buff_val_67_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1611 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_67_V_28, i16* %conv_buff_val_66_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1612 [1/2] (2.32ns)   --->   "%conv_buff_val_68_V_29 = load i16* %conv_buff_val_68_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1613 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_68_V_29, i16* %conv_buff_val_67_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1614 [1/2] (2.32ns)   --->   "%conv_buff_val_69_V_29 = load i16* %conv_buff_val_69_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1615 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_69_V_29, i16* %conv_buff_val_68_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1616 [1/2] (2.32ns)   --->   "%conv_buff_val_70_V_29 = load i16* %conv_buff_val_70_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1617 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_70_V_29, i16* %conv_buff_val_69_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1618 [1/2] (2.32ns)   --->   "%conv_buff_val_71_V_29 = load i16* %conv_buff_val_71_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1619 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_71_V_29, i16* %conv_buff_val_70_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1620 [1/2] (2.32ns)   --->   "%conv_buff_val_72_V_29 = load i16* %conv_buff_val_72_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1621 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_72_V_29, i16* %conv_buff_val_71_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1622 [1/2] (2.32ns)   --->   "%conv_buff_val_73_V_29 = load i16* %conv_buff_val_73_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1623 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_73_V_29, i16* %conv_buff_val_72_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1624 [1/2] (2.32ns)   --->   "%conv_buff_val_74_V_29 = load i16* %conv_buff_val_74_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1625 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_74_V_29, i16* %conv_buff_val_73_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1626 [1/2] (2.32ns)   --->   "%conv_buff_val_75_V_29 = load i16* %conv_buff_val_75_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1627 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_75_V_29, i16* %conv_buff_val_74_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1628 [1/2] (2.32ns)   --->   "%conv_buff_val_76_V_29 = load i16* %conv_buff_val_76_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1629 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_76_V_29, i16* %conv_buff_val_75_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1630 [1/2] (2.32ns)   --->   "%conv_buff_val_77_V_29 = load i16* %conv_buff_val_77_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1631 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_77_V_29, i16* %conv_buff_val_76_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1632 [1/2] (2.32ns)   --->   "%conv_buff_val_78_V_29 = load i16* %conv_buff_val_78_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1633 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_78_V_29, i16* %conv_buff_val_77_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1634 [1/2] (2.32ns)   --->   "%conv_buff_val_79_V_29 = load i16* %conv_buff_val_79_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1635 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_79_V_29, i16* %conv_buff_val_78_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1636 [1/2] (2.32ns)   --->   "%conv_buff_val_80_V_29 = load i16* %conv_buff_val_80_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1637 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_80_V_29, i16* %conv_buff_val_79_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1638 [1/2] (2.32ns)   --->   "%conv_buff_val_81_V_29 = load i16* %conv_buff_val_81_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1639 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_81_V_29, i16* %conv_buff_val_80_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1640 [1/2] (2.32ns)   --->   "%conv_buff_val_82_V_29 = load i16* %conv_buff_val_82_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1641 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_82_V_29, i16* %conv_buff_val_81_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1642 [1/2] (2.32ns)   --->   "%conv_buff_val_83_V_29 = load i16* %conv_buff_val_83_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1643 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_83_V_29, i16* %conv_buff_val_82_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1644 [1/2] (2.32ns)   --->   "%conv_buff_val_84_V_29 = load i16* %conv_buff_val_84_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1645 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_84_V_29, i16* %conv_buff_val_83_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1646 [1/2] (2.32ns)   --->   "%conv_buff_val_85_V_29 = load i16* %conv_buff_val_85_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1647 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_85_V_29, i16* %conv_buff_val_84_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1648 [1/2] (2.32ns)   --->   "%conv_buff_val_86_V_29 = load i16* %conv_buff_val_86_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1649 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_86_V_29, i16* %conv_buff_val_85_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1650 [1/2] (2.32ns)   --->   "%conv_buff_val_87_V_29 = load i16* %conv_buff_val_87_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1651 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_87_V_29, i16* %conv_buff_val_86_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1652 [1/2] (2.32ns)   --->   "%conv_buff_val_88_V_29 = load i16* %conv_buff_val_88_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1653 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_88_V_29, i16* %conv_buff_val_87_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1654 [1/2] (2.32ns)   --->   "%conv_buff_val_89_V_29 = load i16* %conv_buff_val_89_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1655 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_89_V_29, i16* %conv_buff_val_88_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1656 [1/2] (2.32ns)   --->   "%conv_buff_val_90_V_29 = load i16* %conv_buff_val_90_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1657 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_90_V_29, i16* %conv_buff_val_89_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1658 [1/2] (2.32ns)   --->   "%conv_buff_val_91_V_29 = load i16* %conv_buff_val_91_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1659 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_91_V_29, i16* %conv_buff_val_90_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1660 [1/2] (2.32ns)   --->   "%conv_buff_val_92_V_29 = load i16* %conv_buff_val_92_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1661 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_92_V_29, i16* %conv_buff_val_91_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1662 [1/2] (2.32ns)   --->   "%conv_buff_val_93_V_29 = load i16* %conv_buff_val_93_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1663 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_93_V_29, i16* %conv_buff_val_92_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1664 [1/2] (2.32ns)   --->   "%conv_buff_val_94_V_29 = load i16* %conv_buff_val_94_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1665 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_94_V_29, i16* %conv_buff_val_93_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1666 [1/2] (2.32ns)   --->   "%conv_buff_val_95_V_29 = load i16* %conv_buff_val_95_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1667 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_95_V_29, i16* %conv_buff_val_94_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1668 [1/2] (2.32ns)   --->   "%conv_buff_val_96_V_28 = load i16* %conv_buff_val_96_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1669 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_96_V_28, i16* %conv_buff_val_95_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1670 [1/2] (2.32ns)   --->   "%conv_buff_val_97_V_28 = load i16* %conv_buff_val_97_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1671 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_97_V_28, i16* %conv_buff_val_96_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1672 [1/2] (2.32ns)   --->   "%conv_buff_val_98_V_28 = load i16* %conv_buff_val_98_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1673 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_98_V_28, i16* %conv_buff_val_97_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1674 [1/2] (2.32ns)   --->   "%conv_buff_val_99_V_28 = load i16* %conv_buff_val_99_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1675 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_99_V_28, i16* %conv_buff_val_98_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1676 [1/1] (2.32ns)   --->   "store i16 %tmp_V_749, i16* %conv_buff_val_99_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:883->nnet_stream/solution1/nnet.cpp:80]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_7 : Operation 1677 [1/1] (0.00ns)   --->   "br label %._crit_edge112.1" [nnet_stream/solution1/nnet.cpp:81]

 <State 8> : 12.42ns
ST_8 : Operation 1678 [1/1] (0.00ns)   --->   "%p_069_0_0_3_cast1 = sext i16 %conv_buff_val_3_V_l_26 to i23" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1679 [1/1] (0.00ns)   --->   "%p_069_0_1_3_cast1 = sext i16 %conv_buff_val_35_V_27 to i25" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1680 [1/1] (0.00ns)   --->   "%p_069_0_1_3_cast2 = sext i16 %conv_buff_val_35_V_27 to i24" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1681 [1/1] (0.00ns)   --->   "%p_069_0_1_3_cast3 = sext i16 %conv_buff_val_35_V_27 to i27" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1682 [1/1] (0.00ns)   --->   "%p_069_0_1_3_cast = sext i16 %conv_buff_val_35_V_27 to i26" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1683 [1/1] (3.36ns)   --->   "%p_Val2_24_0_1_3 = mul i27 %p_069_0_1_3_cast3, -613" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1684 [1/1] (0.00ns)   --->   "%tmp_101_0_1_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_63, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1685 [1/1] (0.00ns)   --->   "%tmp_1023_0_1_3_cast = sext i27 %p_Val2_24_0_1_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1686 [1/1] (3.02ns)   --->   "%p_Val2_25_0_1_3 = add i28 %tmp_101_0_1_3, %tmp_1023_0_1_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1687 [1/1] (0.00ns)   --->   "%p_069_0_2_cast1 = sext i16 %conv_buff_val_64_V_27 to i26" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1688 [1/1] (0.00ns)   --->   "%p_069_0_2_cast2 = sext i16 %conv_buff_val_64_V_27 to i27" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1689 [1/1] (3.36ns)   --->   "%p_Val2_24_0_2 = mul i27 %p_069_0_2_cast2, 743" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1690 [1/1] (0.00ns)   --->   "%tmp_64 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_1_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1691 [1/1] (0.00ns)   --->   "%tmp_101_0_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_64, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1692 [1/1] (0.00ns)   --->   "%tmp_1023_0_2_cast = sext i27 %p_Val2_24_0_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1693 [1/1] (3.02ns)   --->   "%p_Val2_25_0_2 = add i28 %tmp_101_0_2, %tmp_1023_0_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1694 [1/1] (0.00ns)   --->   "%p_069_0_2_1_cast2 = sext i16 %conv_buff_val_65_V_27 to i27" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1695 [1/1] (0.00ns)   --->   "%p_069_0_2_1_cast3 = sext i16 %conv_buff_val_65_V_27 to i26" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1696 [1/1] (3.36ns)   --->   "%p_Val2_24_0_2_1 = mul i27 %p_069_0_2_1_cast2, 817" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1697 [1/1] (0.00ns)   --->   "%tmp_65 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1698 [1/1] (0.00ns)   --->   "%tmp_101_0_2_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_65, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1699 [1/1] (0.00ns)   --->   "%tmp_1023_0_2_1_cast = sext i27 %p_Val2_24_0_2_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1700 [1/1] (3.02ns)   --->   "%p_Val2_25_0_2_1 = add i28 %tmp_101_0_2_1, %tmp_1023_0_2_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1701 [1/1] (0.00ns)   --->   "%tmp_66 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_2_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1702 [1/1] (3.36ns)   --->   "%p_Val2_24_1_1_3 = mul i25 %p_069_0_1_3_cast1, 184" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1703 [1/1] (0.00ns)   --->   "%tmp_101_1_1_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_78, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1704 [1/1] (0.00ns)   --->   "%tmp_1023_1_1_3_cast = sext i25 %p_Val2_24_1_1_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1705 [1/1] (3.02ns)   --->   "%p_Val2_25_1_1_3 = add i28 %tmp_101_1_1_3, %tmp_1023_1_1_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1706 [1/1] (3.36ns)   --->   "%p_Val2_24_1_2 = mul i27 %p_069_0_2_cast2, -754" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1707 [1/1] (0.00ns)   --->   "%tmp_79 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_1_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1708 [1/1] (0.00ns)   --->   "%tmp_101_1_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_79, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1709 [1/1] (0.00ns)   --->   "%tmp_1023_1_2_cast = sext i27 %p_Val2_24_1_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1710 [1/1] (3.02ns)   --->   "%p_Val2_25_1_2 = add i28 %tmp_101_1_2, %tmp_1023_1_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1711 [1/1] (3.36ns)   --->   "%p_Val2_24_1_2_1 = mul i27 %p_069_0_2_1_cast2, 577" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1712 [1/1] (0.00ns)   --->   "%tmp_80 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1713 [1/1] (0.00ns)   --->   "%tmp_101_1_2_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_80, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1714 [1/1] (0.00ns)   --->   "%tmp_1023_1_2_1_cast = sext i27 %p_Val2_24_1_2_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1715 [1/1] (3.02ns)   --->   "%p_Val2_25_1_2_1 = add i28 %tmp_101_1_2_1, %tmp_1023_1_2_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1716 [1/1] (0.00ns)   --->   "%tmp_81 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_2_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1717 [1/1] (3.36ns)   --->   "%p_Val2_24_2_1_3 = mul i26 %p_069_0_1_3_cast, 337" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1718 [1/1] (0.00ns)   --->   "%tmp_101_2_1_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_93, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1719 [1/1] (0.00ns)   --->   "%tmp_1023_2_1_3_cast = sext i26 %p_Val2_24_2_1_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1720 [1/1] (3.02ns)   --->   "%p_Val2_25_2_1_3 = add i28 %tmp_101_2_1_3, %tmp_1023_2_1_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1721 [1/1] (3.36ns)   --->   "%p_Val2_24_2_2 = mul i27 %p_069_0_2_cast2, 648" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1722 [1/1] (0.00ns)   --->   "%tmp_94 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_1_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1723 [1/1] (0.00ns)   --->   "%tmp_101_2_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_94, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1724 [1/1] (0.00ns)   --->   "%tmp_1023_2_2_cast = sext i27 %p_Val2_24_2_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1725 [1/1] (3.02ns)   --->   "%p_Val2_25_2_2 = add i28 %tmp_101_2_2, %tmp_1023_2_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1726 [1/1] (3.36ns)   --->   "%p_Val2_24_2_2_1 = mul i26 %p_069_0_2_1_cast3, 449" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1727 [1/1] (0.00ns)   --->   "%tmp_95 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1728 [1/1] (0.00ns)   --->   "%tmp_101_2_2_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_95, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1729 [1/1] (0.00ns)   --->   "%tmp_1023_2_2_1_cast = sext i26 %p_Val2_24_2_2_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1730 [1/1] (3.02ns)   --->   "%p_Val2_25_2_2_1 = add i28 %tmp_101_2_2_1, %tmp_1023_2_2_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1731 [1/1] (0.00ns)   --->   "%tmp_96 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_2_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1732 [1/1] (3.36ns)   --->   "%p_Val2_24_3_1_3 = mul i24 %p_069_0_1_3_cast2, 116" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1733 [1/1] (0.00ns)   --->   "%tmp_101_3_1_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_108, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1734 [1/1] (0.00ns)   --->   "%tmp_1023_3_1_3_cast = sext i24 %p_Val2_24_3_1_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1735 [1/1] (3.02ns)   --->   "%p_Val2_25_3_1_3 = add i28 %tmp_101_3_1_3, %tmp_1023_3_1_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1736 [1/1] (3.36ns)   --->   "%p_Val2_24_3_2 = mul i26 %p_069_0_2_cast1, -446" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1737 [1/1] (0.00ns)   --->   "%tmp_109 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_1_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1738 [1/1] (0.00ns)   --->   "%tmp_101_3_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_109, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1739 [1/1] (0.00ns)   --->   "%tmp_1023_3_2_cast = sext i26 %p_Val2_24_3_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1740 [1/1] (3.02ns)   --->   "%p_Val2_25_3_2 = add i28 %tmp_101_3_2, %tmp_1023_3_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1741 [1/1] (3.36ns)   --->   "%p_Val2_24_3_2_1 = mul i26 %p_069_0_2_1_cast3, -358" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1742 [1/1] (0.00ns)   --->   "%tmp_110 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1743 [1/1] (0.00ns)   --->   "%tmp_101_3_2_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_110, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1744 [1/1] (0.00ns)   --->   "%tmp_1023_3_2_1_cast = sext i26 %p_Val2_24_3_2_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1745 [1/1] (3.02ns)   --->   "%p_Val2_25_3_2_1 = add i28 %tmp_101_3_2_1, %tmp_1023_3_2_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1746 [1/1] (0.00ns)   --->   "%tmp_111 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_2_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1747 [1/1] (3.36ns)   --->   "%p_Val2_24_5_1 = mul i27 %p_069_0_1_cast, -517" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1748 [1/1] (0.00ns)   --->   "%tmp_101_5_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_135, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1749 [1/1] (0.00ns)   --->   "%tmp_1023_5_1_cast = sext i27 %p_Val2_24_5_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1750 [1/1] (3.02ns)   --->   "%p_Val2_25_5_1 = add i28 %tmp_101_5_1, %tmp_1023_5_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1751 [1/1] (3.36ns)   --->   "%p_Val2_24_5_1_1 = mul i26 %p_069_0_1_1_cast2, -390" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1752 [1/1] (0.00ns)   --->   "%tmp_136 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1753 [1/1] (0.00ns)   --->   "%tmp_101_5_1_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_136, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1754 [1/1] (0.00ns)   --->   "%tmp_1023_5_1_1_cast = sext i26 %p_Val2_24_5_1_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1755 [1/1] (3.02ns)   --->   "%p_Val2_25_5_1_1 = add i28 %tmp_101_5_1_1, %tmp_1023_5_1_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1756 [1/1] (0.00ns)   --->   "%tmp_137 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_1_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1757 [1/1] (3.36ns)   --->   "%p_Val2_24_6_0_3 = mul i23 %p_069_0_0_3_cast1, 37" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1758 [1/1] (0.00ns)   --->   "%tmp_101_6_0_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_148, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1759 [1/1] (0.00ns)   --->   "%tmp_1023_6_0_3_cast = sext i23 %p_Val2_24_6_0_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1760 [1/1] (3.02ns)   --->   "%p_Val2_25_6_0_3 = add i28 %tmp_101_6_0_3, %tmp_1023_6_0_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1761 [1/1] (0.00ns)   --->   "%tmp_149 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_0_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1762 [1/1] (0.00ns)   --->   "%tmp_101_6_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_149, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1763 [1/1] (2.43ns)   --->   "%p_Val2_25_6_1 = add i28 %tmp_101_6_1, %tmp_1023_3_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1764 [1/1] (0.00ns)   --->   "%tmp_150 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_8 : Operation 1765 [1/1] (0.00ns)   --->   "%tmp_3_2 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* %in_V_V, i32 1)" [nnet_stream/solution1/nnet.cpp:76]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_8 : Operation 1766 [1/1] (0.00ns)   --->   "br i1 %tmp_3_2, label %.preheader.i.i127.2.0, label %._crit_edge112.2" [nnet_stream/solution1/nnet.cpp:76]
ST_8 : Operation 1767 [2/2] (2.32ns)   --->   "%conv_buff_val_1_V_l_28 = load i16* %conv_buff_val_1_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1768 [2/2] (2.32ns)   --->   "%conv_buff_val_2_V_l_28 = load i16* %conv_buff_val_2_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1769 [2/2] (2.32ns)   --->   "%conv_buff_val_3_V_l_28 = load i16* %conv_buff_val_3_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1770 [2/2] (2.32ns)   --->   "%conv_buff_val_4_V_l_29 = load i16* %conv_buff_val_4_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1771 [2/2] (2.32ns)   --->   "%conv_buff_val_5_V_l_29 = load i16* %conv_buff_val_5_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1772 [2/2] (2.32ns)   --->   "%conv_buff_val_6_V_l_29 = load i16* %conv_buff_val_6_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1773 [2/2] (2.32ns)   --->   "%conv_buff_val_7_V_l_29 = load i16* %conv_buff_val_7_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1774 [2/2] (2.32ns)   --->   "%conv_buff_val_8_V_l_29 = load i16* %conv_buff_val_8_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1775 [2/2] (2.32ns)   --->   "%conv_buff_val_9_V_l_29 = load i16* %conv_buff_val_9_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1776 [2/2] (2.32ns)   --->   "%conv_buff_val_10_V_31 = load i16* %conv_buff_val_10_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1777 [2/2] (2.32ns)   --->   "%conv_buff_val_11_V_31 = load i16* %conv_buff_val_11_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1778 [2/2] (2.32ns)   --->   "%conv_buff_val_12_V_31 = load i16* %conv_buff_val_12_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1779 [2/2] (2.32ns)   --->   "%conv_buff_val_13_V_31 = load i16* %conv_buff_val_13_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1780 [2/2] (2.32ns)   --->   "%conv_buff_val_14_V_31 = load i16* %conv_buff_val_14_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1781 [2/2] (2.32ns)   --->   "%conv_buff_val_15_V_31 = load i16* %conv_buff_val_15_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1782 [2/2] (2.32ns)   --->   "%conv_buff_val_16_V_30 = load i16* %conv_buff_val_16_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1783 [2/2] (2.32ns)   --->   "%conv_buff_val_17_V_30 = load i16* %conv_buff_val_17_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1784 [2/2] (2.32ns)   --->   "%conv_buff_val_18_V_30 = load i16* %conv_buff_val_18_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1785 [2/2] (2.32ns)   --->   "%conv_buff_val_19_V_30 = load i16* %conv_buff_val_19_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1786 [2/2] (2.32ns)   --->   "%conv_buff_val_20_V_30 = load i16* %conv_buff_val_20_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1787 [2/2] (2.32ns)   --->   "%conv_buff_val_21_V_30 = load i16* %conv_buff_val_21_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1788 [2/2] (2.32ns)   --->   "%conv_buff_val_22_V_30 = load i16* %conv_buff_val_22_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1789 [2/2] (2.32ns)   --->   "%conv_buff_val_23_V_30 = load i16* %conv_buff_val_23_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1790 [2/2] (2.32ns)   --->   "%conv_buff_val_24_V_30 = load i16* %conv_buff_val_24_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1791 [2/2] (2.32ns)   --->   "%conv_buff_val_25_V_30 = load i16* %conv_buff_val_25_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1792 [2/2] (2.32ns)   --->   "%conv_buff_val_26_V_30 = load i16* %conv_buff_val_26_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1793 [2/2] (2.32ns)   --->   "%conv_buff_val_27_V_30 = load i16* %conv_buff_val_27_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1794 [2/2] (2.32ns)   --->   "%conv_buff_val_28_V_30 = load i16* %conv_buff_val_28_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1795 [2/2] (2.32ns)   --->   "%conv_buff_val_29_V_30 = load i16* %conv_buff_val_29_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1796 [2/2] (2.32ns)   --->   "%conv_buff_val_30_V_30 = load i16* %conv_buff_val_30_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1797 [2/2] (2.32ns)   --->   "%conv_buff_val_31_V_30 = load i16* %conv_buff_val_31_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1798 [2/2] (2.32ns)   --->   "%conv_buff_val_32_V_29 = load i16* %conv_buff_val_32_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1799 [2/2] (2.32ns)   --->   "%conv_buff_val_33_V_29 = load i16* %conv_buff_val_33_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1800 [2/2] (2.32ns)   --->   "%conv_buff_val_34_V_29 = load i16* %conv_buff_val_34_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1801 [2/2] (2.32ns)   --->   "%conv_buff_val_35_V_29 = load i16* %conv_buff_val_35_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1802 [2/2] (2.32ns)   --->   "%conv_buff_val_36_V_30 = load i16* %conv_buff_val_36_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1803 [2/2] (2.32ns)   --->   "%conv_buff_val_37_V_30 = load i16* %conv_buff_val_37_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1804 [2/2] (2.32ns)   --->   "%conv_buff_val_38_V_30 = load i16* %conv_buff_val_38_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1805 [2/2] (2.32ns)   --->   "%conv_buff_val_39_V_30 = load i16* %conv_buff_val_39_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1806 [2/2] (2.32ns)   --->   "%conv_buff_val_40_V_30 = load i16* %conv_buff_val_40_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1807 [2/2] (2.32ns)   --->   "%conv_buff_val_41_V_30 = load i16* %conv_buff_val_41_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1808 [2/2] (2.32ns)   --->   "%conv_buff_val_42_V_30 = load i16* %conv_buff_val_42_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1809 [2/2] (2.32ns)   --->   "%conv_buff_val_43_V_30 = load i16* %conv_buff_val_43_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1810 [2/2] (2.32ns)   --->   "%conv_buff_val_44_V_30 = load i16* %conv_buff_val_44_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1811 [2/2] (2.32ns)   --->   "%conv_buff_val_45_V_30 = load i16* %conv_buff_val_45_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1812 [2/2] (2.32ns)   --->   "%conv_buff_val_46_V_30 = load i16* %conv_buff_val_46_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1813 [2/2] (2.32ns)   --->   "%conv_buff_val_47_V_30 = load i16* %conv_buff_val_47_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1814 [2/2] (2.32ns)   --->   "%conv_buff_val_48_V_30 = load i16* %conv_buff_val_48_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1815 [2/2] (2.32ns)   --->   "%conv_buff_val_49_V_30 = load i16* %conv_buff_val_49_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1816 [2/2] (2.32ns)   --->   "%conv_buff_val_50_V_30 = load i16* %conv_buff_val_50_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1817 [2/2] (2.32ns)   --->   "%conv_buff_val_51_V_30 = load i16* %conv_buff_val_51_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1818 [2/2] (2.32ns)   --->   "%conv_buff_val_52_V_30 = load i16* %conv_buff_val_52_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1819 [2/2] (2.32ns)   --->   "%conv_buff_val_53_V_30 = load i16* %conv_buff_val_53_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1820 [2/2] (2.32ns)   --->   "%conv_buff_val_54_V_30 = load i16* %conv_buff_val_54_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1821 [2/2] (2.32ns)   --->   "%conv_buff_val_55_V_30 = load i16* %conv_buff_val_55_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1822 [2/2] (2.32ns)   --->   "%conv_buff_val_56_V_30 = load i16* %conv_buff_val_56_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1823 [2/2] (2.32ns)   --->   "%conv_buff_val_57_V_30 = load i16* %conv_buff_val_57_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1824 [2/2] (2.32ns)   --->   "%conv_buff_val_58_V_30 = load i16* %conv_buff_val_58_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1825 [2/2] (2.32ns)   --->   "%conv_buff_val_59_V_30 = load i16* %conv_buff_val_59_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1826 [2/2] (2.32ns)   --->   "%conv_buff_val_60_V_30 = load i16* %conv_buff_val_60_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1827 [2/2] (2.32ns)   --->   "%conv_buff_val_61_V_30 = load i16* %conv_buff_val_61_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1828 [2/2] (2.32ns)   --->   "%conv_buff_val_62_V_30 = load i16* %conv_buff_val_62_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1829 [2/2] (2.32ns)   --->   "%conv_buff_val_63_V_30 = load i16* %conv_buff_val_63_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1830 [2/2] (2.32ns)   --->   "%conv_buff_val_64_V_29 = load i16* %conv_buff_val_64_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1831 [2/2] (2.32ns)   --->   "%conv_buff_val_65_V_29 = load i16* %conv_buff_val_65_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1832 [2/2] (2.32ns)   --->   "%conv_buff_val_66_V_29 = load i16* %conv_buff_val_66_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1833 [2/2] (2.32ns)   --->   "%conv_buff_val_67_V_29 = load i16* %conv_buff_val_67_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1834 [2/2] (2.32ns)   --->   "%conv_buff_val_68_V_30 = load i16* %conv_buff_val_68_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1835 [2/2] (2.32ns)   --->   "%conv_buff_val_69_V_30 = load i16* %conv_buff_val_69_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1836 [2/2] (2.32ns)   --->   "%conv_buff_val_70_V_30 = load i16* %conv_buff_val_70_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1837 [2/2] (2.32ns)   --->   "%conv_buff_val_71_V_30 = load i16* %conv_buff_val_71_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1838 [2/2] (2.32ns)   --->   "%conv_buff_val_72_V_30 = load i16* %conv_buff_val_72_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1839 [2/2] (2.32ns)   --->   "%conv_buff_val_73_V_30 = load i16* %conv_buff_val_73_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1840 [2/2] (2.32ns)   --->   "%conv_buff_val_74_V_30 = load i16* %conv_buff_val_74_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1841 [2/2] (2.32ns)   --->   "%conv_buff_val_75_V_30 = load i16* %conv_buff_val_75_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1842 [2/2] (2.32ns)   --->   "%conv_buff_val_76_V_30 = load i16* %conv_buff_val_76_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1843 [2/2] (2.32ns)   --->   "%conv_buff_val_77_V_30 = load i16* %conv_buff_val_77_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1844 [2/2] (2.32ns)   --->   "%conv_buff_val_78_V_30 = load i16* %conv_buff_val_78_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1845 [2/2] (2.32ns)   --->   "%conv_buff_val_79_V_30 = load i16* %conv_buff_val_79_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1846 [2/2] (2.32ns)   --->   "%conv_buff_val_80_V_30 = load i16* %conv_buff_val_80_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1847 [2/2] (2.32ns)   --->   "%conv_buff_val_81_V_30 = load i16* %conv_buff_val_81_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1848 [2/2] (2.32ns)   --->   "%conv_buff_val_82_V_30 = load i16* %conv_buff_val_82_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1849 [2/2] (2.32ns)   --->   "%conv_buff_val_83_V_30 = load i16* %conv_buff_val_83_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1850 [2/2] (2.32ns)   --->   "%conv_buff_val_84_V_30 = load i16* %conv_buff_val_84_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1851 [2/2] (2.32ns)   --->   "%conv_buff_val_85_V_30 = load i16* %conv_buff_val_85_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1852 [2/2] (2.32ns)   --->   "%conv_buff_val_86_V_30 = load i16* %conv_buff_val_86_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1853 [2/2] (2.32ns)   --->   "%conv_buff_val_87_V_30 = load i16* %conv_buff_val_87_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1854 [2/2] (2.32ns)   --->   "%conv_buff_val_88_V_30 = load i16* %conv_buff_val_88_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1855 [2/2] (2.32ns)   --->   "%conv_buff_val_89_V_30 = load i16* %conv_buff_val_89_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1856 [2/2] (2.32ns)   --->   "%conv_buff_val_90_V_30 = load i16* %conv_buff_val_90_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1857 [2/2] (2.32ns)   --->   "%conv_buff_val_91_V_30 = load i16* %conv_buff_val_91_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1858 [2/2] (2.32ns)   --->   "%conv_buff_val_92_V_30 = load i16* %conv_buff_val_92_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1859 [2/2] (2.32ns)   --->   "%conv_buff_val_93_V_30 = load i16* %conv_buff_val_93_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1860 [2/2] (2.32ns)   --->   "%conv_buff_val_94_V_30 = load i16* %conv_buff_val_94_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1861 [2/2] (2.32ns)   --->   "%conv_buff_val_95_V_30 = load i16* %conv_buff_val_95_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1862 [2/2] (2.32ns)   --->   "%conv_buff_val_96_V_29 = load i16* %conv_buff_val_96_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1863 [2/2] (2.32ns)   --->   "%conv_buff_val_97_V_29 = load i16* %conv_buff_val_97_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1864 [2/2] (2.32ns)   --->   "%conv_buff_val_98_V_29 = load i16* %conv_buff_val_98_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_8 : Operation 1865 [2/2] (2.32ns)   --->   "%conv_buff_val_99_V_29 = load i16* %conv_buff_val_99_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>

 <State 9> : 12.42ns
ST_9 : Operation 1866 [1/1] (0.00ns)   --->   "%p_069_0_2_cast = sext i16 %conv_buff_val_64_V_27 to i24" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1867 [1/1] (0.00ns)   --->   "%p_069_0_2_1_cast1 = sext i16 %conv_buff_val_65_V_27 to i23" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1868 [1/1] (0.00ns)   --->   "%p_069_0_2_2_cast1 = sext i16 %conv_buff_val_66_V_27 to i27" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1869 [1/1] (0.00ns)   --->   "%p_069_0_2_2_cast2 = sext i16 %conv_buff_val_66_V_27 to i26" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1870 [1/1] (0.00ns)   --->   "%p_069_0_2_2_cast = sext i16 %conv_buff_val_66_V_27 to i25" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1871 [1/1] (3.36ns)   --->   "%p_Val2_24_0_2_2 = mul i26 %p_069_0_2_2_cast2, 419" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1872 [1/1] (0.00ns)   --->   "%tmp_101_0_2_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_66, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1873 [1/1] (0.00ns)   --->   "%tmp_1023_0_2_2_cast = sext i26 %p_Val2_24_0_2_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1874 [1/1] (3.02ns)   --->   "%p_Val2_25_0_2_2 = add i28 %tmp_101_0_2_2, %tmp_1023_0_2_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1875 [1/1] (0.00ns)   --->   "%p_069_0_2_3_cast3 = sext i16 %conv_buff_val_67_V_27 to i27" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1876 [1/1] (0.00ns)   --->   "%p_069_0_2_3_cast = sext i16 %conv_buff_val_67_V_27 to i26" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1877 [1/1] (3.36ns)   --->   "%p_Val2_24_0_2_3 = mul i26 %p_069_0_2_3_cast, 295" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1878 [1/1] (0.00ns)   --->   "%tmp_67 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_2_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1879 [1/1] (0.00ns)   --->   "%tmp_101_0_2_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_67, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1880 [1/1] (0.00ns)   --->   "%tmp_1023_0_2_3_cast = sext i26 %p_Val2_24_0_2_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1881 [1/1] (3.02ns)   --->   "%p_Val2_25_0_2_3 = add i28 %tmp_101_0_2_3, %tmp_1023_0_2_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1882 [1/1] (0.00ns)   --->   "%p_069_0_3_cast1 = sext i16 %conv_buff_val_96_V_27 to i24" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1883 [1/1] (0.00ns)   --->   "%p_069_0_3_cast2 = sext i16 %conv_buff_val_96_V_27 to i27" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1884 [1/1] (0.00ns)   --->   "%p_069_0_3_cast = sext i16 %conv_buff_val_96_V_27 to i26" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1885 [1/1] (3.36ns)   --->   "%p_Val2_24_0_3 = mul i27 %p_069_0_3_cast2, -579" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1886 [1/1] (0.00ns)   --->   "%tmp_68 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_2_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1887 [1/1] (0.00ns)   --->   "%tmp_101_0_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_68, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1888 [1/1] (0.00ns)   --->   "%tmp_1023_0_3_cast = sext i27 %p_Val2_24_0_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1889 [1/1] (3.02ns)   --->   "%p_Val2_25_0_3 = add i28 %tmp_101_0_3, %tmp_1023_0_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1890 [1/1] (0.00ns)   --->   "%tmp_69 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1891 [1/1] (3.36ns)   --->   "%p_Val2_24_1_2_2 = mul i25 %p_069_0_2_2_cast, -187" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1892 [1/1] (0.00ns)   --->   "%tmp_101_1_2_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_81, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1893 [1/1] (0.00ns)   --->   "%tmp_1023_1_2_2_cast = sext i25 %p_Val2_24_1_2_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1894 [1/1] (3.02ns)   --->   "%p_Val2_25_1_2_2 = add i28 %tmp_101_1_2_2, %tmp_1023_1_2_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1895 [1/1] (3.36ns)   --->   "%p_Val2_24_1_2_3 = mul i27 %p_069_0_2_3_cast3, -716" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1896 [1/1] (0.00ns)   --->   "%tmp_82 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_2_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1897 [1/1] (0.00ns)   --->   "%tmp_101_1_2_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_82, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1898 [1/1] (0.00ns)   --->   "%tmp_1023_1_2_3_cast = sext i27 %p_Val2_24_1_2_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1899 [1/1] (3.02ns)   --->   "%p_Val2_25_1_2_3 = add i28 %tmp_101_1_2_3, %tmp_1023_1_2_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1900 [1/1] (3.36ns)   --->   "%p_Val2_24_1_3 = mul i24 %p_069_0_3_cast1, -69" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1901 [1/1] (0.00ns)   --->   "%tmp_83 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_2_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1902 [1/1] (0.00ns)   --->   "%tmp_101_1_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_83, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1903 [1/1] (0.00ns)   --->   "%tmp_1023_1_3_cast = sext i24 %p_Val2_24_1_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1904 [1/1] (3.02ns)   --->   "%p_Val2_25_1_3 = add i28 %tmp_101_1_3, %tmp_1023_1_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1905 [1/1] (0.00ns)   --->   "%tmp_84 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1906 [1/1] (3.36ns)   --->   "%p_Val2_24_2_2_2 = mul i25 %p_069_0_2_2_cast, -234" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1907 [1/1] (0.00ns)   --->   "%tmp_101_2_2_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_96, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1908 [1/1] (0.00ns)   --->   "%tmp_1023_2_2_2_cast = sext i25 %p_Val2_24_2_2_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1909 [1/1] (3.02ns)   --->   "%p_Val2_25_2_2_2 = add i28 %tmp_101_2_2_2, %tmp_1023_2_2_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1910 [1/1] (3.36ns)   --->   "%p_Val2_24_2_2_3 = mul i27 %p_069_0_2_3_cast3, -741" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1911 [1/1] (0.00ns)   --->   "%tmp_97 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_2_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1912 [1/1] (0.00ns)   --->   "%tmp_101_2_2_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_97, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1913 [1/1] (0.00ns)   --->   "%tmp_1023_2_2_3_cast = sext i27 %p_Val2_24_2_2_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1914 [1/1] (3.02ns)   --->   "%p_Val2_25_2_2_3 = add i28 %tmp_101_2_2_3, %tmp_1023_2_2_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1915 [1/1] (3.36ns)   --->   "%p_Val2_24_2_3 = mul i26 %p_069_0_3_cast, 431" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1916 [1/1] (0.00ns)   --->   "%tmp_98 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_2_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1917 [1/1] (0.00ns)   --->   "%tmp_101_2_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_98, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1918 [1/1] (0.00ns)   --->   "%tmp_1023_2_3_cast = sext i26 %p_Val2_24_2_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1919 [1/1] (3.02ns)   --->   "%p_Val2_25_2_3 = add i28 %tmp_101_2_3, %tmp_1023_2_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1920 [1/1] (0.00ns)   --->   "%tmp_99 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1921 [1/1] (3.36ns)   --->   "%p_Val2_24_3_2_2 = mul i27 %p_069_0_2_2_cast1, -829" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1922 [1/1] (0.00ns)   --->   "%tmp_101_3_2_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_111, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1923 [1/1] (0.00ns)   --->   "%tmp_1023_3_2_2_cast = sext i27 %p_Val2_24_3_2_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1924 [1/1] (3.02ns)   --->   "%p_Val2_25_3_2_2 = add i28 %tmp_101_3_2_2, %tmp_1023_3_2_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1925 [1/1] (3.36ns)   --->   "%p_Val2_24_3_2_3 = mul i27 %p_069_0_2_3_cast3, 771" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1926 [1/1] (0.00ns)   --->   "%tmp_112 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_2_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1927 [1/1] (0.00ns)   --->   "%tmp_101_3_2_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_112, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1928 [1/1] (0.00ns)   --->   "%tmp_1023_3_2_3_cast = sext i27 %p_Val2_24_3_2_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1929 [1/1] (3.02ns)   --->   "%p_Val2_25_3_2_3 = add i28 %tmp_101_3_2_3, %tmp_1023_3_2_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1930 [1/1] (0.00ns)   --->   "%tmp_113 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_2_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1931 [1/1] (3.36ns)   --->   "%p_Val2_24_4_1_3 = mul i26 %p_069_0_1_3_cast, -405" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1932 [1/1] (0.00ns)   --->   "%tmp_101_4_1_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_123, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1933 [1/1] (0.00ns)   --->   "%tmp_1023_4_1_3_cast = sext i26 %p_Val2_24_4_1_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1934 [1/1] (3.02ns)   --->   "%p_Val2_25_4_1_3 = add i28 %tmp_101_4_1_3, %tmp_1023_4_1_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1935 [1/1] (3.36ns)   --->   "%p_Val2_24_4_2 = mul i24 %p_069_0_2_cast, -94" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1936 [1/1] (0.00ns)   --->   "%tmp_124 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_1_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1937 [1/1] (0.00ns)   --->   "%tmp_101_4_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_124, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1938 [1/1] (0.00ns)   --->   "%tmp_1023_4_2_cast = sext i24 %p_Val2_24_4_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1939 [1/1] (3.02ns)   --->   "%p_Val2_25_4_2 = add i28 %tmp_101_4_2, %tmp_1023_4_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1940 [1/1] (3.36ns)   --->   "%p_Val2_24_4_2_1 = mul i23 %p_069_0_2_1_cast1, -51" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1941 [1/1] (0.00ns)   --->   "%tmp_125 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1942 [1/1] (0.00ns)   --->   "%tmp_101_4_2_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_125, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1943 [1/1] (0.00ns)   --->   "%tmp_1023_4_2_1_cast = sext i23 %p_Val2_24_4_2_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1944 [1/1] (3.02ns)   --->   "%p_Val2_25_4_2_1 = add i28 %tmp_101_4_2_1, %tmp_1023_4_2_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1945 [1/1] (0.00ns)   --->   "%tmp_126 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_2_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1946 [1/1] (3.36ns)   --->   "%p_Val2_24_5_1_2 = mul i26 %p_069_0_1_2_cast, -416" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1947 [1/1] (0.00ns)   --->   "%tmp_101_5_1_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_137, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1948 [1/1] (0.00ns)   --->   "%tmp_1023_5_1_2_cast = sext i26 %p_Val2_24_5_1_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1949 [1/1] (3.02ns)   --->   "%p_Val2_25_5_1_2 = add i28 %tmp_101_5_1_2, %tmp_1023_5_1_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1950 [1/1] (0.00ns)   --->   "%tmp_138 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_1_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_9 : Operation 1951 [1/1] (3.63ns)   --->   "%tmp_V_750 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [nnet_stream/solution1/nnet.cpp:78]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_9 : Operation 1952 [1/2] (2.32ns)   --->   "%conv_buff_val_1_V_l_28 = load i16* %conv_buff_val_1_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1953 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_1_V_l_28, i16* %conv_buff_val_0_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1954 [1/2] (2.32ns)   --->   "%conv_buff_val_2_V_l_28 = load i16* %conv_buff_val_2_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1955 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_2_V_l_28, i16* %conv_buff_val_1_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1956 [1/2] (2.32ns)   --->   "%conv_buff_val_3_V_l_28 = load i16* %conv_buff_val_3_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1957 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_3_V_l_28, i16* %conv_buff_val_2_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1958 [1/2] (2.32ns)   --->   "%conv_buff_val_4_V_l_29 = load i16* %conv_buff_val_4_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1959 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_4_V_l_29, i16* %conv_buff_val_3_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1960 [1/2] (2.32ns)   --->   "%conv_buff_val_5_V_l_29 = load i16* %conv_buff_val_5_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1961 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_5_V_l_29, i16* %conv_buff_val_4_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1962 [1/2] (2.32ns)   --->   "%conv_buff_val_6_V_l_29 = load i16* %conv_buff_val_6_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1963 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_6_V_l_29, i16* %conv_buff_val_5_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1964 [1/2] (2.32ns)   --->   "%conv_buff_val_7_V_l_29 = load i16* %conv_buff_val_7_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1965 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_7_V_l_29, i16* %conv_buff_val_6_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1966 [1/2] (2.32ns)   --->   "%conv_buff_val_8_V_l_29 = load i16* %conv_buff_val_8_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1967 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_8_V_l_29, i16* %conv_buff_val_7_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1968 [1/2] (2.32ns)   --->   "%conv_buff_val_9_V_l_29 = load i16* %conv_buff_val_9_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1969 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_9_V_l_29, i16* %conv_buff_val_8_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1970 [1/2] (2.32ns)   --->   "%conv_buff_val_10_V_31 = load i16* %conv_buff_val_10_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1971 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_10_V_31, i16* %conv_buff_val_9_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1972 [1/2] (2.32ns)   --->   "%conv_buff_val_11_V_31 = load i16* %conv_buff_val_11_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1973 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_11_V_31, i16* %conv_buff_val_10_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1974 [1/2] (2.32ns)   --->   "%conv_buff_val_12_V_31 = load i16* %conv_buff_val_12_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1975 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_12_V_31, i16* %conv_buff_val_11_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1976 [1/2] (2.32ns)   --->   "%conv_buff_val_13_V_31 = load i16* %conv_buff_val_13_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1977 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_13_V_31, i16* %conv_buff_val_12_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1978 [1/2] (2.32ns)   --->   "%conv_buff_val_14_V_31 = load i16* %conv_buff_val_14_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1979 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_14_V_31, i16* %conv_buff_val_13_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1980 [1/2] (2.32ns)   --->   "%conv_buff_val_15_V_31 = load i16* %conv_buff_val_15_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1981 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_15_V_31, i16* %conv_buff_val_14_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1982 [1/2] (2.32ns)   --->   "%conv_buff_val_16_V_30 = load i16* %conv_buff_val_16_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1983 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_16_V_30, i16* %conv_buff_val_15_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1984 [1/2] (2.32ns)   --->   "%conv_buff_val_17_V_30 = load i16* %conv_buff_val_17_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1985 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_17_V_30, i16* %conv_buff_val_16_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1986 [1/2] (2.32ns)   --->   "%conv_buff_val_18_V_30 = load i16* %conv_buff_val_18_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1987 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_18_V_30, i16* %conv_buff_val_17_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1988 [1/2] (2.32ns)   --->   "%conv_buff_val_19_V_30 = load i16* %conv_buff_val_19_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1989 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_19_V_30, i16* %conv_buff_val_18_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1990 [1/2] (2.32ns)   --->   "%conv_buff_val_20_V_30 = load i16* %conv_buff_val_20_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1991 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_20_V_30, i16* %conv_buff_val_19_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1992 [1/2] (2.32ns)   --->   "%conv_buff_val_21_V_30 = load i16* %conv_buff_val_21_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1993 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_21_V_30, i16* %conv_buff_val_20_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1994 [1/2] (2.32ns)   --->   "%conv_buff_val_22_V_30 = load i16* %conv_buff_val_22_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1995 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_22_V_30, i16* %conv_buff_val_21_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1996 [1/2] (2.32ns)   --->   "%conv_buff_val_23_V_30 = load i16* %conv_buff_val_23_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1997 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_23_V_30, i16* %conv_buff_val_22_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1998 [1/2] (2.32ns)   --->   "%conv_buff_val_24_V_30 = load i16* %conv_buff_val_24_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 1999 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_24_V_30, i16* %conv_buff_val_23_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2000 [1/2] (2.32ns)   --->   "%conv_buff_val_25_V_30 = load i16* %conv_buff_val_25_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2001 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_25_V_30, i16* %conv_buff_val_24_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2002 [1/2] (2.32ns)   --->   "%conv_buff_val_26_V_30 = load i16* %conv_buff_val_26_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2003 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_26_V_30, i16* %conv_buff_val_25_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2004 [1/2] (2.32ns)   --->   "%conv_buff_val_27_V_30 = load i16* %conv_buff_val_27_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2005 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_27_V_30, i16* %conv_buff_val_26_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2006 [1/2] (2.32ns)   --->   "%conv_buff_val_28_V_30 = load i16* %conv_buff_val_28_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2007 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_28_V_30, i16* %conv_buff_val_27_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2008 [1/2] (2.32ns)   --->   "%conv_buff_val_29_V_30 = load i16* %conv_buff_val_29_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2009 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_29_V_30, i16* %conv_buff_val_28_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2010 [1/2] (2.32ns)   --->   "%conv_buff_val_30_V_30 = load i16* %conv_buff_val_30_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2011 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_30_V_30, i16* %conv_buff_val_29_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2012 [1/2] (2.32ns)   --->   "%conv_buff_val_31_V_30 = load i16* %conv_buff_val_31_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2013 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_31_V_30, i16* %conv_buff_val_30_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2014 [1/2] (2.32ns)   --->   "%conv_buff_val_32_V_29 = load i16* %conv_buff_val_32_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2015 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_32_V_29, i16* %conv_buff_val_31_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2016 [1/2] (2.32ns)   --->   "%conv_buff_val_33_V_29 = load i16* %conv_buff_val_33_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2017 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_33_V_29, i16* %conv_buff_val_32_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2018 [1/2] (2.32ns)   --->   "%conv_buff_val_34_V_29 = load i16* %conv_buff_val_34_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2019 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_34_V_29, i16* %conv_buff_val_33_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2020 [1/2] (2.32ns)   --->   "%conv_buff_val_35_V_29 = load i16* %conv_buff_val_35_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2021 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_35_V_29, i16* %conv_buff_val_34_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2022 [1/2] (2.32ns)   --->   "%conv_buff_val_36_V_30 = load i16* %conv_buff_val_36_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2023 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_36_V_30, i16* %conv_buff_val_35_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2024 [1/2] (2.32ns)   --->   "%conv_buff_val_37_V_30 = load i16* %conv_buff_val_37_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2025 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_37_V_30, i16* %conv_buff_val_36_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2026 [1/2] (2.32ns)   --->   "%conv_buff_val_38_V_30 = load i16* %conv_buff_val_38_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2027 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_38_V_30, i16* %conv_buff_val_37_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2028 [1/2] (2.32ns)   --->   "%conv_buff_val_39_V_30 = load i16* %conv_buff_val_39_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2029 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_39_V_30, i16* %conv_buff_val_38_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2030 [1/2] (2.32ns)   --->   "%conv_buff_val_40_V_30 = load i16* %conv_buff_val_40_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2031 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_40_V_30, i16* %conv_buff_val_39_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2032 [1/2] (2.32ns)   --->   "%conv_buff_val_41_V_30 = load i16* %conv_buff_val_41_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2033 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_41_V_30, i16* %conv_buff_val_40_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2034 [1/2] (2.32ns)   --->   "%conv_buff_val_42_V_30 = load i16* %conv_buff_val_42_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2035 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_42_V_30, i16* %conv_buff_val_41_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2036 [1/2] (2.32ns)   --->   "%conv_buff_val_43_V_30 = load i16* %conv_buff_val_43_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2037 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_43_V_30, i16* %conv_buff_val_42_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2038 [1/2] (2.32ns)   --->   "%conv_buff_val_44_V_30 = load i16* %conv_buff_val_44_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2039 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_44_V_30, i16* %conv_buff_val_43_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2040 [1/2] (2.32ns)   --->   "%conv_buff_val_45_V_30 = load i16* %conv_buff_val_45_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2041 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_45_V_30, i16* %conv_buff_val_44_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2042 [1/2] (2.32ns)   --->   "%conv_buff_val_46_V_30 = load i16* %conv_buff_val_46_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2043 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_46_V_30, i16* %conv_buff_val_45_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2044 [1/2] (2.32ns)   --->   "%conv_buff_val_47_V_30 = load i16* %conv_buff_val_47_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2045 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_47_V_30, i16* %conv_buff_val_46_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2046 [1/2] (2.32ns)   --->   "%conv_buff_val_48_V_30 = load i16* %conv_buff_val_48_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2047 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_48_V_30, i16* %conv_buff_val_47_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2048 [1/2] (2.32ns)   --->   "%conv_buff_val_49_V_30 = load i16* %conv_buff_val_49_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2049 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_49_V_30, i16* %conv_buff_val_48_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2050 [1/2] (2.32ns)   --->   "%conv_buff_val_50_V_30 = load i16* %conv_buff_val_50_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2051 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_50_V_30, i16* %conv_buff_val_49_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2052 [1/2] (2.32ns)   --->   "%conv_buff_val_51_V_30 = load i16* %conv_buff_val_51_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2053 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_51_V_30, i16* %conv_buff_val_50_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2054 [1/2] (2.32ns)   --->   "%conv_buff_val_52_V_30 = load i16* %conv_buff_val_52_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2055 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_52_V_30, i16* %conv_buff_val_51_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2056 [1/2] (2.32ns)   --->   "%conv_buff_val_53_V_30 = load i16* %conv_buff_val_53_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2057 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_53_V_30, i16* %conv_buff_val_52_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2058 [1/2] (2.32ns)   --->   "%conv_buff_val_54_V_30 = load i16* %conv_buff_val_54_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2059 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_54_V_30, i16* %conv_buff_val_53_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2060 [1/2] (2.32ns)   --->   "%conv_buff_val_55_V_30 = load i16* %conv_buff_val_55_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2061 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_55_V_30, i16* %conv_buff_val_54_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2062 [1/2] (2.32ns)   --->   "%conv_buff_val_56_V_30 = load i16* %conv_buff_val_56_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2063 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_56_V_30, i16* %conv_buff_val_55_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2064 [1/2] (2.32ns)   --->   "%conv_buff_val_57_V_30 = load i16* %conv_buff_val_57_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2065 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_57_V_30, i16* %conv_buff_val_56_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2066 [1/2] (2.32ns)   --->   "%conv_buff_val_58_V_30 = load i16* %conv_buff_val_58_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2067 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_58_V_30, i16* %conv_buff_val_57_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2068 [1/2] (2.32ns)   --->   "%conv_buff_val_59_V_30 = load i16* %conv_buff_val_59_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2069 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_59_V_30, i16* %conv_buff_val_58_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2070 [1/2] (2.32ns)   --->   "%conv_buff_val_60_V_30 = load i16* %conv_buff_val_60_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2071 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_60_V_30, i16* %conv_buff_val_59_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2072 [1/2] (2.32ns)   --->   "%conv_buff_val_61_V_30 = load i16* %conv_buff_val_61_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2073 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_61_V_30, i16* %conv_buff_val_60_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2074 [1/2] (2.32ns)   --->   "%conv_buff_val_62_V_30 = load i16* %conv_buff_val_62_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2075 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_62_V_30, i16* %conv_buff_val_61_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2076 [1/2] (2.32ns)   --->   "%conv_buff_val_63_V_30 = load i16* %conv_buff_val_63_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2077 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_63_V_30, i16* %conv_buff_val_62_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2078 [1/2] (2.32ns)   --->   "%conv_buff_val_64_V_29 = load i16* %conv_buff_val_64_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2079 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_64_V_29, i16* %conv_buff_val_63_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2080 [1/2] (2.32ns)   --->   "%conv_buff_val_65_V_29 = load i16* %conv_buff_val_65_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2081 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_65_V_29, i16* %conv_buff_val_64_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2082 [1/2] (2.32ns)   --->   "%conv_buff_val_66_V_29 = load i16* %conv_buff_val_66_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2083 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_66_V_29, i16* %conv_buff_val_65_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2084 [1/2] (2.32ns)   --->   "%conv_buff_val_67_V_29 = load i16* %conv_buff_val_67_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2085 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_67_V_29, i16* %conv_buff_val_66_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2086 [1/2] (2.32ns)   --->   "%conv_buff_val_68_V_30 = load i16* %conv_buff_val_68_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2087 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_68_V_30, i16* %conv_buff_val_67_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2088 [1/2] (2.32ns)   --->   "%conv_buff_val_69_V_30 = load i16* %conv_buff_val_69_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2089 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_69_V_30, i16* %conv_buff_val_68_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2090 [1/2] (2.32ns)   --->   "%conv_buff_val_70_V_30 = load i16* %conv_buff_val_70_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2091 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_70_V_30, i16* %conv_buff_val_69_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2092 [1/2] (2.32ns)   --->   "%conv_buff_val_71_V_30 = load i16* %conv_buff_val_71_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2093 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_71_V_30, i16* %conv_buff_val_70_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2094 [1/2] (2.32ns)   --->   "%conv_buff_val_72_V_30 = load i16* %conv_buff_val_72_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2095 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_72_V_30, i16* %conv_buff_val_71_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2096 [1/2] (2.32ns)   --->   "%conv_buff_val_73_V_30 = load i16* %conv_buff_val_73_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2097 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_73_V_30, i16* %conv_buff_val_72_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2098 [1/2] (2.32ns)   --->   "%conv_buff_val_74_V_30 = load i16* %conv_buff_val_74_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2099 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_74_V_30, i16* %conv_buff_val_73_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2100 [1/2] (2.32ns)   --->   "%conv_buff_val_75_V_30 = load i16* %conv_buff_val_75_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2101 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_75_V_30, i16* %conv_buff_val_74_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2102 [1/2] (2.32ns)   --->   "%conv_buff_val_76_V_30 = load i16* %conv_buff_val_76_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2103 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_76_V_30, i16* %conv_buff_val_75_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2104 [1/2] (2.32ns)   --->   "%conv_buff_val_77_V_30 = load i16* %conv_buff_val_77_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2105 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_77_V_30, i16* %conv_buff_val_76_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2106 [1/2] (2.32ns)   --->   "%conv_buff_val_78_V_30 = load i16* %conv_buff_val_78_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2107 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_78_V_30, i16* %conv_buff_val_77_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2108 [1/2] (2.32ns)   --->   "%conv_buff_val_79_V_30 = load i16* %conv_buff_val_79_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2109 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_79_V_30, i16* %conv_buff_val_78_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2110 [1/2] (2.32ns)   --->   "%conv_buff_val_80_V_30 = load i16* %conv_buff_val_80_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2111 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_80_V_30, i16* %conv_buff_val_79_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2112 [1/2] (2.32ns)   --->   "%conv_buff_val_81_V_30 = load i16* %conv_buff_val_81_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2113 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_81_V_30, i16* %conv_buff_val_80_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2114 [1/2] (2.32ns)   --->   "%conv_buff_val_82_V_30 = load i16* %conv_buff_val_82_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2115 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_82_V_30, i16* %conv_buff_val_81_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2116 [1/2] (2.32ns)   --->   "%conv_buff_val_83_V_30 = load i16* %conv_buff_val_83_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2117 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_83_V_30, i16* %conv_buff_val_82_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2118 [1/2] (2.32ns)   --->   "%conv_buff_val_84_V_30 = load i16* %conv_buff_val_84_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2119 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_84_V_30, i16* %conv_buff_val_83_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2120 [1/2] (2.32ns)   --->   "%conv_buff_val_85_V_30 = load i16* %conv_buff_val_85_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2121 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_85_V_30, i16* %conv_buff_val_84_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2122 [1/2] (2.32ns)   --->   "%conv_buff_val_86_V_30 = load i16* %conv_buff_val_86_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2123 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_86_V_30, i16* %conv_buff_val_85_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2124 [1/2] (2.32ns)   --->   "%conv_buff_val_87_V_30 = load i16* %conv_buff_val_87_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2125 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_87_V_30, i16* %conv_buff_val_86_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2126 [1/2] (2.32ns)   --->   "%conv_buff_val_88_V_30 = load i16* %conv_buff_val_88_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2127 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_88_V_30, i16* %conv_buff_val_87_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2128 [1/2] (2.32ns)   --->   "%conv_buff_val_89_V_30 = load i16* %conv_buff_val_89_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2129 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_89_V_30, i16* %conv_buff_val_88_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2130 [1/2] (2.32ns)   --->   "%conv_buff_val_90_V_30 = load i16* %conv_buff_val_90_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2131 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_90_V_30, i16* %conv_buff_val_89_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2132 [1/2] (2.32ns)   --->   "%conv_buff_val_91_V_30 = load i16* %conv_buff_val_91_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2133 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_91_V_30, i16* %conv_buff_val_90_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2134 [1/2] (2.32ns)   --->   "%conv_buff_val_92_V_30 = load i16* %conv_buff_val_92_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2135 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_92_V_30, i16* %conv_buff_val_91_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2136 [1/2] (2.32ns)   --->   "%conv_buff_val_93_V_30 = load i16* %conv_buff_val_93_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2137 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_93_V_30, i16* %conv_buff_val_92_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2138 [1/2] (2.32ns)   --->   "%conv_buff_val_94_V_30 = load i16* %conv_buff_val_94_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2139 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_94_V_30, i16* %conv_buff_val_93_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2140 [1/2] (2.32ns)   --->   "%conv_buff_val_95_V_30 = load i16* %conv_buff_val_95_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2141 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_95_V_30, i16* %conv_buff_val_94_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2142 [1/2] (2.32ns)   --->   "%conv_buff_val_96_V_29 = load i16* %conv_buff_val_96_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2143 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_96_V_29, i16* %conv_buff_val_95_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2144 [1/2] (2.32ns)   --->   "%conv_buff_val_97_V_29 = load i16* %conv_buff_val_97_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2145 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_97_V_29, i16* %conv_buff_val_96_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2146 [1/2] (2.32ns)   --->   "%conv_buff_val_98_V_29 = load i16* %conv_buff_val_98_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2147 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_98_V_29, i16* %conv_buff_val_97_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2148 [1/2] (2.32ns)   --->   "%conv_buff_val_99_V_29 = load i16* %conv_buff_val_99_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2149 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_99_V_29, i16* %conv_buff_val_98_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2150 [1/1] (2.32ns)   --->   "store i16 %tmp_V_750, i16* %conv_buff_val_99_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:883->nnet_stream/solution1/nnet.cpp:80]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_9 : Operation 2151 [1/1] (0.00ns)   --->   "br label %._crit_edge112.2" [nnet_stream/solution1/nnet.cpp:81]

 <State 10> : 12.42ns
ST_10 : Operation 2152 [1/1] (0.00ns)   --->   "%p_069_0_1_2_cast3 = sext i16 %conv_buff_val_34_V_27 to i24" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2153 [1/1] (0.00ns)   --->   "%p_069_0_3_1_cast = sext i16 %conv_buff_val_97_V_27 to i25" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2154 [1/1] (0.00ns)   --->   "%p_069_0_3_1_cast1 = sext i16 %conv_buff_val_97_V_27 to i27" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2155 [1/1] (0.00ns)   --->   "%p_069_0_3_1_cast2 = sext i16 %conv_buff_val_97_V_27 to i26" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2156 [1/1] (3.36ns)   --->   "%p_Val2_24_0_3_1 = mul i25 %p_069_0_3_1_cast, 141" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2157 [1/1] (0.00ns)   --->   "%tmp_101_0_3_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_69, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2158 [1/1] (0.00ns)   --->   "%tmp_1023_0_3_1_cast = sext i25 %p_Val2_24_0_3_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2159 [1/1] (3.02ns)   --->   "%p_Val2_25_0_3_1 = add i28 %tmp_101_0_3_1, %tmp_1023_0_3_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2160 [1/1] (0.00ns)   --->   "%p_069_0_3_2_cast1 = sext i16 %conv_buff_val_98_V_27 to i27" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2161 [1/1] (0.00ns)   --->   "%p_069_0_3_2_cast2 = sext i16 %conv_buff_val_98_V_27 to i26" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2162 [1/1] (3.36ns)   --->   "%p_Val2_24_0_3_2 = mul i26 %p_069_0_3_2_cast2, -357" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2163 [1/1] (0.00ns)   --->   "%tmp_70 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_3_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2164 [1/1] (0.00ns)   --->   "%tmp_101_0_3_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_70, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2165 [1/1] (0.00ns)   --->   "%tmp_1023_0_3_2_cast = sext i26 %p_Val2_24_0_3_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2166 [1/1] (3.02ns)   --->   "%p_Val2_25_0_3_2 = add i28 %tmp_101_0_3_2, %tmp_1023_0_3_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2167 [1/1] (0.00ns)   --->   "%p_069_0_3_3_cast = sext i16 %conv_buff_val_99_V_27 to i26" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2168 [1/1] (0.00ns)   --->   "%p_069_0_3_3_cast1 = sext i16 %conv_buff_val_99_V_27 to i27" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2169 [1/1] (3.36ns)   --->   "%p_Val2_24_0_3_3 = mul i27 %p_069_0_3_3_cast1, 744" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2170 [1/1] (0.00ns)   --->   "%tmp_71 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_3_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2171 [1/1] (0.00ns)   --->   "%tmp_101_0_3_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_71, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2172 [1/1] (0.00ns)   --->   "%tmp_1023_0_3_3_cast = sext i27 %p_Val2_24_0_3_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2173 [1/1] (3.02ns)   --->   "%p_Val2_25_0_3_3 = add i28 %tmp_101_0_3_3, %tmp_1023_0_3_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2174 [1/1] (0.00ns)   --->   "%sum_V_0_3_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_3_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2175 [1/1] (0.00ns)   --->   "%tmp_13 = call i15 @_ssdm_op_PartSelect.i15.i28.i32.i32(i28 %p_Val2_25_0_3_3, i32 12, i32 26)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2176 [1/1] (3.36ns)   --->   "%p_Val2_24_1_3_1 = mul i27 %p_069_0_3_1_cast1, 532" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2177 [1/1] (0.00ns)   --->   "%tmp_101_1_3_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_84, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2178 [1/1] (0.00ns)   --->   "%tmp_1023_1_3_1_cast = sext i27 %p_Val2_24_1_3_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2179 [1/1] (3.02ns)   --->   "%p_Val2_25_1_3_1 = add i28 %tmp_101_1_3_1, %tmp_1023_1_3_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2180 [1/1] (3.36ns)   --->   "%p_Val2_24_1_3_2 = mul i27 %p_069_0_3_2_cast1, 546" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2181 [1/1] (0.00ns)   --->   "%tmp_85 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_3_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2182 [1/1] (0.00ns)   --->   "%tmp_101_1_3_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_85, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2183 [1/1] (0.00ns)   --->   "%tmp_1023_1_3_2_cast = sext i27 %p_Val2_24_1_3_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2184 [1/1] (3.02ns)   --->   "%p_Val2_25_1_3_2 = add i28 %tmp_101_1_3_2, %tmp_1023_1_3_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2185 [1/1] (3.36ns)   --->   "%p_Val2_24_1_3_3 = mul i26 %p_069_0_3_3_cast, -421" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2186 [1/1] (0.00ns)   --->   "%tmp_86 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_3_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2187 [1/1] (0.00ns)   --->   "%tmp_101_1_3_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_86, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2188 [1/1] (0.00ns)   --->   "%tmp_1023_1_3_3_cast = sext i26 %p_Val2_24_1_3_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2189 [1/1] (3.02ns)   --->   "%p_Val2_25_1_3_3 = add i28 %tmp_101_1_3_3, %tmp_1023_1_3_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2190 [1/1] (0.00ns)   --->   "%sum_V_1_3_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_3_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2191 [1/1] (0.00ns)   --->   "%tmp_17 = call i15 @_ssdm_op_PartSelect.i15.i28.i32.i32(i28 %p_Val2_25_1_3_3, i32 12, i32 26)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2192 [1/1] (3.36ns)   --->   "%p_Val2_24_2_3_1 = mul i26 %p_069_0_3_1_cast2, 487" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2193 [1/1] (0.00ns)   --->   "%tmp_101_2_3_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_99, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2194 [1/1] (0.00ns)   --->   "%tmp_1023_2_3_1_cast = sext i26 %p_Val2_24_2_3_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2195 [1/1] (3.02ns)   --->   "%p_Val2_25_2_3_1 = add i28 %tmp_101_2_3_1, %tmp_1023_2_3_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2196 [1/1] (3.36ns)   --->   "%p_Val2_24_2_3_2 = mul i26 %p_069_0_3_2_cast2, 267" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2197 [1/1] (0.00ns)   --->   "%tmp_100 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_3_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2198 [1/1] (0.00ns)   --->   "%tmp_101_2_3_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_100, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2199 [1/1] (0.00ns)   --->   "%tmp_1023_2_3_2_cast = sext i26 %p_Val2_24_2_3_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2200 [1/1] (3.02ns)   --->   "%p_Val2_25_2_3_2 = add i28 %tmp_101_2_3_2, %tmp_1023_2_3_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2201 [1/1] (0.00ns)   --->   "%tmp_101 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_3_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2202 [1/1] (3.36ns)   --->   "%p_Val2_24_3_3 = mul i26 %p_069_0_3_cast, -410" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2203 [1/1] (0.00ns)   --->   "%tmp_101_3_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_113, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2204 [1/1] (0.00ns)   --->   "%tmp_1023_3_3_cast = sext i26 %p_Val2_24_3_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2205 [1/1] (3.02ns)   --->   "%p_Val2_25_3_3 = add i28 %tmp_101_3_3, %tmp_1023_3_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2206 [1/1] (0.00ns)   --->   "%p_shl18 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %conv_buff_val_97_V_27, i6 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2207 [1/1] (0.00ns)   --->   "%p_shl18_cast = sext i22 %p_shl18 to i23" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg1 = sub i23 0, %p_shl18_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2209 [1/1] (0.00ns)   --->   "%p_shl20 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %conv_buff_val_97_V_27, i4 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2210 [1/1] (0.00ns)   --->   "%p_shl20_cast = sext i20 %p_shl20 to i23" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2211 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%p_Val2_24_3_3_1 = sub i23 %p_neg1, %p_shl20_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2212 [1/1] (0.00ns)   --->   "%tmp_114 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2213 [1/1] (0.00ns)   --->   "%tmp_101_3_3_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_114, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2214 [1/1] (0.00ns)   --->   "%tmp_1023_3_3_1_cast = sext i23 %p_Val2_24_3_3_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2215 [1/1] (2.43ns)   --->   "%p_Val2_25_3_3_1 = add i28 %tmp_101_3_3_1, %tmp_1023_3_3_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2216 [1/1] (0.00ns)   --->   "%tmp_115 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_3_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2217 [1/1] (0.00ns)   --->   "%p_shl15 = call i25 @_ssdm_op_BitConcatenate.i25.i16.i9(i16 %conv_buff_val_66_V_27, i9 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2218 [1/1] (0.00ns)   --->   "%p_shl15_cast = sext i25 %p_shl15 to i26" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg2 = sub i26 0, %p_shl15_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2220 [1/1] (0.00ns)   --->   "%p_shl17 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %conv_buff_val_66_V_27, i5 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2221 [1/1] (0.00ns)   --->   "%p_shl17_cast = sext i21 %p_shl17 to i26" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2222 [1/1] (4.19ns) (root node of TernaryAdder)   --->   "%p_Val2_24_4_2_2 = sub i26 %p_neg2, %p_shl17_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2223 [1/1] (0.00ns)   --->   "%tmp_101_4_2_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_126, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2224 [1/1] (0.00ns)   --->   "%tmp_1023_4_2_2_cast = sext i26 %p_Val2_24_4_2_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2225 [1/1] (2.43ns)   --->   "%p_Val2_25_4_2_2 = add i28 %tmp_101_4_2_2, %tmp_1023_4_2_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2226 [1/1] (0.00ns)   --->   "%tmp_127 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_2_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2227 [1/1] (3.36ns)   --->   "%p_Val2_24_5_1_3 = mul i27 %p_069_0_1_3_cast3, -678" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2228 [1/1] (0.00ns)   --->   "%tmp_101_5_1_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_138, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2229 [1/1] (0.00ns)   --->   "%tmp_1023_5_1_3_cast = sext i27 %p_Val2_24_5_1_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2230 [1/1] (3.02ns)   --->   "%p_Val2_25_5_1_3 = add i28 %tmp_101_5_1_3, %tmp_1023_5_1_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2231 [1/1] (3.36ns)   --->   "%p_Val2_24_5_2 = mul i27 %p_069_0_2_cast2, -617" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2232 [1/1] (0.00ns)   --->   "%tmp_139 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_1_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2233 [1/1] (0.00ns)   --->   "%tmp_101_5_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_139, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2234 [1/1] (0.00ns)   --->   "%tmp_1023_5_2_cast = sext i27 %p_Val2_24_5_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2235 [1/1] (3.02ns)   --->   "%p_Val2_25_5_2 = add i28 %tmp_101_5_2, %tmp_1023_5_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2236 [1/1] (0.00ns)   --->   "%tmp_140 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2237 [1/1] (3.36ns)   --->   "%p_Val2_24_6_1_1 = mul i27 %p_069_0_1_1_cast, -545" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2238 [1/1] (0.00ns)   --->   "%tmp_101_6_1_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_150, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2239 [1/1] (0.00ns)   --->   "%tmp_1023_6_1_1_cast = sext i27 %p_Val2_24_6_1_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2240 [1/1] (3.02ns)   --->   "%p_Val2_25_6_1_1 = add i28 %tmp_101_6_1_1, %tmp_1023_6_1_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2241 [1/1] (3.36ns)   --->   "%p_Val2_24_6_1_2 = mul i24 %p_069_0_1_2_cast3, -73" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2242 [1/1] (0.00ns)   --->   "%tmp_151 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_1_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2243 [1/1] (0.00ns)   --->   "%tmp_101_6_1_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_151, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2244 [1/1] (0.00ns)   --->   "%tmp_1023_6_1_2_cast = sext i24 %p_Val2_24_6_1_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2245 [1/1] (3.02ns)   --->   "%p_Val2_25_6_1_2 = add i28 %tmp_101_6_1_2, %tmp_1023_6_1_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2246 [1/1] (0.00ns)   --->   "%tmp_152 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_1_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2247 [1/1] (3.36ns)   --->   "%p_Val2_24_7_0_2 = mul i26 %p_069_0_0_2_cast1, -301" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2248 [1/1] (0.00ns)   --->   "%tmp_101_7_0_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_162, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2249 [1/1] (0.00ns)   --->   "%tmp_1023_7_0_2_cast = sext i26 %p_Val2_24_7_0_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2250 [1/1] (3.02ns)   --->   "%p_Val2_25_7_0_2 = add i28 %tmp_101_7_0_2, %tmp_1023_7_0_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2251 [1/1] (3.36ns)   --->   "%p_Val2_24_7_0_3 = mul i26 %p_069_0_0_3_cast2, -325" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2252 [1/1] (0.00ns)   --->   "%tmp_163 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_0_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2253 [1/1] (0.00ns)   --->   "%tmp_101_7_0_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_163, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2254 [1/1] (0.00ns)   --->   "%tmp_1023_7_0_3_cast = sext i26 %p_Val2_24_7_0_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2255 [1/1] (3.02ns)   --->   "%p_Val2_25_7_0_3 = add i28 %tmp_101_7_0_3, %tmp_1023_7_0_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2256 [1/1] (0.00ns)   --->   "%tmp_164 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_0_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_10 : Operation 2257 [1/1] (0.00ns)   --->   "%tmp_3_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* %in_V_V, i32 1)" [nnet_stream/solution1/nnet.cpp:76]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_10 : Operation 2258 [1/1] (0.00ns)   --->   "br i1 %tmp_3_3, label %.preheader.i.i127.3.0, label %._crit_edge112.3" [nnet_stream/solution1/nnet.cpp:76]
ST_10 : Operation 2259 [2/2] (2.32ns)   --->   "%conv_buff_val_1_V_l_29 = load i16* %conv_buff_val_1_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2260 [2/2] (2.32ns)   --->   "%conv_buff_val_2_V_l_29 = load i16* %conv_buff_val_2_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2261 [2/2] (2.32ns)   --->   "%conv_buff_val_3_V_l_29 = load i16* %conv_buff_val_3_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2262 [2/2] (2.32ns)   --->   "%conv_buff_val_4_V_l_30 = load i16* %conv_buff_val_4_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2263 [2/2] (2.32ns)   --->   "%conv_buff_val_5_V_l_30 = load i16* %conv_buff_val_5_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2264 [2/2] (2.32ns)   --->   "%conv_buff_val_6_V_l_30 = load i16* %conv_buff_val_6_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2265 [2/2] (2.32ns)   --->   "%conv_buff_val_7_V_l_30 = load i16* %conv_buff_val_7_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2266 [2/2] (2.32ns)   --->   "%conv_buff_val_8_V_l_30 = load i16* %conv_buff_val_8_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2267 [2/2] (2.32ns)   --->   "%conv_buff_val_9_V_l_30 = load i16* %conv_buff_val_9_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2268 [2/2] (2.32ns)   --->   "%conv_buff_val_10_V_32 = load i16* %conv_buff_val_10_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2269 [2/2] (2.32ns)   --->   "%conv_buff_val_11_V_32 = load i16* %conv_buff_val_11_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2270 [2/2] (2.32ns)   --->   "%conv_buff_val_12_V_32 = load i16* %conv_buff_val_12_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2271 [2/2] (2.32ns)   --->   "%conv_buff_val_13_V_32 = load i16* %conv_buff_val_13_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2272 [2/2] (2.32ns)   --->   "%conv_buff_val_14_V_32 = load i16* %conv_buff_val_14_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2273 [2/2] (2.32ns)   --->   "%conv_buff_val_15_V_32 = load i16* %conv_buff_val_15_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2274 [2/2] (2.32ns)   --->   "%conv_buff_val_16_V_31 = load i16* %conv_buff_val_16_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2275 [2/2] (2.32ns)   --->   "%conv_buff_val_17_V_31 = load i16* %conv_buff_val_17_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2276 [2/2] (2.32ns)   --->   "%conv_buff_val_18_V_31 = load i16* %conv_buff_val_18_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2277 [2/2] (2.32ns)   --->   "%conv_buff_val_19_V_31 = load i16* %conv_buff_val_19_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2278 [2/2] (2.32ns)   --->   "%conv_buff_val_20_V_31 = load i16* %conv_buff_val_20_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2279 [2/2] (2.32ns)   --->   "%conv_buff_val_21_V_31 = load i16* %conv_buff_val_21_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2280 [2/2] (2.32ns)   --->   "%conv_buff_val_22_V_31 = load i16* %conv_buff_val_22_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2281 [2/2] (2.32ns)   --->   "%conv_buff_val_23_V_31 = load i16* %conv_buff_val_23_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2282 [2/2] (2.32ns)   --->   "%conv_buff_val_24_V_31 = load i16* %conv_buff_val_24_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2283 [2/2] (2.32ns)   --->   "%conv_buff_val_25_V_31 = load i16* %conv_buff_val_25_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2284 [2/2] (2.32ns)   --->   "%conv_buff_val_26_V_31 = load i16* %conv_buff_val_26_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2285 [2/2] (2.32ns)   --->   "%conv_buff_val_27_V_31 = load i16* %conv_buff_val_27_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2286 [2/2] (2.32ns)   --->   "%conv_buff_val_28_V_31 = load i16* %conv_buff_val_28_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2287 [2/2] (2.32ns)   --->   "%conv_buff_val_29_V_31 = load i16* %conv_buff_val_29_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2288 [2/2] (2.32ns)   --->   "%conv_buff_val_30_V_31 = load i16* %conv_buff_val_30_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2289 [2/2] (2.32ns)   --->   "%conv_buff_val_31_V_31 = load i16* %conv_buff_val_31_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2290 [2/2] (2.32ns)   --->   "%conv_buff_val_32_V_30 = load i16* %conv_buff_val_32_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2291 [2/2] (2.32ns)   --->   "%conv_buff_val_33_V_30 = load i16* %conv_buff_val_33_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2292 [2/2] (2.32ns)   --->   "%conv_buff_val_34_V_30 = load i16* %conv_buff_val_34_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2293 [2/2] (2.32ns)   --->   "%conv_buff_val_35_V_30 = load i16* %conv_buff_val_35_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2294 [2/2] (2.32ns)   --->   "%conv_buff_val_36_V_31 = load i16* %conv_buff_val_36_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2295 [2/2] (2.32ns)   --->   "%conv_buff_val_37_V_31 = load i16* %conv_buff_val_37_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2296 [2/2] (2.32ns)   --->   "%conv_buff_val_38_V_31 = load i16* %conv_buff_val_38_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2297 [2/2] (2.32ns)   --->   "%conv_buff_val_39_V_31 = load i16* %conv_buff_val_39_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2298 [2/2] (2.32ns)   --->   "%conv_buff_val_40_V_31 = load i16* %conv_buff_val_40_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2299 [2/2] (2.32ns)   --->   "%conv_buff_val_41_V_31 = load i16* %conv_buff_val_41_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2300 [2/2] (2.32ns)   --->   "%conv_buff_val_42_V_31 = load i16* %conv_buff_val_42_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2301 [2/2] (2.32ns)   --->   "%conv_buff_val_43_V_31 = load i16* %conv_buff_val_43_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2302 [2/2] (2.32ns)   --->   "%conv_buff_val_44_V_31 = load i16* %conv_buff_val_44_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2303 [2/2] (2.32ns)   --->   "%conv_buff_val_45_V_31 = load i16* %conv_buff_val_45_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2304 [2/2] (2.32ns)   --->   "%conv_buff_val_46_V_31 = load i16* %conv_buff_val_46_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2305 [2/2] (2.32ns)   --->   "%conv_buff_val_47_V_31 = load i16* %conv_buff_val_47_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2306 [2/2] (2.32ns)   --->   "%conv_buff_val_48_V_31 = load i16* %conv_buff_val_48_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2307 [2/2] (2.32ns)   --->   "%conv_buff_val_49_V_31 = load i16* %conv_buff_val_49_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2308 [2/2] (2.32ns)   --->   "%conv_buff_val_50_V_31 = load i16* %conv_buff_val_50_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2309 [2/2] (2.32ns)   --->   "%conv_buff_val_51_V_31 = load i16* %conv_buff_val_51_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2310 [2/2] (2.32ns)   --->   "%conv_buff_val_52_V_31 = load i16* %conv_buff_val_52_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2311 [2/2] (2.32ns)   --->   "%conv_buff_val_53_V_31 = load i16* %conv_buff_val_53_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2312 [2/2] (2.32ns)   --->   "%conv_buff_val_54_V_31 = load i16* %conv_buff_val_54_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2313 [2/2] (2.32ns)   --->   "%conv_buff_val_55_V_31 = load i16* %conv_buff_val_55_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2314 [2/2] (2.32ns)   --->   "%conv_buff_val_56_V_31 = load i16* %conv_buff_val_56_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2315 [2/2] (2.32ns)   --->   "%conv_buff_val_57_V_31 = load i16* %conv_buff_val_57_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2316 [2/2] (2.32ns)   --->   "%conv_buff_val_58_V_31 = load i16* %conv_buff_val_58_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2317 [2/2] (2.32ns)   --->   "%conv_buff_val_59_V_31 = load i16* %conv_buff_val_59_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2318 [2/2] (2.32ns)   --->   "%conv_buff_val_60_V_31 = load i16* %conv_buff_val_60_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2319 [2/2] (2.32ns)   --->   "%conv_buff_val_61_V_31 = load i16* %conv_buff_val_61_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2320 [2/2] (2.32ns)   --->   "%conv_buff_val_62_V_31 = load i16* %conv_buff_val_62_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2321 [2/2] (2.32ns)   --->   "%conv_buff_val_63_V_31 = load i16* %conv_buff_val_63_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2322 [2/2] (2.32ns)   --->   "%conv_buff_val_64_V_30 = load i16* %conv_buff_val_64_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2323 [2/2] (2.32ns)   --->   "%conv_buff_val_65_V_30 = load i16* %conv_buff_val_65_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2324 [2/2] (2.32ns)   --->   "%conv_buff_val_66_V_30 = load i16* %conv_buff_val_66_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2325 [2/2] (2.32ns)   --->   "%conv_buff_val_67_V_30 = load i16* %conv_buff_val_67_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2326 [2/2] (2.32ns)   --->   "%conv_buff_val_68_V_31 = load i16* %conv_buff_val_68_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2327 [2/2] (2.32ns)   --->   "%conv_buff_val_69_V_31 = load i16* %conv_buff_val_69_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2328 [2/2] (2.32ns)   --->   "%conv_buff_val_70_V_31 = load i16* %conv_buff_val_70_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2329 [2/2] (2.32ns)   --->   "%conv_buff_val_71_V_31 = load i16* %conv_buff_val_71_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2330 [2/2] (2.32ns)   --->   "%conv_buff_val_72_V_31 = load i16* %conv_buff_val_72_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2331 [2/2] (2.32ns)   --->   "%conv_buff_val_73_V_31 = load i16* %conv_buff_val_73_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2332 [2/2] (2.32ns)   --->   "%conv_buff_val_74_V_31 = load i16* %conv_buff_val_74_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2333 [2/2] (2.32ns)   --->   "%conv_buff_val_75_V_31 = load i16* %conv_buff_val_75_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2334 [2/2] (2.32ns)   --->   "%conv_buff_val_76_V_31 = load i16* %conv_buff_val_76_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2335 [2/2] (2.32ns)   --->   "%conv_buff_val_77_V_31 = load i16* %conv_buff_val_77_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2336 [2/2] (2.32ns)   --->   "%conv_buff_val_78_V_31 = load i16* %conv_buff_val_78_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2337 [2/2] (2.32ns)   --->   "%conv_buff_val_79_V_31 = load i16* %conv_buff_val_79_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2338 [2/2] (2.32ns)   --->   "%conv_buff_val_80_V_31 = load i16* %conv_buff_val_80_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2339 [2/2] (2.32ns)   --->   "%conv_buff_val_81_V_31 = load i16* %conv_buff_val_81_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2340 [2/2] (2.32ns)   --->   "%conv_buff_val_82_V_31 = load i16* %conv_buff_val_82_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2341 [2/2] (2.32ns)   --->   "%conv_buff_val_83_V_31 = load i16* %conv_buff_val_83_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2342 [2/2] (2.32ns)   --->   "%conv_buff_val_84_V_31 = load i16* %conv_buff_val_84_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2343 [2/2] (2.32ns)   --->   "%conv_buff_val_85_V_31 = load i16* %conv_buff_val_85_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2344 [2/2] (2.32ns)   --->   "%conv_buff_val_86_V_31 = load i16* %conv_buff_val_86_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2345 [2/2] (2.32ns)   --->   "%conv_buff_val_87_V_31 = load i16* %conv_buff_val_87_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2346 [2/2] (2.32ns)   --->   "%conv_buff_val_88_V_31 = load i16* %conv_buff_val_88_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2347 [2/2] (2.32ns)   --->   "%conv_buff_val_89_V_31 = load i16* %conv_buff_val_89_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2348 [2/2] (2.32ns)   --->   "%conv_buff_val_90_V_31 = load i16* %conv_buff_val_90_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2349 [2/2] (2.32ns)   --->   "%conv_buff_val_91_V_31 = load i16* %conv_buff_val_91_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2350 [2/2] (2.32ns)   --->   "%conv_buff_val_92_V_31 = load i16* %conv_buff_val_92_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2351 [2/2] (2.32ns)   --->   "%conv_buff_val_93_V_31 = load i16* %conv_buff_val_93_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2352 [2/2] (2.32ns)   --->   "%conv_buff_val_94_V_31 = load i16* %conv_buff_val_94_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2353 [2/2] (2.32ns)   --->   "%conv_buff_val_95_V_31 = load i16* %conv_buff_val_95_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2354 [2/2] (2.32ns)   --->   "%conv_buff_val_96_V_30 = load i16* %conv_buff_val_96_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2355 [2/2] (2.32ns)   --->   "%conv_buff_val_97_V_30 = load i16* %conv_buff_val_97_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2356 [2/2] (2.32ns)   --->   "%conv_buff_val_98_V_30 = load i16* %conv_buff_val_98_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_10 : Operation 2357 [2/2] (2.32ns)   --->   "%conv_buff_val_99_V_30 = load i16* %conv_buff_val_99_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>

 <State 11> : 13.91ns
ST_11 : Operation 2358 [1/1] (0.00ns)   --->   "%p_069_0_2_3_cast1 = sext i16 %conv_buff_val_67_V_27 to i23" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2359 [1/1] (0.00ns)   --->   "%p_069_0_2_3_cast2 = sext i16 %conv_buff_val_67_V_27 to i25" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2360 [1/1] (2.07ns)   --->   "%p_Val2_s = add i16 %sum_V_0_3_3, 1568" [nnet_stream/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2361 [1/1] (2.05ns)   --->   "%p_Val2_22_cast = add i15 %tmp_13, 1568" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2362 [1/1] (2.42ns)   --->   "%tmp_i = icmp sgt i16 %p_Val2_s, 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2363 [1/1] (1.37ns)   --->   "%tmp_V = select i1 %tmp_i, i15 %p_Val2_22_cast, i15 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2364 [1/1] (2.07ns)   --->   "%p_Val2_22_1 = add i16 %sum_V_1_3_3, -2115" [nnet_stream/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2365 [1/1] (2.05ns)   --->   "%p_Val2_22_1_cast = add i15 %tmp_17, -2115" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2366 [1/1] (2.42ns)   --->   "%tmp_i1 = icmp sgt i16 %p_Val2_22_1, 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2367 [1/1] (1.37ns)   --->   "%tmp_V_740 = select i1 %tmp_i1, i15 %p_Val2_22_1_cast, i15 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2368 [1/1] (3.36ns)   --->   "%p_Val2_24_3_3_2 = mul i26 %p_069_0_3_2_cast2, -458" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2369 [1/1] (0.00ns)   --->   "%tmp_101_3_3_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_115, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2370 [1/1] (0.00ns)   --->   "%tmp_1023_3_3_2_cast = sext i26 %p_Val2_24_3_3_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2371 [1/1] (3.02ns)   --->   "%p_Val2_25_3_3_2 = add i28 %tmp_101_3_3_2, %tmp_1023_3_3_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2372 [1/1] (3.36ns)   --->   "%p_Val2_24_3_3_3 = mul i26 %p_069_0_3_3_cast, 374" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2373 [1/1] (0.00ns)   --->   "%tmp_116 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_3_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2374 [1/1] (0.00ns)   --->   "%tmp_101_3_3_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_116, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2375 [1/1] (0.00ns)   --->   "%tmp_1023_3_3_3_cast = sext i26 %p_Val2_24_3_3_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2376 [1/1] (3.02ns)   --->   "%p_Val2_25_3_3_3 = add i28 %tmp_101_3_3_3, %tmp_1023_3_3_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2377 [1/1] (0.00ns)   --->   "%sum_V_3_3_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_3_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2378 [1/1] (0.00ns)   --->   "%tmp_24 = call i15 @_ssdm_op_PartSelect.i15.i28.i32.i32(i28 %p_Val2_25_3_3_3, i32 12, i32 26)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2379 [1/1] (2.07ns)   --->   "%p_Val2_22_3 = add i16 %sum_V_3_3_3, -1660" [nnet_stream/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2380 [1/1] (2.42ns)   --->   "%tmp_i3 = icmp sgt i16 %p_Val2_22_3, 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2381 [1/1] (3.36ns)   --->   "%p_Val2_24_4_2_3 = mul i23 %p_069_0_2_3_cast1, -54" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2382 [1/1] (0.00ns)   --->   "%tmp_101_4_2_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_127, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2383 [1/1] (0.00ns)   --->   "%tmp_1023_4_2_3_cast = sext i23 %p_Val2_24_4_2_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2384 [1/1] (3.02ns)   --->   "%p_Val2_25_4_2_3 = add i28 %tmp_101_4_2_3, %tmp_1023_4_2_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2385 [1/1] (3.36ns)   --->   "%p_Val2_24_4_3 = mul i27 %p_069_0_3_cast2, 532" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2386 [1/1] (0.00ns)   --->   "%tmp_128 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_2_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2387 [1/1] (0.00ns)   --->   "%tmp_101_4_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_128, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2388 [1/1] (0.00ns)   --->   "%tmp_1023_4_3_cast = sext i27 %p_Val2_24_4_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2389 [1/1] (3.02ns)   --->   "%p_Val2_25_4_3 = add i28 %tmp_101_4_3, %tmp_1023_4_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2390 [1/1] (3.36ns)   --->   "%p_Val2_24_4_3_1 = mul i27 %p_069_0_3_1_cast1, -573" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2391 [1/1] (0.00ns)   --->   "%tmp_129 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2392 [1/1] (0.00ns)   --->   "%tmp_101_4_3_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_129, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2393 [1/1] (0.00ns)   --->   "%tmp_1023_4_3_1_cast = sext i27 %p_Val2_24_4_3_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2394 [1/1] (3.02ns)   --->   "%p_Val2_25_4_3_1 = add i28 %tmp_101_4_3_1, %tmp_1023_4_3_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2395 [1/1] (0.00ns)   --->   "%tmp_131 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_3_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2396 [1/1] (3.36ns)   --->   "%p_Val2_24_5_2_1 = mul i27 %p_069_0_2_1_cast2, 566" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2397 [1/1] (0.00ns)   --->   "%tmp_101_5_2_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_140, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2398 [1/1] (0.00ns)   --->   "%tmp_1023_5_2_1_cast = sext i27 %p_Val2_24_5_2_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2399 [1/1] (3.02ns)   --->   "%p_Val2_25_5_2_1 = add i28 %tmp_101_5_2_1, %tmp_1023_5_2_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2400 [1/1] (3.36ns)   --->   "%p_Val2_24_5_2_2 = mul i27 %p_069_0_2_2_cast1, 823" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2401 [1/1] (0.00ns)   --->   "%tmp_141 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_2_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2402 [1/1] (0.00ns)   --->   "%tmp_101_5_2_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_141, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2403 [1/1] (0.00ns)   --->   "%tmp_1023_5_2_2_cast = sext i27 %p_Val2_24_5_2_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2404 [1/1] (3.02ns)   --->   "%p_Val2_25_5_2_2 = add i28 %tmp_101_5_2_2, %tmp_1023_5_2_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2405 [1/1] (3.36ns)   --->   "%p_Val2_24_5_2_3 = mul i25 %p_069_0_2_3_cast2, 245" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2406 [1/1] (0.00ns)   --->   "%tmp_142 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_2_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2407 [1/1] (0.00ns)   --->   "%tmp_101_5_2_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_142, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2408 [1/1] (0.00ns)   --->   "%tmp_1023_5_2_3_cast = sext i25 %p_Val2_24_5_2_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2409 [1/1] (3.02ns)   --->   "%p_Val2_25_5_2_3 = add i28 %tmp_101_5_2_3, %tmp_1023_5_2_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2410 [1/1] (0.00ns)   --->   "%tmp_143 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_2_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2411 [1/1] (3.36ns)   --->   "%p_Val2_24_6_1_3 = mul i27 %p_069_0_1_3_cast3, 775" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2412 [1/1] (0.00ns)   --->   "%tmp_101_6_1_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_152, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2413 [1/1] (0.00ns)   --->   "%tmp_1023_6_1_3_cast = sext i27 %p_Val2_24_6_1_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2414 [1/1] (3.02ns)   --->   "%p_Val2_25_6_1_3 = add i28 %tmp_101_6_1_3, %tmp_1023_6_1_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2415 [1/1] (3.36ns)   --->   "%p_Val2_24_6_2 = mul i27 %p_069_0_2_cast2, 711" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2416 [1/1] (0.00ns)   --->   "%tmp_153 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_1_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2417 [1/1] (0.00ns)   --->   "%tmp_101_6_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_153, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2418 [1/1] (0.00ns)   --->   "%tmp_1023_6_2_cast = sext i27 %p_Val2_24_6_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2419 [1/1] (3.02ns)   --->   "%p_Val2_25_6_2 = add i28 %tmp_101_6_2, %tmp_1023_6_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2420 [1/1] (3.36ns)   --->   "%p_Val2_24_6_2_1 = mul i26 %p_069_0_2_1_cast3, 464" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2421 [1/1] (0.00ns)   --->   "%tmp_154 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2422 [1/1] (0.00ns)   --->   "%tmp_101_6_2_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_154, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2423 [1/1] (0.00ns)   --->   "%tmp_1023_6_2_1_cast = sext i26 %p_Val2_24_6_2_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2424 [1/1] (3.02ns)   --->   "%p_Val2_25_6_2_1 = add i28 %tmp_101_6_2_1, %tmp_1023_6_2_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2425 [1/1] (0.00ns)   --->   "%tmp_155 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_2_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2426 [1/1] (3.36ns)   --->   "%p_Val2_24_7_1 = mul i26 %p_069_0_1_cast1, 437" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2427 [1/1] (0.00ns)   --->   "%tmp_101_7_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_164, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2428 [1/1] (0.00ns)   --->   "%tmp_1023_7_1_cast = sext i26 %p_Val2_24_7_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2429 [1/1] (3.02ns)   --->   "%p_Val2_25_7_1 = add i28 %tmp_101_7_1, %tmp_1023_7_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2430 [1/1] (3.36ns)   --->   "%p_Val2_24_7_1_1 = mul i27 %p_069_0_1_1_cast, -760" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2431 [1/1] (0.00ns)   --->   "%tmp_165 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2432 [1/1] (0.00ns)   --->   "%tmp_101_7_1_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_165, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2433 [1/1] (0.00ns)   --->   "%tmp_1023_7_1_1_cast = sext i27 %p_Val2_24_7_1_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2434 [1/1] (3.02ns)   --->   "%p_Val2_25_7_1_1 = add i28 %tmp_101_7_1_1, %tmp_1023_7_1_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2435 [1/1] (3.36ns)   --->   "%p_Val2_24_7_1_2 = mul i26 %p_069_0_1_2_cast, -485" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2436 [1/1] (0.00ns)   --->   "%tmp_166 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_1_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2437 [1/1] (0.00ns)   --->   "%tmp_101_7_1_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_166, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2438 [1/1] (0.00ns)   --->   "%tmp_1023_7_1_2_cast = sext i26 %p_Val2_24_7_1_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2439 [1/1] (3.02ns)   --->   "%p_Val2_25_7_1_2 = add i28 %tmp_101_7_1_2, %tmp_1023_7_1_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2440 [1/1] (0.00ns)   --->   "%tmp_167 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_1_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_11 : Operation 2441 [1/1] (3.63ns)   --->   "%tmp_V_751 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [nnet_stream/solution1/nnet.cpp:78]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_11 : Operation 2442 [1/2] (2.32ns)   --->   "%conv_buff_val_1_V_l_29 = load i16* %conv_buff_val_1_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2443 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_1_V_l_29, i16* %conv_buff_val_0_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2444 [1/2] (2.32ns)   --->   "%conv_buff_val_2_V_l_29 = load i16* %conv_buff_val_2_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2445 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_2_V_l_29, i16* %conv_buff_val_1_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2446 [1/2] (2.32ns)   --->   "%conv_buff_val_3_V_l_29 = load i16* %conv_buff_val_3_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2447 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_3_V_l_29, i16* %conv_buff_val_2_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2448 [1/2] (2.32ns)   --->   "%conv_buff_val_4_V_l_30 = load i16* %conv_buff_val_4_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2449 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_4_V_l_30, i16* %conv_buff_val_3_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2450 [1/2] (2.32ns)   --->   "%conv_buff_val_5_V_l_30 = load i16* %conv_buff_val_5_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2451 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_5_V_l_30, i16* %conv_buff_val_4_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2452 [1/2] (2.32ns)   --->   "%conv_buff_val_6_V_l_30 = load i16* %conv_buff_val_6_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2453 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_6_V_l_30, i16* %conv_buff_val_5_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2454 [1/2] (2.32ns)   --->   "%conv_buff_val_7_V_l_30 = load i16* %conv_buff_val_7_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2455 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_7_V_l_30, i16* %conv_buff_val_6_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2456 [1/2] (2.32ns)   --->   "%conv_buff_val_8_V_l_30 = load i16* %conv_buff_val_8_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2457 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_8_V_l_30, i16* %conv_buff_val_7_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2458 [1/2] (2.32ns)   --->   "%conv_buff_val_9_V_l_30 = load i16* %conv_buff_val_9_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2459 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_9_V_l_30, i16* %conv_buff_val_8_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2460 [1/2] (2.32ns)   --->   "%conv_buff_val_10_V_32 = load i16* %conv_buff_val_10_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2461 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_10_V_32, i16* %conv_buff_val_9_V_a, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2462 [1/2] (2.32ns)   --->   "%conv_buff_val_11_V_32 = load i16* %conv_buff_val_11_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2463 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_11_V_32, i16* %conv_buff_val_10_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2464 [1/2] (2.32ns)   --->   "%conv_buff_val_12_V_32 = load i16* %conv_buff_val_12_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2465 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_12_V_32, i16* %conv_buff_val_11_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2466 [1/2] (2.32ns)   --->   "%conv_buff_val_13_V_32 = load i16* %conv_buff_val_13_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2467 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_13_V_32, i16* %conv_buff_val_12_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2468 [1/2] (2.32ns)   --->   "%conv_buff_val_14_V_32 = load i16* %conv_buff_val_14_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2469 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_14_V_32, i16* %conv_buff_val_13_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2470 [1/2] (2.32ns)   --->   "%conv_buff_val_15_V_32 = load i16* %conv_buff_val_15_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2471 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_15_V_32, i16* %conv_buff_val_14_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2472 [1/2] (2.32ns)   --->   "%conv_buff_val_16_V_31 = load i16* %conv_buff_val_16_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2473 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_16_V_31, i16* %conv_buff_val_15_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2474 [1/2] (2.32ns)   --->   "%conv_buff_val_17_V_31 = load i16* %conv_buff_val_17_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2475 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_17_V_31, i16* %conv_buff_val_16_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2476 [1/2] (2.32ns)   --->   "%conv_buff_val_18_V_31 = load i16* %conv_buff_val_18_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2477 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_18_V_31, i16* %conv_buff_val_17_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2478 [1/2] (2.32ns)   --->   "%conv_buff_val_19_V_31 = load i16* %conv_buff_val_19_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2479 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_19_V_31, i16* %conv_buff_val_18_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2480 [1/2] (2.32ns)   --->   "%conv_buff_val_20_V_31 = load i16* %conv_buff_val_20_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2481 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_20_V_31, i16* %conv_buff_val_19_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2482 [1/2] (2.32ns)   --->   "%conv_buff_val_21_V_31 = load i16* %conv_buff_val_21_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2483 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_21_V_31, i16* %conv_buff_val_20_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2484 [1/2] (2.32ns)   --->   "%conv_buff_val_22_V_31 = load i16* %conv_buff_val_22_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2485 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_22_V_31, i16* %conv_buff_val_21_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2486 [1/2] (2.32ns)   --->   "%conv_buff_val_23_V_31 = load i16* %conv_buff_val_23_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2487 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_23_V_31, i16* %conv_buff_val_22_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2488 [1/2] (2.32ns)   --->   "%conv_buff_val_24_V_31 = load i16* %conv_buff_val_24_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2489 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_24_V_31, i16* %conv_buff_val_23_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2490 [1/2] (2.32ns)   --->   "%conv_buff_val_25_V_31 = load i16* %conv_buff_val_25_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2491 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_25_V_31, i16* %conv_buff_val_24_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2492 [1/2] (2.32ns)   --->   "%conv_buff_val_26_V_31 = load i16* %conv_buff_val_26_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2493 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_26_V_31, i16* %conv_buff_val_25_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2494 [1/2] (2.32ns)   --->   "%conv_buff_val_27_V_31 = load i16* %conv_buff_val_27_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2495 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_27_V_31, i16* %conv_buff_val_26_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2496 [1/2] (2.32ns)   --->   "%conv_buff_val_28_V_31 = load i16* %conv_buff_val_28_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2497 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_28_V_31, i16* %conv_buff_val_27_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2498 [1/2] (2.32ns)   --->   "%conv_buff_val_29_V_31 = load i16* %conv_buff_val_29_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2499 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_29_V_31, i16* %conv_buff_val_28_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2500 [1/2] (2.32ns)   --->   "%conv_buff_val_30_V_31 = load i16* %conv_buff_val_30_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2501 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_30_V_31, i16* %conv_buff_val_29_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2502 [1/2] (2.32ns)   --->   "%conv_buff_val_31_V_31 = load i16* %conv_buff_val_31_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2503 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_31_V_31, i16* %conv_buff_val_30_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2504 [1/2] (2.32ns)   --->   "%conv_buff_val_32_V_30 = load i16* %conv_buff_val_32_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2505 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_32_V_30, i16* %conv_buff_val_31_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2506 [1/2] (2.32ns)   --->   "%conv_buff_val_33_V_30 = load i16* %conv_buff_val_33_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2507 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_33_V_30, i16* %conv_buff_val_32_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2508 [1/2] (2.32ns)   --->   "%conv_buff_val_34_V_30 = load i16* %conv_buff_val_34_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2509 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_34_V_30, i16* %conv_buff_val_33_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2510 [1/2] (2.32ns)   --->   "%conv_buff_val_35_V_30 = load i16* %conv_buff_val_35_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2511 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_35_V_30, i16* %conv_buff_val_34_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2512 [1/2] (2.32ns)   --->   "%conv_buff_val_36_V_31 = load i16* %conv_buff_val_36_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2513 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_36_V_31, i16* %conv_buff_val_35_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2514 [1/2] (2.32ns)   --->   "%conv_buff_val_37_V_31 = load i16* %conv_buff_val_37_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2515 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_37_V_31, i16* %conv_buff_val_36_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2516 [1/2] (2.32ns)   --->   "%conv_buff_val_38_V_31 = load i16* %conv_buff_val_38_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2517 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_38_V_31, i16* %conv_buff_val_37_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2518 [1/2] (2.32ns)   --->   "%conv_buff_val_39_V_31 = load i16* %conv_buff_val_39_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2519 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_39_V_31, i16* %conv_buff_val_38_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2520 [1/2] (2.32ns)   --->   "%conv_buff_val_40_V_31 = load i16* %conv_buff_val_40_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2521 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_40_V_31, i16* %conv_buff_val_39_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2522 [1/2] (2.32ns)   --->   "%conv_buff_val_41_V_31 = load i16* %conv_buff_val_41_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2523 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_41_V_31, i16* %conv_buff_val_40_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2524 [1/2] (2.32ns)   --->   "%conv_buff_val_42_V_31 = load i16* %conv_buff_val_42_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2525 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_42_V_31, i16* %conv_buff_val_41_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2526 [1/2] (2.32ns)   --->   "%conv_buff_val_43_V_31 = load i16* %conv_buff_val_43_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2527 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_43_V_31, i16* %conv_buff_val_42_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2528 [1/2] (2.32ns)   --->   "%conv_buff_val_44_V_31 = load i16* %conv_buff_val_44_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2529 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_44_V_31, i16* %conv_buff_val_43_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2530 [1/2] (2.32ns)   --->   "%conv_buff_val_45_V_31 = load i16* %conv_buff_val_45_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2531 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_45_V_31, i16* %conv_buff_val_44_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2532 [1/2] (2.32ns)   --->   "%conv_buff_val_46_V_31 = load i16* %conv_buff_val_46_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2533 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_46_V_31, i16* %conv_buff_val_45_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2534 [1/2] (2.32ns)   --->   "%conv_buff_val_47_V_31 = load i16* %conv_buff_val_47_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2535 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_47_V_31, i16* %conv_buff_val_46_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2536 [1/2] (2.32ns)   --->   "%conv_buff_val_48_V_31 = load i16* %conv_buff_val_48_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2537 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_48_V_31, i16* %conv_buff_val_47_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2538 [1/2] (2.32ns)   --->   "%conv_buff_val_49_V_31 = load i16* %conv_buff_val_49_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2539 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_49_V_31, i16* %conv_buff_val_48_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2540 [1/2] (2.32ns)   --->   "%conv_buff_val_50_V_31 = load i16* %conv_buff_val_50_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2541 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_50_V_31, i16* %conv_buff_val_49_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2542 [1/2] (2.32ns)   --->   "%conv_buff_val_51_V_31 = load i16* %conv_buff_val_51_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2543 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_51_V_31, i16* %conv_buff_val_50_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2544 [1/2] (2.32ns)   --->   "%conv_buff_val_52_V_31 = load i16* %conv_buff_val_52_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2545 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_52_V_31, i16* %conv_buff_val_51_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2546 [1/2] (2.32ns)   --->   "%conv_buff_val_53_V_31 = load i16* %conv_buff_val_53_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2547 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_53_V_31, i16* %conv_buff_val_52_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2548 [1/2] (2.32ns)   --->   "%conv_buff_val_54_V_31 = load i16* %conv_buff_val_54_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2549 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_54_V_31, i16* %conv_buff_val_53_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2550 [1/2] (2.32ns)   --->   "%conv_buff_val_55_V_31 = load i16* %conv_buff_val_55_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2551 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_55_V_31, i16* %conv_buff_val_54_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2552 [1/2] (2.32ns)   --->   "%conv_buff_val_56_V_31 = load i16* %conv_buff_val_56_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2553 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_56_V_31, i16* %conv_buff_val_55_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2554 [1/2] (2.32ns)   --->   "%conv_buff_val_57_V_31 = load i16* %conv_buff_val_57_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2555 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_57_V_31, i16* %conv_buff_val_56_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2556 [1/2] (2.32ns)   --->   "%conv_buff_val_58_V_31 = load i16* %conv_buff_val_58_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2557 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_58_V_31, i16* %conv_buff_val_57_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2558 [1/2] (2.32ns)   --->   "%conv_buff_val_59_V_31 = load i16* %conv_buff_val_59_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2559 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_59_V_31, i16* %conv_buff_val_58_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2560 [1/2] (2.32ns)   --->   "%conv_buff_val_60_V_31 = load i16* %conv_buff_val_60_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2561 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_60_V_31, i16* %conv_buff_val_59_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2562 [1/2] (2.32ns)   --->   "%conv_buff_val_61_V_31 = load i16* %conv_buff_val_61_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2563 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_61_V_31, i16* %conv_buff_val_60_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2564 [1/2] (2.32ns)   --->   "%conv_buff_val_62_V_31 = load i16* %conv_buff_val_62_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2565 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_62_V_31, i16* %conv_buff_val_61_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2566 [1/2] (2.32ns)   --->   "%conv_buff_val_63_V_31 = load i16* %conv_buff_val_63_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2567 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_63_V_31, i16* %conv_buff_val_62_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2568 [1/2] (2.32ns)   --->   "%conv_buff_val_64_V_30 = load i16* %conv_buff_val_64_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2569 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_64_V_30, i16* %conv_buff_val_63_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2570 [1/2] (2.32ns)   --->   "%conv_buff_val_65_V_30 = load i16* %conv_buff_val_65_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2571 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_65_V_30, i16* %conv_buff_val_64_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2572 [1/2] (2.32ns)   --->   "%conv_buff_val_66_V_30 = load i16* %conv_buff_val_66_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2573 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_66_V_30, i16* %conv_buff_val_65_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2574 [1/2] (2.32ns)   --->   "%conv_buff_val_67_V_30 = load i16* %conv_buff_val_67_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2575 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_67_V_30, i16* %conv_buff_val_66_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2576 [1/2] (2.32ns)   --->   "%conv_buff_val_68_V_31 = load i16* %conv_buff_val_68_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2577 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_68_V_31, i16* %conv_buff_val_67_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2578 [1/2] (2.32ns)   --->   "%conv_buff_val_69_V_31 = load i16* %conv_buff_val_69_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2579 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_69_V_31, i16* %conv_buff_val_68_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2580 [1/2] (2.32ns)   --->   "%conv_buff_val_70_V_31 = load i16* %conv_buff_val_70_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2581 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_70_V_31, i16* %conv_buff_val_69_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2582 [1/2] (2.32ns)   --->   "%conv_buff_val_71_V_31 = load i16* %conv_buff_val_71_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2583 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_71_V_31, i16* %conv_buff_val_70_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2584 [1/2] (2.32ns)   --->   "%conv_buff_val_72_V_31 = load i16* %conv_buff_val_72_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2585 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_72_V_31, i16* %conv_buff_val_71_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2586 [1/2] (2.32ns)   --->   "%conv_buff_val_73_V_31 = load i16* %conv_buff_val_73_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2587 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_73_V_31, i16* %conv_buff_val_72_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2588 [1/2] (2.32ns)   --->   "%conv_buff_val_74_V_31 = load i16* %conv_buff_val_74_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2589 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_74_V_31, i16* %conv_buff_val_73_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2590 [1/2] (2.32ns)   --->   "%conv_buff_val_75_V_31 = load i16* %conv_buff_val_75_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2591 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_75_V_31, i16* %conv_buff_val_74_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2592 [1/2] (2.32ns)   --->   "%conv_buff_val_76_V_31 = load i16* %conv_buff_val_76_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2593 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_76_V_31, i16* %conv_buff_val_75_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2594 [1/2] (2.32ns)   --->   "%conv_buff_val_77_V_31 = load i16* %conv_buff_val_77_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2595 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_77_V_31, i16* %conv_buff_val_76_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2596 [1/2] (2.32ns)   --->   "%conv_buff_val_78_V_31 = load i16* %conv_buff_val_78_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2597 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_78_V_31, i16* %conv_buff_val_77_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2598 [1/2] (2.32ns)   --->   "%conv_buff_val_79_V_31 = load i16* %conv_buff_val_79_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2599 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_79_V_31, i16* %conv_buff_val_78_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2600 [1/2] (2.32ns)   --->   "%conv_buff_val_80_V_31 = load i16* %conv_buff_val_80_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2601 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_80_V_31, i16* %conv_buff_val_79_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2602 [1/2] (2.32ns)   --->   "%conv_buff_val_81_V_31 = load i16* %conv_buff_val_81_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2603 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_81_V_31, i16* %conv_buff_val_80_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2604 [1/2] (2.32ns)   --->   "%conv_buff_val_82_V_31 = load i16* %conv_buff_val_82_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2605 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_82_V_31, i16* %conv_buff_val_81_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2606 [1/2] (2.32ns)   --->   "%conv_buff_val_83_V_31 = load i16* %conv_buff_val_83_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2607 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_83_V_31, i16* %conv_buff_val_82_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2608 [1/2] (2.32ns)   --->   "%conv_buff_val_84_V_31 = load i16* %conv_buff_val_84_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2609 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_84_V_31, i16* %conv_buff_val_83_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2610 [1/2] (2.32ns)   --->   "%conv_buff_val_85_V_31 = load i16* %conv_buff_val_85_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2611 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_85_V_31, i16* %conv_buff_val_84_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2612 [1/2] (2.32ns)   --->   "%conv_buff_val_86_V_31 = load i16* %conv_buff_val_86_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2613 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_86_V_31, i16* %conv_buff_val_85_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2614 [1/2] (2.32ns)   --->   "%conv_buff_val_87_V_31 = load i16* %conv_buff_val_87_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2615 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_87_V_31, i16* %conv_buff_val_86_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2616 [1/2] (2.32ns)   --->   "%conv_buff_val_88_V_31 = load i16* %conv_buff_val_88_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2617 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_88_V_31, i16* %conv_buff_val_87_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2618 [1/2] (2.32ns)   --->   "%conv_buff_val_89_V_31 = load i16* %conv_buff_val_89_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2619 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_89_V_31, i16* %conv_buff_val_88_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2620 [1/2] (2.32ns)   --->   "%conv_buff_val_90_V_31 = load i16* %conv_buff_val_90_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2621 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_90_V_31, i16* %conv_buff_val_89_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2622 [1/2] (2.32ns)   --->   "%conv_buff_val_91_V_31 = load i16* %conv_buff_val_91_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2623 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_91_V_31, i16* %conv_buff_val_90_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2624 [1/2] (2.32ns)   --->   "%conv_buff_val_92_V_31 = load i16* %conv_buff_val_92_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2625 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_92_V_31, i16* %conv_buff_val_91_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2626 [1/2] (2.32ns)   --->   "%conv_buff_val_93_V_31 = load i16* %conv_buff_val_93_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2627 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_93_V_31, i16* %conv_buff_val_92_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2628 [1/2] (2.32ns)   --->   "%conv_buff_val_94_V_31 = load i16* %conv_buff_val_94_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2629 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_94_V_31, i16* %conv_buff_val_93_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2630 [1/2] (2.32ns)   --->   "%conv_buff_val_95_V_31 = load i16* %conv_buff_val_95_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2631 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_95_V_31, i16* %conv_buff_val_94_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2632 [1/2] (2.32ns)   --->   "%conv_buff_val_96_V_30 = load i16* %conv_buff_val_96_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2633 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_96_V_30, i16* %conv_buff_val_95_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2634 [1/2] (2.32ns)   --->   "%conv_buff_val_97_V_30 = load i16* %conv_buff_val_97_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2635 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_97_V_30, i16* %conv_buff_val_96_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2636 [1/2] (2.32ns)   --->   "%conv_buff_val_98_V_30 = load i16* %conv_buff_val_98_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2637 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_98_V_30, i16* %conv_buff_val_97_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2638 [1/2] (2.32ns)   --->   "%conv_buff_val_99_V_30 = load i16* %conv_buff_val_99_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2639 [1/1] (2.32ns)   --->   "store i16 %conv_buff_val_99_V_30, i16* %conv_buff_val_98_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2640 [1/1] (2.32ns)   --->   "store i16 %tmp_V_751, i16* %conv_buff_val_99_V_s, align 2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:883->nnet_stream/solution1/nnet.cpp:80]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_11 : Operation 2641 [1/1] (0.00ns)   --->   "br label %._crit_edge112.3" [nnet_stream/solution1/nnet.cpp:81]

 <State 12> : 12.42ns
ST_12 : Operation 2642 [1/1] (0.00ns)   --->   "%p_069_0_2_1_cast = sext i16 %conv_buff_val_65_V_27 to i25" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2643 [1/1] (0.00ns)   --->   "%p_069_0_3_2_cast = sext i16 %conv_buff_val_98_V_27 to i23" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2644 [1/1] (2.05ns)   --->   "%p_Val2_22_3_cast = add i15 %tmp_24, -1660" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2645 [1/1] (1.37ns)   --->   "%tmp_V_742 = select i1 %tmp_i3, i15 %p_Val2_22_3_cast, i15 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 2646 [1/1] (0.00ns)   --->   "%tmp_130 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %conv_buff_val_98_V_27, i6 0)" [nnet_stream/solution1/nnet.cpp:54]
ST_12 : Operation 2647 [1/1] (0.00ns)   --->   "%p_shl21 = sext i22 %tmp_130 to i23" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2648 [1/1] (2.25ns)   --->   "%p_Val2_24_4_3_2 = sub i23 %p_069_0_3_2_cast, %p_shl21" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2649 [1/1] (0.00ns)   --->   "%tmp_101_4_3_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_131, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2650 [1/1] (0.00ns)   --->   "%tmp_1023_4_3_2_cast = sext i23 %p_Val2_24_4_3_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2651 [1/1] (2.43ns)   --->   "%p_Val2_25_4_3_2 = add i28 %tmp_101_4_3_2, %tmp_1023_4_3_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2652 [1/1] (3.36ns)   --->   "%p_Val2_24_4_3_3 = mul i26 %p_069_0_3_3_cast, 507" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2653 [1/1] (0.00ns)   --->   "%tmp_132 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_3_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2654 [1/1] (0.00ns)   --->   "%tmp_101_4_3_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_132, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2655 [1/1] (0.00ns)   --->   "%tmp_1023_4_3_3_cast = sext i26 %p_Val2_24_4_3_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2656 [1/1] (3.02ns)   --->   "%p_Val2_25_4_3_3 = add i28 %tmp_101_4_3_3, %tmp_1023_4_3_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2657 [1/1] (0.00ns)   --->   "%sum_V_4_3_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_3_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2658 [1/1] (0.00ns)   --->   "%tmp_26 = call i15 @_ssdm_op_PartSelect.i15.i28.i32.i32(i28 %p_Val2_25_4_3_3, i32 12, i32 26)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2659 [1/1] (3.36ns)   --->   "%p_Val2_24_5_3 = mul i26 %p_069_0_3_cast, -366" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2660 [1/1] (0.00ns)   --->   "%tmp_101_5_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_143, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2661 [1/1] (0.00ns)   --->   "%tmp_1023_5_3_cast = sext i26 %p_Val2_24_5_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2662 [1/1] (3.02ns)   --->   "%p_Val2_25_5_3 = add i28 %tmp_101_5_3, %tmp_1023_5_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2663 [1/1] (3.36ns)   --->   "%p_Val2_24_5_3_1 = mul i26 %p_069_0_3_1_cast2, -397" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2664 [1/1] (0.00ns)   --->   "%tmp_144 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2665 [1/1] (0.00ns)   --->   "%tmp_101_5_3_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_144, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2666 [1/1] (0.00ns)   --->   "%tmp_1023_5_3_1_cast = sext i26 %p_Val2_24_5_3_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2667 [1/1] (3.02ns)   --->   "%p_Val2_25_5_3_1 = add i28 %tmp_101_5_3_1, %tmp_1023_5_3_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2668 [1/1] (3.36ns)   --->   "%p_Val2_24_5_3_2 = mul i26 %p_069_0_3_2_cast2, 423" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2669 [1/1] (0.00ns)   --->   "%tmp_145 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_3_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2670 [1/1] (0.00ns)   --->   "%tmp_101_5_3_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_145, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2671 [1/1] (0.00ns)   --->   "%tmp_1023_5_3_2_cast = sext i26 %p_Val2_24_5_3_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2672 [1/1] (3.02ns)   --->   "%p_Val2_25_5_3_2 = add i28 %tmp_101_5_3_2, %tmp_1023_5_3_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2673 [1/1] (0.00ns)   --->   "%tmp_146 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_3_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2674 [1/1] (3.36ns)   --->   "%p_Val2_24_6_2_2 = mul i26 %p_069_0_2_2_cast2, -410" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2675 [1/1] (0.00ns)   --->   "%tmp_101_6_2_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_155, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2676 [1/1] (0.00ns)   --->   "%tmp_1023_6_2_2_cast = sext i26 %p_Val2_24_6_2_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2677 [1/1] (3.02ns)   --->   "%p_Val2_25_6_2_2 = add i28 %tmp_101_6_2_2, %tmp_1023_6_2_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2678 [1/1] (0.00ns)   --->   "%p_shl9 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %conv_buff_val_67_V_27, i10 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2679 [1/1] (0.00ns)   --->   "%p_shl9_cast = sext i26 %p_shl9 to i27" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2680 [1/1] (0.00ns)   --->   "%p_shl10 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %conv_buff_val_67_V_27, i8 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2681 [1/1] (0.00ns)   --->   "%p_shl10_cast = sext i24 %p_shl10 to i27" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2682 [1/1] (2.37ns)   --->   "%p_Val2_24_6_2_3 = sub i27 %p_shl9_cast, %p_shl10_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2683 [1/1] (0.00ns)   --->   "%tmp_156 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_2_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2684 [1/1] (0.00ns)   --->   "%tmp_101_6_2_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_156, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2685 [1/1] (0.00ns)   --->   "%tmp_1023_6_2_3_cast = sext i27 %p_Val2_24_6_2_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2686 [1/1] (2.43ns)   --->   "%p_Val2_25_6_2_3 = add i28 %tmp_101_6_2_3, %tmp_1023_6_2_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2687 [1/1] (3.36ns)   --->   "%p_Val2_24_6_3 = mul i27 %p_069_0_3_cast2, 683" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2688 [1/1] (0.00ns)   --->   "%tmp_157 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_2_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2689 [1/1] (0.00ns)   --->   "%tmp_101_6_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_157, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2690 [1/1] (0.00ns)   --->   "%tmp_1023_6_3_cast = sext i27 %p_Val2_24_6_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2691 [1/1] (3.02ns)   --->   "%p_Val2_25_6_3 = add i28 %tmp_101_6_3, %tmp_1023_6_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2692 [1/1] (0.00ns)   --->   "%tmp_158 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2693 [1/1] (3.36ns)   --->   "%p_Val2_24_7_1_3 = mul i26 %p_069_0_1_3_cast, -482" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2694 [1/1] (0.00ns)   --->   "%tmp_101_7_1_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_167, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2695 [1/1] (0.00ns)   --->   "%tmp_1023_7_1_3_cast = sext i26 %p_Val2_24_7_1_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2696 [1/1] (3.02ns)   --->   "%p_Val2_25_7_1_3 = add i28 %tmp_101_7_1_3, %tmp_1023_7_1_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2697 [1/1] (0.00ns)   --->   "%p_shl = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %conv_buff_val_64_V_27, i8 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2698 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i24 %p_shl to i25" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg = sub i25 0, %p_shl_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2700 [1/1] (0.00ns)   --->   "%p_shl1 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %conv_buff_val_64_V_27, i2 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2701 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i18 %p_shl1 to i25" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2702 [1/1] (4.16ns) (root node of TernaryAdder)   --->   "%p_Val2_24_7_2 = sub i25 %p_neg, %p_shl1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2703 [1/1] (0.00ns)   --->   "%tmp_168 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_1_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2704 [1/1] (0.00ns)   --->   "%tmp_101_7_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_168, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2705 [1/1] (0.00ns)   --->   "%tmp_1023_7_2_cast = sext i25 %p_Val2_24_7_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2706 [1/1] (2.43ns)   --->   "%p_Val2_25_7_2 = add i28 %tmp_101_7_2, %tmp_1023_7_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2707 [1/1] (3.36ns)   --->   "%p_Val2_24_7_2_1 = mul i25 %p_069_0_2_1_cast, -241" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2708 [1/1] (0.00ns)   --->   "%tmp_169 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2709 [1/1] (0.00ns)   --->   "%tmp_101_7_2_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_169, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2710 [1/1] (0.00ns)   --->   "%tmp_1023_7_2_1_cast = sext i25 %p_Val2_24_7_2_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_12 : Operation 2711 [1/1] (3.02ns)   --->   "%p_Val2_25_7_2_1 = add i28 %tmp_101_7_2_1, %tmp_1023_7_2_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2712 [1/1] (0.00ns)   --->   "%tmp_170 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_2_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]

 <State 13> : 12.42ns
ST_13 : Operation 2713 [1/1] (0.00ns)   --->   "%p_shl14 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %conv_buff_val_99_V_27, i8 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2714 [1/1] (0.00ns)   --->   "%p_shl19_cast = sext i24 %p_shl14 to i25" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2715 [1/1] (0.00ns)   --->   "%p_shl16 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %conv_buff_val_99_V_27, i1 false)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2716 [1/1] (0.00ns)   --->   "%p_shl22_cast = sext i17 %p_shl16 to i25" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2717 [1/1] (2.31ns)   --->   "%p_Val2_24_2_3_3 = add i25 %p_shl19_cast, %p_shl22_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2718 [1/1] (0.00ns)   --->   "%tmp_101_2_3_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_101, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2719 [1/1] (0.00ns)   --->   "%tmp_1023_2_3_3_cast = sext i25 %p_Val2_24_2_3_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2720 [1/1] (2.43ns)   --->   "%p_Val2_25_2_3_3 = add i28 %tmp_101_2_3_3, %tmp_1023_2_3_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2721 [1/1] (0.00ns)   --->   "%sum_V_2_3_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_3_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2722 [1/1] (0.00ns)   --->   "%tmp_22 = call i15 @_ssdm_op_PartSelect.i15.i28.i32.i32(i28 %p_Val2_25_2_3_3, i32 12, i32 26)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2723 [1/1] (2.07ns)   --->   "%p_Val2_22_2 = add i16 %sum_V_2_3_3, 1964" [nnet_stream/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2724 [1/1] (2.05ns)   --->   "%p_Val2_22_2_cast = add i15 %tmp_22, 1964" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2725 [1/1] (2.42ns)   --->   "%tmp_i2 = icmp sgt i16 %p_Val2_22_2, 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2726 [1/1] (1.37ns)   --->   "%tmp_V_741 = select i1 %tmp_i2, i15 %p_Val2_22_2_cast, i15 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2727 [1/1] (2.07ns)   --->   "%p_Val2_22_4 = add i16 %sum_V_4_3_3, -2192" [nnet_stream/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2728 [1/1] (2.05ns)   --->   "%p_Val2_22_4_cast = add i15 %tmp_26, -2192" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2729 [1/1] (2.42ns)   --->   "%tmp_i5 = icmp sgt i16 %p_Val2_22_4, 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2730 [1/1] (1.37ns)   --->   "%tmp_V_743 = select i1 %tmp_i5, i15 %p_Val2_22_4_cast, i15 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2731 [1/1] (3.36ns)   --->   "%p_Val2_24_5_3_3 = mul i26 %p_069_0_3_3_cast, 290" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2732 [1/1] (0.00ns)   --->   "%tmp_101_5_3_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_146, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2733 [1/1] (0.00ns)   --->   "%tmp_1023_5_3_3_cast = sext i26 %p_Val2_24_5_3_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2734 [1/1] (3.02ns)   --->   "%p_Val2_25_5_3_3 = add i28 %tmp_101_5_3_3, %tmp_1023_5_3_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2735 [1/1] (0.00ns)   --->   "%sum_V_5_3_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_3_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2736 [1/1] (0.00ns)   --->   "%tmp_28 = call i15 @_ssdm_op_PartSelect.i15.i28.i32.i32(i28 %p_Val2_25_5_3_3, i32 12, i32 26)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2737 [1/1] (2.07ns)   --->   "%p_Val2_22_5 = add i16 %sum_V_5_3_3, 227" [nnet_stream/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2738 [1/1] (2.05ns)   --->   "%p_Val2_22_5_cast = add i15 %tmp_28, 227" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2739 [1/1] (2.42ns)   --->   "%tmp_i6 = icmp sgt i16 %p_Val2_22_5, 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2740 [1/1] (1.37ns)   --->   "%tmp_V_744 = select i1 %tmp_i6, i15 %p_Val2_22_5_cast, i15 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 2741 [1/1] (3.36ns)   --->   "%p_Val2_24_6_3_1 = mul i26 %p_069_0_3_1_cast2, 347" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2742 [1/1] (0.00ns)   --->   "%tmp_101_6_3_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_158, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2743 [1/1] (0.00ns)   --->   "%tmp_1023_6_3_1_cast = sext i26 %p_Val2_24_6_3_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2744 [1/1] (3.02ns)   --->   "%p_Val2_25_6_3_1 = add i28 %tmp_101_6_3_1, %tmp_1023_6_3_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2745 [1/1] (0.00ns)   --->   "%p_shl7 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %conv_buff_val_98_V_27, i7 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2746 [1/1] (0.00ns)   --->   "%p_shl7_cast = sext i23 %p_shl7 to i24" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2747 [1/1] (2.28ns)   --->   "%p_Val2_24_6_3_2 = sub i24 0, %p_shl7_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2748 [1/1] (0.00ns)   --->   "%tmp_159 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_3_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2749 [1/1] (0.00ns)   --->   "%tmp_101_6_3_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_159, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2750 [1/1] (0.00ns)   --->   "%tmp_1023_6_3_2_cast = sext i24 %p_Val2_24_6_3_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2751 [1/1] (2.43ns)   --->   "%p_Val2_25_6_3_2 = add i28 %tmp_101_6_3_2, %tmp_1023_6_3_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2752 [1/1] (0.00ns)   --->   "%p_shl4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %conv_buff_val_99_V_27, i5 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2753 [1/1] (0.00ns)   --->   "%p_shl4_cast = sext i21 %p_shl4 to i22" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2754 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg5 = sub i22 0, %p_shl4_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2755 [1/1] (0.00ns)   --->   "%p_shl6_cast = sext i17 %p_shl16 to i22" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2756 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%p_Val2_24_6_3_3 = sub i22 %p_neg5, %p_shl6_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2757 [1/1] (0.00ns)   --->   "%tmp_160 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_3_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2758 [1/1] (0.00ns)   --->   "%tmp_101_6_3_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_160, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2759 [1/1] (0.00ns)   --->   "%tmp_1023_6_3_3_cast = sext i22 %p_Val2_24_6_3_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2760 [1/1] (2.43ns)   --->   "%p_Val2_25_6_3_3 = add i28 %tmp_101_6_3_3, %tmp_1023_6_3_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2761 [1/1] (0.00ns)   --->   "%sum_V_6_3_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_3_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2762 [1/1] (0.00ns)   --->   "%tmp_30 = call i15 @_ssdm_op_PartSelect.i15.i28.i32.i32(i28 %p_Val2_25_6_3_3, i32 12, i32 26)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2763 [1/1] (3.36ns)   --->   "%p_Val2_24_7_2_2 = mul i26 %p_069_0_2_2_cast2, -283" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2764 [1/1] (0.00ns)   --->   "%tmp_101_7_2_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_170, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2765 [1/1] (0.00ns)   --->   "%tmp_1023_7_2_2_cast = sext i26 %p_Val2_24_7_2_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2766 [1/1] (3.02ns)   --->   "%p_Val2_25_7_2_2 = add i28 %tmp_101_7_2_2, %tmp_1023_7_2_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2767 [1/1] (3.36ns)   --->   "%p_Val2_24_7_2_3 = mul i27 %p_069_0_2_3_cast3, 594" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2768 [1/1] (0.00ns)   --->   "%tmp_171 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_2_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2769 [1/1] (0.00ns)   --->   "%tmp_101_7_2_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_171, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2770 [1/1] (0.00ns)   --->   "%tmp_1023_7_2_3_cast = sext i27 %p_Val2_24_7_2_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2771 [1/1] (3.02ns)   --->   "%p_Val2_25_7_2_3 = add i28 %tmp_101_7_2_3, %tmp_1023_7_2_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2772 [1/1] (3.36ns)   --->   "%p_Val2_24_7_3 = mul i26 %p_069_0_3_cast, 300" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2773 [1/1] (0.00ns)   --->   "%tmp_172 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_2_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2774 [1/1] (0.00ns)   --->   "%tmp_101_7_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_172, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2775 [1/1] (0.00ns)   --->   "%tmp_1023_7_3_cast = sext i26 %p_Val2_24_7_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_13 : Operation 2776 [1/1] (3.02ns)   --->   "%p_Val2_25_7_3 = add i28 %tmp_101_7_3, %tmp_1023_7_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2777 [1/1] (0.00ns)   --->   "%tmp_173 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]

 <State 14> : 5.88ns
ST_14 : Operation 2778 [1/1] (0.00ns)   --->   "%tmp_V_5 = zext i15 %tmp_V to i16" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]
ST_14 : Operation 2779 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_5)" [nnet_stream/solution1/nnet.cpp:59]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_14 : Operation 2780 [1/1] (2.07ns)   --->   "%p_Val2_22_6 = add i16 %sum_V_6_3_3, 18" [nnet_stream/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2781 [1/1] (2.05ns)   --->   "%p_Val2_22_6_cast = add i15 %tmp_30, 18" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2782 [1/1] (2.42ns)   --->   "%tmp_i7 = icmp sgt i16 %p_Val2_22_6, 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2783 [1/1] (1.37ns)   --->   "%tmp_V_745 = select i1 %tmp_i7, i15 %p_Val2_22_6_cast, i15 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 15> : 3.63ns
ST_15 : Operation 2784 [1/1] (0.00ns)   --->   "%tmp_V_6 = zext i15 %tmp_V_740 to i16" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]
ST_15 : Operation 2785 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_6)" [nnet_stream/solution1/nnet.cpp:59]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

 <State 16> : 3.63ns
ST_16 : Operation 2786 [1/1] (0.00ns)   --->   "%tmp_V_7 = zext i15 %tmp_V_741 to i16" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]
ST_16 : Operation 2787 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_7)" [nnet_stream/solution1/nnet.cpp:59]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

 <State 17> : 3.63ns
ST_17 : Operation 2788 [1/1] (0.00ns)   --->   "%tmp_V_8 = zext i15 %tmp_V_742 to i16" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]
ST_17 : Operation 2789 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_8)" [nnet_stream/solution1/nnet.cpp:59]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

 <State 18> : 3.63ns
ST_18 : Operation 2790 [1/1] (0.00ns)   --->   "%tmp_V_9 = zext i15 %tmp_V_743 to i16" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]
ST_18 : Operation 2791 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_9)" [nnet_stream/solution1/nnet.cpp:59]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

 <State 19> : 6.38ns
ST_19 : Operation 2792 [1/1] (0.00ns)   --->   "%tmp_V_1 = zext i15 %tmp_V_744 to i16" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]
ST_19 : Operation 2793 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_1)" [nnet_stream/solution1/nnet.cpp:59]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_19 : Operation 2794 [1/1] (3.36ns)   --->   "%p_Val2_24_7_3_1 = mul i26 %p_069_0_3_1_cast2, -379" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2795 [1/1] (0.00ns)   --->   "%tmp_101_7_3_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_173, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_19 : Operation 2796 [1/1] (0.00ns)   --->   "%tmp_1023_7_3_1_cast = sext i26 %p_Val2_24_7_3_1 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_19 : Operation 2797 [1/1] (3.02ns)   --->   "%p_Val2_25_7_3_1 = add i28 %tmp_101_7_3_1, %tmp_1023_7_3_1_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2798 [1/1] (0.00ns)   --->   "%tmp_174 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_3_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]

 <State 20> : 13.91ns
ST_20 : Operation 2799 [1/1] (0.00ns)   --->   "%tmp_V_2 = zext i15 %tmp_V_745 to i16" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]
ST_20 : Operation 2800 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_2)" [nnet_stream/solution1/nnet.cpp:59]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_20 : Operation 2801 [1/1] (3.36ns)   --->   "%p_Val2_24_7_3_2 = mul i26 %p_069_0_3_2_cast2, -410" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2802 [1/1] (0.00ns)   --->   "%tmp_101_7_3_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_174, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_20 : Operation 2803 [1/1] (0.00ns)   --->   "%tmp_1023_7_3_2_cast = sext i26 %p_Val2_24_7_3_2 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_20 : Operation 2804 [1/1] (3.02ns)   --->   "%p_Val2_25_7_3_2 = add i28 %tmp_101_7_3_2, %tmp_1023_7_3_2_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2805 [1/1] (3.36ns)   --->   "%p_Val2_24_7_3_3 = mul i27 %p_069_0_3_3_cast1, 621" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2806 [1/1] (0.00ns)   --->   "%tmp_175 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_3_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_20 : Operation 2807 [1/1] (0.00ns)   --->   "%tmp_101_7_3_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_175, i12 0)" [nnet_stream/solution1/nnet.cpp:56]
ST_20 : Operation 2808 [1/1] (0.00ns)   --->   "%tmp_1023_7_3_3_cast = sext i27 %p_Val2_24_7_3_3 to i28" [nnet_stream/solution1/nnet.cpp:56]
ST_20 : Operation 2809 [1/1] (3.02ns)   --->   "%p_Val2_25_7_3_3 = add i28 %tmp_101_7_3_3, %tmp_1023_7_3_3_cast" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2810 [1/1] (0.00ns)   --->   "%sum_V_7_3_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_3_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:56]
ST_20 : Operation 2811 [1/1] (0.00ns)   --->   "%tmp_32 = call i15 @_ssdm_op_PartSelect.i15.i28.i32.i32(i28 %p_Val2_25_7_3_3, i32 12, i32 26)" [nnet_stream/solution1/nnet.cpp:56]
ST_20 : Operation 2812 [1/1] (2.07ns)   --->   "%p_Val2_22_7 = add i16 %sum_V_7_3_3, 2131" [nnet_stream/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2813 [1/1] (2.42ns)   --->   "%tmp_i8 = icmp sgt i16 %p_Val2_22_7, 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 7.06ns
ST_21 : Operation 2814 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @L_conv_layer1_label9)"
ST_21 : Operation 2815 [1/1] (0.00ns)   --->   "%empty_525 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 841, i64 841, i64 841)"
ST_21 : Operation 2816 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str) nounwind" [nnet_stream/solution1/nnet.cpp:41]
ST_21 : Operation 2817 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 8, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [nnet_stream/solution1/nnet.cpp:42]
ST_21 : Operation 2818 [1/1] (2.05ns)   --->   "%p_Val2_22_7_cast = add i15 %tmp_32, 2131" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2819 [1/1] (1.37ns)   --->   "%tmp_V_746 = select i1 %tmp_i8, i15 %p_Val2_22_7_cast, i15 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 2820 [1/1] (0.00ns)   --->   "%tmp_V_3 = zext i15 %tmp_V_746 to i16" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59]
ST_21 : Operation 2821 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_3)" [nnet_stream/solution1/nnet.cpp:59]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

 <State 22> : 0.00ns
ST_22 : Operation 2822 [1/1] (0.00ns)   --->   "ret void" [nnet_stream/solution1/nnet.cpp:83]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 13ns, clock uncertainty: 1.62ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', nnet_stream/solution1/nnet.cpp:28) [209]  (1.77 ns)

 <State 2>: 2.42ns
The critical path consists of the following:
	'icmp' operation ('exitcond', nnet_stream/solution1/nnet.cpp:28) [210]  (1.49 ns)
	blocking operation 0.931 ns on control path)

 <State 3>: 5.96ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:32) [218]  (3.63 ns)
	'store' operation (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:883->nnet_stream/solution1/nnet.cpp:34) of variable 'tmp.V', nnet_stream/solution1/nnet.cpp:32 on array 'conv_buff.val[99].V', nnet_stream/solution1/nnet.cpp:21 [417]  (2.32 ns)

 <State 4>: 5.45ns
The critical path consists of the following:
	'phi' operation ('i_1', nnet_stream/solution1/nnet.cpp:40) with incoming values : ('i_1_mid2', nnet_stream/solution1/nnet.cpp:40) [425]  (0 ns)
	'add' operation ('i', nnet_stream/solution1/nnet.cpp:74) [427]  (1.78 ns)
	'icmp' operation ('tmp_s', nnet_stream/solution1/nnet.cpp:74) [428]  (1.36 ns)
	'select' operation ('tmp_mid2', nnet_stream/solution1/nnet.cpp:74) [438]  (1.37 ns)
	blocking operation 0.931 ns on control path)

 <State 5>: 8.7ns
The critical path consists of the following:
	'load' operation ('conv_buff_val_0_V_l', nnet_stream/solution1/nnet.cpp:54) on array 'conv_buff.val[0].V', nnet_stream/solution1/nnet.cpp:21 [443]  (2.32 ns)
	'mul' operation ('p_Val2_2', nnet_stream/solution1/nnet.cpp:56) [446]  (6.38 ns)

 <State 6>: 12.4ns
The critical path consists of the following:
	'mul' operation ('p_Val2_24_2_0_1', nnet_stream/solution1/nnet.cpp:56) [687]  (3.36 ns)
	'add' operation ('p_Val2_25_2_0_1', nnet_stream/solution1/nnet.cpp:56) [691]  (3.02 ns)
	'add' operation ('p_Val2_25_2_0_2', nnet_stream/solution1/nnet.cpp:56) [696]  (3.02 ns)
	'add' operation ('p_Val2_25_2_0_3', nnet_stream/solution1/nnet.cpp:56) [701]  (3.02 ns)

 <State 7>: 12.4ns
The critical path consists of the following:
	'mul' operation ('p_Val2_24_0_1', nnet_stream/solution1/nnet.cpp:56) [477]  (3.36 ns)
	'add' operation ('p_Val2_25_0_1', nnet_stream/solution1/nnet.cpp:56) [481]  (3.02 ns)
	'add' operation ('p_Val2_25_0_1_1', nnet_stream/solution1/nnet.cpp:56) [490]  (3.02 ns)
	'add' operation ('p_Val2_25_0_1_2', nnet_stream/solution1/nnet.cpp:56) [500]  (3.02 ns)

 <State 8>: 12.4ns
The critical path consists of the following:
	'mul' operation ('p_Val2_24_1_1_3', nnet_stream/solution1/nnet.cpp:56) [632]  (3.36 ns)
	'add' operation ('p_Val2_25_1_1_3', nnet_stream/solution1/nnet.cpp:56) [636]  (3.02 ns)
	'add' operation ('p_Val2_25_1_2', nnet_stream/solution1/nnet.cpp:56) [641]  (3.02 ns)
	'add' operation ('p_Val2_25_1_2_1', nnet_stream/solution1/nnet.cpp:56) [646]  (3.02 ns)

 <State 9>: 12.4ns
The critical path consists of the following:
	'mul' operation ('p_Val2_24_0_2_2', nnet_stream/solution1/nnet.cpp:56) [534]  (3.36 ns)
	'add' operation ('p_Val2_25_0_2_2', nnet_stream/solution1/nnet.cpp:56) [538]  (3.02 ns)
	'add' operation ('p_Val2_25_0_2_3', nnet_stream/solution1/nnet.cpp:56) [548]  (3.02 ns)
	'add' operation ('p_Val2_25_0_3', nnet_stream/solution1/nnet.cpp:56) [557]  (3.02 ns)

 <State 10>: 12.4ns
The critical path consists of the following:
	'mul' operation ('p_Val2_24_0_3_1', nnet_stream/solution1/nnet.cpp:56) [562]  (3.36 ns)
	'add' operation ('p_Val2_25_0_3_1', nnet_stream/solution1/nnet.cpp:56) [566]  (3.02 ns)
	'add' operation ('p_Val2_25_0_3_2', nnet_stream/solution1/nnet.cpp:56) [575]  (3.02 ns)
	'add' operation ('p_Val2_25_0_3_3', nnet_stream/solution1/nnet.cpp:56) [583]  (3.02 ns)

 <State 11>: 13.9ns
The critical path consists of the following:
	'mul' operation ('p_Val2_24_3_3_2', nnet_stream/solution1/nnet.cpp:56) [848]  (3.36 ns)
	'add' operation ('p_Val2_25_3_3_2', nnet_stream/solution1/nnet.cpp:56) [852]  (3.02 ns)
	'add' operation ('p_Val2_25_3_3_3', nnet_stream/solution1/nnet.cpp:56) [857]  (3.02 ns)
	'add' operation ('p_Val2_22_3', nnet_stream/solution1/nnet.cpp:59) [860]  (2.08 ns)
	'icmp' operation ('tmp_i3', /home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59) [862]  (2.43 ns)

 <State 12>: 12.4ns
The critical path consists of the following:
	'mul' operation ('p_Val2_24_5_3', nnet_stream/solution1/nnet.cpp:56) [1015]  (3.36 ns)
	'add' operation ('p_Val2_25_5_3', nnet_stream/solution1/nnet.cpp:56) [1019]  (3.02 ns)
	'add' operation ('p_Val2_25_5_3_1', nnet_stream/solution1/nnet.cpp:56) [1024]  (3.02 ns)
	'add' operation ('p_Val2_25_5_3_2', nnet_stream/solution1/nnet.cpp:56) [1029]  (3.02 ns)

 <State 13>: 12.4ns
The critical path consists of the following:
	'mul' operation ('p_Val2_24_7_2_2', nnet_stream/solution1/nnet.cpp:56) [1196]  (3.36 ns)
	'add' operation ('p_Val2_25_7_2_2', nnet_stream/solution1/nnet.cpp:56) [1200]  (3.02 ns)
	'add' operation ('p_Val2_25_7_2_3', nnet_stream/solution1/nnet.cpp:56) [1205]  (3.02 ns)
	'add' operation ('p_Val2_25_7_3', nnet_stream/solution1/nnet.cpp:56) [1210]  (3.02 ns)

 <State 14>: 5.88ns
The critical path consists of the following:
	'add' operation ('p_Val2_22_6', nnet_stream/solution1/nnet.cpp:59) [1134]  (2.08 ns)
	'icmp' operation ('tmp_i7', /home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59) [1136]  (2.43 ns)
	'select' operation ('tmp.V', /home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59) [1137]  (1.37 ns)

 <State 15>: 3.63ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:59) [684]  (3.63 ns)

 <State 16>: 3.63ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:59) [773]  (3.63 ns)

 <State 17>: 3.63ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:59) [865]  (3.63 ns)

 <State 18>: 3.63ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:59) [957]  (3.63 ns)

 <State 19>: 6.38ns
The critical path consists of the following:
	'mul' operation ('p_Val2_24_7_3_1', nnet_stream/solution1/nnet.cpp:56) [1211]  (3.36 ns)
	'add' operation ('p_Val2_25_7_3_1', nnet_stream/solution1/nnet.cpp:56) [1215]  (3.02 ns)

 <State 20>: 13.9ns
The critical path consists of the following:
	'mul' operation ('p_Val2_24_7_3_2', nnet_stream/solution1/nnet.cpp:56) [1216]  (3.36 ns)
	'add' operation ('p_Val2_25_7_3_2', nnet_stream/solution1/nnet.cpp:56) [1220]  (3.02 ns)
	'add' operation ('p_Val2_25_7_3_3', nnet_stream/solution1/nnet.cpp:56) [1225]  (3.02 ns)
	'add' operation ('p_Val2_22_7', nnet_stream/solution1/nnet.cpp:59) [1228]  (2.08 ns)
	'icmp' operation ('tmp_i8', /home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59) [1230]  (2.43 ns)

 <State 21>: 7.06ns
The critical path consists of the following:
	'add' operation ('p_Val2_22_7_cast', /home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59) [1229]  (2.06 ns)
	'select' operation ('tmp.V', /home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:59) [1231]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:59) [1233]  (3.63 ns)

 <State 22>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
