# FIR-filter-for-FPGA-Zybo
As part of the laboratory exercise of Dig. VLSI in ECE NTUA,  me and Ioannis Danias, we designed in VHDL, a FIR filter for the Zybo board which communicates with it via AXI4-LITE.

It is whole in only one file because it was easier for vivado to be in a single file.
