Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Nov 27 16:47:52 2021
| Host         : DESKTOP-S63B3CB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file memory_top_timing_summary_routed.rpt -pb memory_top_timing_summary_routed.pb -rpx memory_top_timing_summary_routed.rpx -warn_on_violation
| Design       : memory_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.423        0.000                      0                   30        0.176        0.000                      0                   30        2.633        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
u_clk_div/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_div      {0.000 50.000}       100.000         10.000          
  clkfbout_clk_div      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_clk_div/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_div           96.423        0.000                      0                   30        0.176        0.000                      0                   30       49.500        0.000                       0                    16  
  clkfbout_clk_div                                                                                                                                                        2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_clk_div/inst/clk_in1
  To Clock:  u_clk_div/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_clk_div/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_div/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div

Setup :            0  Failing Endpoints,  Worst Slack       96.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.423ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/led_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.766ns (24.545%)  route 2.355ns (75.455%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.362ns = ( 96.638 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.821ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.715    -3.821    u_memory_w_r/clk_out1
    SLICE_X88Y111        FDRE                                         r  u_memory_w_r/cnt_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.518    -3.303 f  u_memory_w_r/cnt_write_reg[1]/Q
                         net (fo=7, routed)           1.175    -2.128    u_memory_w_r/cnt_write_reg_n_0_[1]
    SLICE_X89Y111        LUT4 (Prop_lut4_I0_O)        0.124    -2.004 f  u_memory_w_r/led[4]_i_2/O
                         net (fo=1, routed)           0.433    -1.571    u_memory_w_r/led[4]_i_2_n_0
    SLICE_X89Y111        LUT5 (Prop_lut5_I4_O)        0.124    -1.447 r  u_memory_w_r/led[4]_i_1/O
                         net (fo=3, routed)           0.746    -0.700    u_memory_w_r/led_0[4]
    SLICE_X87Y111        FDRE                                         r  u_memory_w_r/led_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    93.326 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    94.951    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.596    96.638    u_memory_w_r/clk_out1
    SLICE_X87Y111        FDRE                                         r  u_memory_w_r/led_reg[4]/C
                         clock pessimism             -0.484    96.154    
                         clock uncertainty           -0.226    95.928    
    SLICE_X87Y111        FDRE (Setup_fdre_C_CE)      -0.205    95.723    u_memory_w_r/led_reg[4]
  -------------------------------------------------------------------
                         required time                         95.723    
                         arrival time                           0.700    
  -------------------------------------------------------------------
                         slack                                 96.423    

Slack (MET) :             96.750ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.766ns (26.130%)  route 2.166ns (73.870%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.362ns = ( 96.638 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.821ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.715    -3.821    u_memory_w_r/clk_out1
    SLICE_X88Y111        FDRE                                         r  u_memory_w_r/cnt_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.518    -3.303 f  u_memory_w_r/cnt_write_reg[1]/Q
                         net (fo=7, routed)           1.175    -2.128    u_memory_w_r/cnt_write_reg_n_0_[1]
    SLICE_X89Y111        LUT4 (Prop_lut4_I0_O)        0.124    -2.004 f  u_memory_w_r/led[4]_i_2/O
                         net (fo=1, routed)           0.433    -1.571    u_memory_w_r/led[4]_i_2_n_0
    SLICE_X89Y111        LUT5 (Prop_lut5_I4_O)        0.124    -1.447 r  u_memory_w_r/led[4]_i_1/O
                         net (fo=3, routed)           0.557    -0.890    u_memory_w_r/led_0[4]
    SLICE_X87Y111        FDRE                                         r  u_memory_w_r/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    93.326 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    94.951    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.596    96.638    u_memory_w_r/clk_out1
    SLICE_X87Y111        FDRE                                         r  u_memory_w_r/led_reg[4]/C
                         clock pessimism             -0.484    96.154    
                         clock uncertainty           -0.226    95.928    
    SLICE_X87Y111        FDRE (Setup_fdre_C_D)       -0.067    95.861    u_memory_w_r/led_reg[4]
  -------------------------------------------------------------------
                         required time                         95.861    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                 96.750    

Slack (MET) :             96.838ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_write_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.890ns (29.516%)  route 2.125ns (70.484%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.362ns = ( 96.638 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.821ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.715    -3.821    u_memory_w_r/clk_out1
    SLICE_X88Y111        FDRE                                         r  u_memory_w_r/cnt_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.518    -3.303 r  u_memory_w_r/cnt_write_reg[1]/Q
                         net (fo=7, routed)           1.175    -2.128    u_memory_w_r/cnt_write_reg_n_0_[1]
    SLICE_X89Y111        LUT4 (Prop_lut4_I0_O)        0.124    -2.004 r  u_memory_w_r/led[4]_i_2/O
                         net (fo=1, routed)           0.433    -1.571    u_memory_w_r/led[4]_i_2_n_0
    SLICE_X89Y111        LUT5 (Prop_lut5_I4_O)        0.124    -1.447 f  u_memory_w_r/led[4]_i_1/O
                         net (fo=3, routed)           0.517    -0.930    u_memory_w_r/led_0[4]
    SLICE_X88Y111        LUT2 (Prop_lut2_I1_O)        0.124    -0.806 r  u_memory_w_r/cnt_write[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.806    u_memory_w_r/cnt_write[0]
    SLICE_X88Y111        FDRE                                         r  u_memory_w_r/cnt_write_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    93.326 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    94.951    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.596    96.638    u_memory_w_r/clk_out1
    SLICE_X88Y111        FDRE                                         r  u_memory_w_r/cnt_write_reg[0]/C
                         clock pessimism             -0.459    96.179    
                         clock uncertainty           -0.226    95.953    
    SLICE_X88Y111        FDRE (Setup_fdre_C_D)        0.079    96.032    u_memory_w_r/cnt_write_reg[0]
  -------------------------------------------------------------------
                         required time                         96.032    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                 96.838    

Slack (MET) :             97.075ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_write_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.672ns (27.865%)  route 1.740ns (72.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.362ns = ( 96.638 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.821ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.715    -3.821    u_memory_w_r/clk_out1
    SLICE_X88Y111        FDRE                                         r  u_memory_w_r/cnt_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.518    -3.303 r  u_memory_w_r/cnt_write_reg[1]/Q
                         net (fo=7, routed)           1.175    -2.128    u_memory_w_r/cnt_write_reg_n_0_[1]
    SLICE_X89Y111        LUT3 (Prop_lut3_I2_O)        0.154    -1.974 r  u_memory_w_r/cnt_write[2]_i_1/O
                         net (fo=1, routed)           0.565    -1.410    u_memory_w_r/cnt_write[2]
    SLICE_X89Y111        FDRE                                         r  u_memory_w_r/cnt_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    93.326 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    94.951    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.596    96.638    u_memory_w_r/clk_out1
    SLICE_X89Y111        FDRE                                         r  u_memory_w_r/cnt_write_reg[2]/C
                         clock pessimism             -0.481    96.157    
                         clock uncertainty           -0.226    95.931    
    SLICE_X89Y111        FDRE (Setup_fdre_C_D)       -0.265    95.666    u_memory_w_r/cnt_write_reg[2]
  -------------------------------------------------------------------
                         required time                         95.666    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                 97.075    

Slack (MET) :             97.112ns  (required time - arrival time)
  Source:                 u_memory_w_r/pre_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/pre_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.718ns (32.156%)  route 1.515ns (67.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.361ns = ( 96.639 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.820ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.716    -3.820    u_memory_w_r/clk_out1
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.419    -3.401 r  u_memory_w_r/pre_cnt_reg[1]/Q
                         net (fo=5, routed)           0.893    -2.508    u_memory_w_r/pre_cnt_reg__0[1]
    SLICE_X87Y110        LUT6 (Prop_lut6_I4_O)        0.299    -2.209 r  u_memory_w_r/pre_cnt[3]_i_1/O
                         net (fo=4, routed)           0.622    -1.587    u_memory_w_r/pre_cnt[3]_i_1_n_0
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    93.326 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    94.951    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597    96.639    u_memory_w_r/clk_out1
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[0]/C
                         clock pessimism             -0.459    96.180    
                         clock uncertainty           -0.226    95.954    
    SLICE_X87Y110        FDRE (Setup_fdre_C_R)       -0.429    95.525    u_memory_w_r/pre_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         95.525    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                 97.112    

Slack (MET) :             97.112ns  (required time - arrival time)
  Source:                 u_memory_w_r/pre_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/pre_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.718ns (32.156%)  route 1.515ns (67.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.361ns = ( 96.639 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.820ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.716    -3.820    u_memory_w_r/clk_out1
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.419    -3.401 r  u_memory_w_r/pre_cnt_reg[1]/Q
                         net (fo=5, routed)           0.893    -2.508    u_memory_w_r/pre_cnt_reg__0[1]
    SLICE_X87Y110        LUT6 (Prop_lut6_I4_O)        0.299    -2.209 r  u_memory_w_r/pre_cnt[3]_i_1/O
                         net (fo=4, routed)           0.622    -1.587    u_memory_w_r/pre_cnt[3]_i_1_n_0
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    93.326 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    94.951    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597    96.639    u_memory_w_r/clk_out1
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[1]/C
                         clock pessimism             -0.459    96.180    
                         clock uncertainty           -0.226    95.954    
    SLICE_X87Y110        FDRE (Setup_fdre_C_R)       -0.429    95.525    u_memory_w_r/pre_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         95.525    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                 97.112    

Slack (MET) :             97.112ns  (required time - arrival time)
  Source:                 u_memory_w_r/pre_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/pre_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.718ns (32.156%)  route 1.515ns (67.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.361ns = ( 96.639 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.820ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.716    -3.820    u_memory_w_r/clk_out1
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.419    -3.401 r  u_memory_w_r/pre_cnt_reg[1]/Q
                         net (fo=5, routed)           0.893    -2.508    u_memory_w_r/pre_cnt_reg__0[1]
    SLICE_X87Y110        LUT6 (Prop_lut6_I4_O)        0.299    -2.209 r  u_memory_w_r/pre_cnt[3]_i_1/O
                         net (fo=4, routed)           0.622    -1.587    u_memory_w_r/pre_cnt[3]_i_1_n_0
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    93.326 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    94.951    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597    96.639    u_memory_w_r/clk_out1
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[2]/C
                         clock pessimism             -0.459    96.180    
                         clock uncertainty           -0.226    95.954    
    SLICE_X87Y110        FDRE (Setup_fdre_C_R)       -0.429    95.525    u_memory_w_r/pre_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         95.525    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                 97.112    

Slack (MET) :             97.112ns  (required time - arrival time)
  Source:                 u_memory_w_r/pre_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/pre_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.718ns (32.156%)  route 1.515ns (67.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.361ns = ( 96.639 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.820ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.716    -3.820    u_memory_w_r/clk_out1
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.419    -3.401 r  u_memory_w_r/pre_cnt_reg[1]/Q
                         net (fo=5, routed)           0.893    -2.508    u_memory_w_r/pre_cnt_reg__0[1]
    SLICE_X87Y110        LUT6 (Prop_lut6_I4_O)        0.299    -2.209 r  u_memory_w_r/pre_cnt[3]_i_1/O
                         net (fo=4, routed)           0.622    -1.587    u_memory_w_r/pre_cnt[3]_i_1_n_0
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    93.326 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    94.951    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597    96.639    u_memory_w_r/clk_out1
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[3]/C
                         clock pessimism             -0.459    96.180    
                         clock uncertainty           -0.226    95.954    
    SLICE_X87Y110        FDRE (Setup_fdre_C_R)       -0.429    95.525    u_memory_w_r/pre_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         95.525    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                 97.112    

Slack (MET) :             97.274ns  (required time - arrival time)
  Source:                 u_memory_w_r/pre_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_write_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.718ns (31.643%)  route 1.551ns (68.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.362ns = ( 96.638 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.820ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.716    -3.820    u_memory_w_r/clk_out1
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.419    -3.401 r  u_memory_w_r/pre_cnt_reg[1]/Q
                         net (fo=5, routed)           0.898    -2.503    u_memory_w_r/pre_cnt_reg__0[1]
    SLICE_X87Y110        LUT4 (Prop_lut4_I0_O)        0.299    -2.204 r  u_memory_w_r/cnt_write[7]_i_2/O
                         net (fo=8, routed)           0.653    -1.551    u_memory_w_r/cnt_write[7]_i_2_n_0
    SLICE_X89Y111        FDRE                                         r  u_memory_w_r/cnt_write_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    93.326 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    94.951    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.596    96.638    u_memory_w_r/clk_out1
    SLICE_X89Y111        FDRE                                         r  u_memory_w_r/cnt_write_reg[2]/C
                         clock pessimism             -0.484    96.154    
                         clock uncertainty           -0.226    95.928    
    SLICE_X89Y111        FDRE (Setup_fdre_C_CE)      -0.205    95.723    u_memory_w_r/cnt_write_reg[2]
  -------------------------------------------------------------------
                         required time                         95.723    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                 97.274    

Slack (MET) :             97.274ns  (required time - arrival time)
  Source:                 u_memory_w_r/pre_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_write_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.718ns (31.643%)  route 1.551ns (68.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.362ns = ( 96.638 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.820ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.716    -3.820    u_memory_w_r/clk_out1
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.419    -3.401 r  u_memory_w_r/pre_cnt_reg[1]/Q
                         net (fo=5, routed)           0.898    -2.503    u_memory_w_r/pre_cnt_reg__0[1]
    SLICE_X87Y110        LUT4 (Prop_lut4_I0_O)        0.299    -2.204 r  u_memory_w_r/cnt_write[7]_i_2/O
                         net (fo=8, routed)           0.653    -1.551    u_memory_w_r/cnt_write[7]_i_2_n_0
    SLICE_X89Y111        FDRE                                         r  u_memory_w_r/cnt_write_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    93.326 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    94.951    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.596    96.638    u_memory_w_r/clk_out1
    SLICE_X89Y111        FDRE                                         r  u_memory_w_r/cnt_write_reg[5]/C
                         clock pessimism             -0.484    96.154    
                         clock uncertainty           -0.226    95.928    
    SLICE_X89Y111        FDRE (Setup_fdre_C_CE)      -0.205    95.723    u_memory_w_r/cnt_write_reg[5]
  -------------------------------------------------------------------
                         required time                         95.723    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                 97.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_memory_w_r/cnt_write_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_write_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.601    -0.762    u_memory_w_r/clk_out1
    SLICE_X88Y111        FDRE                                         r  u_memory_w_r/cnt_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.598 r  u_memory_w_r/cnt_write_reg[0]/Q
                         net (fo=8, routed)           0.072    -0.526    u_memory_w_r/cnt_write_reg_n_0_[0]
    SLICE_X89Y111        LUT6 (Prop_lut6_I2_O)        0.045    -0.481 r  u_memory_w_r/cnt_write[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.481    u_memory_w_r/cnt_write[5]
    SLICE_X89Y111        FDRE                                         r  u_memory_w_r/cnt_write_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.872    -0.719    u_memory_w_r/clk_out1
    SLICE_X89Y111        FDRE                                         r  u_memory_w_r/cnt_write_reg[5]/C
                         clock pessimism             -0.030    -0.749    
    SLICE_X89Y111        FDRE (Hold_fdre_C_D)         0.092    -0.657    u_memory_w_r/cnt_write_reg[5]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_memory_w_r/cnt_write_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_write_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.601    -0.762    u_memory_w_r/clk_out1
    SLICE_X89Y111        FDRE                                         r  u_memory_w_r/cnt_write_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  u_memory_w_r/cnt_write_reg[6]/Q
                         net (fo=3, routed)           0.167    -0.454    u_memory_w_r/cnt_write_reg_n_0_[6]
    SLICE_X89Y111        LUT5 (Prop_lut5_I4_O)        0.042    -0.412 r  u_memory_w_r/cnt_write[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.412    u_memory_w_r/cnt_write[7]
    SLICE_X89Y111        FDRE                                         r  u_memory_w_r/cnt_write_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.872    -0.719    u_memory_w_r/clk_out1
    SLICE_X89Y111        FDRE                                         r  u_memory_w_r/cnt_write_reg[7]/C
                         clock pessimism             -0.043    -0.762    
    SLICE_X89Y111        FDRE (Hold_fdre_C_D)         0.107    -0.655    u_memory_w_r/cnt_write_reg[7]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_memory_w_r/pre_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/pre_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.601    -0.762    u_memory_w_r/clk_out1
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  u_memory_w_r/pre_cnt_reg[0]/Q
                         net (fo=6, routed)           0.179    -0.441    u_memory_w_r/pre_cnt_reg__0[0]
    SLICE_X87Y110        LUT2 (Prop_lut2_I1_O)        0.042    -0.399 r  u_memory_w_r/pre_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.399    u_memory_w_r/p_0_in[1]
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.872    -0.719    u_memory_w_r/clk_out1
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[1]/C
                         clock pessimism             -0.043    -0.762    
    SLICE_X87Y110        FDRE (Hold_fdre_C_D)         0.107    -0.655    u_memory_w_r/pre_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 u_memory_w_r/pre_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/pre_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.601    -0.762    u_memory_w_r/clk_out1
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  u_memory_w_r/pre_cnt_reg[0]/Q
                         net (fo=6, routed)           0.181    -0.439    u_memory_w_r/pre_cnt_reg__0[0]
    SLICE_X87Y110        LUT4 (Prop_lut4_I2_O)        0.043    -0.396 r  u_memory_w_r/pre_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.396    u_memory_w_r/p_0_in[3]
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.872    -0.719    u_memory_w_r/clk_out1
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[3]/C
                         clock pessimism             -0.043    -0.762    
    SLICE_X87Y110        FDRE (Hold_fdre_C_D)         0.107    -0.655    u_memory_w_r/pre_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_memory_w_r/cnt_write_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_write_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.601    -0.762    u_memory_w_r/clk_out1
    SLICE_X89Y111        FDRE                                         r  u_memory_w_r/cnt_write_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  u_memory_w_r/cnt_write_reg[6]/Q
                         net (fo=3, routed)           0.167    -0.454    u_memory_w_r/cnt_write_reg_n_0_[6]
    SLICE_X89Y111        LUT4 (Prop_lut4_I0_O)        0.045    -0.409 r  u_memory_w_r/cnt_write[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.409    u_memory_w_r/cnt_write[6]
    SLICE_X89Y111        FDRE                                         r  u_memory_w_r/cnt_write_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.872    -0.719    u_memory_w_r/clk_out1
    SLICE_X89Y111        FDRE                                         r  u_memory_w_r/cnt_write_reg[6]/C
                         clock pessimism             -0.043    -0.762    
    SLICE_X89Y111        FDRE (Hold_fdre_C_D)         0.091    -0.671    u_memory_w_r/cnt_write_reg[6]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_memory_w_r/pre_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/pre_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.601    -0.762    u_memory_w_r/clk_out1
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.621 f  u_memory_w_r/pre_cnt_reg[0]/Q
                         net (fo=6, routed)           0.179    -0.441    u_memory_w_r/pre_cnt_reg__0[0]
    SLICE_X87Y110        LUT1 (Prop_lut1_I0_O)        0.045    -0.396 r  u_memory_w_r/pre_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.396    u_memory_w_r/p_0_in[0]
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.872    -0.719    u_memory_w_r/clk_out1
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[0]/C
                         clock pessimism             -0.043    -0.762    
    SLICE_X87Y110        FDRE (Hold_fdre_C_D)         0.091    -0.671    u_memory_w_r/pre_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_memory_w_r/pre_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/pre_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.601    -0.762    u_memory_w_r/clk_out1
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  u_memory_w_r/pre_cnt_reg[0]/Q
                         net (fo=6, routed)           0.181    -0.439    u_memory_w_r/pre_cnt_reg__0[0]
    SLICE_X87Y110        LUT3 (Prop_lut3_I1_O)        0.045    -0.394 r  u_memory_w_r/pre_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.394    u_memory_w_r/p_0_in[2]
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.872    -0.719    u_memory_w_r/clk_out1
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[2]/C
                         clock pessimism             -0.043    -0.762    
    SLICE_X87Y110        FDRE (Hold_fdre_C_D)         0.092    -0.670    u_memory_w_r/pre_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 u_memory_w_r/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/pre_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.845%)  route 0.110ns (40.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.601    -0.762    u_memory_w_r/clk_out1
    SLICE_X88Y110        FDRE                                         r  u_memory_w_r/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.598 r  u_memory_w_r/start_reg/Q
                         net (fo=5, routed)           0.110    -0.488    u_memory_w_r/start
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.872    -0.719    u_memory_w_r/clk_out1
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[0]/C
                         clock pessimism             -0.027    -0.746    
    SLICE_X87Y110        FDRE (Hold_fdre_C_CE)       -0.039    -0.785    u_memory_w_r/pre_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.785    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 u_memory_w_r/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/pre_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.845%)  route 0.110ns (40.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.601    -0.762    u_memory_w_r/clk_out1
    SLICE_X88Y110        FDRE                                         r  u_memory_w_r/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.598 r  u_memory_w_r/start_reg/Q
                         net (fo=5, routed)           0.110    -0.488    u_memory_w_r/start
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.872    -0.719    u_memory_w_r/clk_out1
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[1]/C
                         clock pessimism             -0.027    -0.746    
    SLICE_X87Y110        FDRE (Hold_fdre_C_CE)       -0.039    -0.785    u_memory_w_r/pre_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.785    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 u_memory_w_r/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/pre_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.845%)  route 0.110ns (40.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.601    -0.762    u_memory_w_r/clk_out1
    SLICE_X88Y110        FDRE                                         r  u_memory_w_r/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.598 r  u_memory_w_r/start_reg/Q
                         net (fo=5, routed)           0.110    -0.488    u_memory_w_r/start
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    u_clk_div/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.872    -0.719    u_memory_w_r/clk_out1
    SLICE_X87Y110        FDRE                                         r  u_memory_w_r/pre_cnt_reg[2]/C
                         clock pessimism             -0.027    -0.746    
    SLICE_X87Y110        FDRE (Hold_fdre_C_CE)       -0.039    -0.785    u_memory_w_r/pre_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.785    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_div
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clk_div/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   u_clk_div/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X88Y111   u_memory_w_r/cnt_write_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X88Y111   u_memory_w_r/cnt_write_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y111   u_memory_w_r/cnt_write_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X88Y111   u_memory_w_r/cnt_write_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X88Y111   u_memory_w_r/cnt_write_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y111   u_memory_w_r/cnt_write_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y111   u_memory_w_r/cnt_write_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y111   u_memory_w_r/cnt_write_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X87Y110   u_memory_w_r/pre_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X87Y110   u_memory_w_r/pre_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X87Y110   u_memory_w_r/pre_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X87Y110   u_memory_w_r/pre_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y110   u_memory_w_r/start_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y111   u_memory_w_r/cnt_write_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y111   u_memory_w_r/cnt_write_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y111   u_memory_w_r/cnt_write_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y111   u_memory_w_r/cnt_write_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y111   u_memory_w_r/cnt_write_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y111   u_memory_w_r/cnt_write_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y111   u_memory_w_r/cnt_write_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y111   u_memory_w_r/cnt_write_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y111   u_memory_w_r/cnt_write_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y111   u_memory_w_r/cnt_write_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y111   u_memory_w_r/cnt_write_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y111   u_memory_w_r/cnt_write_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y111   u_memory_w_r/cnt_write_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X87Y111   u_memory_w_r/led_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X87Y110   u_memory_w_r/pre_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_div
  To Clock:  clkfbout_clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_div
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_div/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   u_clk_div/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKFBOUT



