
///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 14:21:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4527)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4885)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4886)
[EFX-0011 VERI-WARNING] port 'probe36' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:244)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:617)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:318)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4962)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010110)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4704)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4654)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:527)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:396)
[EFX-0011 VERI-WARNING] input port 'probe36[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5614)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5615)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0200 WARNING] Removing redundant signal : din[277]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4717)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4996)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4997)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1152)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1153)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1157)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1168)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:401)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:402)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:404)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:409)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 138784KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 138784KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 139040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 139040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 139040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 139040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 139040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 139040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 139040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 139040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 139040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 10s CPU sys time : 0s MEM : 143392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 143392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 143392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 143576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 143576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 13s CPU sys time : 0s MEM : 183896KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 183896KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 183896KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 183896KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 183896KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 274 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 31s CPU sys time : 0s MEM : 221936KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 31s CPU sys time : 0s MEM : 221936KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4018, ed: 12476, lv: 7, pw: 7948.23
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s CPU user time : 41s CPU sys time : 0s MEM : 221936KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 41s CPU sys time : 0s MEM : 221936KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s CPU user time : 57s CPU sys time : 0s MEM : 247956KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 58s CPU sys time : 0s MEM : 247956KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	4004
[EFX-0000 INFO] EFX_FF          : 	4679
[EFX-0000 INFO] EFX_RAM_5K      : 	56
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 14:22:20
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:51)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 93820KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 93820KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 94332KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 94460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 94460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 94460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 94460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 94460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 94460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 94460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 94460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 94460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 94460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 94460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 94460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 94460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 94460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 94460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 94460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 94460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 228 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 111868KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 111868KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 111996KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 111996KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 111996KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3051 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1863 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1074 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s CPU user time : 19s CPU sys time : 0s MEM : 183244KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 183244KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 199, ed: 588, lv: 4, pw: 8784.20
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 20s CPU sys time : 0s MEM : 183244KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 183244KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2166 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1863 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s CPU user time : 34s CPU sys time : 0s MEM : 224024KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 34s CPU sys time : 0s MEM : 224024KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	118
[EFX-0000 INFO] EFX_LUT4        : 	4135
[EFX-0000 INFO] EFX_FF          : 	4029
[EFX-0000 INFO] EFX_RAM_5K      : 	57
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 14:36:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4527)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4885)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4886)
[EFX-0011 VERI-WARNING] port 'probe36' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:244)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:617)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:318)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4962)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010110)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4704)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4654)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:527)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:396)
[EFX-0011 VERI-WARNING] input port 'probe36[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5614)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5615)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0200 WARNING] Removing redundant signal : din[277]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4717)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4996)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4997)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1152)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1153)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1157)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1168)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:401)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:402)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:404)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:409)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 289 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 25s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3981, ed: 12496, lv: 7, pw: 7941.70
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s CPU user time : 35s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 35s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 51s CPU sys time : 0s MEM : 1432144KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 51s CPU sys time : 0s MEM : 1432144KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	3967
[EFX-0000 INFO] EFX_FF          : 	4679
[EFX-0000 INFO] EFX_RAM_5K      : 	56
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 14:37:16
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 228 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3051 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1863 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1078 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s CPU user time : 19s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 199, ed: 587, lv: 4, pw: 8740.27
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 20s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2166 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1863 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 34s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 34s CPU sys time : 0s MEM : 1432228KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	118
[EFX-0000 INFO] EFX_LUT4        : 	4093
[EFX-0000 INFO] EFX_FF          : 	4029
[EFX-0000 INFO] EFX_RAM_5K      : 	57
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 14:58:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4527)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4885)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4886)
[EFX-0011 VERI-WARNING] port 'probe36' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:244)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:617)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:318)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4962)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010110)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4704)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4654)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:527)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:396)
[EFX-0011 VERI-WARNING] input port 'probe36[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5614)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5615)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0200 WARNING] Removing redundant signal : din[277]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4717)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4996)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4997)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1152)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1153)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1157)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1168)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:401)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:402)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:404)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:409)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s CPU user time : 5s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 274 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 25s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4000, ed: 12359, lv: 7, pw: 7905.26
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s CPU user time : 35s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 35s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 51s CPU sys time : 0s MEM : 2483264KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 52s CPU sys time : 0s MEM : 2483264KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	3984
[EFX-0000 INFO] EFX_FF          : 	4679
[EFX-0000 INFO] EFX_RAM_5K      : 	56
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 14:59:23
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 228 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3051 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1863 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1072 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s CPU user time : 19s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 201, ed: 572, lv: 4, pw: 8760.30
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 20s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2166 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1863 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 34s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 34s CPU sys time : 0s MEM : 2483492KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	118
[EFX-0000 INFO] EFX_LUT4        : 	4118
[EFX-0000 INFO] EFX_FF          : 	4029
[EFX-0000 INFO] EFX_RAM_5K      : 	57
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 15:11:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4527)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4885)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4886)
[EFX-0011 VERI-WARNING] port 'probe36' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:244)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:617)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:318)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4962)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010110)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4704)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4654)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:527)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:396)
[EFX-0011 VERI-WARNING] input port 'probe36[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5614)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5615)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0200 WARNING] Removing redundant signal : din[277]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4717)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4996)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4997)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1152)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1153)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1157)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1168)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:401)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:402)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:404)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:409)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 283 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 25s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4015, ed: 12403, lv: 7, pw: 7921.52
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s CPU user time : 35s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 35s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 51s CPU sys time : 0s MEM : 2756616KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 51s CPU sys time : 0s MEM : 2756616KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	4000
[EFX-0000 INFO] EFX_FF          : 	4679
[EFX-0000 INFO] EFX_RAM_5K      : 	56
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 15:12:50
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 231 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3051 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1863 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1075 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s CPU user time : 19s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 19s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 203, ed: 578, lv: 4, pw: 8773.34
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 20s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2166 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1863 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s CPU user time : 34s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 34s CPU sys time : 0s MEM : 2756676KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	118
[EFX-0000 INFO] EFX_LUT4        : 	4132
[EFX-0000 INFO] EFX_FF          : 	4031
[EFX-0000 INFO] EFX_RAM_5K      : 	57
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 17:22:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4527)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4885)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4886)
[EFX-0011 VERI-WARNING] port 'probe36' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:244)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:617)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:318)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4962)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010110)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4704)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4654)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:527)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:396)
[EFX-0011 VERI-WARNING] input port 'probe36[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5614)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5615)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0200 WARNING] Removing redundant signal : din[277]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4717)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4996)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4997)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1152)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1153)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1157)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1168)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:401)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:402)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:404)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:409)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s CPU user time : 5s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 272 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 25s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3994, ed: 12339, lv: 7, pw: 7916.77
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s CPU user time : 35s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 35s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 51s CPU sys time : 0s MEM : 1557028KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 51s CPU sys time : 0s MEM : 1557028KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	3980
[EFX-0000 INFO] EFX_FF          : 	4679
[EFX-0000 INFO] EFX_RAM_5K      : 	56
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 17:22:54
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 231 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3051 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1863 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1073 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s CPU user time : 19s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 203, ed: 578, lv: 4, pw: 8759.72
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 20s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2166 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1863 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s CPU user time : 34s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 34s CPU sys time : 0s MEM : 1556992KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	118
[EFX-0000 INFO] EFX_LUT4        : 	4117
[EFX-0000 INFO] EFX_FF          : 	4029
[EFX-0000 INFO] EFX_RAM_5K      : 	57
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 17:49:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4527)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4885)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4886)
[EFX-0011 VERI-WARNING] port 'probe36' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:244)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:617)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:318)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4962)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010110)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4704)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4654)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:527)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:396)
[EFX-0011 VERI-WARNING] input port 'probe36[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5614)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5615)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0200 WARNING] Removing redundant signal : din[277]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4717)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4996)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4997)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1152)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1153)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1157)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1168)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:401)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:402)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:404)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:409)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 273 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 25s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4028, ed: 12373, lv: 7, pw: 7938.40
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s CPU user time : 35s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 35s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 51s CPU sys time : 0s MEM : 1665768KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 51s CPU sys time : 0s MEM : 1665768KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	4014
[EFX-0000 INFO] EFX_FF          : 	4679
[EFX-0000 INFO] EFX_RAM_5K      : 	56
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 17:50:41
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 235 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3051 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1863 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1078 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s CPU user time : 19s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 202, ed: 593, lv: 4, pw: 8793.31
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 20s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2166 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1863 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 34s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 34s CPU sys time : 0s MEM : 1665828KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	118
[EFX-0000 INFO] EFX_LUT4        : 	4146
[EFX-0000 INFO] EFX_FF          : 	4029
[EFX-0000 INFO] EFX_RAM_5K      : 	57
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 17:57:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4527)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4885)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4886)
[EFX-0011 VERI-WARNING] port 'probe36' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:244)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:617)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:318)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4962)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010110)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4704)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4654)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:527)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:396)
[EFX-0011 VERI-WARNING] input port 'probe36[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5614)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5615)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0200 WARNING] Removing redundant signal : din[277]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4717)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4996)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4997)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1152)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1153)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1157)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1168)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:401)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:402)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:404)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:409)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 285 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 25s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 25s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3984, ed: 12287, lv: 7, pw: 7868.74
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s CPU user time : 35s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 35s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 51s CPU sys time : 0s MEM : 2952072KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 52s CPU sys time : 0s MEM : 2952072KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	3967
[EFX-0000 INFO] EFX_FF          : 	4679
[EFX-0000 INFO] EFX_RAM_5K      : 	56
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 17:58:38
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 237 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3052 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1863 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 882 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s CPU user time : 19s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 233, ed: 692, lv: 4, pw: 8909.54
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 20s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2253 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1863 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 34s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 34s CPU sys time : 0s MEM : 2952060KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	118
[EFX-0000 INFO] EFX_LUT4        : 	4169
[EFX-0000 INFO] EFX_FF          : 	4116
[EFX-0000 INFO] EFX_RAM_5K      : 	57
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 10:40:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4527)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4885)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4886)
[EFX-0011 VERI-WARNING] port 'probe36' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:244)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:617)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:318)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4962)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010110)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4704)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4654)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:527)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:396)
[EFX-0011 VERI-WARNING] input port 'probe36[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5614)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5615)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0200 WARNING] Removing redundant signal : din[277]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4717)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4996)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4997)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1152)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1153)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1157)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1168)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:401)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:402)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:404)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:409)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 273 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 25s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4005, ed: 12432, lv: 7, pw: 7920.66
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s CPU user time : 35s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 36s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s CPU user time : 51s CPU sys time : 0s MEM : 1427520KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 52s CPU sys time : 0s MEM : 1427520KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	3991
[EFX-0000 INFO] EFX_FF          : 	4679
[EFX-0000 INFO] EFX_RAM_5K      : 	56
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 10:41:43
///////////////////////////////////

[EFX-0210 ERROR] No Top design.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 11:46:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4527)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4885)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4886)
[EFX-0011 VERI-WARNING] port 'probe36' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:244)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:617)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:318)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4962)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010110)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4704)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4654)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:527)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:396)
[EFX-0011 VERI-WARNING] input port 'probe36[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5614)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5615)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0200 WARNING] Removing redundant signal : din[277]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4717)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4996)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4997)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1152)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1153)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1157)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1168)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:401)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:402)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:404)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:409)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 272 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 25s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3961, ed: 12260, lv: 7, pw: 7854.18
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s CPU user time : 35s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 35s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 51s CPU sys time : 0s MEM : 1427560KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 52s CPU sys time : 0s MEM : 1427560KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	3946
[EFX-0000 INFO] EFX_FF          : 	4679
[EFX-0000 INFO] EFX_RAM_5K      : 	56
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 11:47:28
///////////////////////////////////

[EFX-0210 ERROR] No Top design.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 12:31:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4527)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4885)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4886)
[EFX-0011 VERI-WARNING] port 'probe36' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:244)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:617)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:318)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4962)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010110)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4704)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4654)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:527)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:396)
[EFX-0011 VERI-WARNING] input port 'probe36[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5614)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5615)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0200 WARNING] Removing redundant signal : din[277]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4717)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4996)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4997)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1152)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1153)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1157)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1168)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:401)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:402)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:404)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:409)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 279 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 25s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4016, ed: 12418, lv: 7, pw: 7942.60
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s CPU user time : 35s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 35s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 51s CPU sys time : 0s MEM : 1301812KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 51s CPU sys time : 0s MEM : 1301812KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	4000
[EFX-0000 INFO] EFX_FF          : 	4679
[EFX-0000 INFO] EFX_RAM_5K      : 	56
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 12:32:17
///////////////////////////////////

[EFX-0210 ERROR] No Top design.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 12:39:21
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4527)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4885)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4886)
[EFX-0011 VERI-WARNING] port 'probe36' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:244)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:617)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:318)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5813)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4962)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010110)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4704)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4654)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:527)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:396)
[EFX-0011 VERI-WARNING] input port 'probe36[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5614)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5615)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5825)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:542)
[EFX-0200 WARNING] Removing redundant signal : din[277]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4717)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4996)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4997)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1152)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1153)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1157)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1168)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:401)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:402)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:404)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:409)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010110)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010101,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 289 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 25s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 25s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3974, ed: 12283, lv: 7, pw: 7874.30
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s CPU user time : 35s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 35s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2829 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1870 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s CPU user time : 51s CPU sys time : 0s MEM : 1303308KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 51s CPU sys time : 0s MEM : 1303308KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	3960
[EFX-0000 INFO] EFX_FF          : 	4679
[EFX-0000 INFO] EFX_RAM_5K      : 	56
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 12:40:14
///////////////////////////////////

[EFX-0210 ERROR] No Top design.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 12:49:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4471)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4829)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4830)
[EFX-0011 VERI-WARNING] port 'probe22' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:561)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:262)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5552)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5552)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5552)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5552)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010110,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5757)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5757)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4463)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01100100,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4906)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100101)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4648)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4598)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:471)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:486)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:340)
[EFX-0011 VERI-WARNING] input port 'probe22[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5558)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5559)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5769)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5769)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:486)
[EFX-0200 WARNING] Removing redundant signal : din[100]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4661)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4940)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4941)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1094)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1096)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1097)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1112)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:345)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:346)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:348)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:353)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010110,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1155 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1066 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 293 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 12s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2051, ed: 6564, lv: 7, pw: 3881.55
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 19s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1155 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1066 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 26s CPU sys time : 0s MEM : 1324900KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 1324900KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	2037
[EFX-0000 INFO] EFX_FF          : 	2201
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 12:50:10
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'num_leds[15]' wire 'num_leds[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[14]' wire 'num_leds[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[13]' wire 'num_leds[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[12]' wire 'num_leds[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[11]' wire 'num_leds[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[10]' wire 'num_leds[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[9]' wire 'num_leds[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[8]' wire 'num_leds[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[7]' wire 'num_leds[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[6]' wire 'num_leds[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[5]' wire 'num_leds[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[4]' wire 'num_leds[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[3]' wire 'num_leds[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[2]' wire 'num_leds[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[1]' wire 'num_leds[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[0]' wire 'num_leds[0]' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[8]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[8]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[9]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[10]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[11]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[12]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[13]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[14]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[15]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[16]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[17]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[18]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[19]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[20]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[21]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[22]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[23]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:70)
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[15]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[16]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[17]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[18]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[19]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[20]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[21]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[22]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[23]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[15]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[14]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[13]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[12]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[11]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 241 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1479 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1059 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 755 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s CPU user time : 13s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 461, ed: 1447, lv: 4, pw: 5209.81
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 16s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1355 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1059 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 23s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 1325508KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	2402
[EFX-0000 INFO] EFX_FF          : 	2378
[EFX-0000 INFO] EFX_RAM_5K      : 	23
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 13:03:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4471)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4829)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4830)
[EFX-0011 VERI-WARNING] port 'probe22' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:561)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:262)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5552)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5552)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5552)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5552)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010110,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5757)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5757)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4463)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01100100,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4906)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100101)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4648)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4598)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:471)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:486)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:340)
[EFX-0011 VERI-WARNING] input port 'probe22[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5558)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5559)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5769)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5769)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:486)
[EFX-0200 WARNING] Removing redundant signal : din[100]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4661)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4940)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4941)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1094)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1096)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1097)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1112)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:345)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:346)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:348)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:353)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010110,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1155 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1066 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 293 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 12s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2054, ed: 6435, lv: 7, pw: 3809.65
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 19s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1155 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1066 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 26s CPU sys time : 0s MEM : 1985056KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 1985056KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	2040
[EFX-0000 INFO] EFX_FF          : 	2201
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 13:03:36
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'num_leds[15]' wire 'num_leds[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[14]' wire 'num_leds[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[13]' wire 'num_leds[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[12]' wire 'num_leds[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[11]' wire 'num_leds[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[10]' wire 'num_leds[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[9]' wire 'num_leds[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[8]' wire 'num_leds[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[7]' wire 'num_leds[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[6]' wire 'num_leds[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[5]' wire 'num_leds[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[4]' wire 'num_leds[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[3]' wire 'num_leds[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[2]' wire 'num_leds[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[1]' wire 'num_leds[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[0]' wire 'num_leds[0]' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[8]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[8]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[9]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[10]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[11]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[12]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[13]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[14]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[15]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[16]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[17]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[18]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[19]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[20]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[21]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[22]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[23]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:70)
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[15]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[16]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[17]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[18]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[19]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[20]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[21]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[22]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[23]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[15]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[14]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[13]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[12]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[11]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 245 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1482 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1059 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 568 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s CPU user time : 12s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 502, ed: 1598, lv: 4, pw: 5276.92
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1356 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1059 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 22s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 23s CPU sys time : 0s MEM : 1985080KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	2441
[EFX-0000 INFO] EFX_FF          : 	2384
[EFX-0000 INFO] EFX_RAM_5K      : 	23
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 14:48:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4471)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4829)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4830)
[EFX-0011 VERI-WARNING] port 'probe22' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:561)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:262)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5552)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5552)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5552)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5552)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010110,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5757)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5757)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4463)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01100100,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4906)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100101)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4648)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4598)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:471)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:486)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:340)
[EFX-0011 VERI-WARNING] input port 'probe22[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5558)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5559)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5769)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5769)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:486)
[EFX-0200 WARNING] Removing redundant signal : din[100]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4661)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4940)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4941)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1094)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1096)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1097)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1112)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:345)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:346)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:348)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:353)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010110,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1155 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1066 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 294 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 12s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2041, ed: 6566, lv: 7, pw: 3885.27
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s CPU user time : 20s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1155 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1066 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 26s CPU sys time : 0s MEM : 1842172KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 1842172KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	2027
[EFX-0000 INFO] EFX_FF          : 	2201
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 14:49:25
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'num_leds[15]' wire 'num_leds[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[14]' wire 'num_leds[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[13]' wire 'num_leds[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[12]' wire 'num_leds[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[11]' wire 'num_leds[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[10]' wire 'num_leds[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[9]' wire 'num_leds[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[8]' wire 'num_leds[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[7]' wire 'num_leds[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[6]' wire 'num_leds[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[5]' wire 'num_leds[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[4]' wire 'num_leds[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[3]' wire 'num_leds[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[2]' wire 'num_leds[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[1]' wire 'num_leds[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[0]' wire 'num_leds[0]' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[8]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[8]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[9]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[10]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[11]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[12]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[13]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[14]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[15]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[16]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[17]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[18]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[19]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[20]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[21]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[22]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[23]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:71)
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[15]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[16]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[17]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[18]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[19]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[20]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[21]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[22]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[23]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[15]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[14]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[13]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[12]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[11]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 245 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1482 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1059 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 646 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s CPU user time : 13s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 509, ed: 1625, lv: 4, pw: 5255.34
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 15s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1356 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1059 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 8s CPU user time : 22s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 1842452KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	2420
[EFX-0000 INFO] EFX_FF          : 	2384
[EFX-0000 INFO] EFX_RAM_5K      : 	23
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 16:03:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4471)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4829)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4830)
[EFX-0011 VERI-WARNING] port 'probe22' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:188)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:561)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:262)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5552)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5552)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5552)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5552)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010110,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5757)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5757)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4463)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01100100,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4906)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100101)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4648)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4598)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:471)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:486)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:340)
[EFX-0011 VERI-WARNING] input port 'probe22[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5558)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5559)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5769)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5769)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:486)
[EFX-0200 WARNING] Removing redundant signal : din[100]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4661)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4940)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4941)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1094)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1096)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1097)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1112)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:345)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:346)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:348)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:353)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:146)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010110,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010110,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1155 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1066 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 297 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 12s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2101, ed: 6693, lv: 7, pw: 3946.96
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s CPU user time : 19s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1155 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1066 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 26s CPU sys time : 0s MEM : 2387684KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 2387684KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	2078
[EFX-0000 INFO] EFX_FF          : 	2201
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 16:03:59
///////////////////////////////////

[EFX-0210 ERROR] No Top design.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 16:06:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4483)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4841)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4842)
[EFX-0011 VERI-WARNING] port 'probe25' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:200)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:573)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:274)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5564)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5564)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5564)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5564)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011001,PIPE=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5769)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011001,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5769)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4475)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010011111,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4918)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010100000)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4660)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4610)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010100000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:483)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:498)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:352)
[EFX-0011 VERI-WARNING] input port 'probe25[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:155)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5570)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5571)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5781)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:5781)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:498)
[EFX-0200 WARNING] Removing redundant signal : din[159]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4673)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4952)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:4953)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1108)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1109)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1113)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:1124)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:357)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:358)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:360)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:365)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:155)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:155)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:155)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:155)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:155)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:155)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:155)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:155)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:155)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_dbg/debug_top.v:155)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010100000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010100000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010100000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010100000)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010011111,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010011111,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1707 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1328 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 357 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s CPU user time : 16s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2649, ed: 8343, lv: 7, pw: 5152.27
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s CPU user time : 24s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1707 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1328 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s CPU user time : 34s CPU sys time : 0s MEM : 2133736KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 34s CPU sys time : 0s MEM : 2133736KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	2633
[EFX-0000 INFO] EFX_FF          : 	3015
[EFX-0000 INFO] EFX_RAM_5K      : 	32
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 16:07:14
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo_config.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:64)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo_data.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:74)
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[8]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:94)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_data_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_data_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 265 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1321 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 891 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s CPU user time : 17s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 862, ed: 2765, lv: 6, pw: 7392.12
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 21s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2114 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1321 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 32s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 33s CPU sys time : 0s MEM : 1997932KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	150
[EFX-0000 INFO] EFX_LUT4        : 	3457
[EFX-0000 INFO] EFX_FF          : 	3427
[EFX-0000 INFO] EFX_RAM_5K      : 	35
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 
