===========================================================================
CONDITION:  0x31()
== begin equality sets ==
['CPL', 'CS_DPL', 'SS_DPL']
['1', 'A20', 'PE']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES']
['3', 'DS_DPL', 'ES_DPL']
['"0000000000000000000000000000"', 'FS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
EAX >= _x_ for all _x_ in  ['0', 'SMM']
EAX != _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ECX', 'EIP', 'ES_DPL']
ECX >= _x_ for all _x_ in  ['0', 'CPL', 'II', 'SMM']
ECX != _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP']
EDX >= _x_ for all _x_ in  ['0', 'SMM']
EDX != _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EIP', 'ES_DPL']
EDX < _x_ for all _x_ in  ['DR6']
EFL >= _x_ for all _x_ in  ['2', 'A20', 'CPL', 'II', 'SMM']
EFL != _x_ for all _x_ in  ['CCD', 'CCS', 'ES_DPL']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7']
CCS >= _x_ for all _x_ in  ['0']
CCD >= _x_ for all _x_ in  ['0']
EBX != _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EIP', 'ES_DPL']
EBX >= _x_ for all _x_ in  ['CPL', 'SMM']
EBX < _x_ for all _x_ in  ['DR6']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II', 'SMM']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD', 'CCS']
CPL != _x_ for all _x_ in  ['A20']
CPL >= _x_ for all _x_ in  ['SMM']
CPL <= _x_ for all _x_ in  ['CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL']
II <= _x_ for all _x_ in  ['A20', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL']
II >= _x_ for all _x_ in  ['SMM']
A20 < _x_ for all _x_ in  ['CR2']
A20 != _x_ for all _x_ in  ['CCD']
SMM < _x_ for all _x_ in  ['CR2']
SMM <= _x_ for all _x_ in  ['CCD', 'CCS']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT']
ES >= _x_ for all _x_ in  ['SS']
ES != _x_ for all _x_ in  ['CCD', 'GS']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS != _x_ for all _x_ in  ['GS']
SS > _x_ for all _x_ in  ['FS', 'LDT']
SS != _x_ for all _x_ in  ['GS']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR']
GS != _x_ for all _x_ in  ['LDT', 'TR']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
GDT > _x_ for all _x_ in  ['IDT']
CR0 < _x_ for all _x_ in  ['CR2']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS']
DR6 > _x_ for all _x_ in  ['CCS']
DR6 != _x_ for all _x_ in  ['CCD']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  0x31();condition="CPL==0"
== begin equality sets ==
['0', 'CC0', 'CPL', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['"006000000000ffffffff00cf9a00"', 'CS']
['"006800000000ffffffff00cf9300"', 'SS']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
EAX >= _x_ for all _x_ in  ['0', 'CPL', 'orig(CPL)']
EAX != _x_ for all _x_ in  ['ECX']
ECX >= _x_ for all _x_ in  ['0', 'CPL', 'II', 'orig(CPL)', 'orig(II)']
EDX >= _x_ for all _x_ in  ['0', 'CPL', 'orig(CPL)']
EIP > _x_ for all _x_ in  ['CR2', 'orig(CR2)']
CPL <= _x_ for all _x_ in  ['CCS', 'II', 'orig(CPL)', 'orig(EAX)', 'orig(ECX)', 'orig(EDX)', 'orig(II)']
ES > _x_ for all _x_ in  ['SS']
CS <= _x_ for all _x_ in  ['orig(CS)', 'orig(SS)']
SS <= _x_ for all _x_ in  ['orig(SS)']
GS >= _x_ for all _x_ in  ['orig(GS)']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  0x31();condition="not(CPL==0)"
== begin equality sets ==
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['3086034988L', 'EBX']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(DS_DPL)', 'orig(ES_DPL)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CR2', 'orig(CR2)']
['"007300000000ffffffff00cffa00"', 'CS']
== end equality sets ==
== begin equivalence sets ==
[' (CPL < A20)', '(CPL < ES_DPL)', '(CPL <= II)', '(CPL <= orig(II))', '(CPL == 0)', '(CPL == 0) ', '(CPL == SMM)', '(CS == "006000000000ffffffff00cf9a00")', '(ES > SS)', '(SS == "006800000000ffffffff00cf9300")']
[' (CPL == ES_DPL)', '(CPL == 3)', '(CPL == 3) ', '(CPL > A20)', '(CPL > II)', '(CPL > SMM)', '(CPL > orig(II))', '(CS == "007300000000ffffffff00cffa00")', '(ES == SS)', '(SS == "007b00000000ffffffff00cff300")']
== end equivalence sets ==
== begin inequality properties ==
EAX != _x_ for all _x_ in  ['CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EBX', 'EFL', 'EIP', 'ES_DPL', 'orig(CCS)', 'orig(CR2)', 'orig(EBX)', 'orig(ECX)', 'orig(EFL)', 'orig(EIP)']
EAX < _x_ for all _x_ in  ['CCD', 'DR6', 'EIP', 'orig(CCD)', 'orig(EIP)']
EAX >= _x_ for all _x_ in  ['-1', 'II']
EAX <= _x_ for all _x_ in  ['orig(EAX)']
EBX > _x_ for all _x_ in  ['CCS', 'CPL', 'CR2', 'ECX', 'EFL']
EBX != _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'ECX', 'EDX', 'EFL', 'EIP', 'ES_DPL', 'II', 'orig(CCS)', 'orig(CPL)', 'orig(CR2)', 'orig(EAX)', 'orig(ECX)', 'orig(EDX)', 'orig(EFL)', 'orig(EIP)']
EBX < _x_ for all _x_ in  ['CCD', 'DR6', 'orig(CCD)']
EBX >= _x_ for all _x_ in  ['-1']
EBX <= _x_ for all _x_ in  ['orig(EBX)']
ECX < _x_ for all _x_ in  ['CCD', 'CR2', 'DR6', 'EIP', 'orig(CCD)', 'orig(EBX)', 'orig(EIP)']
ECX != _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'orig(CCS)', 'orig(CR2)', 'orig(EAX)', 'orig(EFL)', 'orig(EIP)']
ECX >= _x_ for all _x_ in  ['-1']
ECX <= _x_ for all _x_ in  ['orig(ECX)']
EDX < _x_ for all _x_ in  ['CCD', 'DR6', 'EIP', 'orig(CCD)', 'orig(EIP)']
EDX != _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'orig(CCS)', 'orig(CR2)', 'orig(EBX)', 'orig(EFL)', 'orig(EIP)']
EDX >= _x_ for all _x_ in  ['II']
EDX <= _x_ for all _x_ in  ['orig(EDX)']
EIP > _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II', 'SMM', 'orig(CCS)', 'orig(CPL)', 'orig(ECX)', 'orig(EFL)', 'orig(II)']
EIP < _x_ for all _x_ in  ['CCD', 'DR6', 'orig(CCD)', 'orig(EBX)']
EIP >= _x_ for all _x_ in  ['CR2', 'orig(CR2)']
EIP != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
EIP <= _x_ for all _x_ in  ['orig(EIP)']
EFL > _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'ES_DPL', 'II', 'SMM', 'orig(CPL)', 'orig(II)']
EFL < _x_ for all _x_ in  ['CCD', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'orig(CCD)', 'orig(CR2)', 'orig(EBX)', 'orig(EIP)']
EFL != _x_ for all _x_ in  ['CCD', 'CCS', 'ES_DPL', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
EFL >= _x_ for all _x_ in  ['orig(EFL)']
CPL >= _x_ for all _x_ in  ['II', 'SMM', 'orig(CPL)']
CPL < _x_ for all _x_ in  ['CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'orig(CCD)', 'orig(CCS)', 'orig(CR2)', 'orig(EFL)', 'orig(EIP)']
CPL != _x_ for all _x_ in  ['A20', 'CCS', 'orig(EAX)', 'orig(ECX)', 'orig(EDX)']
CPL <= _x_ for all _x_ in  ['CCD', 'ES_DPL', 'orig(CCD)', 'orig(CCS)', 'orig(EBX)']
II < _x_ for all _x_ in  ['CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL', 'orig(CCD)', 'orig(CCS)', 'orig(CR2)', 'orig(EFL)', 'orig(EIP)']
II <= _x_ for all _x_ in  ['A20', 'CCS', 'orig(CPL)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
II >= _x_ for all _x_ in  ['SMM']
A20 < _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'orig(CCD)', 'orig(CCS)', 'orig(CR2)', 'orig(EFL)', 'orig(EIP)']
A20 != _x_ for all _x_ in  ['CCD', 'orig(CCD)', 'orig(CPL)', 'orig(ECX)', 'orig(EDX)']
A20 >= _x_ for all _x_ in  ['orig(II)']
ES_DPL < _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'orig(CR2)', 'orig(EIP)']
ES_DPL != _x_ for all _x_ in  ['CCD', 'orig(CCD)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)', 'orig(EFL)']
ES_DPL >= _x_ for all _x_ in  ['orig(CPL)', 'orig(II)']
CR0 > _x_ for all _x_ in  ['CCS', 'orig(CCS)', 'orig(CPL)', 'orig(EFL)', 'orig(II)']
CR0 < _x_ for all _x_ in  ['CCD', 'CR2', 'orig(CCD)', 'orig(CR2)', 'orig(EIP)']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CR2 > _x_ for all _x_ in  ['CCS', 'CR3', 'CR4', 'DR7', 'orig(CCS)', 'orig(CPL)', 'orig(ECX)', 'orig(EFL)', 'orig(II)']
CR2 < _x_ for all _x_ in  ['CCD', 'DR6', 'orig(CCD)', 'orig(EBX)', 'orig(EIP)']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)', 'orig(EIP)']
CR2 >= _x_ for all _x_ in  ['orig(CR2)']
CR3 > _x_ for all _x_ in  ['CCS', 'orig(CCS)', 'orig(CPL)', 'orig(EFL)', 'orig(II)']
CR3 < _x_ for all _x_ in  ['CCD', 'orig(CCD)', 'orig(CR2)', 'orig(EIP)']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CR4 > _x_ for all _x_ in  ['CCS', 'orig(CCS)', 'orig(CPL)', 'orig(EFL)', 'orig(II)']
CR4 < _x_ for all _x_ in  ['CCD', 'orig(CCD)', 'orig(CR2)', 'orig(EIP)']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
DR7 < _x_ for all _x_ in  ['CCD', 'orig(CCD)', 'orig(CR2)', 'orig(EIP)']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
DR7 > _x_ for all _x_ in  ['CCS', 'orig(CPL)', 'orig(EFL)', 'orig(II)']
CCS < _x_ for all _x_ in  ['CCD', 'orig(CCD)', 'orig(CCS)', 'orig(EBX)', 'orig(EIP)']
CCS >= _x_ for all _x_ in  ['0', 'orig(CPL)']
CCS != _x_ for all _x_ in  ['orig(CCD)', 'orig(CR2)', 'orig(EAX)', 'orig(EDX)', 'orig(EFL)', 'orig(EIP)']
CCD >= _x_ for all _x_ in  ['0', 'orig(CCS)', 'orig(CPL)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)', 'orig(EFL)', 'orig(EIP)']
CCD != _x_ for all _x_ in  ['orig(CCD)', 'orig(CR2)', 'orig(EFL)', 'orig(EIP)']
SMM < _x_ for all _x_ in  ['CR2', 'orig(CR2)', 'orig(EFL)', 'orig(EIP)']
SMM <= _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(CPL)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)', 'orig(II)']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT', 'orig(CS)']
ES >= _x_ for all _x_ in  ['SS', 'orig(SS)']
ES != _x_ for all _x_ in  ['GS', 'orig(GS)']
ES < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS != _x_ for all _x_ in  ['GS', 'orig(GS)', 'orig(SS)']
CS >= _x_ for all _x_ in  ['orig(CS)']
SS > _x_ for all _x_ in  ['FS', 'LDT']
SS != _x_ for all _x_ in  ['GS', 'orig(CS)', 'orig(GS)']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR', 'orig(CS)', 'orig(GS)', 'orig(SS)']
GS != _x_ for all _x_ in  ['LDT', 'TR', 'orig(CS)', 'orig(SS)']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR', 'orig(CS)', 'orig(SS)']
LDT != _x_ for all _x_ in  ['orig(GS)']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
TR > _x_ for all _x_ in  ['orig(CS)', 'orig(SS)']
TR != _x_ for all _x_ in  ['orig(GS)']
GDT > _x_ for all _x_ in  ['IDT', 'orig(CS)', 'orig(GS)', 'orig(SS)']
IDT > _x_ for all _x_ in  ['orig(CS)', 'orig(GS)', 'orig(SS)']
DR6 > _x_ for all _x_ in  ['CCS', 'orig(CCS)', 'orig(CPL)', 'orig(CR2)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)', 'orig(EFL)', 'orig(EIP)', 'orig(II)']
DR6 != _x_ for all _x_ in  ['CCD', 'orig(CCD)', 'orig(EAX)', 'orig(ECX)']
== end inequality properties ==
== begin implication properties ==
(CPL == 0) ==>  _x_ for all _x_ in  ['(CPL <= CCS)', '(CPL <= orig(CPL))', '(CPL <= orig(EAX))', '(CPL <= orig(ECX))', '(CPL <= orig(EDX))', '(CS < orig(SS))', '(CS <= orig(CS))', '(EAX != ECX)', '(EAX >= 0)', '(EAX >= CPL)', '(EAX >= SMM)', '(EAX >= orig(CPL))', '(ECX >= 0)', '(ECX >= CPL)', '(ECX >= II)', '(ECX >= SMM)', '(ECX >= orig(CPL))', '(ECX >= orig(II))', '(EDX >= 0)', '(EDX >= CPL)', '(EDX >= SMM)', '(EDX >= orig(CPL))', '(EIP > CR2)', '(EIP > orig(CR2))', '(GS >= orig(GS))', '(GS one of { "0000000000000000000000000000", "00d8c110a0000000000f00009300" })', '(II one of { 0, 1 })', '(SS <= orig(SS))', '(orig(EFL) >= 2)', '(orig(II) one of { 0, 1 })']
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  0xef()
== begin equality sets ==
['0', 'CC0', 'CPL', 'CPUIDXE', 'CS_DPL', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'SS_DPL', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES']
['3', 'DS_DPL', 'ES_DPL']
['"006000000000ffffffff00cf9a00"', 'CS']
['"006800000000ffffffff00cf9300"', 'SS']
['"0000000000000000000000000000"', 'FS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
EAX >= _x_ for all _x_ in  ['0', 'CPL', 'II']
EAX != _x_ for all _x_ in  ['CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ECX', 'EIP', 'ES_DPL']
EBX >= _x_ for all _x_ in  ['0', 'CPL', 'II']
EBX != _x_ for all _x_ in  ['CCD', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EIP', 'ES_DPL']
EBX < _x_ for all _x_ in  ['DR6']
ECX >= _x_ for all _x_ in  ['0', 'CPL', 'II']
ECX != _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'ES_DPL']
EDX >= _x_ for all _x_ in  ['0', 'CPL']
EDX != _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL']
EDX < _x_ for all _x_ in  ['DR6']
EFL >= _x_ for all _x_ in  ['2', 'A20', 'CPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7']
EFL != _x_ for all _x_ in  ['CCD', 'CCS']
CCS >= _x_ for all _x_ in  ['0']
CCD >= _x_ for all _x_ in  ['0']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD', 'CCS']
CPL <= _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'II']
II <= _x_ for all _x_ in  ['A20', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL']
A20 < _x_ for all _x_ in  ['CR2']
A20 != _x_ for all _x_ in  ['CCD']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT', 'SS']
ES != _x_ for all _x_ in  ['CCD', 'GS']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS != _x_ for all _x_ in  ['GS']
SS > _x_ for all _x_ in  ['FS', 'LDT']
SS != _x_ for all _x_ in  ['GS']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR']
GS != _x_ for all _x_ in  ['LDT', 'TR']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
GDT > _x_ for all _x_ in  ['IDT']
CR0 < _x_ for all _x_ in  ['CR2']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS']
DR6 > _x_ for all _x_ in  ['CCS']
DR6 != _x_ for all _x_ in  ['CCD']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  0xef();condition="CPL==0"
== begin equality sets ==
['0', 'CC0', 'CPL', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPL)', 'orig(CPUIDXE)', 'orig(CS_DPL)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(SS_DPL)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['"006000000000ffffffff00cf9a00"', 'CS', 'orig(CS)']
['"006800000000ffffffff00cf9300"', 'SS', 'orig(SS)']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
EAX >= _x_ for all _x_ in  ['0', 'CPL', 'II', 'orig(II)']
EBX >= _x_ for all _x_ in  ['0', 'CPL', 'II', 'orig(II)']
EDX >= _x_ for all _x_ in  ['CPL']
CPL <= _x_ for all _x_ in  ['II', 'orig(EAX)', 'orig(EDX)', 'orig(II)']
ES > _x_ for all _x_ in  ['SS']
GS >= _x_ for all _x_ in  ['orig(GS)']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  0xef();condition="not(CPL==0)"
== begin equality sets ==
['0', '3', 'CC0', 'CPL', 'CPUIDXE', 'CS_DPL', 'DR0', 'DR1', 'DR2', 'DR3', 'DS_DPL', 'EFER', 'ES_DPL', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'SS_DPL', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPL)', 'orig(CPUIDXE)', 'orig(CS_DPL)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(DS_DPL)', 'orig(EFER)', 'orig(ES_DPL)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(SS_DPL)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['3086034988L', 'EBX']
['3222285665L', 'EIP']
['135', 'EFL']
['"0000000000000000000000000000"', '"00d8c110a0000000000f00009300"', 'FS', 'GS', 'orig(FS)']
['1027', 'CCS']
['3240296420L', '4294966272L', 'CCD']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['ECX', 'orig(ECX)']
['EDX', 'orig(EDX)']
['"007300000000ffffffff00cffa00"', 'CS']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
EDX >= _x_ for all _x_ in  ['0', 'SMM']
EDX != _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'orig(EFL)', 'orig(EIP)']
EDX < _x_ for all _x_ in  ['DR6']
EFL >= _x_ for all _x_ in  ['2', 'A20', 'CPL', 'II', 'SMM', 'orig(II)']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'orig(EIP)']
EFL != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(ECX)', 'orig(EDX)']
CCS >= _x_ for all _x_ in  ['0', 'orig(II)']
CCS != _x_ for all _x_ in  ['orig(CCD)', 'orig(EDX)', 'orig(EFL)', 'orig(EIP)']
CCD >= _x_ for all _x_ in  ['0']
CCD != _x_ for all _x_ in  ['orig(CCS)', 'orig(EBX)', 'orig(EFL)', 'orig(EIP)']
EAX != _x_ for all _x_ in  ['CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ECX', 'EDX', 'EIP', 'ES_DPL', 'orig(CCS)', 'orig(ECX)', 'orig(EIP)']
EBX != _x_ for all _x_ in  ['CCD', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EIP', 'ES_DPL', 'orig(EIP)']
EBX < _x_ for all _x_ in  ['DR6']
ECX != _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EDX', 'EFL', 'EIP', 'ES_DPL', 'orig(EFL)', 'orig(EIP)']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II', 'SMM', 'orig(EFL)', 'orig(II)']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CPL != _x_ for all _x_ in  ['A20']
CPL >= _x_ for all _x_ in  ['SMM']
CPL <= _x_ for all _x_ in  ['CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL', 'orig(CCD)', 'orig(CCS)', 'orig(EBX)', 'orig(ECX)', 'orig(EFL)', 'orig(EIP)']
II <= _x_ for all _x_ in  ['A20', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EFL)', 'orig(EIP)']
II >= _x_ for all _x_ in  ['SMM']
A20 < _x_ for all _x_ in  ['CR2', 'orig(EFL)', 'orig(EIP)']
A20 != _x_ for all _x_ in  ['CCD', 'orig(CCD)']
A20 >= _x_ for all _x_ in  ['orig(II)']
SMM < _x_ for all _x_ in  ['CR2', 'orig(EFL)', 'orig(EIP)']
SMM <= _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)', 'orig(II)']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT', 'orig(CS)', 'orig(II)', 'orig(SS)']
ES >= _x_ for all _x_ in  ['SS']
ES != _x_ for all _x_ in  ['CCD', 'GS', 'orig(CCD)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)', 'orig(GS)']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR', 'orig(EIP)']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS != _x_ for all _x_ in  ['GS', 'orig(GS)', 'orig(SS)']
CS >= _x_ for all _x_ in  ['orig(CS)']
SS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(CS)']
SS != _x_ for all _x_ in  ['GS', 'orig(GS)']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
SS >= _x_ for all _x_ in  ['orig(SS)']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR', 'orig(CS)', 'orig(GS)', 'orig(SS)']
GS != _x_ for all _x_ in  ['LDT', 'TR', 'orig(CS)', 'orig(SS)']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR', 'orig(CS)', 'orig(SS)']
LDT != _x_ for all _x_ in  ['orig(GS)']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
TR > _x_ for all _x_ in  ['orig(CS)', 'orig(SS)']
TR != _x_ for all _x_ in  ['orig(GS)']
GDT > _x_ for all _x_ in  ['IDT', 'orig(CS)', 'orig(GS)', 'orig(SS)']
IDT > _x_ for all _x_ in  ['orig(CS)', 'orig(GS)', 'orig(SS)']
CR0 < _x_ for all _x_ in  ['CR2', 'orig(EIP)']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CR0 > _x_ for all _x_ in  ['orig(EFL)', 'orig(II)']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7', 'orig(EFL)', 'orig(II)']
CR2 < _x_ for all _x_ in  ['DR6', 'orig(EIP)']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CR3 < _x_ for all _x_ in  ['orig(EIP)']
CR3 > _x_ for all _x_ in  ['orig(EFL)', 'orig(II)']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CR4 < _x_ for all _x_ in  ['orig(EIP)']
CR4 > _x_ for all _x_ in  ['orig(EFL)', 'orig(II)']
DR6 > _x_ for all _x_ in  ['CCS', 'orig(CCS)', 'orig(EBX)', 'orig(EDX)', 'orig(EFL)', 'orig(EIP)', 'orig(II)']
DR6 != _x_ for all _x_ in  ['CCD', 'orig(CCD)', 'orig(EAX)', 'orig(ECX)']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
DR7 < _x_ for all _x_ in  ['orig(EIP)']
DR7 > _x_ for all _x_ in  ['orig(EFL)', 'orig(II)']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  addl()
== begin equality sets ==
['CPL', 'CS_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES']
['3', 'DS_DPL', 'ES_DPL']
['"0000000000000000000000000000"', 'FS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
[' (CPL == ES_DPL)', '(CPL == 3)', '(CPL == 3) ', '(CPL > A20)', '(CPL > II)', '(CS == "007300000000ffffffff00cffa00")', '(CS > GS)', '(ES == SS)', '(ES > GS)', '(FS == GS)', '(GS < LDT)', '(GS < TR)', '(GS == "0000000000000000000000000000")', '(SS == "007b00000000ffffffff00cff300")', '(SS > GS)']
[' (CPL == 0)', '(CPL == II)', '(CS == "006000000000ffffffff00cf9a00")', '(EFL == 135)', '(EIP == 3222285665L)', '(EIP == 3222285665L) ', '(GS == "00d8c110a0000000000f00009300")', '(SS == "006800000000ffffffff00cf9300")']
== end equivalence sets ==
== begin inequality properties ==
EAX >= _x_ for all _x_ in  ['-1']
EAX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'II']
EDX >= _x_ for all _x_ in  ['-1']
EDX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL']
EDX < _x_ for all _x_ in  ['DR6']
CCD >= _x_ for all _x_ in  ['0']
ARG1 != _x_ for all _x_ in  ['ARG2']
ARG1 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'GS', 'IDT', 'LDT', 'SS', 'TR']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'GS', 'IDT', 'LDT', 'SS', 'TR']
ADDR != _x_ for all _x_ in  ['CCD', 'CCS', 'EAX', 'EBX', 'EDX', 'EIP']
ADDR > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'ECX', 'EFL', 'ES_DPL', 'II']
ADDR < _x_ for all _x_ in  ['DR6']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'II']
EBX < _x_ for all _x_ in  ['DR6']
ECX < _x_ for all _x_ in  ['CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP']
ECX <= _x_ for all _x_ in  ['CPL', 'ES_DPL']
ECX != _x_ for all _x_ in  ['A20']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II']
EIP >= _x_ for all _x_ in  ['CR2']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD', 'CCS']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'ES_DPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7']
EFL != _x_ for all _x_ in  ['CCD', 'CCS']
CPL >= _x_ for all _x_ in  ['II']
CPL != _x_ for all _x_ in  ['A20', 'CCD', 'CCS']
CPL <= _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL']
II < _x_ for all _x_ in  ['CR2']
II <= _x_ for all _x_ in  ['CCD', 'CCS']
A20 < _x_ for all _x_ in  ['CR2']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT']
ES >= _x_ for all _x_ in  ['SS']
ES != _x_ for all _x_ in  ['CCD', 'CCS', 'GS']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS != _x_ for all _x_ in  ['CCD', 'GS']
SS > _x_ for all _x_ in  ['FS', 'LDT']
SS != _x_ for all _x_ in  ['GS']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR']
GS != _x_ for all _x_ in  ['LDT', 'TR']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
GDT > _x_ for all _x_ in  ['IDT']
CR0 < _x_ for all _x_ in  ['CR2']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS']
DR6 != _x_ for all _x_ in  ['CCD', 'CCS']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS']
== end inequality properties ==
== begin implication properties ==
(CPL == 3) ==>  _x_ for all _x_ in  ['(EBX one of { -1, 3086034988L })', '(ECX one of { -1, 0, 3 })']
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  addl();condition="CPL==0"
== begin equality sets ==
['-1', 'EAX', 'ECX', 'EDX', 'orig(ECX)', 'orig(EDX)']
['0', 'CC0', 'CPL', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['"$4,"', '"%eax,"', 'ARG1']
['"%eax"', '"-0x18(%ebp)"', 'ARG2']
['3085963999L', '3085964002L', 'ADDR']
['3086034988L', 'EBX']
['3222285665L', 'EIP']
['135', 'EFL']
['"006000000000ffffffff00cf9a00"', 'CS']
['"006800000000ffffffff00cf9300"', 'SS']
['"00d8c110a0000000000f00009300"', 'GS']
['3085938696L', 'CR2']
['1027', 'CCS']
['4294966272L', 'CCD']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  addl();condition="not(CPL==0)"
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['EAX', 'orig(EAX)']
['EBX', 'orig(EBX)']
['ECX', 'orig(ECX)']
['EIP', 'orig(EIP)']
['EFL', 'orig(EFL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CCS', 'orig(CCS)']
['CCD', 'orig(CCD)']
== end equality sets ==
== begin equivalence sets ==
[' (CPL == ES_DPL)', '(CPL == 3)', '(CPL == 3) ', '(CPL > A20)', '(CPL > II)', '(CS == "007300000000ffffffff00cffa00")', '(CS > GS)', '(ES == SS)', '(ES > GS)', '(FS == GS)', '(GS < LDT)', '(GS < TR)', '(GS == "0000000000000000000000000000")', '(SS == "007b00000000ffffffff00cff300")', '(SS > GS)']
[' (CPL == 0)', '(CPL == II)', '(CS == "006000000000ffffffff00cf9a00")', '(EFL == 135)', '(EIP == 3222285665L)', '(EIP == 3222285665L) ', '(GS == "00d8c110a0000000000f00009300")', '(SS == "006800000000ffffffff00cf9300")']
== end equivalence sets ==
== begin inequality properties ==
EAX >= _x_ for all _x_ in  ['-1']
EAX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'II', 'orig(ADDR)']
EDX >= _x_ for all _x_ in  ['-1']
EDX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'orig(ADDR)']
EDX < _x_ for all _x_ in  ['DR6']
EDX <= _x_ for all _x_ in  ['orig(EDX)']
CCD >= _x_ for all _x_ in  ['0']
CCD != _x_ for all _x_ in  ['orig(ADDR)', 'orig(EDX)']
ARG1 != _x_ for all _x_ in  ['ARG2', 'CS', 'ES', 'FS', 'GS', 'LDT', 'SS', 'TR', 'orig(ARG1)', 'orig(ARG2)']
ARG1 < _x_ for all _x_ in  ['GDT', 'IDT']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'GS', 'IDT', 'LDT', 'SS', 'TR']
ARG2 != _x_ for all _x_ in  ['orig(ARG1)']
ADDR != _x_ for all _x_ in  ['CCD', 'CCS', 'EAX', 'EBX', 'EDX', 'EIP', 'orig(EDX)']
ADDR > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'ECX', 'EFL', 'ES_DPL', 'II', 'orig(ADDR)']
ADDR < _x_ for all _x_ in  ['DR6']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'II', 'orig(ADDR)']
EBX < _x_ for all _x_ in  ['DR6']
ECX < _x_ for all _x_ in  ['CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'orig(ADDR)']
ECX <= _x_ for all _x_ in  ['CPL', 'ES_DPL']
ECX != _x_ for all _x_ in  ['A20']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II']
EIP >= _x_ for all _x_ in  ['CR2']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ADDR)', 'orig(EDX)']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'ES_DPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'orig(ADDR)']
EFL != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EDX)']
CPL >= _x_ for all _x_ in  ['II']
CPL != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'orig(EDX)']
CPL <= _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL', 'orig(ADDR)']
II < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
II <= _x_ for all _x_ in  ['CCD', 'CCS']
A20 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
A20 != _x_ for all _x_ in  ['orig(EDX)']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT', 'orig(ARG1)', 'orig(ARG2)']
ES >= _x_ for all _x_ in  ['SS']
ES != _x_ for all _x_ in  ['CCD', 'CCS', 'GS', 'orig(EDX)']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR', 'orig(ADDR)']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(ARG1)', 'orig(ARG2)']
CS != _x_ for all _x_ in  ['CCD', 'GS', 'orig(ADDR)', 'orig(EDX)']
SS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(ARG1)', 'orig(ARG2)']
SS != _x_ for all _x_ in  ['GS']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR']
FS > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
GS != _x_ for all _x_ in  ['LDT', 'TR']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
GS > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
LDT > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
TR > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
GDT > _x_ for all _x_ in  ['IDT', 'orig(ARG1)', 'orig(ARG2)']
IDT > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
CR0 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EDX)']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6', 'orig(ADDR)']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EDX)']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EDX)']
CR3 < _x_ for all _x_ in  ['orig(ADDR)']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EDX)']
CR4 < _x_ for all _x_ in  ['orig(ADDR)']
DR6 != _x_ for all _x_ in  ['CCD', 'CCS']
DR6 > _x_ for all _x_ in  ['orig(ADDR)', 'orig(EDX)']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EDX)']
DR7 < _x_ for all _x_ in  ['orig(ADDR)']
== end inequality properties ==
== begin implication properties ==
(CPL == 3) ==>  _x_ for all _x_ in  ['(EBX one of { -1, 3086034988L })', '(ECX one of { -1, 0, 3 })']
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  andb()
== begin equality sets ==
['-1', 'EAX', 'EBX', 'ECX', 'EDX']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  andb();condition="not(CPL==0)"
== begin equality sets ==
['ARG2', 'orig(ARG2)']
['-1', 'EAX', 'EBX', 'ECX', 'EDX', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
['EIP', 'orig(EIP)']
['EFL', 'orig(EFL)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CCS', 'orig(CCS)']
['CCD', 'orig(CCD)']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  andl()
== begin equality sets ==
['-1', 'EBX', 'ECX', 'EDX']
['3085991408L', 'CR2', 'EIP']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['"$0xfffffff0,"', 'ARG1']
['"%edx"', 'ARG2']
['3085991447L', 'ADDR']
['3086035512L', 'EAX']
['659', 'EFL']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
['145', 'CCS']
['3240296420L', 'CCD']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  andl();condition="not(CPL==0)"
== begin equality sets ==
['3086035512L', 'EAX', 'orig(EAX)']
['-1', 'EBX', 'ECX', 'EDX', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
['3085991408L', 'CR2', 'EIP', 'orig(CR2)', 'orig(EIP)']
['659', 'EFL', 'orig(EFL)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['145', 'CCS', 'orig(CCS)']
['3240296420L', 'CCD', 'orig(CCD)']
['"%esp,"', 'ARG1']
['"-0x5c(%ebp)"', 'ARG2']
['3085991450L', 'ADDR']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  calll_far()
== begin equality sets ==
['CPL', 'CS_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES']
['3', 'DS_DPL', 'ES_DPL']
['"0000000000000000000000000000"', 'FS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
EAX >= _x_ for all _x_ in  ['-1', 'ECX']
EAX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'II']
EDX >= _x_ for all _x_ in  ['-1']
EDX < _x_ for all _x_ in  ['CCD', 'DR6', 'EIP']
EDX != _x_ for all _x_ in  ['A20', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL']
ARG1 > _x_ for all _x_ in  ['ARG2', 'CS', 'ES', 'FS', 'GS', 'LDT', 'SS', 'TR']
ARG1 < _x_ for all _x_ in  ['GDT', 'IDT']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'GS', 'IDT', 'LDT', 'SS', 'TR']
ADDR != _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'EAX', 'EBX', 'EDX', 'EIP']
ADDR > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'ECX', 'EFL', 'ES_DPL', 'II']
ADDR < _x_ for all _x_ in  ['DR6']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'II']
EBX < _x_ for all _x_ in  ['DR6']
ECX <= _x_ for all _x_ in  ['CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EDX', 'EFL', 'EIP', 'ES_DPL']
ECX != _x_ for all _x_ in  ['A20', 'CPL']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD', 'CCS']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'ES_DPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7']
EFL != _x_ for all _x_ in  ['CCD', 'CCS']
CPL >= _x_ for all _x_ in  ['II']
CPL != _x_ for all _x_ in  ['A20', 'CCD', 'CCS']
CPL <= _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL']
II < _x_ for all _x_ in  ['CR2']
II <= _x_ for all _x_ in  ['CCD', 'CCS']
A20 < _x_ for all _x_ in  ['CR2']
A20 != _x_ for all _x_ in  ['CCS']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT']
ES >= _x_ for all _x_ in  ['SS']
ES != _x_ for all _x_ in  ['CCD', 'CCS', 'GS']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS != _x_ for all _x_ in  ['GS']
SS > _x_ for all _x_ in  ['FS', 'LDT']
SS != _x_ for all _x_ in  ['GS']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR']
GS != _x_ for all _x_ in  ['LDT', 'TR']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
GDT > _x_ for all _x_ in  ['IDT']
CR0 < _x_ for all _x_ in  ['CR2']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS']
DR6 != _x_ for all _x_ in  ['CCD', 'CCS']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  calll_far();condition="CPL==0"
== begin equality sets ==
['-1', 'EAX', 'EBX', 'ECX', 'EDX']
['0', '3', 'CC0', 'CPL', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'DS_DPL', 'EFER', 'ES_DPL', 'FS_DPL', 'GS_DPL', 'HLT', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPL)', 'orig(CPUIDXE)', 'orig(CS_DPL)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(SS_DPL)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['"006800000000ffffffff00cf9300"', 'ES', 'SS', 'orig(SS)']
['"00d8c110a0000000000f00009300"', 'FS', 'GS', 'orig(GS)']
['"006000000000ffffffff00cf9a00"', '"007300000000ffffffff00cffa00"', 'CS']
['ARG2', 'orig(ARG2)']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  calll_far();condition="not(CPL==0)"
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(DS_DPL)', 'orig(ES_DPL)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EAX % orig(EAX)', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'II % ADDR', 'II % orig(EAX)', 'II % orig(EBX)', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CR2', 'orig(CR2)']
['"007300000000ffffffff00cffa00"', 'CS']
== end equality sets ==
== begin equivalence sets ==
[' (CCD one of { 0, 4093, 3240296420L })', '(CPL == 3)', '(CPL == ES_DPL)', '(CR2 == orig(CR2))', '(CS == "007300000000ffffffff00cffa00")', '(EFL one of { 514, 582, 659 })', '(EFL one of { 514, 582, 659 }) ', '(ES == SS)', '(FS == GS)', '(GS == "0000000000000000000000000000")', '(SS == "007b00000000ffffffff00cff300")']
[' (CCD one of { 512, 4294966272L })', '(CPL == 0)', '(CPL == SMM)', '(CS == "006000000000ffffffff00cf9a00")', '(EFL one of { 135, 518 })', '(EIP one of { 3222285665L, 3222355386L })', '(EIP one of { 3222285665L, 3222355386L }) ', '(GS == "00d8c110a0000000000f00009300")', '(SS == "006800000000ffffffff00cf9300")']
== end equivalence sets ==
== begin inequality properties ==
ADDR >= _x_ for all _x_ in  ['-1', 'orig(ECX)']
ADDR != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EAX', 'EBX', 'ECX', 'EDX', 'EFL', 'EIP', 'ES_DPL', 'II', 'SMM', 'orig(ADDR)', 'orig(CCD)', 'orig(CCS)', 'orig(CPL)', 'orig(CR2)', 'orig(EFL)', 'orig(EIP)']
ADDR < _x_ for all _x_ in  ['DR6']
EDX >= _x_ for all _x_ in  ['0', 'II', 'SMM', 'orig(ECX)', 'orig(EDX)']
EDX != _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'orig(ADDR)', 'orig(CR2)', 'orig(EAX)', 'orig(EBX)', 'orig(EFL)', 'orig(EIP)']
EDX < _x_ for all _x_ in  ['DR6']
ARG1 != _x_ for all _x_ in  ['ARG2', 'CS', 'ES', 'FS', 'GS', 'LDT', 'SS', 'TR', 'orig(ARG2)', 'orig(CS)', 'orig(GS)', 'orig(SS)']
ARG1 < _x_ for all _x_ in  ['GDT', 'IDT']
ARG1 <= _x_ for all _x_ in  ['orig(ARG1)']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'GS', 'IDT', 'LDT', 'SS', 'TR', 'orig(ARG1)', 'orig(CS)', 'orig(GS)', 'orig(SS)']
EAX != _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EBX', 'ECX', 'EFL', 'EIP', 'ES_DPL', 'orig(ADDR)', 'orig(CPL)', 'orig(CR2)', 'orig(EBX)', 'orig(EDX)', 'orig(EFL)', 'orig(EIP)']
EAX >= _x_ for all _x_ in  ['SMM', 'orig(EAX)', 'orig(ECX)']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'ECX', 'EDX', 'EFL', 'EIP', 'ES_DPL', 'II', 'SMM', 'orig(ADDR)', 'orig(CCD)', 'orig(CCS)', 'orig(CPL)', 'orig(CR2)', 'orig(EFL)', 'orig(EIP)']
EBX < _x_ for all _x_ in  ['DR6']
EBX >= _x_ for all _x_ in  ['orig(EBX)']
ECX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'orig(ADDR)', 'orig(CCD)', 'orig(CCS)', 'orig(CR2)', 'orig(EAX)', 'orig(EBX)', 'orig(EFL)', 'orig(EIP)']
ECX < _x_ for all _x_ in  ['DR6']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II', 'SMM', 'orig(CPL)', 'orig(ECX)', 'orig(EFL)']
EIP >= _x_ for all _x_ in  ['CR2', 'orig(CR2)']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)', 'orig(EIP)']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'ES_DPL', 'II', 'SMM', 'orig(CPL)', 'orig(ECX)']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'orig(ADDR)', 'orig(CR2)', 'orig(EIP)']
EFL != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
CPL != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
CPL >= _x_ for all _x_ in  ['SMM', 'orig(ECX)']
CPL <= _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL', 'orig(ADDR)', 'orig(CR2)', 'orig(EFL)', 'orig(EIP)']
II <= _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL', 'orig(ADDR)', 'orig(CCD)', 'orig(CCS)', 'orig(CPL)', 'orig(CR2)', 'orig(EFL)', 'orig(EIP)']
II >= _x_ for all _x_ in  ['SMM']
II != _x_ for all _x_ in  ['orig(EAX)', 'orig(EBX)']
A20 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)', 'orig(CR2)', 'orig(EFL)', 'orig(EIP)']
A20 != _x_ for all _x_ in  ['CCD', 'orig(CCS)', 'orig(CPL)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
SMM < _x_ for all _x_ in  ['CR2', 'orig(ADDR)', 'orig(CR2)', 'orig(EFL)', 'orig(EIP)']
SMM <= _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(CPL)']
SMM != _x_ for all _x_ in  ['orig(EAX)', 'orig(EBX)']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT', 'orig(ARG2)', 'orig(CS)']
ES >= _x_ for all _x_ in  ['SS', 'orig(CPL)', 'orig(ECX)', 'orig(SS)']
ES != _x_ for all _x_ in  ['CCD', 'CCS', 'GS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)', 'orig(GS)']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR', 'orig(ADDR)', 'orig(ARG1)', 'orig(CR2)', 'orig(EFL)', 'orig(EIP)']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR', 'orig(ARG1)']
CS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(ARG2)', 'orig(ECX)']
CS != _x_ for all _x_ in  ['GS', 'orig(ADDR)', 'orig(CPL)', 'orig(CR2)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)', 'orig(EFL)', 'orig(EIP)', 'orig(GS)', 'orig(SS)']
SS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(ARG2)']
SS != _x_ for all _x_ in  ['GS', 'orig(CS)', 'orig(GS)']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR', 'orig(ARG1)']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR', 'orig(ARG1)', 'orig(CS)', 'orig(GS)', 'orig(SS)']
FS > _x_ for all _x_ in  ['orig(ARG2)']
GS != _x_ for all _x_ in  ['LDT', 'TR', 'orig(CS)', 'orig(SS)']
GS < _x_ for all _x_ in  ['GDT', 'IDT', 'orig(ARG1)']
GS > _x_ for all _x_ in  ['orig(ARG2)']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR', 'orig(ARG1)', 'orig(CS)', 'orig(SS)']
LDT > _x_ for all _x_ in  ['orig(ARG2)']
LDT != _x_ for all _x_ in  ['orig(GS)']
TR < _x_ for all _x_ in  ['GDT', 'IDT', 'orig(ARG1)']
TR > _x_ for all _x_ in  ['orig(ARG2)', 'orig(CS)', 'orig(SS)']
TR != _x_ for all _x_ in  ['orig(GS)']
GDT > _x_ for all _x_ in  ['IDT', 'orig(ARG1)', 'orig(ARG2)', 'orig(CS)', 'orig(GS)', 'orig(SS)']
IDT > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)', 'orig(CS)', 'orig(GS)', 'orig(SS)']
CR0 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)', 'orig(CR2)', 'orig(EIP)']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
CR0 > _x_ for all _x_ in  ['orig(CPL)', 'orig(ECX)', 'orig(EFL)']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7', 'orig(CPL)', 'orig(ECX)', 'orig(EFL)']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ADDR)', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)', 'orig(EIP)']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
CR3 < _x_ for all _x_ in  ['orig(ADDR)', 'orig(CR2)', 'orig(EIP)']
CR3 > _x_ for all _x_ in  ['orig(CPL)', 'orig(ECX)', 'orig(EFL)']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
CR4 < _x_ for all _x_ in  ['orig(ADDR)', 'orig(CR2)', 'orig(EIP)']
CR4 > _x_ for all _x_ in  ['orig(CPL)', 'orig(ECX)', 'orig(EFL)']
DR6 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)']
DR6 > _x_ for all _x_ in  ['orig(ADDR)', 'orig(CPL)', 'orig(CR2)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)', 'orig(EFL)', 'orig(EIP)']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
DR7 < _x_ for all _x_ in  ['orig(ADDR)', 'orig(CR2)', 'orig(EIP)']
DR7 > _x_ for all _x_ in  ['orig(CPL)', 'orig(ECX)', 'orig(EFL)']
CCD != _x_ for all _x_ in  ['orig(ADDR)', 'orig(CPL)', 'orig(CR2)', 'orig(EAX)', 'orig(EBX)', 'orig(EFL)', 'orig(EIP)']
CCD > _x_ for all _x_ in  ['orig(ECX)', 'orig(EDX)']
== end inequality properties ==
== begin implication properties ==
(EFL one of { 514, 582, 659 }) ==>  _x_ for all _x_ in  ['(EDX one of { 0, 4, 3218687872L })', '(II == 0)', '(II == SMM)', '(orig(CPL) one of { 0, 3 })', '(orig(CS) one of { "006000000000ffffffff00cf9a00", "007300000000ffffffff00cffa00" })', '(orig(EBX) one of { -1, 3086022069L, 3086034988L })', '(orig(ECX) one of { -1, 0, 3 })', '(orig(GS) one of { "0000000000000000000000000000", "00d8c110a0000000000f00009300" })', '(orig(SS) one of { "006800000000ffffffff00cf9300", "007b00000000ffffffff00cff300" })']
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  cld()
== begin equality sets ==
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EAX', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['3086034988L', 'EBX']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['3085938696L', 'CR2']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  cld();condition="not(CPL==0)"
== begin equality sets ==
['ECX', 'orig(ECX)']
['EIP', 'orig(EIP)']
['EFL', 'orig(EFL)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EAX)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['3085938696L', 'CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CCS', 'orig(CCS)']
['CCD', 'orig(CCD)']
['-1', 'EBX']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  cmovnel()
== begin equality sets ==
['-1', 'EAX', 'ECX', 'EDX']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['"%edx,"', 'ARG1']
['"%eax"', 'ARG2']
['3085964071L', 'ADDR']
['3086034988L', 'EBX']
['3085964048L', 'EIP']
['663', 'EFL']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['3085938696L', 'CR2']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
['8', 'CCS']
['4294967290L', 'CCD']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  cmovnel();condition="not(CPL==0)"
== begin equality sets ==
['-1', 'EAX', 'ECX', 'EDX', 'orig(EAX)', 'orig(ECX)', 'orig(EDX)']
['3086034988L', 'EBX', 'orig(EBX)']
['3085964048L', 'EIP', 'orig(EIP)']
['663', 'EFL', 'orig(EFL)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['3085938696L', 'CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['8', 'CCS', 'orig(CCS)']
['4294967290L', 'CCD', 'orig(CCD)']
['"%eax,"', 'ARG1']
['"(%ecx)"', 'ARG2']
['3085964074L', 'ADDR']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  cmpb()
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['3086034988L', 'EBX']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  cmpb();condition="not(CPL==0)"
== begin equality sets ==
['ARG2', 'orig(ARG2)']
['EAX', 'orig(EAX)']
['3086034988L', 'EBX', 'orig(EBX)']
['ECX', 'orig(ECX)']
['EDX', 'orig(EDX)']
['EIP', 'orig(EIP)']
['EFL', 'orig(EFL)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CCS', 'orig(CCS)']
['CCD', 'orig(CCD)']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  cmpl()
== begin equality sets ==
['CPL', 'CS_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES']
['3', 'DS_DPL', 'ES_DPL']
['"0000000000000000000000000000"', 'FS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
[' (CPL == ES_DPL)', '(CPL == 3)', '(CPL == 3) ', '(CPL > A20)', '(CPL > II)', '(CS == "007300000000ffffffff00cffa00")', '(CS > GS)', '(ES == SS)', '(ES > GS)', '(FS == GS)', '(GS < LDT)', '(GS < TR)', '(GS == "0000000000000000000000000000")', '(SS == "007b00000000ffffffff00cff300")', '(SS > GS)']
[' (CPL == 0)', '(CPL == II)', '(CS == "006000000000ffffffff00cf9a00")', '(EFL == 135)', '(EIP == 3222285665L)', '(EIP == 3222285665L) ', '(GS == "00d8c110a0000000000f00009300")', '(SS == "006800000000ffffffff00cf9300")']
== end equivalence sets ==
== begin inequality properties ==
ECX >= _x_ for all _x_ in  ['-1']
ECX != _x_ for all _x_ in  ['A20', 'CCD', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'ES_DPL']
EDX >= _x_ for all _x_ in  ['-1']
EDX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'II']
EDX < _x_ for all _x_ in  ['DR6']
ARG1 != _x_ for all _x_ in  ['ARG2', 'CS', 'ES', 'FS', 'GS', 'LDT', 'SS', 'TR']
ARG1 < _x_ for all _x_ in  ['GDT', 'IDT']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'GS', 'IDT', 'LDT', 'SS', 'TR']
ADDR != _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'EAX', 'EBX', 'ECX', 'EDX', 'EIP']
ADDR > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II']
ADDR < _x_ for all _x_ in  ['DR6']
EAX != _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'II']
EAX < _x_ for all _x_ in  ['DR6']
EAX <= _x_ for all _x_ in  ['CCD']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'II']
EBX < _x_ for all _x_ in  ['DR6']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD', 'CCS']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'ES_DPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7']
EFL != _x_ for all _x_ in  ['CCD', 'CCS']
CPL >= _x_ for all _x_ in  ['II']
CPL != _x_ for all _x_ in  ['A20', 'CCD', 'CCS']
CPL <= _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL']
II < _x_ for all _x_ in  ['CCS', 'CR2']
II <= _x_ for all _x_ in  ['CCD']
A20 < _x_ for all _x_ in  ['CR2']
A20 <= _x_ for all _x_ in  ['CCS']
A20 != _x_ for all _x_ in  ['CCD']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT']
ES >= _x_ for all _x_ in  ['SS']
ES != _x_ for all _x_ in  ['CCD', 'CCS', 'GS']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS != _x_ for all _x_ in  ['CCD', 'GS']
SS > _x_ for all _x_ in  ['FS', 'LDT']
SS != _x_ for all _x_ in  ['GS']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR']
GS != _x_ for all _x_ in  ['LDT', 'TR']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
GDT > _x_ for all _x_ in  ['IDT']
CR0 < _x_ for all _x_ in  ['CR2']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS']
DR6 != _x_ for all _x_ in  ['CCD', 'CCS']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS']
== end inequality properties ==
== begin implication properties ==
(CPL == 3) ==>  _x_ for all _x_ in  ['(EAX one of { -1, 134578588, 3218687360L })', '(EBX one of { -1, 3086034988L })', '(ECX != CPL)', '(ECX != II)']
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  cmpl();condition="CPL==0"
== begin equality sets ==
['-1', 'EAX', 'EBX', 'orig(EAX)', 'orig(EBX)']
['0', 'CC0', 'CPL', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['"%eax"', 'ARG2', 'orig(ARG2)']
['3222285665L', 'EIP']
['135', 'EFL']
['"006000000000ffffffff00cf9a00"', 'CS']
['"006800000000ffffffff00cf9300"', 'SS']
['"00d8c110a0000000000f00009300"', 'GS']
['1027', 'CCS']
['4294966272L', 'CCD']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  cmpl();condition="not(CPL==0)"
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['EBX', 'orig(EBX)']
['ECX', 'orig(ECX)']
['EDX', 'orig(EDX)']
['EIP', 'orig(EIP)']
['EFL', 'orig(EFL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EDX % EAX', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EAX) % EAX', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CCS', 'orig(CCS)']
['CCD', 'orig(CCD)']
== end equality sets ==
== begin equivalence sets ==
[' (CPL == ES_DPL)', '(CPL == 3)', '(CPL == 3) ', '(CPL > A20)', '(CPL > II)', '(CS == "007300000000ffffffff00cffa00")', '(CS > GS)', '(ES == SS)', '(ES > GS)', '(FS == GS)', '(GS < LDT)', '(GS < TR)', '(GS == "0000000000000000000000000000")', '(SS == "007b00000000ffffffff00cff300")', '(SS > GS)']
[' (CPL == 0)', '(CPL == II)', '(CS == "006000000000ffffffff00cf9a00")', '(EFL == 135)', '(EIP == 3222285665L)', '(EIP == 3222285665L) ', '(GS == "00d8c110a0000000000f00009300")', '(SS == "006800000000ffffffff00cf9300")']
== end equivalence sets ==
== begin inequality properties ==
ECX != _x_ for all _x_ in  ['A20', 'CCD', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'II', 'orig(ADDR)']
ECX >= _x_ for all _x_ in  ['-1']
EDX >= _x_ for all _x_ in  ['-1']
EDX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'II', 'orig(ADDR)']
EDX < _x_ for all _x_ in  ['DR6']
ARG1 != _x_ for all _x_ in  ['ARG2', 'CS', 'ES', 'FS', 'GS', 'LDT', 'SS', 'TR', 'orig(ARG1)', 'orig(ARG2)']
ARG1 < _x_ for all _x_ in  ['GDT', 'IDT']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'GS', 'IDT', 'LDT', 'SS', 'TR']
ARG2 != _x_ for all _x_ in  ['orig(ARG1)']
ADDR != _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'EAX', 'EBX', 'ECX', 'EDX', 'EIP', 'orig(EAX)']
ADDR > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II', 'orig(ADDR)']
ADDR < _x_ for all _x_ in  ['DR6']
EAX <= _x_ for all _x_ in  ['CCD', 'DR6', 'EDX', 'orig(EAX)']
EAX != _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'II', 'orig(ADDR)']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'II', 'orig(ADDR)']
EBX < _x_ for all _x_ in  ['DR6']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ADDR)', 'orig(EAX)']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'ES_DPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'orig(ADDR)']
EFL != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)']
CPL >= _x_ for all _x_ in  ['II']
CPL != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'orig(EAX)']
CPL <= _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL', 'orig(ADDR)']
II < _x_ for all _x_ in  ['CCS', 'CR2', 'orig(ADDR)']
II <= _x_ for all _x_ in  ['CCD']
II != _x_ for all _x_ in  ['orig(EAX)']
A20 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
A20 <= _x_ for all _x_ in  ['CCS']
A20 != _x_ for all _x_ in  ['CCD', 'orig(EAX)']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT', 'orig(ARG2)']
ES >= _x_ for all _x_ in  ['SS']
ES != _x_ for all _x_ in  ['CCD', 'CCS', 'GS', 'orig(ARG1)', 'orig(EAX)']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR', 'orig(ADDR)']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(ARG2)']
CS != _x_ for all _x_ in  ['CCD', 'GS', 'orig(ADDR)', 'orig(ARG1)', 'orig(EAX)']
SS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(ARG2)']
SS != _x_ for all _x_ in  ['GS', 'orig(ARG1)']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR']
FS != _x_ for all _x_ in  ['orig(ARG1)']
FS > _x_ for all _x_ in  ['orig(ARG2)']
GS != _x_ for all _x_ in  ['LDT', 'TR', 'orig(ARG1)']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
GS > _x_ for all _x_ in  ['orig(ARG2)']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
LDT != _x_ for all _x_ in  ['orig(ARG1)']
LDT > _x_ for all _x_ in  ['orig(ARG2)']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
TR != _x_ for all _x_ in  ['orig(ARG1)']
TR > _x_ for all _x_ in  ['orig(ARG2)']
GDT > _x_ for all _x_ in  ['IDT', 'orig(ARG1)', 'orig(ARG2)']
IDT > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
CR0 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ADDR)', 'orig(EAX)']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)']
CR3 < _x_ for all _x_ in  ['orig(ADDR)']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)']
CR4 < _x_ for all _x_ in  ['orig(ADDR)']
DR6 != _x_ for all _x_ in  ['CCD', 'CCS']
DR6 > _x_ for all _x_ in  ['orig(ADDR)', 'orig(EAX)']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)']
DR7 < _x_ for all _x_ in  ['orig(ADDR)']
CCD != _x_ for all _x_ in  ['orig(ADDR)']
CCD >= _x_ for all _x_ in  ['orig(EAX)']
== end inequality properties ==
== begin implication properties ==
(CPL == 3) ==>  _x_ for all _x_ in  ['(EAX one of { -1, 3218687360L })', '(EBX one of { -1, 3086034988L })', '(ECX != CPL)', '(ECX != II)', '(orig(EAX) one of { -1, 134578588, 3218687360L })']
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  divl()
== begin equality sets ==
['-1', 'EAX', 'EDX']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['"%eax"', 'ARG2']
['3086034988L', 'EBX']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['3085938696L', 'CR2']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  divl();condition="not(CPL==0)"
== begin equality sets ==
['"%eax"', 'ARG2', 'orig(ARG2)']
['-1', 'EAX', 'EDX', 'orig(EAX)', 'orig(EDX)']
['3086034988L', 'EBX', 'orig(EBX)']
['ECX', 'orig(ECX)']
['EIP', 'orig(EIP)']
['EFL', 'orig(EFL)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['3085938696L', 'CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CCS', 'orig(CCS)']
['CCD', 'orig(CCD)']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  incl()
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CCD % EAX', 'CCS % EAX', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
ECX >= _x_ for all _x_ in  ['-1']
ECX < _x_ for all _x_ in  ['CCD', 'CR2', 'DR6', 'EIP']
ECX != _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'II']
CCS >= _x_ for all _x_ in  ['0']
CCD >= _x_ for all _x_ in  ['0']
ARG1 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'IDT', 'LDT', 'TR']
ARG2 != _x_ for all _x_ in  ['CS', 'ES', 'FS', 'LDT', 'TR']
ARG2 < _x_ for all _x_ in  ['GDT', 'IDT']
ADDR > _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EAX', 'ECX', 'EDX', 'EFL', 'EIP', 'II']
ADDR != _x_ for all _x_ in  ['CCD', 'EBX']
ADDR < _x_ for all _x_ in  ['DR6']
EAX <= _x_ for all _x_ in  ['CR0', 'CR2', 'DR6', 'EBX', 'EDX', 'EIP']
EAX != _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR3', 'CR4', 'DR7', 'EFL', 'II']
EBX >= _x_ for all _x_ in  ['ECX', 'EDX']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'II']
EBX < _x_ for all _x_ in  ['DR6']
EDX < _x_ for all _x_ in  ['CR0', 'CR2', 'DR6', 'EIP']
EDX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR3', 'CR4', 'DR7', 'EFL']
EIP > _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'II']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7']
EFL != _x_ for all _x_ in  ['CCD', 'CCS']
CPL < _x_ for all _x_ in  ['CR2']
CPL != _x_ for all _x_ in  ['CCD', 'CCS']
II < _x_ for all _x_ in  ['CR2']
II <= _x_ for all _x_ in  ['CCD', 'CCS']
A20 < _x_ for all _x_ in  ['CR2']
A20 != _x_ for all _x_ in  ['CCD']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT']
ES < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS < _x_ for all _x_ in  ['GDT', 'IDT', 'LDT', 'TR']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
GDT > _x_ for all _x_ in  ['IDT']
CR0 < _x_ for all _x_ in  ['CR2']
CR0 > _x_ for all _x_ in  ['CCS']
CR0 != _x_ for all _x_ in  ['CCD']
CR2 > _x_ for all _x_ in  ['CCS', 'CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD']
CR3 > _x_ for all _x_ in  ['CCS']
CR3 != _x_ for all _x_ in  ['CCD']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS']
DR6 > _x_ for all _x_ in  ['CCS']
DR6 != _x_ for all _x_ in  ['CCD']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  incl();condition="not(CPL==0)"
== begin equality sets ==
['EAX', 'orig(EAX)']
['EBX', 'orig(EBX)']
['EIP', 'orig(EIP)']
['EFL', 'orig(EFL)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CCD % EAX', 'CCS % EAX', 'CCS % ECX', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(ECX) % ECX', 'orig(EDX) % EDX', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CCS', 'orig(CCS)']
['CCD', 'orig(CCD)']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
ECX >= _x_ for all _x_ in  ['-1']
ECX <= _x_ for all _x_ in  ['CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'DR6', 'EDX', 'EIP', 'orig(ADDR)', 'orig(ECX)', 'orig(EDX)']
ECX != _x_ for all _x_ in  ['A20', 'CPL', 'CR4', 'DR7', 'EFL', 'II']
CCS >= _x_ for all _x_ in  ['0']
CCS < _x_ for all _x_ in  ['orig(ADDR)']
CCS != _x_ for all _x_ in  ['orig(EDX)']
CCD >= _x_ for all _x_ in  ['0', 'orig(ECX)']
CCD != _x_ for all _x_ in  ['orig(ADDR)', 'orig(EDX)']
ARG1 != _x_ for all _x_ in  ['ARG2', 'CS', 'ES', 'FS', 'LDT', 'TR', 'orig(ARG1)', 'orig(ARG2)']
ARG1 < _x_ for all _x_ in  ['GDT', 'IDT']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'IDT', 'LDT', 'TR']
ARG2 <= _x_ for all _x_ in  ['orig(ARG1)']
ADDR > _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EAX', 'ECX', 'EDX', 'EFL', 'EIP', 'II', 'orig(ADDR)', 'orig(ECX)', 'orig(EDX)']
ADDR != _x_ for all _x_ in  ['CCD', 'EBX']
ADDR < _x_ for all _x_ in  ['DR6']
EAX <= _x_ for all _x_ in  ['CR0', 'CR2', 'DR6', 'EBX', 'EDX', 'EIP', 'orig(ADDR)', 'orig(EDX)']
EAX != _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR3', 'CR4', 'DR7', 'EFL', 'II']
EBX >= _x_ for all _x_ in  ['ECX', 'EDX', 'orig(ECX)', 'orig(EDX)']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'II', 'orig(ADDR)']
EBX < _x_ for all _x_ in  ['DR6']
EDX < _x_ for all _x_ in  ['CR0', 'CR2', 'DR6', 'EIP', 'orig(ADDR)']
EDX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR3', 'CR4', 'DR7', 'EFL', 'II']
EDX <= _x_ for all _x_ in  ['orig(EDX)']
EIP > _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'II', 'orig(ECX)', 'orig(EDX)']
EIP < _x_ for all _x_ in  ['DR6', 'orig(ADDR)']
EIP != _x_ for all _x_ in  ['CCD']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'orig(ADDR)']
EFL != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ECX)', 'orig(EDX)']
CPL < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
CPL != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ECX)', 'orig(EDX)']
II < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
II <= _x_ for all _x_ in  ['CCD', 'CCS']
II != _x_ for all _x_ in  ['orig(ECX)']
A20 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
A20 != _x_ for all _x_ in  ['CCD', 'orig(ECX)', 'orig(EDX)']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT', 'orig(ARG1)']
ES < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
ES != _x_ for all _x_ in  ['orig(ARG2)']
CS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(ARG1)']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
CS != _x_ for all _x_ in  ['orig(ARG2)']
FS < _x_ for all _x_ in  ['GDT', 'IDT', 'LDT', 'TR']
FS > _x_ for all _x_ in  ['orig(ARG1)']
FS != _x_ for all _x_ in  ['orig(ARG2)']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
LDT > _x_ for all _x_ in  ['orig(ARG1)']
LDT != _x_ for all _x_ in  ['orig(ARG2)']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
TR > _x_ for all _x_ in  ['orig(ARG1)']
TR != _x_ for all _x_ in  ['orig(ARG2)']
GDT > _x_ for all _x_ in  ['IDT', 'orig(ARG1)', 'orig(ARG2)']
IDT > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
CR0 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
CR0 > _x_ for all _x_ in  ['CCS', 'orig(EDX)']
CR0 != _x_ for all _x_ in  ['CCD', 'orig(ECX)']
CR2 > _x_ for all _x_ in  ['CCS', 'CR3', 'CR4', 'DR7', 'orig(ECX)', 'orig(EDX)']
CR2 < _x_ for all _x_ in  ['DR6', 'orig(ADDR)']
CR2 != _x_ for all _x_ in  ['CCD']
CR3 > _x_ for all _x_ in  ['CCS']
CR3 != _x_ for all _x_ in  ['CCD', 'orig(ECX)', 'orig(EDX)']
CR3 < _x_ for all _x_ in  ['orig(ADDR)']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ECX)', 'orig(EDX)']
CR4 < _x_ for all _x_ in  ['orig(ADDR)']
DR6 > _x_ for all _x_ in  ['CCS', 'orig(ADDR)', 'orig(ECX)', 'orig(EDX)']
DR6 != _x_ for all _x_ in  ['CCD']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ECX)', 'orig(EDX)']
DR7 < _x_ for all _x_ in  ['orig(ADDR)']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  int()
== begin equality sets ==
['-1', 'EAX', 'EBX', 'ECX', 'EDX']
['0', 'CC0', 'CPL', 'CPUIDXE', 'CS_DPL', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'SS_DPL', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES']
['3', 'DS_DPL', 'ES_DPL']
['"$0x80"', 'ARG1']
['"%eax"', 'ARG2']
['3086015298L', 'ADDR']
['3222285665L', 'EIP']
['135', 'EFL']
['"006000000000ffffffff00cf9a00"', 'CS']
['"006800000000ffffffff00cf9300"', 'SS']
['"0000000000000000000000000000"', 'FS']
['"00d8c110a0000000000f00009300"', 'GS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['3086015280L', 'CR2']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
['1027', 'CCS']
['4294966272L', 'CCD']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  int();condition="CPL==0"
== begin equality sets ==
['"$0x80"', 'ARG1', 'orig(ARG1)']
['"%eax"', 'ARG2', 'orig(ARG2)']
['ADDR', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
['0', 'CC0', 'CPL', 'CPUIDXE', 'CS_DPL', 'DR0', 'DR1', 'DR2', 'DR3', 'ECX', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'SS_DPL', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPL)', 'orig(CPUIDXE)', 'orig(CS_DPL)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(SS_DPL)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['3222285665L', 'EIP', 'orig(EIP)']
['135', 'EFL', 'orig(EFL)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'orig(DS)', 'orig(ES)']
['"006000000000ffffffff00cf9a00"', 'CS', 'orig(CS)']
['"006800000000ffffffff00cf9300"', 'SS', 'orig(SS)']
['"0000000000000000000000000000"', 'FS', 'orig(FS)']
['"00d8c110a0000000000f00009300"', 'GS', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['3', 'DS_DPL', 'ES_DPL', 'orig(DS_DPL)', 'orig(ES_DPL)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['3086015280L', 'CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['4294966272L', 'CCD', 'orig(CCD)']
['4294967294L', 'EAX']
['3086022069L', 'EBX']
['4', 'EDX']
['133', 'CCS']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  ja()
== begin equality sets ==
['-1', 'EAX', 'EBX', 'EDX']
['0', 'CC0', 'CPL', 'CPUIDXE', 'CS_DPL', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'SS_DPL', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES']
['3', 'DS_DPL', 'ES_DPL']
['"0xb7f0e0c7"', 'ARG1']
['"%eax"', 'ARG2']
['3086016708L', 'ADDR']
['4294967288L', 'ECX']
['3222285665L', 'EIP']
['135', 'EFL']
['"006000000000ffffffff00cf9a00"', 'CS']
['"006800000000ffffffff00cf9300"', 'SS']
['"0000000000000000000000000000"', 'FS']
['"00d8c110a0000000000f00009300"', 'GS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['3085963760L', 'CR2']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
['1027', 'CCS']
['4294966272L', 'CCD']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  ja();condition="not(CPL==0)"
== begin equality sets ==
['"0xb7f0e0c7"', 'ARG1', 'orig(ARG1)']
['"%eax"', 'ARG2', 'orig(ARG2)']
['4294967288L', 'ECX', 'orig(ECX)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(DS_DPL)', 'orig(ES_DPL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPL)', 'orig(CPUIDXE)', 'orig(CS_DPL)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(SS_DPL)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['3085963760L', 'CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['3086016710L', 'ADDR']
['3085938688L', 'EAX']
['3218687440L', 'EBX']
['3086034988L', 'EDX']
['3086016701L', 'EIP']
['518', 'EFL']
['"007300000000ffffffff00cffa00"', 'CS']
['4', 'CCS']
['3240296420L', 'CCD']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  jae()
== begin equality sets ==
['CPL', 'CS_DPL', 'SS_DPL']
['0', 'CC0', 'CCD % EDX', 'CPUIDXE', 'CR2 % EDX', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES']
['3', 'DS_DPL', 'ES_DPL']
['"0000000000000000000000000000"', 'FS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
[' (ADDR > CCS)', '(CR0 > CCS)', '(CR2 > CCS)', '(CR2 one of { 3085938696L, 3085991408L, 3086015280L })', '(CR2 one of { 3085938696L, 3085991408L, 3086015280L }) ', '(EIP > CCS)']
[' (CCS == 3086036992L)', '(CR2 == 3085963760L)', '(EIP == 3085963895L)', '(EIP == 3085963895L) ']
== end equivalence sets ==
== begin inequality properties ==
ARG1 > _x_ for all _x_ in  ['ARG2', 'CS', 'ES', 'FS', 'GS', 'LDT', 'SS', 'TR']
ARG1 < _x_ for all _x_ in  ['GDT', 'IDT']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'GS', 'IDT', 'LDT', 'SS', 'TR']
ADDR > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EAX', 'ECX', 'EDX', 'EFL', 'ES_DPL', 'II']
ADDR != _x_ for all _x_ in  ['CCD', 'CCS', 'EBX', 'EIP']
ADDR < _x_ for all _x_ in  ['DR6']
EAX <= _x_ for all _x_ in  ['CCD', 'CR0', 'CR2', 'DR6', 'EBX', 'EIP']
EAX != _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'II']
EBX < _x_ for all _x_ in  ['DR6']
ECX <= _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EDX', 'EFL', 'EIP', 'ES_DPL', 'II']
EDX < _x_ for all _x_ in  ['CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP']
EDX != _x_ for all _x_ in  ['A20', 'CPL', 'ES_DPL', 'II']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II']
EIP >= _x_ for all _x_ in  ['CR2']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD', 'CCS']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'ES_DPL', 'II']
EFL < _x_ for all _x_ in  ['CCD', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7']
EFL != _x_ for all _x_ in  ['CCS']
CPL >= _x_ for all _x_ in  ['II']
CPL != _x_ for all _x_ in  ['A20', 'CCS']
CPL <= _x_ for all _x_ in  ['CCD', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL']
II < _x_ for all _x_ in  ['CCD', 'CR2']
II <= _x_ for all _x_ in  ['CCS']
A20 < _x_ for all _x_ in  ['CCD', 'CR2']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT']
ES >= _x_ for all _x_ in  ['SS']
ES != _x_ for all _x_ in  ['CCS', 'GS']
ES < _x_ for all _x_ in  ['CCD', 'CR2', 'GDT', 'IDT', 'TR']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS != _x_ for all _x_ in  ['CCD', 'GS']
SS > _x_ for all _x_ in  ['FS', 'LDT']
SS != _x_ for all _x_ in  ['GS']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR']
GS != _x_ for all _x_ in  ['LDT', 'TR']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
GDT > _x_ for all _x_ in  ['IDT']
CR0 < _x_ for all _x_ in  ['CR2']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS']
CR3 != _x_ for all _x_ in  ['CCS']
CR3 < _x_ for all _x_ in  ['CCD']
CR4 != _x_ for all _x_ in  ['CCS']
CR4 < _x_ for all _x_ in  ['CCD']
DR6 > _x_ for all _x_ in  ['CCS']
DR6 != _x_ for all _x_ in  ['CCD']
DR7 != _x_ for all _x_ in  ['CCS']
DR7 < _x_ for all _x_ in  ['CCD']
== end inequality properties ==
== begin implication properties ==
(CR2 one of { 3085938696L, 3085991408L, 3086015280L }) ==>  _x_ for all _x_ in  ['(ARG2 one of { "%eax", "%edi", "-0x68(%ebp)" })', '(CPL one of { 0, 3 })', '(CS one of { "006000000000ffffffff00cf9a00", "007300000000ffffffff00cffa00" })', '(EAX one of { -1, 134515128 })', '(EBX one of { -1, 3086034988L })', '(ECX one of { -1, 0 })', '(EDX one of { -1, 4 })', '(GS one of { "0000000000000000000000000000", "00d8c110a0000000000f00009300" })', '(SS one of { "006800000000ffffffff00cf9300", "007b00000000ffffffff00cff300" })']
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  jae();condition="CPL==0"
== begin equality sets ==
['-1', '3239272448L', '3353441528L', '647', '662', 'EAX', 'EBX', 'ECX', 'EDX', 'EFL']
['0', '3', 'CC0', 'CPL', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'DS_DPL', 'EFER', 'ES_DPL', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPL)', 'orig(CPUIDXE)', 'orig(CS_DPL)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(SS_DPL)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['"006800000000ffffffff00cf9300"', 'ES', 'SS', 'orig(SS)']
['"00d8c110a0000000000f00009300"', 'FS', 'GS', 'orig(GS)']
['"0xb7f0131b"', 'ARG1', 'orig(ARG1)']
['"%eax"', 'ARG2', 'orig(ARG2)']
['3085964035L', 'ADDR', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
['3085963895L', '3222637849L', 'EIP']
['"006000000000ffffffff00cf9a00"', '"007300000000ffffffff00cffa00"', 'CS']
['3085938696L', '3085963760L', 'CR2']
['148', '3086036992L', 'CCS']
['12', '4294868992L', 'CCD']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  jae();condition="not(CPL==0)"
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(DS_DPL)', 'orig(ES_DPL)']
['0', 'CC0', 'CCD % orig(EAX)', 'CCD % orig(EDX)', 'CCS % orig(EAX)', 'CCS % orig(EBX)', 'CCS % orig(EDX)', 'CPUIDXE', 'CR2 % orig(EDX)', 'DR0', 'DR1', 'DR2', 'DR3', 'EAX % orig(EAX)', 'EBX % orig(EBX)', 'ECX % orig(EDX)', 'EDX % orig(EDX)', 'EFER', 'EIP % orig(EDX)', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CR2', 'orig(CR2)']
['"007300000000ffffffff00cffa00"', 'CS']
== end equality sets ==
== begin equivalence sets ==
[' (ADDR != orig(EBX))', '(ADDR > A20)', '(ADDR > CCS)', '(ADDR > CPL)', '(ADDR > CR0)', '(ADDR > CR2)', '(ADDR > CR3)', '(ADDR > CR4)', '(ADDR > DR7)', '(ADDR > ECX)', '(ADDR > EFL)', '(ADDR > EIP)', '(ADDR > ES_DPL)', '(ADDR > II)', '(ADDR > orig(ADDR))', '(ADDR > orig(CCS))', '(ADDR > orig(CPL))', '(ADDR > orig(CR2))', '(ADDR > orig(EAX))', '(ADDR > orig(ECX))', '(ADDR > orig(EDX))', '(ADDR > orig(EFL))', '(ARG1 != orig(ARG1))', '(CCD one of { 0, 134515128, 3240296420L })', '(CCS <= CCD)', '(CPL == 3)', '(CPL == ES_DPL)', '(CPL > A20)', '(CPL > II)', '(CPL >= orig(CPL))', '(CR0 > orig(CCS))', '(CR2 == orig(CR2))', '(CR2 > orig(CCS))', '(CS == "007300000000ffffffff00cffa00")', '(CS > GS)', '(CS >= orig(CS))', '(EAX != EBX)', '(EAX != EFL)', '(EBX > CR0)', '(EBX > CR2)', '(EBX > CR3)', '(EBX > CR4)', '(EBX > DR7)', '(EBX > ECX)', '(EBX > EDX)', '(EBX > EFL)', '(EBX > orig(CCS))', '(EBX > orig(CR2))', '(EBX >= EIP)', '(EBX one of { 3085991425L, 3086022069L, 3086034988L })', '(EBX one of { 3085991425L, 3086022069L, 3086034988L }) ', '(ECX < CCD)', '(ECX < CR2)', '(ECX < EIP)', '(ECX < orig(ADDR))', '(ECX < orig(CR2))', '(ECX < orig(EIP))', '(EDX < orig(EIP))', '(EIP < orig(ADDR))', '(ES == SS)', '(ES > GS)', '(FS == GS)', '(GS < LDT)', '(GS < TR)', '(GS < orig(CS))', '(GS < orig(SS))', '(GS <= orig(GS))', '(GS == "0000000000000000000000000000")', '(SS == "007b00000000ffffffff00cff300")', '(SS > GS)', '(SS > orig(CS))', '(SS >= orig(SS))', '(orig(ADDR) > orig(CCS))', '(orig(CR2) > orig(CCS))', '(orig(CR2) one of { 3085938696L, 3085991408L, 3086015280L })', '(orig(EIP) > orig(CCS))']
== end equivalence sets ==
== begin inequality properties ==
ADDR > _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'ECX', 'EFL', 'EIP', 'II', 'orig(ADDR)', 'orig(CCS)', 'orig(CPL)', 'orig(EAX)', 'orig(ECX)', 'orig(EDX)', 'orig(EFL)']
ADDR != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EAX', 'EBX', 'ECX', 'EDX', 'EFL', 'EIP', 'ES_DPL', 'II', 'orig(ADDR)', 'orig(CCD)', 'orig(CCS)', 'orig(CPL)', 'orig(CR2)', 'orig(EBX)', 'orig(EFL)', 'orig(EIP)']
ADDR < _x_ for all _x_ in  ['DR6']
ADDR >= _x_ for all _x_ in  ['orig(EAX)', 'orig(ECX)', 'orig(EDX)']
EIP > _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II', 'orig(CCS)', 'orig(CPL)', 'orig(CR2)', 'orig(EAX)', 'orig(ECX)', 'orig(EDX)', 'orig(EFL)']
EIP < _x_ for all _x_ in  ['DR6', 'orig(ADDR)']
EIP != _x_ for all _x_ in  ['CCD', 'orig(ADDR)', 'orig(CCD)', 'orig(EBX)', 'orig(EIP)']
CR0 > _x_ for all _x_ in  ['CCS', 'orig(CCS)', 'orig(CPL)', 'orig(EAX)', 'orig(ECX)', 'orig(EDX)', 'orig(EFL)']
CR0 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)', 'orig(CR2)', 'orig(EIP)']
CR0 != _x_ for all _x_ in  ['CCD', 'orig(CCD)', 'orig(CCS)', 'orig(EBX)']
CR2 > _x_ for all _x_ in  ['CCS', 'CR3', 'CR4', 'DR7', 'orig(CCS)', 'orig(CPL)', 'orig(EAX)', 'orig(ECX)', 'orig(EDX)', 'orig(EFL)']
CR2 < _x_ for all _x_ in  ['DR6', 'orig(ADDR)']
CR2 != _x_ for all _x_ in  ['CCD', 'orig(CCD)', 'orig(CCS)', 'orig(EBX)']
CR2 <= _x_ for all _x_ in  ['orig(CR2)', 'orig(EIP)']
ECX >= _x_ for all _x_ in  ['-1', 'orig(ECX)']
ECX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EDX', 'EFL', 'EIP', 'orig(ADDR)', 'orig(CCS)', 'orig(CR2)', 'orig(EBX)', 'orig(EFL)', 'orig(EIP)']
ECX < _x_ for all _x_ in  ['CCD', 'CR2', 'DR6', 'EIP', 'orig(ADDR)', 'orig(CCD)', 'orig(EIP)']
CCS >= _x_ for all _x_ in  ['0', 'orig(ECX)', 'orig(EDX)']
CCS < _x_ for all _x_ in  ['orig(ADDR)', 'orig(CCD)', 'orig(CR2)', 'orig(EFL)', 'orig(EIP)']
CCS != _x_ for all _x_ in  ['orig(CPL)', 'orig(EAX)', 'orig(EBX)']
CCS <= _x_ for all _x_ in  ['CCD', 'orig(CCS)']
CCD >= _x_ for all _x_ in  ['0', 'orig(ECX)', 'orig(EDX)']
CCD != _x_ for all _x_ in  ['orig(ADDR)', 'orig(CCS)', 'orig(CPL)', 'orig(CR2)', 'orig(EAX)', 'orig(EBX)', 'orig(EFL)', 'orig(EIP)']
CCD <= _x_ for all _x_ in  ['orig(CCD)']
ARG1 != _x_ for all _x_ in  ['ARG2', 'CS', 'ES', 'FS', 'GS', 'LDT', 'SS', 'TR', 'orig(ARG1)', 'orig(ARG2)', 'orig(CS)', 'orig(GS)', 'orig(SS)']
ARG1 < _x_ for all _x_ in  ['GDT', 'IDT']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'GS', 'IDT', 'LDT', 'SS', 'TR', 'orig(ARG1)', 'orig(CS)', 'orig(GS)', 'orig(SS)']
ARG2 >= _x_ for all _x_ in  ['orig(ARG2)']
EAX != _x_ for all _x_ in  ['CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EBX', 'ECX', 'EDX', 'EFL', 'EIP', 'orig(ADDR)', 'orig(CCD)', 'orig(CCS)', 'orig(CR2)', 'orig(EBX)', 'orig(EFL)', 'orig(EIP)']
EAX > _x_ for all _x_ in  ['A20', 'CPL', 'ES_DPL', 'II', 'orig(CPL)', 'orig(ECX)', 'orig(EDX)']
EAX >= _x_ for all _x_ in  ['orig(EAX)']
EBX != _x_ for all _x_ in  ['CCD', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'ECX', 'EDX', 'orig(ADDR)', 'orig(CCD)', 'orig(CCS)', 'orig(CR2)', 'orig(EIP)']
EBX >= _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'ECX', 'EDX', 'EFL', 'EIP', 'ES_DPL', 'II', 'orig(CCS)', 'orig(CPL)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)', 'orig(EFL)']
EBX < _x_ for all _x_ in  ['DR6']
EDX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'orig(ADDR)', 'orig(CCD)', 'orig(CCS)', 'orig(CPL)', 'orig(CR2)', 'orig(EBX)', 'orig(EFL)', 'orig(EIP)']
EDX >= _x_ for all _x_ in  ['II', 'orig(EAX)', 'orig(ECX)', 'orig(EDX)']
EDX < _x_ for all _x_ in  ['DR6', 'orig(EIP)']
EFL > _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'ES_DPL', 'II', 'orig(CPL)', 'orig(ECX)', 'orig(EDX)']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'orig(ADDR)', 'orig(CCD)', 'orig(CR2)', 'orig(EIP)']
EFL != _x_ for all _x_ in  ['CCD', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)']
EFL >= _x_ for all _x_ in  ['orig(EFL)']
CPL >= _x_ for all _x_ in  ['II', 'orig(CPL)', 'orig(ECX)']
CPL != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
CPL <= _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL', 'orig(ADDR)', 'orig(CCD)', 'orig(CR2)', 'orig(EFL)', 'orig(EIP)']
II < _x_ for all _x_ in  ['CR2', 'orig(ADDR)', 'orig(CCD)', 'orig(CR2)', 'orig(EFL)', 'orig(EIP)']
II <= _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCS)', 'orig(CPL)']
II != _x_ for all _x_ in  ['orig(EAX)', 'orig(EBX)', 'orig(EDX)']
II >= _x_ for all _x_ in  ['orig(ECX)']
A20 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)', 'orig(CCD)', 'orig(CR2)', 'orig(EFL)', 'orig(EIP)']
A20 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CPL)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
A20 > _x_ for all _x_ in  ['orig(ECX)']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT', 'orig(ARG2)', 'orig(CS)', 'orig(ECX)']
ES >= _x_ for all _x_ in  ['SS', 'orig(CPL)', 'orig(SS)']
ES != _x_ for all _x_ in  ['CCD', 'CCS', 'GS', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)', 'orig(GS)']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR', 'orig(ADDR)', 'orig(ARG1)', 'orig(CCD)', 'orig(CR2)', 'orig(EFL)', 'orig(EIP)']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR', 'orig(ARG1)']
CS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(ARG2)']
CS != _x_ for all _x_ in  ['GS', 'orig(GS)', 'orig(SS)']
CS >= _x_ for all _x_ in  ['orig(CS)']
SS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(ARG2)']
SS != _x_ for all _x_ in  ['GS', 'orig(CS)', 'orig(GS)']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR', 'orig(ARG1)']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR', 'orig(ARG1)', 'orig(CS)', 'orig(GS)', 'orig(SS)']
FS > _x_ for all _x_ in  ['orig(ARG2)']
GS != _x_ for all _x_ in  ['LDT', 'TR', 'orig(CS)', 'orig(SS)']
GS < _x_ for all _x_ in  ['GDT', 'IDT', 'orig(ARG1)']
GS > _x_ for all _x_ in  ['orig(ARG2)']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR', 'orig(ARG1)', 'orig(CS)', 'orig(SS)']
LDT > _x_ for all _x_ in  ['orig(ARG2)']
LDT != _x_ for all _x_ in  ['orig(GS)']
TR < _x_ for all _x_ in  ['GDT', 'IDT', 'orig(ARG1)']
TR > _x_ for all _x_ in  ['orig(ARG2)', 'orig(CS)', 'orig(SS)']
TR != _x_ for all _x_ in  ['orig(GS)']
GDT > _x_ for all _x_ in  ['IDT', 'orig(ARG1)', 'orig(ARG2)', 'orig(CS)', 'orig(GS)', 'orig(SS)']
IDT > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)', 'orig(CS)', 'orig(GS)', 'orig(SS)']
CR3 > _x_ for all _x_ in  ['CCS', 'orig(CPL)', 'orig(ECX)', 'orig(EDX)', 'orig(EFL)']
CR3 != _x_ for all _x_ in  ['CCD', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)']
CR3 < _x_ for all _x_ in  ['orig(ADDR)', 'orig(CCD)', 'orig(CR2)', 'orig(EIP)']
CR4 > _x_ for all _x_ in  ['CCS', 'orig(CPL)', 'orig(ECX)', 'orig(EDX)', 'orig(EFL)']
CR4 != _x_ for all _x_ in  ['CCD', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)']
CR4 < _x_ for all _x_ in  ['orig(ADDR)', 'orig(CCD)', 'orig(CR2)', 'orig(EIP)']
DR6 > _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ADDR)', 'orig(CCS)', 'orig(CPL)', 'orig(CR2)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)', 'orig(EFL)', 'orig(EIP)']
DR6 != _x_ for all _x_ in  ['orig(CCD)']
DR7 > _x_ for all _x_ in  ['CCS', 'orig(CPL)', 'orig(ECX)', 'orig(EDX)', 'orig(EFL)']
DR7 != _x_ for all _x_ in  ['CCD', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)']
DR7 < _x_ for all _x_ in  ['orig(ADDR)', 'orig(CCD)', 'orig(CR2)', 'orig(EIP)']
== end inequality properties ==
== begin implication properties ==
(EBX one of { 3085991425L, 3086022069L, 3086034988L }) ==>  _x_ for all _x_ in  ['(CR2 one of { 3085938696L, 3085991408L, 3086015280L })', '(ECX >= -1)', '(orig(ARG2) one of { "%eax", "%edi", "-0x68(%ebp)" })', '(orig(CPL) one of { 0, 3 })', '(orig(CS) one of { "006000000000ffffffff00cf9a00", "007300000000ffffffff00cffa00" })', '(orig(EAX) one of { -1, 134515128 })', '(orig(EBX) one of { -1, 3086034988L })', '(orig(ECX) one of { -1, 0 })', '(orig(EDX) one of { -1, 4 })', '(orig(GS) one of { "0000000000000000000000000000", "00d8c110a0000000000f00009300" })', '(orig(SS) one of { "006800000000ffffffff00cf9300", "007b00000000ffffffff00cff300" })']
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  jb()
== begin equality sets ==
['-1', 'EAX', 'ECX', 'EDX']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['"0xb7f01310"', 'ARG1']
['"%eax"', 'ARG2']
['3085964057L', 'ADDR']
['3086034988L', 'EBX']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['3085938696L', 'CR2']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  jb();condition="not(CPL==0)"
== begin equality sets ==
['3086034988L', 'EBX', 'orig(EBX)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['3085938696L', 'CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['3085938688L', 'ECX']
['8', 'CCS']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  jbe()
== begin equality sets ==
['-1', 'EAX', 'ECX', 'EDX']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['"0xb7f012d0"', 'ARG1']
['"%edi"', 'ARG2']
['3085964084L', 'ADDR']
['3086034988L', 'EBX']
['3085964048L', 'EIP']
['663', 'EFL']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['3085938696L', 'CR2']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
['8', 'CCS']
['4294967290L', 'CCD']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  jbe();condition="not(CPL==0)"
== begin equality sets ==
['-1', 'EBX', 'orig(EAX)', 'orig(ECX)', 'orig(EDX)']
['3085938748L', 'ECX', 'EDX']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CCD', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'CCS', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['3085938696L', 'CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['"-0x4cc(%ebx),"', 'ARG1']
['"%esi"', 'ARG2']
['3085964086L', 'ADDR']
['60', 'EAX']
['3085963984L', 'EIP']
['582', 'EFL']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  je()
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
EAX >= _x_ for all _x_ in  ['-1']
EAX != _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP']
EAX < _x_ for all _x_ in  ['DR6']
ECX >= _x_ for all _x_ in  ['-1']
ECX != _x_ for all _x_ in  ['A20', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP']
EDX >= _x_ for all _x_ in  ['-1']
EDX != _x_ for all _x_ in  ['CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'II']
EDX < _x_ for all _x_ in  ['DR6']
CCD >= _x_ for all _x_ in  ['0']
ARG1 > _x_ for all _x_ in  ['ARG2', 'CS', 'ES', 'FS', 'LDT', 'TR']
ARG1 < _x_ for all _x_ in  ['GDT', 'IDT']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'IDT', 'LDT', 'TR']
ADDR != _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'EAX', 'EBX', 'ECX', 'EDX', 'EIP']
ADDR > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'II']
ADDR < _x_ for all _x_ in  ['DR6']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'II']
EBX < _x_ for all _x_ in  ['DR6']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'II']
EIP != _x_ for all _x_ in  ['CCD', 'CCS', 'CR2']
EIP < _x_ for all _x_ in  ['DR6']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7']
EFL != _x_ for all _x_ in  ['CCD', 'CCS']
CPL < _x_ for all _x_ in  ['CR2']
CPL != _x_ for all _x_ in  ['CCS']
II < _x_ for all _x_ in  ['CR2']
II <= _x_ for all _x_ in  ['CCD', 'CCS']
A20 < _x_ for all _x_ in  ['CR2']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT']
ES < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS < _x_ for all _x_ in  ['GDT', 'IDT', 'LDT', 'TR']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
GDT > _x_ for all _x_ in  ['IDT']
CR0 < _x_ for all _x_ in  ['CR2']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS']
DR6 != _x_ for all _x_ in  ['CCD', 'CCS']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  je();condition="not(CPL==0)"
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
ADDR >= _x_ for all _x_ in  ['-1']
ADDR != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EAX', 'EBX', 'ECX', 'EDX', 'EFL', 'EIP', 'II', 'orig(ADDR)', 'orig(CCD)', 'orig(CCS)', 'orig(EFL)', 'orig(EIP)']
ADDR < _x_ for all _x_ in  ['DR6']
EAX >= _x_ for all _x_ in  ['-1']
EAX != _x_ for all _x_ in  ['CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ECX', 'EFL', 'EIP', 'orig(ADDR)', 'orig(EFL)', 'orig(EIP)']
CCD >= _x_ for all _x_ in  ['0']
CCD != _x_ for all _x_ in  ['orig(ADDR)', 'orig(EBX)', 'orig(EDX)', 'orig(EFL)', 'orig(EIP)']
ARG1 != _x_ for all _x_ in  ['ARG2', 'CS', 'ES', 'FS', 'LDT', 'TR', 'orig(ARG2)']
ARG1 < _x_ for all _x_ in  ['GDT', 'IDT']
ARG1 <= _x_ for all _x_ in  ['orig(ARG1)']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'IDT', 'LDT', 'TR', 'orig(ARG1)']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'II', 'orig(ADDR)', 'orig(CCD)', 'orig(CCS)', 'orig(EFL)', 'orig(EIP)']
EBX < _x_ for all _x_ in  ['DR6']
EBX >= _x_ for all _x_ in  ['orig(EBX)']
ECX != _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EDX', 'EFL', 'EIP', 'orig(ADDR)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)', 'orig(EFL)', 'orig(EIP)']
ECX >= _x_ for all _x_ in  ['II']
EDX != _x_ for all _x_ in  ['CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'orig(ADDR)', 'orig(CCS)', 'orig(EFL)', 'orig(EIP)']
EDX >= _x_ for all _x_ in  ['orig(EDX)']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'II', 'orig(EFL)']
EIP != _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)', 'orig(EIP)']
EIP < _x_ for all _x_ in  ['DR6']
EIP <= _x_ for all _x_ in  ['orig(ADDR)']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'orig(ADDR)', 'orig(EIP)']
EFL != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CPL < _x_ for all _x_ in  ['CR2', 'orig(ADDR)', 'orig(EFL)', 'orig(EIP)']
CPL != _x_ for all _x_ in  ['CCS', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
II < _x_ for all _x_ in  ['CR2', 'orig(ADDR)', 'orig(EFL)', 'orig(EIP)']
II <= _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)']
II != _x_ for all _x_ in  ['orig(EBX)', 'orig(EDX)']
A20 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)', 'orig(EFL)', 'orig(EIP)']
A20 != _x_ for all _x_ in  ['orig(EAX)', 'orig(EBX)', 'orig(ECX)']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT', 'orig(ARG2)']
ES < _x_ for all _x_ in  ['GDT', 'IDT', 'TR', 'orig(ARG1)']
CS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(ARG2)']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR', 'orig(ARG1)']
CS != _x_ for all _x_ in  ['orig(ADDR)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)', 'orig(EFL)', 'orig(EIP)']
FS < _x_ for all _x_ in  ['GDT', 'IDT', 'LDT', 'TR', 'orig(ARG1)']
FS > _x_ for all _x_ in  ['orig(ARG2)']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR', 'orig(ARG1)']
LDT > _x_ for all _x_ in  ['orig(ARG2)']
TR < _x_ for all _x_ in  ['GDT', 'IDT', 'orig(ARG1)']
TR > _x_ for all _x_ in  ['orig(ARG2)']
GDT > _x_ for all _x_ in  ['IDT', 'orig(ARG1)', 'orig(ARG2)']
IDT > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
CR0 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)', 'orig(EIP)']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CR0 > _x_ for all _x_ in  ['orig(EFL)']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7', 'orig(EFL)']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ADDR)', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)', 'orig(EIP)']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CR3 < _x_ for all _x_ in  ['orig(ADDR)', 'orig(EIP)']
CR3 > _x_ for all _x_ in  ['orig(EFL)']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CR4 < _x_ for all _x_ in  ['orig(ADDR)', 'orig(EIP)']
CR4 > _x_ for all _x_ in  ['orig(EFL)']
DR6 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(ECX)']
DR6 > _x_ for all _x_ in  ['orig(ADDR)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)', 'orig(EFL)', 'orig(EIP)']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
DR7 < _x_ for all _x_ in  ['orig(ADDR)', 'orig(EIP)']
DR7 > _x_ for all _x_ in  ['orig(EFL)']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  jmp_far()
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CCD % EAX', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EDX % EAX', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  jmp_far();condition="not(CPL==0)"
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CCD % orig(EAX)', 'CCD % orig(ECX)', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EDX % orig(EAX)', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  jne()
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
EAX >= _x_ for all _x_ in  ['-1']
EAX < _x_ for all _x_ in  ['CR0', 'CR2', 'DR6', 'EIP']
EAX != _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR3', 'CR4', 'DR7', 'EFL']
ECX >= _x_ for all _x_ in  ['-1']
ECX != _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EDX', 'EFL', 'EIP']
ECX < _x_ for all _x_ in  ['DR6']
EDX >= _x_ for all _x_ in  ['-1']
EDX != _x_ for all _x_ in  ['CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'II']
CCS >= _x_ for all _x_ in  ['0']
CCD >= _x_ for all _x_ in  ['0']
ARG1 > _x_ for all _x_ in  ['ARG2', 'CS', 'ES', 'FS', 'LDT', 'TR']
ARG1 < _x_ for all _x_ in  ['GDT', 'IDT']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'IDT', 'LDT', 'TR']
ADDR > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EAX', 'EFL', 'II']
ADDR != _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'EBX', 'ECX', 'EDX', 'EIP']
ADDR < _x_ for all _x_ in  ['DR6']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'II']
EBX < _x_ for all _x_ in  ['DR6']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'II']
EIP != _x_ for all _x_ in  ['CCD', 'CCS', 'CR2']
EIP < _x_ for all _x_ in  ['DR6']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7']
EFL != _x_ for all _x_ in  ['CCD', 'CCS']
CPL < _x_ for all _x_ in  ['CR2']
CPL != _x_ for all _x_ in  ['CCD', 'CCS']
II < _x_ for all _x_ in  ['CR2']
II <= _x_ for all _x_ in  ['CCD', 'CCS']
A20 < _x_ for all _x_ in  ['CR2']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT']
ES < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS < _x_ for all _x_ in  ['GDT', 'IDT', 'LDT', 'TR']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
GDT > _x_ for all _x_ in  ['IDT']
CR0 < _x_ for all _x_ in  ['CR2']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS']
DR6 != _x_ for all _x_ in  ['CCD', 'CCS']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  jne();condition="not(CPL==0)"
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
ADDR >= _x_ for all _x_ in  ['-1']
ADDR != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EAX', 'EBX', 'ECX', 'EDX', 'EFL', 'EIP', 'II', 'orig(ADDR)', 'orig(CCD)', 'orig(CCS)', 'orig(EBX)', 'orig(EDX)', 'orig(EFL)', 'orig(EIP)']
ADDR < _x_ for all _x_ in  ['DR6']
EAX >= _x_ for all _x_ in  ['-1']
EAX != _x_ for all _x_ in  ['CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'orig(ADDR)', 'orig(EFL)', 'orig(EIP)']
EAX < _x_ for all _x_ in  ['DR6']
ECX >= _x_ for all _x_ in  ['-1']
ECX != _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'orig(ADDR)', 'orig(CCD)', 'orig(CCS)', 'orig(EFL)', 'orig(EIP)']
ECX < _x_ for all _x_ in  ['DR6']
EDX >= _x_ for all _x_ in  ['-1']
EDX != _x_ for all _x_ in  ['CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'II', 'orig(ADDR)', 'orig(EBX)', 'orig(EFL)', 'orig(EIP)']
CCD >= _x_ for all _x_ in  ['0']
CCD != _x_ for all _x_ in  ['orig(ADDR)', 'orig(CCS)', 'orig(EBX)', 'orig(EDX)', 'orig(EFL)', 'orig(EIP)']
ARG1 != _x_ for all _x_ in  ['ARG2', 'CS', 'ES', 'FS', 'LDT', 'TR', 'orig(ARG2)']
ARG1 < _x_ for all _x_ in  ['GDT', 'IDT']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'IDT', 'LDT', 'TR', 'orig(ARG1)']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EDX', 'EFL', 'EIP', 'II', 'orig(ADDR)', 'orig(CCD)', 'orig(CCS)', 'orig(EDX)', 'orig(EFL)', 'orig(EIP)']
EBX < _x_ for all _x_ in  ['DR6']
EBX >= _x_ for all _x_ in  ['orig(EAX)']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'II', 'orig(EAX)', 'orig(EFL)']
EIP != _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'orig(CCD)', 'orig(CCS)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)', 'orig(EIP)']
EIP < _x_ for all _x_ in  ['DR6', 'orig(ADDR)']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'orig(ADDR)', 'orig(EIP)']
EFL != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CPL < _x_ for all _x_ in  ['CR2', 'orig(ADDR)', 'orig(EFL)', 'orig(EIP)']
CPL != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
II < _x_ for all _x_ in  ['CR2', 'orig(ADDR)', 'orig(EFL)', 'orig(EIP)']
II <= _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)']
II != _x_ for all _x_ in  ['orig(EBX)', 'orig(EDX)']
A20 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)', 'orig(EFL)', 'orig(EIP)']
A20 != _x_ for all _x_ in  ['orig(EAX)', 'orig(EBX)', 'orig(ECX)']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT', 'orig(ARG2)']
ES < _x_ for all _x_ in  ['GDT', 'IDT', 'TR', 'orig(ARG1)']
CS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(ARG2)']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR', 'orig(ARG1)']
CS != _x_ for all _x_ in  ['orig(ADDR)', 'orig(EBX)', 'orig(EFL)', 'orig(EIP)']
FS < _x_ for all _x_ in  ['GDT', 'IDT', 'LDT', 'TR', 'orig(ARG1)']
FS > _x_ for all _x_ in  ['orig(ARG2)']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR', 'orig(ARG1)']
LDT > _x_ for all _x_ in  ['orig(ARG2)']
TR < _x_ for all _x_ in  ['GDT', 'IDT', 'orig(ARG1)']
TR > _x_ for all _x_ in  ['orig(ARG2)']
GDT > _x_ for all _x_ in  ['IDT', 'orig(ARG1)', 'orig(ARG2)']
IDT > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
CR0 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)', 'orig(EIP)']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CR0 > _x_ for all _x_ in  ['orig(EAX)', 'orig(EFL)']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7', 'orig(EAX)', 'orig(EFL)']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ADDR)', 'orig(CCD)', 'orig(CCS)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)', 'orig(EIP)']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CR3 < _x_ for all _x_ in  ['orig(ADDR)', 'orig(EIP)']
CR3 > _x_ for all _x_ in  ['orig(EFL)']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CR4 < _x_ for all _x_ in  ['orig(ADDR)', 'orig(EIP)']
CR4 > _x_ for all _x_ in  ['orig(EFL)']
DR6 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EDX)']
DR6 > _x_ for all _x_ in  ['orig(ADDR)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EFL)', 'orig(EIP)']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
DR7 < _x_ for all _x_ in  ['orig(ADDR)', 'orig(EIP)']
DR7 > _x_ for all _x_ in  ['orig(EFL)']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  js()
== begin equality sets ==
['3086034988L', 'EBX', 'ECX']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['"0xb7f09a3b"', 'ARG1']
['"%esi"', 'ARG2']
['3085998605L', 'ADDR']
['-1', 'EAX']
['2', 'EDX']
['3086015308L', 'EIP']
['646', 'EFL']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['3086015280L', 'CR2']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
['4294967294L', 'CCS']
['4294967295L', 'CCD']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  js();condition="not(CPL==0)"
== begin equality sets ==
['-1', 'EAX', 'orig(EAX)']
['3086034988L', 'EBX', 'ECX', 'orig(EBX)', 'orig(ECX)']
['2', 'EDX', 'orig(EDX)']
['646', 'EFL', 'orig(EFL)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['3086015280L', 'CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['4294967294L', 'CCS', 'orig(CCS)']
['4294967295L', 'CCD', 'orig(CCD)']
['"-0x80(%ebp),"', 'ARG1']
['"%eax"', 'ARG2']
['3085998651L', 'ADDR']
['3085998601L', 'EIP']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  leal()
== begin equality sets ==
['CPL', 'CS_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES']
['3', 'DS_DPL', 'ES_DPL']
['"0000000000000000000000000000"', 'FS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
[' (CPL == ES_DPL)', '(CPL == 3)', '(CPL == 3) ', '(CPL > A20)', '(CPL > II)', '(CS == "007300000000ffffffff00cffa00")', '(CS > GS)', '(ES == SS)', '(ES > GS)', '(FS == GS)', '(GS < LDT)', '(GS < TR)', '(GS == "0000000000000000000000000000")', '(SS == "007b00000000ffffffff00cff300")', '(SS > GS)']
[' (CPL == 0)', '(CPL == II)', '(CS == "006000000000ffffffff00cf9a00")', '(EFL == 135)', '(EIP == 3222285665L)', '(EIP == 3222285665L) ', '(GS == "00d8c110a0000000000f00009300")', '(SS == "006800000000ffffffff00cf9300")']
== end equivalence sets ==
== begin inequality properties ==
EAX >= _x_ for all _x_ in  ['-1']
EAX != _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL']
EAX < _x_ for all _x_ in  ['DR6']
EAX <= _x_ for all _x_ in  ['CCD']
ECX >= _x_ for all _x_ in  ['-1']
ECX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'II']
ECX < _x_ for all _x_ in  ['DR6']
EDX >= _x_ for all _x_ in  ['-1']
EDX != _x_ for all _x_ in  ['A20', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL']
EDX < _x_ for all _x_ in  ['DR6']
CCD >= _x_ for all _x_ in  ['0']
ARG1 > _x_ for all _x_ in  ['ARG2']
ARG1 != _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GS', 'LDT', 'SS', 'TR']
ARG1 < _x_ for all _x_ in  ['GDT', 'IDT']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'GS', 'IDT', 'LDT', 'SS', 'TR']
ADDR != _x_ for all _x_ in  ['CCD', 'CCS', 'EAX', 'EBX', 'ECX', 'EDX', 'EIP']
ADDR > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II']
ADDR < _x_ for all _x_ in  ['DR6']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II']
EBX < _x_ for all _x_ in  ['DR6']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II']
EIP >= _x_ for all _x_ in  ['CR2']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD', 'CCS']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'ES_DPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7']
EFL != _x_ for all _x_ in  ['CCD', 'CCS']
CPL >= _x_ for all _x_ in  ['II']
CPL != _x_ for all _x_ in  ['A20', 'CCD', 'CCS']
CPL <= _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL']
II < _x_ for all _x_ in  ['CR2']
II <= _x_ for all _x_ in  ['CCD', 'CCS']
A20 < _x_ for all _x_ in  ['CR2']
A20 != _x_ for all _x_ in  ['CCD']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT']
ES >= _x_ for all _x_ in  ['SS']
ES != _x_ for all _x_ in  ['CCD', 'CCS', 'GS']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS != _x_ for all _x_ in  ['GS']
SS > _x_ for all _x_ in  ['FS', 'LDT']
SS != _x_ for all _x_ in  ['GS']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR']
GS != _x_ for all _x_ in  ['LDT', 'TR']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
GDT > _x_ for all _x_ in  ['IDT']
CR0 < _x_ for all _x_ in  ['CR2']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS']
DR6 > _x_ for all _x_ in  ['CCS']
DR6 != _x_ for all _x_ in  ['CCD']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS']
== end inequality properties ==
== begin implication properties ==
(CPL == 3) ==>  _x_ for all _x_ in  ['(CR2 one of { 3085938696L, 3085963760L, 3085991408L })', '(EBX one of { -1, 3085991425L, 3086034988L })', '(EDX != CPL)']
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  leal();condition="CPL==0"
== begin equality sets ==
['0', 'CC0', 'CPL', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['-1', 'ECX']
['3222285665L', 'EIP']
['135', 'EFL']
['"006000000000ffffffff00cf9a00"', 'CS']
['"006800000000ffffffff00cf9300"', 'SS']
['"00d8c110a0000000000f00009300"', 'GS']
['1027', 'CCS']
['4294966272L', 'CCD']
['EAX', 'orig(EAX)']
['EBX', 'orig(EBX)']
['EDX', 'orig(EDX)']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  leal();condition="not(CPL==0)"
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['ECX', 'orig(ECX)']
['EIP', 'orig(EIP)']
['EFL', 'orig(EFL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EBX) % EBX', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CCS', 'orig(CCS)']
['CCD', 'orig(CCD)']
== end equality sets ==
== begin equivalence sets ==
[' (CPL == ES_DPL)', '(CPL == 3)', '(CPL == 3) ', '(CPL > A20)', '(CPL > II)', '(CS == "007300000000ffffffff00cffa00")', '(CS > GS)', '(ES == SS)', '(ES > GS)', '(FS == GS)', '(GS < LDT)', '(GS < TR)', '(GS == "0000000000000000000000000000")', '(SS == "007b00000000ffffffff00cff300")', '(SS > GS)']
[' (CPL == 0)', '(CPL == II)', '(CS == "006000000000ffffffff00cf9a00")', '(EFL == 135)', '(EIP == 3222285665L)', '(EIP == 3222285665L) ', '(GS == "00d8c110a0000000000f00009300")', '(SS == "006800000000ffffffff00cf9300")']
== end equivalence sets ==
== begin inequality properties ==
EDX != _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'orig(ADDR)']
EDX >= _x_ for all _x_ in  ['-1']
EDX < _x_ for all _x_ in  ['DR6']
EDX <= _x_ for all _x_ in  ['orig(EDX)']
EAX >= _x_ for all _x_ in  ['-1']
EAX != _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'orig(ADDR)']
EAX < _x_ for all _x_ in  ['CCD', 'DR6']
EAX <= _x_ for all _x_ in  ['orig(EAX)']
ECX >= _x_ for all _x_ in  ['-1']
ECX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'II', 'orig(ADDR)']
ECX < _x_ for all _x_ in  ['DR6']
CCD >= _x_ for all _x_ in  ['0', 'orig(EAX)']
CCD != _x_ for all _x_ in  ['orig(ADDR)', 'orig(EBX)']
ARG1 != _x_ for all _x_ in  ['ARG2', 'CS', 'ES', 'FS', 'GS', 'LDT', 'SS', 'TR', 'orig(ARG2)']
ARG1 < _x_ for all _x_ in  ['GDT', 'IDT']
ARG2 != _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GS', 'LDT', 'SS', 'TR', 'orig(ARG1)']
ARG2 < _x_ for all _x_ in  ['GDT', 'IDT']
ADDR != _x_ for all _x_ in  ['CCD', 'CCS', 'EAX', 'EBX', 'ECX', 'EDX', 'EIP', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
ADDR > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II', 'orig(ADDR)']
ADDR < _x_ for all _x_ in  ['DR6']
EBX != _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'II', 'orig(ADDR)']
EBX < _x_ for all _x_ in  ['CCD', 'DR6']
EBX <= _x_ for all _x_ in  ['orig(EBX)']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II']
EIP >= _x_ for all _x_ in  ['CR2']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ADDR)', 'orig(EAX)', 'orig(EDX)']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'ES_DPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'orig(ADDR)']
EFL != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
CPL >= _x_ for all _x_ in  ['II']
CPL != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
CPL <= _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL', 'orig(ADDR)']
II < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
II <= _x_ for all _x_ in  ['CCD', 'CCS']
II != _x_ for all _x_ in  ['orig(EBX)']
A20 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
A20 != _x_ for all _x_ in  ['CCD', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT', 'orig(ARG2)']
ES >= _x_ for all _x_ in  ['SS']
ES != _x_ for all _x_ in  ['CCD', 'CCS', 'GS', 'orig(ARG1)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR', 'orig(ADDR)']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(ARG2)']
CS != _x_ for all _x_ in  ['GS', 'orig(ADDR)', 'orig(ARG1)', 'orig(EBX)', 'orig(EDX)']
SS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(ARG2)']
SS != _x_ for all _x_ in  ['GS', 'orig(ARG1)']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR']
FS != _x_ for all _x_ in  ['orig(ARG1)']
FS > _x_ for all _x_ in  ['orig(ARG2)']
GS != _x_ for all _x_ in  ['LDT', 'TR', 'orig(ARG1)']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
GS > _x_ for all _x_ in  ['orig(ARG2)']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
LDT != _x_ for all _x_ in  ['orig(ARG1)']
LDT > _x_ for all _x_ in  ['orig(ARG2)']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
TR != _x_ for all _x_ in  ['orig(ARG1)']
TR > _x_ for all _x_ in  ['orig(ARG2)']
GDT > _x_ for all _x_ in  ['IDT', 'orig(ARG1)', 'orig(ARG2)']
IDT > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
CR0 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6', 'orig(ADDR)']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
CR3 < _x_ for all _x_ in  ['orig(ADDR)']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
CR4 < _x_ for all _x_ in  ['orig(ADDR)']
DR6 > _x_ for all _x_ in  ['CCS', 'orig(ADDR)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
DR6 != _x_ for all _x_ in  ['CCD']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
DR7 < _x_ for all _x_ in  ['orig(ADDR)']
== end inequality properties ==
== begin implication properties ==
(CPL == 3) ==>  _x_ for all _x_ in  ['(CPL != orig(EDX))', '(CR2 one of { 3085938696L, 3085963760L, 3085991408L })', '(EDX != CPL)', '(orig(EBX) one of { -1, 3085991425L, 3086034988L })']
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  movb()
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
EDX >= _x_ for all _x_ in  ['-1']
EDX < _x_ for all _x_ in  ['CR0', 'CR2', 'DR6', 'EIP']
EDX != _x_ for all _x_ in  ['CCD', 'CCS', 'CPL', 'CR3', 'CR4', 'DR7', 'EFL', 'II']
ARG1 != _x_ for all _x_ in  ['ARG2']
ARG1 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'IDT', 'LDT', 'TR']
ARG2 != _x_ for all _x_ in  ['CS', 'ES', 'FS', 'LDT', 'TR']
ARG2 < _x_ for all _x_ in  ['GDT', 'IDT']
ADDR > _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EAX', 'EDX', 'EFL', 'EIP', 'II']
ADDR != _x_ for all _x_ in  ['CCD', 'EBX', 'ECX']
ADDR < _x_ for all _x_ in  ['DR6']
EAX <= _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EBX', 'ECX', 'EDX', 'EFL', 'EIP', 'II']
EBX >= _x_ for all _x_ in  ['EDX']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'II']
EBX < _x_ for all _x_ in  ['DR6']
ECX != _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP']
ECX < _x_ for all _x_ in  ['DR6']
EIP > _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'II']
EIP >= _x_ for all _x_ in  ['CR2']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7']
EFL != _x_ for all _x_ in  ['CCD', 'CCS']
CPL < _x_ for all _x_ in  ['CR2']
CPL != _x_ for all _x_ in  ['CCD', 'CCS']
II < _x_ for all _x_ in  ['CR2']
II <= _x_ for all _x_ in  ['CCD', 'CCS']
A20 < _x_ for all _x_ in  ['CR2']
A20 != _x_ for all _x_ in  ['CCD']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT']
ES < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS < _x_ for all _x_ in  ['GDT', 'IDT', 'LDT', 'TR']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
GDT > _x_ for all _x_ in  ['IDT']
CR0 < _x_ for all _x_ in  ['CR2']
CR0 > _x_ for all _x_ in  ['CCS']
CR0 != _x_ for all _x_ in  ['CCD']
CR2 > _x_ for all _x_ in  ['CCS', 'CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD']
CR3 > _x_ for all _x_ in  ['CCS']
CR3 != _x_ for all _x_ in  ['CCD']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS']
DR6 > _x_ for all _x_ in  ['CCD', 'CCS']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  movb();condition="not(CPL==0)"
== begin equality sets ==
['EBX', 'orig(EBX)']
['EDX', 'orig(EDX)']
['EIP', 'orig(EIP)']
['EFL', 'orig(EFL)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CCS', 'orig(CCS)']
['CCD', 'orig(CCD)']
['-1', 'EAX']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
ECX >= _x_ for all _x_ in  ['-1']
ECX <= _x_ for all _x_ in  ['CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'DR6', 'EDX', 'EIP', 'orig(ADDR)', 'orig(ECX)']
ECX != _x_ for all _x_ in  ['A20', 'CPL', 'CR4', 'DR7', 'EFL']
EDX >= _x_ for all _x_ in  ['-1', 'orig(EAX)']
EDX < _x_ for all _x_ in  ['CR0', 'CR2', 'DR6', 'EIP', 'orig(ADDR)']
EDX != _x_ for all _x_ in  ['CCD', 'CCS', 'CPL', 'CR3', 'CR4', 'DR7', 'EFL', 'II']
ARG1 != _x_ for all _x_ in  ['ARG2', 'CS', 'ES', 'FS', 'LDT', 'TR', 'orig(ARG1)', 'orig(ARG2)']
ARG1 < _x_ for all _x_ in  ['GDT', 'IDT']
ARG2 != _x_ for all _x_ in  ['CS', 'ES', 'FS', 'LDT', 'TR', 'orig(ARG1)', 'orig(ARG2)']
ARG2 < _x_ for all _x_ in  ['GDT', 'IDT']
ADDR > _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EAX', 'ECX', 'EDX', 'EFL', 'EIP', 'II', 'orig(ADDR)', 'orig(EAX)']
ADDR != _x_ for all _x_ in  ['CCD', 'EBX', 'orig(ECX)']
ADDR < _x_ for all _x_ in  ['DR6']
EAX <= _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'EBX', 'ECX', 'EDX', 'EFL', 'EIP', 'orig(ADDR)', 'orig(EAX)', 'orig(ECX)']
EBX >= _x_ for all _x_ in  ['ECX', 'EDX', 'orig(EAX)']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'II', 'orig(ADDR)']
EBX < _x_ for all _x_ in  ['DR6']
EIP > _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'II', 'orig(EAX)']
EIP >= _x_ for all _x_ in  ['CR2']
EIP < _x_ for all _x_ in  ['DR6', 'orig(ADDR)']
EIP != _x_ for all _x_ in  ['CCD', 'orig(ECX)']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'II', 'orig(EAX)']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'orig(ADDR)']
EFL != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ECX)']
CPL < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
CPL != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ECX)']
CPL > _x_ for all _x_ in  ['orig(EAX)']
II < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
II <= _x_ for all _x_ in  ['CCD', 'CCS']
II >= _x_ for all _x_ in  ['orig(EAX)']
A20 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
A20 != _x_ for all _x_ in  ['CCD', 'orig(ECX)']
A20 > _x_ for all _x_ in  ['orig(EAX)']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT', 'orig(ARG1)']
ES < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
ES != _x_ for all _x_ in  ['orig(ARG2)']
CS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(ARG1)', 'orig(EAX)']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR', 'orig(ADDR)']
CS != _x_ for all _x_ in  ['orig(ARG2)']
FS < _x_ for all _x_ in  ['GDT', 'IDT', 'LDT', 'TR']
FS > _x_ for all _x_ in  ['orig(ARG1)']
FS != _x_ for all _x_ in  ['orig(ARG2)']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
LDT > _x_ for all _x_ in  ['orig(ARG1)']
LDT != _x_ for all _x_ in  ['orig(ARG2)']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
TR > _x_ for all _x_ in  ['orig(ARG1)']
TR != _x_ for all _x_ in  ['orig(ARG2)']
GDT > _x_ for all _x_ in  ['IDT', 'orig(ARG1)', 'orig(ARG2)']
IDT > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
CR0 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
CR0 > _x_ for all _x_ in  ['CCS', 'orig(EAX)']
CR0 != _x_ for all _x_ in  ['CCD', 'orig(ECX)']
CR2 > _x_ for all _x_ in  ['CCS', 'CR3', 'CR4', 'DR7', 'orig(EAX)']
CR2 < _x_ for all _x_ in  ['DR6', 'orig(ADDR)']
CR2 != _x_ for all _x_ in  ['CCD', 'orig(ECX)']
CR3 > _x_ for all _x_ in  ['CCS', 'orig(EAX)']
CR3 != _x_ for all _x_ in  ['CCD', 'orig(ECX)']
CR3 < _x_ for all _x_ in  ['orig(ADDR)']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ECX)']
CR4 < _x_ for all _x_ in  ['orig(ADDR)']
CR4 > _x_ for all _x_ in  ['orig(EAX)']
DR6 > _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ADDR)', 'orig(EAX)', 'orig(ECX)']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ECX)']
DR7 < _x_ for all _x_ in  ['orig(ADDR)']
DR7 > _x_ for all _x_ in  ['orig(EAX)']
CCD != _x_ for all _x_ in  ['orig(ADDR)']
CCD > _x_ for all _x_ in  ['orig(EAX)']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  movl_nocr()
== begin equality sets ==
['CPL', 'CS_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES']
['3', 'DS_DPL', 'ES_DPL']
['"0000000000000000000000000000"', 'FS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
[' (CPL == ES_DPL)', '(CPL == 3)', '(CPL == 3) ', '(CPL > A20)', '(CPL > II)', '(CS == "007300000000ffffffff00cffa00")', '(CS > GS)', '(ES == SS)', '(ES > GS)', '(FS == GS)', '(GS < LDT)', '(GS < TR)', '(GS == "0000000000000000000000000000")', '(SS == "007b00000000ffffffff00cff300")', '(SS > GS)']
[' (CPL < A20)', '(CPL < ES_DPL)', '(CPL == 0)', '(CPL == II)', '(CS < GS)', '(CS == "006000000000ffffffff00cf9a00")', '(EFL == 135)', '(EIP == 3222285665L)', '(EIP == 3222285665L) ', '(ES < GS)', '(ES > SS)', '(FS < GS)', '(GS == "00d8c110a0000000000f00009300")', '(GS > LDT)', '(GS > TR)', '(SS < GS)', '(SS == "006800000000ffffffff00cf9300")']
== end equivalence sets ==
== begin inequality properties ==
EAX >= _x_ for all _x_ in  ['-1']
EAX != _x_ for all _x_ in  ['CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'ES_DPL']
EBX != _x_ for all _x_ in  ['0', 'A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II']
EBX < _x_ for all _x_ in  ['DR6']
ECX >= _x_ for all _x_ in  ['-1']
ECX != _x_ for all _x_ in  ['A20', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP']
EDX >= _x_ for all _x_ in  ['-1']
EDX != _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'ES_DPL']
CCS >= _x_ for all _x_ in  ['0']
CCD >= _x_ for all _x_ in  ['0']
ARG1 != _x_ for all _x_ in  ['ARG2', 'CS', 'ES', 'FS', 'GS', 'LDT', 'SS', 'TR']
ARG1 < _x_ for all _x_ in  ['GDT', 'IDT']
ARG2 != _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GS', 'LDT', 'SS', 'TR']
ARG2 < _x_ for all _x_ in  ['GDT', 'IDT']
ADDR != _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'EAX', 'EBX', 'ECX', 'EDX', 'EIP']
ADDR > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II']
ADDR < _x_ for all _x_ in  ['DR6']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD', 'CCS']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'ES_DPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7']
EFL != _x_ for all _x_ in  ['CCD', 'CCS']
CPL >= _x_ for all _x_ in  ['II']
CPL != _x_ for all _x_ in  ['A20', 'CCD', 'CCS']
CPL <= _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL']
II < _x_ for all _x_ in  ['CR2']
II <= _x_ for all _x_ in  ['CCD', 'CCS']
A20 < _x_ for all _x_ in  ['CR2']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT']
ES >= _x_ for all _x_ in  ['SS']
ES != _x_ for all _x_ in  ['CCD', 'CCS', 'GS']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS != _x_ for all _x_ in  ['GS']
SS > _x_ for all _x_ in  ['FS', 'LDT']
SS != _x_ for all _x_ in  ['GS']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR']
GS != _x_ for all _x_ in  ['LDT', 'TR']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
GDT > _x_ for all _x_ in  ['IDT']
CR0 < _x_ for all _x_ in  ['CR2']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS']
DR6 != _x_ for all _x_ in  ['CCD', 'CCS']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS']
== end inequality properties ==
== begin implication properties ==
(CPL == 3) ==>  _x_ for all _x_ in  ['(EBX one of { -1, 3085991425L, 3086034988L })', '(EDX != CPL)']
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  movl_nocr();condition="CPL==0"
== begin equality sets ==
['0', 'CC0', 'CPL', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EAX) % EAX', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['3222285665L', 'EIP']
['135', 'EFL']
['"006000000000ffffffff00cf9a00"', 'CS']
['"006800000000ffffffff00cf9300"', 'SS']
['"00d8c110a0000000000f00009300"', 'GS']
['1027', 'CCS']
['4294966272L', 'CCD']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
ADDR < _x_ for all _x_ in  ['CCD', 'EIP']
ADDR > _x_ for all _x_ in  ['CCS', 'CR2']
EAX < _x_ for all _x_ in  ['CCD', 'DR6', 'EIP']
EAX != _x_ for all _x_ in  ['A20', 'CCS']
EBX < _x_ for all _x_ in  ['CCD', 'EIP']
ECX != _x_ for all _x_ in  ['CCD', 'CCS']
EDX < _x_ for all _x_ in  ['CCD', 'DR6', 'EIP']
EDX != _x_ for all _x_ in  ['A20', 'CCS']
EIP > _x_ for all _x_ in  ['CR2', 'orig(ADDR)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
ES > _x_ for all _x_ in  ['SS']
ES < _x_ for all _x_ in  ['GS']
CS < _x_ for all _x_ in  ['GS', 'orig(ADDR)']
CS != _x_ for all _x_ in  ['orig(EAX)', 'orig(ECX)', 'orig(EDX)']
SS < _x_ for all _x_ in  ['GS']
FS < _x_ for all _x_ in  ['GS']
GS > _x_ for all _x_ in  ['LDT', 'TR']
CR2 > _x_ for all _x_ in  ['CCS']
CR2 < _x_ for all _x_ in  ['CCD', 'orig(ADDR)']
ARG1 < _x_ for all _x_ in  ['GDT', 'IDT']
A20 != _x_ for all _x_ in  ['orig(EAX)', 'orig(EDX)']
DR6 > _x_ for all _x_ in  ['orig(EAX)', 'orig(EDX)']
CCD > _x_ for all _x_ in  ['orig(ADDR)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
CCD != _x_ for all _x_ in  ['orig(ECX)']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  movl_nocr();condition="not(CPL==0)"
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['EIP', 'orig(EIP)']
['EFL', 'orig(EFL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EBX) % EBX', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CCS', 'orig(CCS)']
['CCD', 'orig(CCD)']
== end equality sets ==
== begin equivalence sets ==
[' (CPL == ES_DPL)', '(CPL == 3)', '(CPL == 3) ', '(CPL > A20)', '(CPL > II)', '(CS == "007300000000ffffffff00cffa00")', '(CS > GS)', '(ES == SS)', '(ES > GS)', '(FS == GS)', '(GS < LDT)', '(GS < TR)', '(GS == "0000000000000000000000000000")', '(SS == "007b00000000ffffffff00cff300")', '(SS > GS)']
[' (CPL < A20)', '(CPL < ES_DPL)', '(CPL == 0)', '(CPL == II)', '(CS < GS)', '(CS == "006000000000ffffffff00cf9a00")', '(EFL == 135)', '(EIP == 3222285665L)', '(EIP == 3222285665L) ', '(ES < GS)', '(ES > SS)', '(FS < GS)', '(GS == "00d8c110a0000000000f00009300")', '(GS > LDT)', '(GS > TR)', '(SS < GS)', '(SS == "006800000000ffffffff00cf9300")']
== end equivalence sets ==
== begin inequality properties ==
EDX != _x_ for all _x_ in  ['CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'orig(ADDR)']
EDX >= _x_ for all _x_ in  ['-1']
EDX <= _x_ for all _x_ in  ['orig(EDX)']
EAX >= _x_ for all _x_ in  ['-1']
EAX != _x_ for all _x_ in  ['CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'orig(ADDR)']
EAX <= _x_ for all _x_ in  ['orig(EAX)']
EBX != _x_ for all _x_ in  ['0', 'A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II', 'orig(ADDR)']
EBX < _x_ for all _x_ in  ['DR6']
EBX <= _x_ for all _x_ in  ['orig(EBX)']
ECX >= _x_ for all _x_ in  ['-1']
ECX != _x_ for all _x_ in  ['A20', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'orig(ADDR)']
ECX <= _x_ for all _x_ in  ['DR6', 'orig(ECX)']
CCS >= _x_ for all _x_ in  ['0']
CCS != _x_ for all _x_ in  ['orig(ADDR)', 'orig(EBX)']
CCD >= _x_ for all _x_ in  ['0']
CCD != _x_ for all _x_ in  ['orig(ADDR)', 'orig(EBX)']
ARG1 != _x_ for all _x_ in  ['ARG2', 'CS', 'ES', 'FS', 'GDT', 'GS', 'IDT', 'LDT', 'SS', 'TR', 'orig(ARG2)']
ARG2 != _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GS', 'LDT', 'SS', 'TR', 'orig(ARG1)']
ARG2 < _x_ for all _x_ in  ['GDT', 'IDT']
ADDR != _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'EAX', 'EBX', 'ECX', 'EDX', 'EIP', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
ADDR > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II', 'orig(ADDR)']
ADDR < _x_ for all _x_ in  ['DR6']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ADDR)', 'orig(EAX)', 'orig(ECX)', 'orig(EDX)']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'ES_DPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'orig(ADDR)']
EFL != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CPL >= _x_ for all _x_ in  ['II']
CPL != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
CPL <= _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL', 'orig(ADDR)']
II < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
II <= _x_ for all _x_ in  ['CCD', 'CCS']
II != _x_ for all _x_ in  ['orig(EBX)']
A20 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
A20 != _x_ for all _x_ in  ['orig(EBX)', 'orig(ECX)']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT']
ES >= _x_ for all _x_ in  ['SS']
ES != _x_ for all _x_ in  ['CCD', 'CCS', 'GS', 'orig(ARG1)', 'orig(ARG2)', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR', 'orig(ADDR)']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS != _x_ for all _x_ in  ['GS', 'orig(ARG1)', 'orig(ARG2)']
SS > _x_ for all _x_ in  ['FS', 'LDT']
SS != _x_ for all _x_ in  ['GS', 'orig(ARG1)', 'orig(ARG2)']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR']
FS != _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
GS != _x_ for all _x_ in  ['LDT', 'TR', 'orig(ARG1)', 'orig(ARG2)']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
LDT != _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
TR != _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
GDT > _x_ for all _x_ in  ['IDT', 'orig(ARG1)', 'orig(ARG2)']
IDT > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
CR0 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ADDR)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CR3 < _x_ for all _x_ in  ['orig(ADDR)']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CR4 < _x_ for all _x_ in  ['orig(ADDR)']
DR6 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)', 'orig(ECX)', 'orig(EDX)']
DR6 > _x_ for all _x_ in  ['orig(ADDR)', 'orig(EBX)']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
DR7 < _x_ for all _x_ in  ['orig(ADDR)']
== end inequality properties ==
== begin implication properties ==
(CPL == 3) ==>  _x_ for all _x_ in  ['(ARG2 != orig(ARG1))', '(CPL != orig(EDX))', '(EBX one of { -1, 3085991425L, 3086034988L })', '(ECX < DR6)', '(EDX != CPL)', '(orig(EBX) one of { -1, 3085991425L, 3086034988L })']
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  movw()
== begin equality sets ==
['-1', 'EAX', 'ECX', 'EDX']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CCD', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'CCS', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['"%cx,"', 'ARG1']
['"%dx"', 'ARG2']
['3086017712L', 'ADDR']
['3086034988L', 'EBX']
['3085991882L', 'EIP']
['582', 'EFL']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['3085991408L', 'CR2']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  movw();condition="not(CPL==0)"
== begin equality sets ==
['-1', 'EAX', 'ECX', 'EDX', 'orig(EAX)', 'orig(ECX)', 'orig(EDX)']
['3086034988L', 'EBX', 'orig(EBX)']
['3085991882L', 'EIP', 'orig(EIP)']
['582', 'EFL', 'orig(EFL)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CCD', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CCD)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'CCS', 'PE', 'orig(A20)', 'orig(CCS)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['3085991408L', 'CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['"$3,"', 'ARG1']
['"%al"', 'ARG2']
['3086017715L', 'ADDR']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  movzbl()
== begin equality sets ==
['-1', 'EAX', 'EBX', 'EDX']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  movzbl();condition="not(CPL==0)"
== begin equality sets ==
['-1', 'EAX', 'EBX', 'ECX', 'EDX', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
['EIP', 'orig(EIP)']
['EFL', 'orig(EFL)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CCS', 'orig(CCS)']
['CCD', 'orig(CCD)']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  new0x31()
== begin equality sets ==
['CPL', 'CS_DPL', 'SS_DPL']
['1', 'A20', 'PE']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES']
['3', 'DS_DPL', 'ES_DPL']
['"0000000000000000000000000000"', 'FS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
EBX >= _x_ for all _x_ in  ['2', 'A20', 'CPL', 'II', 'SMM']
EBX != _x_ for all _x_ in  ['CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EIP', 'ES_DPL']
EBX < _x_ for all _x_ in  ['DR6']
EDX >= _x_ for all _x_ in  ['0', 'SMM']
EDX != _x_ for all _x_ in  ['CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL']
EDX < _x_ for all _x_ in  ['DR6']
EAX != _x_ for all _x_ in  ['CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'ECX', 'EDX', 'EIP', 'ES_DPL']
EAX >= _x_ for all _x_ in  ['II', 'SMM']
EAX < _x_ for all _x_ in  ['DR6']
ECX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EDX', 'EFL', 'EIP', 'ES_DPL']
ECX >= _x_ for all _x_ in  ['CPL', 'II', 'SMM']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II', 'SMM']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD', 'CCS']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'ES_DPL', 'II', 'SMM']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7']
EFL != _x_ for all _x_ in  ['CCD', 'CCS']
CPL != _x_ for all _x_ in  ['A20', 'CCD']
CPL >= _x_ for all _x_ in  ['SMM']
CPL <= _x_ for all _x_ in  ['CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL']
II <= _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL']
II >= _x_ for all _x_ in  ['SMM']
A20 < _x_ for all _x_ in  ['CCS', 'CR2']
A20 != _x_ for all _x_ in  ['CCD']
SMM < _x_ for all _x_ in  ['CCS', 'CR2']
SMM <= _x_ for all _x_ in  ['CCD']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT']
ES >= _x_ for all _x_ in  ['SS']
ES != _x_ for all _x_ in  ['CCD', 'GS']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR']
ES <= _x_ for all _x_ in  ['CCS']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS != _x_ for all _x_ in  ['CCD', 'GS']
SS > _x_ for all _x_ in  ['FS', 'LDT']
SS != _x_ for all _x_ in  ['GS']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR']
GS != _x_ for all _x_ in  ['LDT', 'TR']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
GDT > _x_ for all _x_ in  ['IDT']
CR0 < _x_ for all _x_ in  ['CR2']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS']
DR6 != _x_ for all _x_ in  ['CCD', 'CCS']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  new0x31();condition="CPL==0"
== begin equality sets ==
['EAX', 'orig(EAX)']
['EBX', 'orig(EBX)']
['ECX', 'orig(ECX)']
['EDX', 'orig(EDX)']
['0', 'CC0', 'CPL', 'CPUIDXE', 'CS_DPL', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'SS_DPL', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'orig(DS)', 'orig(ES)']
['"0000000000000000000000000000"', 'FS', 'orig(FS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['3', 'DS_DPL', 'ES_DPL', 'orig(DS_DPL)', 'orig(ES_DPL)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['3222285972L', 'EIP']
['"006000000000ffffffff00cf9a00"', 'CS']
['"006800000000ffffffff00cf9300"', 'SS']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
EBX >= _x_ for all _x_ in  ['2', 'A20', 'CPL', 'orig(CPL)', 'orig(II)']
EBX < _x_ for all _x_ in  ['DR6', 'EIP']
EBX != _x_ for all _x_ in  ['CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'orig(CCD)', 'orig(CCS)', 'orig(EIP)']
EDX >= _x_ for all _x_ in  ['0', 'CPL']
EDX != _x_ for all _x_ in  ['CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'orig(CCD)', 'orig(CCS)', 'orig(EFL)', 'orig(EIP)']
EDX < _x_ for all _x_ in  ['DR6']
EAX != _x_ for all _x_ in  ['CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'ECX', 'EDX', 'EFL', 'EIP', 'ES_DPL', 'orig(CCS)', 'orig(CPL)', 'orig(EIP)']
EAX >= _x_ for all _x_ in  ['CPL', 'orig(II)']
EAX < _x_ for all _x_ in  ['DR6']
ECX != _x_ for all _x_ in  ['A20', 'CCD', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EDX', 'EFL', 'EIP', 'ES_DPL', 'orig(CCD)', 'orig(CCS)', 'orig(EFL)', 'orig(EIP)']
ECX >= _x_ for all _x_ in  ['CPL', 'orig(CPL)', 'orig(II)']
EIP > _x_ for all _x_ in  ['CCS', 'CR2', 'EFL', 'orig(CPL)', 'orig(EFL)', 'orig(II)']
EIP != _x_ for all _x_ in  ['CCD', 'orig(CCD)', 'orig(CCS)', 'orig(EIP)']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'orig(CPL)', 'orig(II)']
EFL != _x_ for all _x_ in  ['CCD', 'CCS', 'ES_DPL', 'orig(CCD)', 'orig(CCS)']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'orig(EFL)', 'orig(EIP)']
CPL < _x_ for all _x_ in  ['CR2', 'orig(CCS)', 'orig(EFL)', 'orig(EIP)']
CPL <= _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CPL)', 'orig(II)']
A20 < _x_ for all _x_ in  ['CR2', 'orig(CCS)', 'orig(EFL)', 'orig(EIP)']
A20 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CPL)']
A20 >= _x_ for all _x_ in  ['orig(II)']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT', 'SS', 'orig(CS)', 'orig(II)']
ES != _x_ for all _x_ in  ['CCD', 'CCS', 'GS', 'orig(CCD)', 'orig(GS)']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR', 'orig(EFL)', 'orig(EIP)']
ES >= _x_ for all _x_ in  ['orig(CPL)', 'orig(SS)']
ES <= _x_ for all _x_ in  ['orig(CCS)']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR', 'orig(EIP)', 'orig(SS)']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS != _x_ for all _x_ in  ['CCD', 'GS', 'orig(CCD)', 'orig(EFL)', 'orig(GS)']
CS <= _x_ for all _x_ in  ['orig(CS)']
CS >= _x_ for all _x_ in  ['orig(CPL)', 'orig(II)']
SS > _x_ for all _x_ in  ['FS', 'LDT']
SS != _x_ for all _x_ in  ['GS', 'orig(CS)', 'orig(GS)']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
SS <= _x_ for all _x_ in  ['orig(SS)']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR', 'orig(CS)', 'orig(GS)', 'orig(SS)']
GS != _x_ for all _x_ in  ['LDT', 'TR', 'orig(CS)', 'orig(SS)']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
GS <= _x_ for all _x_ in  ['orig(GS)']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR', 'orig(CS)', 'orig(SS)']
LDT != _x_ for all _x_ in  ['orig(GS)']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
TR > _x_ for all _x_ in  ['orig(CS)', 'orig(SS)']
TR != _x_ for all _x_ in  ['orig(GS)']
GDT > _x_ for all _x_ in  ['IDT', 'orig(CS)', 'orig(GS)', 'orig(SS)']
IDT > _x_ for all _x_ in  ['orig(CS)', 'orig(GS)', 'orig(SS)']
CR0 < _x_ for all _x_ in  ['CR2', 'orig(EIP)']
CR0 > _x_ for all _x_ in  ['CCS', 'orig(CPL)', 'orig(EFL)', 'orig(II)']
CR0 != _x_ for all _x_ in  ['CCD', 'orig(CCD)', 'orig(CCS)']
CR2 > _x_ for all _x_ in  ['CCS', 'CR3', 'CR4', 'DR7', 'orig(CPL)', 'orig(EFL)', 'orig(II)']
CR2 < _x_ for all _x_ in  ['DR6', 'orig(EIP)']
CR2 != _x_ for all _x_ in  ['CCD', 'orig(CCD)', 'orig(CCS)']
CR3 > _x_ for all _x_ in  ['CCS', 'orig(CPL)', 'orig(EFL)', 'orig(II)']
CR3 != _x_ for all _x_ in  ['CCD', 'orig(CCD)', 'orig(CCS)']
CR3 < _x_ for all _x_ in  ['orig(EIP)']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)']
CR4 < _x_ for all _x_ in  ['orig(EIP)']
CR4 > _x_ for all _x_ in  ['orig(CPL)', 'orig(EFL)', 'orig(II)']
DR6 > _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CPL)', 'orig(EFL)', 'orig(EIP)', 'orig(II)']
DR6 != _x_ for all _x_ in  ['orig(CCD)', 'orig(CCS)']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)']
DR7 < _x_ for all _x_ in  ['orig(EIP)']
DR7 > _x_ for all _x_ in  ['orig(CPL)', 'orig(EFL)', 'orig(II)']
CCD != _x_ for all _x_ in  ['orig(CCS)', 'orig(CPL)', 'orig(EFL)', 'orig(EIP)']
CCD >= _x_ for all _x_ in  ['orig(II)']
CCD <= _x_ for all _x_ in  ['orig(CCD)']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  new0xef()
== begin equality sets ==
['CPL', 'CS_DPL', 'SS_DPL']
['1', 'A20', 'PE']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES']
['3', 'DS_DPL', 'ES_DPL']
['"0000000000000000000000000000"', 'FS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
EAX >= _x_ for all _x_ in  ['0', 'SMM']
EAX != _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ECX', 'EFL', 'EIP', 'ES_DPL']
ECX >= _x_ for all _x_ in  ['0', 'II', 'SMM']
ECX != _x_ for all _x_ in  ['A20', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'ES_DPL']
EDX >= _x_ for all _x_ in  ['0', 'SMM']
EDX != _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL']
EDX < _x_ for all _x_ in  ['DR6']
CCD >= _x_ for all _x_ in  ['0']
EBX != _x_ for all _x_ in  ['CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL']
EBX > _x_ for all _x_ in  ['A20', 'CPL', 'II', 'SMM']
EBX < _x_ for all _x_ in  ['DR6']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II', 'SMM']
EIP >= _x_ for all _x_ in  ['CR2']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD', 'CCS']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'ES_DPL', 'II', 'SMM']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7']
EFL != _x_ for all _x_ in  ['CCD', 'CCS']
CPL != _x_ for all _x_ in  ['A20', 'CCD', 'CCS']
CPL >= _x_ for all _x_ in  ['SMM']
CPL <= _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL']
II <= _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL']
II >= _x_ for all _x_ in  ['SMM']
A20 < _x_ for all _x_ in  ['CR2']
A20 != _x_ for all _x_ in  ['CCD']
SMM < _x_ for all _x_ in  ['CR2']
SMM <= _x_ for all _x_ in  ['CCD', 'CCS']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT']
ES >= _x_ for all _x_ in  ['SS']
ES != _x_ for all _x_ in  ['CCD', 'GS']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS != _x_ for all _x_ in  ['GS']
SS > _x_ for all _x_ in  ['FS', 'LDT']
SS != _x_ for all _x_ in  ['GS']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR']
GS != _x_ for all _x_ in  ['LDT', 'TR']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
GDT > _x_ for all _x_ in  ['IDT']
CR0 < _x_ for all _x_ in  ['CR2']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS']
DR6 > _x_ for all _x_ in  ['CCS']
DR6 != _x_ for all _x_ in  ['CCD']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  new0xef();condition="CPL==0"
== begin equality sets ==
['EAX', 'orig(EAX)']
['EBX', 'orig(EBX)']
['ECX', 'orig(ECX)']
['EDX', 'orig(EDX)']
['0', 'CC0', 'CPL', 'CPUIDXE', 'CS_DPL', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'SS_DPL', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'orig(DS)', 'orig(ES)']
['"0000000000000000000000000000"', 'FS', 'orig(FS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['3', 'DS_DPL', 'ES_DPL', 'orig(DS_DPL)', 'orig(ES_DPL)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['3222288268L', 'EIP']
['"006000000000ffffffff00cf9a00"', 'CS']
['"006800000000ffffffff00cf9300"', 'SS']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
EAX >= _x_ for all _x_ in  ['0', 'CPL']
EAX != _x_ for all _x_ in  ['CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ECX', 'EFL', 'EIP', 'ES_DPL', 'orig(EFL)', 'orig(EIP)']
ECX >= _x_ for all _x_ in  ['0', 'CPL', 'orig(II)']
ECX != _x_ for all _x_ in  ['A20', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'orig(EFL)', 'orig(EIP)']
EDX >= _x_ for all _x_ in  ['0', 'CPL']
EDX != _x_ for all _x_ in  ['CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'orig(EFL)', 'orig(EIP)']
EDX < _x_ for all _x_ in  ['DR6']
CCD >= _x_ for all _x_ in  ['0', 'orig(II)']
CCD != _x_ for all _x_ in  ['orig(CPL)', 'orig(EFL)', 'orig(EIP)']
CCD <= _x_ for all _x_ in  ['orig(CCD)']
EBX < _x_ for all _x_ in  ['DR6', 'EIP']
EBX != _x_ for all _x_ in  ['CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'orig(CCD)', 'orig(CCS)', 'orig(EFL)', 'orig(EIP)']
EBX > _x_ for all _x_ in  ['A20', 'CPL', 'orig(CPL)', 'orig(II)']
EIP > _x_ for all _x_ in  ['CCS', 'CR2', 'EFL', 'orig(CCS)', 'orig(CPL)', 'orig(EFL)', 'orig(II)']
EIP != _x_ for all _x_ in  ['CCD', 'orig(CCD)', 'orig(EIP)']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'orig(II)']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'orig(EIP)']
EFL != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)']
CPL < _x_ for all _x_ in  ['CR2', 'orig(EFL)', 'orig(EIP)']
CPL <= _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)', 'orig(CPL)', 'orig(II)']
A20 < _x_ for all _x_ in  ['CR2', 'orig(EFL)', 'orig(EIP)']
A20 != _x_ for all _x_ in  ['CCD', 'orig(CCD)', 'orig(CPL)']
A20 >= _x_ for all _x_ in  ['orig(II)']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT', 'SS', 'orig(CS)', 'orig(II)']
ES != _x_ for all _x_ in  ['CCD', 'CCS', 'GS', 'orig(CCD)', 'orig(GS)']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR', 'orig(EFL)', 'orig(EIP)']
ES >= _x_ for all _x_ in  ['orig(CPL)', 'orig(SS)']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR', 'orig(EIP)', 'orig(SS)']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS != _x_ for all _x_ in  ['CCD', 'GS', 'orig(CCD)', 'orig(CPL)', 'orig(EFL)', 'orig(GS)']
CS <= _x_ for all _x_ in  ['orig(CS)']
CS >= _x_ for all _x_ in  ['orig(II)']
SS > _x_ for all _x_ in  ['FS', 'LDT']
SS != _x_ for all _x_ in  ['GS', 'orig(CS)', 'orig(GS)']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
SS <= _x_ for all _x_ in  ['orig(SS)']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR', 'orig(CS)', 'orig(GS)', 'orig(SS)']
GS != _x_ for all _x_ in  ['LDT', 'TR', 'orig(CS)', 'orig(SS)']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
GS <= _x_ for all _x_ in  ['orig(GS)']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR', 'orig(CS)', 'orig(SS)']
LDT != _x_ for all _x_ in  ['orig(GS)']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
TR > _x_ for all _x_ in  ['orig(CS)', 'orig(SS)']
TR != _x_ for all _x_ in  ['orig(GS)']
GDT > _x_ for all _x_ in  ['IDT', 'orig(CS)', 'orig(GS)', 'orig(SS)']
IDT > _x_ for all _x_ in  ['orig(CS)', 'orig(GS)', 'orig(SS)']
CR0 < _x_ for all _x_ in  ['CR2', 'orig(EIP)']
CR0 > _x_ for all _x_ in  ['CCS', 'orig(CPL)', 'orig(EFL)', 'orig(II)']
CR0 != _x_ for all _x_ in  ['CCD', 'orig(CCD)', 'orig(CCS)']
CR2 > _x_ for all _x_ in  ['CCS', 'CR3', 'CR4', 'DR7', 'orig(CPL)', 'orig(EFL)', 'orig(II)']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'orig(CCD)', 'orig(CCS)']
CR2 <= _x_ for all _x_ in  ['orig(EIP)']
CR3 > _x_ for all _x_ in  ['CCS', 'orig(CPL)', 'orig(EFL)', 'orig(II)']
CR3 != _x_ for all _x_ in  ['CCD', 'orig(CCD)', 'orig(CCS)']
CR3 < _x_ for all _x_ in  ['orig(EIP)']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)']
CR4 < _x_ for all _x_ in  ['orig(EIP)']
CR4 > _x_ for all _x_ in  ['orig(CPL)', 'orig(EFL)', 'orig(II)']
DR6 > _x_ for all _x_ in  ['CCS', 'orig(CCS)', 'orig(CPL)', 'orig(EFL)', 'orig(EIP)', 'orig(II)']
DR6 != _x_ for all _x_ in  ['CCD', 'orig(CCD)']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(CCD)', 'orig(CCS)']
DR7 < _x_ for all _x_ in  ['orig(EIP)']
DR7 > _x_ for all _x_ in  ['orig(CPL)', 'orig(EFL)', 'orig(II)']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  nop()
== begin equality sets ==
['-1', 'EAX', 'EBX', 'ECX', 'EDX']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['"%eax,"', 'ARG1']
['"-0x24(%ebp)"', 'ARG2']
['3085963976L', 'ADDR']
['3085963895L', 'EIP']
['647', 'EFL']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['3085963760L', 'CR2']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
['3086036992L', 'CCS']
['4294868992L', 'CCD']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  nop();condition="not(CPL==0)"
== begin equality sets ==
['-1', 'EAX', 'EBX', 'ECX', 'EDX', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
['3085963895L', 'EIP', 'orig(EIP)']
['647', 'EFL', 'orig(EFL)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['3085963760L', 'CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['3086036992L', 'CCS', 'orig(CCS)']
['4294868992L', 'CCD', 'orig(CCD)']
['"(%esi),"', 'ARG1']
['"%esi"', 'ARG2']
['3085963977L', 'ADDR']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  orb()
== begin equality sets ==
['-1', 'EAX', 'EBX', 'ECX', 'EDX']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  orb();condition="not(CPL==0)"
== begin equality sets ==
['-1', 'EAX', 'EBX', 'ECX', 'EDX', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
['EIP', 'orig(EIP)']
['EFL', 'orig(EFL)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CCS', 'orig(CCS)']
['CCD', 'orig(CCD)']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  orl()
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CCD % EAX', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['3086034988L', 'EBX']
['-1', 'ECX']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
ARG1 < _x_ for all _x_ in  ['ARG2', 'CS', 'ES', 'FS', 'GDT', 'IDT', 'LDT', 'TR']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'IDT', 'LDT', 'TR']
ADDR > _x_ for all _x_ in  ['A20', 'CCD', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EAX', 'ECX', 'EDX', 'EFL', 'II']
ADDR < _x_ for all _x_ in  ['DR6', 'EBX']
ADDR != _x_ for all _x_ in  ['CCS', 'EIP']
EAX < _x_ for all _x_ in  ['CR0', 'CR2', 'DR6', 'EBX', 'EIP']
EAX >= _x_ for all _x_ in  ['ECX']
EAX <= _x_ for all _x_ in  ['EDX']
EAX != _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR3', 'CR4', 'DR7', 'EFL', 'II']
EBX > _x_ for all _x_ in  ['CCD', 'CR2', 'EDX', 'EFL', 'EIP']
EBX != _x_ for all _x_ in  ['CCS']
ECX <= _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'EDX', 'EFL', 'EIP']
EDX < _x_ for all _x_ in  ['CR0', 'CR2', 'DR6', 'EIP']
EDX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR3', 'CR4', 'DR7', 'EFL', 'II']
EIP > _x_ for all _x_ in  ['A20', 'CCD', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'II']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCS']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7']
EFL != _x_ for all _x_ in  ['CCD', 'CCS']
CPL < _x_ for all _x_ in  ['CR2']
CPL != _x_ for all _x_ in  ['CCD', 'CCS']
II < _x_ for all _x_ in  ['CR2']
II <= _x_ for all _x_ in  ['CCD', 'CCS']
A20 < _x_ for all _x_ in  ['CR2']
A20 != _x_ for all _x_ in  ['CCD', 'CCS']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT']
ES < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS < _x_ for all _x_ in  ['GDT', 'IDT', 'LDT', 'TR']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
GDT > _x_ for all _x_ in  ['IDT']
CR0 < _x_ for all _x_ in  ['CR2']
CR0 != _x_ for all _x_ in  ['CCS']
CR0 > _x_ for all _x_ in  ['CCD']
CR2 > _x_ for all _x_ in  ['CCD', 'CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCS']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS']
DR6 != _x_ for all _x_ in  ['CCS']
DR6 > _x_ for all _x_ in  ['CCD']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  orl();condition="not(CPL==0)"
== begin equality sets ==
['ARG2', 'orig(ARG2)']
['EAX', 'orig(EAX)']
['3086034988L', 'EBX', 'orig(EBX)']
['-1', 'ECX', 'orig(ECX)']
['EDX', 'orig(EDX)']
['EIP', 'orig(EIP)']
['EFL', 'orig(EFL)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CCD % EAX', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CCS', 'orig(CCS)']
['CCD', 'orig(CCD)']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
ARG1 >= _x_ for all _x_ in  ['ARG2', 'orig(ARG1)']
ARG1 != _x_ for all _x_ in  ['CS', 'ES', 'FS', 'LDT', 'TR']
ARG1 < _x_ for all _x_ in  ['GDT', 'IDT']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'IDT', 'LDT', 'TR']
ARG2 > _x_ for all _x_ in  ['orig(ARG1)']
ADDR > _x_ for all _x_ in  ['A20', 'CCD', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EAX', 'ECX', 'EDX', 'EFL', 'II', 'orig(ADDR)']
ADDR < _x_ for all _x_ in  ['DR6', 'EBX']
ADDR != _x_ for all _x_ in  ['CCS', 'EIP']
EAX < _x_ for all _x_ in  ['CR0', 'CR2', 'DR6', 'EBX', 'EIP', 'orig(ADDR)']
EAX >= _x_ for all _x_ in  ['ECX']
EAX <= _x_ for all _x_ in  ['EDX']
EAX != _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR3', 'CR4', 'DR7', 'EFL', 'II']
EBX > _x_ for all _x_ in  ['CCD', 'CR2', 'EDX', 'EFL', 'EIP', 'orig(ADDR)']
EBX != _x_ for all _x_ in  ['CCS']
ECX <= _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'EDX', 'EFL', 'EIP', 'orig(ADDR)']
EDX < _x_ for all _x_ in  ['CR0', 'CR2', 'DR6', 'EIP', 'orig(ADDR)']
EDX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR3', 'CR4', 'DR7', 'EFL', 'II']
EIP > _x_ for all _x_ in  ['A20', 'CCD', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'II']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCS', 'orig(ADDR)']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'orig(ADDR)']
EFL != _x_ for all _x_ in  ['CCD', 'CCS']
CPL < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
CPL != _x_ for all _x_ in  ['CCD', 'CCS']
II < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
II <= _x_ for all _x_ in  ['CCD', 'CCS']
A20 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
A20 != _x_ for all _x_ in  ['CCD', 'CCS']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT', 'orig(ARG1)']
ES < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(ARG1)']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
CS != _x_ for all _x_ in  ['orig(ADDR)']
FS < _x_ for all _x_ in  ['GDT', 'IDT', 'LDT', 'TR']
FS > _x_ for all _x_ in  ['orig(ARG1)']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
LDT > _x_ for all _x_ in  ['orig(ARG1)']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
TR > _x_ for all _x_ in  ['orig(ARG1)']
GDT > _x_ for all _x_ in  ['IDT', 'orig(ARG1)']
IDT > _x_ for all _x_ in  ['orig(ARG1)']
CR0 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
CR0 != _x_ for all _x_ in  ['CCS']
CR0 > _x_ for all _x_ in  ['CCD']
CR2 > _x_ for all _x_ in  ['CCD', 'CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6', 'orig(ADDR)']
CR2 != _x_ for all _x_ in  ['CCS']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS']
CR3 < _x_ for all _x_ in  ['orig(ADDR)']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS']
CR4 < _x_ for all _x_ in  ['orig(ADDR)']
DR6 != _x_ for all _x_ in  ['CCS']
DR6 > _x_ for all _x_ in  ['CCD', 'orig(ADDR)']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS']
DR7 < _x_ for all _x_ in  ['orig(ADDR)']
CCD < _x_ for all _x_ in  ['orig(ADDR)']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  popl()
== begin equality sets ==
['CPL', 'CS_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'ECX % EAX', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES']
['3', 'DS_DPL', 'ES_DPL']
['-1', 'EBX']
['"0000000000000000000000000000"', 'FS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
[' (ADDR == 3086015300L)', '(ARG2 == "%eax")', '(ARG2 == "%eax") ', '(CCD == 4294966272L)', '(CCS == 1027)', '(CPL == 0)', '(CS == "006000000000ffffffff00cf9a00")', '(EAX == 4294967294L)', '(ECX == 0)', '(ECX == CPL)', '(ECX == II)', '(EDX == 4)', '(EFL == 135)', '(EIP == 3222285665L)', '(GS == "00d8c110a0000000000f00009300")', '(SS == "006800000000ffffffff00cf9300")']
[' (CCD one of { 0, 4294967295L })', '(ARG2 == "%esp")', '(ARG2 == "%esp") ', '(CCS one of { 1, 4294967294L })', '(CPL == 3)', '(CPL == ES_DPL)', '(CS == "007300000000ffffffff00cffa00")', '(EAX == -1)', '(EAX == EBX)', '(ECX one of { 3086034988L, 3086036176L })', '(EDX one of { 0, 2 })', '(EFL one of { 582, 646 })', '(EIP one of { 3085964152L, 3085998601L })', '(ES == SS)', '(FS == GS)', '(GS == "0000000000000000000000000000")', '(SS == "007b00000000ffffffff00cff300")']
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
(ARG2 == "%eax") ==>  _x_ for all _x_ in  ['(ARG1 == "%ebx")', '(CR2 == 3086015280L)']
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  popl();condition="CPL==0"
== begin equality sets ==
['0', 'CC0', 'CPL', 'CPUIDXE', 'CS_DPL', 'DR0', 'DR1', 'DR2', 'DR3', 'ECX', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'SS_DPL', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPL)', 'orig(CPUIDXE)', 'orig(CS_DPL)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(SS_DPL)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['"$0xfffff001,"', '"%ebx"', 'ARG1']
['"%eax"', 'ARG2']
['3086015300L', '3086015301L', 'ADDR']
['4294967294L', 'EAX']
['4', 'EDX']
['3222285665L', 'EIP']
['135', 'EFL']
['"006000000000ffffffff00cf9a00"', 'CS']
['"006800000000ffffffff00cf9300"', 'SS']
['"00d8c110a0000000000f00009300"', 'GS']
['3086015280L', 'CR2']
['1027', 'CCS']
['4294966272L', 'CCD']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  popl();condition="not(CPL==0)"
== begin equality sets ==
['-1', 'EAX', 'EBX', 'orig(EAX)', 'orig(EBX)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"%esp"', 'ARG2', 'orig(ARG2)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['ECX', 'orig(ECX)']
['EDX', 'orig(EDX)']
['EIP', 'orig(EIP)']
['EFL', 'orig(EFL)']
['0', 'ADDR - orig(ADDR) - 1', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'ECX % orig(EAX)', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CCS', 'orig(CCS)']
['CCD', 'orig(CCD)']
== end equality sets ==
== begin equivalence sets ==
[' (ADDR == 3086015301L)', '(ARG1 == "$0xfffff001,")', '(ARG1 == "$0xfffff001,") ', '(ARG2 == "%eax")', '(CCD == 4294966272L)', '(CCS == 1027)', '(CPL == 0)', '(CS == "006000000000ffffffff00cf9a00")', '(ECX == 0)', '(ECX == CPL)', '(ECX == II)', '(EDX == 4)', '(EFL == 135)', '(EIP == 3222285665L)', '(GS == "00d8c110a0000000000f00009300")', '(SS == "006800000000ffffffff00cf9300")', '(orig(ADDR) == 3086015300L)', '(orig(EAX) == 4294967294L)']
[' (ARG2 == "%esp")', '(ARG1 one of { "%ebp", "%edi", "%esi" })', '(ARG1 one of { "%ebp", "%edi", "%esi" }) ', '(CCD one of { 0, 4294967295L })', '(CCS one of { 1, 4294967294L })', '(CPL == 3)', '(CPL == ES_DPL)', '(CS == "007300000000ffffffff00cffa00")', '(EAX == orig(EAX))', '(ECX one of { 3086034988L, 3086036176L })', '(EDX one of { 0, 2 })', '(EFL one of { 582, 646 })', '(EIP one of { 3085964152L, 3085998601L })', '(ES == SS)', '(FS == GS)', '(GS == "0000000000000000000000000000")', '(SS == "007b00000000ffffffff00cff300")', '(orig(EAX) == -1)']
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
(ARG1 == "$0xfffff001,") ==>  _x_ for all _x_ in  ['(CR2 == 3086015280L)', '(orig(ARG1) == "%ebx")']
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  pushl()
== begin equality sets ==
['CPL', 'CS_DPL', 'SS_DPL']
['0', 'CC0', 'CPL % EAX', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES']
['3', 'DS_DPL', 'ES_DPL']
['"0000000000000000000000000000"', 'FS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
[' (CCD == 0)', '(ADDR == 3086017696L)', '(ADDR == 3086017696L) ', '(CCS == 1)', '(CPL == 3)', '(CPL == ES_DPL)', '(CS == "007300000000ffffffff00cffa00")', '(EAX == 1)', '(EAX == A20)', '(EAX == CCS)', '(ECX == 134578452)', '(EDX == CCD)', '(EFL == 582)', '(EIP == 3085991882L)', '(ES == SS)', '(FS == GS)', '(GS == "0000000000000000000000000000")', '(SS == "007b00000000ffffffff00cff300")']
[' (CCD == 4294966272L)', '(CCS == 1027)', '(CPL == 0)', '(CPL == II)', '(CS == "006000000000ffffffff00cf9a00")', '(EAX one of { 3086022069L, 3086035512L })', '(EAX one of { 3086022069L, 3086035512L }) ', '(ECX one of { -1, 0, 3 })', '(EFL == 135)', '(EIP == 3222285665L)', '(GS == "00d8c110a0000000000f00009300")', '(SS == "006800000000ffffffff00cf9300")']
== end equivalence sets ==
== begin inequality properties ==
ARG1 != _x_ for all _x_ in  ['ARG2']
ARG1 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'GS', 'IDT', 'LDT', 'SS', 'TR']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'GS', 'IDT', 'LDT', 'SS', 'TR']
ADDR != _x_ for all _x_ in  ['CCD', 'EAX', 'EBX', 'EDX', 'EIP']
ADDR > _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'ECX', 'EFL', 'ES_DPL', 'II']
ADDR >= _x_ for all _x_ in  ['CR2']
ADDR < _x_ for all _x_ in  ['DR6']
EAX != _x_ for all _x_ in  ['CCD', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EBX', 'ECX', 'EDX', 'EFL', 'ES_DPL']
EAX < _x_ for all _x_ in  ['DR6', 'EIP']
EAX > _x_ for all _x_ in  ['II']
EAX >= _x_ for all _x_ in  ['A20', 'CCS']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EDX', 'EFL', 'EIP', 'ES_DPL', 'II']
EBX < _x_ for all _x_ in  ['DR6']
ECX < _x_ for all _x_ in  ['CR0', 'CR2', 'DR6', 'EIP']
ECX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CR3', 'CR4', 'DR7', 'EFL']
EDX < _x_ for all _x_ in  ['DR6', 'EIP']
EDX != _x_ for all _x_ in  ['A20', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL']
EDX >= _x_ for all _x_ in  ['II']
EDX <= _x_ for all _x_ in  ['CCD']
EIP > _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'ES_DPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7']
EFL != _x_ for all _x_ in  ['CCD', 'CCS']
CPL >= _x_ for all _x_ in  ['II']
CPL != _x_ for all _x_ in  ['A20', 'CCD', 'CCS']
CPL <= _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL']
II < _x_ for all _x_ in  ['CCS', 'CR2']
II <= _x_ for all _x_ in  ['CCD']
A20 < _x_ for all _x_ in  ['CR2']
A20 <= _x_ for all _x_ in  ['CCS']
A20 != _x_ for all _x_ in  ['CCD']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT']
ES >= _x_ for all _x_ in  ['SS']
ES != _x_ for all _x_ in  ['CCD', 'CCS', 'GS']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS != _x_ for all _x_ in  ['CCD', 'GS']
SS > _x_ for all _x_ in  ['FS', 'LDT']
SS != _x_ for all _x_ in  ['GS']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR']
GS != _x_ for all _x_ in  ['LDT', 'TR']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
GDT > _x_ for all _x_ in  ['IDT']
CR0 < _x_ for all _x_ in  ['CR2']
CR0 > _x_ for all _x_ in  ['CCS']
CR0 != _x_ for all _x_ in  ['CCD']
CR2 > _x_ for all _x_ in  ['CCS', 'CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD']
CR3 > _x_ for all _x_ in  ['CCS']
CR3 != _x_ for all _x_ in  ['CCD']
CR4 > _x_ for all _x_ in  ['CCS']
CR4 != _x_ for all _x_ in  ['CCD']
DR6 > _x_ for all _x_ in  ['CCS']
DR6 != _x_ for all _x_ in  ['CCD']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS']
== end inequality properties ==
== begin implication properties ==
(ADDR == 3086017696L) ==>  _x_ for all _x_ in  ['(ARG1 == "%edi")', '(ARG2 == "(%esp)")', '(CR2 == 3085991408L)', '(EBX == 3086034988L)', '(EDX == 0)', '(EDX == II)']
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  pushl();condition="CPL==0"
== begin equality sets ==
['0', 'CC0', 'CPL', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['3222285665L', 'EIP']
['135', 'EFL']
['"006000000000ffffffff00cf9a00"', 'CS']
['"006800000000ffffffff00cf9300"', 'SS']
['"00d8c110a0000000000f00009300"', 'GS']
['1027', 'CCS']
['4294966272L', 'CCD']
['EAX', 'orig(EAX)']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  pushl();condition="not(CPL==0)"
== begin equality sets ==
['-1', '1', 'A20', 'CCS', 'EAX', 'PE', 'orig(A20)', 'orig(CCS)', 'orig(EAX)', 'orig(PE)']
['0', 'ADDR - orig(ADDR) - 1', 'CC0', 'CCD', 'CPL % EAX', 'CPL % orig(EAX)', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EAX % orig(EAX)', 'EDX', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CCD)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EAX) % EAX', 'orig(EDX)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"%edi"', '"8(%esp),"', 'ARG1']
['"%eax"', '"(%esp)"', 'ARG2']
['3086017696L', '3086017697L', 'ADDR']
['3086034988L', 'EBX', 'orig(EBX)']
['134578452', 'ECX', 'orig(ECX)']
['3085991882L', 'EIP', 'orig(EIP)']
['582', 'EFL', 'orig(EFL)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['3085991408L', 'CR2', 'orig(CR2)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
== end equality sets ==
== begin equivalence sets ==
[' (A20 == CCS)', '(A20 == orig(EAX))', '(ADDR == 3086017697L)', '(ADDR == 3086017697L) ', '(CCD == 0)', '(CCS == 1)', '(CPL == 3)', '(CPL == ES_DPL)', '(CS == "007300000000ffffffff00cffa00")', '(EAX == -1)', '(ECX == 134578452)', '(EDX == CCD)', '(EFL == 582)', '(EIP == 3085991882L)', '(ES == SS)', '(FS == GS)', '(GS == "0000000000000000000000000000")', '(SS == "007b00000000ffffffff00cff300")', '(orig(ADDR) == 3086017696L)', '(orig(EAX) == 1)', '(orig(ECX) == 134578452)']
[' (CCD == 4294966272L)', '(CCS == 1027)', '(CPL == 0)', '(CPL == II)', '(CS == "006000000000ffffffff00cf9a00")', '(EAX == orig(EAX))', '(EAX one of { 3086022069L, 3086035512L })', '(EAX one of { 3086022069L, 3086035512L }) ', '(ECX one of { -1, 0, 3 })', '(EFL == 135)', '(EIP == 3222285665L)', '(GS == "00d8c110a0000000000f00009300")', '(SS == "006800000000ffffffff00cf9300")', '(orig(EAX) one of { 3086022069L, 3086035512L })', '(orig(ECX) one of { -1, 0, 3 })']
== end equivalence sets ==
== begin inequality properties ==
ECX >= _x_ for all _x_ in  ['-1']
ECX < _x_ for all _x_ in  ['CR0', 'CR2', 'DR6', 'EIP', 'orig(ADDR)']
ECX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CR3', 'CR4', 'DR7', 'EFL', 'orig(EAX)']
ECX <= _x_ for all _x_ in  ['orig(ECX)']
ARG1 != _x_ for all _x_ in  ['ARG2', 'CS', 'ES', 'FS', 'GS', 'LDT', 'SS', 'TR', 'orig(ARG1)', 'orig(ARG2)']
ARG1 < _x_ for all _x_ in  ['GDT', 'IDT']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'GS', 'IDT', 'LDT', 'SS', 'TR']
ADDR != _x_ for all _x_ in  ['CCD', 'EAX', 'EBX', 'EDX', 'EIP', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
ADDR > _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'ECX', 'EFL', 'ES_DPL', 'II', 'orig(ECX)']
ADDR < _x_ for all _x_ in  ['DR6']
EAX != _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EBX', 'ECX', 'EDX', 'EFL', 'ES_DPL', 'II', 'orig(ADDR)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
EAX < _x_ for all _x_ in  ['CCD', 'DR6', 'EIP']
EAX <= _x_ for all _x_ in  ['orig(EAX)']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'II', 'orig(ADDR)', 'orig(EAX)', 'orig(EDX)']
EBX < _x_ for all _x_ in  ['DR6']
EBX <= _x_ for all _x_ in  ['orig(EBX)']
EDX < _x_ for all _x_ in  ['DR6', 'EIP']
EDX != _x_ for all _x_ in  ['A20', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'orig(ADDR)', 'orig(EAX)']
EDX <= _x_ for all _x_ in  ['CCD', 'orig(EDX)']
EIP > _x_ for all _x_ in  ['A20', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II', 'orig(EAX)', 'orig(ECX)', 'orig(EDX)']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD', 'orig(ADDR)', 'orig(EBX)']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'ES_DPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'orig(ADDR)']
EFL != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CPL >= _x_ for all _x_ in  ['II']
CPL != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'orig(EAX)', 'orig(EBX)']
CPL <= _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL', 'orig(ADDR)']
II < _x_ for all _x_ in  ['CCS', 'CR2', 'orig(ADDR)', 'orig(EAX)']
II <= _x_ for all _x_ in  ['CCD', 'orig(EDX)']
II != _x_ for all _x_ in  ['orig(EBX)']
A20 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
A20 <= _x_ for all _x_ in  ['CCS', 'orig(EAX)']
A20 != _x_ for all _x_ in  ['CCD', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT', 'orig(ARG1)', 'orig(ARG2)']
ES >= _x_ for all _x_ in  ['SS']
ES != _x_ for all _x_ in  ['CCD', 'CCS', 'GS', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR', 'orig(ADDR)']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR', 'orig(ADDR)']
CS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(ARG1)', 'orig(ARG2)']
CS != _x_ for all _x_ in  ['CCD', 'GS', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CS <= _x_ for all _x_ in  ['orig(EAX)']
SS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(ARG1)', 'orig(ARG2)']
SS != _x_ for all _x_ in  ['GS']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR']
FS > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
GS != _x_ for all _x_ in  ['LDT', 'TR']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
GS > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
LDT > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
TR > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
GDT > _x_ for all _x_ in  ['IDT', 'orig(ARG1)', 'orig(ARG2)']
IDT > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
CR0 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
CR0 > _x_ for all _x_ in  ['CCS', 'orig(ECX)']
CR0 != _x_ for all _x_ in  ['CCD', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
CR2 > _x_ for all _x_ in  ['CCS', 'CR3', 'CR4', 'DR7', 'orig(ECX)']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'orig(EAX)', 'orig(EBX)', 'orig(EDX)']
CR2 <= _x_ for all _x_ in  ['orig(ADDR)']
CR3 > _x_ for all _x_ in  ['CCS']
CR3 != _x_ for all _x_ in  ['CCD', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CR3 < _x_ for all _x_ in  ['orig(ADDR)']
CR4 > _x_ for all _x_ in  ['CCS']
CR4 != _x_ for all _x_ in  ['CCD', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
CR4 < _x_ for all _x_ in  ['orig(ADDR)']
DR6 > _x_ for all _x_ in  ['CCS', 'orig(ADDR)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
DR6 != _x_ for all _x_ in  ['CCD']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
DR7 < _x_ for all _x_ in  ['orig(ADDR)']
CCD != _x_ for all _x_ in  ['orig(ADDR)', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)']
CCD >= _x_ for all _x_ in  ['orig(EDX)']
== end inequality properties ==
== begin implication properties ==
(ADDR == 3086017697L) ==>  _x_ for all _x_ in  ['(ARG1 == "8(%esp),")', '(ARG2 == "%eax")', '(CR2 == 3085991408L)', '(EBX == 3086034988L)', '(EBX == orig(EBX))', '(ECX == orig(ECX))', '(EDX == 0)', '(EDX == II)', '(EDX == orig(EDX))', '(orig(ARG1) == "%edi")', '(orig(ARG2) == "(%esp)")', '(orig(EBX) == 3086034988L)', '(orig(EDX) == 0)']
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  rdtsc()
== begin equality sets ==
['134578588', 'CCD', 'EAX']
['3086034988L', 'EBX', 'ECX']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['"0xb7eff028"', 'ARG1']
['"%eax"', 'ARG2']
['3085951842L', 'ADDR']
['2', 'EDX']
['3085951828L', 'EIP']
['518', 'EFL']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['3086015280L', 'CR2']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
['4294967295L', 'CCS']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  rdtsc();condition="not(CPL==0)"
== begin equality sets ==
['134578588', 'CCD', 'EAX', 'orig(CCD)', 'orig(EAX)']
['3086034988L', 'EBX', 'orig(EBX)', 'orig(ECX)']
['2', 'EDX', 'orig(EDX)']
['3085951828L', 'EIP', 'orig(EIP)']
['518', 'EFL', 'orig(EFL)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['3086015280L', 'CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['4294967295L', 'CCS', 'orig(CCS)']
['"%ecx,"', 'ARG1']
['"%ecx"', 'ARG2']
['3085951844L', 'ADDR']
['-1', 'ECX']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  repe()
== begin equality sets ==
['-1', 'EAX', 'ECX']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['"cmpsb"', 'ARG1']
['"%es:(%edi),"', 'ARG2']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['3085938696L', 'CR2']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  repe();condition="not(CPL==0)"
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['3085938696L', 'CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['3086034988L', 'EBX']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  retl()
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  retl();condition="not(CPL==0)"
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EDX) % EDX', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  sete()
== begin equality sets ==
['-1', 'EAX', 'EBX', 'ECX']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['"%cl"', 'ARG1']
['"%eax"', 'ARG2']
['3085951865L', 'ADDR']
['2', 'EDX']
['3085951828L', 'EIP']
['518', 'EFL']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['3086015280L', 'CR2']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
['4294967295L', 'CCS']
['134578588', 'CCD']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  sete();condition="not(CPL==0)"
== begin equality sets ==
['-1', 'EAX', 'EBX', 'ECX', 'EDX', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)']
['3085951828L', 'EIP', 'orig(EIP)']
['518', 'EFL', 'orig(EFL)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['3086015280L', 'CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['4294967295L', 'CCS', 'orig(CCS)']
['134578588', 'CCD', 'orig(CCD)']
['"%edx,"', 'ARG1']
['"-0xdc(%ebp)"', 'ARG2']
['3085951868L', 'ADDR']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  shll()
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['-1', 'EAX']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
CCD >= _x_ for all _x_ in  ['0']
ARG1 < _x_ for all _x_ in  ['ARG2', 'CS', 'ES', 'FS', 'GDT', 'IDT', 'LDT', 'TR']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'IDT', 'LDT', 'TR']
ADDR > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EAX', 'ECX', 'EFL', 'II']
ADDR != _x_ for all _x_ in  ['CCD', 'CCS', 'EBX', 'EDX', 'EIP']
ADDR < _x_ for all _x_ in  ['DR6']
EAX <= _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'EBX', 'ECX', 'EDX', 'EFL', 'EIP']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'II']
EBX < _x_ for all _x_ in  ['DR6']
ECX < _x_ for all _x_ in  ['CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP']
ECX != _x_ for all _x_ in  ['A20', 'CCD', 'II']
EDX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'II']
EDX < _x_ for all _x_ in  ['DR6']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'II']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD', 'CCS']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7']
EFL != _x_ for all _x_ in  ['CCD', 'CCS']
CPL < _x_ for all _x_ in  ['CR2']
CPL != _x_ for all _x_ in  ['CCD', 'CCS']
II < _x_ for all _x_ in  ['CCS', 'CR2']
II <= _x_ for all _x_ in  ['CCD']
A20 < _x_ for all _x_ in  ['CR2']
A20 <= _x_ for all _x_ in  ['CCS']
A20 != _x_ for all _x_ in  ['CCD']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT']
ES < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
CS != _x_ for all _x_ in  ['CCD']
FS < _x_ for all _x_ in  ['GDT', 'IDT', 'LDT', 'TR']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
GDT > _x_ for all _x_ in  ['IDT']
CR0 < _x_ for all _x_ in  ['CR2']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS']
DR6 > _x_ for all _x_ in  ['CCS']
DR6 != _x_ for all _x_ in  ['CCD']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  shll();condition="not(CPL==0)"
== begin equality sets ==
['-1', 'EAX', 'orig(EAX)']
['EBX', 'orig(EBX)']
['EDX', 'orig(EDX)']
['EIP', 'orig(EIP)']
['EFL', 'orig(EFL)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'ADDR - orig(ADDR) - 3', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(ECX) % ECX', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CCS', 'orig(CCS)']
['CCD', 'orig(CCD)']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
CCD >= _x_ for all _x_ in  ['0']
CCD != _x_ for all _x_ in  ['orig(ADDR)', 'orig(ECX)']
ARG1 != _x_ for all _x_ in  ['ARG2', 'orig(ARG2)']
ARG1 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'IDT', 'LDT', 'TR']
ARG1 > _x_ for all _x_ in  ['orig(ARG1)']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'IDT', 'LDT', 'TR']
ARG2 > _x_ for all _x_ in  ['orig(ARG1)']
ARG2 != _x_ for all _x_ in  ['orig(ARG2)']
ADDR > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EAX', 'ECX', 'EFL', 'II', 'orig(ECX)']
ADDR != _x_ for all _x_ in  ['CCD', 'CCS', 'EBX', 'EDX', 'EIP']
ADDR < _x_ for all _x_ in  ['DR6']
EAX <= _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'EBX', 'ECX', 'EDX', 'EFL', 'EIP', 'orig(ADDR)', 'orig(ECX)']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'II', 'orig(ADDR)']
EBX < _x_ for all _x_ in  ['DR6']
ECX < _x_ for all _x_ in  ['CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'orig(ADDR)']
ECX <= _x_ for all _x_ in  ['CPL', 'orig(ECX)']
ECX != _x_ for all _x_ in  ['A20', 'II']
EDX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'II', 'orig(ADDR)']
EDX < _x_ for all _x_ in  ['DR6']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'II', 'orig(ECX)']
EIP < _x_ for all _x_ in  ['DR6']
EIP != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ADDR)']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'II', 'orig(ECX)']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'orig(ADDR)']
EFL != _x_ for all _x_ in  ['CCD', 'CCS']
CPL < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
CPL != _x_ for all _x_ in  ['CCD', 'CCS']
II < _x_ for all _x_ in  ['CCS', 'CR2', 'orig(ADDR)']
II <= _x_ for all _x_ in  ['CCD']
II != _x_ for all _x_ in  ['orig(ECX)']
A20 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
A20 <= _x_ for all _x_ in  ['CCS']
A20 != _x_ for all _x_ in  ['CCD', 'orig(ECX)']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT', 'orig(ARG1)', 'orig(ARG2)']
ES < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(ARG1)', 'orig(ARG2)', 'orig(ECX)']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
CS != _x_ for all _x_ in  ['CCD', 'orig(ADDR)']
FS < _x_ for all _x_ in  ['GDT', 'IDT', 'LDT', 'TR']
FS > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
LDT > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
TR > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
GDT > _x_ for all _x_ in  ['IDT', 'orig(ARG1)', 'orig(ARG2)']
IDT > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
CR0 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS']
CR0 > _x_ for all _x_ in  ['orig(ECX)']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7', 'orig(ECX)']
CR2 < _x_ for all _x_ in  ['DR6', 'orig(ADDR)']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS']
CR3 < _x_ for all _x_ in  ['orig(ADDR)']
CR3 > _x_ for all _x_ in  ['orig(ECX)']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS']
CR4 < _x_ for all _x_ in  ['orig(ADDR)']
CR4 > _x_ for all _x_ in  ['orig(ECX)']
DR6 > _x_ for all _x_ in  ['CCS', 'orig(ADDR)', 'orig(ECX)']
DR6 != _x_ for all _x_ in  ['CCD']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS']
DR7 < _x_ for all _x_ in  ['orig(ADDR)']
DR7 > _x_ for all _x_ in  ['orig(ECX)']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  subl()
== begin equality sets ==
['CPL', 'CS_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES']
['3', 'DS_DPL', 'ES_DPL']
['"0000000000000000000000000000"', 'FS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
[' (ADDR == 3085998547L)', '(ARG1 == "$0xa8,")', '(ARG1 == "$0xa8,") ', '(CCD == 4294966272L)', '(CCS == 1027)', '(CPL == 0)', '(CPL == II)', '(CR2 == 3085998544L)', '(CS == "006000000000ffffffff00cf9a00")', '(EAX == 3086022069L)', '(ECX == 3)', '(ECX == ES_DPL)', '(EDX == 3218687872L)', '(EFL == 135)', '(EIP == 3222285665L)', '(GS == "00d8c110a0000000000f00009300")', '(SS == "006800000000ffffffff00cf9300")']
[' (ADDR one of { 3085991431L, 3085991453L, 3086015322L })', '(ARG1 one of { "$0xcc,", "%eax,", "%edx," })', '(ARG1 one of { "$0xcc,", "%eax,", "%edx," }) ', '(CCD one of { 4093, 3240296420L })', '(CCS one of { 145, 4294963201L })', '(CPL == 3)', '(CPL == ES_DPL)', '(CR2 one of { 3085991408L, 3086015280L })', '(CS == "007300000000ffffffff00cffa00")', '(EAX one of { -1, 3086035512L })', '(ECX == EDX)', '(ECX one of { -1, 0 })', '(EDX one of { -1, 0 })', '(EFL one of { 514, 659 })', '(EIP one of { 3085991408L, 3086019275L })', '(ES == SS)', '(FS == GS)', '(GS == "0000000000000000000000000000")', '(SS == "007b00000000ffffffff00cff300")']
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
(ARG1 == "$0xa8,") ==>  _x_ for all _x_ in  ['(ARG2 == "%esp")', '(EBX == 3086034988L)']
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  subl();condition="CPL==0"
== begin equality sets ==
['3', 'DS_DPL', 'ECX', 'ES_DPL', 'orig(DS_DPL)', 'orig(ES_DPL)']
['0', 'CC0', 'CPL', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['"$0xa8,"', '"%ebx,"', 'ARG1']
['"%esp"', '"-0xc(%ebp)"', 'ARG2']
['3085998547L', '3085998553L', 'ADDR']
['3086022069L', 'EAX']
['-1', '3086034988L', 'EBX']
['3218687872L', 'EDX', 'orig(EDX)']
['3222285665L', 'EIP']
['135', 'EFL']
['"006000000000ffffffff00cf9a00"', 'CS']
['"006800000000ffffffff00cf9300"', 'SS']
['"00d8c110a0000000000f00009300"', 'GS']
['3085998544L', 'CR2']
['1027', 'CCS']
['4294966272L', 'CCD']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  subl();condition="not(CPL==0)"
== begin equality sets ==
['-1', 'ECX', 'EDX', 'orig(ECX)', 'orig(EDX)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['EAX', 'orig(EAX)']
['EIP', 'orig(EIP)']
['EFL', 'orig(EFL)']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CCS', 'orig(CCS)']
['CCD', 'orig(CCD)']
['EBX', 'orig(EBX)']
== end equality sets ==
== begin equivalence sets ==
[' (ADDR == 3085998553L)', '(ARG1 == "%ebx,")', '(ARG1 == "%ebx,") ', '(ARG2 == "-0xc(%ebp)")', '(CCD == 4294966272L)', '(CCS == 1027)', '(CPL == 0)', '(CPL == II)', '(CR2 == 3085998544L)', '(CS == "006000000000ffffffff00cf9a00")', '(EAX == 3086022069L)', '(ECX == 3)', '(ECX == ES_DPL)', '(EDX == 3218687872L)', '(EFL == 135)', '(EIP == 3222285665L)', '(GS == "00d8c110a0000000000f00009300")', '(SS == "006800000000ffffffff00cf9300")', '(orig(ADDR) == 3085998547L)', '(orig(ARG1) == "$0xa8,")', '(orig(EDX) == 3218687872L)']
[' (ADDR one of { 3085991437L, 3085991455L, 3086015324L })', '(ARG1 one of { "%edx,", "0x10(%esp)," })', '(ARG1 one of { "%edx,", "0x10(%esp)," }) ', '(ARG2 one of { "%esi", "-0x58(%ebp)", "0x11c(%ecx)" })', '(CCD one of { 4093, 3240296420L })', '(CCS one of { 145, 4294963201L })', '(CPL == 3)', '(CPL == ES_DPL)', '(CR2 one of { 3085991408L, 3086015280L })', '(CS == "007300000000ffffffff00cffa00")', '(EAX one of { -1, 3086035512L })', '(EBX == orig(EBX))', '(ECX == orig(EDX))', '(ECX one of { -1, 0 })', '(EDX == -1)', '(EFL one of { 514, 659 })', '(EIP one of { 3085991408L, 3086019275L })', '(ES == SS)', '(FS == GS)', '(GS == "0000000000000000000000000000")', '(SS == "007b00000000ffffffff00cff300")', '(orig(ADDR) one of { 3085991431L, 3085991453L, 3086015322L })', '(orig(ARG1) one of { "$0xcc,", "%eax,", "%edx," })', '(orig(EDX) one of { -1, 0 })']
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
(ARG1 == "%ebx,") ==>  _x_ for all _x_ in  ['(EBX == -1)', '(EDX == orig(EDX))', '(orig(ARG2) == "%esp")', '(orig(EBX) == 3086034988L)']
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  testb()
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CCS % ECX', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['3086034988L', 'EBX']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['3085991408L', 'CR2']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
EAX >= _x_ for all _x_ in  ['-1']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  testb();condition="not(CPL==0)"
== begin equality sets ==
['ARG2', 'orig(ARG2)']
['EAX', 'orig(EAX)']
['3086034988L', 'EBX', 'orig(EBX)']
['ECX', 'orig(ECX)']
['EDX', 'orig(EDX)']
['EIP', 'orig(EIP)']
['EFL', 'orig(EFL)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'ADDR - orig(ADDR) - 2', 'CC0', 'CCS % ECX', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['3085991408L', 'CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CCS', 'orig(CCS)']
['CCD', 'orig(CCD)']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
EAX >= _x_ for all _x_ in  ['-1']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  testl()
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS']
['"0000000000000000000000000000"', 'FS', 'GS']
['"007300000000ffffffff00cffa00"', 'CS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
EAX >= _x_ for all _x_ in  ['-1']
EAX < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP']
EAX != _x_ for all _x_ in  ['A20', 'CCS', 'CPL']
ECX >= _x_ for all _x_ in  ['-1']
ECX != _x_ for all _x_ in  ['A20', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP']
ECX < _x_ for all _x_ in  ['DR6']
EDX >= _x_ for all _x_ in  ['-1']
EDX != _x_ for all _x_ in  ['CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'II']
CCD >= _x_ for all _x_ in  ['0']
ARG1 > _x_ for all _x_ in  ['ARG2']
ARG1 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'IDT', 'LDT', 'TR']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'IDT', 'LDT', 'TR']
ADDR > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EAX', 'EFL', 'II']
ADDR != _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'EBX', 'ECX', 'EDX', 'EIP']
ADDR < _x_ for all _x_ in  ['DR6']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'II']
EBX < _x_ for all _x_ in  ['DR6']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'II']
EIP != _x_ for all _x_ in  ['CCD', 'CCS', 'CR2']
EIP < _x_ for all _x_ in  ['DR6']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7']
EFL != _x_ for all _x_ in  ['CCD', 'CCS']
CPL < _x_ for all _x_ in  ['CR2']
CPL != _x_ for all _x_ in  ['CCD', 'CCS']
II < _x_ for all _x_ in  ['CR2']
II <= _x_ for all _x_ in  ['CCD', 'CCS']
A20 < _x_ for all _x_ in  ['CR2']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT']
ES < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS < _x_ for all _x_ in  ['GDT', 'IDT', 'LDT', 'TR']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
GDT > _x_ for all _x_ in  ['IDT']
CR0 < _x_ for all _x_ in  ['CR2']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS']
DR6 != _x_ for all _x_ in  ['CCD', 'CCS']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  testl();condition="not(CPL==0)"
== begin equality sets ==
['EAX', 'orig(EAX)']
['EBX', 'orig(EBX)']
['ECX', 'orig(ECX)']
['EDX', 'orig(EDX)']
['EIP', 'orig(EIP)']
['EFL', 'orig(EFL)']
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['0', 'ADDR - orig(ADDR) - 2', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CCS', 'orig(CCS)']
['CCD', 'orig(CCD)']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
EAX >= _x_ for all _x_ in  ['-1']
EAX < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'orig(ADDR)']
EAX != _x_ for all _x_ in  ['A20', 'CCS', 'CPL']
ECX >= _x_ for all _x_ in  ['-1']
ECX != _x_ for all _x_ in  ['A20', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'orig(ADDR)']
ECX < _x_ for all _x_ in  ['DR6']
EDX >= _x_ for all _x_ in  ['-1']
EDX != _x_ for all _x_ in  ['CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'II', 'orig(ADDR)']
CCD >= _x_ for all _x_ in  ['0']
CCD != _x_ for all _x_ in  ['orig(ADDR)']
ARG1 != _x_ for all _x_ in  ['ARG2', 'CS', 'ES', 'FS', 'LDT', 'TR', 'orig(ARG2)']
ARG1 < _x_ for all _x_ in  ['GDT', 'IDT']
ARG2 != _x_ for all _x_ in  ['CS', 'ES', 'FS', 'LDT', 'TR', 'orig(ARG1)']
ARG2 < _x_ for all _x_ in  ['GDT', 'IDT']
ARG2 >= _x_ for all _x_ in  ['orig(ARG2)']
ADDR > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EAX', 'EFL', 'II']
ADDR != _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'EBX', 'ECX', 'EDX', 'EIP']
ADDR < _x_ for all _x_ in  ['DR6']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'II', 'orig(ADDR)']
EBX < _x_ for all _x_ in  ['DR6']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'II']
EIP != _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'orig(ADDR)']
EIP < _x_ for all _x_ in  ['DR6']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'orig(ADDR)']
EFL != _x_ for all _x_ in  ['CCD', 'CCS']
CPL < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
CPL != _x_ for all _x_ in  ['CCD', 'CCS']
II < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
II <= _x_ for all _x_ in  ['CCD', 'CCS']
A20 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT', 'orig(ARG1)', 'orig(ARG2)']
ES < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(ARG1)', 'orig(ARG2)']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
CS != _x_ for all _x_ in  ['orig(ADDR)']
FS < _x_ for all _x_ in  ['GDT', 'IDT', 'LDT', 'TR']
FS > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
LDT > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
TR > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
GDT > _x_ for all _x_ in  ['IDT', 'orig(ARG1)', 'orig(ARG2)']
IDT > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
CR0 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ADDR)']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS']
CR3 < _x_ for all _x_ in  ['orig(ADDR)']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS']
CR4 < _x_ for all _x_ in  ['orig(ADDR)']
DR6 != _x_ for all _x_ in  ['CCD', 'CCS']
DR6 > _x_ for all _x_ in  ['orig(ADDR)']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS']
DR7 < _x_ for all _x_ in  ['orig(ADDR)']
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  xorl()
== begin equality sets ==
['CPL', 'CS_DPL', 'SS_DPL']
['0', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE']
['1', 'A20', 'PE']
['"007b00000000ffffffff00cff300"', 'DS', 'ES']
['3', 'DS_DPL', 'ES_DPL']
['"0000000000000000000000000000"', 'FS']
['"0000000000000000000000008200"', 'LDT']
['"0080c1100a800000207300008900"', 'TR']
['"c1109000000000ff"', 'GDT']
['"c049f000000007ff"', 'IDT']
['2147811387L', 'CR0']
['19075072', 'CR3']
['1744', 'CR4']
['4294905840L', 'DR6']
['1024', 'DR7']
== end equality sets ==
== begin equivalence sets ==
[' (CPL == ES_DPL)', '(CPL == 3)', '(CPL == 3) ', '(CPL > A20)', '(CPL > II)', '(CS == "007300000000ffffffff00cffa00")', '(CS > GS)', '(ES == SS)', '(ES > GS)', '(FS == GS)', '(GS < LDT)', '(GS < TR)', '(GS == "0000000000000000000000000000")', '(SS == "007b00000000ffffffff00cff300")', '(SS > GS)']
[' (CPL == 0)', '(CPL == II)', '(CS == "006000000000ffffffff00cf9a00")', '(EFL == 135)', '(EIP == 3222285665L)', '(EIP == 3222285665L) ', '(GS == "00d8c110a0000000000f00009300")', '(SS == "006800000000ffffffff00cf9300")']
== end equivalence sets ==
== begin inequality properties ==
EAX >= _x_ for all _x_ in  ['-1']
EAX != _x_ for all _x_ in  ['CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'ES_DPL']
ECX >= _x_ for all _x_ in  ['-1']
ECX < _x_ for all _x_ in  ['CCD', 'CR2', 'DR6', 'EIP']
ECX != _x_ for all _x_ in  ['A20', 'CCS', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'II']
EDX >= _x_ for all _x_ in  ['-1']
EDX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'II']
EDX < _x_ for all _x_ in  ['DR6']
CCS >= _x_ for all _x_ in  ['0']
CCD >= _x_ for all _x_ in  ['0']
ARG1 != _x_ for all _x_ in  ['ARG2']
ARG1 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'GS', 'IDT', 'LDT', 'SS', 'TR']
ARG2 < _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GDT', 'GS', 'IDT', 'LDT', 'SS', 'TR']
ADDR != _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'EAX', 'EBX', 'EDX', 'EIP']
ADDR > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'ECX', 'EFL', 'ES_DPL', 'II']
ADDR < _x_ for all _x_ in  ['DR6']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'II']
EBX < _x_ for all _x_ in  ['DR6']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II']
EIP != _x_ for all _x_ in  ['CCD', 'CCS', 'CR2']
EIP < _x_ for all _x_ in  ['DR6']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'ES_DPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7']
EFL != _x_ for all _x_ in  ['CCD', 'CCS']
CPL >= _x_ for all _x_ in  ['II']
CPL != _x_ for all _x_ in  ['A20', 'CCD', 'CCS']
CPL <= _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL']
II < _x_ for all _x_ in  ['CR2']
II <= _x_ for all _x_ in  ['CCD', 'CCS']
A20 < _x_ for all _x_ in  ['CR2']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT']
ES >= _x_ for all _x_ in  ['SS']
ES != _x_ for all _x_ in  ['CCD', 'CCS', 'GS']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT']
CS != _x_ for all _x_ in  ['GS']
SS > _x_ for all _x_ in  ['FS', 'LDT']
SS != _x_ for all _x_ in  ['GS']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR']
GS != _x_ for all _x_ in  ['LDT', 'TR']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
GDT > _x_ for all _x_ in  ['IDT']
CR0 < _x_ for all _x_ in  ['CR2']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS']
DR6 != _x_ for all _x_ in  ['CCD', 'CCS']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS']
== end inequality properties ==
== begin implication properties ==
(CPL == 3) ==>  _x_ for all _x_ in  ['(EBX one of { -1, 3086034988L })']
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  xorl();condition="CPL==0"
== begin equality sets ==
['-1', 'EAX', 'EBX', 'ECX', 'EDX', 'orig(EAX)', 'orig(EBX)', 'orig(ECX)', 'orig(EDX)']
['0', 'CC0', 'CPL', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['"%eax,"', '"%esi,"', 'ARG1']
['"%eax"', 'ARG2', 'orig(ARG2)']
['3085964031L', '3085964033L', 'ADDR']
['3222285665L', 'EIP']
['135', 'EFL']
['"006000000000ffffffff00cf9a00"', 'CS']
['"006800000000ffffffff00cf9300"', 'SS']
['"00d8c110a0000000000f00009300"', 'GS']
['3085938696L', 'CR2']
['1027', 'CCS']
['4294966272L', 'CCD']
== end equality sets ==
== begin equivalence sets ==
== end equivalence sets ==
== begin inequality properties ==
== end inequality properties ==
== begin implication properties ==
== end implication properties ==
== begin raw properties ==
== end raw properties ==
===========================================================================
CONDITION:  xorl();condition="not(CPL==0)"
== begin equality sets ==
['3', 'CPL', 'CS_DPL', 'DS_DPL', 'ES_DPL', 'SS_DPL', 'orig(CPL)', 'orig(CS_DPL)', 'orig(DS_DPL)', 'orig(ES_DPL)', 'orig(SS_DPL)']
['"007b00000000ffffffff00cff300"', 'DS', 'ES', 'SS', 'orig(DS)', 'orig(ES)', 'orig(SS)']
['"0000000000000000000000000000"', 'FS', 'GS', 'orig(FS)', 'orig(GS)']
['"007300000000ffffffff00cffa00"', 'CS', 'orig(CS)']
['EBX', 'orig(EBX)']
['EIP', 'orig(EIP)']
['EFL', 'orig(EFL)']
['0', 'ADDR - orig(ADDR) - 2', 'CC0', 'CPUIDXE', 'DR0', 'DR1', 'DR2', 'DR3', 'EFER', 'FS_DPL', 'GS_DPL', 'HLT', 'II', 'IOPL', 'LDT_DPL', 'LMA', 'LME', 'SMAP', 'SMEP', 'SMM', 'TR_DPL', 'TSD', 'UMIP', 'VM', 'VMXE', 'orig(CC0)', 'orig(CPUIDXE)', 'orig(DR0)', 'orig(DR1)', 'orig(DR2)', 'orig(DR3)', 'orig(ECX) % ECX', 'orig(EDX) % EDX', 'orig(EFER)', 'orig(FS_DPL)', 'orig(GS_DPL)', 'orig(HLT)', 'orig(II)', 'orig(IOPL)', 'orig(LDT_DPL)', 'orig(LMA)', 'orig(LME)', 'orig(SMAP)', 'orig(SMEP)', 'orig(SMM)', 'orig(TR_DPL)', 'orig(TSD)', 'orig(UMIP)', 'orig(VM)', 'orig(VMXE)']
['1', 'A20', 'PE', 'orig(A20)', 'orig(PE)']
['"0000000000000000000000008200"', 'LDT', 'orig(LDT)']
['"0080c1100a800000207300008900"', 'TR', 'orig(TR)']
['"c1109000000000ff"', 'GDT', 'orig(GDT)']
['"c049f000000007ff"', 'IDT', 'orig(IDT)']
['2147811387L', 'CR0', 'orig(CR0)']
['CR2', 'orig(CR2)']
['19075072', 'CR3', 'orig(CR3)']
['1744', 'CR4', 'orig(CR4)']
['4294905840L', 'DR6', 'orig(DR6)']
['1024', 'DR7', 'orig(DR7)']
['CCS', 'orig(CCS)']
['CCD', 'orig(CCD)']
== end equality sets ==
== begin equivalence sets ==
[' (CPL == ES_DPL)', '(CPL == 3)', '(CPL == 3) ', '(CPL > A20)', '(CPL > II)', '(CS == "007300000000ffffffff00cffa00")', '(CS > GS)', '(ES == SS)', '(ES > GS)', '(FS == GS)', '(GS < LDT)', '(GS < TR)', '(GS == "0000000000000000000000000000")', '(SS == "007b00000000ffffffff00cff300")', '(SS > GS)']
[' (CPL == 0)', '(CPL == II)', '(CS == "006000000000ffffffff00cf9a00")', '(EFL == 135)', '(EIP == 3222285665L)', '(EIP == 3222285665L) ', '(GS == "00d8c110a0000000000f00009300")', '(SS == "006800000000ffffffff00cf9300")']
== end equivalence sets ==
== begin inequality properties ==
EAX >= _x_ for all _x_ in  ['-1']
EAX < _x_ for all _x_ in  ['CR0', 'CR2', 'DR6', 'EIP', 'orig(ADDR)']
EAX != _x_ for all _x_ in  ['CCS', 'CPL', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL']
EAX <= _x_ for all _x_ in  ['orig(EAX)']
ECX >= _x_ for all _x_ in  ['-1']
ECX < _x_ for all _x_ in  ['CCD', 'CCS', 'CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'EFL', 'EIP', 'orig(ADDR)']
ECX != _x_ for all _x_ in  ['A20', 'II']
ECX <= _x_ for all _x_ in  ['orig(ECX)']
EDX >= _x_ for all _x_ in  ['-1']
EDX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'II', 'orig(ADDR)']
EDX < _x_ for all _x_ in  ['DR6']
EDX <= _x_ for all _x_ in  ['orig(EDX)']
CCS >= _x_ for all _x_ in  ['0']
CCS != _x_ for all _x_ in  ['orig(ADDR)', 'orig(EAX)', 'orig(ECX)', 'orig(EDX)']
CCD >= _x_ for all _x_ in  ['0', 'orig(ECX)']
CCD != _x_ for all _x_ in  ['orig(ADDR)', 'orig(EDX)']
ARG1 != _x_ for all _x_ in  ['ARG2', 'CS', 'ES', 'FS', 'GS', 'LDT', 'SS', 'TR', 'orig(ARG2)']
ARG1 < _x_ for all _x_ in  ['GDT', 'IDT']
ARG2 != _x_ for all _x_ in  ['CS', 'ES', 'FS', 'GS', 'LDT', 'SS', 'TR', 'orig(ARG1)']
ARG2 < _x_ for all _x_ in  ['GDT', 'IDT']
ADDR > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EAX', 'ECX', 'EFL', 'ES_DPL', 'II', 'orig(ECX)']
ADDR != _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'EBX', 'EDX', 'EIP', 'orig(EAX)', 'orig(EDX)']
ADDR < _x_ for all _x_ in  ['DR6']
EBX != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'CPL', 'CR0', 'CR2', 'CR3', 'CR4', 'DR7', 'EFL', 'EIP', 'ES_DPL', 'II', 'orig(ADDR)']
EBX < _x_ for all _x_ in  ['DR6']
EIP > _x_ for all _x_ in  ['A20', 'CPL', 'CR0', 'CR3', 'CR4', 'DR7', 'EFL', 'ES_DPL', 'II', 'orig(ECX)']
EIP != _x_ for all _x_ in  ['CCD', 'CCS', 'CR2', 'orig(ADDR)', 'orig(EAX)', 'orig(EDX)']
EIP < _x_ for all _x_ in  ['DR6']
EFL > _x_ for all _x_ in  ['A20', 'CPL', 'ES_DPL', 'II']
EFL < _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'orig(ADDR)']
EFL != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)', 'orig(ECX)', 'orig(EDX)']
CPL >= _x_ for all _x_ in  ['II']
CPL != _x_ for all _x_ in  ['A20', 'CCD', 'CCS', 'orig(EAX)', 'orig(EDX)']
CPL <= _x_ for all _x_ in  ['CR0', 'CR2', 'CR3', 'CR4', 'DR6', 'DR7', 'ES_DPL', 'orig(ADDR)']
II < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
II <= _x_ for all _x_ in  ['CCD', 'CCS']
II != _x_ for all _x_ in  ['orig(ECX)', 'orig(EDX)']
A20 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
A20 != _x_ for all _x_ in  ['orig(ECX)', 'orig(EDX)']
ES > _x_ for all _x_ in  ['CS', 'FS', 'LDT', 'orig(ARG1)', 'orig(ARG2)']
ES >= _x_ for all _x_ in  ['SS']
ES != _x_ for all _x_ in  ['CCD', 'CCS', 'GS', 'orig(EAX)', 'orig(EDX)']
ES < _x_ for all _x_ in  ['CR2', 'GDT', 'IDT', 'TR', 'orig(ADDR)']
CS < _x_ for all _x_ in  ['GDT', 'IDT', 'SS', 'TR']
CS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(ARG1)', 'orig(ARG2)']
CS != _x_ for all _x_ in  ['GS']
SS > _x_ for all _x_ in  ['FS', 'LDT', 'orig(ARG1)', 'orig(ARG2)']
SS != _x_ for all _x_ in  ['GS']
SS < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
FS <= _x_ for all _x_ in  ['GDT', 'GS', 'IDT', 'LDT', 'TR']
FS > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
GS != _x_ for all _x_ in  ['LDT', 'TR']
GS < _x_ for all _x_ in  ['GDT', 'IDT']
GS > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
LDT < _x_ for all _x_ in  ['GDT', 'IDT', 'TR']
LDT > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
TR < _x_ for all _x_ in  ['GDT', 'IDT']
TR > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
GDT > _x_ for all _x_ in  ['IDT', 'orig(ARG1)', 'orig(ARG2)']
IDT > _x_ for all _x_ in  ['orig(ARG1)', 'orig(ARG2)']
CR0 < _x_ for all _x_ in  ['CR2', 'orig(ADDR)']
CR0 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)', 'orig(ECX)', 'orig(EDX)']
CR2 > _x_ for all _x_ in  ['CR3', 'CR4', 'DR7', 'orig(ECX)']
CR2 < _x_ for all _x_ in  ['DR6']
CR2 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(ADDR)', 'orig(EAX)', 'orig(EDX)']
CR3 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)', 'orig(ECX)', 'orig(EDX)']
CR3 < _x_ for all _x_ in  ['orig(ADDR)']
CR4 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)', 'orig(ECX)', 'orig(EDX)']
CR4 < _x_ for all _x_ in  ['orig(ADDR)']
DR6 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)']
DR6 > _x_ for all _x_ in  ['orig(ADDR)', 'orig(ECX)', 'orig(EDX)']
DR7 != _x_ for all _x_ in  ['CCD', 'CCS', 'orig(EAX)', 'orig(ECX)', 'orig(EDX)']
DR7 < _x_ for all _x_ in  ['orig(ADDR)']
== end inequality properties ==
== begin implication properties ==
(CPL == 3) ==>  _x_ for all _x_ in  ['(ADDR - orig(ADDR) - 2 == 0)', '(EBX one of { -1, 3086034988L })']
== end implication properties ==
== begin raw properties ==
== end raw properties ==
