srcscan starts
sINFO: analyzing module switch_button (VERI-9002)
INFO: analyzing module push_button (VERI-9002)
INFO: analyzing module clk_div (VERI-9002)
INFO: analyzing module counter (VERI-9002)
INFO: analyzing module debouncer (VERI-9002)
INFO: analyzing module hex_to_7_seg (VERI-9002)
INFO: analyzing module io_mapped_memory (VERI-9002)
INFO: analyzing module quad_7_seg (VERI-9002)
INFO: analyzing module ram_block (VERI-9002)
INFO: analyzing module rom_block (VERI-9002)
INFO: analyzing module rom_block_hex (VERI-9002)
INFO: analyzing module stack (VERI-9002)
INFO: analyzing module vga_sync (VERI-9002)
INFO: analyzing module uart_rx (VERI-9002)
INFO: analyzing module uart_tx (VERI-9002)
INFO: analyzing module baudrate_generator (VERI-9002)
INFO: analyzing module uart_core (VERI-9002)
INFO: analyzing module single_pulser (VERI-9002)
INFO: analyzing module top_vpong (VERI-9002)
C:/Users/vivat/AppData/Local/Temp/VivadoEditorAssist265449433282802328.tmp(30): INFO: Compiling verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/params.vh" included at line 30. (VERI-9003)
C:/Users/vivat/AppData/Local/Temp/VivadoEditorAssist265449433282802328.tmp(30): INFO: back to file 'C:/Users/vivat/AppData/Local/Temp/VivadoEditorAssist265449433282802328.tmp' (VERI-2320)
INFO: analyzing module graphics_renderer (VERI-9002)
INFO: analyzing module ascii_rom (VERI-9002)
INFO: analyzing module ascii_text_generator (VERI-9002)
INFO: analyzing module text_renderer (VERI-9002)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/text_renderer.v(25): INFO: Compiling verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/params.vh" included at line 25. (VERI-9003)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/text_renderer.v(25): INFO: back to file 'C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/text_renderer.v' (VERI-2320)
INFO: analyzing module pixel_overlay (VERI-9002)
INFO: analyzing module bitmap_renderer (VERI-9002)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/bitmap_renderer.v(19): INFO: Compiling verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/params.vh" included at line 19. (VERI-9003)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/bitmap_renderer.v(19): INFO: back to file 'C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/bitmap_renderer.v' (VERI-2320)
INFO: analyzing module rectangle_renderer (VERI-9002)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/rectangle_renderer.v(20): INFO: Compiling verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/params.vh" included at line 20. (VERI-9003)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/rectangle_renderer.v(20): INFO: back to file 'C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/rectangle_renderer.v' (VERI-2320)
INFO: analyzing module game_logic (VERI-9002)
C:/Users/vivat/AppData/Local/Temp/VivadoEditorAssist8522825079304310755.tmp(16): INFO: Compiling verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/params.vh" included at line 16. (VERI-9003)
C:/Users/vivat/AppData/Local/Temp/VivadoEditorAssist8522825079304310755.tmp(16): INFO: back to file 'C:/Users/vivat/AppData/Local/Temp/VivadoEditorAssist8522825079304310755.tmp' (VERI-2320)
INFO: analyzing module counter_d99 (VERI-9002)
INFO: analyzing module counter_d9 (VERI-9002)
srcscan exits with return value 0
